ARM GAS  /tmp/ccuXvXmU.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32e10x_can.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.dev_can_baudrate_set,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	dev_can_baudrate_set:
  26              	.LVL0:
  27              	.LFB149:
  28              		.file 1 "../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c"
   1:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** /*!
   2:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \file    gd32e10x_can.c
   3:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \brief   CAN driver
   4:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
   5:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \version 2017-12-26, V1.0.0, firmware for GD32E10x
   6:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** */
   7:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
   8:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** /*
   9:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     Copyright (c) 2017, GigaDevice Semiconductor Inc.
  10:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
  11:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     All rights reserved.
  12:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
  13:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     Redistribution and use in source and binary forms, with or without modification,
  14:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** are permitted provided that the following conditions are met:
  15:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
  16:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     1. Redistributions of source code must retain the above copyright notice, this
  17:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****        list of conditions and the following disclaimer.
  18:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  19:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****        this list of conditions and the following disclaimer in the documentation
  20:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****        and/or other materials provided with the distribution.
  21:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  22:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****        may be used to endorse or promote products derived from this software without
  23:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****        specific prior written permission.
  24:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
  25:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  26:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  27:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  28:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  29:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  30:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
ARM GAS  /tmp/ccuXvXmU.s 			page 2


  31:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  32:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  34:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** OF SUCH DAMAGE.
  35:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** */
  36:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
  37:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** #include "gd32e10x_can.h"
  38:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** #include <stdlib.h>
  39:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
  40:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** #define CAN_ERROR_HANDLE(s)     do{}while(1)
  41:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
  42:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** /* BS1[3:0] + 1 + BS2[2:0] + 1 */
  43:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** #define DEV_CAN_BT_SEG_MAX          24u
  44:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** #define DEV_CAN_BT_SEG_MIN          4u
  45:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
  46:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** /* CAN related register mask */
  47:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** #define DEV_CAN_BS1_MASK            0x000F0000U
  48:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** #define DEV_CAN_BS2_MASK            0x00700000U
  49:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** #define DEV_CAN_BAUDPSC_MASK        0x000003FFU
  50:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** #define DEV_CAN_SJW_MASK            0x03000000U
  51:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** /* This table can be used to calculate data length in FD mode */
  52:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** const uint8_t g_can_fdlength_table[] = {12, 16, 20, 24, 32, 48, 64};
  53:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** /* This table can be used to calculate bit time: timing_pts{BS1[3:0], BS2[2:0]} */
  54:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** static const uint32_t timing_pts[23][2] = {
  55:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     {0x0, 0x0},      /* 2, 50% */
  56:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     {0x1, 0x0},      /* 3, 67% */
  57:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     {0x2, 0x0},      /* 4, 75% */
  58:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     {0x3, 0x0},      /* 5, 80% */
  59:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     {0x3, 0x1},      /* 6, 67% */
  60:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     {0x4, 0x1},      /* 7, 71% */
  61:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     {0x5, 0x1},      /* 8, 75% */
  62:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     {0x6, 0x1},      /* 9, 78% */
  63:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     {0x6, 0x2},      /* 10, 70% */
  64:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     {0x7, 0x2},      /* 11, 73% */
  65:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     {0x8, 0x2},      /* 12, 75% */
  66:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     {0x9, 0x2},      /* 13, 77% */
  67:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     {0x9, 0x3},      /* 14, 71% */
  68:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     {0xA, 0x3},      /* 15, 73% */
  69:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     {0xB, 0x3},      /* 16, 75% */
  70:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     {0xC, 0x3},      /* 17, 76% */
  71:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     {0xD, 0x3},      /* 18, 78% */
  72:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     {0xD, 0x4},      /* 19, 74% */
  73:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     {0xE, 0x4},      /* 20, 75% */
  74:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     {0xF, 0x4},      /* 21, 76% */
  75:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     {0xF, 0x5},      /* 22, 73% */
  76:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     {0xF, 0x6},      /* 23, 70% */
  77:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     {0xF, 0x7},      /* 24, 67% */
  78:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** };
  79:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
  80:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** static unsigned int dev_can_baudrate_set(uint32_t freq);
  81:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
  82:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** /*!
  83:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \brief      deinitialize CAN
  84:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  can_periph
  85:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \arg        CANx(x=0,1)
  86:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[out] none
  87:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \retval     none
ARM GAS  /tmp/ccuXvXmU.s 			page 3


  88:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** */
  89:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** void can_deinit(uint32_t can_periph)
  90:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** {
  91:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(CAN0 == can_periph){
  92:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         rcu_periph_reset_enable(RCU_CAN0RST);
  93:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         rcu_periph_reset_disable(RCU_CAN0RST);
  94:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
  95:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         rcu_periph_reset_enable(RCU_CAN1RST);
  96:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         rcu_periph_reset_disable(RCU_CAN1RST);
  97:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
  98:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
  99:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 100:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** /*!
 101:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \brief      initialize CAN parameter struct with a default value
 102:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  type: the type of CAN parameter struct
 103:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 only one parameter can be selected which is shown as below:
 104:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INIT_STRUCT: the CAN initial struct
 105:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_FILTER_STRUCT: the CAN filter struct
 106:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_FD_FRAME_STRUCT: the CAN FD initial struct
 107:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_TX_MESSAGE_STRUCT: the CAN TX message struct
 108:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_RX_MESSAGE_STRUCT: the CAN RX message struct
 109:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  p_struct: the pointer of the specific struct
 110:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[out] none
 111:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \retval     none
 112:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** */
 113:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** void can_struct_para_init(can_struct_type_enum type, void* p_struct)
 114:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** {
 115:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint8_t i;
 116:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     
 117:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(NULL == p_struct){
 118:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_ERROR_HANDLE("struct parameter can not be NULL \r\n");
 119:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 120:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 121:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* get type of the struct */
 122:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     switch(type){
 123:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* used for can_init() */
 124:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         case CAN_INIT_STRUCT:
 125:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_parameter_struct*)p_struct)->auto_bus_off_recovery = DISABLE;
 126:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_parameter_struct*)p_struct)->auto_retrans = DISABLE;
 127:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_parameter_struct*)p_struct)->auto_wake_up = DISABLE;
 128:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_parameter_struct*)p_struct)->prescaler = 0x0400U;
 129:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_parameter_struct*)p_struct)->rec_fifo_overwrite = DISABLE;
 130:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_parameter_struct*)p_struct)->resync_jump_width = CAN_BT_SJW_1TQ;
 131:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_parameter_struct*)p_struct)->time_segment_1 = CAN_BT_BS1_3TQ;
 132:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_parameter_struct*)p_struct)->time_segment_2 = CAN_BT_BS2_1TQ;
 133:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_parameter_struct*)p_struct)->time_triggered = DISABLE;
 134:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_parameter_struct*)p_struct)->trans_fifo_order = DISABLE;
 135:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_parameter_struct*)p_struct)->working_mode = CAN_NORMAL_MODE;
 136:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 137:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             break;
 138:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* used for can_filter_init() */
 139:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         case CAN_FILTER_STRUCT:
 140:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_filter_parameter_struct*)p_struct)->filter_bits = CAN_FILTERBITS_32BIT;
 141:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_filter_parameter_struct*)p_struct)->filter_enable = DISABLE;
 142:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_filter_parameter_struct*)p_struct)->filter_fifo_number = CAN_FIFO0;
 143:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_filter_parameter_struct*)p_struct)->filter_list_high = 0x0000U;
 144:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_filter_parameter_struct*)p_struct)->filter_list_low = 0x0000U;
ARM GAS  /tmp/ccuXvXmU.s 			page 4


 145:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_filter_parameter_struct*)p_struct)->filter_mask_high = 0x0000U;
 146:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_filter_parameter_struct*)p_struct)->filter_mask_low = 0x0000U;
 147:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_filter_parameter_struct*)p_struct)->filter_mode = CAN_FILTERMODE_MASK;
 148:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_filter_parameter_struct*)p_struct)->filter_number = 0U;
 149:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 150:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             break;
 151:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* used for can_fd_init() */
 152:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         case CAN_FD_FRAME_STRUCT:
 153:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_fdframe_struct*)p_struct)->data_prescaler = 0x0400U;
 154:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_fdframe_struct*)p_struct)->data_resync_jump_width = 1U - 1U;
 155:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_fdframe_struct*)p_struct)->data_time_segment_1 = 3U - 1U;
 156:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_fdframe_struct*)p_struct)->data_time_segment_2 = 2U - 1U;
 157:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_fdframe_struct*)p_struct)->delay_compensation = DISABLE;
 158:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_fdframe_struct*)p_struct)->esi_mode = CAN_ESIMOD_HARDWARE;
 159:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_fdframe_struct*)p_struct)->excp_event_detect = ENABLE;
 160:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_fdframe_struct*)p_struct)->fd_frame = DISABLE;
 161:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_fdframe_struct*)p_struct)->iso_bosch = CAN_FDMOD_ISO;
 162:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_fdframe_struct*)p_struct)->p_delay_compensation = 0U;
 163:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 164:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             break;
 165:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* used for can_message_transmit() */
 166:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         case CAN_TX_MESSAGE_STRUCT:
 167:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_trasnmit_message_struct*)p_struct)->fd_brs = CAN_BRS_DISABLE;
 168:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_trasnmit_message_struct*)p_struct)->fd_esi = CAN_ESI_DOMINANT;
 169:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_trasnmit_message_struct*)p_struct)->fd_flag = CAN_FDF_CLASSIC;
 170:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 171:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             for(i = 0U; i < 64U; i++){
 172:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 ((can_trasnmit_message_struct*)p_struct)->tx_data[i] = 0U;
 173:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }
 174:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 175:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_trasnmit_message_struct*)p_struct)->tx_dlen = 0u;
 176:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_trasnmit_message_struct*)p_struct)->tx_efid = 0U;
 177:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_trasnmit_message_struct*)p_struct)->tx_ff = (uint8_t)CAN_FF_STANDARD;
 178:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_trasnmit_message_struct*)p_struct)->tx_ft = (uint8_t)CAN_FT_DATA;
 179:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_trasnmit_message_struct*)p_struct)->tx_sfid = 0U;
 180:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 181:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             break;
 182:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* used for can_message_receive() */
 183:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         case CAN_RX_MESSAGE_STRUCT:
 184:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_receive_message_struct*)p_struct)->fd_brs = CAN_BRS_DISABLE;
 185:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_receive_message_struct*)p_struct)->fd_esi = CAN_ESI_DOMINANT;
 186:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_receive_message_struct*)p_struct)->fd_flag = CAN_FDF_CLASSIC;
 187:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 188:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             for(i = 0U; i < 64U; i++){
 189:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 ((can_receive_message_struct*)p_struct)->rx_data[i] = 0U;
 190:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }
 191:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 192:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_receive_message_struct*)p_struct)->rx_dlen = 0U;
 193:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_receive_message_struct*)p_struct)->rx_efid = 0U;
 194:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_receive_message_struct*)p_struct)->rx_ff = (uint8_t)CAN_FF_STANDARD;
 195:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_receive_message_struct*)p_struct)->rx_fi = 0U;
 196:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_receive_message_struct*)p_struct)->rx_ft = (uint8_t)CAN_FT_DATA;
 197:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_receive_message_struct*)p_struct)->rx_sfid = 0U;
 198:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 199:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             break;
 200:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 201:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         default:
ARM GAS  /tmp/ccuXvXmU.s 			page 5


 202:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_ERROR_HANDLE("parameter is invalid \r\n");
 203:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 204:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 205:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 206:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** /*!
 207:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \brief      initialize CAN
 208:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  can_periph
 209:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CANx(x=0,1)
 210:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  can_parameter_init: parameters for CAN initializtion
 211:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        working_mode: CAN_NORMAL_MODE, CAN_LOOPBACK_MODE, CAN_SILENT_MODE, CAN_SILENT_LOO
 212:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        resync_jump_width: 0x00 - 0x07
 213:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        time_segment_1: 0x00 - 0x7F
 214:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        time_segment_2: 0x00 - 0x1F
 215:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        time_triggered: ENABLE or DISABLE
 216:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        auto_bus_off_recovery: ENABLE or DISABLE
 217:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        auto_wake_up: ENABLE or DISABLE
 218:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        auto_retrans: ENABLE or DISABLE
 219:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        rec_fifo_overwrite: ENABLE or DISABLE
 220:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        trans_fifo_order: ENABLE or DISABLE
 221:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        prescaler: 0x0001 - 0x0400
 222:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[out] none
 223:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \retval     ErrStatus: SUCCESS or ERROR
 224:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** */
 225:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** ErrStatus can_init(uint32_t can_periph, can_parameter_struct* can_parameter_init)
 226:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** {
 227:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t timeout = CAN_TIMEOUT;
 228:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     ErrStatus flag = ERROR;
 229:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 230:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* disable sleep mode */
 231:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     CAN_CTL(can_periph) &= ~CAN_CTL_SLPWMOD;
 232:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* enable initialize mode */
 233:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     CAN_CTL(can_periph) |= CAN_CTL_IWMOD;
 234:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* wait ACK */
 235:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     while((CAN_STAT_IWS != (CAN_STAT(can_periph) & CAN_STAT_IWS)) && (0U != timeout)){
 236:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         timeout--;
 237:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 238:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* check initialize working success */
 239:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(CAN_STAT_IWS != (CAN_STAT(can_periph) & CAN_STAT_IWS)){
 240:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         flag = ERROR;
 241:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
 242:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* set the bit timing register */
 243:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_BT(can_periph) = (BT_MODE((uint32_t)can_parameter_init->working_mode) | \
 244:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                               BT_SJW((uint32_t)can_parameter_init->resync_jump_width) | \
 245:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                               BT_BS1((uint32_t)can_parameter_init->time_segment_1) | \
 246:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                               BT_BS2((uint32_t)can_parameter_init->time_segment_2) | \
 247:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                               BT_BAUDPSC(((uint32_t)(can_parameter_init->prescaler) - 1U)));
 248:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 249:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* time trigger communication mode */
 250:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         if(ENABLE == can_parameter_init->time_triggered){
 251:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_TTC;
 252:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }else{
 253:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_CTL(can_periph) &= ~CAN_CTL_TTC;
 254:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 255:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* automatic bus-off managment */
 256:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         if(ENABLE == can_parameter_init->auto_bus_off_recovery){
 257:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_ABOR;
 258:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }else{
ARM GAS  /tmp/ccuXvXmU.s 			page 6


 259:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_CTL(can_periph) &= ~CAN_CTL_ABOR;
 260:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 261:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* automatic wakeup mode */
 262:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         if(ENABLE == can_parameter_init->auto_wake_up){
 263:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_AWU;
 264:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }else{
 265:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_CTL(can_periph) &= ~CAN_CTL_AWU;
 266:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 267:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* automatic retransmission mode */
 268:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         if(ENABLE == can_parameter_init->auto_retrans){
 269:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_CTL(can_periph) &= ~CAN_CTL_ARD;
 270:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }else{
 271:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_ARD;
 272:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 273:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* receive fifo overwrite mode */
 274:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         if(ENABLE == can_parameter_init->rec_fifo_overwrite){
 275:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_RFOD;
 276:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }else{
 277:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_CTL(can_periph) &= ~CAN_CTL_RFOD;
 278:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 279:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* transmit fifo order */
 280:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         if(ENABLE == can_parameter_init->trans_fifo_order){
 281:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_TFO;
 282:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }else{
 283:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_CTL(can_periph) &= ~CAN_CTL_TFO;
 284:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 285:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* disable initialize mode */
 286:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_CTL(can_periph) &= ~CAN_CTL_IWMOD;
 287:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         timeout = CAN_TIMEOUT;
 288:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* wait the ACK */
 289:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         while((CAN_STAT_IWS == (CAN_STAT(can_periph) & CAN_STAT_IWS)) && (0U != timeout)){
 290:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 291:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 292:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* check exit initialize mode */
 293:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         if(0U != timeout){
 294:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             flag = SUCCESS;
 295:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 296:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 297:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     return flag;
 298:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 299:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 300:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** /*!
 301:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \brief      initialize CAN FD function
 302:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  can_periph
 303:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CANx(x=0,1)
 304:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  can_fdframe_init: parameters for CAN FD initializtion
 305:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        fd_frame: ENABLE or DISABLE
 306:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        excp_event_detect: ENABLE or DISABLE
 307:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        delay_compensation: ENABLE or DISABLE
 308:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        p_delay_compensation: the pointer of tdc struct
 309:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                   can_fd_tdc_struct:
 310:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                     tdc_mode: CAN_TDCMOD_CALC_AND_OFFSET or CAN_TDCMOD_OFFSET
 311:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                     tdc_filter: 0x00 - 0x07
 312:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                     tdc_offset: 0x00 - 0x07
 313:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        iso_bosch: CAN_FDMOD_ISO or CAN_FDMOD_BOSCH
 314:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        esi_mode: CAN_ESIMOD_HARDWARE or CAN_ESIMOD_SOFTWARE
 315:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        data_resync_jump_width: 0x00 - 0x07
ARM GAS  /tmp/ccuXvXmU.s 			page 7


 316:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        data_time_segment_1: 0x00 - 0x0F
 317:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        data_time_segment_2: 0x00 - 0x07
 318:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        data_prescaler: 0x0001 - 0x0400
 319:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[out] none
 320:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \retval     ErrStatus: SUCCESS or ERROR
 321:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** */
 322:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** ErrStatus can_fd_init(uint32_t can_periph, can_fdframe_struct* can_fdframe_init)
 323:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** {
 324:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t timeout = CAN_TIMEOUT;
 325:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t tempreg = 0U;
 326:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 327:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* check null pointer */
 328:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(0 == can_fdframe_init){
 329:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         return ERROR;
 330:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 331:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* disable sleep mode */
 332:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     CAN_CTL(can_periph) &= ~CAN_CTL_SLPWMOD;
 333:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* enable initialize mode */
 334:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     CAN_CTL(can_periph) |= CAN_CTL_IWMOD;
 335:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* wait ACK */
 336:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     while((CAN_STAT_IWS != (CAN_STAT(can_periph) & CAN_STAT_IWS)) && (0U != timeout)){
 337:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         timeout--;
 338:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 339:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* check initialize working success */
 340:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(CAN_STAT_IWS != (CAN_STAT(can_periph) & CAN_STAT_IWS)){
 341:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         return ERROR;
 342:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
 343:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* set the data bit timing register */
 344:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_DBT(can_periph) = (BT_DSJW((uint32_t)can_fdframe_init->data_resync_jump_width) | \
 345:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                BT_DBS1((uint32_t)can_fdframe_init->data_time_segment_1) | \
 346:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                BT_DBS2((uint32_t)can_fdframe_init->data_time_segment_2) | \
 347:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                BT_BAUDPSC(((uint32_t)can_fdframe_init->data_prescaler - 1U)));
 348:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 349:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         tempreg = can_fdframe_init->esi_mode | can_fdframe_init->iso_bosch;
 350:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 351:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* Protocol exception event detection */
 352:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         if(ENABLE == can_fdframe_init->excp_event_detect){
 353:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             tempreg &= ~CAN_FDCTL_PRED;
 354:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }else{
 355:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             tempreg |= CAN_FDCTL_PRED;
 356:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 357:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 358:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* Transmitter delay compensation mode */
 359:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         if(ENABLE == can_fdframe_init->delay_compensation){
 360:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             tempreg |= CAN_FDCTL_TDCEN;
 361:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* p_delay_compensation pointer should be config when TDC mode is enabled */
 362:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             if(0 != can_fdframe_init->p_delay_compensation){
 363:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 tempreg |= (can_fdframe_init->p_delay_compensation->tdc_mode & CAN_FDCTL_TDCMOD);
 364:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 CAN_FDTDC(can_periph) = (FDTDC_TDCF(can_fdframe_init->p_delay_compensation->tdc_fil
 365:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }else{
 366:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 return ERROR;
 367:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }
 368:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }else{
 369:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* Transmitter delay compensation mode is disabled */
 370:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             tempreg &= ~CAN_FDCTL_TDCEN;
 371:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 372:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
ARM GAS  /tmp/ccuXvXmU.s 			page 8


 373:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* FD operation mode */
 374:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         if(ENABLE == can_fdframe_init->fd_frame){
 375:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             tempreg |= CAN_FDCTL_FDEN;
 376:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }else{
 377:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             tempreg &= ~CAN_FDCTL_FDEN;
 378:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 379:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_FDCTL(can_periph) = tempreg;
 380:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 381:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* disable initialize mode */
 382:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_CTL(can_periph) &= ~CAN_CTL_IWMOD;
 383:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         timeout = CAN_TIMEOUT;
 384:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* wait the ACK */
 385:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         while((CAN_STAT_IWS == (CAN_STAT(can_periph) & CAN_STAT_IWS)) && (0U != timeout)){
 386:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 387:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 388:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* check exit initialize mode */
 389:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         if(0U == timeout){
 390:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             return ERROR;
 391:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 392:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 393:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 394:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     return SUCCESS;
 395:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 396:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 397:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** /*!
 398:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \brief      initialize CAN filter
 399:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  can_filter_parameter_init: struct for CAN filter initialization
 400:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        filter_list_high: 0x0000 - 0xFFFF
 401:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        filter_list_low: 0x0000 - 0xFFFF
 402:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        filter_mask_high: 0x0000 - 0xFFFF
 403:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        filter_mask_low: 0x0000 - 0xFFFF
 404:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        filter_fifo_number: CAN_FIFO0, CAN_FIFO1
 405:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        filter_number: 0 - 27
 406:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        filter_mode: CAN_FILTERMODE_MASK, CAN_FILTERMODE_LIST
 407:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        filter_bits: CAN_FILTERBITS_32BIT, CAN_FILTERBITS_16BIT
 408:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        filter_enable: ENABLE or DISABLE
 409:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[out] none
 410:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \retval     none
 411:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** */
 412:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** void can_filter_init(can_filter_parameter_struct* can_filter_parameter_init)
 413:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** {
 414:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t val = 0U;
 415:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 416:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     val = ((uint32_t)1) << (can_filter_parameter_init->filter_number);
 417:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* filter lock disable */
 418:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     CAN_FCTL(CAN0) |= CAN_FCTL_FLD;
 419:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* disable filter */
 420:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     CAN_FW(CAN0) &= ~(uint32_t)val;
 421:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 422:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* filter 16 bits */
 423:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(CAN_FILTERBITS_16BIT == can_filter_parameter_init->filter_bits){
 424:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* set filter 16 bits */
 425:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_FSCFG(CAN0) &= ~(uint32_t)val;
 426:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* first 16 bits list and first 16 bits mask or first 16 bits list and second 16 bits list 
 427:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_FDATA0(CAN0, can_filter_parameter_init->filter_number) = \
 428:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_low) & CAN_
 429:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                 FDATA_MASK_LOW((can_filter_parameter_init->filter_list_low) & CAN_F
ARM GAS  /tmp/ccuXvXmU.s 			page 9


 430:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* second 16 bits list and second 16 bits mask or third 16 bits list and fourth 16 bits lis
 431:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_FDATA1(CAN0, can_filter_parameter_init->filter_number) = \
 432:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN
 433:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                 FDATA_MASK_LOW((can_filter_parameter_init->filter_list_high) & CAN_
 434:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 435:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* filter 32 bits */
 436:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(CAN_FILTERBITS_32BIT == can_filter_parameter_init->filter_bits){
 437:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* set filter 32 bits */
 438:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_FSCFG(CAN0) |= (uint32_t)val;
 439:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* 32 bits list or first 32 bits list */
 440:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_FDATA0(CAN0, can_filter_parameter_init->filter_number) = \
 441:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_list_high) & CAN
 442:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                 FDATA_MASK_LOW((can_filter_parameter_init->filter_list_low) & CAN_F
 443:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* 32 bits mask or second 32 bits list */
 444:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_FDATA1(CAN0, can_filter_parameter_init->filter_number) = \
 445:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN
 446:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                 FDATA_MASK_LOW((can_filter_parameter_init->filter_mask_low) & CAN_F
 447:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 448:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 449:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* filter mode */
 450:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(CAN_FILTERMODE_MASK == can_filter_parameter_init->filter_mode){
 451:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* mask mode */
 452:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_FMCFG(CAN0) &= ~(uint32_t)val;
 453:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
 454:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* list mode */
 455:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_FMCFG(CAN0) |= (uint32_t)val;
 456:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 457:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 458:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* filter FIFO */
 459:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(CAN_FIFO0 == (can_filter_parameter_init->filter_fifo_number)){
 460:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* FIFO0 */
 461:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_FAFIFO(CAN0) &= ~(uint32_t)val;
 462:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
 463:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* FIFO1 */
 464:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_FAFIFO(CAN0) |= (uint32_t)val;
 465:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 466:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 467:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* filter working */
 468:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(ENABLE == can_filter_parameter_init->filter_enable){
 469:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 470:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_FW(CAN0) |= (uint32_t)val;
 471:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 472:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 473:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* filter lock enable */
 474:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     CAN_FCTL(CAN0) &= ~CAN_FCTL_FLD;
 475:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 476:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 477:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** /*!
 478:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \brief      CAN filter mask mode initialization
 479:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  id: extended(11-bits) or standard(29-bits) identifier
 480:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        0x00000000 - 0x1FFFFFFF
 481:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  mask: extended(11-bits) or standard(29-bits) identifier mask
 482:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        0x00000000 - 0x1FFFFFFF
 483:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  format_fifo: format and fifo states
 484:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 only one parameter can be selected which is shown as below:
 485:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_STANDARD_FIFO0
 486:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_STANDARD_FIFO1
ARM GAS  /tmp/ccuXvXmU.s 			page 10


 487:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_EXTENDED_FIFO0
 488:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_EXTENDED_FIFO1
 489:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  filter_number: filter sequence number
 490:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        0x00 - 0x1C
 491:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[out] none
 492:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \retval     none
 493:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** */
 494:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** void can_filter_mask_mode_init(uint32_t id, uint32_t mask, can_format_fifo_enum format_fifo, uint16
 495:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** {
 496:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     can_filter_parameter_struct can_filter;
 497:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 498:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* Initialize the filter structure */
 499:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     can_struct_para_init(CAN_FILTER_STRUCT, &can_filter);
 500:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 501:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* filter config */
 502:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     can_filter.filter_number = filter_number;
 503:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     can_filter.filter_mode = CAN_FILTERMODE_MASK;
 504:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     can_filter.filter_bits = CAN_FILTERBITS_32BIT;
 505:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     can_filter.filter_enable = ENABLE;
 506:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 507:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     switch(format_fifo){
 508:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* standard FIFO 0 */
 509:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         case CAN_STANDARD_FIFO0:
 510:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             can_filter.filter_fifo_number = CAN_FIFO0;
 511:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure SFID[10:0] */
 512:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             can_filter.filter_list_high = (uint16_t)id << 5;
 513:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             can_filter.filter_list_low = 0x0000U;
 514:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure SFID[10:0] mask */
 515:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             can_filter.filter_mask_high = (uint16_t)mask << 5;
 516:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* both data and remote frames can be received */
 517:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             can_filter.filter_mask_low = 0x0000U;
 518:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 519:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             break;
 520:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* standard FIFO 1 */
 521:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         case CAN_STANDARD_FIFO1:
 522:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             can_filter.filter_fifo_number = CAN_FIFO1;
 523:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure SFID[10:0] */
 524:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             can_filter.filter_list_high = (uint16_t)id << 5;
 525:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             can_filter.filter_list_low =  0x0000U;
 526:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure SFID[10:0] mask */
 527:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             can_filter.filter_mask_high = (uint16_t)mask << 5;
 528:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* both data and remote frames can be received */
 529:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             can_filter.filter_mask_low = 0x0000U;
 530:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 531:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             break;
 532:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* extended FIFO 0 */
 533:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         case CAN_EXTENDED_FIFO0:
 534:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             can_filter.filter_fifo_number = CAN_FIFO0;
 535:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure EFID[28:13] */
 536:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             can_filter.filter_list_high = (uint16_t)(id >> 13);
 537:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure EFID[12:0] and frame format bit set */
 538:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             can_filter.filter_list_low = ((uint16_t)(id << 3)) | (1U << 2);
 539:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure EFID[28:13] mask */
 540:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             can_filter.filter_mask_high = (uint16_t)(mask >> 13);
 541:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure EFID[12:0] and frame format bit mask */
 542:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* both data and remote frames can be received */
 543:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             can_filter.filter_mask_low = ((uint16_t)(mask << 3)) | (1U << 2);
ARM GAS  /tmp/ccuXvXmU.s 			page 11


 544:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 545:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             break;
 546:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* extended FIFO 1 */
 547:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         case CAN_EXTENDED_FIFO1:
 548:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             can_filter.filter_fifo_number = CAN_FIFO1;
 549:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure EFID[28:13] */
 550:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             can_filter.filter_list_high = (uint16_t)(id >> 13);
 551:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure EFID[12:0] and frame format bit set */
 552:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             can_filter.filter_list_low = ((uint16_t)(id << 3)) | (1U << 2);
 553:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure EFID[28:13] mask */
 554:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             can_filter.filter_mask_high = (uint16_t)(mask >> 13);
 555:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure EFID[12:0] and frame format bit mask */
 556:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* both data and remote frames can be received */
 557:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             can_filter.filter_mask_low = ((uint16_t)(mask << 3)) | (1U << 2);
 558:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 559:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             break;
 560:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         default:
 561:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_ERROR_HANDLE("parameter is invalid \r\n");
 562:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 563:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 564:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     can_filter_init(&can_filter);
 565:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 566:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 567:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** /*!
 568:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \brief      CAN baud rate configure in classic mode
 569:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  can_periph
 570:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CANx(x=0,1)
 571:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  hz: frequency, range from 1 to 1000000 Hz
 572:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[out] none
 573:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \retval     ErrStatus: SUCCESS or ERROR
 574:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** */
 575:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** ErrStatus can_frequency_set(uint32_t can_periph, uint32_t hz)
 576:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** {
 577:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     ErrStatus reval = SUCCESS;
 578:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t reg_temp;
 579:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* The maximum baud rate support to 1M  */
 580:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(hz <= 1000000U) {
 581:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         if(SUCCESS == can_working_mode_set(can_periph, CAN_MODE_INITIALIZE)){
 582:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             reg_temp = CAN_BT(can_periph);
 583:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             reg_temp &= (CAN_BT_LCMOD | CAN_BT_SCMOD);
 584:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_BT(can_periph) = reg_temp | dev_can_baudrate_set(hz);
 585:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }else {
 586:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             reval = ERROR;
 587:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 588:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 589:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         if(SUCCESS != can_working_mode_set(can_periph, CAN_MODE_NORMAL)){
 590:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             reval = ERROR;
 591:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 592:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
 593:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         reval = ERROR;
 594:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 595:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 596:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     return reval;
 597:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 598:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 599:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** /*!
 600:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \brief      CAN baud rate configure in FD mode
ARM GAS  /tmp/ccuXvXmU.s 			page 12


 601:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  can_periph
 602:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CANx(x=0,1)
 603:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  hz: frequency
 604:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[out] none
 605:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \retval     ErrStatus: SUCCESS or ERROR
 606:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** */
 607:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** ErrStatus can_fd_frequency_set(uint32_t can_periph, uint32_t hz)
 608:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** {
 609:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     ErrStatus reval = SUCCESS;
 610:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 611:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(SUCCESS == can_working_mode_set(can_periph, CAN_MODE_INITIALIZE)){
 612:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_DBT(can_periph) = dev_can_baudrate_set(hz);
 613:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else {
 614:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         reval = ERROR;
 615:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 616:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 617:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(SUCCESS != can_working_mode_set(can_periph, CAN_MODE_NORMAL)){
 618:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         reval = ERROR;
 619:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 620:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 621:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     return reval;
 622:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 623:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 624:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** /*!
 625:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \brief      CAN communication mode configure
 626:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  can_periph
 627:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CANx(x=0,1)
 628:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  mode: communication mode
 629:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 only one parameter can be selected which is shown as below:
 630:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_NORMAL_MODE
 631:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_LOOPBACK_MODE
 632:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_SILENT_MODE
 633:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_SILENT_LOOPBACK_MODE
 634:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[out] none
 635:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \retval     ErrStatus: SUCCESS or ERROR
 636:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** */
 637:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** ErrStatus can_monitor_mode_set(uint32_t can_periph, uint8_t mode)
 638:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** {
 639:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     ErrStatus reval = SUCCESS;
 640:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t timeout = CAN_TIMEOUT;
 641:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 642:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(mode == (mode & CAN_SILENT_LOOPBACK_MODE)){
 643:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* disable sleep mode */
 644:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_CTL(can_periph) &= (~(uint32_t)CAN_CTL_SLPWMOD);
 645:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* set initialize mode */
 646:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_CTL(can_periph) |= (uint8_t)CAN_CTL_IWMOD;
 647:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* wait the acknowledge */
 648:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         timeout = CAN_TIMEOUT;
 649:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         while((CAN_STAT_IWS != (CAN_STAT(can_periph) & CAN_STAT_IWS)) && (0U != timeout)){
 650:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 651:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 652:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 653:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         if(CAN_STAT_IWS != (CAN_STAT(can_periph) & CAN_STAT_IWS)){
 654:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             reval = ERROR;
 655:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }else{
 656:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_BT(can_periph) &= ~BT_MODE(3);
 657:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_BT(can_periph) |= BT_MODE(mode);
ARM GAS  /tmp/ccuXvXmU.s 			page 13


 658:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 659:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout = CAN_TIMEOUT;
 660:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* enter normal mode */
 661:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_CTL(can_periph) &= ~(uint32_t)(CAN_CTL_SLPWMOD | CAN_CTL_IWMOD);
 662:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* wait the acknowledge */
 663:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             while((0U != (CAN_STAT(can_periph) & (CAN_STAT_IWS | CAN_STAT_SLPWS))) && (0U != timeou
 664:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 timeout--;
 665:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }
 666:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             if(0U != (CAN_STAT(can_periph) & (CAN_STAT_IWS | CAN_STAT_SLPWS))){
 667:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 reval = ERROR;
 668:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }
 669:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 670:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
 671:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         reval = ERROR;
 672:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 673:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 674:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     return reval;
 675:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 676:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 677:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** /*!
 678:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \brief      CAN FD frame function enable
 679:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  can_periph
 680:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \arg        CANx(x=0,1)
 681:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[out] none
 682:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \retval     none
 683:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** */
 684:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** void can_fd_function_enable(uint32_t can_periph)
 685:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** {
 686:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     CAN_FDCTL(can_periph) |= CAN_FDCTL_FDEN;
 687:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 688:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 689:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** /*!
 690:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \brief      CAN FD frame function disable
 691:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  can_periph
 692:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \arg        CANx(x=0,1)
 693:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[out] none
 694:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \retval     none
 695:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** */
 696:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** void can_fd_function_disable(uint32_t can_periph)
 697:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** {
 698:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     CAN_FDCTL(can_periph) &= ~CAN_FDCTL_FDEN;
 699:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 700:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 701:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** /*!
 702:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \brief      set CAN1 fliter start bank number
 703:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  start_bank: CAN1 start bank number
 704:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 only one parameter can be selected which is shown as below:
 705:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        (1..27)
 706:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[out] none
 707:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \retval     none
 708:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** */
 709:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** void can1_filter_start_bank(uint8_t start_bank)
 710:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** {
 711:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* filter lock disable */
 712:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     CAN_FCTL(CAN0) |= CAN_FCTL_FLD;
 713:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* set CAN1 filter start number */
 714:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     CAN_FCTL(CAN0) &= ~(uint32_t)CAN_FCTL_HBC1F;
ARM GAS  /tmp/ccuXvXmU.s 			page 14


 715:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     CAN_FCTL(CAN0) |= FCTL_HBC1F(start_bank);
 716:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* filter lock enable */
 717:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     CAN_FCTL(CAN0) &= ~CAN_FCTL_FLD;
 718:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 719:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 720:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** /*!
 721:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \brief      enable CAN debug freeze
 722:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  can_periph
 723:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CANx(x=0,1)
 724:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[out] none
 725:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \retval     none
 726:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** */
 727:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** void can_debug_freeze_enable(uint32_t can_periph)
 728:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** {
 729:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* set DFZ bit */
 730:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     CAN_CTL(can_periph) |= CAN_CTL_DFZ;
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(CAN0 == can_periph){
 732:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         dbg_periph_enable(DBG_CAN0_HOLD);
 733:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
 734:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         dbg_periph_enable(DBG_CAN1_HOLD);
 735:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 736:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 737:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 738:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** /*!
 739:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \brief      disable CAN debug freeze
 740:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  can_periph
 741:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CANx(x=0,1)
 742:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[out] none
 743:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \retval     none
 744:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** */
 745:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** void can_debug_freeze_disable(uint32_t can_periph)
 746:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** {
 747:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* set DFZ bit */
 748:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     CAN_CTL(can_periph) &= ~CAN_CTL_DFZ;
 749:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 750:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(CAN0 == can_periph){
 751:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         dbg_periph_disable(DBG_CAN0_HOLD);
 752:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
 753:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         dbg_periph_disable(DBG_CAN1_HOLD);
 754:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 755:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 756:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 757:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** /*!
 758:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \brief      enable CAN time trigger mode
 759:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  can_periph
 760:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CANx(x=0,1)
 761:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[out] none
 762:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \retval     none
 763:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** */
 764:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** void can_time_trigger_mode_enable(uint32_t can_periph)
 765:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** {
 766:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint8_t mailbox_number;
 767:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 768:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* enable the tcc mode */
 769:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     CAN_CTL(can_periph) |= CAN_CTL_TTC;
 770:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* enable time stamp */
 771:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     for(mailbox_number = 0U; mailbox_number < 3U; mailbox_number++){
ARM GAS  /tmp/ccuXvXmU.s 			page 15


 772:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_TMP(can_periph, mailbox_number) |= CAN_TMP_TSEN;
 773:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 774:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 775:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 776:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** /*!
 777:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \brief      disable CAN time trigger mode
 778:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  can_periph
 779:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CANx(x=0,1)
 780:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[out] none
 781:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \retval     none
 782:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** */
 783:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** void can_time_trigger_mode_disable(uint32_t can_periph)
 784:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** {
 785:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint8_t mailbox_number;
 786:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 787:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* disable the TCC mode */
 788:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     CAN_CTL(can_periph) &= ~CAN_CTL_TTC;
 789:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* reset TSEN bits */
 790:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     for(mailbox_number = 0U; mailbox_number < 3U; mailbox_number++){
 791:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_TMP(can_periph, mailbox_number) &= ~CAN_TMP_TSEN;
 792:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 793:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 794:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 795:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** /*!
 796:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \brief       transmit CAN message
 797:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  can_periph
 798:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CANx(x=0,1)
 799:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  transmit_message: struct for CAN transmit message
 800:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        tx_sfid: 0x00000000 - 0x000007FF
 801:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        tx_efid: 0x00000000 - 0x1FFFFFFF
 802:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        tx_ff: CAN_FF_STANDARD, CAN_FF_EXTENDED
 803:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        tx_ft: CAN_FT_DATA, CAN_FT_REMOTE
 804:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        tx_dlen: 0 - 8 (FD mode: 0 - 8, or 12, 16, 20, 24, 32, 48, 64)
 805:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        tx_data[]: 0x00 - 0xFF
 806:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[out] none
 807:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \retval     mailbox_number
 808:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** */
 809:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** uint8_t can_message_transmit(uint32_t can_periph, can_trasnmit_message_struct* transmit_message)
 810:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** {
 811:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint8_t mailbox_number = CAN_MAILBOX0;
 812:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint8_t i = 0U;
 813:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint8_t hit = 0U;
 814:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t canfd_en = 0U;
 815:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     volatile uint32_t p_temp;
 816:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t reg_temp = 0U;
 817:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 818:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* select one empty mailbox */
 819:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(CAN_TSTAT_TME0 == (CAN_TSTAT(can_periph)&CAN_TSTAT_TME0)){
 820:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         mailbox_number = CAN_MAILBOX0;
 821:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else if(CAN_TSTAT_TME1 == (CAN_TSTAT(can_periph)&CAN_TSTAT_TME1)){
 822:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         mailbox_number = CAN_MAILBOX1;
 823:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else if(CAN_TSTAT_TME2 == (CAN_TSTAT(can_periph)&CAN_TSTAT_TME2)){
 824:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         mailbox_number = CAN_MAILBOX2;
 825:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
 826:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         mailbox_number = CAN_NOMAILBOX;
 827:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 828:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* return no mailbox empty */
ARM GAS  /tmp/ccuXvXmU.s 			page 16


 829:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(CAN_NOMAILBOX == mailbox_number){
 830:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         return CAN_NOMAILBOX;
 831:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 832:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 833:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     CAN_TMI(can_periph, mailbox_number) &= CAN_TMI_TEN;
 834:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(CAN_FF_STANDARD == transmit_message->tx_ff){
 835:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* set transmit mailbox standard identifier */
 836:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_TMI(can_periph, mailbox_number) |= (uint32_t)(TMI_SFID(transmit_message->tx_sfid) | \
 837:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                                 transmit_message->tx_ft);
 838:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
 839:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* set transmit mailbox extended identifier */
 840:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_TMI(can_periph, mailbox_number) |= (uint32_t)(TMI_EFID(transmit_message->tx_efid) | \
 841:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                                 transmit_message->tx_ff | \
 842:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                                 transmit_message->tx_ft);
 843:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 844:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 845:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(CAN_FDF_CLASSIC == transmit_message->fd_flag){
 846:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* set the data length */
 847:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_TMP(can_periph, mailbox_number) &= ~CAN_TMP_DLENC;
 848:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_TMP(can_periph, mailbox_number) |= transmit_message->tx_dlen;
 849:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* set the data */
 850:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_TMDATA0(can_periph, mailbox_number) = TMDATA0_DB3(transmit_message->tx_data[3]) | \
 851:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                                   TMDATA0_DB2(transmit_message->tx_data[2]) | \
 852:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                                   TMDATA0_DB1(transmit_message->tx_data[1]) | \
 853:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                                   TMDATA0_DB0(transmit_message->tx_data[0]);
 854:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_TMDATA1(can_periph, mailbox_number) = TMDATA1_DB7(transmit_message->tx_data[7]) | \
 855:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                                   TMDATA1_DB6(transmit_message->tx_data[6]) | \
 856:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                                   TMDATA1_DB5(transmit_message->tx_data[5]) | \
 857:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                                   TMDATA1_DB4(transmit_message->tx_data[4]);
 858:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
 859:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         canfd_en = CAN_FDCTL(can_periph) & CAN_FDCTL_FDEN;
 860:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* check FD funciton has been enabled */
 861:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         if(canfd_en){
 862:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             if(transmit_message->tx_dlen <= 8U){
 863:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 /* set the data length */
 864:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 reg_temp |= transmit_message->tx_dlen;
 865:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }else{
 866:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 /* data length greater than 8 */
 867:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 for(i = 0U; i < 7U; i++){
 868:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                     if(transmit_message->tx_dlen == g_can_fdlength_table[i]){
 869:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                         hit = 1U;
 870:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                         break;
 871:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                     }
 872:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 }
 873:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 /* data length is valid */
 874:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 if(1U == hit){
 875:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                    reg_temp |= 9U + i;
 876:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 }else{
 877:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                     CAN_ERROR_HANDLE("dlen is invalid \r\n");
 878:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 }
 879:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }
 880:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             reg_temp |= (((uint32_t)transmit_message->fd_brs << 5U) | ((uint32_t)transmit_message->
 881:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_TMP(can_periph, mailbox_number) = reg_temp;
 882:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             
 883:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* set the data */
 884:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             i = transmit_message->tx_dlen / 4U;
 885:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             
ARM GAS  /tmp/ccuXvXmU.s 			page 17


 886:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* data length is 5-7 need send 2 word */
 887:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             if((1U==i) && (4U!=transmit_message->tx_dlen)){
 888:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 i++;
 889:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }
 890:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             p_temp = (uint32_t)transmit_message->tx_data;
 891:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             if((0U==i)){
 892:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 CAN_TMDATA0(can_periph, mailbox_number) = *(uint32_t *)p_temp;
 893:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }else{
 894:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 for(; i>0U; i--){
 895:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                     CAN_TMDATA0(can_periph, mailbox_number) = *(uint32_t *)p_temp;
 896:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                     p_temp = ((uint32_t)((uint32_t)p_temp + 4U));
 897:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 }
 898:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }
 899:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             
 900:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }else{
 901:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_ERROR_HANDLE("CAN FD function disabled \r\n");
 902:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 903:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 904:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 905:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* enable transmission */
 906:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     CAN_TMI(can_periph, mailbox_number) |= CAN_TMI_TEN;
 907:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 908:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     return mailbox_number;
 909:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 910:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 911:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** /*!
 912:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \brief      get CAN transmit state
 913:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  can_periph
 914:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CANx(x=0,1)
 915:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  mailbox_number
 916:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 only one parameter can be selected which is shown as below:
 917:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_MAILBOX(x=0,1,2)
 918:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[out] none
 919:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \retval     can_transmit_state_enum
 920:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** */
 921:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** can_transmit_state_enum can_transmit_states(uint32_t can_periph, uint8_t mailbox_number)
 922:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** {
 923:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     can_transmit_state_enum state = CAN_TRANSMIT_FAILED;
 924:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t val = 0U;
 925:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 926:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* check selected mailbox state */
 927:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     switch(mailbox_number){
 928:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* mailbox0 */
 929:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     case CAN_MAILBOX0:
 930:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         val = CAN_TSTAT(can_periph) & (CAN_TSTAT_MTF0 | CAN_TSTAT_MTFNERR0 | CAN_TSTAT_TME0);
 931:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         break;
 932:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* mailbox1 */
 933:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     case CAN_MAILBOX1:
 934:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         val = CAN_TSTAT(can_periph) & (CAN_TSTAT_MTF1 | CAN_TSTAT_MTFNERR1 | CAN_TSTAT_TME1);
 935:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         break;
 936:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* mailbox2 */
 937:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     case CAN_MAILBOX2:
 938:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         val = CAN_TSTAT(can_periph) & (CAN_TSTAT_MTF2 | CAN_TSTAT_MTFNERR2 | CAN_TSTAT_TME2);
 939:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         break;
 940:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     default:
 941:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         val = CAN_TRANSMIT_FAILED;
 942:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         break;
ARM GAS  /tmp/ccuXvXmU.s 			page 18


 943:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 944:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 945:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     switch(val){
 946:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* transmit pending */
 947:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     case (CAN_STATE_PENDING):
 948:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         state = CAN_TRANSMIT_PENDING;
 949:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         break;
 950:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* mailbox0 transmit succeeded */
 951:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     case (CAN_TSTAT_MTF0 | CAN_TSTAT_MTFNERR0 | CAN_TSTAT_TME0):
 952:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         state = CAN_TRANSMIT_OK;
 953:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         break;
 954:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* mailbox1 transmit succeeded */
 955:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     case (CAN_TSTAT_MTF1 | CAN_TSTAT_MTFNERR1 | CAN_TSTAT_TME1):
 956:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         state = CAN_TRANSMIT_OK;
 957:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         break;
 958:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* mailbox2 transmit succeeded */
 959:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     case (CAN_TSTAT_MTF2 | CAN_TSTAT_MTFNERR2 | CAN_TSTAT_TME2):
 960:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         state = CAN_TRANSMIT_OK;
 961:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         break;
 962:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* transmit failed */
 963:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     default:
 964:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         state = CAN_TRANSMIT_FAILED;
 965:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         break;
 966:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 967:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     return state;
 968:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 969:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 970:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** /*!
 971:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \brief      stop CAN transmission
 972:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  can_periph
 973:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CANx(x=0,1)
 974:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  mailbox_number
 975:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 only one parameter can be selected which is shown as below:
 976:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_MAILBOXx(x=0,1,2)
 977:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[out] none
 978:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \retval     none
 979:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** */
 980:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** void can_transmission_stop(uint32_t can_periph, uint8_t mailbox_number)
 981:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** {
 982:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(CAN_MAILBOX0 == mailbox_number){
 983:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST0;
 984:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         while(CAN_TSTAT_MST0 == (CAN_TSTAT(can_periph) & CAN_TSTAT_MST0)){
 985:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 986:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else if(CAN_MAILBOX1 == mailbox_number){
 987:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST1;
 988:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         while(CAN_TSTAT_MST1 == (CAN_TSTAT(can_periph) & CAN_TSTAT_MST1)){
 989:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 990:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else if(CAN_MAILBOX2 == mailbox_number){
 991:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST2;
 992:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         while(CAN_TSTAT_MST2 == (CAN_TSTAT(can_periph) & CAN_TSTAT_MST2)){
 993:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 994:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
 995:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* illegal parameters */
 996:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 997:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 998:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 999:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** /*!
ARM GAS  /tmp/ccuXvXmU.s 			page 19


1000:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \brief      CAN receive message
1001:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  can_periph
1002:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CANx(x=0,1)
1003:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  fifo_number
1004:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_FIFOx(x=0,1)
1005:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[out] receive_message: struct for CAN receive message
1006:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        rx_sfid: 0x00000000 - 0x000007FF
1007:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        rx_efid: 0x00000000 - 0x1FFFFFFF
1008:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        rx_ff: CAN_FF_STANDARD, CAN_FF_EXTENDED
1009:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        rx_ft: CAN_FT_DATA, CAN_FT_REMOTE
1010:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        rx_dlen: 0 - 8 (FD mode: 0 - 8, or 12, 16, 20, 24, 32, 48, 64)
1011:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        rx_data[]: 0x00 - 0xFF
1012:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        rx_fi: 0 - 27
1013:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \retval     none
1014:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** */
1015:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** void can_message_receive(uint32_t can_periph, uint8_t fifo_number, can_receive_message_struct* rece
1016:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** {
1017:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t canfd_en = 0U;
1018:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     volatile uint32_t p_temp;
1019:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t data_temp;
1020:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint8_t canfd_recv_cnt = 0U;
1021:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint8_t i;
1022:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
1023:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* get the frame format */
1024:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     receive_message->rx_ff = (uint8_t)(CAN_RFIFOMI_FF & CAN_RFIFOMI(can_periph, fifo_number));
1025:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(CAN_FF_STANDARD == receive_message->rx_ff){
1026:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* get standard identifier */
1027:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         receive_message->rx_sfid = (uint32_t)(GET_RFIFOMI_SFID(CAN_RFIFOMI(can_periph, fifo_number)
1028:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
1029:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* get extended identifier */
1030:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         receive_message->rx_efid = (uint32_t)(GET_RFIFOMI_EFID(CAN_RFIFOMI(can_periph, fifo_number)
1031:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
1032:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
1033:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* get frame type */
1034:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     receive_message->rx_ft = (uint8_t)(CAN_RFIFOMI_FT & CAN_RFIFOMI(can_periph, fifo_number));
1035:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* filtering index */
1036:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     receive_message->rx_fi = (uint8_t)(GET_RFIFOMP_FI(CAN_RFIFOMP(can_periph, fifo_number)));
1037:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     receive_message->fd_flag = (uint8_t)(CAN_RFIFOMP_FDF & CAN_RFIFOMP(can_periph, fifo_number));
1038:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
1039:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(CAN_FDF_CLASSIC == receive_message->fd_flag){
1040:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* get recevie data length */
1041:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         receive_message->rx_dlen = (uint8_t)(GET_RFIFOMP_DLENC(CAN_RFIFOMP(can_periph, fifo_number)
1042:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* receive data */
1043:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         receive_message->rx_data[0] = (uint8_t)(GET_RFIFOMDATA0_DB0(CAN_RFIFOMDATA0(can_periph, fif
1044:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         receive_message->rx_data[1] = (uint8_t)(GET_RFIFOMDATA0_DB1(CAN_RFIFOMDATA0(can_periph, fif
1045:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         receive_message->rx_data[2] = (uint8_t)(GET_RFIFOMDATA0_DB2(CAN_RFIFOMDATA0(can_periph, fif
1046:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         receive_message->rx_data[3] = (uint8_t)(GET_RFIFOMDATA0_DB3(CAN_RFIFOMDATA0(can_periph, fif
1047:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         receive_message->rx_data[4] = (uint8_t)(GET_RFIFOMDATA1_DB4(CAN_RFIFOMDATA1(can_periph, fif
1048:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         receive_message->rx_data[5] = (uint8_t)(GET_RFIFOMDATA1_DB5(CAN_RFIFOMDATA1(can_periph, fif
1049:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         receive_message->rx_data[6] = (uint8_t)(GET_RFIFOMDATA1_DB6(CAN_RFIFOMDATA1(can_periph, fif
1050:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         receive_message->rx_data[7] = (uint8_t)(GET_RFIFOMDATA1_DB7(CAN_RFIFOMDATA1(can_periph, fif
1051:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
1052:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         canfd_en = CAN_FDCTL(can_periph) & CAN_FDCTL_FDEN;
1053:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* check FD funciton has been enabled */
1054:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         if(canfd_en){
1055:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* get recevie data length */
1056:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             canfd_recv_cnt = (uint8_t)(GET_RFIFOMP_DLENC(CAN_RFIFOMP(can_periph, fifo_number)));
ARM GAS  /tmp/ccuXvXmU.s 			page 20


1057:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
1058:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             if(canfd_recv_cnt <= 8U){
1059:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 /* set the data length */
1060:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 receive_message->rx_dlen = canfd_recv_cnt;
1061:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }else{
1062:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 receive_message->rx_dlen = g_can_fdlength_table[canfd_recv_cnt - 9U];
1063:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }
1064:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
1065:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             receive_message->fd_brs = (uint8_t)((CAN_RFIFOMP(can_periph, fifo_number) & CAN_RFIFOMP
1066:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             receive_message->fd_esi = (uint8_t)((CAN_RFIFOMP(can_periph, fifo_number) & CAN_RFIFOMP
1067:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
1068:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* get the data */
1069:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             i = receive_message->rx_dlen / 4U;
1070:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             
1071:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* data length is 5-7 need receive 2 word */
1072:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             if((1U==i) && (4U!=receive_message->rx_dlen)){
1073:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 i++;
1074:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }
1075:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             p_temp = (uint32_t)(uint32_t)receive_message->rx_data;
1076:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             if(0U==i){
1077:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 data_temp = CAN_RFIFOMDATA0(can_periph, fifo_number); 
1078:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 *(uint32_t *)p_temp = data_temp;   
1079:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }else{
1080:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 /* get the data by reading from CAN_RFIFOMDATA0 register*/
1081:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 for(; i>0U; i--){
1082:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                     data_temp = CAN_RFIFOMDATA0(can_periph, fifo_number); 
1083:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                     *(uint32_t *)p_temp = data_temp;
1084:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                     p_temp = ((uint32_t)((uint32_t)p_temp + 4U));
1085:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 } 
1086:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }
1087:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             
1088:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }else{
1089:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_ERROR_HANDLE("CAN FD function disabled \r\n");
1090:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
1091:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
1092:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
1093:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* release FIFO */
1094:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(CAN_FIFO0 == fifo_number){
1095:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_RFIFO0(can_periph) |= CAN_RFIFO0_RFD0;
1096:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
1097:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_RFIFO1(can_periph) |= CAN_RFIFO1_RFD1;
1098:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
1099:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
1100:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
1101:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** /*!
1102:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \brief      release FIFO0
1103:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  can_periph
1104:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CANx(x=0,1)
1105:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  fifo_number
1106:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 only one parameter can be selected which is shown as below:
1107:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_FIFOx(x=0,1)
1108:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[out] none
1109:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \retval     none
1110:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** */
1111:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** void can_fifo_release(uint32_t can_periph, uint8_t fifo_number)
1112:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** {
1113:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(CAN_FIFO0 == fifo_number){
ARM GAS  /tmp/ccuXvXmU.s 			page 21


1114:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_RFIFO0(can_periph) |= CAN_RFIFO0_RFD0;
1115:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else if(CAN_FIFO1 == fifo_number){
1116:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_RFIFO1(can_periph) |= CAN_RFIFO1_RFD1;
1117:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
1118:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* illegal parameters */
1119:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_ERROR_HANDLE("CAN FIFO NUM is invalid \r\n");
1120:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
1121:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
1122:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
1123:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** /*!
1124:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \brief      CAN receive message length
1125:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  can_periph
1126:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CANx(x=0,1)
1127:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  fifo_number
1128:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 only one parameter can be selected which is shown as below:
1129:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_FIFOx(x=0,1)
1130:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[out] none
1131:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \retval     message length
1132:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** */
1133:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** uint8_t can_receive_message_length_get(uint32_t can_periph, uint8_t fifo_number)
1134:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** {
1135:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint8_t val = 0U;
1136:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
1137:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(CAN_FIFO0 == fifo_number){
1138:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* FIFO0 */
1139:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         val = (uint8_t)(CAN_RFIFO0(can_periph) & CAN_RFIF_RFL_MASK);
1140:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else if(CAN_FIFO1 == fifo_number){
1141:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* FIFO1 */
1142:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         val = (uint8_t)(CAN_RFIFO1(can_periph) & CAN_RFIF_RFL_MASK);
1143:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
1144:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* illegal parameters */
1145:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
1146:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     return val;
1147:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
1148:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
1149:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** /*!
1150:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \brief      set CAN working mode
1151:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  can_periph
1152:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CANx(x=0,1)
1153:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  can_working_mode
1154:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 only one parameter can be selected which is shown as below:
1155:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_MODE_INITIALIZE
1156:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_MODE_NORMAL
1157:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_MODE_SLEEP
1158:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[out] none
1159:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \retval     ErrStatus: SUCCESS or ERROR
1160:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** */
1161:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** ErrStatus can_working_mode_set(uint32_t can_periph, uint8_t working_mode)
1162:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** {
1163:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     ErrStatus flag = ERROR;
1164:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* timeout for IWS or also for SLPWS bits */
1165:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t timeout = CAN_TIMEOUT;
1166:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
1167:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(CAN_MODE_INITIALIZE == working_mode){
1168:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* disable sleep mode */
1169:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_CTL(can_periph) &= (~(uint32_t)CAN_CTL_SLPWMOD);
1170:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* set initialize mode */
ARM GAS  /tmp/ccuXvXmU.s 			page 22


1171:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_CTL(can_periph) |= (uint8_t)CAN_CTL_IWMOD;
1172:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* wait the acknowledge */
1173:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         while((CAN_STAT_IWS != (CAN_STAT(can_periph) & CAN_STAT_IWS)) && (0U != timeout)){
1174:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
1175:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
1176:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         if(CAN_STAT_IWS != (CAN_STAT(can_periph) & CAN_STAT_IWS)){
1177:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             flag = ERROR;
1178:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }else{
1179:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             flag = SUCCESS;
1180:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
1181:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else if(CAN_MODE_NORMAL == working_mode){
1182:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* enter normal mode */
1183:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_CTL(can_periph) &= ~(uint32_t)(CAN_CTL_SLPWMOD | CAN_CTL_IWMOD);
1184:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* wait the acknowledge */
1185:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         while((0U != (CAN_STAT(can_periph) & (CAN_STAT_IWS | CAN_STAT_SLPWS))) && (0U != timeout)){
1186:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
1187:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
1188:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         if(0U != (CAN_STAT(can_periph) & (CAN_STAT_IWS | CAN_STAT_SLPWS))){
1189:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             flag = ERROR;
1190:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }else{
1191:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             flag = SUCCESS;
1192:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
1193:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else if(CAN_MODE_SLEEP == working_mode){
1194:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* disable initialize mode */
1195:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_CTL(can_periph) &= (~(uint32_t)CAN_CTL_IWMOD);
1196:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* set sleep mode */
1197:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_CTL(can_periph) |= (uint8_t)CAN_CTL_SLPWMOD;
1198:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* wait the acknowledge */
1199:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         while((CAN_STAT_SLPWS != (CAN_STAT(can_periph) & CAN_STAT_SLPWS)) && (0U != timeout)){
1200:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
1201:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
1202:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         if(CAN_STAT_SLPWS != (CAN_STAT(can_periph) & CAN_STAT_SLPWS)){
1203:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             flag = ERROR;
1204:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }else{
1205:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             flag = SUCCESS;
1206:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
1207:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
1208:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         flag = ERROR;
1209:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
1210:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     return flag;
1211:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
1212:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
1213:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** /*!
1214:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \brief      wake up CAN
1215:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  can_periph
1216:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CANx(x=0,1)
1217:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[out] none
1218:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \retval     ErrStatus: SUCCESS or ERROR
1219:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** */
1220:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** ErrStatus can_wakeup(uint32_t can_periph)
1221:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** {
1222:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     ErrStatus flag = ERROR;
1223:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t timeout = CAN_TIMEOUT;
1224:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
1225:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* wakeup */
1226:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     CAN_CTL(can_periph) &= ~CAN_CTL_SLPWMOD;
1227:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
ARM GAS  /tmp/ccuXvXmU.s 			page 23


1228:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     while((0U != (CAN_STAT(can_periph) & CAN_STAT_SLPWS)) && (0x00U != timeout)){
1229:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         timeout--;
1230:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
1231:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* check state */
1232:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(0U != (CAN_STAT(can_periph) & CAN_STAT_SLPWS)){
1233:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         flag = ERROR;
1234:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
1235:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         flag = SUCCESS;
1236:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
1237:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     return flag;
1238:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
1239:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
1240:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** /*!
1241:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \brief      get CAN error type
1242:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  can_periph
1243:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CANx(x=0,1)
1244:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[out] none
1245:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \retval     can_error_enum
1246:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_ERROR_NONE: no error
1247:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_ERROR_FILL: fill error
1248:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_ERROR_FORMATE: format error
1249:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_ERROR_ACK: ACK error
1250:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_ERROR_BITRECESSIVE: bit recessive
1251:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_ERROR_BITDOMINANTER: bit dominant error
1252:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_ERROR_CRC: CRC error
1253:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_ERROR_SOFTWARECFG: software configure
1254:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** */
1255:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** can_error_enum can_error_get(uint32_t can_periph)
1256:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** {
1257:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     can_error_enum error;
1258:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     error = CAN_ERROR_NONE;
1259:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
1260:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* get error type */
1261:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     error = (can_error_enum)(GET_ERR_ERRN(CAN_ERR(can_periph)));
1262:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     return error;
1263:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
1264:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
1265:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** /*!
1266:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \brief      get CAN receive error number
1267:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  can_periph
1268:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CANx(x=0,1)
1269:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[out] none
1270:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \retval     error number
1271:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** */
1272:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** uint8_t can_receive_error_number_get(uint32_t can_periph)
1273:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** {
1274:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint8_t val;
1275:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
1276:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* get error count */
1277:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     val = (uint8_t)(GET_ERR_RECNT(CAN_ERR(can_periph)));
1278:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     return val;
1279:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
1280:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
1281:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** /*!
1282:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \brief      get CAN transmit error number
1283:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  can_periph
1284:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CANx(x=0,1)
ARM GAS  /tmp/ccuXvXmU.s 			page 24


1285:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[out] none
1286:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \retval     error number
1287:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** */
1288:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** uint8_t can_transmit_error_number_get(uint32_t can_periph)
1289:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** {
1290:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint8_t val;
1291:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
1292:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     val = (uint8_t)(GET_ERR_TECNT(CAN_ERR(can_periph)));
1293:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     return val;
1294:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
1295:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
1296:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** /*!
1297:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \brief      enable CAN interrupt
1298:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  can_periph
1299:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CANx(x=0,1)
1300:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  interrupt
1301:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 one or more parameters can be selected which are shown as below:
1302:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_TME: transmit mailbox empty interrupt enable
1303:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_RFNE0: receive FIFO0 not empty interrupt enable
1304:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_RFF0: receive FIFO0 full interrupt enable
1305:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_RFO0: receive FIFO0 overfull interrupt enable
1306:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_RFNE1: receive FIFO1 not empty interrupt enable
1307:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_RFF1: receive FIFO1 full interrupt enable
1308:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_RFO1: receive FIFO1 overfull interrupt enable
1309:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_WERR: warning error interrupt enable
1310:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_PERR: passive error interrupt enable
1311:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_BO: bus-off interrupt enable
1312:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_ERRN: error number interrupt enable
1313:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_ERR: error interrupt enable
1314:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_WU: wakeup interrupt enable
1315:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_SLPW: sleep working interrupt enable
1316:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[out] none
1317:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \retval     none
1318:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** */
1319:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** void can_interrupt_enable(uint32_t can_periph, uint32_t interrupt)
1320:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** {
1321:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     CAN_INTEN(can_periph) |= interrupt;
1322:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
1323:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
1324:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** /*!
1325:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \brief      disable CAN interrupt
1326:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  can_periph
1327:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CANx(x=0,1)
1328:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  interrupt
1329:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 one or more parameters can be selected which are shown as below:
1330:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_TME: transmit mailbox empty interrupt enable
1331:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_RFNE0: receive FIFO0 not empty interrupt enable
1332:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_RFF0: receive FIFO0 full interrupt enable
1333:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_RFO0: receive FIFO0 overfull interrupt enable
1334:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_RFNE1: receive FIFO1 not empty interrupt enable
1335:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_RFF1: receive FIFO1 full interrupt enable
1336:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_RFO1: receive FIFO1 overfull interrupt enable
1337:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_WERR: warning error interrupt enable
1338:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_PERR: passive error interrupt enable
1339:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_BO: bus-off interrupt enable
1340:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_ERRN: error number interrupt enable
1341:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_ERR: error interrupt enable
ARM GAS  /tmp/ccuXvXmU.s 			page 25


1342:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_WU: wakeup interrupt enable
1343:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_SLPW: sleep working interrupt enable
1344:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[out] none
1345:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \retval     none
1346:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** */
1347:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** void can_interrupt_disable(uint32_t can_periph, uint32_t interrupt)
1348:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** {
1349:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     CAN_INTEN(can_periph) &= ~interrupt;
1350:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
1351:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
1352:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** /*!
1353:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \brief      get CAN flag state
1354:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  can_periph
1355:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CANx(x=0,1)
1356:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  flag: CAN flags, refer to can_flag_enum
1357:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 only one parameter can be selected which is shown as below:
1358:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_FLAG_MTE2: mailbox 2 transmit error
1359:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_FLAG_MTE1: mailbox 1 transmit error
1360:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_FLAG_MTE0: mailbox 0 transmit error
1361:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_FLAG_MTF2: mailbox 2 transmit finished
1362:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_FLAG_MTF1: mailbox 1 transmit finished
1363:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_FLAG_MTF0: mailbox 0 transmit finished
1364:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_FLAG_RFO0: receive FIFO0 overfull
1365:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_FLAG_RFF0: receive FIFO0 full
1366:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_FLAG_RFO1: receive FIFO1 overfull
1367:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_FLAG_RFF1: receive FIFO1 full
1368:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_FLAG_BOERR: bus-off error
1369:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_FLAG_PERR: passive error
1370:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_FLAG_WERR: warning error
1371:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[out] none
1372:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \retval     FlagStatus: SET or RESET
1373:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** */
1374:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** FlagStatus can_flag_get(uint32_t can_periph, can_flag_enum flag)
1375:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** {
1376:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* get flag and interrupt enable state */
1377:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(RESET != (CAN_REG_VAL(can_periph, flag) & BIT(CAN_BIT_POS(flag)))){
1378:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         return SET;
1379:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
1380:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         return RESET;
1381:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
1382:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
1383:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
1384:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** /*!
1385:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \brief      clear CAN flag state
1386:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  can_periph
1387:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CANx(x=0,1)
1388:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  flag: CAN flags, refer to can_flag_enum
1389:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 only one parameter can be selected which is shown as below:
1390:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_FLAG_MTE2: mailbox 2 transmit error
1391:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_FLAG_MTE1: mailbox 1 transmit error
1392:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_FLAG_MTE0: mailbox 0 transmit error
1393:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_FLAG_MTF2: mailbox 2 transmit finished
1394:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_FLAG_MTF1: mailbox 1 transmit finished
1395:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_FLAG_MTF0: mailbox 0 transmit finished
1396:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_FLAG_RFO0: receive FIFO0 overfull
1397:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_FLAG_RFF0: receive FIFO0 full
1398:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_FLAG_RFO1: receive FIFO1 overfull
ARM GAS  /tmp/ccuXvXmU.s 			page 26


1399:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_FLAG_RFF1: receive FIFO1 full
1400:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[out] none
1401:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \retval     none
1402:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** */
1403:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** void can_flag_clear(uint32_t can_periph, can_flag_enum flag)
1404:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** {
1405:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     CAN_REG_VAL(can_periph, flag) |= BIT(CAN_BIT_POS(flag));
1406:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
1407:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
1408:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** /*!
1409:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \brief      get CAN interrupt flag state
1410:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  can_periph
1411:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CANx(x=0,1)
1412:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  flag: CAN interrupt flags, refer to can_interrupt_flag_enum
1413:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 only one parameter can be selected which is shown as below:
1414:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_FLAG_SLPIF: status change interrupt flag of sleep working mode entering
1415:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_FLAG_WUIF: status change interrupt flag of wakeup from sleep working mode
1416:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_FLAG_ERRIF: error interrupt flag
1417:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_FLAG_MTF2: mailbox 2 transmit finished interrupt flag
1418:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_FLAG_MTF1: mailbox 1 transmit finished interrupt flag
1419:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_FLAG_MTF0: mailbox 0 transmit finished interrupt flag
1420:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_FLAG_RFO0: receive FIFO0 overfull interrupt flag
1421:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_FLAG_RFF0: receive FIFO0 full interrupt flag
1422:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_FLAG_RFO1: receive FIFO1 overfull interrupt flag
1423:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_FLAG_RFF1: receive FIFO1 full interrupt flag
1424:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[out] none
1425:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \retval     FlagStatus: SET or RESET
1426:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** */
1427:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** FlagStatus can_interrupt_flag_get(uint32_t can_periph, can_interrupt_flag_enum flag)
1428:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** {
1429:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t ret1 = RESET;
1430:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t ret2 = RESET;
1431:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
1432:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* get the staus of interrupt flag */
1433:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     ret1 = CAN_REG_VALS(can_periph, flag) & BIT(CAN_BIT_POS0(flag));
1434:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* get the staus of interrupt enale bit */
1435:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     ret2 = CAN_INTEN(can_periph) & BIT(CAN_BIT_POS1(flag));
1436:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(ret1 && ret2){
1437:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         return SET;
1438:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
1439:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         return RESET;
1440:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
1441:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
1442:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
1443:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** /*!
1444:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \brief      clear CAN interrupt flag state
1445:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  can_periph
1446:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CANx(x=0,1)
1447:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  flag: CAN interrupt flags, refer to can_interrupt_flag_enum
1448:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 only one parameter can be selected which is shown as below:
1449:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_FLAG_SLPIF: status change interrupt flag of sleep working mode entering
1450:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_FLAG_WUIF: status change interrupt flag of wakeup from sleep working mode
1451:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_FLAG_ERRIF: error interrupt flag
1452:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_FLAG_MTF2: mailbox 2 transmit finished interrupt flag
1453:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_FLAG_MTF1: mailbox 1 transmit finished interrupt flag
1454:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_FLAG_MTF0: mailbox 0 transmit finished interrupt flag
1455:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_FLAG_RFO0: receive FIFO0 overfull interrupt flag
ARM GAS  /tmp/ccuXvXmU.s 			page 27


1456:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_FLAG_RFF0: receive FIFO0 full interrupt flag
1457:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_FLAG_RFO1: receive FIFO1 overfull interrupt flag
1458:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****       \arg        CAN_INT_FLAG_RFF1: receive FIFO1 full interrupt flag
1459:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[out] none
1460:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \retval     none
1461:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** */
1462:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** void can_interrupt_flag_clear(uint32_t can_periph, can_interrupt_flag_enum flag)
1463:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** {
1464:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     CAN_REG_VALS(can_periph, flag) |= BIT(CAN_BIT_POS0(flag));
1465:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
1466:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
1467:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** /*!
1468:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \brief      auto config can baud rate by frequency
1469:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[in]  freq: the frequency of the baud rate
1470:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \param[out] none
1471:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     \retval     CAN_BT register set value
1472:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** */
1473:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** static unsigned int dev_can_baudrate_set(uint32_t freq)
1474:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** {
  29              		.loc 1 1474 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		.loc 1 1474 1 is_stmt 0 view .LVU1
  34 0000 10B5     		push	{r4, lr}
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 4, -8
  37              		.cfi_offset 14, -4
  38 0002 0446     		mov	r4, r0
1475:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t reval;
  39              		.loc 1 1475 5 is_stmt 1 view .LVU2
1476:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t baud_psc;
  40              		.loc 1 1476 5 view .LVU3
1477:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t baud_psc_max;
  41              		.loc 1 1477 5 view .LVU4
1478:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t temp;
  42              		.loc 1 1478 5 view .LVU5
1479:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t bt_reg_config;
  43              		.loc 1 1479 5 view .LVU6
1480:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint8_t flag;
  44              		.loc 1 1480 5 view .LVU7
1481:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t bits = 0;
  45              		.loc 1 1481 5 view .LVU8
  46              	.LVL1:
1482:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
1483:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     flag = 0U;
  47              		.loc 1 1483 5 view .LVU9
1484:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* computes the value that the CAN_BT register needs to be configured */
1485:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* (BAUDPSC[9:0] + 1) * ((BS1[3:0] + 1) + (BS2[2:0] + 1) + SJW(always 1)) */
1486:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     bt_reg_config = (rcu_clock_freq_get(CK_APB1) / freq);
  48              		.loc 1 1486 5 view .LVU10
  49              		.loc 1 1486 22 is_stmt 0 view .LVU11
  50 0004 0220     		movs	r0, #2
  51              	.LVL2:
  52              		.loc 1 1486 22 view .LVU12
  53 0006 FFF7FEFF 		bl	rcu_clock_freq_get
  54              	.LVL3:
ARM GAS  /tmp/ccuXvXmU.s 			page 28


  55              		.loc 1 1486 19 view .LVU13
  56 000a B0FBF4F0 		udiv	r0, r0, r4
  57              	.LVL4:
1487:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* BAUDPSC[9:0] minimum value */
1488:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     baud_psc = bt_reg_config / DEV_CAN_BT_SEG_MAX;
  58              		.loc 1 1488 5 is_stmt 1 view .LVU14
  59              		.loc 1 1488 14 is_stmt 0 view .LVU15
  60 000e 1A4B     		ldr	r3, .L16
  61 0010 A3FB0023 		umull	r2, r3, r3, r0
  62              	.LVL5:
1489:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* BAUDPSC[9:0] maximum value */
1490:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     baud_psc_max = bt_reg_config / DEV_CAN_BT_SEG_MIN;
  63              		.loc 1 1490 5 is_stmt 1 view .LVU16
  64              		.loc 1 1490 18 is_stmt 0 view .LVU17
  65 0014 8208     		lsrs	r2, r0, #2
  66              	.LVL6:
1491:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
1492:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     while ((!flag) && (baud_psc < baud_psc_max)) {
  67              		.loc 1 1492 5 is_stmt 1 view .LVU18
  68              		.loc 1 1492 11 view .LVU19
  69              		.loc 1 1492 20 is_stmt 0 view .LVU20
  70 0016 B2EB131F 		cmp	r2, r3, lsr #4
  71 001a 1AD9     		bls	.L2
  72 001c 1909     		lsrs	r1, r3, #4
  73              	.LVL7:
  74              		.loc 1 1492 20 view .LVU21
  75 001e 6FF0010C 		mvn	ip, #1
  76 0022 ACEB0101 		sub	r1, ip, r1
  77              	.LVL8:
  78              		.loc 1 1492 20 view .LVU22
  79 0026 154B     		ldr	r3, .L16+4
  80              	.LVL9:
  81              		.loc 1 1492 20 view .LVU23
  82 0028 03FB00FE 		mul	lr, r3, r0
  83 002c ACEB020C 		sub	ip, ip, r2
  84 0030 02E0     		b	.L6
  85              	.LVL10:
  86              	.L15:
  87              		.loc 1 1492 11 is_stmt 1 discriminator 1 view .LVU24
  88              		.loc 1 1492 20 is_stmt 0 discriminator 1 view .LVU25
  89 0032 0139     		subs	r1, r1, #1
  90              	.LVL11:
  91              		.loc 1 1492 20 discriminator 1 view .LVU26
  92 0034 6145     		cmp	r1, ip
  93 0036 0CD0     		beq	.L2
  94              	.LVL12:
  95              	.L6:
1493:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         baud_psc++;
  96              		.loc 1 1493 9 is_stmt 1 view .LVU27
  97 0038 CC43     		mvns	r4, r1
  98              	.LVL13:
1494:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         for (bits = 22u; bits > 0u; bits--) {
  99              		.loc 1 1494 9 view .LVU28
 100              		.loc 1 1494 26 view .LVU29
1495:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             temp = (bits + 3U) * (baud_psc + 1U);
 101              		.loc 1 1495 13 view .LVU30
1496:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             if (temp == bt_reg_config) {
ARM GAS  /tmp/ccuXvXmU.s 			page 29


 102              		.loc 1 1496 13 view .LVU31
 103              		.loc 1 1496 16 is_stmt 0 view .LVU32
 104 003a 7145     		cmp	r1, lr
 105 003c 0AD0     		beq	.L14
1494:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         for (bits = 22u; bits > 0u; bits--) {
 106              		.loc 1 1494 37 is_stmt 1 view .LVU33
 107              	.LVL14:
1494:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         for (bits = 22u; bits > 0u; bits--) {
 108              		.loc 1 1494 26 view .LVU34
 109 003e A1EB8103 		sub	r3, r1, r1, lsl #2
 110 0042 DB00     		lsls	r3, r3, #3
1494:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         for (bits = 22u; bits > 0u; bits--) {
 111              		.loc 1 1494 41 is_stmt 0 view .LVU35
 112 0044 1522     		movs	r2, #21
 113              	.LVL15:
 114              	.L5:
1495:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             temp = (bits + 3U) * (baud_psc + 1U);
 115              		.loc 1 1495 13 is_stmt 1 view .LVU36
 116              		.loc 1 1496 13 view .LVU37
 117              		.loc 1 1496 16 is_stmt 0 view .LVU38
 118 0046 8342     		cmp	r3, r0
 119 0048 05D0     		beq	.L3
 120              	.LVL16:
1494:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         for (bits = 22u; bits > 0u; bits--) {
 121              		.loc 1 1494 37 is_stmt 1 discriminator 2 view .LVU39
1494:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         for (bits = 22u; bits > 0u; bits--) {
 122              		.loc 1 1494 26 discriminator 2 view .LVU40
1494:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         for (bits = 22u; bits > 0u; bits--) {
 123              		.loc 1 1494 9 is_stmt 0 discriminator 2 view .LVU41
 124 004a 0B44     		add	r3, r3, r1
 125 004c 013A     		subs	r2, r2, #1
 126              	.LVL17:
1494:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         for (bits = 22u; bits > 0u; bits--) {
 127              		.loc 1 1494 9 discriminator 2 view .LVU42
 128 004e FAD1     		bne	.L5
 129 0050 EFE7     		b	.L15
 130              	.LVL18:
 131              	.L2:
 132              	.L11:
1497:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 flag = 1U;
1498:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 break;
1499:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }
1500:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
1501:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
1502:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
1503:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if (flag) {
1504:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         reval = ((timing_pts[bits][1] << 20) & DEV_CAN_BS2_MASK)
1505:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****               | ((timing_pts[bits][0] << 16) & DEV_CAN_BS1_MASK)
1506:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****               | ((0U                  << 24) & DEV_CAN_SJW_MASK)
1507:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****               | ((baud_psc)                  & DEV_CAN_BAUDPSC_MASK);
1508:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     } else {
1509:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* CAN_BT register reset value */
1510:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         reval = 0x01230000U;
1511:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_ERROR_HANDLE("CAN baud rate config fail!! \r\n");
 133              		.loc 1 1511 9 is_stmt 1 discriminator 1 view .LVU43
 134              		.loc 1 1511 9 discriminator 1 view .LVU44
 135              		.loc 1 1511 9 discriminator 1 view .LVU45
ARM GAS  /tmp/ccuXvXmU.s 			page 30


 136 0052 FEE7     		b	.L11
 137              	.LVL19:
 138              	.L14:
1494:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             temp = (bits + 3U) * (baud_psc + 1U);
 139              		.loc 1 1494 19 is_stmt 0 view .LVU46
 140 0054 1622     		movs	r2, #22
 141              	.LVL20:
 142              	.L3:
1492:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         baud_psc++;
 143              		.loc 1 1492 11 is_stmt 1 view .LVU47
1503:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         reval = ((timing_pts[bits][1] << 20) & DEV_CAN_BS2_MASK)
 144              		.loc 1 1503 5 view .LVU48
1504:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****               | ((timing_pts[bits][0] << 16) & DEV_CAN_BS1_MASK)
 145              		.loc 1 1504 9 view .LVU49
1512:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
1513:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
1514:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     return reval;
 146              		.loc 1 1514 5 view .LVU50
1504:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****               | ((timing_pts[bits][0] << 16) & DEV_CAN_BS1_MASK)
 147              		.loc 1 1504 35 is_stmt 0 view .LVU51
 148 0056 0A4B     		ldr	r3, .L16+8
 149 0058 03EBC201 		add	r1, r3, r2, lsl #3
1504:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****               | ((timing_pts[bits][0] << 16) & DEV_CAN_BS1_MASK)
 150              		.loc 1 1504 39 view .LVU52
 151 005c 4868     		ldr	r0, [r1, #4]
 152              	.LVL21:
1504:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****               | ((timing_pts[bits][0] << 16) & DEV_CAN_BS1_MASK)
 153              		.loc 1 1504 39 view .LVU53
 154 005e 0005     		lsls	r0, r0, #20
1504:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****               | ((timing_pts[bits][0] << 16) & DEV_CAN_BS1_MASK)
 155              		.loc 1 1504 46 view .LVU54
 156 0060 00F4E000 		and	r0, r0, #7340032
1505:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****               | ((0U                  << 24) & DEV_CAN_SJW_MASK)
 157              		.loc 1 1505 39 view .LVU55
 158 0064 53F83230 		ldr	r3, [r3, r2, lsl #3]
 159 0068 1B04     		lsls	r3, r3, #16
1505:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****               | ((0U                  << 24) & DEV_CAN_SJW_MASK)
 160              		.loc 1 1505 46 view .LVU56
 161 006a 03F47023 		and	r3, r3, #983040
1506:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****               | ((baud_psc)                  & DEV_CAN_BAUDPSC_MASK);
 162              		.loc 1 1506 15 view .LVU57
 163 006e 1843     		orrs	r0, r0, r3
1507:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     } else {
 164              		.loc 1 1507 46 view .LVU58
 165 0070 C4F30904 		ubfx	r4, r4, #0, #10
 166              	.LVL22:
1504:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****               | ((timing_pts[bits][0] << 16) & DEV_CAN_BS1_MASK)
 167              		.loc 1 1504 15 view .LVU59
 168 0074 2043     		orrs	r0, r0, r4
1515:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 169              		.loc 1 1515 1 view .LVU60
 170 0076 10BD     		pop	{r4, pc}
 171              	.L17:
 172              		.align	2
 173              	.L16:
 174 0078 ABAAAAAA 		.word	-1431655765
 175 007c D7A3703D 		.word	1030792151
ARM GAS  /tmp/ccuXvXmU.s 			page 31


 176 0080 00000000 		.word	.LANCHOR0
 177              		.cfi_endproc
 178              	.LFE149:
 180              		.section	.text.can_deinit,"ax",%progbits
 181              		.align	1
 182              		.global	can_deinit
 183              		.syntax unified
 184              		.thumb
 185              		.thumb_func
 186              		.fpu fpv4-sp-d16
 188              	can_deinit:
 189              	.LVL23:
 190              	.LFB116:
  90:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(CAN0 == can_periph){
 191              		.loc 1 90 1 is_stmt 1 view -0
 192              		.cfi_startproc
 193              		@ args = 0, pretend = 0, frame = 0
 194              		@ frame_needed = 0, uses_anonymous_args = 0
  90:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(CAN0 == can_periph){
 195              		.loc 1 90 1 is_stmt 0 view .LVU62
 196 0000 08B5     		push	{r3, lr}
 197              		.cfi_def_cfa_offset 8
 198              		.cfi_offset 3, -8
 199              		.cfi_offset 14, -4
  91:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         rcu_periph_reset_enable(RCU_CAN0RST);
 200              		.loc 1 91 5 is_stmt 1 view .LVU63
  91:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         rcu_periph_reset_enable(RCU_CAN0RST);
 201              		.loc 1 91 7 is_stmt 0 view .LVU64
 202 0002 0A4B     		ldr	r3, .L23
 203 0004 9842     		cmp	r0, r3
 204 0006 08D0     		beq	.L22
  95:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         rcu_periph_reset_disable(RCU_CAN1RST);
 205              		.loc 1 95 9 is_stmt 1 view .LVU65
 206 0008 40F21A40 		movw	r0, #1050
 207              	.LVL24:
  95:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         rcu_periph_reset_disable(RCU_CAN1RST);
 208              		.loc 1 95 9 is_stmt 0 view .LVU66
 209 000c FFF7FEFF 		bl	rcu_periph_reset_enable
 210              	.LVL25:
  96:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 211              		.loc 1 96 9 is_stmt 1 view .LVU67
 212 0010 40F21A40 		movw	r0, #1050
 213 0014 FFF7FEFF 		bl	rcu_periph_reset_disable
 214              	.LVL26:
 215              	.L18:
  98:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 216              		.loc 1 98 1 is_stmt 0 view .LVU68
 217 0018 08BD     		pop	{r3, pc}
 218              	.LVL27:
 219              	.L22:
  92:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         rcu_periph_reset_disable(RCU_CAN0RST);
 220              		.loc 1 92 9 is_stmt 1 view .LVU69
 221 001a 40F21940 		movw	r0, #1049
 222              	.LVL28:
  92:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         rcu_periph_reset_disable(RCU_CAN0RST);
 223              		.loc 1 92 9 is_stmt 0 view .LVU70
 224 001e FFF7FEFF 		bl	rcu_periph_reset_enable
ARM GAS  /tmp/ccuXvXmU.s 			page 32


 225              	.LVL29:
  93:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
 226              		.loc 1 93 9 is_stmt 1 view .LVU71
 227 0022 40F21940 		movw	r0, #1049
 228 0026 FFF7FEFF 		bl	rcu_periph_reset_disable
 229              	.LVL30:
 230 002a F5E7     		b	.L18
 231              	.L24:
 232              		.align	2
 233              	.L23:
 234 002c 00640040 		.word	1073767424
 235              		.cfi_endproc
 236              	.LFE116:
 238              		.section	.text.can_struct_para_init,"ax",%progbits
 239              		.align	1
 240              		.global	can_struct_para_init
 241              		.syntax unified
 242              		.thumb
 243              		.thumb_func
 244              		.fpu fpv4-sp-d16
 246              	can_struct_para_init:
 247              	.LVL31:
 248              	.LFB117:
 114:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint8_t i;
 249              		.loc 1 114 1 view -0
 250              		.cfi_startproc
 251              		@ args = 0, pretend = 0, frame = 0
 252              		@ frame_needed = 0, uses_anonymous_args = 0
 253              		@ link register save eliminated.
 115:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     
 254              		.loc 1 115 5 view .LVU73
 117:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_ERROR_HANDLE("struct parameter can not be NULL \r\n");
 255              		.loc 1 117 5 view .LVU74
 117:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_ERROR_HANDLE("struct parameter can not be NULL \r\n");
 256              		.loc 1 117 7 is_stmt 0 view .LVU75
 257 0000 8C46     		mov	ip, r1
 258 0002 31B1     		cbz	r1, .L27
 122:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* used for can_init() */
 259              		.loc 1 122 5 is_stmt 1 view .LVU76
 260 0004 0428     		cmp	r0, #4
 261 0006 05D8     		bhi	.L38
 262 0008 DFE800F0 		tbb	[pc, r0]
 263              	.L30:
 264 000c 05       		.byte	(.L34-.L30)/2
 265 000d 15       		.byte	(.L33-.L30)/2
 266 000e 21       		.byte	(.L32-.L30)/2
 267 000f 31       		.byte	(.L31-.L30)/2
 268 0010 4C       		.byte	(.L29-.L30)/2
 269 0011 00       		.p2align 1
 270              	.L27:
 118:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 271              		.loc 1 118 9 discriminator 1 view .LVU77
 118:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 272              		.loc 1 118 9 discriminator 1 view .LVU78
 118:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 273              		.loc 1 118 9 discriminator 1 view .LVU79
 274 0012 FEE7     		b	.L27
ARM GAS  /tmp/ccuXvXmU.s 			page 33


 275              	.L38:
 276              	.L28:
 202:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 277              		.loc 1 202 13 discriminator 1 view .LVU80
 202:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 278              		.loc 1 202 13 discriminator 1 view .LVU81
 202:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 279              		.loc 1 202 13 discriminator 1 view .LVU82
 280 0014 FEE7     		b	.L28
 281              	.L34:
 125:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_parameter_struct*)p_struct)->auto_retrans = DISABLE;
 282              		.loc 1 125 13 view .LVU83
 125:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_parameter_struct*)p_struct)->auto_retrans = DISABLE;
 283              		.loc 1 125 70 is_stmt 0 view .LVU84
 284 0016 0023     		movs	r3, #0
 285 0018 4B71     		strb	r3, [r1, #5]
 126:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_parameter_struct*)p_struct)->auto_wake_up = DISABLE;
 286              		.loc 1 126 13 is_stmt 1 view .LVU85
 126:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_parameter_struct*)p_struct)->auto_wake_up = DISABLE;
 287              		.loc 1 126 61 is_stmt 0 view .LVU86
 288 001a CB71     		strb	r3, [r1, #7]
 127:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_parameter_struct*)p_struct)->prescaler = 0x0400U;
 289              		.loc 1 127 13 is_stmt 1 view .LVU87
 127:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_parameter_struct*)p_struct)->prescaler = 0x0400U;
 290              		.loc 1 127 61 is_stmt 0 view .LVU88
 291 001c 8B71     		strb	r3, [r1, #6]
 128:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_parameter_struct*)p_struct)->rec_fifo_overwrite = DISABLE;
 292              		.loc 1 128 13 is_stmt 1 view .LVU89
 128:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_parameter_struct*)p_struct)->rec_fifo_overwrite = DISABLE;
 293              		.loc 1 128 58 is_stmt 0 view .LVU90
 294 001e 4FF48062 		mov	r2, #1024
 295 0022 4A81     		strh	r2, [r1, #10]	@ movhi
 129:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_parameter_struct*)p_struct)->resync_jump_width = CAN_BT_SJW_1TQ;
 296              		.loc 1 129 13 is_stmt 1 view .LVU91
 129:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_parameter_struct*)p_struct)->resync_jump_width = CAN_BT_SJW_1TQ;
 297              		.loc 1 129 67 is_stmt 0 view .LVU92
 298 0024 0B72     		strb	r3, [r1, #8]
 130:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_parameter_struct*)p_struct)->time_segment_1 = CAN_BT_BS1_3TQ;
 299              		.loc 1 130 13 is_stmt 1 view .LVU93
 130:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_parameter_struct*)p_struct)->time_segment_1 = CAN_BT_BS1_3TQ;
 300              		.loc 1 130 66 is_stmt 0 view .LVU94
 301 0026 4B70     		strb	r3, [r1, #1]
 131:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_parameter_struct*)p_struct)->time_segment_2 = CAN_BT_BS2_1TQ;
 302              		.loc 1 131 13 is_stmt 1 view .LVU95
 131:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_parameter_struct*)p_struct)->time_segment_2 = CAN_BT_BS2_1TQ;
 303              		.loc 1 131 63 is_stmt 0 view .LVU96
 304 0028 0222     		movs	r2, #2
 305 002a 8A70     		strb	r2, [r1, #2]
 132:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_parameter_struct*)p_struct)->time_triggered = DISABLE;
 306              		.loc 1 132 13 is_stmt 1 view .LVU97
 132:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_parameter_struct*)p_struct)->time_triggered = DISABLE;
 307              		.loc 1 132 63 is_stmt 0 view .LVU98
 308 002c CB70     		strb	r3, [r1, #3]
 133:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_parameter_struct*)p_struct)->trans_fifo_order = DISABLE;
 309              		.loc 1 133 13 is_stmt 1 view .LVU99
 133:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_parameter_struct*)p_struct)->trans_fifo_order = DISABLE;
 310              		.loc 1 133 63 is_stmt 0 view .LVU100
ARM GAS  /tmp/ccuXvXmU.s 			page 34


 311 002e 0B71     		strb	r3, [r1, #4]
 134:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_parameter_struct*)p_struct)->working_mode = CAN_NORMAL_MODE;
 312              		.loc 1 134 13 is_stmt 1 view .LVU101
 134:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_parameter_struct*)p_struct)->working_mode = CAN_NORMAL_MODE;
 313              		.loc 1 134 65 is_stmt 0 view .LVU102
 314 0030 4B72     		strb	r3, [r1, #9]
 135:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 315              		.loc 1 135 13 is_stmt 1 view .LVU103
 135:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 316              		.loc 1 135 61 is_stmt 0 view .LVU104
 317 0032 0B70     		strb	r3, [r1]
 137:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* used for can_filter_init() */
 318              		.loc 1 137 13 is_stmt 1 view .LVU105
 319 0034 7047     		bx	lr
 320              	.L33:
 140:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_filter_parameter_struct*)p_struct)->filter_enable = DISABLE;
 321              		.loc 1 140 13 view .LVU106
 140:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_filter_parameter_struct*)p_struct)->filter_enable = DISABLE;
 322              		.loc 1 140 67 is_stmt 0 view .LVU107
 323 0036 0123     		movs	r3, #1
 324 0038 CB81     		strh	r3, [r1, #14]	@ movhi
 141:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_filter_parameter_struct*)p_struct)->filter_fifo_number = CAN_FIFO0;
 325              		.loc 1 141 13 is_stmt 1 view .LVU108
 141:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_filter_parameter_struct*)p_struct)->filter_fifo_number = CAN_FIFO0;
 326              		.loc 1 141 69 is_stmt 0 view .LVU109
 327 003a 0023     		movs	r3, #0
 328 003c 0B74     		strb	r3, [r1, #16]
 142:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_filter_parameter_struct*)p_struct)->filter_list_high = 0x0000U;
 329              		.loc 1 142 13 is_stmt 1 view .LVU110
 142:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_filter_parameter_struct*)p_struct)->filter_list_high = 0x0000U;
 330              		.loc 1 142 74 is_stmt 0 view .LVU111
 331 003e 0B81     		strh	r3, [r1, #8]	@ movhi
 143:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_filter_parameter_struct*)p_struct)->filter_list_low = 0x0000U;
 332              		.loc 1 143 13 is_stmt 1 view .LVU112
 143:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_filter_parameter_struct*)p_struct)->filter_list_low = 0x0000U;
 333              		.loc 1 143 72 is_stmt 0 view .LVU113
 334 0040 0B80     		strh	r3, [r1]	@ movhi
 144:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_filter_parameter_struct*)p_struct)->filter_mask_high = 0x0000U;
 335              		.loc 1 144 13 is_stmt 1 view .LVU114
 144:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_filter_parameter_struct*)p_struct)->filter_mask_high = 0x0000U;
 336              		.loc 1 144 71 is_stmt 0 view .LVU115
 337 0042 4B80     		strh	r3, [r1, #2]	@ movhi
 145:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_filter_parameter_struct*)p_struct)->filter_mask_low = 0x0000U;
 338              		.loc 1 145 13 is_stmt 1 view .LVU116
 145:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_filter_parameter_struct*)p_struct)->filter_mask_low = 0x0000U;
 339              		.loc 1 145 72 is_stmt 0 view .LVU117
 340 0044 8B80     		strh	r3, [r1, #4]	@ movhi
 146:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_filter_parameter_struct*)p_struct)->filter_mode = CAN_FILTERMODE_MASK;
 341              		.loc 1 146 13 is_stmt 1 view .LVU118
 146:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_filter_parameter_struct*)p_struct)->filter_mode = CAN_FILTERMODE_MASK;
 342              		.loc 1 146 71 is_stmt 0 view .LVU119
 343 0046 CB80     		strh	r3, [r1, #6]	@ movhi
 147:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_filter_parameter_struct*)p_struct)->filter_number = 0U;
 344              		.loc 1 147 13 is_stmt 1 view .LVU120
 147:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_filter_parameter_struct*)p_struct)->filter_number = 0U;
 345              		.loc 1 147 67 is_stmt 0 view .LVU121
 346 0048 8B81     		strh	r3, [r1, #12]	@ movhi
ARM GAS  /tmp/ccuXvXmU.s 			page 35


 148:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 347              		.loc 1 148 13 is_stmt 1 view .LVU122
 148:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 348              		.loc 1 148 69 is_stmt 0 view .LVU123
 349 004a 4B81     		strh	r3, [r1, #10]	@ movhi
 150:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* used for can_fd_init() */
 350              		.loc 1 150 13 is_stmt 1 view .LVU124
 351 004c 7047     		bx	lr
 352              	.L32:
 153:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_fdframe_struct*)p_struct)->data_resync_jump_width = 1U - 1U;
 353              		.loc 1 153 13 view .LVU125
 153:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_fdframe_struct*)p_struct)->data_resync_jump_width = 1U - 1U;
 354              		.loc 1 153 61 is_stmt 0 view .LVU126
 355 004e 4FF48063 		mov	r3, #1024
 356 0052 8B82     		strh	r3, [r1, #20]	@ movhi
 154:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_fdframe_struct*)p_struct)->data_time_segment_1 = 3U - 1U;
 357              		.loc 1 154 13 is_stmt 1 view .LVU127
 154:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_fdframe_struct*)p_struct)->data_time_segment_1 = 3U - 1U;
 358              		.loc 1 154 69 is_stmt 0 view .LVU128
 359 0054 0023     		movs	r3, #0
 360 0056 0B74     		strb	r3, [r1, #16]
 155:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_fdframe_struct*)p_struct)->data_time_segment_2 = 2U - 1U;
 361              		.loc 1 155 13 is_stmt 1 view .LVU129
 155:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_fdframe_struct*)p_struct)->data_time_segment_2 = 2U - 1U;
 362              		.loc 1 155 66 is_stmt 0 view .LVU130
 363 0058 0222     		movs	r2, #2
 364 005a 4A74     		strb	r2, [r1, #17]
 156:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_fdframe_struct*)p_struct)->delay_compensation = DISABLE;
 365              		.loc 1 156 13 is_stmt 1 view .LVU131
 156:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_fdframe_struct*)p_struct)->delay_compensation = DISABLE;
 366              		.loc 1 156 66 is_stmt 0 view .LVU132
 367 005c 0122     		movs	r2, #1
 368 005e 8A74     		strb	r2, [r1, #18]
 157:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_fdframe_struct*)p_struct)->esi_mode = CAN_ESIMOD_HARDWARE;
 369              		.loc 1 157 13 is_stmt 1 view .LVU133
 157:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_fdframe_struct*)p_struct)->esi_mode = CAN_ESIMOD_HARDWARE;
 370              		.loc 1 157 65 is_stmt 0 view .LVU134
 371 0060 8B70     		strb	r3, [r1, #2]
 158:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_fdframe_struct*)p_struct)->excp_event_detect = ENABLE;
 372              		.loc 1 158 13 is_stmt 1 view .LVU135
 158:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_fdframe_struct*)p_struct)->excp_event_detect = ENABLE;
 373              		.loc 1 158 55 is_stmt 0 view .LVU136
 374 0062 CB60     		str	r3, [r1, #12]
 159:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_fdframe_struct*)p_struct)->fd_frame = DISABLE;
 375              		.loc 1 159 13 is_stmt 1 view .LVU137
 159:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_fdframe_struct*)p_struct)->fd_frame = DISABLE;
 376              		.loc 1 159 64 is_stmt 0 view .LVU138
 377 0064 4A70     		strb	r2, [r1, #1]
 160:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_fdframe_struct*)p_struct)->iso_bosch = CAN_FDMOD_ISO;
 378              		.loc 1 160 13 is_stmt 1 view .LVU139
 160:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_fdframe_struct*)p_struct)->iso_bosch = CAN_FDMOD_ISO;
 379              		.loc 1 160 55 is_stmt 0 view .LVU140
 380 0066 0B70     		strb	r3, [r1]
 161:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_fdframe_struct*)p_struct)->p_delay_compensation = 0U;
 381              		.loc 1 161 13 is_stmt 1 view .LVU141
 161:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_fdframe_struct*)p_struct)->p_delay_compensation = 0U;
 382              		.loc 1 161 56 is_stmt 0 view .LVU142
ARM GAS  /tmp/ccuXvXmU.s 			page 36


 383 0068 8B60     		str	r3, [r1, #8]
 162:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 384              		.loc 1 162 13 is_stmt 1 view .LVU143
 162:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 385              		.loc 1 162 67 is_stmt 0 view .LVU144
 386 006a 4B60     		str	r3, [r1, #4]
 164:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* used for can_message_transmit() */
 387              		.loc 1 164 13 is_stmt 1 view .LVU145
 388 006c 7047     		bx	lr
 389              	.L31:
 167:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_trasnmit_message_struct*)p_struct)->fd_esi = CAN_ESI_DOMINANT;
 390              		.loc 1 167 13 view .LVU146
 167:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_trasnmit_message_struct*)p_struct)->fd_esi = CAN_ESI_DOMINANT;
 391              		.loc 1 167 62 is_stmt 0 view .LVU147
 392 006e 0023     		movs	r3, #0
 393 0070 81F84C30 		strb	r3, [r1, #76]
 168:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_trasnmit_message_struct*)p_struct)->fd_flag = CAN_FDF_CLASSIC;
 394              		.loc 1 168 13 is_stmt 1 view .LVU148
 168:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_trasnmit_message_struct*)p_struct)->fd_flag = CAN_FDF_CLASSIC;
 395              		.loc 1 168 62 is_stmt 0 view .LVU149
 396 0074 81F84D30 		strb	r3, [r1, #77]
 169:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 397              		.loc 1 169 13 is_stmt 1 view .LVU150
 169:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 398              		.loc 1 169 63 is_stmt 0 view .LVU151
 399 0078 81F84B30 		strb	r3, [r1, #75]
 171:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 ((can_trasnmit_message_struct*)p_struct)->tx_data[i] = 0U;
 400              		.loc 1 171 13 is_stmt 1 view .LVU152
 401              	.LVL32:
 171:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 ((can_trasnmit_message_struct*)p_struct)->tx_data[i] = 0U;
 402              		.loc 1 171 25 view .LVU153
 403 007c 01F10A03 		add	r3, r1, #10
 404 0080 4A31     		adds	r1, r1, #74
 405              	.LVL33:
 172:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }
 406              		.loc 1 172 70 is_stmt 0 view .LVU154
 407 0082 0022     		movs	r2, #0
 408              	.LVL34:
 409              	.L36:
 172:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }
 410              		.loc 1 172 17 is_stmt 1 discriminator 3 view .LVU155
 172:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }
 411              		.loc 1 172 70 is_stmt 0 discriminator 3 view .LVU156
 412 0084 03F8012F 		strb	r2, [r3, #1]!
 171:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 ((can_trasnmit_message_struct*)p_struct)->tx_data[i] = 0U;
 413              		.loc 1 171 34 is_stmt 1 discriminator 3 view .LVU157
 171:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 ((can_trasnmit_message_struct*)p_struct)->tx_data[i] = 0U;
 414              		.loc 1 171 25 discriminator 3 view .LVU158
 171:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 ((can_trasnmit_message_struct*)p_struct)->tx_data[i] = 0U;
 415              		.loc 1 171 13 is_stmt 0 discriminator 3 view .LVU159
 416 0088 8B42     		cmp	r3, r1
 417 008a FBD1     		bne	.L36
 175:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_trasnmit_message_struct*)p_struct)->tx_efid = 0U;
 418              		.loc 1 175 13 is_stmt 1 view .LVU160
 175:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_trasnmit_message_struct*)p_struct)->tx_efid = 0U;
 419              		.loc 1 175 63 is_stmt 0 view .LVU161
 420 008c 0023     		movs	r3, #0
ARM GAS  /tmp/ccuXvXmU.s 			page 37


 421 008e 8CF80A30 		strb	r3, [ip, #10]
 176:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_trasnmit_message_struct*)p_struct)->tx_ff = (uint8_t)CAN_FF_STANDARD;
 422              		.loc 1 176 13 is_stmt 1 view .LVU162
 176:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_trasnmit_message_struct*)p_struct)->tx_ff = (uint8_t)CAN_FF_STANDARD;
 423              		.loc 1 176 63 is_stmt 0 view .LVU163
 424 0092 CCF80430 		str	r3, [ip, #4]
 177:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_trasnmit_message_struct*)p_struct)->tx_ft = (uint8_t)CAN_FT_DATA;
 425              		.loc 1 177 13 is_stmt 1 view .LVU164
 177:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_trasnmit_message_struct*)p_struct)->tx_ft = (uint8_t)CAN_FT_DATA;
 426              		.loc 1 177 61 is_stmt 0 view .LVU165
 427 0096 8CF80830 		strb	r3, [ip, #8]
 178:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_trasnmit_message_struct*)p_struct)->tx_sfid = 0U;
 428              		.loc 1 178 13 is_stmt 1 view .LVU166
 178:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_trasnmit_message_struct*)p_struct)->tx_sfid = 0U;
 429              		.loc 1 178 61 is_stmt 0 view .LVU167
 430 009a 8CF80930 		strb	r3, [ip, #9]
 179:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 431              		.loc 1 179 13 is_stmt 1 view .LVU168
 179:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 432              		.loc 1 179 63 is_stmt 0 view .LVU169
 433 009e CCF80030 		str	r3, [ip]
 181:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* used for can_message_receive() */
 434              		.loc 1 181 13 is_stmt 1 view .LVU170
 435 00a2 7047     		bx	lr
 436              	.LVL35:
 437              	.L29:
 184:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_receive_message_struct*)p_struct)->fd_esi = CAN_ESI_DOMINANT;
 438              		.loc 1 184 13 view .LVU171
 184:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_receive_message_struct*)p_struct)->fd_esi = CAN_ESI_DOMINANT;
 439              		.loc 1 184 61 is_stmt 0 view .LVU172
 440 00a4 0023     		movs	r3, #0
 441 00a6 81F84D30 		strb	r3, [r1, #77]
 185:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_receive_message_struct*)p_struct)->fd_flag = CAN_FDF_CLASSIC;
 442              		.loc 1 185 13 is_stmt 1 view .LVU173
 185:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_receive_message_struct*)p_struct)->fd_flag = CAN_FDF_CLASSIC;
 443              		.loc 1 185 61 is_stmt 0 view .LVU174
 444 00aa 81F84E30 		strb	r3, [r1, #78]
 186:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 445              		.loc 1 186 13 is_stmt 1 view .LVU175
 186:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 446              		.loc 1 186 62 is_stmt 0 view .LVU176
 447 00ae 81F84C30 		strb	r3, [r1, #76]
 188:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 ((can_receive_message_struct*)p_struct)->rx_data[i] = 0U;
 448              		.loc 1 188 13 is_stmt 1 view .LVU177
 449              	.LVL36:
 188:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 ((can_receive_message_struct*)p_struct)->rx_data[i] = 0U;
 450              		.loc 1 188 25 view .LVU178
 451 00b2 01F10A03 		add	r3, r1, #10
 452 00b6 4A31     		adds	r1, r1, #74
 453              	.LVL37:
 189:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }
 454              		.loc 1 189 69 is_stmt 0 view .LVU179
 455 00b8 0022     		movs	r2, #0
 456              	.LVL38:
 457              	.L37:
 189:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }
 458              		.loc 1 189 17 is_stmt 1 discriminator 3 view .LVU180
ARM GAS  /tmp/ccuXvXmU.s 			page 38


 189:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }
 459              		.loc 1 189 69 is_stmt 0 discriminator 3 view .LVU181
 460 00ba 03F8012F 		strb	r2, [r3, #1]!
 188:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 ((can_receive_message_struct*)p_struct)->rx_data[i] = 0U;
 461              		.loc 1 188 34 is_stmt 1 discriminator 3 view .LVU182
 188:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 ((can_receive_message_struct*)p_struct)->rx_data[i] = 0U;
 462              		.loc 1 188 25 discriminator 3 view .LVU183
 188:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 ((can_receive_message_struct*)p_struct)->rx_data[i] = 0U;
 463              		.loc 1 188 13 is_stmt 0 discriminator 3 view .LVU184
 464 00be 8B42     		cmp	r3, r1
 465 00c0 FBD1     		bne	.L37
 192:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_receive_message_struct*)p_struct)->rx_efid = 0U;
 466              		.loc 1 192 13 is_stmt 1 view .LVU185
 192:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_receive_message_struct*)p_struct)->rx_efid = 0U;
 467              		.loc 1 192 62 is_stmt 0 view .LVU186
 468 00c2 0023     		movs	r3, #0
 469 00c4 8CF80A30 		strb	r3, [ip, #10]
 193:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_receive_message_struct*)p_struct)->rx_ff = (uint8_t)CAN_FF_STANDARD;
 470              		.loc 1 193 13 is_stmt 1 view .LVU187
 193:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_receive_message_struct*)p_struct)->rx_ff = (uint8_t)CAN_FF_STANDARD;
 471              		.loc 1 193 62 is_stmt 0 view .LVU188
 472 00c8 CCF80430 		str	r3, [ip, #4]
 194:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_receive_message_struct*)p_struct)->rx_fi = 0U;
 473              		.loc 1 194 13 is_stmt 1 view .LVU189
 194:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_receive_message_struct*)p_struct)->rx_fi = 0U;
 474              		.loc 1 194 60 is_stmt 0 view .LVU190
 475 00cc 8CF80830 		strb	r3, [ip, #8]
 195:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_receive_message_struct*)p_struct)->rx_ft = (uint8_t)CAN_FT_DATA;
 476              		.loc 1 195 13 is_stmt 1 view .LVU191
 195:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_receive_message_struct*)p_struct)->rx_ft = (uint8_t)CAN_FT_DATA;
 477              		.loc 1 195 60 is_stmt 0 view .LVU192
 478 00d0 8CF84B30 		strb	r3, [ip, #75]
 196:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_receive_message_struct*)p_struct)->rx_sfid = 0U;
 479              		.loc 1 196 13 is_stmt 1 view .LVU193
 196:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             ((can_receive_message_struct*)p_struct)->rx_sfid = 0U;
 480              		.loc 1 196 60 is_stmt 0 view .LVU194
 481 00d4 8CF80930 		strb	r3, [ip, #9]
 197:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 482              		.loc 1 197 13 is_stmt 1 view .LVU195
 197:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 483              		.loc 1 197 62 is_stmt 0 view .LVU196
 484 00d8 CCF80030 		str	r3, [ip]
 199:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 485              		.loc 1 199 13 is_stmt 1 view .LVU197
 204:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 486              		.loc 1 204 1 is_stmt 0 view .LVU198
 487 00dc 7047     		bx	lr
 488              		.cfi_endproc
 489              	.LFE117:
 491              		.section	.text.can_init,"ax",%progbits
 492              		.align	1
 493              		.global	can_init
 494              		.syntax unified
 495              		.thumb
 496              		.thumb_func
 497              		.fpu fpv4-sp-d16
 499              	can_init:
ARM GAS  /tmp/ccuXvXmU.s 			page 39


 500              	.LVL39:
 501              	.LFB118:
 226:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t timeout = CAN_TIMEOUT;
 502              		.loc 1 226 1 is_stmt 1 view -0
 503              		.cfi_startproc
 504              		@ args = 0, pretend = 0, frame = 0
 505              		@ frame_needed = 0, uses_anonymous_args = 0
 227:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     ErrStatus flag = ERROR;
 506              		.loc 1 227 5 view .LVU200
 228:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 507              		.loc 1 228 5 view .LVU201
 231:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* enable initialize mode */
 508              		.loc 1 231 5 view .LVU202
 231:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* enable initialize mode */
 509              		.loc 1 231 25 is_stmt 0 view .LVU203
 510 0000 0368     		ldr	r3, [r0]
 511 0002 23F00203 		bic	r3, r3, #2
 512 0006 0360     		str	r3, [r0]
 233:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* wait ACK */
 513              		.loc 1 233 5 is_stmt 1 view .LVU204
 233:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* wait ACK */
 514              		.loc 1 233 25 is_stmt 0 view .LVU205
 515 0008 0368     		ldr	r3, [r0]
 516 000a 43F00103 		orr	r3, r3, #1
 517 000e 8446     		mov	ip, r0
 518 0010 4CF8043B 		str	r3, [ip], #4
 235:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         timeout--;
 519              		.loc 1 235 5 is_stmt 1 view .LVU206
 235:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         timeout--;
 520              		.loc 1 235 10 view .LVU207
 235:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         timeout--;
 521              		.loc 1 235 29 is_stmt 0 view .LVU208
 522 0014 4368     		ldr	r3, [r0, #4]
 235:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         timeout--;
 523              		.loc 1 235 10 view .LVU209
 524 0016 13F0010F 		tst	r3, #1
 525 001a 08D1     		bne	.L42
 526 001c 4FF6FF73 		movw	r3, #65535
 527              	.LVL40:
 528              	.L43:
 236:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 529              		.loc 1 236 9 is_stmt 1 view .LVU210
 235:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         timeout--;
 530              		.loc 1 235 10 view .LVU211
 235:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         timeout--;
 531              		.loc 1 235 29 is_stmt 0 view .LVU212
 532 0020 DCF80020 		ldr	r2, [ip]
 235:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         timeout--;
 533              		.loc 1 235 10 view .LVU213
 534 0024 12F0010F 		tst	r2, #1
 535 0028 01D1     		bne	.L42
 235:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         timeout--;
 536              		.loc 1 235 67 discriminator 1 view .LVU214
 537 002a 013B     		subs	r3, r3, #1
 538              	.LVL41:
 235:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         timeout--;
 539              		.loc 1 235 67 discriminator 1 view .LVU215
ARM GAS  /tmp/ccuXvXmU.s 			page 40


 540 002c F8D1     		bne	.L43
 541              	.LVL42:
 542              	.L42:
 239:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         flag = ERROR;
 543              		.loc 1 239 5 is_stmt 1 view .LVU216
 239:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         flag = ERROR;
 544              		.loc 1 239 25 is_stmt 0 view .LVU217
 545 002e 4368     		ldr	r3, [r0, #4]
 239:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         flag = ERROR;
 546              		.loc 1 239 7 view .LVU218
 547 0030 13F0010F 		tst	r3, #1
 548 0034 74D0     		beq	.L59
 226:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t timeout = CAN_TIMEOUT;
 549              		.loc 1 226 1 view .LVU219
 550 0036 10B5     		push	{r4, lr}
 551              		.cfi_def_cfa_offset 8
 552              		.cfi_offset 4, -8
 553              		.cfi_offset 14, -4
 243:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                               BT_SJW((uint32_t)can_parameter_init->resync_jump_width) | \
 554              		.loc 1 243 9 is_stmt 1 view .LVU220
 245:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                               BT_BS2((uint32_t)can_parameter_init->time_segment_2) | \
 555              		.loc 1 245 31 is_stmt 0 view .LVU221
 556 0038 91F802E0 		ldrb	lr, [r1, #2]	@ zero_extendqisi2
 246:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                               BT_BAUDPSC(((uint32_t)(can_parameter_init->prescaler) - 1U)));
 557              		.loc 1 246 31 view .LVU222
 558 003c CA78     		ldrb	r2, [r1, #3]	@ zero_extendqisi2
 244:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                               BT_BS1((uint32_t)can_parameter_init->time_segment_1) | \
 559              		.loc 1 244 31 view .LVU223
 560 003e 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 561 0040 1B06     		lsls	r3, r3, #24
 562 0042 03F0F853 		and	r3, r3, #520093696
 245:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                               BT_BS2((uint32_t)can_parameter_init->time_segment_2) | \
 563              		.loc 1 245 31 view .LVU224
 564 0046 4FEA0E44 		lsl	r4, lr, #16
 565 004a 04F47024 		and	r4, r4, #983040
 245:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                               BT_BS2((uint32_t)can_parameter_init->time_segment_2) | \
 566              		.loc 1 245 84 view .LVU225
 567 004e 2343     		orrs	r3, r3, r4
 243:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                               BT_SJW((uint32_t)can_parameter_init->resync_jump_width) | \
 568              		.loc 1 243 31 view .LVU226
 569 0050 0C78     		ldrb	r4, [r1]	@ zero_extendqisi2
 245:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                               BT_BS2((uint32_t)can_parameter_init->time_segment_2) | \
 570              		.loc 1 245 84 view .LVU227
 571 0052 43EA8473 		orr	r3, r3, r4, lsl #30
 245:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                               BT_BS2((uint32_t)can_parameter_init->time_segment_2) | \
 572              		.loc 1 245 31 view .LVU228
 573 0056 4FEA8E1E 		lsl	lr, lr, #6
 574 005a 0EF4E05E 		and	lr, lr, #7168
 245:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                               BT_BS2((uint32_t)can_parameter_init->time_segment_2) | \
 575              		.loc 1 245 84 view .LVU229
 576 005e 43EA0E03 		orr	r3, r3, lr
 246:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                               BT_BAUDPSC(((uint32_t)(can_parameter_init->prescaler) - 1U)));
 577              		.loc 1 246 31 view .LVU230
 578 0062 4FEA025E 		lsl	lr, r2, #20
 579 0066 0EF4E00E 		and	lr, lr, #7340032
 245:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                               BT_BS2((uint32_t)can_parameter_init->time_segment_2) | \
 580              		.loc 1 245 84 view .LVU231
ARM GAS  /tmp/ccuXvXmU.s 			page 41


 581 006a 43EA0E03 		orr	r3, r3, lr
 246:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                               BT_BAUDPSC(((uint32_t)(can_parameter_init->prescaler) - 1U)));
 582              		.loc 1 246 31 view .LVU232
 583 006e 9202     		lsls	r2, r2, #10
 584 0070 02F4C042 		and	r2, r2, #24576
 245:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                               BT_BS2((uint32_t)can_parameter_init->time_segment_2) | \
 585              		.loc 1 245 84 view .LVU233
 586 0074 1343     		orrs	r3, r3, r2
 247:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 587              		.loc 1 247 31 view .LVU234
 588 0076 4A89     		ldrh	r2, [r1, #10]
 589 0078 013A     		subs	r2, r2, #1
 590 007a C2F30902 		ubfx	r2, r2, #0, #10
 246:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                               BT_BAUDPSC(((uint32_t)(can_parameter_init->prescaler) - 1U)));
 591              		.loc 1 246 84 view .LVU235
 592 007e 1343     		orrs	r3, r3, r2
 243:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                               BT_SJW((uint32_t)can_parameter_init->resync_jump_width) | \
 593              		.loc 1 243 28 view .LVU236
 594 0080 C361     		str	r3, [r0, #28]
 250:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_TTC;
 595              		.loc 1 250 9 is_stmt 1 view .LVU237
 250:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_TTC;
 596              		.loc 1 250 11 is_stmt 0 view .LVU238
 597 0082 0B79     		ldrb	r3, [r1, #4]	@ zero_extendqisi2
 598 0084 012B     		cmp	r3, #1
 251:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }else{
 599              		.loc 1 251 13 is_stmt 1 view .LVU239
 251:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }else{
 600              		.loc 1 251 33 is_stmt 0 view .LVU240
 601 0086 0368     		ldr	r3, [r0]
 602 0088 0CBF     		ite	eq
 603 008a 43F08003 		orreq	r3, r3, #128
 253:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 604              		.loc 1 253 13 is_stmt 1 view .LVU241
 253:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 605              		.loc 1 253 33 is_stmt 0 view .LVU242
 606 008e 23F08003 		bicne	r3, r3, #128
 607 0092 0360     		str	r3, [r0]
 256:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_ABOR;
 608              		.loc 1 256 9 is_stmt 1 view .LVU243
 256:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_ABOR;
 609              		.loc 1 256 11 is_stmt 0 view .LVU244
 610 0094 4B79     		ldrb	r3, [r1, #5]	@ zero_extendqisi2
 611 0096 012B     		cmp	r3, #1
 257:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }else{
 612              		.loc 1 257 13 is_stmt 1 view .LVU245
 257:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }else{
 613              		.loc 1 257 33 is_stmt 0 view .LVU246
 614 0098 0368     		ldr	r3, [r0]
 615 009a 0CBF     		ite	eq
 616 009c 43F04003 		orreq	r3, r3, #64
 259:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 617              		.loc 1 259 13 is_stmt 1 view .LVU247
 259:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 618              		.loc 1 259 33 is_stmt 0 view .LVU248
 619 00a0 23F04003 		bicne	r3, r3, #64
 620 00a4 0360     		str	r3, [r0]
ARM GAS  /tmp/ccuXvXmU.s 			page 42


 262:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_AWU;
 621              		.loc 1 262 9 is_stmt 1 view .LVU249
 262:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_AWU;
 622              		.loc 1 262 11 is_stmt 0 view .LVU250
 623 00a6 8B79     		ldrb	r3, [r1, #6]	@ zero_extendqisi2
 624 00a8 012B     		cmp	r3, #1
 263:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }else{
 625              		.loc 1 263 13 is_stmt 1 view .LVU251
 263:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }else{
 626              		.loc 1 263 33 is_stmt 0 view .LVU252
 627 00aa 0368     		ldr	r3, [r0]
 628 00ac 0CBF     		ite	eq
 629 00ae 43F02003 		orreq	r3, r3, #32
 265:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 630              		.loc 1 265 13 is_stmt 1 view .LVU253
 265:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 631              		.loc 1 265 33 is_stmt 0 view .LVU254
 632 00b2 23F02003 		bicne	r3, r3, #32
 633 00b6 0360     		str	r3, [r0]
 268:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_CTL(can_periph) &= ~CAN_CTL_ARD;
 634              		.loc 1 268 9 is_stmt 1 view .LVU255
 268:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_CTL(can_periph) &= ~CAN_CTL_ARD;
 635              		.loc 1 268 11 is_stmt 0 view .LVU256
 636 00b8 CB79     		ldrb	r3, [r1, #7]	@ zero_extendqisi2
 637 00ba 012B     		cmp	r3, #1
 269:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }else{
 638              		.loc 1 269 13 is_stmt 1 view .LVU257
 269:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }else{
 639              		.loc 1 269 33 is_stmt 0 view .LVU258
 640 00bc 0368     		ldr	r3, [r0]
 641 00be 0CBF     		ite	eq
 642 00c0 23F01003 		biceq	r3, r3, #16
 271:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 643              		.loc 1 271 13 is_stmt 1 view .LVU259
 271:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 644              		.loc 1 271 33 is_stmt 0 view .LVU260
 645 00c4 43F01003 		orrne	r3, r3, #16
 646 00c8 0360     		str	r3, [r0]
 274:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_RFOD;
 647              		.loc 1 274 9 is_stmt 1 view .LVU261
 274:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_RFOD;
 648              		.loc 1 274 11 is_stmt 0 view .LVU262
 649 00ca 0B7A     		ldrb	r3, [r1, #8]	@ zero_extendqisi2
 650 00cc 012B     		cmp	r3, #1
 275:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }else{
 651              		.loc 1 275 13 is_stmt 1 view .LVU263
 275:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }else{
 652              		.loc 1 275 33 is_stmt 0 view .LVU264
 653 00ce 0368     		ldr	r3, [r0]
 654 00d0 0CBF     		ite	eq
 655 00d2 43F00803 		orreq	r3, r3, #8
 277:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 656              		.loc 1 277 13 is_stmt 1 view .LVU265
 277:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 657              		.loc 1 277 33 is_stmt 0 view .LVU266
 658 00d6 23F00803 		bicne	r3, r3, #8
 659 00da 0360     		str	r3, [r0]
ARM GAS  /tmp/ccuXvXmU.s 			page 43


 280:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_TFO;
 660              		.loc 1 280 9 is_stmt 1 view .LVU267
 280:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_TFO;
 661              		.loc 1 280 11 is_stmt 0 view .LVU268
 662 00dc 4B7A     		ldrb	r3, [r1, #9]	@ zero_extendqisi2
 663 00de 012B     		cmp	r3, #1
 281:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }else{
 664              		.loc 1 281 13 is_stmt 1 view .LVU269
 281:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }else{
 665              		.loc 1 281 33 is_stmt 0 view .LVU270
 666 00e0 0368     		ldr	r3, [r0]
 667 00e2 0CBF     		ite	eq
 668 00e4 43F00403 		orreq	r3, r3, #4
 283:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 669              		.loc 1 283 13 is_stmt 1 view .LVU271
 283:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 670              		.loc 1 283 33 is_stmt 0 view .LVU272
 671 00e8 23F00403 		bicne	r3, r3, #4
 672 00ec 0360     		str	r3, [r0]
 286:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         timeout = CAN_TIMEOUT;
 673              		.loc 1 286 9 is_stmt 1 view .LVU273
 286:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         timeout = CAN_TIMEOUT;
 674              		.loc 1 286 29 is_stmt 0 view .LVU274
 675 00ee 0368     		ldr	r3, [r0]
 676 00f0 23F00103 		bic	r3, r3, #1
 677 00f4 0360     		str	r3, [r0]
 287:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* wait the ACK */
 678              		.loc 1 287 9 is_stmt 1 view .LVU275
 679              	.LVL43:
 289:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 680              		.loc 1 289 9 view .LVU276
 289:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 681              		.loc 1 289 14 view .LVU277
 289:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 682              		.loc 1 289 33 is_stmt 0 view .LVU278
 683 00f6 4368     		ldr	r3, [r0, #4]
 289:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 684              		.loc 1 289 14 view .LVU279
 685 00f8 13F0010F 		tst	r3, #1
 686 00fc 0DD0     		beq	.L60
 287:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* wait the ACK */
 687              		.loc 1 287 17 view .LVU280
 688 00fe 4FF6FF70 		movw	r0, #65535
 689              	.LVL44:
 690              	.L58:
 290:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 691              		.loc 1 290 13 is_stmt 1 view .LVU281
 290:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 692              		.loc 1 290 20 is_stmt 0 view .LVU282
 693 0102 0138     		subs	r0, r0, #1
 694              	.LVL45:
 289:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 695              		.loc 1 289 14 is_stmt 1 view .LVU283
 289:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 696              		.loc 1 289 33 is_stmt 0 view .LVU284
 697 0104 DCF80030 		ldr	r3, [ip]
 289:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
ARM GAS  /tmp/ccuXvXmU.s 			page 44


 698              		.loc 1 289 14 view .LVU285
 699 0108 13F0010F 		tst	r3, #1
 700 010c 01D0     		beq	.L57
 289:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 701              		.loc 1 289 71 discriminator 1 view .LVU286
 702 010e 0028     		cmp	r0, #0
 703 0110 F7D1     		bne	.L58
 704              	.LVL46:
 705              	.L57:
 293:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             flag = SUCCESS;
 706              		.loc 1 293 9 is_stmt 1 view .LVU287
 240:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
 707              		.loc 1 240 14 is_stmt 0 view .LVU288
 708 0112 0038     		subs	r0, r0, #0
 709 0114 18BF     		it	ne
 710 0116 0120     		movne	r0, #1
 711              	.LVL47:
 297:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 712              		.loc 1 297 5 is_stmt 1 view .LVU289
 298:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 713              		.loc 1 298 1 is_stmt 0 view .LVU290
 714 0118 10BD     		pop	{r4, pc}
 715              	.LVL48:
 716              	.L60:
 287:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* wait the ACK */
 717              		.loc 1 287 17 view .LVU291
 718 011a 4FF6FF70 		movw	r0, #65535
 719              	.LVL49:
 287:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* wait the ACK */
 720              		.loc 1 287 17 view .LVU292
 721 011e F8E7     		b	.L57
 722              	.LVL50:
 723              	.L59:
 724              		.cfi_def_cfa_offset 0
 725              		.cfi_restore 4
 726              		.cfi_restore 14
 240:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
 727              		.loc 1 240 14 view .LVU293
 728 0120 0020     		movs	r0, #0
 729              	.LVL51:
 297:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 730              		.loc 1 297 5 is_stmt 1 view .LVU294
 298:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 731              		.loc 1 298 1 is_stmt 0 view .LVU295
 732 0122 7047     		bx	lr
 733              		.cfi_endproc
 734              	.LFE118:
 736              		.section	.text.can_fd_init,"ax",%progbits
 737              		.align	1
 738              		.global	can_fd_init
 739              		.syntax unified
 740              		.thumb
 741              		.thumb_func
 742              		.fpu fpv4-sp-d16
 744              	can_fd_init:
 745              	.LVL52:
 746              	.LFB119:
ARM GAS  /tmp/ccuXvXmU.s 			page 45


 323:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t timeout = CAN_TIMEOUT;
 747              		.loc 1 323 1 is_stmt 1 view -0
 748              		.cfi_startproc
 749              		@ args = 0, pretend = 0, frame = 0
 750              		@ frame_needed = 0, uses_anonymous_args = 0
 751              		@ link register save eliminated.
 324:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t tempreg = 0U;
 752              		.loc 1 324 5 view .LVU297
 325:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 753              		.loc 1 325 5 view .LVU298
 328:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         return ERROR;
 754              		.loc 1 328 5 view .LVU299
 328:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         return ERROR;
 755              		.loc 1 328 7 is_stmt 0 view .LVU300
 756 0000 0029     		cmp	r1, #0
 757 0002 7CD0     		beq	.L79
 758 0004 8C46     		mov	ip, r1
 332:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* enable initialize mode */
 759              		.loc 1 332 5 is_stmt 1 view .LVU301
 332:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* enable initialize mode */
 760              		.loc 1 332 25 is_stmt 0 view .LVU302
 761 0006 0368     		ldr	r3, [r0]
 762 0008 23F00203 		bic	r3, r3, #2
 763 000c 0360     		str	r3, [r0]
 334:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* wait ACK */
 764              		.loc 1 334 5 is_stmt 1 view .LVU303
 334:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* wait ACK */
 765              		.loc 1 334 25 is_stmt 0 view .LVU304
 766 000e 0368     		ldr	r3, [r0]
 767 0010 43F00103 		orr	r3, r3, #1
 768 0014 0146     		mov	r1, r0
 769              	.LVL53:
 334:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* wait ACK */
 770              		.loc 1 334 25 view .LVU305
 771 0016 41F8043B 		str	r3, [r1], #4
 336:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         timeout--;
 772              		.loc 1 336 5 is_stmt 1 view .LVU306
 336:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         timeout--;
 773              		.loc 1 336 10 view .LVU307
 336:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         timeout--;
 774              		.loc 1 336 29 is_stmt 0 view .LVU308
 775 001a 4368     		ldr	r3, [r0, #4]
 336:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         timeout--;
 776              		.loc 1 336 10 view .LVU309
 777 001c 13F0010F 		tst	r3, #1
 778 0020 07D1     		bne	.L69
 779 0022 4FF6FF73 		movw	r3, #65535
 780              	.LVL54:
 781              	.L70:
 337:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 782              		.loc 1 337 9 is_stmt 1 view .LVU310
 336:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         timeout--;
 783              		.loc 1 336 10 view .LVU311
 336:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         timeout--;
 784              		.loc 1 336 29 is_stmt 0 view .LVU312
 785 0026 0A68     		ldr	r2, [r1]
 336:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         timeout--;
ARM GAS  /tmp/ccuXvXmU.s 			page 46


 786              		.loc 1 336 10 view .LVU313
 787 0028 12F0010F 		tst	r2, #1
 788 002c 01D1     		bne	.L69
 336:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         timeout--;
 789              		.loc 1 336 67 discriminator 1 view .LVU314
 790 002e 013B     		subs	r3, r3, #1
 791              	.LVL55:
 336:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         timeout--;
 792              		.loc 1 336 67 discriminator 1 view .LVU315
 793 0030 F9D1     		bne	.L70
 794              	.LVL56:
 795              	.L69:
 340:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         return ERROR;
 796              		.loc 1 340 5 is_stmt 1 view .LVU316
 340:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         return ERROR;
 797              		.loc 1 340 25 is_stmt 0 view .LVU317
 798 0032 4368     		ldr	r3, [r0, #4]
 340:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         return ERROR;
 799              		.loc 1 340 7 view .LVU318
 800 0034 13F0010F 		tst	r3, #1
 801 0038 63D0     		beq	.L80
 323:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t timeout = CAN_TIMEOUT;
 802              		.loc 1 323 1 view .LVU319
 803 003a 10B4     		push	{r4}
 804              		.cfi_def_cfa_offset 4
 805              		.cfi_offset 4, -4
 344:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                BT_DBS1((uint32_t)can_fdframe_init->data_time_segment_1) | \
 806              		.loc 1 344 9 is_stmt 1 view .LVU320
 344:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                BT_DBS1((uint32_t)can_fdframe_init->data_time_segment_1) | \
 807              		.loc 1 344 32 is_stmt 0 view .LVU321
 808 003c 9CF81030 		ldrb	r3, [ip, #16]	@ zero_extendqisi2
 809 0040 1B06     		lsls	r3, r3, #24
 810 0042 03F0E063 		and	r3, r3, #117440512
 345:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                BT_DBS2((uint32_t)can_fdframe_init->data_time_segment_2) | \
 811              		.loc 1 345 32 view .LVU322
 812 0046 9CF81120 		ldrb	r2, [ip, #17]	@ zero_extendqisi2
 813 004a 1204     		lsls	r2, r2, #16
 814 004c 02F47022 		and	r2, r2, #983040
 344:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                BT_DBS1((uint32_t)can_fdframe_init->data_time_segment_1) | \
 815              		.loc 1 344 92 view .LVU323
 816 0050 1343     		orrs	r3, r3, r2
 346:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                BT_BAUDPSC(((uint32_t)can_fdframe_init->data_prescaler - 1U)));
 817              		.loc 1 346 32 view .LVU324
 818 0052 9CF81220 		ldrb	r2, [ip, #18]	@ zero_extendqisi2
 819 0056 1205     		lsls	r2, r2, #20
 820 0058 02F4E002 		and	r2, r2, #7340032
 345:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                BT_DBS2((uint32_t)can_fdframe_init->data_time_segment_2) | \
 821              		.loc 1 345 89 view .LVU325
 822 005c 1343     		orrs	r3, r3, r2
 347:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 823              		.loc 1 347 32 view .LVU326
 824 005e BCF81420 		ldrh	r2, [ip, #20]
 825 0062 013A     		subs	r2, r2, #1
 826 0064 C2F30902 		ubfx	r2, r2, #0, #10
 346:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                BT_BAUDPSC(((uint32_t)can_fdframe_init->data_prescaler - 1U)));
 827              		.loc 1 346 89 view .LVU327
 828 0068 1343     		orrs	r3, r3, r2
ARM GAS  /tmp/ccuXvXmU.s 			page 47


 344:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                BT_DBS1((uint32_t)can_fdframe_init->data_time_segment_1) | \
 829              		.loc 1 344 29 view .LVU328
 830 006a C362     		str	r3, [r0, #44]
 349:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 831              		.loc 1 349 9 is_stmt 1 view .LVU329
 349:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 832              		.loc 1 349 17 is_stmt 0 view .LVU330
 833 006c DCF80C30 		ldr	r3, [ip, #12]
 834 0070 DCF80820 		ldr	r2, [ip, #8]
 835 0074 1343     		orrs	r3, r3, r2
 836              	.LVL57:
 352:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             tempreg &= ~CAN_FDCTL_PRED;
 837              		.loc 1 352 9 is_stmt 1 view .LVU331
 352:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             tempreg &= ~CAN_FDCTL_PRED;
 838              		.loc 1 352 11 is_stmt 0 view .LVU332
 839 0076 9CF80120 		ldrb	r2, [ip, #1]	@ zero_extendqisi2
 840 007a 012A     		cmp	r2, #1
 353:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }else{
 841              		.loc 1 353 13 is_stmt 1 view .LVU333
 353:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }else{
 842              		.loc 1 353 21 is_stmt 0 view .LVU334
 843 007c 0CBF     		ite	eq
 844 007e 23F00403 		biceq	r3, r3, #4
 845              	.LVL58:
 355:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 846              		.loc 1 355 13 is_stmt 1 view .LVU335
 355:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 847              		.loc 1 355 21 is_stmt 0 view .LVU336
 848 0082 43F00403 		orrne	r3, r3, #4
 849              	.LVL59:
 359:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             tempreg |= CAN_FDCTL_TDCEN;
 850              		.loc 1 359 9 is_stmt 1 view .LVU337
 359:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             tempreg |= CAN_FDCTL_TDCEN;
 851              		.loc 1 359 11 is_stmt 0 view .LVU338
 852 0086 9CF80220 		ldrb	r2, [ip, #2]	@ zero_extendqisi2
 853 008a 012A     		cmp	r2, #1
 854 008c 21D0     		beq	.L89
 370:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 855              		.loc 1 370 13 is_stmt 1 view .LVU339
 370:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 856              		.loc 1 370 21 is_stmt 0 view .LVU340
 857 008e 23F01003 		bic	r3, r3, #16
 858              	.LVL60:
 859              	.L74:
 374:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             tempreg |= CAN_FDCTL_FDEN;
 860              		.loc 1 374 9 is_stmt 1 view .LVU341
 374:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             tempreg |= CAN_FDCTL_FDEN;
 861              		.loc 1 374 11 is_stmt 0 view .LVU342
 862 0092 9CF80020 		ldrb	r2, [ip]	@ zero_extendqisi2
 863 0096 012A     		cmp	r2, #1
 375:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }else{
 864              		.loc 1 375 13 is_stmt 1 view .LVU343
 375:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }else{
 865              		.loc 1 375 21 is_stmt 0 view .LVU344
 866 0098 0CBF     		ite	eq
 867 009a 43F00103 		orreq	r3, r3, #1
 868              	.LVL61:
ARM GAS  /tmp/ccuXvXmU.s 			page 48


 377:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 869              		.loc 1 377 13 is_stmt 1 view .LVU345
 377:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 870              		.loc 1 377 21 is_stmt 0 view .LVU346
 871 009e 23F00103 		bicne	r3, r3, #1
 872              	.LVL62:
 379:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 873              		.loc 1 379 9 is_stmt 1 view .LVU347
 379:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 874              		.loc 1 379 31 is_stmt 0 view .LVU348
 875 00a2 0362     		str	r3, [r0, #32]
 382:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         timeout = CAN_TIMEOUT;
 876              		.loc 1 382 9 is_stmt 1 view .LVU349
 382:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         timeout = CAN_TIMEOUT;
 877              		.loc 1 382 29 is_stmt 0 view .LVU350
 878 00a4 0368     		ldr	r3, [r0]
 879              	.LVL63:
 382:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         timeout = CAN_TIMEOUT;
 880              		.loc 1 382 29 view .LVU351
 881 00a6 23F00103 		bic	r3, r3, #1
 882 00aa 0360     		str	r3, [r0]
 883              	.LVL64:
 383:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* wait the ACK */
 884              		.loc 1 383 9 is_stmt 1 view .LVU352
 385:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 885              		.loc 1 385 9 view .LVU353
 385:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 886              		.loc 1 385 14 view .LVU354
 385:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 887              		.loc 1 385 33 is_stmt 0 view .LVU355
 888 00ac 4368     		ldr	r3, [r0, #4]
 385:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 889              		.loc 1 385 14 view .LVU356
 890 00ae 13F0010F 		tst	r3, #1
 385:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 891              		.loc 1 385 14 view .LVU357
 892 00b2 21D0     		beq	.L82
 383:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* wait the ACK */
 893              		.loc 1 383 17 view .LVU358
 894 00b4 4FF6FF70 		movw	r0, #65535
 895              	.LVL65:
 896              	.L78:
 386:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 897              		.loc 1 386 13 is_stmt 1 view .LVU359
 386:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 898              		.loc 1 386 20 is_stmt 0 view .LVU360
 899 00b8 0138     		subs	r0, r0, #1
 900              	.LVL66:
 385:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 901              		.loc 1 385 14 is_stmt 1 view .LVU361
 385:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 902              		.loc 1 385 33 is_stmt 0 view .LVU362
 903 00ba 0B68     		ldr	r3, [r1]
 385:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 904              		.loc 1 385 14 view .LVU363
 905 00bc 13F0010F 		tst	r3, #1
 906 00c0 01D0     		beq	.L77
ARM GAS  /tmp/ccuXvXmU.s 			page 49


 385:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 907              		.loc 1 385 71 discriminator 1 view .LVU364
 908 00c2 0028     		cmp	r0, #0
 909 00c4 F8D1     		bne	.L78
 910              	.LVL67:
 911              	.L77:
 389:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             return ERROR;
 912              		.loc 1 389 9 is_stmt 1 view .LVU365
 329:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 913              		.loc 1 329 16 is_stmt 0 view .LVU366
 914 00c6 0038     		subs	r0, r0, #0
 915 00c8 18BF     		it	ne
 916 00ca 0120     		movne	r0, #1
 917              	.L68:
 395:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 918              		.loc 1 395 1 view .LVU367
 919 00cc 5DF8044B 		ldr	r4, [sp], #4
 920              		.cfi_remember_state
 921              		.cfi_restore 4
 922              		.cfi_def_cfa_offset 0
 923 00d0 7047     		bx	lr
 924              	.LVL68:
 925              	.L89:
 926              		.cfi_restore_state
 360:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* p_delay_compensation pointer should be config when TDC mode is enabled */
 927              		.loc 1 360 13 is_stmt 1 view .LVU368
 362:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 tempreg |= (can_fdframe_init->p_delay_compensation->tdc_mode & CAN_FDCTL_TDCMOD);
 928              		.loc 1 362 13 view .LVU369
 362:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 tempreg |= (can_fdframe_init->p_delay_compensation->tdc_mode & CAN_FDCTL_TDCMOD);
 929              		.loc 1 362 37 is_stmt 0 view .LVU370
 930 00d2 DCF80440 		ldr	r4, [ip, #4]
 362:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 tempreg |= (can_fdframe_init->p_delay_compensation->tdc_mode & CAN_FDCTL_TDCMOD);
 931              		.loc 1 362 15 view .LVU371
 932 00d6 B4B1     		cbz	r4, .L81
 363:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 CAN_FDTDC(can_periph) = (FDTDC_TDCF(can_fdframe_init->p_delay_compensation->tdc_fil
 933              		.loc 1 363 17 is_stmt 1 view .LVU372
 363:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 CAN_FDTDC(can_periph) = (FDTDC_TDCF(can_fdframe_init->p_delay_compensation->tdc_fil
 934              		.loc 1 363 78 is_stmt 0 view .LVU373
 935 00d8 2268     		ldr	r2, [r4]
 936 00da 02F02002 		and	r2, r2, #32
 937 00de 1343     		orrs	r3, r3, r2
 938              	.LVL69:
 363:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 CAN_FDTDC(can_periph) = (FDTDC_TDCF(can_fdframe_init->p_delay_compensation->tdc_fil
 939              		.loc 1 363 25 view .LVU374
 940 00e0 43F01003 		orr	r3, r3, #16
 941              	.LVL70:
 364:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }else{
 942              		.loc 1 364 17 is_stmt 1 view .LVU375
 364:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }else{
 943              		.loc 1 364 107 is_stmt 0 view .LVU376
 944 00e4 6279     		ldrb	r2, [r4, #5]	@ zero_extendqisi2
 945 00e6 1202     		lsls	r2, r2, #8
 946 00e8 02F4FE42 		and	r2, r2, #32512
 364:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }else{
 947              		.loc 1 364 42 view .LVU377
 948 00ec 2479     		ldrb	r4, [r4, #4]	@ zero_extendqisi2
 949 00ee 04F07F04 		and	r4, r4, #127
ARM GAS  /tmp/ccuXvXmU.s 			page 50


 364:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }else{
 950              		.loc 1 364 105 view .LVU378
 951 00f2 2243     		orrs	r2, r2, r4
 364:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }else{
 952              		.loc 1 364 39 view .LVU379
 953 00f4 8262     		str	r2, [r0, #40]
 954 00f6 CCE7     		b	.L74
 955              	.LVL71:
 956              	.L82:
 383:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* wait the ACK */
 957              		.loc 1 383 17 view .LVU380
 958 00f8 4FF6FF70 		movw	r0, #65535
 959              	.LVL72:
 383:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* wait the ACK */
 960              		.loc 1 383 17 view .LVU381
 961 00fc E3E7     		b	.L77
 962              	.LVL73:
 963              	.L79:
 964              		.cfi_def_cfa_offset 0
 965              		.cfi_restore 4
 329:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 966              		.loc 1 329 16 view .LVU382
 967 00fe 0020     		movs	r0, #0
 968              	.LVL74:
 329:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 969              		.loc 1 329 16 view .LVU383
 970 0100 7047     		bx	lr
 971              	.LVL75:
 972              	.L80:
 341:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
 973              		.loc 1 341 16 view .LVU384
 974 0102 0020     		movs	r0, #0
 975              	.LVL76:
 395:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 976              		.loc 1 395 1 view .LVU385
 977 0104 7047     		bx	lr
 978              	.LVL77:
 979              	.L81:
 980              		.cfi_def_cfa_offset 4
 981              		.cfi_offset 4, -4
 366:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }
 982              		.loc 1 366 24 view .LVU386
 983 0106 0020     		movs	r0, #0
 984              	.LVL78:
 366:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }
 985              		.loc 1 366 24 view .LVU387
 986 0108 E0E7     		b	.L68
 987              		.cfi_endproc
 988              	.LFE119:
 990              		.section	.text.can_filter_init,"ax",%progbits
 991              		.align	1
 992              		.global	can_filter_init
 993              		.syntax unified
 994              		.thumb
 995              		.thumb_func
 996              		.fpu fpv4-sp-d16
 998              	can_filter_init:
ARM GAS  /tmp/ccuXvXmU.s 			page 51


 999              	.LVL79:
 1000              	.LFB120:
 413:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t val = 0U;
 1001              		.loc 1 413 1 is_stmt 1 view -0
 1002              		.cfi_startproc
 1003              		@ args = 0, pretend = 0, frame = 0
 1004              		@ frame_needed = 0, uses_anonymous_args = 0
 413:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t val = 0U;
 1005              		.loc 1 413 1 is_stmt 0 view .LVU389
 1006 0000 00B5     		push	{lr}
 1007              		.cfi_def_cfa_offset 4
 1008              		.cfi_offset 14, -4
 414:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1009              		.loc 1 414 5 is_stmt 1 view .LVU390
 1010              	.LVL80:
 416:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* filter lock disable */
 1011              		.loc 1 416 5 view .LVU391
 416:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* filter lock disable */
 1012              		.loc 1 416 54 is_stmt 0 view .LVU392
 1013 0002 4389     		ldrh	r3, [r0, #10]
 416:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* filter lock disable */
 1014              		.loc 1 416 9 view .LVU393
 1015 0004 0122     		movs	r2, #1
 1016 0006 02FA03F3 		lsl	r3, r2, r3
 1017              	.LVL81:
 418:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* disable filter */
 1018              		.loc 1 418 5 is_stmt 1 view .LVU394
 418:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* disable filter */
 1019              		.loc 1 418 20 is_stmt 0 view .LVU395
 1020 000a 434A     		ldr	r2, .L101
 1021 000c D2F80016 		ldr	r1, [r2, #1536]
 1022 0010 41F00101 		orr	r1, r1, #1
 1023 0014 C2F80016 		str	r1, [r2, #1536]
 420:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1024              		.loc 1 420 5 is_stmt 1 view .LVU396
 420:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1025              		.loc 1 420 18 is_stmt 0 view .LVU397
 1026 0018 D2F81C16 		ldr	r1, [r2, #1564]
 420:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1027              		.loc 1 420 21 view .LVU398
 1028 001c 6FEA030C 		mvn	ip, r3
 420:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1029              		.loc 1 420 18 view .LVU399
 1030 0020 21EA0301 		bic	r1, r1, r3
 1031 0024 C2F81C16 		str	r1, [r2, #1564]
 423:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* set filter 16 bits */
 1032              		.loc 1 423 5 is_stmt 1 view .LVU400
 423:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* set filter 16 bits */
 1033              		.loc 1 423 7 is_stmt 0 view .LVU401
 1034 0028 C289     		ldrh	r2, [r0, #14]
 1035 002a F2B9     		cbnz	r2, .L91
 425:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* first 16 bits list and first 16 bits mask or first 16 bits list and second 16 bits list 
 1036              		.loc 1 425 9 is_stmt 1 view .LVU402
 425:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* first 16 bits list and first 16 bits mask or first 16 bits list and second 16 bits list 
 1037              		.loc 1 425 25 is_stmt 0 view .LVU403
 1038 002c 3A49     		ldr	r1, .L101
 1039 002e D1F80C26 		ldr	r2, [r1, #1548]
ARM GAS  /tmp/ccuXvXmU.s 			page 52


 1040 0032 0CEA0202 		and	r2, ip, r2
 1041 0036 C1F80C26 		str	r2, [r1, #1548]
 427:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_low) & CAN_
 1042              		.loc 1 427 9 is_stmt 1 view .LVU404
 1043 003a 4289     		ldrh	r2, [r0, #10]
 1044 003c 02F10062 		add	r2, r2, #134217728
 1045 0040 02F6C842 		addw	r2, r2, #3272
 1046 0044 D200     		lsls	r2, r2, #3
 428:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                 FDATA_MASK_LOW((can_filter_parameter_init->filter_list_low) & CAN_F
 1047              		.loc 1 428 33 is_stmt 0 view .LVU405
 1048 0046 B0F806E0 		ldrh	lr, [r0, #6]
 429:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* second 16 bits list and second 16 bits mask or third 16 bits list and fourth 16 bits lis
 1049              		.loc 1 429 33 view .LVU406
 1050 004a 4188     		ldrh	r1, [r0, #2]
 428:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                 FDATA_MASK_LOW((can_filter_parameter_init->filter_list_low) & CAN_F
 1051              		.loc 1 428 120 view .LVU407
 1052 004c 41EA0E41 		orr	r1, r1, lr, lsl #16
 427:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_low) & CAN_
 1053              		.loc 1 427 68 view .LVU408
 1054 0050 1160     		str	r1, [r2]
 431:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN
 1055              		.loc 1 431 9 is_stmt 1 view .LVU409
 1056 0052 4289     		ldrh	r2, [r0, #10]
 1057 0054 02F10062 		add	r2, r2, #134217728
 1058 0058 02F6C842 		addw	r2, r2, #3272
 1059 005c D200     		lsls	r2, r2, #3
 432:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                 FDATA_MASK_LOW((can_filter_parameter_init->filter_list_high) & CAN_
 1060              		.loc 1 432 33 is_stmt 0 view .LVU410
 1061 005e B0F804E0 		ldrh	lr, [r0, #4]
 433:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 1062              		.loc 1 433 33 view .LVU411
 1063 0062 0188     		ldrh	r1, [r0]
 432:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                 FDATA_MASK_LOW((can_filter_parameter_init->filter_list_high) & CAN_
 1064              		.loc 1 432 121 view .LVU412
 1065 0064 41EA0E41 		orr	r1, r1, lr, lsl #16
 431:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN
 1066              		.loc 1 431 68 view .LVU413
 1067 0068 5160     		str	r1, [r2, #4]
 1068              	.L91:
 436:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* set filter 32 bits */
 1069              		.loc 1 436 5 is_stmt 1 view .LVU414
 436:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* set filter 32 bits */
 1070              		.loc 1 436 7 is_stmt 0 view .LVU415
 1071 006a C289     		ldrh	r2, [r0, #14]
 1072 006c 012A     		cmp	r2, #1
 1073 006e 1FD0     		beq	.L99
 1074              	.L92:
 450:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* mask mode */
 1075              		.loc 1 450 5 is_stmt 1 view .LVU416
 450:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* mask mode */
 1076              		.loc 1 450 7 is_stmt 0 view .LVU417
 1077 0070 8289     		ldrh	r2, [r0, #12]
 1078 0072 002A     		cmp	r2, #0
 1079 0074 3BD1     		bne	.L93
 452:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
 1080              		.loc 1 452 9 is_stmt 1 view .LVU418
 452:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
ARM GAS  /tmp/ccuXvXmU.s 			page 53


 1081              		.loc 1 452 25 is_stmt 0 view .LVU419
 1082 0076 2849     		ldr	r1, .L101
 1083 0078 D1F80426 		ldr	r2, [r1, #1540]
 1084 007c 0CEA0202 		and	r2, ip, r2
 1085 0080 C1F80426 		str	r2, [r1, #1540]
 1086              	.L94:
 459:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* FIFO0 */
 1087              		.loc 1 459 5 is_stmt 1 view .LVU420
 459:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* FIFO0 */
 1088              		.loc 1 459 7 is_stmt 0 view .LVU421
 1089 0084 0289     		ldrh	r2, [r0, #8]
 1090 0086 002A     		cmp	r2, #0
 1091 0088 38D1     		bne	.L95
 461:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
 1092              		.loc 1 461 9 is_stmt 1 view .LVU422
 461:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
 1093              		.loc 1 461 26 is_stmt 0 view .LVU423
 1094 008a 2349     		ldr	r1, .L101
 1095 008c D1F81426 		ldr	r2, [r1, #1556]
 1096 0090 0CEA0202 		and	r2, ip, r2
 1097 0094 C1F81426 		str	r2, [r1, #1556]
 1098              	.L96:
 468:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1099              		.loc 1 468 5 is_stmt 1 view .LVU424
 468:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1100              		.loc 1 468 7 is_stmt 0 view .LVU425
 1101 0098 027C     		ldrb	r2, [r0, #16]	@ zero_extendqisi2
 1102 009a 012A     		cmp	r2, #1
 1103 009c 35D0     		beq	.L100
 1104              	.LVL82:
 1105              	.L97:
 474:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 1106              		.loc 1 474 5 is_stmt 1 view .LVU426
 474:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 1107              		.loc 1 474 20 is_stmt 0 view .LVU427
 1108 009e 1E4A     		ldr	r2, .L101
 1109 00a0 D2F80036 		ldr	r3, [r2, #1536]
 1110 00a4 23F00103 		bic	r3, r3, #1
 1111 00a8 C2F80036 		str	r3, [r2, #1536]
 475:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1112              		.loc 1 475 1 view .LVU428
 1113 00ac 5DF804FB 		ldr	pc, [sp], #4
 1114              	.LVL83:
 1115              	.L99:
 438:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* 32 bits list or first 32 bits list */
 1116              		.loc 1 438 9 is_stmt 1 view .LVU429
 438:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* 32 bits list or first 32 bits list */
 1117              		.loc 1 438 25 is_stmt 0 view .LVU430
 1118 00b0 1949     		ldr	r1, .L101
 1119 00b2 D1F80C26 		ldr	r2, [r1, #1548]
 1120 00b6 1A43     		orrs	r2, r2, r3
 1121 00b8 C1F80C26 		str	r2, [r1, #1548]
 440:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_list_high) & CAN
 1122              		.loc 1 440 9 is_stmt 1 view .LVU431
 1123 00bc 4289     		ldrh	r2, [r0, #10]
 1124 00be 02F10062 		add	r2, r2, #134217728
 1125 00c2 02F6C842 		addw	r2, r2, #3272
ARM GAS  /tmp/ccuXvXmU.s 			page 54


 1126 00c6 D200     		lsls	r2, r2, #3
 441:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                 FDATA_MASK_LOW((can_filter_parameter_init->filter_list_low) & CAN_F
 1127              		.loc 1 441 33 is_stmt 0 view .LVU432
 1128 00c8 B0F800E0 		ldrh	lr, [r0]
 442:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* 32 bits mask or second 32 bits list */
 1129              		.loc 1 442 33 view .LVU433
 1130 00cc 4188     		ldrh	r1, [r0, #2]
 441:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                 FDATA_MASK_LOW((can_filter_parameter_init->filter_list_low) & CAN_F
 1131              		.loc 1 441 121 view .LVU434
 1132 00ce 41EA0E41 		orr	r1, r1, lr, lsl #16
 440:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_list_high) & CAN
 1133              		.loc 1 440 68 view .LVU435
 1134 00d2 1160     		str	r1, [r2]
 444:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN
 1135              		.loc 1 444 9 is_stmt 1 view .LVU436
 1136 00d4 4289     		ldrh	r2, [r0, #10]
 1137 00d6 02F10062 		add	r2, r2, #134217728
 1138 00da 02F6C842 		addw	r2, r2, #3272
 1139 00de D200     		lsls	r2, r2, #3
 445:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                 FDATA_MASK_LOW((can_filter_parameter_init->filter_mask_low) & CAN_F
 1140              		.loc 1 445 33 is_stmt 0 view .LVU437
 1141 00e0 B0F804E0 		ldrh	lr, [r0, #4]
 446:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 1142              		.loc 1 446 33 view .LVU438
 1143 00e4 C188     		ldrh	r1, [r0, #6]
 445:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                 FDATA_MASK_LOW((can_filter_parameter_init->filter_mask_low) & CAN_F
 1144              		.loc 1 445 121 view .LVU439
 1145 00e6 41EA0E41 		orr	r1, r1, lr, lsl #16
 444:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN
 1146              		.loc 1 444 68 view .LVU440
 1147 00ea 5160     		str	r1, [r2, #4]
 1148 00ec C0E7     		b	.L92
 1149              	.L93:
 455:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 1150              		.loc 1 455 9 is_stmt 1 view .LVU441
 455:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 1151              		.loc 1 455 25 is_stmt 0 view .LVU442
 1152 00ee 0A49     		ldr	r1, .L101
 1153 00f0 D1F80426 		ldr	r2, [r1, #1540]
 1154 00f4 1A43     		orrs	r2, r2, r3
 1155 00f6 C1F80426 		str	r2, [r1, #1540]
 1156 00fa C3E7     		b	.L94
 1157              	.L95:
 464:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 1158              		.loc 1 464 9 is_stmt 1 view .LVU443
 464:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 1159              		.loc 1 464 26 is_stmt 0 view .LVU444
 1160 00fc 0649     		ldr	r1, .L101
 1161 00fe D1F81426 		ldr	r2, [r1, #1556]
 1162 0102 1A43     		orrs	r2, r2, r3
 1163 0104 C1F81426 		str	r2, [r1, #1556]
 1164 0108 C6E7     		b	.L96
 1165              	.L100:
 470:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 1166              		.loc 1 470 9 is_stmt 1 view .LVU445
 470:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 1167              		.loc 1 470 22 is_stmt 0 view .LVU446
ARM GAS  /tmp/ccuXvXmU.s 			page 55


 1168 010a 0349     		ldr	r1, .L101
 1169 010c D1F81C26 		ldr	r2, [r1, #1564]
 1170 0110 1343     		orrs	r3, r3, r2
 1171              	.LVL84:
 470:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 1172              		.loc 1 470 22 view .LVU447
 1173 0112 C1F81C36 		str	r3, [r1, #1564]
 1174 0116 C2E7     		b	.L97
 1175              	.L102:
 1176              		.align	2
 1177              	.L101:
 1178 0118 00600040 		.word	1073766400
 1179              		.cfi_endproc
 1180              	.LFE120:
 1182              		.section	.text.can_filter_mask_mode_init,"ax",%progbits
 1183              		.align	1
 1184              		.global	can_filter_mask_mode_init
 1185              		.syntax unified
 1186              		.thumb
 1187              		.thumb_func
 1188              		.fpu fpv4-sp-d16
 1190              	can_filter_mask_mode_init:
 1191              	.LVL85:
 1192              	.LFB121:
 495:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     can_filter_parameter_struct can_filter;
 1193              		.loc 1 495 1 is_stmt 1 view -0
 1194              		.cfi_startproc
 1195              		@ args = 0, pretend = 0, frame = 24
 1196              		@ frame_needed = 0, uses_anonymous_args = 0
 495:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     can_filter_parameter_struct can_filter;
 1197              		.loc 1 495 1 is_stmt 0 view .LVU449
 1198 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1199              		.cfi_def_cfa_offset 20
 1200              		.cfi_offset 4, -20
 1201              		.cfi_offset 5, -16
 1202              		.cfi_offset 6, -12
 1203              		.cfi_offset 7, -8
 1204              		.cfi_offset 14, -4
 1205 0002 87B0     		sub	sp, sp, #28
 1206              		.cfi_def_cfa_offset 48
 1207 0004 0546     		mov	r5, r0
 1208 0006 0C46     		mov	r4, r1
 1209 0008 1646     		mov	r6, r2
 1210 000a 1F46     		mov	r7, r3
 496:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1211              		.loc 1 496 5 is_stmt 1 view .LVU450
 499:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1212              		.loc 1 499 5 view .LVU451
 1213 000c 01A9     		add	r1, sp, #4
 1214              	.LVL86:
 499:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1215              		.loc 1 499 5 is_stmt 0 view .LVU452
 1216 000e 0120     		movs	r0, #1
 1217              	.LVL87:
 499:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1218              		.loc 1 499 5 view .LVU453
 1219 0010 FFF7FEFF 		bl	can_struct_para_init
ARM GAS  /tmp/ccuXvXmU.s 			page 56


 1220              	.LVL88:
 502:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     can_filter.filter_mode = CAN_FILTERMODE_MASK;
 1221              		.loc 1 502 5 is_stmt 1 view .LVU454
 502:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     can_filter.filter_mode = CAN_FILTERMODE_MASK;
 1222              		.loc 1 502 30 is_stmt 0 view .LVU455
 1223 0014 ADF80E70 		strh	r7, [sp, #14]	@ movhi
 503:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     can_filter.filter_bits = CAN_FILTERBITS_32BIT;
 1224              		.loc 1 503 5 is_stmt 1 view .LVU456
 503:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     can_filter.filter_bits = CAN_FILTERBITS_32BIT;
 1225              		.loc 1 503 28 is_stmt 0 view .LVU457
 1226 0018 0023     		movs	r3, #0
 1227 001a ADF81030 		strh	r3, [sp, #16]	@ movhi
 504:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     can_filter.filter_enable = ENABLE;
 1228              		.loc 1 504 5 is_stmt 1 view .LVU458
 504:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     can_filter.filter_enable = ENABLE;
 1229              		.loc 1 504 28 is_stmt 0 view .LVU459
 1230 001e 0123     		movs	r3, #1
 1231 0020 ADF81230 		strh	r3, [sp, #18]	@ movhi
 505:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1232              		.loc 1 505 5 is_stmt 1 view .LVU460
 505:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1233              		.loc 1 505 30 is_stmt 0 view .LVU461
 1234 0024 8DF81430 		strb	r3, [sp, #20]
 507:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* standard FIFO 0 */
 1235              		.loc 1 507 5 is_stmt 1 view .LVU462
 1236 0028 032E     		cmp	r6, #3
 1237 002a 03D8     		bhi	.L111
 1238 002c DFE806F0 		tbb	[pc, r6]
 1239              	.L106:
 1240 0030 03       		.byte	(.L109-.L106)/2
 1241 0031 15       		.byte	(.L108-.L106)/2
 1242 0032 24       		.byte	(.L107-.L106)/2
 1243 0033 38       		.byte	(.L105-.L106)/2
 1244              		.p2align 1
 1245              	.L111:
 1246              	.L104:
 561:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 1247              		.loc 1 561 13 discriminator 1 view .LVU463
 561:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 1248              		.loc 1 561 13 discriminator 1 view .LVU464
 561:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 1249              		.loc 1 561 13 discriminator 1 view .LVU465
 1250 0034 FEE7     		b	.L104
 1251              	.L109:
 510:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure SFID[10:0] */
 1252              		.loc 1 510 13 view .LVU466
 510:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure SFID[10:0] */
 1253              		.loc 1 510 43 is_stmt 0 view .LVU467
 1254 0036 0023     		movs	r3, #0
 1255 0038 ADF80C30 		strh	r3, [sp, #12]	@ movhi
 512:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             can_filter.filter_list_low = 0x0000U;
 1256              		.loc 1 512 13 is_stmt 1 view .LVU468
 512:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             can_filter.filter_list_low = 0x0000U;
 1257              		.loc 1 512 56 is_stmt 0 view .LVU469
 1258 003c 6D01     		lsls	r5, r5, #5
 1259              	.LVL89:
 512:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             can_filter.filter_list_low = 0x0000U;
ARM GAS  /tmp/ccuXvXmU.s 			page 57


 1260              		.loc 1 512 41 view .LVU470
 1261 003e ADF80450 		strh	r5, [sp, #4]	@ movhi
 513:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure SFID[10:0] mask */
 1262              		.loc 1 513 13 is_stmt 1 view .LVU471
 513:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure SFID[10:0] mask */
 1263              		.loc 1 513 40 is_stmt 0 view .LVU472
 1264 0042 ADF80630 		strh	r3, [sp, #6]	@ movhi
 515:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* both data and remote frames can be received */
 1265              		.loc 1 515 13 is_stmt 1 view .LVU473
 515:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* both data and remote frames can be received */
 1266              		.loc 1 515 58 is_stmt 0 view .LVU474
 1267 0046 6401     		lsls	r4, r4, #5
 1268              	.LVL90:
 515:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* both data and remote frames can be received */
 1269              		.loc 1 515 41 view .LVU475
 1270 0048 ADF80840 		strh	r4, [sp, #8]	@ movhi
 517:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1271              		.loc 1 517 13 is_stmt 1 view .LVU476
 517:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1272              		.loc 1 517 40 is_stmt 0 view .LVU477
 1273 004c ADF80A30 		strh	r3, [sp, #10]	@ movhi
 519:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* standard FIFO 1 */
 1274              		.loc 1 519 13 is_stmt 1 view .LVU478
 1275              	.L110:
 564:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 1276              		.loc 1 564 5 view .LVU479
 1277 0050 01A8     		add	r0, sp, #4
 1278 0052 FFF7FEFF 		bl	can_filter_init
 1279              	.LVL91:
 565:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1280              		.loc 1 565 1 is_stmt 0 view .LVU480
 1281 0056 07B0     		add	sp, sp, #28
 1282              		.cfi_remember_state
 1283              		.cfi_def_cfa_offset 20
 1284              		@ sp needed
 1285 0058 F0BD     		pop	{r4, r5, r6, r7, pc}
 1286              	.LVL92:
 1287              	.L108:
 1288              		.cfi_restore_state
 522:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure SFID[10:0] */
 1289              		.loc 1 522 13 is_stmt 1 view .LVU481
 522:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure SFID[10:0] */
 1290              		.loc 1 522 43 is_stmt 0 view .LVU482
 1291 005a 0123     		movs	r3, #1
 1292 005c ADF80C30 		strh	r3, [sp, #12]	@ movhi
 524:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             can_filter.filter_list_low =  0x0000U;
 1293              		.loc 1 524 13 is_stmt 1 view .LVU483
 524:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             can_filter.filter_list_low =  0x0000U;
 1294              		.loc 1 524 56 is_stmt 0 view .LVU484
 1295 0060 6D01     		lsls	r5, r5, #5
 1296              	.LVL93:
 524:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             can_filter.filter_list_low =  0x0000U;
 1297              		.loc 1 524 41 view .LVU485
 1298 0062 ADF80450 		strh	r5, [sp, #4]	@ movhi
 525:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure SFID[10:0] mask */
 1299              		.loc 1 525 13 is_stmt 1 view .LVU486
 525:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure SFID[10:0] mask */
ARM GAS  /tmp/ccuXvXmU.s 			page 58


 1300              		.loc 1 525 40 is_stmt 0 view .LVU487
 1301 0066 0023     		movs	r3, #0
 1302 0068 ADF80630 		strh	r3, [sp, #6]	@ movhi
 527:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* both data and remote frames can be received */
 1303              		.loc 1 527 13 is_stmt 1 view .LVU488
 527:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* both data and remote frames can be received */
 1304              		.loc 1 527 58 is_stmt 0 view .LVU489
 1305 006c 6401     		lsls	r4, r4, #5
 1306              	.LVL94:
 527:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* both data and remote frames can be received */
 1307              		.loc 1 527 41 view .LVU490
 1308 006e ADF80840 		strh	r4, [sp, #8]	@ movhi
 529:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1309              		.loc 1 529 13 is_stmt 1 view .LVU491
 529:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1310              		.loc 1 529 40 is_stmt 0 view .LVU492
 1311 0072 ADF80A30 		strh	r3, [sp, #10]	@ movhi
 531:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* extended FIFO 0 */
 1312              		.loc 1 531 13 is_stmt 1 view .LVU493
 1313 0076 EBE7     		b	.L110
 1314              	.LVL95:
 1315              	.L107:
 534:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure EFID[28:13] */
 1316              		.loc 1 534 13 view .LVU494
 534:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure EFID[28:13] */
 1317              		.loc 1 534 43 is_stmt 0 view .LVU495
 1318 0078 0023     		movs	r3, #0
 1319 007a ADF80C30 		strh	r3, [sp, #12]	@ movhi
 536:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure EFID[12:0] and frame format bit set */
 1320              		.loc 1 536 13 is_stmt 1 view .LVU496
 536:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure EFID[12:0] and frame format bit set */
 1321              		.loc 1 536 57 is_stmt 0 view .LVU497
 1322 007e 6B0B     		lsrs	r3, r5, #13
 536:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure EFID[12:0] and frame format bit set */
 1323              		.loc 1 536 43 view .LVU498
 1324 0080 ADF80430 		strh	r3, [sp, #4]	@ movhi
 538:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure EFID[28:13] mask */
 1325              		.loc 1 538 13 is_stmt 1 view .LVU499
 538:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure EFID[28:13] mask */
 1326              		.loc 1 538 43 is_stmt 0 view .LVU500
 1327 0084 EB00     		lsls	r3, r5, #3
 538:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure EFID[28:13] mask */
 1328              		.loc 1 538 40 view .LVU501
 1329 0086 43F00403 		orr	r3, r3, #4
 1330 008a ADF80630 		strh	r3, [sp, #6]	@ movhi
 540:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure EFID[12:0] and frame format bit mask */
 1331              		.loc 1 540 13 is_stmt 1 view .LVU502
 540:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure EFID[12:0] and frame format bit mask */
 1332              		.loc 1 540 59 is_stmt 0 view .LVU503
 1333 008e 630B     		lsrs	r3, r4, #13
 540:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure EFID[12:0] and frame format bit mask */
 1334              		.loc 1 540 43 view .LVU504
 1335 0090 ADF80830 		strh	r3, [sp, #8]	@ movhi
 543:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1336              		.loc 1 543 13 is_stmt 1 view .LVU505
 543:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1337              		.loc 1 543 43 is_stmt 0 view .LVU506
ARM GAS  /tmp/ccuXvXmU.s 			page 59


 1338 0094 E300     		lsls	r3, r4, #3
 543:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1339              		.loc 1 543 40 view .LVU507
 1340 0096 43F00403 		orr	r3, r3, #4
 1341 009a ADF80A30 		strh	r3, [sp, #10]	@ movhi
 545:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* extended FIFO 1 */
 1342              		.loc 1 545 13 is_stmt 1 view .LVU508
 1343 009e D7E7     		b	.L110
 1344              	.L105:
 548:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure EFID[28:13] */
 1345              		.loc 1 548 13 view .LVU509
 548:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure EFID[28:13] */
 1346              		.loc 1 548 43 is_stmt 0 view .LVU510
 1347 00a0 0123     		movs	r3, #1
 1348 00a2 ADF80C30 		strh	r3, [sp, #12]	@ movhi
 550:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure EFID[12:0] and frame format bit set */
 1349              		.loc 1 550 13 is_stmt 1 view .LVU511
 550:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure EFID[12:0] and frame format bit set */
 1350              		.loc 1 550 57 is_stmt 0 view .LVU512
 1351 00a6 6B0B     		lsrs	r3, r5, #13
 550:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure EFID[12:0] and frame format bit set */
 1352              		.loc 1 550 43 view .LVU513
 1353 00a8 ADF80430 		strh	r3, [sp, #4]	@ movhi
 552:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure EFID[28:13] mask */
 1354              		.loc 1 552 13 is_stmt 1 view .LVU514
 552:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure EFID[28:13] mask */
 1355              		.loc 1 552 43 is_stmt 0 view .LVU515
 1356 00ac EB00     		lsls	r3, r5, #3
 552:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure EFID[28:13] mask */
 1357              		.loc 1 552 40 view .LVU516
 1358 00ae 43F00403 		orr	r3, r3, #4
 1359 00b2 ADF80630 		strh	r3, [sp, #6]	@ movhi
 554:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure EFID[12:0] and frame format bit mask */
 1360              		.loc 1 554 13 is_stmt 1 view .LVU517
 554:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure EFID[12:0] and frame format bit mask */
 1361              		.loc 1 554 59 is_stmt 0 view .LVU518
 1362 00b6 630B     		lsrs	r3, r4, #13
 554:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* configure EFID[12:0] and frame format bit mask */
 1363              		.loc 1 554 43 view .LVU519
 1364 00b8 ADF80830 		strh	r3, [sp, #8]	@ movhi
 557:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1365              		.loc 1 557 13 is_stmt 1 view .LVU520
 557:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1366              		.loc 1 557 43 is_stmt 0 view .LVU521
 1367 00bc E300     		lsls	r3, r4, #3
 557:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1368              		.loc 1 557 40 view .LVU522
 1369 00be 43F00403 		orr	r3, r3, #4
 1370 00c2 ADF80A30 		strh	r3, [sp, #10]	@ movhi
 559:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         default:
 1371              		.loc 1 559 13 is_stmt 1 view .LVU523
 1372 00c6 C3E7     		b	.L110
 1373              		.cfi_endproc
 1374              	.LFE121:
 1376              		.section	.text.can_monitor_mode_set,"ax",%progbits
 1377              		.align	1
 1378              		.global	can_monitor_mode_set
ARM GAS  /tmp/ccuXvXmU.s 			page 60


 1379              		.syntax unified
 1380              		.thumb
 1381              		.thumb_func
 1382              		.fpu fpv4-sp-d16
 1384              	can_monitor_mode_set:
 1385              	.LVL96:
 1386              	.LFB124:
 638:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     ErrStatus reval = SUCCESS;
 1387              		.loc 1 638 1 view -0
 1388              		.cfi_startproc
 1389              		@ args = 0, pretend = 0, frame = 0
 1390              		@ frame_needed = 0, uses_anonymous_args = 0
 1391              		@ link register save eliminated.
 639:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t timeout = CAN_TIMEOUT;
 1392              		.loc 1 639 5 view .LVU525
 640:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1393              		.loc 1 640 5 view .LVU526
 642:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* disable sleep mode */
 1394              		.loc 1 642 5 view .LVU527
 642:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* disable sleep mode */
 1395              		.loc 1 642 7 is_stmt 0 view .LVU528
 1396 0000 31F00303 		bics	r3, r1, #3
 1397 0004 01D0     		beq	.L123
 671:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 1398              		.loc 1 671 15 view .LVU529
 1399 0006 0020     		movs	r0, #0
 1400              	.LVL97:
 671:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 1401              		.loc 1 671 15 view .LVU530
 1402 0008 7047     		bx	lr
 1403              	.LVL98:
 1404              	.L123:
 644:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* set initialize mode */
 1405              		.loc 1 644 9 is_stmt 1 view .LVU531
 644:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* set initialize mode */
 1406              		.loc 1 644 29 is_stmt 0 view .LVU532
 1407 000a 0368     		ldr	r3, [r0]
 1408 000c 23F00203 		bic	r3, r3, #2
 1409 0010 0360     		str	r3, [r0]
 646:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* wait the acknowledge */
 1410              		.loc 1 646 9 is_stmt 1 view .LVU533
 646:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* wait the acknowledge */
 1411              		.loc 1 646 29 is_stmt 0 view .LVU534
 1412 0012 0368     		ldr	r3, [r0]
 1413 0014 43F00103 		orr	r3, r3, #1
 1414 0018 8446     		mov	ip, r0
 1415 001a 4CF8043B 		str	r3, [ip], #4
 648:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         while((CAN_STAT_IWS != (CAN_STAT(can_periph) & CAN_STAT_IWS)) && (0U != timeout)){
 1416              		.loc 1 648 9 is_stmt 1 view .LVU535
 649:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 1417              		.loc 1 649 9 view .LVU536
 649:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 1418              		.loc 1 649 14 view .LVU537
 649:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 1419              		.loc 1 649 33 is_stmt 0 view .LVU538
 1420 001e 4368     		ldr	r3, [r0, #4]
 649:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
ARM GAS  /tmp/ccuXvXmU.s 			page 61


 1421              		.loc 1 649 14 view .LVU539
 1422 0020 13F0010F 		tst	r3, #1
 1423 0024 08D1     		bne	.L115
 1424 0026 4FF6FF73 		movw	r3, #65535
 1425              	.LVL99:
 1426              	.L116:
 650:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 1427              		.loc 1 650 13 is_stmt 1 view .LVU540
 649:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 1428              		.loc 1 649 14 view .LVU541
 649:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 1429              		.loc 1 649 33 is_stmt 0 view .LVU542
 1430 002a DCF80020 		ldr	r2, [ip]
 649:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 1431              		.loc 1 649 14 view .LVU543
 1432 002e 12F0010F 		tst	r2, #1
 1433 0032 01D1     		bne	.L115
 649:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 1434              		.loc 1 649 71 discriminator 1 view .LVU544
 1435 0034 013B     		subs	r3, r3, #1
 1436              	.LVL100:
 649:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 1437              		.loc 1 649 71 discriminator 1 view .LVU545
 1438 0036 F8D1     		bne	.L116
 1439              	.LVL101:
 1440              	.L115:
 653:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             reval = ERROR;
 1441              		.loc 1 653 9 is_stmt 1 view .LVU546
 653:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             reval = ERROR;
 1442              		.loc 1 653 29 is_stmt 0 view .LVU547
 1443 0038 4368     		ldr	r3, [r0, #4]
 653:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             reval = ERROR;
 1444              		.loc 1 653 11 view .LVU548
 1445 003a 13F0010F 		tst	r3, #1
 1446 003e 1FD0     		beq	.L120
 656:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_BT(can_periph) |= BT_MODE(mode);
 1447              		.loc 1 656 13 is_stmt 1 view .LVU549
 656:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_BT(can_periph) |= BT_MODE(mode);
 1448              		.loc 1 656 32 is_stmt 0 view .LVU550
 1449 0040 C369     		ldr	r3, [r0, #28]
 1450 0042 23F04043 		bic	r3, r3, #-1073741824
 1451 0046 C361     		str	r3, [r0, #28]
 657:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1452              		.loc 1 657 13 is_stmt 1 view .LVU551
 657:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1453              		.loc 1 657 32 is_stmt 0 view .LVU552
 1454 0048 C369     		ldr	r3, [r0, #28]
 1455 004a 43EA8171 		orr	r1, r3, r1, lsl #30
 1456              	.LVL102:
 657:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1457              		.loc 1 657 32 view .LVU553
 1458 004e C161     		str	r1, [r0, #28]
 659:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* enter normal mode */
 1459              		.loc 1 659 13 is_stmt 1 view .LVU554
 1460              	.LVL103:
 661:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* wait the acknowledge */
 1461              		.loc 1 661 13 view .LVU555
ARM GAS  /tmp/ccuXvXmU.s 			page 62


 661:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* wait the acknowledge */
 1462              		.loc 1 661 33 is_stmt 0 view .LVU556
 1463 0050 0368     		ldr	r3, [r0]
 1464 0052 23F00303 		bic	r3, r3, #3
 1465 0056 0360     		str	r3, [r0]
 663:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 timeout--;
 1466              		.loc 1 663 13 is_stmt 1 view .LVU557
 663:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 timeout--;
 1467              		.loc 1 663 18 view .LVU558
 663:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 timeout--;
 1468              		.loc 1 663 27 is_stmt 0 view .LVU559
 1469 0058 4368     		ldr	r3, [r0, #4]
 663:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 timeout--;
 1470              		.loc 1 663 18 view .LVU560
 1471 005a 13F0030F 		tst	r3, #3
 1472 005e 08D0     		beq	.L117
 1473 0060 4FF6FF73 		movw	r3, #65535
 1474              	.LVL104:
 1475              	.L118:
 664:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }
 1476              		.loc 1 664 17 is_stmt 1 view .LVU561
 663:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 timeout--;
 1477              		.loc 1 663 18 view .LVU562
 663:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 timeout--;
 1478              		.loc 1 663 27 is_stmt 0 view .LVU563
 1479 0064 DCF80020 		ldr	r2, [ip]
 663:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 timeout--;
 1480              		.loc 1 663 18 view .LVU564
 1481 0068 12F0030F 		tst	r2, #3
 1482 006c 01D0     		beq	.L117
 663:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 timeout--;
 1483              		.loc 1 663 84 discriminator 1 view .LVU565
 1484 006e 013B     		subs	r3, r3, #1
 1485              	.LVL105:
 663:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 timeout--;
 1486              		.loc 1 663 84 discriminator 1 view .LVU566
 1487 0070 F8D1     		bne	.L118
 1488              	.LVL106:
 1489              	.L117:
 666:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 reval = ERROR;
 1490              		.loc 1 666 13 is_stmt 1 view .LVU567
 666:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 reval = ERROR;
 1491              		.loc 1 666 23 is_stmt 0 view .LVU568
 1492 0072 4368     		ldr	r3, [r0, #4]
 666:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 reval = ERROR;
 1493              		.loc 1 666 15 view .LVU569
 1494 0074 13F0030F 		tst	r3, #3
 639:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t timeout = CAN_TIMEOUT;
 1495              		.loc 1 639 15 view .LVU570
 1496 0078 0CBF     		ite	eq
 1497 007a 0120     		moveq	r0, #1
 1498              	.LVL107:
 639:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t timeout = CAN_TIMEOUT;
 1499              		.loc 1 639 15 view .LVU571
 1500 007c 0020     		movne	r0, #0
 1501 007e 7047     		bx	lr
 1502              	.LVL108:
ARM GAS  /tmp/ccuXvXmU.s 			page 63


 1503              	.L120:
 654:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }else{
 1504              		.loc 1 654 19 view .LVU572
 1505 0080 0020     		movs	r0, #0
 1506              	.LVL109:
 674:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 1507              		.loc 1 674 5 is_stmt 1 view .LVU573
 675:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1508              		.loc 1 675 1 is_stmt 0 view .LVU574
 1509 0082 7047     		bx	lr
 1510              		.cfi_endproc
 1511              	.LFE124:
 1513              		.section	.text.can_fd_function_enable,"ax",%progbits
 1514              		.align	1
 1515              		.global	can_fd_function_enable
 1516              		.syntax unified
 1517              		.thumb
 1518              		.thumb_func
 1519              		.fpu fpv4-sp-d16
 1521              	can_fd_function_enable:
 1522              	.LVL110:
 1523              	.LFB125:
 685:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     CAN_FDCTL(can_periph) |= CAN_FDCTL_FDEN;
 1524              		.loc 1 685 1 is_stmt 1 view -0
 1525              		.cfi_startproc
 1526              		@ args = 0, pretend = 0, frame = 0
 1527              		@ frame_needed = 0, uses_anonymous_args = 0
 1528              		@ link register save eliminated.
 686:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 1529              		.loc 1 686 5 view .LVU576
 686:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 1530              		.loc 1 686 27 is_stmt 0 view .LVU577
 1531 0000 036A     		ldr	r3, [r0, #32]
 1532 0002 43F00103 		orr	r3, r3, #1
 1533 0006 0362     		str	r3, [r0, #32]
 687:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1534              		.loc 1 687 1 view .LVU578
 1535 0008 7047     		bx	lr
 1536              		.cfi_endproc
 1537              	.LFE125:
 1539              		.section	.text.can_fd_function_disable,"ax",%progbits
 1540              		.align	1
 1541              		.global	can_fd_function_disable
 1542              		.syntax unified
 1543              		.thumb
 1544              		.thumb_func
 1545              		.fpu fpv4-sp-d16
 1547              	can_fd_function_disable:
 1548              	.LVL111:
 1549              	.LFB126:
 697:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     CAN_FDCTL(can_periph) &= ~CAN_FDCTL_FDEN;
 1550              		.loc 1 697 1 is_stmt 1 view -0
 1551              		.cfi_startproc
 1552              		@ args = 0, pretend = 0, frame = 0
 1553              		@ frame_needed = 0, uses_anonymous_args = 0
 1554              		@ link register save eliminated.
 698:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
ARM GAS  /tmp/ccuXvXmU.s 			page 64


 1555              		.loc 1 698 5 view .LVU580
 698:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 1556              		.loc 1 698 27 is_stmt 0 view .LVU581
 1557 0000 036A     		ldr	r3, [r0, #32]
 1558 0002 23F00103 		bic	r3, r3, #1
 1559 0006 0362     		str	r3, [r0, #32]
 699:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1560              		.loc 1 699 1 view .LVU582
 1561 0008 7047     		bx	lr
 1562              		.cfi_endproc
 1563              	.LFE126:
 1565              		.section	.text.can1_filter_start_bank,"ax",%progbits
 1566              		.align	1
 1567              		.global	can1_filter_start_bank
 1568              		.syntax unified
 1569              		.thumb
 1570              		.thumb_func
 1571              		.fpu fpv4-sp-d16
 1573              	can1_filter_start_bank:
 1574              	.LVL112:
 1575              	.LFB127:
 710:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* filter lock disable */
 1576              		.loc 1 710 1 is_stmt 1 view -0
 1577              		.cfi_startproc
 1578              		@ args = 0, pretend = 0, frame = 0
 1579              		@ frame_needed = 0, uses_anonymous_args = 0
 1580              		@ link register save eliminated.
 712:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* set CAN1 filter start number */
 1581              		.loc 1 712 5 view .LVU584
 712:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* set CAN1 filter start number */
 1582              		.loc 1 712 20 is_stmt 0 view .LVU585
 1583 0000 0D4B     		ldr	r3, .L127
 1584 0002 D3F80026 		ldr	r2, [r3, #1536]
 1585 0006 42F00102 		orr	r2, r2, #1
 1586 000a C3F80026 		str	r2, [r3, #1536]
 714:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     CAN_FCTL(CAN0) |= FCTL_HBC1F(start_bank);
 1587              		.loc 1 714 5 is_stmt 1 view .LVU586
 714:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     CAN_FCTL(CAN0) |= FCTL_HBC1F(start_bank);
 1588              		.loc 1 714 20 is_stmt 0 view .LVU587
 1589 000e D3F80026 		ldr	r2, [r3, #1536]
 1590 0012 22F47C52 		bic	r2, r2, #16128
 1591 0016 C3F80026 		str	r2, [r3, #1536]
 715:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* filter lock enable */
 1592              		.loc 1 715 5 is_stmt 1 view .LVU588
 715:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* filter lock enable */
 1593              		.loc 1 715 20 is_stmt 0 view .LVU589
 1594 001a D3F80026 		ldr	r2, [r3, #1536]
 715:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* filter lock enable */
 1595              		.loc 1 715 23 view .LVU590
 1596 001e 0002     		lsls	r0, r0, #8
 1597              	.LVL113:
 715:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* filter lock enable */
 1598              		.loc 1 715 23 view .LVU591
 1599 0020 00F47C50 		and	r0, r0, #16128
 715:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* filter lock enable */
 1600              		.loc 1 715 20 view .LVU592
 1601 0024 1043     		orrs	r0, r0, r2
ARM GAS  /tmp/ccuXvXmU.s 			page 65


 1602 0026 C3F80006 		str	r0, [r3, #1536]
 717:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 1603              		.loc 1 717 5 is_stmt 1 view .LVU593
 717:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 1604              		.loc 1 717 20 is_stmt 0 view .LVU594
 1605 002a D3F80026 		ldr	r2, [r3, #1536]
 1606 002e 22F00102 		bic	r2, r2, #1
 1607 0032 C3F80026 		str	r2, [r3, #1536]
 718:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1608              		.loc 1 718 1 view .LVU595
 1609 0036 7047     		bx	lr
 1610              	.L128:
 1611              		.align	2
 1612              	.L127:
 1613 0038 00600040 		.word	1073766400
 1614              		.cfi_endproc
 1615              	.LFE127:
 1617              		.section	.text.can_debug_freeze_enable,"ax",%progbits
 1618              		.align	1
 1619              		.global	can_debug_freeze_enable
 1620              		.syntax unified
 1621              		.thumb
 1622              		.thumb_func
 1623              		.fpu fpv4-sp-d16
 1625              	can_debug_freeze_enable:
 1626              	.LVL114:
 1627              	.LFB128:
 728:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* set DFZ bit */
 1628              		.loc 1 728 1 is_stmt 1 view -0
 1629              		.cfi_startproc
 1630              		@ args = 0, pretend = 0, frame = 0
 1631              		@ frame_needed = 0, uses_anonymous_args = 0
 728:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* set DFZ bit */
 1632              		.loc 1 728 1 is_stmt 0 view .LVU597
 1633 0000 08B5     		push	{r3, lr}
 1634              		.cfi_def_cfa_offset 8
 1635              		.cfi_offset 3, -8
 1636              		.cfi_offset 14, -4
 730:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(CAN0 == can_periph){
 1637              		.loc 1 730 5 is_stmt 1 view .LVU598
 730:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(CAN0 == can_periph){
 1638              		.loc 1 730 25 is_stmt 0 view .LVU599
 1639 0002 0368     		ldr	r3, [r0]
 1640 0004 43F48033 		orr	r3, r3, #65536
 1641 0008 0360     		str	r3, [r0]
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         dbg_periph_enable(DBG_CAN0_HOLD);
 1642              		.loc 1 731 5 is_stmt 1 view .LVU600
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         dbg_periph_enable(DBG_CAN0_HOLD);
 1643              		.loc 1 731 7 is_stmt 0 view .LVU601
 1644 000a 054B     		ldr	r3, .L133
 1645 000c 9842     		cmp	r0, r3
 732:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
 1646              		.loc 1 732 9 is_stmt 1 view .LVU602
 1647 000e 0CBF     		ite	eq
 1648 0010 4FF48040 		moveq	r0, #16384
 1649              	.LVL115:
 734:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
ARM GAS  /tmp/ccuXvXmU.s 			page 66


 1650              		.loc 1 734 9 view .LVU603
 1651 0014 4FF40010 		movne	r0, #2097152
 1652 0018 FFF7FEFF 		bl	dbg_periph_enable
 1653              	.LVL116:
 736:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1654              		.loc 1 736 1 is_stmt 0 view .LVU604
 1655 001c 08BD     		pop	{r3, pc}
 1656              	.L134:
 1657 001e 00BF     		.align	2
 1658              	.L133:
 1659 0020 00640040 		.word	1073767424
 1660              		.cfi_endproc
 1661              	.LFE128:
 1663              		.section	.text.can_debug_freeze_disable,"ax",%progbits
 1664              		.align	1
 1665              		.global	can_debug_freeze_disable
 1666              		.syntax unified
 1667              		.thumb
 1668              		.thumb_func
 1669              		.fpu fpv4-sp-d16
 1671              	can_debug_freeze_disable:
 1672              	.LVL117:
 1673              	.LFB129:
 746:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* set DFZ bit */
 1674              		.loc 1 746 1 is_stmt 1 view -0
 1675              		.cfi_startproc
 1676              		@ args = 0, pretend = 0, frame = 0
 1677              		@ frame_needed = 0, uses_anonymous_args = 0
 746:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* set DFZ bit */
 1678              		.loc 1 746 1 is_stmt 0 view .LVU606
 1679 0000 08B5     		push	{r3, lr}
 1680              		.cfi_def_cfa_offset 8
 1681              		.cfi_offset 3, -8
 1682              		.cfi_offset 14, -4
 748:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1683              		.loc 1 748 5 is_stmt 1 view .LVU607
 748:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1684              		.loc 1 748 25 is_stmt 0 view .LVU608
 1685 0002 0368     		ldr	r3, [r0]
 1686 0004 23F48033 		bic	r3, r3, #65536
 1687 0008 0360     		str	r3, [r0]
 750:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         dbg_periph_disable(DBG_CAN0_HOLD);
 1688              		.loc 1 750 5 is_stmt 1 view .LVU609
 750:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         dbg_periph_disable(DBG_CAN0_HOLD);
 1689              		.loc 1 750 7 is_stmt 0 view .LVU610
 1690 000a 054B     		ldr	r3, .L139
 1691 000c 9842     		cmp	r0, r3
 751:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
 1692              		.loc 1 751 9 is_stmt 1 view .LVU611
 1693 000e 0CBF     		ite	eq
 1694 0010 4FF48040 		moveq	r0, #16384
 1695              	.LVL118:
 753:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 1696              		.loc 1 753 9 view .LVU612
 1697 0014 4FF40010 		movne	r0, #2097152
 1698 0018 FFF7FEFF 		bl	dbg_periph_disable
 1699              	.LVL119:
ARM GAS  /tmp/ccuXvXmU.s 			page 67


 755:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1700              		.loc 1 755 1 is_stmt 0 view .LVU613
 1701 001c 08BD     		pop	{r3, pc}
 1702              	.L140:
 1703 001e 00BF     		.align	2
 1704              	.L139:
 1705 0020 00640040 		.word	1073767424
 1706              		.cfi_endproc
 1707              	.LFE129:
 1709              		.section	.text.can_time_trigger_mode_enable,"ax",%progbits
 1710              		.align	1
 1711              		.global	can_time_trigger_mode_enable
 1712              		.syntax unified
 1713              		.thumb
 1714              		.thumb_func
 1715              		.fpu fpv4-sp-d16
 1717              	can_time_trigger_mode_enable:
 1718              	.LVL120:
 1719              	.LFB130:
 765:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint8_t mailbox_number;
 1720              		.loc 1 765 1 is_stmt 1 view -0
 1721              		.cfi_startproc
 1722              		@ args = 0, pretend = 0, frame = 0
 1723              		@ frame_needed = 0, uses_anonymous_args = 0
 1724              		@ link register save eliminated.
 766:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1725              		.loc 1 766 5 view .LVU615
 769:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* enable time stamp */
 1726              		.loc 1 769 5 view .LVU616
 769:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* enable time stamp */
 1727              		.loc 1 769 25 is_stmt 0 view .LVU617
 1728 0000 0368     		ldr	r3, [r0]
 1729 0002 43F08003 		orr	r3, r3, #128
 1730 0006 0360     		str	r3, [r0]
 771:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_TMP(can_periph, mailbox_number) |= CAN_TMP_TSEN;
 1731              		.loc 1 771 5 is_stmt 1 view .LVU618
 1732              	.LVL121:
 771:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_TMP(can_periph, mailbox_number) |= CAN_TMP_TSEN;
 1733              		.loc 1 771 30 view .LVU619
 772:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 1734              		.loc 1 772 9 view .LVU620
 772:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 1735              		.loc 1 772 45 is_stmt 0 view .LVU621
 1736 0008 D0F88431 		ldr	r3, [r0, #388]
 1737 000c 43F48073 		orr	r3, r3, #256
 1738 0010 C0F88431 		str	r3, [r0, #388]
 771:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_TMP(can_periph, mailbox_number) |= CAN_TMP_TSEN;
 1739              		.loc 1 771 51 is_stmt 1 view .LVU622
 1740              	.LVL122:
 771:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_TMP(can_periph, mailbox_number) |= CAN_TMP_TSEN;
 1741              		.loc 1 771 30 view .LVU623
 772:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 1742              		.loc 1 772 9 view .LVU624
 772:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 1743              		.loc 1 772 45 is_stmt 0 view .LVU625
 1744 0014 D0F89431 		ldr	r3, [r0, #404]
 1745 0018 43F48073 		orr	r3, r3, #256
ARM GAS  /tmp/ccuXvXmU.s 			page 68


 1746 001c C0F89431 		str	r3, [r0, #404]
 771:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_TMP(can_periph, mailbox_number) |= CAN_TMP_TSEN;
 1747              		.loc 1 771 51 is_stmt 1 view .LVU626
 1748              	.LVL123:
 771:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_TMP(can_periph, mailbox_number) |= CAN_TMP_TSEN;
 1749              		.loc 1 771 30 view .LVU627
 772:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 1750              		.loc 1 772 9 view .LVU628
 772:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 1751              		.loc 1 772 45 is_stmt 0 view .LVU629
 1752 0020 D0F8A431 		ldr	r3, [r0, #420]
 1753 0024 43F48073 		orr	r3, r3, #256
 1754 0028 C0F8A431 		str	r3, [r0, #420]
 771:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_TMP(can_periph, mailbox_number) |= CAN_TMP_TSEN;
 1755              		.loc 1 771 51 is_stmt 1 view .LVU630
 1756              	.LVL124:
 771:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_TMP(can_periph, mailbox_number) |= CAN_TMP_TSEN;
 1757              		.loc 1 771 30 view .LVU631
 774:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1758              		.loc 1 774 1 is_stmt 0 view .LVU632
 1759 002c 7047     		bx	lr
 1760              		.cfi_endproc
 1761              	.LFE130:
 1763              		.section	.text.can_time_trigger_mode_disable,"ax",%progbits
 1764              		.align	1
 1765              		.global	can_time_trigger_mode_disable
 1766              		.syntax unified
 1767              		.thumb
 1768              		.thumb_func
 1769              		.fpu fpv4-sp-d16
 1771              	can_time_trigger_mode_disable:
 1772              	.LVL125:
 1773              	.LFB131:
 784:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint8_t mailbox_number;
 1774              		.loc 1 784 1 is_stmt 1 view -0
 1775              		.cfi_startproc
 1776              		@ args = 0, pretend = 0, frame = 0
 1777              		@ frame_needed = 0, uses_anonymous_args = 0
 1778              		@ link register save eliminated.
 785:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1779              		.loc 1 785 5 view .LVU634
 788:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* reset TSEN bits */
 1780              		.loc 1 788 5 view .LVU635
 788:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* reset TSEN bits */
 1781              		.loc 1 788 25 is_stmt 0 view .LVU636
 1782 0000 0368     		ldr	r3, [r0]
 1783 0002 23F08003 		bic	r3, r3, #128
 1784 0006 0360     		str	r3, [r0]
 790:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_TMP(can_periph, mailbox_number) &= ~CAN_TMP_TSEN;
 1785              		.loc 1 790 5 is_stmt 1 view .LVU637
 1786              	.LVL126:
 790:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_TMP(can_periph, mailbox_number) &= ~CAN_TMP_TSEN;
 1787              		.loc 1 790 30 view .LVU638
 791:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 1788              		.loc 1 791 9 view .LVU639
 791:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 1789              		.loc 1 791 45 is_stmt 0 view .LVU640
ARM GAS  /tmp/ccuXvXmU.s 			page 69


 1790 0008 D0F88431 		ldr	r3, [r0, #388]
 1791 000c 23F48073 		bic	r3, r3, #256
 1792 0010 C0F88431 		str	r3, [r0, #388]
 790:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_TMP(can_periph, mailbox_number) &= ~CAN_TMP_TSEN;
 1793              		.loc 1 790 51 is_stmt 1 view .LVU641
 1794              	.LVL127:
 790:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_TMP(can_periph, mailbox_number) &= ~CAN_TMP_TSEN;
 1795              		.loc 1 790 30 view .LVU642
 791:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 1796              		.loc 1 791 9 view .LVU643
 791:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 1797              		.loc 1 791 45 is_stmt 0 view .LVU644
 1798 0014 D0F89431 		ldr	r3, [r0, #404]
 1799 0018 23F48073 		bic	r3, r3, #256
 1800 001c C0F89431 		str	r3, [r0, #404]
 790:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_TMP(can_periph, mailbox_number) &= ~CAN_TMP_TSEN;
 1801              		.loc 1 790 51 is_stmt 1 view .LVU645
 1802              	.LVL128:
 790:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_TMP(can_periph, mailbox_number) &= ~CAN_TMP_TSEN;
 1803              		.loc 1 790 30 view .LVU646
 791:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 1804              		.loc 1 791 9 view .LVU647
 791:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 1805              		.loc 1 791 45 is_stmt 0 view .LVU648
 1806 0020 D0F8A431 		ldr	r3, [r0, #420]
 1807 0024 23F48073 		bic	r3, r3, #256
 1808 0028 C0F8A431 		str	r3, [r0, #420]
 790:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_TMP(can_periph, mailbox_number) &= ~CAN_TMP_TSEN;
 1809              		.loc 1 790 51 is_stmt 1 view .LVU649
 1810              	.LVL129:
 790:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_TMP(can_periph, mailbox_number) &= ~CAN_TMP_TSEN;
 1811              		.loc 1 790 30 view .LVU650
 793:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1812              		.loc 1 793 1 is_stmt 0 view .LVU651
 1813 002c 7047     		bx	lr
 1814              		.cfi_endproc
 1815              	.LFE131:
 1817              		.section	.text.can_message_transmit,"ax",%progbits
 1818              		.align	1
 1819              		.global	can_message_transmit
 1820              		.syntax unified
 1821              		.thumb
 1822              		.thumb_func
 1823              		.fpu fpv4-sp-d16
 1825              	can_message_transmit:
 1826              	.LVL130:
 1827              	.LFB132:
 810:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint8_t mailbox_number = CAN_MAILBOX0;
 1828              		.loc 1 810 1 is_stmt 1 view -0
 1829              		.cfi_startproc
 1830              		@ args = 0, pretend = 0, frame = 8
 1831              		@ frame_needed = 0, uses_anonymous_args = 0
 1832              		@ link register save eliminated.
 810:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint8_t mailbox_number = CAN_MAILBOX0;
 1833              		.loc 1 810 1 is_stmt 0 view .LVU653
 1834 0000 0246     		mov	r2, r0
 811:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint8_t i = 0U;
ARM GAS  /tmp/ccuXvXmU.s 			page 70


 1835              		.loc 1 811 5 is_stmt 1 view .LVU654
 1836              	.LVL131:
 812:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint8_t hit = 0U;
 1837              		.loc 1 812 5 view .LVU655
 813:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t canfd_en = 0U;
 1838              		.loc 1 813 5 view .LVU656
 814:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     volatile uint32_t p_temp;
 1839              		.loc 1 814 5 view .LVU657
 815:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t reg_temp = 0U;
 1840              		.loc 1 815 5 view .LVU658
 816:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1841              		.loc 1 816 5 view .LVU659
 819:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         mailbox_number = CAN_MAILBOX0;
 1842              		.loc 1 819 5 view .LVU660
 819:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         mailbox_number = CAN_MAILBOX0;
 1843              		.loc 1 819 27 is_stmt 0 view .LVU661
 1844 0002 8368     		ldr	r3, [r0, #8]
 819:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         mailbox_number = CAN_MAILBOX0;
 1845              		.loc 1 819 7 view .LVU662
 1846 0004 13F0806F 		tst	r3, #67108864
 1847 0008 0AD1     		bne	.L161
 821:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         mailbox_number = CAN_MAILBOX1;
 1848              		.loc 1 821 11 is_stmt 1 view .LVU663
 821:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         mailbox_number = CAN_MAILBOX1;
 1849              		.loc 1 821 33 is_stmt 0 view .LVU664
 1850 000a 8368     		ldr	r3, [r0, #8]
 821:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         mailbox_number = CAN_MAILBOX1;
 1851              		.loc 1 821 13 view .LVU665
 1852 000c 13F0006F 		tst	r3, #134217728
 1853 0010 4ED1     		bne	.L162
 823:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         mailbox_number = CAN_MAILBOX2;
 1854              		.loc 1 823 11 is_stmt 1 view .LVU666
 823:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         mailbox_number = CAN_MAILBOX2;
 1855              		.loc 1 823 33 is_stmt 0 view .LVU667
 1856 0012 8368     		ldr	r3, [r0, #8]
 823:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         mailbox_number = CAN_MAILBOX2;
 1857              		.loc 1 823 13 view .LVU668
 1858 0014 13F0805F 		tst	r3, #268435456
 1859 0018 00F09B80 		beq	.L163
 824:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
 1860              		.loc 1 824 24 view .LVU669
 1861 001c 0220     		movs	r0, #2
 1862              	.LVL132:
 824:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
 1863              		.loc 1 824 24 view .LVU670
 1864 001e 00E0     		b	.L144
 1865              	.LVL133:
 1866              	.L161:
 820:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else if(CAN_TSTAT_TME1 == (CAN_TSTAT(can_periph)&CAN_TSTAT_TME1)){
 1867              		.loc 1 820 24 view .LVU671
 1868 0020 0020     		movs	r0, #0
 1869              	.LVL134:
 1870              	.L144:
 810:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint8_t mailbox_number = CAN_MAILBOX0;
 1871              		.loc 1 810 1 view .LVU672
 1872 0022 70B4     		push	{r4, r5, r6}
 1873              		.cfi_def_cfa_offset 12
ARM GAS  /tmp/ccuXvXmU.s 			page 71


 1874              		.cfi_offset 4, -12
 1875              		.cfi_offset 5, -8
 1876              		.cfi_offset 6, -4
 1877 0024 83B0     		sub	sp, sp, #12
 1878              		.cfi_def_cfa_offset 24
 1879              	.LVL135:
 833:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(CAN_FF_STANDARD == transmit_message->tx_ff){
 1880              		.loc 1 833 5 is_stmt 1 view .LVU673
 833:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(CAN_FF_STANDARD == transmit_message->tx_ff){
 1881              		.loc 1 833 41 is_stmt 0 view .LVU674
 1882 0026 02EB0013 		add	r3, r2, r0, lsl #4
 1883 002a D3F88041 		ldr	r4, [r3, #384]
 1884 002e 04F00104 		and	r4, r4, #1
 1885 0032 C3F88041 		str	r4, [r3, #384]
 834:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* set transmit mailbox standard identifier */
 1886              		.loc 1 834 5 is_stmt 1 view .LVU675
 834:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* set transmit mailbox standard identifier */
 1887              		.loc 1 834 43 is_stmt 0 view .LVU676
 1888 0036 0C7A     		ldrb	r4, [r1, #8]	@ zero_extendqisi2
 834:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* set transmit mailbox standard identifier */
 1889              		.loc 1 834 7 view .LVU677
 1890 0038 002C     		cmp	r4, #0
 1891 003a 3BD1     		bne	.L146
 836:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                                 transmit_message->tx_ft);
 1892              		.loc 1 836 9 is_stmt 1 view .LVU678
 836:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                                 transmit_message->tx_ft);
 1893              		.loc 1 836 45 is_stmt 0 view .LVU679
 1894 003c D3F88051 		ldr	r5, [r3, #384]
 837:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
 1895              		.loc 1 837 65 view .LVU680
 1896 0040 4C7A     		ldrb	r4, [r1, #9]	@ zero_extendqisi2
 836:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                                 transmit_message->tx_ft);
 1897              		.loc 1 836 48 view .LVU681
 1898 0042 0E68     		ldr	r6, [r1]
 1899 0044 44EA4654 		orr	r4, r4, r6, lsl #21
 836:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                                 transmit_message->tx_ft);
 1900              		.loc 1 836 45 view .LVU682
 1901 0048 2C43     		orrs	r4, r4, r5
 1902 004a C3F88041 		str	r4, [r3, #384]
 1903              	.L147:
 845:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* set the data length */
 1904              		.loc 1 845 5 is_stmt 1 view .LVU683
 845:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* set the data length */
 1905              		.loc 1 845 43 is_stmt 0 view .LVU684
 1906 004e 91F84B40 		ldrb	r4, [r1, #75]	@ zero_extendqisi2
 845:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* set the data length */
 1907              		.loc 1 845 7 view .LVU685
 1908 0052 002C     		cmp	r4, #0
 1909 0054 3BD1     		bne	.L148
 847:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_TMP(can_periph, mailbox_number) |= transmit_message->tx_dlen;
 1910              		.loc 1 847 9 is_stmt 1 view .LVU686
 847:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_TMP(can_periph, mailbox_number) |= transmit_message->tx_dlen;
 1911              		.loc 1 847 45 is_stmt 0 view .LVU687
 1912 0056 D3F88421 		ldr	r2, [r3, #388]
 1913              	.LVL136:
 847:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_TMP(can_periph, mailbox_number) |= transmit_message->tx_dlen;
 1914              		.loc 1 847 45 view .LVU688
ARM GAS  /tmp/ccuXvXmU.s 			page 72


 1915 005a 22F00F02 		bic	r2, r2, #15
 1916 005e C3F88421 		str	r2, [r3, #388]
 848:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* set the data */
 1917              		.loc 1 848 9 is_stmt 1 view .LVU689
 848:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* set the data */
 1918              		.loc 1 848 45 is_stmt 0 view .LVU690
 1919 0062 D3F88441 		ldr	r4, [r3, #388]
 848:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* set the data */
 1920              		.loc 1 848 64 view .LVU691
 1921 0066 8A7A     		ldrb	r2, [r1, #10]	@ zero_extendqisi2
 848:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* set the data */
 1922              		.loc 1 848 45 view .LVU692
 1923 0068 2243     		orrs	r2, r2, r4
 1924 006a C3F88421 		str	r2, [r3, #388]
 850:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                                   TMDATA0_DB2(transmit_message->tx_data[2]) | \
 1925              		.loc 1 850 9 is_stmt 1 view .LVU693
 850:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                                   TMDATA0_DB2(transmit_message->tx_data[2]) | \
 1926              		.loc 1 850 51 is_stmt 0 view .LVU694
 1927 006e 8C7B     		ldrb	r4, [r1, #14]	@ zero_extendqisi2
 851:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                                   TMDATA0_DB1(transmit_message->tx_data[1]) | \
 1928              		.loc 1 851 51 view .LVU695
 1929 0070 4A7B     		ldrb	r2, [r1, #13]	@ zero_extendqisi2
 1930 0072 1204     		lsls	r2, r2, #16
 850:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                                   TMDATA0_DB2(transmit_message->tx_data[2]) | \
 1931              		.loc 1 850 93 view .LVU696
 1932 0074 42EA0462 		orr	r2, r2, r4, lsl #24
 853:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_TMDATA1(can_periph, mailbox_number) = TMDATA1_DB7(transmit_message->tx_data[7]) | \
 1933              		.loc 1 853 51 view .LVU697
 1934 0078 CC7A     		ldrb	r4, [r1, #11]	@ zero_extendqisi2
 852:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                                   TMDATA0_DB0(transmit_message->tx_data[0]);
 1935              		.loc 1 852 93 view .LVU698
 1936 007a 2243     		orrs	r2, r2, r4
 852:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                                   TMDATA0_DB0(transmit_message->tx_data[0]);
 1937              		.loc 1 852 51 view .LVU699
 1938 007c 0C7B     		ldrb	r4, [r1, #12]	@ zero_extendqisi2
 852:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                                   TMDATA0_DB0(transmit_message->tx_data[0]);
 1939              		.loc 1 852 93 view .LVU700
 1940 007e 42EA0422 		orr	r2, r2, r4, lsl #8
 850:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                                   TMDATA0_DB2(transmit_message->tx_data[2]) | \
 1941              		.loc 1 850 49 view .LVU701
 1942 0082 C3F88821 		str	r2, [r3, #392]
 854:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                                   TMDATA1_DB6(transmit_message->tx_data[6]) | \
 1943              		.loc 1 854 9 is_stmt 1 view .LVU702
 854:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                                   TMDATA1_DB6(transmit_message->tx_data[6]) | \
 1944              		.loc 1 854 51 is_stmt 0 view .LVU703
 1945 0086 8C7C     		ldrb	r4, [r1, #18]	@ zero_extendqisi2
 855:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                                   TMDATA1_DB5(transmit_message->tx_data[5]) | \
 1946              		.loc 1 855 51 view .LVU704
 1947 0088 4A7C     		ldrb	r2, [r1, #17]	@ zero_extendqisi2
 1948 008a 1204     		lsls	r2, r2, #16
 854:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                                   TMDATA1_DB6(transmit_message->tx_data[6]) | \
 1949              		.loc 1 854 93 view .LVU705
 1950 008c 42EA0462 		orr	r2, r2, r4, lsl #24
 857:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
 1951              		.loc 1 857 51 view .LVU706
 1952 0090 CC7B     		ldrb	r4, [r1, #15]	@ zero_extendqisi2
 856:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                                   TMDATA1_DB4(transmit_message->tx_data[4]);
ARM GAS  /tmp/ccuXvXmU.s 			page 73


 1953              		.loc 1 856 93 view .LVU707
 1954 0092 2243     		orrs	r2, r2, r4
 856:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                                   TMDATA1_DB4(transmit_message->tx_data[4]);
 1955              		.loc 1 856 51 view .LVU708
 1956 0094 097C     		ldrb	r1, [r1, #16]	@ zero_extendqisi2
 1957              	.LVL137:
 856:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                                   TMDATA1_DB4(transmit_message->tx_data[4]);
 1958              		.loc 1 856 93 view .LVU709
 1959 0096 42EA0122 		orr	r2, r2, r1, lsl #8
 854:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                                   TMDATA1_DB6(transmit_message->tx_data[6]) | \
 1960              		.loc 1 854 49 view .LVU710
 1961 009a C3F88C21 		str	r2, [r3, #396]
 1962              	.LVL138:
 1963              	.L149:
 906:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1964              		.loc 1 906 5 is_stmt 1 view .LVU711
 906:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1965              		.loc 1 906 41 is_stmt 0 view .LVU712
 1966 009e D3F88021 		ldr	r2, [r3, #384]
 1967 00a2 42F00102 		orr	r2, r2, #1
 1968 00a6 C3F88021 		str	r2, [r3, #384]
 908:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 1969              		.loc 1 908 5 is_stmt 1 view .LVU713
 909:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 1970              		.loc 1 909 1 is_stmt 0 view .LVU714
 1971 00aa 03B0     		add	sp, sp, #12
 1972              		.cfi_def_cfa_offset 12
 1973              		@ sp needed
 1974 00ac 70BC     		pop	{r4, r5, r6}
 1975              		.cfi_restore 6
 1976              		.cfi_restore 5
 1977              		.cfi_restore 4
 1978              		.cfi_def_cfa_offset 0
 1979 00ae 7047     		bx	lr
 1980              	.LVL139:
 1981              	.L162:
 822:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else if(CAN_TSTAT_TME2 == (CAN_TSTAT(can_periph)&CAN_TSTAT_TME2)){
 1982              		.loc 1 822 24 view .LVU715
 1983 00b0 0120     		movs	r0, #1
 1984              	.LVL140:
 822:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else if(CAN_TSTAT_TME2 == (CAN_TSTAT(can_periph)&CAN_TSTAT_TME2)){
 1985              		.loc 1 822 24 view .LVU716
 1986 00b2 B6E7     		b	.L144
 1987              	.LVL141:
 1988              	.L146:
 1989              		.cfi_def_cfa_offset 24
 1990              		.cfi_offset 4, -12
 1991              		.cfi_offset 5, -8
 1992              		.cfi_offset 6, -4
 840:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                                 transmit_message->tx_ff | \
 1993              		.loc 1 840 9 is_stmt 1 view .LVU717
 840:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                                 transmit_message->tx_ff | \
 1994              		.loc 1 840 45 is_stmt 0 view .LVU718
 1995 00b4 D3F88051 		ldr	r5, [r3, #384]
 840:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                                 transmit_message->tx_ff | \
 1996              		.loc 1 840 95 view .LVU719
 1997 00b8 4E68     		ldr	r6, [r1, #4]
ARM GAS  /tmp/ccuXvXmU.s 			page 74


 1998 00ba 44EAC604 		orr	r4, r4, r6, lsl #3
 842:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 1999              		.loc 1 842 65 view .LVU720
 2000 00be 91F809C0 		ldrb	ip, [r1, #9]	@ zero_extendqisi2
 840:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                                 transmit_message->tx_ff | \
 2001              		.loc 1 840 48 view .LVU721
 2002 00c2 44EA0C04 		orr	r4, r4, ip
 840:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                                                 transmit_message->tx_ff | \
 2003              		.loc 1 840 45 view .LVU722
 2004 00c6 2C43     		orrs	r4, r4, r5
 2005 00c8 C3F88041 		str	r4, [r3, #384]
 2006 00cc BFE7     		b	.L147
 2007              	.L148:
 859:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* check FD funciton has been enabled */
 2008              		.loc 1 859 9 is_stmt 1 view .LVU723
 859:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* check FD funciton has been enabled */
 2009              		.loc 1 859 20 is_stmt 0 view .LVU724
 2010 00ce 126A     		ldr	r2, [r2, #32]
 2011              	.LVL142:
 861:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             if(transmit_message->tx_dlen <= 8U){
 2012              		.loc 1 861 9 is_stmt 1 view .LVU725
 861:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             if(transmit_message->tx_dlen <= 8U){
 2013              		.loc 1 861 11 is_stmt 0 view .LVU726
 2014 00d0 12F0010F 		tst	r2, #1
 2015 00d4 3CD0     		beq	.L150
 862:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 /* set the data length */
 2016              		.loc 1 862 13 is_stmt 1 view .LVU727
 862:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 /* set the data length */
 2017              		.loc 1 862 32 is_stmt 0 view .LVU728
 2018 00d6 91F80AC0 		ldrb	ip, [r1, #10]	@ zero_extendqisi2
 862:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 /* set the data length */
 2019              		.loc 1 862 15 view .LVU729
 2020 00da BCF1080F 		cmp	ip, #8
 2021 00de 0CD9     		bls	.L152
 2022 00e0 1D4E     		ldr	r6, .L173
 2023 00e2 0022     		movs	r2, #0
 2024              	.LVL143:
 2025              	.L154:
 868:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                         hit = 1U;
 2026              		.loc 1 868 21 is_stmt 1 view .LVU730
 868:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                         hit = 1U;
 2027              		.loc 1 868 23 is_stmt 0 view .LVU731
 2028 00e4 16F8015F 		ldrb	r5, [r6, #1]!	@ zero_extendqisi2
 2029 00e8 6545     		cmp	r5, ip
 2030 00ea 03D0     		beq	.L153
 867:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                     if(transmit_message->tx_dlen == g_can_fdlength_table[i]){
 2031              		.loc 1 867 37 is_stmt 1 discriminator 2 view .LVU732
 2032              	.LVL144:
 867:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                     if(transmit_message->tx_dlen == g_can_fdlength_table[i]){
 2033              		.loc 1 867 29 discriminator 2 view .LVU733
 867:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                     if(transmit_message->tx_dlen == g_can_fdlength_table[i]){
 2034              		.loc 1 867 17 is_stmt 0 discriminator 2 view .LVU734
 2035 00ec 0132     		adds	r2, r2, #1
 2036              	.LVL145:
 867:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                     if(transmit_message->tx_dlen == g_can_fdlength_table[i]){
 2037              		.loc 1 867 17 discriminator 2 view .LVU735
 2038 00ee 072A     		cmp	r2, #7
ARM GAS  /tmp/ccuXvXmU.s 			page 75


 2039 00f0 F8D1     		bne	.L154
 2040              	.LVL146:
 2041              	.L155:
 877:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 }
 2042              		.loc 1 877 21 is_stmt 1 discriminator 1 view .LVU736
 877:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 }
 2043              		.loc 1 877 21 discriminator 1 view .LVU737
 877:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 }
 2044              		.loc 1 877 21 discriminator 1 view .LVU738
 2045 00f2 FEE7     		b	.L155
 2046              	.LVL147:
 2047              	.L153:
 874:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                    reg_temp |= 9U + i;
 2048              		.loc 1 874 17 view .LVU739
 875:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 }else{
 2049              		.loc 1 875 20 view .LVU740
 875:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 }else{
 2050              		.loc 1 875 35 is_stmt 0 view .LVU741
 2051 00f4 D2B2     		uxtb	r2, r2
 875:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 }else{
 2052              		.loc 1 875 35 view .LVU742
 2053 00f6 02F1090C 		add	ip, r2, #9
 2054              	.LVL148:
 2055              	.L152:
 880:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_TMP(can_periph, mailbox_number) = reg_temp;
 2056              		.loc 1 880 13 is_stmt 1 view .LVU743
 880:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_TMP(can_periph, mailbox_number) = reg_temp;
 2057              		.loc 1 880 27 is_stmt 0 view .LVU744
 2058 00fa 91F84C50 		ldrb	r5, [r1, #76]	@ zero_extendqisi2
 880:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_TMP(can_periph, mailbox_number) = reg_temp;
 2059              		.loc 1 880 72 view .LVU745
 2060 00fe 91F84D20 		ldrb	r2, [r1, #77]	@ zero_extendqisi2
 880:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_TMP(can_periph, mailbox_number) = reg_temp;
 2061              		.loc 1 880 107 view .LVU746
 2062 0102 1201     		lsls	r2, r2, #4
 880:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_TMP(can_periph, mailbox_number) = reg_temp;
 2063              		.loc 1 880 69 view .LVU747
 2064 0104 42EA4512 		orr	r2, r2, r5, lsl #5
 880:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_TMP(can_periph, mailbox_number) = reg_temp;
 2065              		.loc 1 880 114 view .LVU748
 2066 0108 42EAC412 		orr	r2, r2, r4, lsl #7
 880:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_TMP(can_periph, mailbox_number) = reg_temp;
 2067              		.loc 1 880 22 view .LVU749
 2068 010c 42EA0C02 		orr	r2, r2, ip
 2069              	.LVL149:
 881:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             
 2070              		.loc 1 881 13 is_stmt 1 view .LVU750
 881:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             
 2071              		.loc 1 881 49 is_stmt 0 view .LVU751
 2072 0110 C3F88421 		str	r2, [r3, #388]
 884:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             
 2073              		.loc 1 884 13 is_stmt 1 view .LVU752
 884:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             
 2074              		.loc 1 884 33 is_stmt 0 view .LVU753
 2075 0114 8C7A     		ldrb	r4, [r1, #10]	@ zero_extendqisi2
 884:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             
 2076              		.loc 1 884 15 view .LVU754
ARM GAS  /tmp/ccuXvXmU.s 			page 76


 2077 0116 A208     		lsrs	r2, r4, #2
 2078              	.LVL150:
 887:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 i++;
 2079              		.loc 1 887 13 is_stmt 1 view .LVU755
 887:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 i++;
 2080              		.loc 1 887 15 is_stmt 0 view .LVU756
 2081 0118 012A     		cmp	r2, #1
 2082 011a 08D0     		beq	.L172
 890:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             if((0U==i)){
 2083              		.loc 1 890 13 is_stmt 1 view .LVU757
 890:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             if((0U==i)){
 2084              		.loc 1 890 32 is_stmt 0 view .LVU758
 2085 011c 0B31     		adds	r1, r1, #11
 2086              	.LVL151:
 890:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             if((0U==i)){
 2087              		.loc 1 890 20 view .LVU759
 2088 011e 0191     		str	r1, [sp, #4]
 2089              	.LVL152:
 891:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 CAN_TMDATA0(can_periph, mailbox_number) = *(uint32_t *)p_temp;
 2090              		.loc 1 891 13 is_stmt 1 view .LVU760
 891:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 CAN_TMDATA0(can_periph, mailbox_number) = *(uint32_t *)p_temp;
 2091              		.loc 1 891 15 is_stmt 0 view .LVU761
 2092 0120 032C     		cmp	r4, #3
 2093 0122 09D8     		bhi	.L159
 892:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }else{
 2094              		.loc 1 892 17 is_stmt 1 view .LVU762
 892:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }else{
 2095              		.loc 1 892 60 is_stmt 0 view .LVU763
 2096 0124 019A     		ldr	r2, [sp, #4]
 2097              	.LVL153:
 892:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }else{
 2098              		.loc 1 892 59 view .LVU764
 2099 0126 1268     		ldr	r2, [r2]
 892:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }else{
 2100              		.loc 1 892 57 view .LVU765
 2101 0128 C3F88821 		str	r2, [r3, #392]
 2102 012c B7E7     		b	.L149
 2103              	.LVL154:
 2104              	.L172:
 888:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }
 2105              		.loc 1 888 18 discriminator 1 view .LVU766
 2106 012e 042C     		cmp	r4, #4
 2107 0130 18BF     		it	ne
 2108 0132 0222     		movne	r2, #2
 2109              	.LVL155:
 890:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             if((0U==i)){
 2110              		.loc 1 890 13 is_stmt 1 discriminator 1 view .LVU767
 890:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             if((0U==i)){
 2111              		.loc 1 890 32 is_stmt 0 discriminator 1 view .LVU768
 2112 0134 0B31     		adds	r1, r1, #11
 2113              	.LVL156:
 890:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             if((0U==i)){
 2114              		.loc 1 890 20 discriminator 1 view .LVU769
 2115 0136 0191     		str	r1, [sp, #4]
 2116              	.LVL157:
 891:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 CAN_TMDATA0(can_periph, mailbox_number) = *(uint32_t *)p_temp;
 2117              		.loc 1 891 13 is_stmt 1 discriminator 1 view .LVU770
ARM GAS  /tmp/ccuXvXmU.s 			page 77


 2118              	.L159:
 895:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                     p_temp = ((uint32_t)((uint32_t)p_temp + 4U));
 2119              		.loc 1 895 21 discriminator 2 view .LVU771
 895:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                     p_temp = ((uint32_t)((uint32_t)p_temp + 4U));
 2120              		.loc 1 895 64 is_stmt 0 discriminator 2 view .LVU772
 2121 0138 0199     		ldr	r1, [sp, #4]
 895:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                     p_temp = ((uint32_t)((uint32_t)p_temp + 4U));
 2122              		.loc 1 895 63 discriminator 2 view .LVU773
 2123 013a 0968     		ldr	r1, [r1]
 895:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                     p_temp = ((uint32_t)((uint32_t)p_temp + 4U));
 2124              		.loc 1 895 61 discriminator 2 view .LVU774
 2125 013c C3F88811 		str	r1, [r3, #392]
 896:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 }
 2126              		.loc 1 896 21 is_stmt 1 discriminator 2 view .LVU775
 896:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 }
 2127              		.loc 1 896 42 is_stmt 0 discriminator 2 view .LVU776
 2128 0140 0199     		ldr	r1, [sp, #4]
 896:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 }
 2129              		.loc 1 896 31 discriminator 2 view .LVU777
 2130 0142 0431     		adds	r1, r1, #4
 896:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 }
 2131              		.loc 1 896 28 discriminator 2 view .LVU778
 2132 0144 0191     		str	r1, [sp, #4]
 894:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                     CAN_TMDATA0(can_periph, mailbox_number) = *(uint32_t *)p_temp;
 2133              		.loc 1 894 29 is_stmt 1 discriminator 2 view .LVU779
 894:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                     CAN_TMDATA0(can_periph, mailbox_number) = *(uint32_t *)p_temp;
 2134              		.loc 1 894 30 is_stmt 0 discriminator 2 view .LVU780
 2135 0146 013A     		subs	r2, r2, #1
 2136              	.LVL158:
 894:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                     CAN_TMDATA0(can_periph, mailbox_number) = *(uint32_t *)p_temp;
 2137              		.loc 1 894 23 is_stmt 1 discriminator 2 view .LVU781
 894:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                     CAN_TMDATA0(can_periph, mailbox_number) = *(uint32_t *)p_temp;
 2138              		.loc 1 894 17 is_stmt 0 discriminator 2 view .LVU782
 2139 0148 12F0FF02 		ands	r2, r2, #255
 2140              	.LVL159:
 894:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                     CAN_TMDATA0(can_periph, mailbox_number) = *(uint32_t *)p_temp;
 2141              		.loc 1 894 17 discriminator 2 view .LVU783
 2142 014c F4D1     		bne	.L159
 2143 014e A6E7     		b	.L149
 2144              	.LVL160:
 2145              	.L150:
 901:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 2146              		.loc 1 901 13 is_stmt 1 discriminator 2 view .LVU784
 901:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 2147              		.loc 1 901 13 discriminator 2 view .LVU785
 901:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 2148              		.loc 1 901 13 discriminator 2 view .LVU786
 2149 0150 FEE7     		b	.L150
 2150              	.LVL161:
 2151              	.L163:
 2152              		.cfi_def_cfa_offset 0
 2153              		.cfi_restore 4
 2154              		.cfi_restore 5
 2155              		.cfi_restore 6
 830:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 2156              		.loc 1 830 16 is_stmt 0 view .LVU787
 2157 0152 0320     		movs	r0, #3
ARM GAS  /tmp/ccuXvXmU.s 			page 78


 2158              	.LVL162:
 909:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 2159              		.loc 1 909 1 view .LVU788
 2160 0154 7047     		bx	lr
 2161              	.L174:
 2162 0156 00BF     		.align	2
 2163              	.L173:
 2164 0158 FFFFFFFF 		.word	.LANCHOR1-1
 2165              		.cfi_endproc
 2166              	.LFE132:
 2168              		.section	.text.can_transmit_states,"ax",%progbits
 2169              		.align	1
 2170              		.global	can_transmit_states
 2171              		.syntax unified
 2172              		.thumb
 2173              		.thumb_func
 2174              		.fpu fpv4-sp-d16
 2176              	can_transmit_states:
 2177              	.LVL163:
 2178              	.LFB133:
 922:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     can_transmit_state_enum state = CAN_TRANSMIT_FAILED;
 2179              		.loc 1 922 1 is_stmt 1 view -0
 2180              		.cfi_startproc
 2181              		@ args = 0, pretend = 0, frame = 0
 2182              		@ frame_needed = 0, uses_anonymous_args = 0
 2183              		@ link register save eliminated.
 923:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t val = 0U;
 2184              		.loc 1 923 5 view .LVU790
 924:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 2185              		.loc 1 924 5 view .LVU791
 927:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* mailbox0 */
 2186              		.loc 1 927 5 view .LVU792
 2187 0000 0129     		cmp	r1, #1
 2188 0002 14D0     		beq	.L176
 2189 0004 0229     		cmp	r1, #2
 2190 0006 1AD0     		beq	.L177
 2191 0008 09B1     		cbz	r1, .L184
 2192 000a 0220     		movs	r0, #2
 2193              	.LVL164:
 927:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* mailbox0 */
 2194              		.loc 1 927 5 is_stmt 0 view .LVU793
 2195 000c 7047     		bx	lr
 2196              	.LVL165:
 2197              	.L184:
 930:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         break;
 2198              		.loc 1 930 9 is_stmt 1 view .LVU794
 930:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         break;
 2199              		.loc 1 930 15 is_stmt 0 view .LVU795
 2200 000e 8068     		ldr	r0, [r0, #8]
 2201              	.LVL166:
 930:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         break;
 2202              		.loc 1 930 13 view .LVU796
 2203 0010 20F07B40 		bic	r0, r0, #-83886080
 2204 0014 20F47F00 		bic	r0, r0, #16711680
 2205 0018 20F47F40 		bic	r0, r0, #65280
 2206 001c 20F0FC00 		bic	r0, r0, #252
 2207              	.LVL167:
ARM GAS  /tmp/ccuXvXmU.s 			page 79


 931:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* mailbox1 */
 2208              		.loc 1 931 9 is_stmt 1 view .LVU797
 945:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* transmit pending */
 2209              		.loc 1 945 5 view .LVU798
 2210              	.L179:
 945:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* transmit pending */
 2211              		.loc 1 945 5 is_stmt 0 view .LVU799
 2212 0020 E8B1     		cbz	r0, .L183
 945:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* transmit pending */
 2213              		.loc 1 945 5 view .LVU800
 2214 0022 1049     		ldr	r1, .L185
 2215              	.LVL168:
 945:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* transmit pending */
 2216              		.loc 1 945 5 view .LVU801
 2217 0024 8842     		cmp	r0, r1
 2218 0026 14BF     		ite	ne
 2219 0028 0020     		movne	r0, #0
 2220              	.LVL169:
 945:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* transmit pending */
 2221              		.loc 1 945 5 view .LVU802
 2222 002a 0120     		moveq	r0, #1
 2223 002c 7047     		bx	lr
 2224              	.LVL170:
 2225              	.L176:
 934:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         break;
 2226              		.loc 1 934 9 is_stmt 1 view .LVU803
 934:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         break;
 2227              		.loc 1 934 15 is_stmt 0 view .LVU804
 2228 002e 8268     		ldr	r2, [r0, #8]
 934:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         break;
 2229              		.loc 1 934 13 view .LVU805
 2230 0030 0D4B     		ldr	r3, .L185+4
 2231 0032 02EA0300 		and	r0, r2, r3
 2232              	.LVL171:
 935:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* mailbox2 */
 2233              		.loc 1 935 9 is_stmt 1 view .LVU806
 945:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* transmit pending */
 2234              		.loc 1 945 5 view .LVU807
 2235 0036 9343     		bics	r3, r3, r2
 2236 0038 F2D1     		bne	.L179
 2237 003a 0846     		mov	r0, r1
 2238              	.LVL172:
 945:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* transmit pending */
 2239              		.loc 1 945 5 is_stmt 0 view .LVU808
 2240 003c 7047     		bx	lr
 2241              	.LVL173:
 2242              	.L177:
 938:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         break;
 2243              		.loc 1 938 9 is_stmt 1 view .LVU809
 938:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         break;
 2244              		.loc 1 938 15 is_stmt 0 view .LVU810
 2245 003e 8068     		ldr	r0, [r0, #8]
 2246              	.LVL174:
 938:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         break;
 2247              		.loc 1 938 13 view .LVU811
 2248 0040 20F06F40 		bic	r0, r0, #-285212672
 2249 0044 20F47C00 		bic	r0, r0, #16515072
ARM GAS  /tmp/ccuXvXmU.s 			page 80


 2250 0048 000C     		lsrs	r0, r0, #16
 2251 004a 0004     		lsls	r0, r0, #16
 2252              	.LVL175:
 939:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     default:
 2253              		.loc 1 939 9 is_stmt 1 view .LVU812
 945:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* transmit pending */
 2254              		.loc 1 945 5 view .LVU813
 945:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* transmit pending */
 2255              		.loc 1 945 5 is_stmt 0 view .LVU814
 2256 004c 064B     		ldr	r3, .L185+4
 2257 004e 9842     		cmp	r0, r3
 2258 0050 E6D9     		bls	.L179
 2259 0052 0649     		ldr	r1, .L185+8
 2260              	.LVL176:
 945:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* transmit pending */
 2261              		.loc 1 945 5 view .LVU815
 2262 0054 8842     		cmp	r0, r1
 2263 0056 14BF     		ite	ne
 2264 0058 0020     		movne	r0, #0
 2265              	.LVL177:
 945:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* transmit pending */
 2266              		.loc 1 945 5 view .LVU816
 2267 005a 0120     		moveq	r0, #1
 2268 005c 7047     		bx	lr
 2269              	.LVL178:
 2270              	.L183:
 948:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         break;
 2271              		.loc 1 948 15 view .LVU817
 2272 005e 0220     		movs	r0, #2
 2273              	.LVL179:
 967:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 2274              		.loc 1 967 5 is_stmt 1 view .LVU818
 968:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 2275              		.loc 1 968 1 is_stmt 0 view .LVU819
 2276 0060 7047     		bx	lr
 2277              	.L186:
 2278 0062 00BF     		.align	2
 2279              	.L185:
 2280 0064 03000004 		.word	67108867
 2281 0068 00030008 		.word	134218496
 2282 006c 00000310 		.word	268632064
 2283              		.cfi_endproc
 2284              	.LFE133:
 2286              		.section	.text.can_transmission_stop,"ax",%progbits
 2287              		.align	1
 2288              		.global	can_transmission_stop
 2289              		.syntax unified
 2290              		.thumb
 2291              		.thumb_func
 2292              		.fpu fpv4-sp-d16
 2294              	can_transmission_stop:
 2295              	.LVL180:
 2296              	.LFB134:
 981:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(CAN_MAILBOX0 == mailbox_number){
 2297              		.loc 1 981 1 is_stmt 1 view -0
 2298              		.cfi_startproc
 2299              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccuXvXmU.s 			page 81


 2300              		@ frame_needed = 0, uses_anonymous_args = 0
 2301              		@ link register save eliminated.
 982:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST0;
 2302              		.loc 1 982 5 view .LVU821
 982:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST0;
 2303              		.loc 1 982 7 is_stmt 0 view .LVU822
 2304 0000 51B9     		cbnz	r1, .L188
 983:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         while(CAN_TSTAT_MST0 == (CAN_TSTAT(can_periph) & CAN_TSTAT_MST0)){
 2305              		.loc 1 983 9 is_stmt 1 view .LVU823
 983:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         while(CAN_TSTAT_MST0 == (CAN_TSTAT(can_periph) & CAN_TSTAT_MST0)){
 2306              		.loc 1 983 31 is_stmt 0 view .LVU824
 2307 0002 00F10802 		add	r2, r0, #8
 2308 0006 8368     		ldr	r3, [r0, #8]
 2309 0008 43F08003 		orr	r3, r3, #128
 2310 000c 8360     		str	r3, [r0, #8]
 984:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 2311              		.loc 1 984 9 is_stmt 1 view .LVU825
 2312              	.L189:
 985:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else if(CAN_MAILBOX1 == mailbox_number){
 2313              		.loc 1 985 9 discriminator 1 view .LVU826
 984:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 2314              		.loc 1 984 14 discriminator 1 view .LVU827
 984:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 2315              		.loc 1 984 34 is_stmt 0 discriminator 1 view .LVU828
 2316 000e 1368     		ldr	r3, [r2]
 984:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 2317              		.loc 1 984 14 discriminator 1 view .LVU829
 2318 0010 13F0800F 		tst	r3, #128
 2319 0014 FBD1     		bne	.L189
 2320 0016 7047     		bx	lr
 2321              	.L188:
 986:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST1;
 2322              		.loc 1 986 11 is_stmt 1 view .LVU830
 986:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST1;
 2323              		.loc 1 986 13 is_stmt 0 view .LVU831
 2324 0018 0129     		cmp	r1, #1
 2325 001a 02D0     		beq	.L197
 990:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST2;
 2326              		.loc 1 990 11 is_stmt 1 view .LVU832
 990:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST2;
 2327              		.loc 1 990 13 is_stmt 0 view .LVU833
 2328 001c 0229     		cmp	r1, #2
 2329 001e 0BD0     		beq	.L198
 2330              	.L187:
 997:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 2331              		.loc 1 997 1 view .LVU834
 2332 0020 7047     		bx	lr
 2333              	.L197:
 987:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         while(CAN_TSTAT_MST1 == (CAN_TSTAT(can_periph) & CAN_TSTAT_MST1)){
 2334              		.loc 1 987 9 is_stmt 1 view .LVU835
 987:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         while(CAN_TSTAT_MST1 == (CAN_TSTAT(can_periph) & CAN_TSTAT_MST1)){
 2335              		.loc 1 987 31 is_stmt 0 view .LVU836
 2336 0022 00F10802 		add	r2, r0, #8
 2337 0026 8368     		ldr	r3, [r0, #8]
 2338 0028 43F40043 		orr	r3, r3, #32768
 2339 002c 8360     		str	r3, [r0, #8]
 988:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
ARM GAS  /tmp/ccuXvXmU.s 			page 82


 2340              		.loc 1 988 9 is_stmt 1 view .LVU837
 2341              	.L192:
 989:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else if(CAN_MAILBOX2 == mailbox_number){
 2342              		.loc 1 989 9 discriminator 1 view .LVU838
 988:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 2343              		.loc 1 988 14 discriminator 1 view .LVU839
 988:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 2344              		.loc 1 988 34 is_stmt 0 discriminator 1 view .LVU840
 2345 002e 1368     		ldr	r3, [r2]
 988:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 2346              		.loc 1 988 14 discriminator 1 view .LVU841
 2347 0030 13F4004F 		tst	r3, #32768
 2348 0034 FBD1     		bne	.L192
 2349 0036 7047     		bx	lr
 2350              	.L198:
 991:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         while(CAN_TSTAT_MST2 == (CAN_TSTAT(can_periph) & CAN_TSTAT_MST2)){
 2351              		.loc 1 991 9 is_stmt 1 view .LVU842
 991:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         while(CAN_TSTAT_MST2 == (CAN_TSTAT(can_periph) & CAN_TSTAT_MST2)){
 2352              		.loc 1 991 31 is_stmt 0 view .LVU843
 2353 0038 00F10802 		add	r2, r0, #8
 2354 003c 8368     		ldr	r3, [r0, #8]
 2355 003e 43F40003 		orr	r3, r3, #8388608
 2356 0042 8360     		str	r3, [r0, #8]
 992:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 2357              		.loc 1 992 9 is_stmt 1 view .LVU844
 2358              	.L193:
 993:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
 2359              		.loc 1 993 9 discriminator 1 view .LVU845
 992:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 2360              		.loc 1 992 14 discriminator 1 view .LVU846
 992:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 2361              		.loc 1 992 34 is_stmt 0 discriminator 1 view .LVU847
 2362 0044 1368     		ldr	r3, [r2]
 992:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 2363              		.loc 1 992 14 discriminator 1 view .LVU848
 2364 0046 13F4000F 		tst	r3, #8388608
 2365 004a FBD1     		bne	.L193
 2366 004c E8E7     		b	.L187
 2367              		.cfi_endproc
 2368              	.LFE134:
 2370              		.section	.text.can_message_receive,"ax",%progbits
 2371              		.align	1
 2372              		.global	can_message_receive
 2373              		.syntax unified
 2374              		.thumb
 2375              		.thumb_func
 2376              		.fpu fpv4-sp-d16
 2378              	can_message_receive:
 2379              	.LVL181:
 2380              	.LFB135:
1016:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t canfd_en = 0U;
 2381              		.loc 1 1016 1 is_stmt 1 view -0
 2382              		.cfi_startproc
 2383              		@ args = 0, pretend = 0, frame = 8
 2384              		@ frame_needed = 0, uses_anonymous_args = 0
 2385              		@ link register save eliminated.
1016:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t canfd_en = 0U;
ARM GAS  /tmp/ccuXvXmU.s 			page 83


 2386              		.loc 1 1016 1 is_stmt 0 view .LVU850
 2387 0000 30B4     		push	{r4, r5}
 2388              		.cfi_def_cfa_offset 8
 2389              		.cfi_offset 4, -8
 2390              		.cfi_offset 5, -4
 2391 0002 82B0     		sub	sp, sp, #8
 2392              		.cfi_def_cfa_offset 16
 2393 0004 0C46     		mov	r4, r1
1017:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     volatile uint32_t p_temp;
 2394              		.loc 1 1017 5 is_stmt 1 view .LVU851
 2395              	.LVL182:
1018:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t data_temp;
 2396              		.loc 1 1018 5 view .LVU852
1019:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint8_t canfd_recv_cnt = 0U;
 2397              		.loc 1 1019 5 view .LVU853
1020:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint8_t i;
 2398              		.loc 1 1020 5 view .LVU854
1021:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 2399              		.loc 1 1021 5 view .LVU855
1024:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(CAN_FF_STANDARD == receive_message->rx_ff){
 2400              		.loc 1 1024 5 view .LVU856
1024:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(CAN_FF_STANDARD == receive_message->rx_ff){
 2401              		.loc 1 1024 57 is_stmt 0 view .LVU857
 2402 0006 00EB0113 		add	r3, r0, r1, lsl #4
 2403 000a D3F8B011 		ldr	r1, [r3, #432]
 2404              	.LVL183:
1024:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(CAN_FF_STANDARD == receive_message->rx_ff){
 2405              		.loc 1 1024 30 view .LVU858
 2406 000e 01F00401 		and	r1, r1, #4
1024:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(CAN_FF_STANDARD == receive_message->rx_ff){
 2407              		.loc 1 1024 28 view .LVU859
 2408 0012 1172     		strb	r1, [r2, #8]
1025:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* get standard identifier */
 2409              		.loc 1 1025 5 is_stmt 1 view .LVU860
1025:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* get standard identifier */
 2410              		.loc 1 1025 7 is_stmt 0 view .LVU861
 2411 0014 0029     		cmp	r1, #0
 2412 0016 42D1     		bne	.L200
1027:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
 2413              		.loc 1 1027 9 is_stmt 1 view .LVU862
1027:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
 2414              		.loc 1 1027 47 is_stmt 0 view .LVU863
 2415 0018 D3F8B011 		ldr	r1, [r3, #432]
1027:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
 2416              		.loc 1 1027 36 view .LVU864
 2417 001c 490D     		lsrs	r1, r1, #21
1027:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
 2418              		.loc 1 1027 34 view .LVU865
 2419 001e 1160     		str	r1, [r2]
 2420              	.L201:
1034:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* filtering index */
 2421              		.loc 1 1034 5 is_stmt 1 view .LVU866
1034:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* filtering index */
 2422              		.loc 1 1034 57 is_stmt 0 view .LVU867
 2423 0020 D3F8B011 		ldr	r1, [r3, #432]
1034:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* filtering index */
 2424              		.loc 1 1034 30 view .LVU868
ARM GAS  /tmp/ccuXvXmU.s 			page 84


 2425 0024 01F00201 		and	r1, r1, #2
1034:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* filtering index */
 2426              		.loc 1 1034 28 view .LVU869
 2427 0028 5172     		strb	r1, [r2, #9]
1036:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     receive_message->fd_flag = (uint8_t)(CAN_RFIFOMP_FDF & CAN_RFIFOMP(can_periph, fifo_number));
 2428              		.loc 1 1036 5 is_stmt 1 view .LVU870
1036:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     receive_message->fd_flag = (uint8_t)(CAN_RFIFOMP_FDF & CAN_RFIFOMP(can_periph, fifo_number));
 2429              		.loc 1 1036 40 is_stmt 0 view .LVU871
 2430 002a D3F8B411 		ldr	r1, [r3, #436]
 2431 002e 090A     		lsrs	r1, r1, #8
1036:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     receive_message->fd_flag = (uint8_t)(CAN_RFIFOMP_FDF & CAN_RFIFOMP(can_periph, fifo_number));
 2432              		.loc 1 1036 30 view .LVU872
 2433 0030 82F84B10 		strb	r1, [r2, #75]
1037:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 2434              		.loc 1 1037 5 is_stmt 1 view .LVU873
1037:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 2435              		.loc 1 1037 60 is_stmt 0 view .LVU874
 2436 0034 D3F8B411 		ldr	r1, [r3, #436]
1037:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 2437              		.loc 1 1037 32 view .LVU875
 2438 0038 21F07F0C 		bic	ip, r1, #127
1037:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 2439              		.loc 1 1037 30 view .LVU876
 2440 003c 82F84CC0 		strb	ip, [r2, #76]
1039:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* get recevie data length */
 2441              		.loc 1 1039 5 is_stmt 1 view .LVU877
1039:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* get recevie data length */
 2442              		.loc 1 1039 7 is_stmt 0 view .LVU878
 2443 0040 11F0800F 		tst	r1, #128
 2444 0044 30D1     		bne	.L202
1041:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* receive data */
 2445              		.loc 1 1041 9 is_stmt 1 view .LVU879
1041:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* receive data */
 2446              		.loc 1 1041 46 is_stmt 0 view .LVU880
 2447 0046 D3F8B411 		ldr	r1, [r3, #436]
1041:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* receive data */
 2448              		.loc 1 1041 36 view .LVU881
 2449 004a 01F00F01 		and	r1, r1, #15
1041:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* receive data */
 2450              		.loc 1 1041 34 view .LVU882
 2451 004e 9172     		strb	r1, [r2, #10]
1043:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         receive_message->rx_data[1] = (uint8_t)(GET_RFIFOMDATA0_DB1(CAN_RFIFOMDATA0(can_periph, fif
 2452              		.loc 1 1043 9 is_stmt 1 view .LVU883
1043:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         receive_message->rx_data[1] = (uint8_t)(GET_RFIFOMDATA0_DB1(CAN_RFIFOMDATA0(can_periph, fif
 2453              		.loc 1 1043 49 is_stmt 0 view .LVU884
 2454 0050 D3F8B811 		ldr	r1, [r3, #440]
1043:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         receive_message->rx_data[1] = (uint8_t)(GET_RFIFOMDATA0_DB1(CAN_RFIFOMDATA0(can_periph, fif
 2455              		.loc 1 1043 39 view .LVU885
 2456 0054 D172     		strb	r1, [r2, #11]
1044:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         receive_message->rx_data[2] = (uint8_t)(GET_RFIFOMDATA0_DB2(CAN_RFIFOMDATA0(can_periph, fif
 2457              		.loc 1 1044 9 is_stmt 1 view .LVU886
1044:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         receive_message->rx_data[2] = (uint8_t)(GET_RFIFOMDATA0_DB2(CAN_RFIFOMDATA0(can_periph, fif
 2458              		.loc 1 1044 49 is_stmt 0 view .LVU887
 2459 0056 D3F8B811 		ldr	r1, [r3, #440]
 2460 005a 090A     		lsrs	r1, r1, #8
1044:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         receive_message->rx_data[2] = (uint8_t)(GET_RFIFOMDATA0_DB2(CAN_RFIFOMDATA0(can_periph, fif
 2461              		.loc 1 1044 39 view .LVU888
ARM GAS  /tmp/ccuXvXmU.s 			page 85


 2462 005c 1173     		strb	r1, [r2, #12]
1045:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         receive_message->rx_data[3] = (uint8_t)(GET_RFIFOMDATA0_DB3(CAN_RFIFOMDATA0(can_periph, fif
 2463              		.loc 1 1045 9 is_stmt 1 view .LVU889
1045:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         receive_message->rx_data[3] = (uint8_t)(GET_RFIFOMDATA0_DB3(CAN_RFIFOMDATA0(can_periph, fif
 2464              		.loc 1 1045 49 is_stmt 0 view .LVU890
 2465 005e D3F8B811 		ldr	r1, [r3, #440]
 2466 0062 090C     		lsrs	r1, r1, #16
1045:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         receive_message->rx_data[3] = (uint8_t)(GET_RFIFOMDATA0_DB3(CAN_RFIFOMDATA0(can_periph, fif
 2467              		.loc 1 1045 39 view .LVU891
 2468 0064 5173     		strb	r1, [r2, #13]
1046:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         receive_message->rx_data[4] = (uint8_t)(GET_RFIFOMDATA1_DB4(CAN_RFIFOMDATA1(can_periph, fif
 2469              		.loc 1 1046 9 is_stmt 1 view .LVU892
1046:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         receive_message->rx_data[4] = (uint8_t)(GET_RFIFOMDATA1_DB4(CAN_RFIFOMDATA1(can_periph, fif
 2470              		.loc 1 1046 49 is_stmt 0 view .LVU893
 2471 0066 D3F8B811 		ldr	r1, [r3, #440]
 2472 006a 090E     		lsrs	r1, r1, #24
1046:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         receive_message->rx_data[4] = (uint8_t)(GET_RFIFOMDATA1_DB4(CAN_RFIFOMDATA1(can_periph, fif
 2473              		.loc 1 1046 39 view .LVU894
 2474 006c 9173     		strb	r1, [r2, #14]
1047:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         receive_message->rx_data[5] = (uint8_t)(GET_RFIFOMDATA1_DB5(CAN_RFIFOMDATA1(can_periph, fif
 2475              		.loc 1 1047 9 is_stmt 1 view .LVU895
1047:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         receive_message->rx_data[5] = (uint8_t)(GET_RFIFOMDATA1_DB5(CAN_RFIFOMDATA1(can_periph, fif
 2476              		.loc 1 1047 49 is_stmt 0 view .LVU896
 2477 006e D3F8BC11 		ldr	r1, [r3, #444]
1047:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         receive_message->rx_data[5] = (uint8_t)(GET_RFIFOMDATA1_DB5(CAN_RFIFOMDATA1(can_periph, fif
 2478              		.loc 1 1047 39 view .LVU897
 2479 0072 D173     		strb	r1, [r2, #15]
1048:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         receive_message->rx_data[6] = (uint8_t)(GET_RFIFOMDATA1_DB6(CAN_RFIFOMDATA1(can_periph, fif
 2480              		.loc 1 1048 9 is_stmt 1 view .LVU898
1048:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         receive_message->rx_data[6] = (uint8_t)(GET_RFIFOMDATA1_DB6(CAN_RFIFOMDATA1(can_periph, fif
 2481              		.loc 1 1048 49 is_stmt 0 view .LVU899
 2482 0074 D3F8BC11 		ldr	r1, [r3, #444]
 2483 0078 090A     		lsrs	r1, r1, #8
1048:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         receive_message->rx_data[6] = (uint8_t)(GET_RFIFOMDATA1_DB6(CAN_RFIFOMDATA1(can_periph, fif
 2484              		.loc 1 1048 39 view .LVU900
 2485 007a 1174     		strb	r1, [r2, #16]
1049:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         receive_message->rx_data[7] = (uint8_t)(GET_RFIFOMDATA1_DB7(CAN_RFIFOMDATA1(can_periph, fif
 2486              		.loc 1 1049 9 is_stmt 1 view .LVU901
1049:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         receive_message->rx_data[7] = (uint8_t)(GET_RFIFOMDATA1_DB7(CAN_RFIFOMDATA1(can_periph, fif
 2487              		.loc 1 1049 49 is_stmt 0 view .LVU902
 2488 007c D3F8BC11 		ldr	r1, [r3, #444]
 2489 0080 090C     		lsrs	r1, r1, #16
1049:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         receive_message->rx_data[7] = (uint8_t)(GET_RFIFOMDATA1_DB7(CAN_RFIFOMDATA1(can_periph, fif
 2490              		.loc 1 1049 39 view .LVU903
 2491 0082 5174     		strb	r1, [r2, #17]
1050:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
 2492              		.loc 1 1050 9 is_stmt 1 view .LVU904
1050:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
 2493              		.loc 1 1050 49 is_stmt 0 view .LVU905
 2494 0084 D3F8BC31 		ldr	r3, [r3, #444]
 2495 0088 1B0E     		lsrs	r3, r3, #24
1050:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
 2496              		.loc 1 1050 39 view .LVU906
 2497 008a 9374     		strb	r3, [r2, #18]
 2498              	.LVL184:
 2499              	.L203:
1094:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_RFIFO0(can_periph) |= CAN_RFIFO0_RFD0;
ARM GAS  /tmp/ccuXvXmU.s 			page 86


 2500              		.loc 1 1094 5 is_stmt 1 view .LVU907
1094:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_RFIFO0(can_periph) |= CAN_RFIFO0_RFD0;
 2501              		.loc 1 1094 7 is_stmt 0 view .LVU908
 2502 008c 002C     		cmp	r4, #0
 2503 008e 48D1     		bne	.L210
1095:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
 2504              		.loc 1 1095 9 is_stmt 1 view .LVU909
1095:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
 2505              		.loc 1 1095 32 is_stmt 0 view .LVU910
 2506 0090 C368     		ldr	r3, [r0, #12]
 2507 0092 43F02003 		orr	r3, r3, #32
 2508 0096 C360     		str	r3, [r0, #12]
 2509              	.L199:
1099:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 2510              		.loc 1 1099 1 view .LVU911
 2511 0098 02B0     		add	sp, sp, #8
 2512              		.cfi_remember_state
 2513              		.cfi_def_cfa_offset 8
 2514              		@ sp needed
 2515 009a 30BC     		pop	{r4, r5}
 2516              		.cfi_restore 5
 2517              		.cfi_restore 4
 2518              		.cfi_def_cfa_offset 0
 2519 009c 7047     		bx	lr
 2520              	.LVL185:
 2521              	.L200:
 2522              		.cfi_restore_state
1030:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 2523              		.loc 1 1030 9 is_stmt 1 view .LVU912
1030:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 2524              		.loc 1 1030 47 is_stmt 0 view .LVU913
 2525 009e D3F8B011 		ldr	r1, [r3, #432]
1030:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 2526              		.loc 1 1030 36 view .LVU914
 2527 00a2 C908     		lsrs	r1, r1, #3
1030:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 2528              		.loc 1 1030 34 view .LVU915
 2529 00a4 5160     		str	r1, [r2, #4]
 2530 00a6 BBE7     		b	.L201
 2531              	.L202:
1052:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* check FD funciton has been enabled */
 2532              		.loc 1 1052 9 is_stmt 1 view .LVU916
1052:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* check FD funciton has been enabled */
 2533              		.loc 1 1052 20 is_stmt 0 view .LVU917
 2534 00a8 016A     		ldr	r1, [r0, #32]
 2535              	.LVL186:
1054:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* get recevie data length */
 2536              		.loc 1 1054 9 is_stmt 1 view .LVU918
1054:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             /* get recevie data length */
 2537              		.loc 1 1054 11 is_stmt 0 view .LVU919
 2538 00aa 11F0010F 		tst	r1, #1
 2539 00ae 37D0     		beq	.L204
1056:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 2540              		.loc 1 1056 13 is_stmt 1 view .LVU920
1056:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 2541              		.loc 1 1056 40 is_stmt 0 view .LVU921
 2542 00b0 D3F8B411 		ldr	r1, [r3, #436]
ARM GAS  /tmp/ccuXvXmU.s 			page 87


 2543              	.LVL187:
1056:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 2544              		.loc 1 1056 28 view .LVU922
 2545 00b4 01F00F01 		and	r1, r1, #15
 2546              	.LVL188:
1058:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 /* set the data length */
 2547              		.loc 1 1058 13 is_stmt 1 view .LVU923
1058:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 /* set the data length */
 2548              		.loc 1 1058 15 is_stmt 0 view .LVU924
 2549 00b8 0829     		cmp	r1, #8
 2550 00ba 03D9     		bls	.L205
1062:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }
 2551              		.loc 1 1062 17 is_stmt 1 view .LVU925
1062:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }
 2552              		.loc 1 1062 64 is_stmt 0 view .LVU926
 2553 00bc 1B4D     		ldr	r5, .L218
 2554 00be 2944     		add	r1, r1, r5
 2555              	.LVL189:
1062:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }
 2556              		.loc 1 1062 64 view .LVU927
 2557 00c0 11F8091C 		ldrb	r1, [r1, #-9]	@ zero_extendqisi2
 2558              	.LVL190:
 2559              	.L205:
1062:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }
 2560              		.loc 1 1062 64 view .LVU928
 2561 00c4 9172     		strb	r1, [r2, #10]
1065:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             receive_message->fd_esi = (uint8_t)((CAN_RFIFOMP(can_periph, fifo_number) & CAN_RFIFOMP
 2562              		.loc 1 1065 13 is_stmt 1 view .LVU929
1065:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             receive_message->fd_esi = (uint8_t)((CAN_RFIFOMP(can_periph, fifo_number) & CAN_RFIFOMP
 2563              		.loc 1 1065 50 is_stmt 0 view .LVU930
 2564 00c6 D3F8B451 		ldr	r5, [r3, #436]
1065:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             receive_message->fd_esi = (uint8_t)((CAN_RFIFOMP(can_periph, fifo_number) & CAN_RFIFOMP
 2565              		.loc 1 1065 39 view .LVU931
 2566 00ca C5F3401C 		ubfx	ip, r5, #5, #1
1065:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             receive_message->fd_esi = (uint8_t)((CAN_RFIFOMP(can_periph, fifo_number) & CAN_RFIFOMP
 2567              		.loc 1 1065 37 view .LVU932
 2568 00ce 82F84DC0 		strb	ip, [r2, #77]
1066:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 2569              		.loc 1 1066 13 is_stmt 1 view .LVU933
1066:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 2570              		.loc 1 1066 50 is_stmt 0 view .LVU934
 2571 00d2 D3F8B451 		ldr	r5, [r3, #436]
1066:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 2572              		.loc 1 1066 39 view .LVU935
 2573 00d6 C5F3001C 		ubfx	ip, r5, #4, #1
1066:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 2574              		.loc 1 1066 37 view .LVU936
 2575 00da 82F84EC0 		strb	ip, [r2, #78]
1069:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             
 2576              		.loc 1 1069 13 is_stmt 1 view .LVU937
1069:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             
 2577              		.loc 1 1069 15 is_stmt 0 view .LVU938
 2578 00de 4FEA910C 		lsr	ip, r1, #2
 2579              	.LVL191:
1072:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 i++;
 2580              		.loc 1 1072 13 is_stmt 1 view .LVU939
1072:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 i++;
ARM GAS  /tmp/ccuXvXmU.s 			page 88


 2581              		.loc 1 1072 15 is_stmt 0 view .LVU940
 2582 00e2 BCF1010F 		cmp	ip, #1
 2583 00e6 08D0     		beq	.L217
1075:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             if(0U==i){
 2584              		.loc 1 1075 13 is_stmt 1 view .LVU941
1075:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             if(0U==i){
 2585              		.loc 1 1075 42 is_stmt 0 view .LVU942
 2586 00e8 0B32     		adds	r2, r2, #11
 2587              	.LVL192:
1075:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             if(0U==i){
 2588              		.loc 1 1075 20 view .LVU943
 2589 00ea 0192     		str	r2, [sp, #4]
1076:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 data_temp = CAN_RFIFOMDATA0(can_periph, fifo_number); 
 2590              		.loc 1 1076 13 is_stmt 1 view .LVU944
1076:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 data_temp = CAN_RFIFOMDATA0(can_periph, fifo_number); 
 2591              		.loc 1 1076 15 is_stmt 0 view .LVU945
 2592 00ec 0329     		cmp	r1, #3
 2593 00ee 0AD8     		bhi	.L209
1077:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 *(uint32_t *)p_temp = data_temp;   
 2594              		.loc 1 1077 17 is_stmt 1 view .LVU946
1077:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 *(uint32_t *)p_temp = data_temp;   
 2595              		.loc 1 1077 27 is_stmt 0 view .LVU947
 2596 00f0 D3F8B821 		ldr	r2, [r3, #440]
 2597              	.LVL193:
1078:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }else{
 2598              		.loc 1 1078 17 is_stmt 1 view .LVU948
1078:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }else{
 2599              		.loc 1 1078 18 is_stmt 0 view .LVU949
 2600 00f4 019B     		ldr	r3, [sp, #4]
1078:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }else{
 2601              		.loc 1 1078 37 view .LVU950
 2602 00f6 1A60     		str	r2, [r3]
 2603 00f8 C8E7     		b	.L203
 2604              	.LVL194:
 2605              	.L217:
1073:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             }
 2606              		.loc 1 1073 18 discriminator 1 view .LVU951
 2607 00fa 0429     		cmp	r1, #4
 2608 00fc 18BF     		it	ne
 2609 00fe 4FF0020C 		movne	ip, #2
 2610              	.LVL195:
1075:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             if(0U==i){
 2611              		.loc 1 1075 13 is_stmt 1 discriminator 1 view .LVU952
1075:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             if(0U==i){
 2612              		.loc 1 1075 42 is_stmt 0 discriminator 1 view .LVU953
 2613 0102 0B32     		adds	r2, r2, #11
 2614              	.LVL196:
1075:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             if(0U==i){
 2615              		.loc 1 1075 20 discriminator 1 view .LVU954
 2616 0104 0192     		str	r2, [sp, #4]
1076:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 data_temp = CAN_RFIFOMDATA0(can_periph, fifo_number); 
 2617              		.loc 1 1076 13 is_stmt 1 discriminator 1 view .LVU955
 2618              	.LVL197:
 2619              	.L209:
1082:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                     *(uint32_t *)p_temp = data_temp;
 2620              		.loc 1 1082 21 discriminator 2 view .LVU956
1082:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                     *(uint32_t *)p_temp = data_temp;
ARM GAS  /tmp/ccuXvXmU.s 			page 89


 2621              		.loc 1 1082 31 is_stmt 0 discriminator 2 view .LVU957
 2622 0106 D3F8B811 		ldr	r1, [r3, #440]
 2623              	.LVL198:
1083:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                     p_temp = ((uint32_t)((uint32_t)p_temp + 4U));
 2624              		.loc 1 1083 21 is_stmt 1 discriminator 2 view .LVU958
1083:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                     p_temp = ((uint32_t)((uint32_t)p_temp + 4U));
 2625              		.loc 1 1083 22 is_stmt 0 discriminator 2 view .LVU959
 2626 010a 019A     		ldr	r2, [sp, #4]
1083:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                     p_temp = ((uint32_t)((uint32_t)p_temp + 4U));
 2627              		.loc 1 1083 41 discriminator 2 view .LVU960
 2628 010c 1160     		str	r1, [r2]
1084:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 } 
 2629              		.loc 1 1084 21 is_stmt 1 discriminator 2 view .LVU961
1084:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 } 
 2630              		.loc 1 1084 42 is_stmt 0 discriminator 2 view .LVU962
 2631 010e 019A     		ldr	r2, [sp, #4]
1084:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 } 
 2632              		.loc 1 1084 31 discriminator 2 view .LVU963
 2633 0110 0432     		adds	r2, r2, #4
1084:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                 } 
 2634              		.loc 1 1084 28 discriminator 2 view .LVU964
 2635 0112 0192     		str	r2, [sp, #4]
1081:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                     data_temp = CAN_RFIFOMDATA0(can_periph, fifo_number); 
 2636              		.loc 1 1081 29 is_stmt 1 discriminator 2 view .LVU965
1081:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                     data_temp = CAN_RFIFOMDATA0(can_periph, fifo_number); 
 2637              		.loc 1 1081 30 is_stmt 0 discriminator 2 view .LVU966
 2638 0114 0CF1FF32 		add	r2, ip, #-1
 2639              	.LVL199:
1081:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                     data_temp = CAN_RFIFOMDATA0(can_periph, fifo_number); 
 2640              		.loc 1 1081 23 is_stmt 1 discriminator 2 view .LVU967
1081:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****                     data_temp = CAN_RFIFOMDATA0(can_periph, fifo_number); 
 2641              		.loc 1 1081 17 is_stmt 0 discriminator 2 view .LVU968
 2642 0118 12F0FF0C 		ands	ip, r2, #255
 2643 011c F3D1     		bne	.L209
 2644 011e B5E7     		b	.L203
 2645              	.LVL200:
 2646              	.L204:
1089:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 2647              		.loc 1 1089 13 is_stmt 1 discriminator 1 view .LVU969
1089:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 2648              		.loc 1 1089 13 discriminator 1 view .LVU970
1089:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 2649              		.loc 1 1089 13 discriminator 1 view .LVU971
 2650 0120 FEE7     		b	.L204
 2651              	.LVL201:
 2652              	.L210:
1097:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 2653              		.loc 1 1097 9 view .LVU972
1097:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 2654              		.loc 1 1097 32 is_stmt 0 view .LVU973
 2655 0122 0369     		ldr	r3, [r0, #16]
 2656 0124 43F02003 		orr	r3, r3, #32
 2657 0128 0361     		str	r3, [r0, #16]
1099:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 2658              		.loc 1 1099 1 view .LVU974
 2659 012a B5E7     		b	.L199
 2660              	.L219:
ARM GAS  /tmp/ccuXvXmU.s 			page 90


 2661              		.align	2
 2662              	.L218:
 2663 012c 00000000 		.word	.LANCHOR1
 2664              		.cfi_endproc
 2665              	.LFE135:
 2667              		.section	.text.can_fifo_release,"ax",%progbits
 2668              		.align	1
 2669              		.global	can_fifo_release
 2670              		.syntax unified
 2671              		.thumb
 2672              		.thumb_func
 2673              		.fpu fpv4-sp-d16
 2675              	can_fifo_release:
 2676              	.LVL202:
 2677              	.LFB136:
1112:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(CAN_FIFO0 == fifo_number){
 2678              		.loc 1 1112 1 is_stmt 1 view -0
 2679              		.cfi_startproc
 2680              		@ args = 0, pretend = 0, frame = 0
 2681              		@ frame_needed = 0, uses_anonymous_args = 0
 2682              		@ link register save eliminated.
1113:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_RFIFO0(can_periph) |= CAN_RFIFO0_RFD0;
 2683              		.loc 1 1113 5 view .LVU976
1113:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_RFIFO0(can_periph) |= CAN_RFIFO0_RFD0;
 2684              		.loc 1 1113 7 is_stmt 0 view .LVU977
 2685 0000 21B9     		cbnz	r1, .L221
1114:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else if(CAN_FIFO1 == fifo_number){
 2686              		.loc 1 1114 9 is_stmt 1 view .LVU978
1114:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else if(CAN_FIFO1 == fifo_number){
 2687              		.loc 1 1114 32 is_stmt 0 view .LVU979
 2688 0002 C368     		ldr	r3, [r0, #12]
 2689 0004 43F02003 		orr	r3, r3, #32
 2690 0008 C360     		str	r3, [r0, #12]
 2691 000a 7047     		bx	lr
 2692              	.L221:
1115:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_RFIFO1(can_periph) |= CAN_RFIFO1_RFD1;
 2693              		.loc 1 1115 11 is_stmt 1 view .LVU980
1115:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_RFIFO1(can_periph) |= CAN_RFIFO1_RFD1;
 2694              		.loc 1 1115 13 is_stmt 0 view .LVU981
 2695 000c 0129     		cmp	r1, #1
 2696 000e 00D0     		beq	.L226
 2697              	.L223:
1119:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 2698              		.loc 1 1119 9 is_stmt 1 discriminator 1 view .LVU982
1119:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 2699              		.loc 1 1119 9 discriminator 1 view .LVU983
1119:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 2700              		.loc 1 1119 9 discriminator 1 view .LVU984
 2701 0010 FEE7     		b	.L223
 2702              	.L226:
1116:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
 2703              		.loc 1 1116 9 view .LVU985
1116:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
 2704              		.loc 1 1116 32 is_stmt 0 view .LVU986
 2705 0012 0369     		ldr	r3, [r0, #16]
 2706 0014 43F02003 		orr	r3, r3, #32
 2707 0018 0361     		str	r3, [r0, #16]
ARM GAS  /tmp/ccuXvXmU.s 			page 91


1121:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 2708              		.loc 1 1121 1 view .LVU987
 2709 001a 7047     		bx	lr
 2710              		.cfi_endproc
 2711              	.LFE136:
 2713              		.section	.text.can_receive_message_length_get,"ax",%progbits
 2714              		.align	1
 2715              		.global	can_receive_message_length_get
 2716              		.syntax unified
 2717              		.thumb
 2718              		.thumb_func
 2719              		.fpu fpv4-sp-d16
 2721              	can_receive_message_length_get:
 2722              	.LVL203:
 2723              	.LFB137:
1134:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint8_t val = 0U;
 2724              		.loc 1 1134 1 is_stmt 1 view -0
 2725              		.cfi_startproc
 2726              		@ args = 0, pretend = 0, frame = 0
 2727              		@ frame_needed = 0, uses_anonymous_args = 0
 2728              		@ link register save eliminated.
1135:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 2729              		.loc 1 1135 5 view .LVU989
1137:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* FIFO0 */
 2730              		.loc 1 1137 5 view .LVU990
1137:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* FIFO0 */
 2731              		.loc 1 1137 7 is_stmt 0 view .LVU991
 2732 0000 19B9     		cbnz	r1, .L228
1139:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else if(CAN_FIFO1 == fifo_number){
 2733              		.loc 1 1139 9 is_stmt 1 view .LVU992
1139:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else if(CAN_FIFO1 == fifo_number){
 2734              		.loc 1 1139 25 is_stmt 0 view .LVU993
 2735 0002 C068     		ldr	r0, [r0, #12]
 2736              	.LVL204:
1139:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else if(CAN_FIFO1 == fifo_number){
 2737              		.loc 1 1139 13 view .LVU994
 2738 0004 00F00300 		and	r0, r0, #3
 2739              	.LVL205:
1139:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else if(CAN_FIFO1 == fifo_number){
 2740              		.loc 1 1139 13 view .LVU995
 2741 0008 7047     		bx	lr
 2742              	.LVL206:
 2743              	.L228:
1140:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* FIFO1 */
 2744              		.loc 1 1140 11 is_stmt 1 view .LVU996
1140:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* FIFO1 */
 2745              		.loc 1 1140 13 is_stmt 0 view .LVU997
 2746 000a 0129     		cmp	r1, #1
1142:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
 2747              		.loc 1 1142 9 is_stmt 1 view .LVU998
1142:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
 2748              		.loc 1 1142 25 is_stmt 0 view .LVU999
 2749 000c 06BF     		itte	eq
 2750 000e 0069     		ldreq	r0, [r0, #16]
 2751              	.LVL207:
1142:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else{
 2752              		.loc 1 1142 13 view .LVU1000
ARM GAS  /tmp/ccuXvXmU.s 			page 92


 2753 0010 00F00300 		andeq	r0, r0, #3
 2754              	.LVL208:
1135:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 2755              		.loc 1 1135 13 view .LVU1001
 2756 0014 0020     		movne	r0, #0
 2757              	.LVL209:
1145:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     return val;
 2758              		.loc 1 1145 5 is_stmt 1 view .LVU1002
1146:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 2759              		.loc 1 1146 5 view .LVU1003
1147:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 2760              		.loc 1 1147 1 is_stmt 0 view .LVU1004
 2761 0016 7047     		bx	lr
 2762              		.cfi_endproc
 2763              	.LFE137:
 2765              		.section	.text.can_working_mode_set,"ax",%progbits
 2766              		.align	1
 2767              		.global	can_working_mode_set
 2768              		.syntax unified
 2769              		.thumb
 2770              		.thumb_func
 2771              		.fpu fpv4-sp-d16
 2773              	can_working_mode_set:
 2774              	.LVL210:
 2775              	.LFB138:
1162:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     ErrStatus flag = ERROR;
 2776              		.loc 1 1162 1 is_stmt 1 view -0
 2777              		.cfi_startproc
 2778              		@ args = 0, pretend = 0, frame = 0
 2779              		@ frame_needed = 0, uses_anonymous_args = 0
 2780              		@ link register save eliminated.
1163:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* timeout for IWS or also for SLPWS bits */
 2781              		.loc 1 1163 5 view .LVU1006
1165:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 2782              		.loc 1 1165 5 view .LVU1007
1167:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* disable sleep mode */
 2783              		.loc 1 1167 5 view .LVU1008
1167:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* disable sleep mode */
 2784              		.loc 1 1167 7 is_stmt 0 view .LVU1009
 2785 0000 0129     		cmp	r1, #1
 2786 0002 05D0     		beq	.L245
1181:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* enter normal mode */
 2787              		.loc 1 1181 11 is_stmt 1 view .LVU1010
1181:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* enter normal mode */
 2788              		.loc 1 1181 13 is_stmt 0 view .LVU1011
 2789 0004 0229     		cmp	r1, #2
 2790 0006 1DD0     		beq	.L246
1193:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* disable initialize mode */
 2791              		.loc 1 1193 11 is_stmt 1 view .LVU1012
1193:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* disable initialize mode */
 2792              		.loc 1 1193 13 is_stmt 0 view .LVU1013
 2793 0008 0429     		cmp	r1, #4
 2794 000a 34D0     		beq	.L247
1208:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 2795              		.loc 1 1208 14 view .LVU1014
 2796 000c 0020     		movs	r0, #0
 2797              	.LVL211:
ARM GAS  /tmp/ccuXvXmU.s 			page 93


1210:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 2798              		.loc 1 1210 5 is_stmt 1 view .LVU1015
1211:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 2799              		.loc 1 1211 1 is_stmt 0 view .LVU1016
 2800 000e 7047     		bx	lr
 2801              	.LVL212:
 2802              	.L245:
1169:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* set initialize mode */
 2803              		.loc 1 1169 9 is_stmt 1 view .LVU1017
1169:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* set initialize mode */
 2804              		.loc 1 1169 29 is_stmt 0 view .LVU1018
 2805 0010 0368     		ldr	r3, [r0]
 2806 0012 23F00203 		bic	r3, r3, #2
 2807 0016 0360     		str	r3, [r0]
1171:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* wait the acknowledge */
 2808              		.loc 1 1171 9 is_stmt 1 view .LVU1019
1171:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* wait the acknowledge */
 2809              		.loc 1 1171 29 is_stmt 0 view .LVU1020
 2810 0018 0368     		ldr	r3, [r0]
 2811 001a 43F00103 		orr	r3, r3, #1
 2812 001e 0146     		mov	r1, r0
 2813              	.LVL213:
1171:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* wait the acknowledge */
 2814              		.loc 1 1171 29 view .LVU1021
 2815 0020 41F8043B 		str	r3, [r1], #4
1173:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 2816              		.loc 1 1173 9 is_stmt 1 view .LVU1022
1173:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 2817              		.loc 1 1173 14 view .LVU1023
1173:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 2818              		.loc 1 1173 33 is_stmt 0 view .LVU1024
 2819 0024 4368     		ldr	r3, [r0, #4]
1173:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 2820              		.loc 1 1173 14 view .LVU1025
 2821 0026 13F0010F 		tst	r3, #1
 2822 002a 07D1     		bne	.L233
 2823 002c 4FF6FF73 		movw	r3, #65535
 2824              	.LVL214:
 2825              	.L234:
1174:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 2826              		.loc 1 1174 13 is_stmt 1 view .LVU1026
1173:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 2827              		.loc 1 1173 14 view .LVU1027
1173:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 2828              		.loc 1 1173 33 is_stmt 0 view .LVU1028
 2829 0030 0A68     		ldr	r2, [r1]
1173:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 2830              		.loc 1 1173 14 view .LVU1029
 2831 0032 12F0010F 		tst	r2, #1
 2832 0036 01D1     		bne	.L233
1173:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 2833              		.loc 1 1173 71 discriminator 1 view .LVU1030
 2834 0038 013B     		subs	r3, r3, #1
 2835              	.LVL215:
1173:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 2836              		.loc 1 1173 71 discriminator 1 view .LVU1031
 2837 003a F9D1     		bne	.L234
ARM GAS  /tmp/ccuXvXmU.s 			page 94


 2838              	.LVL216:
 2839              	.L233:
1176:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             flag = ERROR;
 2840              		.loc 1 1176 9 is_stmt 1 view .LVU1032
1176:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             flag = ERROR;
 2841              		.loc 1 1176 29 is_stmt 0 view .LVU1033
 2842 003c 4068     		ldr	r0, [r0, #4]
 2843              	.LVL217:
1179:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 2844              		.loc 1 1179 18 view .LVU1034
 2845 003e 00F00100 		and	r0, r0, #1
 2846 0042 7047     		bx	lr
 2847              	.LVL218:
 2848              	.L246:
1183:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* wait the acknowledge */
 2849              		.loc 1 1183 9 is_stmt 1 view .LVU1035
1183:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* wait the acknowledge */
 2850              		.loc 1 1183 29 is_stmt 0 view .LVU1036
 2851 0044 0368     		ldr	r3, [r0]
 2852 0046 23F00303 		bic	r3, r3, #3
 2853 004a 0146     		mov	r1, r0
 2854              	.LVL219:
1183:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* wait the acknowledge */
 2855              		.loc 1 1183 29 view .LVU1037
 2856 004c 41F8043B 		str	r3, [r1], #4
1185:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 2857              		.loc 1 1185 9 is_stmt 1 view .LVU1038
1185:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 2858              		.loc 1 1185 14 view .LVU1039
1185:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 2859              		.loc 1 1185 23 is_stmt 0 view .LVU1040
 2860 0050 4368     		ldr	r3, [r0, #4]
1185:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 2861              		.loc 1 1185 14 view .LVU1041
 2862 0052 13F0030F 		tst	r3, #3
 2863 0056 07D0     		beq	.L237
 2864 0058 4FF6FF73 		movw	r3, #65535
 2865              	.LVL220:
 2866              	.L238:
1186:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 2867              		.loc 1 1186 13 is_stmt 1 view .LVU1042
1185:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 2868              		.loc 1 1185 14 view .LVU1043
1185:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 2869              		.loc 1 1185 23 is_stmt 0 view .LVU1044
 2870 005c 0A68     		ldr	r2, [r1]
1185:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 2871              		.loc 1 1185 14 view .LVU1045
 2872 005e 12F0030F 		tst	r2, #3
 2873 0062 01D0     		beq	.L237
1185:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 2874              		.loc 1 1185 80 discriminator 1 view .LVU1046
 2875 0064 013B     		subs	r3, r3, #1
 2876              	.LVL221:
1185:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 2877              		.loc 1 1185 80 discriminator 1 view .LVU1047
 2878 0066 F9D1     		bne	.L238
ARM GAS  /tmp/ccuXvXmU.s 			page 95


 2879              	.LVL222:
 2880              	.L237:
1188:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             flag = ERROR;
 2881              		.loc 1 1188 9 is_stmt 1 view .LVU1048
1188:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             flag = ERROR;
 2882              		.loc 1 1188 19 is_stmt 0 view .LVU1049
 2883 0068 4368     		ldr	r3, [r0, #4]
1188:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             flag = ERROR;
 2884              		.loc 1 1188 11 view .LVU1050
 2885 006a 13F0030F 		tst	r3, #3
1179:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 2886              		.loc 1 1179 18 view .LVU1051
 2887 006e 0CBF     		ite	eq
 2888 0070 0120     		moveq	r0, #1
 2889              	.LVL223:
1179:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 2890              		.loc 1 1179 18 view .LVU1052
 2891 0072 0020     		movne	r0, #0
 2892 0074 7047     		bx	lr
 2893              	.LVL224:
 2894              	.L247:
1195:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* set sleep mode */
 2895              		.loc 1 1195 9 is_stmt 1 view .LVU1053
1195:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* set sleep mode */
 2896              		.loc 1 1195 29 is_stmt 0 view .LVU1054
 2897 0076 0368     		ldr	r3, [r0]
 2898 0078 23F00103 		bic	r3, r3, #1
 2899 007c 0360     		str	r3, [r0]
1197:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* wait the acknowledge */
 2900              		.loc 1 1197 9 is_stmt 1 view .LVU1055
1197:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* wait the acknowledge */
 2901              		.loc 1 1197 29 is_stmt 0 view .LVU1056
 2902 007e 0368     		ldr	r3, [r0]
 2903 0080 43F00203 		orr	r3, r3, #2
 2904 0084 0146     		mov	r1, r0
 2905              	.LVL225:
1197:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         /* wait the acknowledge */
 2906              		.loc 1 1197 29 view .LVU1057
 2907 0086 41F8043B 		str	r3, [r1], #4
1199:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 2908              		.loc 1 1199 9 is_stmt 1 view .LVU1058
1199:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 2909              		.loc 1 1199 14 view .LVU1059
1199:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 2910              		.loc 1 1199 35 is_stmt 0 view .LVU1060
 2911 008a 4368     		ldr	r3, [r0, #4]
1199:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 2912              		.loc 1 1199 14 view .LVU1061
 2913 008c 13F0020F 		tst	r3, #2
 2914 0090 07D1     		bne	.L239
 2915 0092 4FF6FF73 		movw	r3, #65535
 2916              	.LVL226:
 2917              	.L240:
1200:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 2918              		.loc 1 1200 13 is_stmt 1 view .LVU1062
1199:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 2919              		.loc 1 1199 14 view .LVU1063
ARM GAS  /tmp/ccuXvXmU.s 			page 96


1199:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 2920              		.loc 1 1199 35 is_stmt 0 view .LVU1064
 2921 0096 0A68     		ldr	r2, [r1]
1199:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 2922              		.loc 1 1199 14 view .LVU1065
 2923 0098 12F0020F 		tst	r2, #2
 2924 009c 01D1     		bne	.L239
1199:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 2925              		.loc 1 1199 75 discriminator 1 view .LVU1066
 2926 009e 013B     		subs	r3, r3, #1
 2927              	.LVL227:
1199:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             timeout--;
 2928              		.loc 1 1199 75 discriminator 1 view .LVU1067
 2929 00a0 F9D1     		bne	.L240
 2930              	.LVL228:
 2931              	.L239:
1202:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             flag = ERROR;
 2932              		.loc 1 1202 9 is_stmt 1 view .LVU1068
1202:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             flag = ERROR;
 2933              		.loc 1 1202 31 is_stmt 0 view .LVU1069
 2934 00a2 4068     		ldr	r0, [r0, #4]
 2935              	.LVL229:
1179:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 2936              		.loc 1 1179 18 view .LVU1070
 2937 00a4 C0F34000 		ubfx	r0, r0, #1, #1
 2938 00a8 7047     		bx	lr
 2939              		.cfi_endproc
 2940              	.LFE138:
 2942              		.section	.text.can_frequency_set,"ax",%progbits
 2943              		.align	1
 2944              		.global	can_frequency_set
 2945              		.syntax unified
 2946              		.thumb
 2947              		.thumb_func
 2948              		.fpu fpv4-sp-d16
 2950              	can_frequency_set:
 2951              	.LVL230:
 2952              	.LFB122:
 576:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     ErrStatus reval = SUCCESS;
 2953              		.loc 1 576 1 is_stmt 1 view -0
 2954              		.cfi_startproc
 2955              		@ args = 0, pretend = 0, frame = 0
 2956              		@ frame_needed = 0, uses_anonymous_args = 0
 576:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     ErrStatus reval = SUCCESS;
 2957              		.loc 1 576 1 is_stmt 0 view .LVU1072
 2958 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2959              		.cfi_def_cfa_offset 24
 2960              		.cfi_offset 3, -24
 2961              		.cfi_offset 4, -20
 2962              		.cfi_offset 5, -16
 2963              		.cfi_offset 6, -12
 2964              		.cfi_offset 7, -8
 2965              		.cfi_offset 14, -4
 577:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t reg_temp;
 2966              		.loc 1 577 5 is_stmt 1 view .LVU1073
 2967              	.LVL231:
 578:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* The maximum baud rate support to 1M  */
ARM GAS  /tmp/ccuXvXmU.s 			page 97


 2968              		.loc 1 578 5 view .LVU1074
 580:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         if(SUCCESS == can_working_mode_set(can_periph, CAN_MODE_INITIALIZE)){
 2969              		.loc 1 580 5 view .LVU1075
 580:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         if(SUCCESS == can_working_mode_set(can_periph, CAN_MODE_INITIALIZE)){
 2970              		.loc 1 580 7 is_stmt 0 view .LVU1076
 2971 0002 104B     		ldr	r3, .L256
 2972 0004 9942     		cmp	r1, r3
 2973 0006 02D9     		bls	.L254
 593:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 2974              		.loc 1 593 15 view .LVU1077
 2975 0008 0025     		movs	r5, #0
 2976              	.LVL232:
 2977              	.L249:
 596:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 2978              		.loc 1 596 5 is_stmt 1 view .LVU1078
 597:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 2979              		.loc 1 597 1 is_stmt 0 view .LVU1079
 2980 000a 2846     		mov	r0, r5
 2981 000c F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2982              	.LVL233:
 2983              	.L254:
 597:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 2984              		.loc 1 597 1 view .LVU1080
 2985 000e 0646     		mov	r6, r0
 2986 0010 0C46     		mov	r4, r1
 581:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             reg_temp = CAN_BT(can_periph);
 2987              		.loc 1 581 9 is_stmt 1 view .LVU1081
 581:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             reg_temp = CAN_BT(can_periph);
 2988              		.loc 1 581 23 is_stmt 0 view .LVU1082
 2989 0012 0121     		movs	r1, #1
 2990              	.LVL234:
 581:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             reg_temp = CAN_BT(can_periph);
 2991              		.loc 1 581 23 view .LVU1083
 2992 0014 FFF7FEFF 		bl	can_working_mode_set
 2993              	.LVL235:
 581:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             reg_temp = CAN_BT(can_periph);
 2994              		.loc 1 581 23 view .LVU1084
 2995 0018 0546     		mov	r5, r0
 581:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             reg_temp = CAN_BT(can_periph);
 2996              		.loc 1 581 11 view .LVU1085
 2997 001a 0128     		cmp	r0, #1
 2998 001c 08D0     		beq	.L255
 586:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 2999              		.loc 1 586 19 view .LVU1086
 3000 001e 0025     		movs	r5, #0
 3001              	.L250:
 3002              	.LVL236:
 589:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             reval = ERROR;
 3003              		.loc 1 589 9 is_stmt 1 view .LVU1087
 589:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             reval = ERROR;
 3004              		.loc 1 589 23 is_stmt 0 view .LVU1088
 3005 0020 0221     		movs	r1, #2
 3006 0022 3046     		mov	r0, r6
 3007 0024 FFF7FEFF 		bl	can_working_mode_set
 3008              	.LVL237:
 590:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 3009              		.loc 1 590 19 view .LVU1089
ARM GAS  /tmp/ccuXvXmU.s 			page 98


 3010 0028 0128     		cmp	r0, #1
 3011 002a 18BF     		it	ne
 3012 002c 0025     		movne	r5, #0
 3013              	.LVL238:
 590:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }
 3014              		.loc 1 590 19 view .LVU1090
 3015 002e ECE7     		b	.L249
 3016              	.LVL239:
 3017              	.L255:
 582:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             reg_temp &= (CAN_BT_LCMOD | CAN_BT_SCMOD);
 3018              		.loc 1 582 13 is_stmt 1 view .LVU1091
 582:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             reg_temp &= (CAN_BT_LCMOD | CAN_BT_SCMOD);
 3019              		.loc 1 582 22 is_stmt 0 view .LVU1092
 3020 0030 F769     		ldr	r7, [r6, #28]
 3021              	.LVL240:
 583:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_BT(can_periph) = reg_temp | dev_can_baudrate_set(hz);
 3022              		.loc 1 583 13 is_stmt 1 view .LVU1093
 584:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }else {
 3023              		.loc 1 584 13 view .LVU1094
 584:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }else {
 3024              		.loc 1 584 45 is_stmt 0 view .LVU1095
 3025 0032 2046     		mov	r0, r4
 3026 0034 FFF7FEFF 		bl	dev_can_baudrate_set
 3027              	.LVL241:
 583:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****             CAN_BT(can_periph) = reg_temp | dev_can_baudrate_set(hz);
 3028              		.loc 1 583 22 view .LVU1096
 3029 0038 07F04047 		and	r7, r7, #-1073741824
 3030              	.LVL242:
 584:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }else {
 3031              		.loc 1 584 43 view .LVU1097
 3032 003c 0743     		orrs	r7, r7, r0
 3033              	.LVL243:
 584:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         }else {
 3034              		.loc 1 584 32 view .LVU1098
 3035 003e F761     		str	r7, [r6, #28]
 3036 0040 EEE7     		b	.L250
 3037              	.L257:
 3038 0042 00BF     		.align	2
 3039              	.L256:
 3040 0044 40420F00 		.word	1000000
 3041              		.cfi_endproc
 3042              	.LFE122:
 3044              		.section	.text.can_fd_frequency_set,"ax",%progbits
 3045              		.align	1
 3046              		.global	can_fd_frequency_set
 3047              		.syntax unified
 3048              		.thumb
 3049              		.thumb_func
 3050              		.fpu fpv4-sp-d16
 3052              	can_fd_frequency_set:
 3053              	.LVL244:
 3054              	.LFB123:
 608:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     ErrStatus reval = SUCCESS;
 3055              		.loc 1 608 1 is_stmt 1 view -0
 3056              		.cfi_startproc
 3057              		@ args = 0, pretend = 0, frame = 0
 3058              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccuXvXmU.s 			page 99


 608:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     ErrStatus reval = SUCCESS;
 3059              		.loc 1 608 1 is_stmt 0 view .LVU1100
 3060 0000 70B5     		push	{r4, r5, r6, lr}
 3061              		.cfi_def_cfa_offset 16
 3062              		.cfi_offset 4, -16
 3063              		.cfi_offset 5, -12
 3064              		.cfi_offset 6, -8
 3065              		.cfi_offset 14, -4
 3066 0002 0546     		mov	r5, r0
 3067 0004 0E46     		mov	r6, r1
 609:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 3068              		.loc 1 609 5 is_stmt 1 view .LVU1101
 3069              	.LVL245:
 611:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_DBT(can_periph) = dev_can_baudrate_set(hz);
 3070              		.loc 1 611 5 view .LVU1102
 611:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_DBT(can_periph) = dev_can_baudrate_set(hz);
 3071              		.loc 1 611 19 is_stmt 0 view .LVU1103
 3072 0006 0121     		movs	r1, #1
 3073              	.LVL246:
 611:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_DBT(can_periph) = dev_can_baudrate_set(hz);
 3074              		.loc 1 611 19 view .LVU1104
 3075 0008 FFF7FEFF 		bl	can_working_mode_set
 3076              	.LVL247:
 611:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         CAN_DBT(can_periph) = dev_can_baudrate_set(hz);
 3077              		.loc 1 611 7 view .LVU1105
 3078 000c 0128     		cmp	r0, #1
 3079 000e 09D0     		beq	.L263
 614:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 3080              		.loc 1 614 15 view .LVU1106
 3081 0010 0024     		movs	r4, #0
 3082              	.L259:
 3083              	.LVL248:
 617:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         reval = ERROR;
 3084              		.loc 1 617 5 is_stmt 1 view .LVU1107
 617:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         reval = ERROR;
 3085              		.loc 1 617 19 is_stmt 0 view .LVU1108
 3086 0012 0221     		movs	r1, #2
 3087 0014 2846     		mov	r0, r5
 3088 0016 FFF7FEFF 		bl	can_working_mode_set
 3089              	.LVL249:
 618:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 3090              		.loc 1 618 15 view .LVU1109
 3091 001a 0128     		cmp	r0, #1
 3092              	.LVL250:
 621:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 3093              		.loc 1 621 5 is_stmt 1 view .LVU1110
 622:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 3094              		.loc 1 622 1 is_stmt 0 view .LVU1111
 3095 001c 0CBF     		ite	eq
 3096 001e 2046     		moveq	r0, r4
 3097 0020 0020     		movne	r0, #0
 3098 0022 70BD     		pop	{r4, r5, r6, pc}
 3099              	.LVL251:
 3100              	.L263:
 622:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 3101              		.loc 1 622 1 view .LVU1112
 3102 0024 0446     		mov	r4, r0
ARM GAS  /tmp/ccuXvXmU.s 			page 100


 612:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else {
 3103              		.loc 1 612 9 is_stmt 1 view .LVU1113
 612:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else {
 3104              		.loc 1 612 31 is_stmt 0 view .LVU1114
 3105 0026 3046     		mov	r0, r6
 3106 0028 FFF7FEFF 		bl	dev_can_baudrate_set
 3107              	.LVL252:
 612:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }else {
 3108              		.loc 1 612 29 view .LVU1115
 3109 002c E862     		str	r0, [r5, #44]
 3110 002e F0E7     		b	.L259
 3111              		.cfi_endproc
 3112              	.LFE123:
 3114              		.section	.text.can_wakeup,"ax",%progbits
 3115              		.align	1
 3116              		.global	can_wakeup
 3117              		.syntax unified
 3118              		.thumb
 3119              		.thumb_func
 3120              		.fpu fpv4-sp-d16
 3122              	can_wakeup:
 3123              	.LVL253:
 3124              	.LFB139:
1221:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     ErrStatus flag = ERROR;
 3125              		.loc 1 1221 1 is_stmt 1 view -0
 3126              		.cfi_startproc
 3127              		@ args = 0, pretend = 0, frame = 0
 3128              		@ frame_needed = 0, uses_anonymous_args = 0
 3129              		@ link register save eliminated.
1222:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t timeout = CAN_TIMEOUT;
 3130              		.loc 1 1222 5 view .LVU1117
1223:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 3131              		.loc 1 1223 5 view .LVU1118
1226:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 3132              		.loc 1 1226 5 view .LVU1119
1226:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 3133              		.loc 1 1226 25 is_stmt 0 view .LVU1120
 3134 0000 0368     		ldr	r3, [r0]
 3135 0002 23F00203 		bic	r3, r3, #2
 3136 0006 0146     		mov	r1, r0
 3137 0008 41F8043B 		str	r3, [r1], #4
1228:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         timeout--;
 3138              		.loc 1 1228 5 is_stmt 1 view .LVU1121
1228:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         timeout--;
 3139              		.loc 1 1228 10 view .LVU1122
1228:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         timeout--;
 3140              		.loc 1 1228 19 is_stmt 0 view .LVU1123
 3141 000c 4368     		ldr	r3, [r0, #4]
1228:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         timeout--;
 3142              		.loc 1 1228 10 view .LVU1124
 3143 000e 13F0020F 		tst	r3, #2
 3144 0012 07D0     		beq	.L265
 3145 0014 4FF6FF73 		movw	r3, #65535
 3146              	.LVL254:
 3147              	.L266:
1229:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 3148              		.loc 1 1229 9 is_stmt 1 view .LVU1125
ARM GAS  /tmp/ccuXvXmU.s 			page 101


1228:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         timeout--;
 3149              		.loc 1 1228 10 view .LVU1126
1228:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         timeout--;
 3150              		.loc 1 1228 19 is_stmt 0 view .LVU1127
 3151 0018 0A68     		ldr	r2, [r1]
1228:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         timeout--;
 3152              		.loc 1 1228 10 view .LVU1128
 3153 001a 12F0020F 		tst	r2, #2
 3154 001e 01D0     		beq	.L265
1228:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         timeout--;
 3155              		.loc 1 1228 59 discriminator 1 view .LVU1129
 3156 0020 013B     		subs	r3, r3, #1
 3157              	.LVL255:
1228:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         timeout--;
 3158              		.loc 1 1228 59 discriminator 1 view .LVU1130
 3159 0022 F9D1     		bne	.L266
 3160              	.LVL256:
 3161              	.L265:
1232:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         flag = ERROR;
 3162              		.loc 1 1232 5 is_stmt 1 view .LVU1131
1232:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         flag = ERROR;
 3163              		.loc 1 1232 15 is_stmt 0 view .LVU1132
 3164 0024 4068     		ldr	r0, [r0, #4]
 3165              	.LVL257:
1237:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 3166              		.loc 1 1237 5 is_stmt 1 view .LVU1133
1232:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         flag = ERROR;
 3167              		.loc 1 1232 7 is_stmt 0 view .LVU1134
 3168 0026 80F00200 		eor	r0, r0, #2
 3169              	.LVL258:
1238:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 3170              		.loc 1 1238 1 view .LVU1135
 3171 002a C0F34000 		ubfx	r0, r0, #1, #1
 3172              	.LVL259:
1238:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 3173              		.loc 1 1238 1 view .LVU1136
 3174 002e 7047     		bx	lr
 3175              		.cfi_endproc
 3176              	.LFE139:
 3178              		.section	.text.can_error_get,"ax",%progbits
 3179              		.align	1
 3180              		.global	can_error_get
 3181              		.syntax unified
 3182              		.thumb
 3183              		.thumb_func
 3184              		.fpu fpv4-sp-d16
 3186              	can_error_get:
 3187              	.LVL260:
 3188              	.LFB140:
1256:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     can_error_enum error;
 3189              		.loc 1 1256 1 is_stmt 1 view -0
 3190              		.cfi_startproc
 3191              		@ args = 0, pretend = 0, frame = 0
 3192              		@ frame_needed = 0, uses_anonymous_args = 0
 3193              		@ link register save eliminated.
1257:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     error = CAN_ERROR_NONE;
 3194              		.loc 1 1257 5 view .LVU1138
ARM GAS  /tmp/ccuXvXmU.s 			page 102


1258:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 3195              		.loc 1 1258 5 view .LVU1139
1261:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     return error;
 3196              		.loc 1 1261 5 view .LVU1140
1261:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     return error;
 3197              		.loc 1 1261 30 is_stmt 0 view .LVU1141
 3198 0000 8069     		ldr	r0, [r0, #24]
 3199              	.LVL261:
1262:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 3200              		.loc 1 1262 5 is_stmt 1 view .LVU1142
1263:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 3201              		.loc 1 1263 1 is_stmt 0 view .LVU1143
 3202 0002 C0F30210 		ubfx	r0, r0, #4, #3
 3203              	.LVL262:
1263:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 3204              		.loc 1 1263 1 view .LVU1144
 3205 0006 7047     		bx	lr
 3206              		.cfi_endproc
 3207              	.LFE140:
 3209              		.section	.text.can_receive_error_number_get,"ax",%progbits
 3210              		.align	1
 3211              		.global	can_receive_error_number_get
 3212              		.syntax unified
 3213              		.thumb
 3214              		.thumb_func
 3215              		.fpu fpv4-sp-d16
 3217              	can_receive_error_number_get:
 3218              	.LVL263:
 3219              	.LFB141:
1273:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint8_t val;
 3220              		.loc 1 1273 1 is_stmt 1 view -0
 3221              		.cfi_startproc
 3222              		@ args = 0, pretend = 0, frame = 0
 3223              		@ frame_needed = 0, uses_anonymous_args = 0
 3224              		@ link register save eliminated.
1274:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 3225              		.loc 1 1274 5 view .LVU1146
1277:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     return val;
 3226              		.loc 1 1277 5 view .LVU1147
1277:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     return val;
 3227              		.loc 1 1277 21 is_stmt 0 view .LVU1148
 3228 0000 8069     		ldr	r0, [r0, #24]
 3229              	.LVL264:
1278:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 3230              		.loc 1 1278 5 is_stmt 1 view .LVU1149
1279:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 3231              		.loc 1 1279 1 is_stmt 0 view .LVU1150
 3232 0002 000E     		lsrs	r0, r0, #24
 3233              	.LVL265:
1279:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 3234              		.loc 1 1279 1 view .LVU1151
 3235 0004 7047     		bx	lr
 3236              		.cfi_endproc
 3237              	.LFE141:
 3239              		.section	.text.can_transmit_error_number_get,"ax",%progbits
 3240              		.align	1
 3241              		.global	can_transmit_error_number_get
ARM GAS  /tmp/ccuXvXmU.s 			page 103


 3242              		.syntax unified
 3243              		.thumb
 3244              		.thumb_func
 3245              		.fpu fpv4-sp-d16
 3247              	can_transmit_error_number_get:
 3248              	.LVL266:
 3249              	.LFB142:
1289:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint8_t val;
 3250              		.loc 1 1289 1 is_stmt 1 view -0
 3251              		.cfi_startproc
 3252              		@ args = 0, pretend = 0, frame = 0
 3253              		@ frame_needed = 0, uses_anonymous_args = 0
 3254              		@ link register save eliminated.
1290:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 3255              		.loc 1 1290 5 view .LVU1153
1292:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     return val;
 3256              		.loc 1 1292 5 view .LVU1154
1292:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     return val;
 3257              		.loc 1 1292 21 is_stmt 0 view .LVU1155
 3258 0000 8069     		ldr	r0, [r0, #24]
 3259              	.LVL267:
1293:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 3260              		.loc 1 1293 5 is_stmt 1 view .LVU1156
1294:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 3261              		.loc 1 1294 1 is_stmt 0 view .LVU1157
 3262 0002 C0F30740 		ubfx	r0, r0, #16, #8
 3263              	.LVL268:
1294:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 3264              		.loc 1 1294 1 view .LVU1158
 3265 0006 7047     		bx	lr
 3266              		.cfi_endproc
 3267              	.LFE142:
 3269              		.section	.text.can_interrupt_enable,"ax",%progbits
 3270              		.align	1
 3271              		.global	can_interrupt_enable
 3272              		.syntax unified
 3273              		.thumb
 3274              		.thumb_func
 3275              		.fpu fpv4-sp-d16
 3277              	can_interrupt_enable:
 3278              	.LVL269:
 3279              	.LFB143:
1320:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     CAN_INTEN(can_periph) |= interrupt;
 3280              		.loc 1 1320 1 is_stmt 1 view -0
 3281              		.cfi_startproc
 3282              		@ args = 0, pretend = 0, frame = 0
 3283              		@ frame_needed = 0, uses_anonymous_args = 0
 3284              		@ link register save eliminated.
1321:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 3285              		.loc 1 1321 5 view .LVU1160
1321:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 3286              		.loc 1 1321 27 is_stmt 0 view .LVU1161
 3287 0000 4369     		ldr	r3, [r0, #20]
 3288 0002 0B43     		orrs	r3, r3, r1
 3289 0004 4361     		str	r3, [r0, #20]
1322:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 3290              		.loc 1 1322 1 view .LVU1162
ARM GAS  /tmp/ccuXvXmU.s 			page 104


 3291 0006 7047     		bx	lr
 3292              		.cfi_endproc
 3293              	.LFE143:
 3295              		.section	.text.can_interrupt_disable,"ax",%progbits
 3296              		.align	1
 3297              		.global	can_interrupt_disable
 3298              		.syntax unified
 3299              		.thumb
 3300              		.thumb_func
 3301              		.fpu fpv4-sp-d16
 3303              	can_interrupt_disable:
 3304              	.LVL270:
 3305              	.LFB144:
1348:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     CAN_INTEN(can_periph) &= ~interrupt;
 3306              		.loc 1 1348 1 is_stmt 1 view -0
 3307              		.cfi_startproc
 3308              		@ args = 0, pretend = 0, frame = 0
 3309              		@ frame_needed = 0, uses_anonymous_args = 0
 3310              		@ link register save eliminated.
1349:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 3311              		.loc 1 1349 5 view .LVU1164
1349:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 3312              		.loc 1 1349 27 is_stmt 0 view .LVU1165
 3313 0000 4369     		ldr	r3, [r0, #20]
 3314 0002 23EA0103 		bic	r3, r3, r1
 3315 0006 4361     		str	r3, [r0, #20]
1350:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 3316              		.loc 1 1350 1 view .LVU1166
 3317 0008 7047     		bx	lr
 3318              		.cfi_endproc
 3319              	.LFE144:
 3321              		.section	.text.can_flag_get,"ax",%progbits
 3322              		.align	1
 3323              		.global	can_flag_get
 3324              		.syntax unified
 3325              		.thumb
 3326              		.thumb_func
 3327              		.fpu fpv4-sp-d16
 3329              	can_flag_get:
 3330              	.LVL271:
 3331              	.LFB145:
1375:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* get flag and interrupt enable state */
 3332              		.loc 1 1375 1 is_stmt 1 view -0
 3333              		.cfi_startproc
 3334              		@ args = 0, pretend = 0, frame = 0
 3335              		@ frame_needed = 0, uses_anonymous_args = 0
 3336              		@ link register save eliminated.
1377:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         return SET;
 3337              		.loc 1 1377 5 view .LVU1168
1377:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         return SET;
 3338              		.loc 1 1377 18 is_stmt 0 view .LVU1169
 3339 0000 8B09     		lsrs	r3, r1, #6
 3340 0002 1858     		ldr	r0, [r3, r0]
 3341              	.LVL272:
1377:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         return SET;
 3342              		.loc 1 1377 50 view .LVU1170
 3343 0004 01F01F01 		and	r1, r1, #31
ARM GAS  /tmp/ccuXvXmU.s 			page 105


 3344              	.LVL273:
1377:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         return SET;
 3345              		.loc 1 1377 14 view .LVU1171
 3346 0008 C840     		lsrs	r0, r0, r1
1382:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 3347              		.loc 1 1382 1 view .LVU1172
 3348 000a 00F00100 		and	r0, r0, #1
 3349 000e 7047     		bx	lr
 3350              		.cfi_endproc
 3351              	.LFE145:
 3353              		.section	.text.can_flag_clear,"ax",%progbits
 3354              		.align	1
 3355              		.global	can_flag_clear
 3356              		.syntax unified
 3357              		.thumb
 3358              		.thumb_func
 3359              		.fpu fpv4-sp-d16
 3361              	can_flag_clear:
 3362              	.LVL274:
 3363              	.LFB146:
1404:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     CAN_REG_VAL(can_periph, flag) |= BIT(CAN_BIT_POS(flag));
 3364              		.loc 1 1404 1 is_stmt 1 view -0
 3365              		.cfi_startproc
 3366              		@ args = 0, pretend = 0, frame = 0
 3367              		@ frame_needed = 0, uses_anonymous_args = 0
 3368              		@ link register save eliminated.
1404:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     CAN_REG_VAL(can_periph, flag) |= BIT(CAN_BIT_POS(flag));
 3369              		.loc 1 1404 1 is_stmt 0 view .LVU1174
 3370 0000 10B4     		push	{r4}
 3371              		.cfi_def_cfa_offset 4
 3372              		.cfi_offset 4, -4
1405:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 3373              		.loc 1 1405 5 is_stmt 1 view .LVU1175
1405:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 3374              		.loc 1 1405 35 is_stmt 0 view .LVU1176
 3375 0002 8A09     		lsrs	r2, r1, #6
 3376 0004 1458     		ldr	r4, [r2, r0]
1405:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 3377              		.loc 1 1405 38 view .LVU1177
 3378 0006 01F01F01 		and	r1, r1, #31
 3379              	.LVL275:
1405:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 3380              		.loc 1 1405 38 view .LVU1178
 3381 000a 0123     		movs	r3, #1
 3382 000c 03FA01F1 		lsl	r1, r3, r1
1405:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 3383              		.loc 1 1405 35 view .LVU1179
 3384 0010 2143     		orrs	r1, r1, r4
 3385 0012 1150     		str	r1, [r2, r0]
1406:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 3386              		.loc 1 1406 1 view .LVU1180
 3387 0014 5DF8044B 		ldr	r4, [sp], #4
 3388              		.cfi_restore 4
 3389              		.cfi_def_cfa_offset 0
 3390 0018 7047     		bx	lr
 3391              		.cfi_endproc
 3392              	.LFE146:
ARM GAS  /tmp/ccuXvXmU.s 			page 106


 3394              		.section	.text.can_interrupt_flag_get,"ax",%progbits
 3395              		.align	1
 3396              		.global	can_interrupt_flag_get
 3397              		.syntax unified
 3398              		.thumb
 3399              		.thumb_func
 3400              		.fpu fpv4-sp-d16
 3402              	can_interrupt_flag_get:
 3403              	.LVL276:
 3404              	.LFB147:
1428:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t ret1 = RESET;
 3405              		.loc 1 1428 1 is_stmt 1 view -0
 3406              		.cfi_startproc
 3407              		@ args = 0, pretend = 0, frame = 0
 3408              		@ frame_needed = 0, uses_anonymous_args = 0
 3409              		@ link register save eliminated.
1428:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t ret1 = RESET;
 3410              		.loc 1 1428 1 is_stmt 0 view .LVU1182
 3411 0000 10B4     		push	{r4}
 3412              		.cfi_def_cfa_offset 4
 3413              		.cfi_offset 4, -4
1429:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     uint32_t ret2 = RESET;
 3414              		.loc 1 1429 5 is_stmt 1 view .LVU1183
 3415              	.LVL277:
1430:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 3416              		.loc 1 1430 5 view .LVU1184
1433:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* get the staus of interrupt enale bit */
 3417              		.loc 1 1433 5 view .LVU1185
1433:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* get the staus of interrupt enale bit */
 3418              		.loc 1 1433 12 is_stmt 0 view .LVU1186
 3419 0002 0B0B     		lsrs	r3, r1, #12
 3420 0004 1A58     		ldr	r2, [r3, r0]
 3421              	.LVL278:
1435:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(ret1 && ret2){
 3422              		.loc 1 1435 5 is_stmt 1 view .LVU1187
1435:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(ret1 && ret2){
 3423              		.loc 1 1435 12 is_stmt 0 view .LVU1188
 3424 0006 4469     		ldr	r4, [r0, #20]
 3425              	.LVL279:
1436:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         return SET;
 3426              		.loc 1 1436 5 is_stmt 1 view .LVU1189
1433:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* get the staus of interrupt enale bit */
 3427              		.loc 1 1433 45 is_stmt 0 view .LVU1190
 3428 0008 C1F38410 		ubfx	r0, r1, #6, #5
 3429              	.LVL280:
1433:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     /* get the staus of interrupt enale bit */
 3430              		.loc 1 1433 45 view .LVU1191
 3431 000c 0123     		movs	r3, #1
 3432 000e 8340     		lsls	r3, r3, r0
1436:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         return SET;
 3433              		.loc 1 1436 7 view .LVU1192
 3434 0010 1342     		tst	r3, r2
 3435 0012 0BD0     		beq	.L278
1435:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(ret1 && ret2){
 3436              		.loc 1 1435 36 discriminator 1 view .LVU1193
 3437 0014 01F01F01 		and	r1, r1, #31
 3438              	.LVL281:
ARM GAS  /tmp/ccuXvXmU.s 			page 107


1435:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     if(ret1 && ret2){
 3439              		.loc 1 1435 36 discriminator 1 view .LVU1194
 3440 0018 0123     		movs	r3, #1
 3441 001a 03FA01F1 		lsl	r1, r3, r1
 3442              	.LVL282:
1436:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****         return SET;
 3443              		.loc 1 1436 13 discriminator 1 view .LVU1195
 3444 001e 2142     		tst	r1, r4
1439:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 3445              		.loc 1 1439 16 discriminator 1 view .LVU1196
 3446 0020 14BF     		ite	ne
 3447 0022 1846     		movne	r0, r3
 3448 0024 0020     		moveq	r0, #0
 3449              	.L277:
1441:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 3450              		.loc 1 1441 1 view .LVU1197
 3451 0026 5DF8044B 		ldr	r4, [sp], #4
 3452              		.cfi_remember_state
 3453              		.cfi_restore 4
 3454              		.cfi_def_cfa_offset 0
 3455              	.LVL283:
1441:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 3456              		.loc 1 1441 1 view .LVU1198
 3457 002a 7047     		bx	lr
 3458              	.LVL284:
 3459              	.L278:
 3460              		.cfi_restore_state
1439:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     }
 3461              		.loc 1 1439 16 view .LVU1199
 3462 002c 0020     		movs	r0, #0
 3463 002e FAE7     		b	.L277
 3464              		.cfi_endproc
 3465              	.LFE147:
 3467              		.section	.text.can_interrupt_flag_clear,"ax",%progbits
 3468              		.align	1
 3469              		.global	can_interrupt_flag_clear
 3470              		.syntax unified
 3471              		.thumb
 3472              		.thumb_func
 3473              		.fpu fpv4-sp-d16
 3475              	can_interrupt_flag_clear:
 3476              	.LVL285:
 3477              	.LFB148:
1463:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     CAN_REG_VALS(can_periph, flag) |= BIT(CAN_BIT_POS0(flag));
 3478              		.loc 1 1463 1 is_stmt 1 view -0
 3479              		.cfi_startproc
 3480              		@ args = 0, pretend = 0, frame = 0
 3481              		@ frame_needed = 0, uses_anonymous_args = 0
 3482              		@ link register save eliminated.
1463:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c ****     CAN_REG_VALS(can_periph, flag) |= BIT(CAN_BIT_POS0(flag));
 3483              		.loc 1 1463 1 is_stmt 0 view .LVU1201
 3484 0000 10B4     		push	{r4}
 3485              		.cfi_def_cfa_offset 4
 3486              		.cfi_offset 4, -4
1464:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 3487              		.loc 1 1464 5 is_stmt 1 view .LVU1202
1464:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
ARM GAS  /tmp/ccuXvXmU.s 			page 108


 3488              		.loc 1 1464 36 is_stmt 0 view .LVU1203
 3489 0002 0A0B     		lsrs	r2, r1, #12
 3490 0004 1458     		ldr	r4, [r2, r0]
1464:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 3491              		.loc 1 1464 39 view .LVU1204
 3492 0006 C1F38411 		ubfx	r1, r1, #6, #5
 3493              	.LVL286:
1464:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 3494              		.loc 1 1464 39 view .LVU1205
 3495 000a 0123     		movs	r3, #1
 3496 000c 03FA01F1 		lsl	r1, r3, r1
1464:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** }
 3497              		.loc 1 1464 36 view .LVU1206
 3498 0010 2143     		orrs	r1, r1, r4
 3499 0012 1150     		str	r1, [r2, r0]
1465:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_can.c **** 
 3500              		.loc 1 1465 1 view .LVU1207
 3501 0014 5DF8044B 		ldr	r4, [sp], #4
 3502              		.cfi_restore 4
 3503              		.cfi_def_cfa_offset 0
 3504 0018 7047     		bx	lr
 3505              		.cfi_endproc
 3506              	.LFE148:
 3508              		.global	g_can_fdlength_table
 3509              		.section	.rodata.g_can_fdlength_table,"a"
 3510              		.align	2
 3511              		.set	.LANCHOR1,. + 0
 3514              	g_can_fdlength_table:
 3515 0000 0C101418 		.ascii	"\014\020\024\030 0@"
 3515      203040
 3516              		.section	.rodata.timing_pts,"a"
 3517              		.align	2
 3518              		.set	.LANCHOR0,. + 0
 3521              	timing_pts:
 3522 0000 00000000 		.word	0
 3523 0004 00000000 		.word	0
 3524 0008 01000000 		.word	1
 3525 000c 00000000 		.word	0
 3526 0010 02000000 		.word	2
 3527 0014 00000000 		.word	0
 3528 0018 03000000 		.word	3
 3529 001c 00000000 		.word	0
 3530 0020 03000000 		.word	3
 3531 0024 01000000 		.word	1
 3532 0028 04000000 		.word	4
 3533 002c 01000000 		.word	1
 3534 0030 05000000 		.word	5
 3535 0034 01000000 		.word	1
 3536 0038 06000000 		.word	6
 3537 003c 01000000 		.word	1
 3538 0040 06000000 		.word	6
 3539 0044 02000000 		.word	2
 3540 0048 07000000 		.word	7
 3541 004c 02000000 		.word	2
 3542 0050 08000000 		.word	8
 3543 0054 02000000 		.word	2
 3544 0058 09000000 		.word	9
ARM GAS  /tmp/ccuXvXmU.s 			page 109


 3545 005c 02000000 		.word	2
 3546 0060 09000000 		.word	9
 3547 0064 03000000 		.word	3
 3548 0068 0A000000 		.word	10
 3549 006c 03000000 		.word	3
 3550 0070 0B000000 		.word	11
 3551 0074 03000000 		.word	3
 3552 0078 0C000000 		.word	12
 3553 007c 03000000 		.word	3
 3554 0080 0D000000 		.word	13
 3555 0084 03000000 		.word	3
 3556 0088 0D000000 		.word	13
 3557 008c 04000000 		.word	4
 3558 0090 0E000000 		.word	14
 3559 0094 04000000 		.word	4
 3560 0098 0F000000 		.word	15
 3561 009c 04000000 		.word	4
 3562 00a0 0F000000 		.word	15
 3563 00a4 05000000 		.word	5
 3564 00a8 0F000000 		.word	15
 3565 00ac 06000000 		.word	6
 3566 00b0 0F000000 		.word	15
 3567 00b4 07000000 		.word	7
 3568              		.text
 3569              	.Letext0:
 3570              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 3571              		.file 3 "../../../../Firmware/CMSIS/GD/GD32E10x/Include/gd32e10x.h"
 3572              		.file 4 "../../../../Firmware/GD32E10x_standard_peripheral/Include/gd32e10x_rcu.h"
 3573              		.file 5 "../../../../Firmware/GD32E10x_standard_peripheral/Include/gd32e10x_dbg.h"
 3574              		.file 6 "../../../../Firmware/GD32E10x_standard_peripheral/Include/gd32e10x_can.h"
ARM GAS  /tmp/ccuXvXmU.s 			page 110


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32e10x_can.c
     /tmp/ccuXvXmU.s:18     .text.dev_can_baudrate_set:0000000000000000 $t
     /tmp/ccuXvXmU.s:25     .text.dev_can_baudrate_set:0000000000000000 dev_can_baudrate_set
     /tmp/ccuXvXmU.s:174    .text.dev_can_baudrate_set:0000000000000078 $d
     /tmp/ccuXvXmU.s:181    .text.can_deinit:0000000000000000 $t
     /tmp/ccuXvXmU.s:188    .text.can_deinit:0000000000000000 can_deinit
     /tmp/ccuXvXmU.s:234    .text.can_deinit:000000000000002c $d
     /tmp/ccuXvXmU.s:239    .text.can_struct_para_init:0000000000000000 $t
     /tmp/ccuXvXmU.s:246    .text.can_struct_para_init:0000000000000000 can_struct_para_init
     /tmp/ccuXvXmU.s:264    .text.can_struct_para_init:000000000000000c $d
     /tmp/ccuXvXmU.s:492    .text.can_init:0000000000000000 $t
     /tmp/ccuXvXmU.s:499    .text.can_init:0000000000000000 can_init
     /tmp/ccuXvXmU.s:737    .text.can_fd_init:0000000000000000 $t
     /tmp/ccuXvXmU.s:744    .text.can_fd_init:0000000000000000 can_fd_init
     /tmp/ccuXvXmU.s:991    .text.can_filter_init:0000000000000000 $t
     /tmp/ccuXvXmU.s:998    .text.can_filter_init:0000000000000000 can_filter_init
     /tmp/ccuXvXmU.s:1178   .text.can_filter_init:0000000000000118 $d
     /tmp/ccuXvXmU.s:1183   .text.can_filter_mask_mode_init:0000000000000000 $t
     /tmp/ccuXvXmU.s:1190   .text.can_filter_mask_mode_init:0000000000000000 can_filter_mask_mode_init
     /tmp/ccuXvXmU.s:1240   .text.can_filter_mask_mode_init:0000000000000030 $d
     /tmp/ccuXvXmU.s:1244   .text.can_filter_mask_mode_init:0000000000000034 $t
     /tmp/ccuXvXmU.s:1377   .text.can_monitor_mode_set:0000000000000000 $t
     /tmp/ccuXvXmU.s:1384   .text.can_monitor_mode_set:0000000000000000 can_monitor_mode_set
     /tmp/ccuXvXmU.s:1514   .text.can_fd_function_enable:0000000000000000 $t
     /tmp/ccuXvXmU.s:1521   .text.can_fd_function_enable:0000000000000000 can_fd_function_enable
     /tmp/ccuXvXmU.s:1540   .text.can_fd_function_disable:0000000000000000 $t
     /tmp/ccuXvXmU.s:1547   .text.can_fd_function_disable:0000000000000000 can_fd_function_disable
     /tmp/ccuXvXmU.s:1566   .text.can1_filter_start_bank:0000000000000000 $t
     /tmp/ccuXvXmU.s:1573   .text.can1_filter_start_bank:0000000000000000 can1_filter_start_bank
     /tmp/ccuXvXmU.s:1613   .text.can1_filter_start_bank:0000000000000038 $d
     /tmp/ccuXvXmU.s:1618   .text.can_debug_freeze_enable:0000000000000000 $t
     /tmp/ccuXvXmU.s:1625   .text.can_debug_freeze_enable:0000000000000000 can_debug_freeze_enable
     /tmp/ccuXvXmU.s:1659   .text.can_debug_freeze_enable:0000000000000020 $d
     /tmp/ccuXvXmU.s:1664   .text.can_debug_freeze_disable:0000000000000000 $t
     /tmp/ccuXvXmU.s:1671   .text.can_debug_freeze_disable:0000000000000000 can_debug_freeze_disable
     /tmp/ccuXvXmU.s:1705   .text.can_debug_freeze_disable:0000000000000020 $d
     /tmp/ccuXvXmU.s:1710   .text.can_time_trigger_mode_enable:0000000000000000 $t
     /tmp/ccuXvXmU.s:1717   .text.can_time_trigger_mode_enable:0000000000000000 can_time_trigger_mode_enable
     /tmp/ccuXvXmU.s:1764   .text.can_time_trigger_mode_disable:0000000000000000 $t
     /tmp/ccuXvXmU.s:1771   .text.can_time_trigger_mode_disable:0000000000000000 can_time_trigger_mode_disable
     /tmp/ccuXvXmU.s:1818   .text.can_message_transmit:0000000000000000 $t
     /tmp/ccuXvXmU.s:1825   .text.can_message_transmit:0000000000000000 can_message_transmit
     /tmp/ccuXvXmU.s:2164   .text.can_message_transmit:0000000000000158 $d
     /tmp/ccuXvXmU.s:2169   .text.can_transmit_states:0000000000000000 $t
     /tmp/ccuXvXmU.s:2176   .text.can_transmit_states:0000000000000000 can_transmit_states
     /tmp/ccuXvXmU.s:2280   .text.can_transmit_states:0000000000000064 $d
     /tmp/ccuXvXmU.s:2287   .text.can_transmission_stop:0000000000000000 $t
     /tmp/ccuXvXmU.s:2294   .text.can_transmission_stop:0000000000000000 can_transmission_stop
     /tmp/ccuXvXmU.s:2371   .text.can_message_receive:0000000000000000 $t
     /tmp/ccuXvXmU.s:2378   .text.can_message_receive:0000000000000000 can_message_receive
     /tmp/ccuXvXmU.s:2663   .text.can_message_receive:000000000000012c $d
     /tmp/ccuXvXmU.s:2668   .text.can_fifo_release:0000000000000000 $t
     /tmp/ccuXvXmU.s:2675   .text.can_fifo_release:0000000000000000 can_fifo_release
     /tmp/ccuXvXmU.s:2714   .text.can_receive_message_length_get:0000000000000000 $t
     /tmp/ccuXvXmU.s:2721   .text.can_receive_message_length_get:0000000000000000 can_receive_message_length_get
     /tmp/ccuXvXmU.s:2766   .text.can_working_mode_set:0000000000000000 $t
ARM GAS  /tmp/ccuXvXmU.s 			page 111


     /tmp/ccuXvXmU.s:2773   .text.can_working_mode_set:0000000000000000 can_working_mode_set
     /tmp/ccuXvXmU.s:2943   .text.can_frequency_set:0000000000000000 $t
     /tmp/ccuXvXmU.s:2950   .text.can_frequency_set:0000000000000000 can_frequency_set
     /tmp/ccuXvXmU.s:3040   .text.can_frequency_set:0000000000000044 $d
     /tmp/ccuXvXmU.s:3045   .text.can_fd_frequency_set:0000000000000000 $t
     /tmp/ccuXvXmU.s:3052   .text.can_fd_frequency_set:0000000000000000 can_fd_frequency_set
     /tmp/ccuXvXmU.s:3115   .text.can_wakeup:0000000000000000 $t
     /tmp/ccuXvXmU.s:3122   .text.can_wakeup:0000000000000000 can_wakeup
     /tmp/ccuXvXmU.s:3179   .text.can_error_get:0000000000000000 $t
     /tmp/ccuXvXmU.s:3186   .text.can_error_get:0000000000000000 can_error_get
     /tmp/ccuXvXmU.s:3210   .text.can_receive_error_number_get:0000000000000000 $t
     /tmp/ccuXvXmU.s:3217   .text.can_receive_error_number_get:0000000000000000 can_receive_error_number_get
     /tmp/ccuXvXmU.s:3240   .text.can_transmit_error_number_get:0000000000000000 $t
     /tmp/ccuXvXmU.s:3247   .text.can_transmit_error_number_get:0000000000000000 can_transmit_error_number_get
     /tmp/ccuXvXmU.s:3270   .text.can_interrupt_enable:0000000000000000 $t
     /tmp/ccuXvXmU.s:3277   .text.can_interrupt_enable:0000000000000000 can_interrupt_enable
     /tmp/ccuXvXmU.s:3296   .text.can_interrupt_disable:0000000000000000 $t
     /tmp/ccuXvXmU.s:3303   .text.can_interrupt_disable:0000000000000000 can_interrupt_disable
     /tmp/ccuXvXmU.s:3322   .text.can_flag_get:0000000000000000 $t
     /tmp/ccuXvXmU.s:3329   .text.can_flag_get:0000000000000000 can_flag_get
     /tmp/ccuXvXmU.s:3354   .text.can_flag_clear:0000000000000000 $t
     /tmp/ccuXvXmU.s:3361   .text.can_flag_clear:0000000000000000 can_flag_clear
     /tmp/ccuXvXmU.s:3395   .text.can_interrupt_flag_get:0000000000000000 $t
     /tmp/ccuXvXmU.s:3402   .text.can_interrupt_flag_get:0000000000000000 can_interrupt_flag_get
     /tmp/ccuXvXmU.s:3468   .text.can_interrupt_flag_clear:0000000000000000 $t
     /tmp/ccuXvXmU.s:3475   .text.can_interrupt_flag_clear:0000000000000000 can_interrupt_flag_clear
     /tmp/ccuXvXmU.s:3514   .rodata.g_can_fdlength_table:0000000000000000 g_can_fdlength_table
     /tmp/ccuXvXmU.s:3510   .rodata.g_can_fdlength_table:0000000000000000 $d
     /tmp/ccuXvXmU.s:3517   .rodata.timing_pts:0000000000000000 $d
     /tmp/ccuXvXmU.s:3521   .rodata.timing_pts:0000000000000000 timing_pts
     /tmp/ccuXvXmU.s:269    .text.can_struct_para_init:0000000000000011 $d
     /tmp/ccuXvXmU.s:269    .text.can_struct_para_init:0000000000000012 $t

UNDEFINED SYMBOLS
rcu_clock_freq_get
rcu_periph_reset_enable
rcu_periph_reset_disable
dbg_periph_enable
dbg_periph_disable
