Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: hormiga.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "hormiga.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "hormiga"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : hormiga
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Tami/Desktop/Cerebro_final/abs_counter.vhd" in Library work.
Architecture behavioral of Entity abs_counter is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/Cerebro_final/ffD_reset.vhd" in Library work.
Architecture behavioral of Entity ffd_reset is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/Cerebro_final/Comparador_8bits.vhd" in Library work.
Architecture behavioral of Entity comparador_8bits is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/Cerebro_final/prescaler_motor.vhd" in Library work.
Architecture behavioral of Entity preescalado_motor is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/Cerebro_final/contador.vhd" in Library work.
Architecture behavioral of Entity contador is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/Cerebro_final/multiplexor.vhd" in Library work.
Architecture behavioral of Entity multiplexor is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/Cerebro_final/decodificador2a4.vhd" in Library work.
Architecture behavioral of Entity decodificador2a4 is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/Cerebro_final/seq_generator.vhd" in Library work.
Architecture arch of Entity seq_generator is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/Cerebro_final/decodificador.vhd" in Library work.
Architecture behavioral of Entity decodificador2 is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/Cerebro_final/Maquina_d_estados.vhd" in Library work.
Architecture behavioral of Entity maquina_d_estados is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/Cerebro_final/Bidirectional_buffer_controller.vhd" in Library work.
Architecture behavioral of Entity bidirectional_buffer_controller is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/Cerebro_final/eco_counter.vhd" in Library work.
Architecture behavioral of Entity eco_counter is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/Cerebro_final/measure_registers.vhd" in Library work.
Architecture behavioral of Entity measure_registers is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/Cerebro_final/Prescaler.vhd" in Library work.
Architecture behavioral of Entity cont_preescalado is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/Cerebro_final/Contador_19455.vhd" in Library work.
Architecture behavioral of Entity cycle_counter is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/Cerebro_final/debounce.vhd" in Library work.
Architecture logic of Entity debounce is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/Cerebro_final/fsm_control_ant.vhd" in Library work.
Architecture behavioral of Entity fsm_control_ant is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/Cerebro_final/DECO_GIRO.vhd" in Library work.
Architecture behavioral of Entity deco_giro is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/Cerebro_final/deco_velocidad.vhd" in Library work.
Entity <deco_velocidad> compiled.
Entity <deco_velocidad> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Tami/Desktop/Cerebro_final/Ultra_ping.vhd" in Library work.
Architecture behavioral of Entity ultra_ping is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/Cerebro_final/seven_segment_mux.vhd" in Library work.
Architecture behavioral of Entity seven_segment_mux is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/Cerebro_final/Motor.vhd" in Library work.
Architecture behavioral of Entity controlador_derecha is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/Cerebro_final/controlador_izquierda.vhd" in Library work.
Architecture behavioral of Entity controlador_izquierda is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/Cerebro_final/hormiga.vhd" in Library work.
Architecture behavioral of Entity hormiga is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <hormiga> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <debounce> in library <work> (architecture <logic>) with generics.
	counter_size = 19

Analyzing hierarchy for entity <fsm_control_ant> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DECO_GIRO> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <deco_velocidad> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Ultra_ping> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <seven_segment_mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <controlador_derecha> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <controlador_izquierda> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Maquina_d_estados> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Bidirectional_buffer_controller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <eco_counter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <measure_registers> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <cont_preescalado> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <cycle_counter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <multiplexor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <decodificador2a4> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <seq_generator> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <decodificador2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Comparador_8bits> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <preescalado_motor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <contador> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <abs_counter> in library <work> (architecture <behavioral>) with generics.
	N_bits = 6
	abs_const = 60

Analyzing hierarchy for entity <abs_counter> in library <work> (architecture <behavioral>) with generics.
	N_bits = 4
	abs_const = 10

Analyzing hierarchy for entity <ffD_reset> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <abs_counter> in library <work> (architecture <behavioral>) with generics.
	N_bits = 15
	abs_const = 19455


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <hormiga> in library <work> (Architecture <behavioral>).
Entity <hormiga> analyzed. Unit <hormiga> generated.

Analyzing generic Entity <debounce> in library <work> (Architecture <logic>).
	counter_size = 19
Entity <debounce> analyzed. Unit <debounce> generated.

Analyzing Entity <fsm_control_ant> in library <work> (Architecture <behavioral>).
Entity <fsm_control_ant> analyzed. Unit <fsm_control_ant> generated.

Analyzing Entity <DECO_GIRO> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/Tami/Desktop/Cerebro_final/DECO_GIRO.vhd" line 68: Mux is complete : default of case is discarded
Entity <DECO_GIRO> analyzed. Unit <DECO_GIRO> generated.

Analyzing Entity <deco_velocidad> in library <work> (Architecture <behavioral>).
Entity <deco_velocidad> analyzed. Unit <deco_velocidad> generated.

Analyzing Entity <Ultra_ping> in library <work> (Architecture <behavioral>).
Entity <Ultra_ping> analyzed. Unit <Ultra_ping> generated.

Analyzing Entity <Maquina_d_estados> in library <work> (Architecture <behavioral>).
Entity <Maquina_d_estados> analyzed. Unit <Maquina_d_estados> generated.

Analyzing Entity <Bidirectional_buffer_controller> in library <work> (Architecture <behavioral>).
Entity <Bidirectional_buffer_controller> analyzed. Unit <Bidirectional_buffer_controller> generated.

Analyzing Entity <eco_counter> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Tami/Desktop/Cerebro_final/eco_counter.vhd" line 79: Unconnected output port 'count' of component 'abs_counter'.
WARNING:Xst:753 - "C:/Users/Tami/Desktop/Cerebro_final/eco_counter.vhd" line 123: Unconnected output port 't' of component 'abs_counter'.
Entity <eco_counter> analyzed. Unit <eco_counter> generated.

Analyzing generic Entity <abs_counter.1> in library <work> (Architecture <behavioral>).
	N_bits = 6
	abs_const = 60
Entity <abs_counter.1> analyzed. Unit <abs_counter.1> generated.

Analyzing generic Entity <abs_counter.2> in library <work> (Architecture <behavioral>).
	N_bits = 4
	abs_const = 10
Entity <abs_counter.2> analyzed. Unit <abs_counter.2> generated.

Analyzing Entity <measure_registers> in library <work> (Architecture <behavioral>).
Entity <measure_registers> analyzed. Unit <measure_registers> generated.

Analyzing Entity <ffD_reset> in library <work> (Architecture <behavioral>).
Entity <ffD_reset> analyzed. Unit <ffD_reset> generated.

Analyzing Entity <cont_preescalado> in library <work> (Architecture <behavioral>).
Entity <cont_preescalado> analyzed. Unit <cont_preescalado> generated.

Analyzing Entity <cycle_counter> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Tami/Desktop/Cerebro_final/Contador_19455.vhd" line 58: Unconnected output port 't' of component 'abs_counter'.
Entity <cycle_counter> analyzed. Unit <cycle_counter> generated.

Analyzing generic Entity <abs_counter.3> in library <work> (Architecture <behavioral>).
	N_bits = 15
	abs_const = 19455
Entity <abs_counter.3> analyzed. Unit <abs_counter.3> generated.

Analyzing Entity <seven_segment_mux> in library <work> (Architecture <behavioral>).
Entity <seven_segment_mux> analyzed. Unit <seven_segment_mux> generated.

Analyzing Entity <multiplexor> in library <work> (Architecture <behavioral>).
Entity <multiplexor> analyzed. Unit <multiplexor> generated.

Analyzing Entity <decodificador2a4> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/Tami/Desktop/Cerebro_final/decodificador2a4.vhd" line 55: Mux is complete : default of case is discarded
Entity <decodificador2a4> analyzed. Unit <decodificador2a4> generated.

Analyzing Entity <seq_generator> in library <work> (Architecture <arch>).
Entity <seq_generator> analyzed. Unit <seq_generator> generated.

Analyzing Entity <decodificador2> in library <work> (Architecture <behavioral>).
Entity <decodificador2> analyzed. Unit <decodificador2> generated.

Analyzing Entity <controlador_derecha> in library <work> (Architecture <behavioral>).
Entity <controlador_derecha> analyzed. Unit <controlador_derecha> generated.

Analyzing Entity <Comparador_8bits> in library <work> (Architecture <behavioral>).
Entity <Comparador_8bits> analyzed. Unit <Comparador_8bits> generated.

Analyzing Entity <preescalado_motor> in library <work> (Architecture <behavioral>).
Entity <preescalado_motor> analyzed. Unit <preescalado_motor> generated.

Analyzing Entity <contador> in library <work> (Architecture <behavioral>).
Entity <contador> analyzed. Unit <contador> generated.

Analyzing Entity <controlador_izquierda> in library <work> (Architecture <behavioral>).
Entity <controlador_izquierda> analyzed. Unit <controlador_izquierda> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <debounce>.
    Related source file is "C:/Users/Tami/Desktop/Cerebro_final/debounce.vhd".
    Found 2-bit register for signal <result>.
    Found 20-bit up counter for signal <counter_out>.
    Found 1-bit xor2 for signal <counter_set_1>.
    Found 1-bit xor2 for signal <counter_set_2>.
    Found 2-bit register for signal <flipflops_1>.
    Found 2-bit register for signal <flipflops_2>.
    Summary:
	inferred   1 Counter(s).
	inferred   6 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <fsm_control_ant>.
    Related source file is "C:/Users/Tami/Desktop/Cerebro_final/fsm_control_ant.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | en                        (positive)           |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_l                                           |
    | Power Up State     | st_l                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <fsm_control_ant> synthesized.


Synthesizing Unit <DECO_GIRO>.
    Related source file is "C:/Users/Tami/Desktop/Cerebro_final/DECO_GIRO.vhd".
    Found 4x4-bit ROM for signal <sig_deco_case$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <DECO_GIRO> synthesized.


Synthesizing Unit <deco_velocidad>.
    Related source file is "C:/Users/Tami/Desktop/Cerebro_final/deco_velocidad.vhd".
WARNING:Xst:647 - Input <dm_in<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <distancia> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 8-bit latch for signal <consigna_vel_der>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <consigna_vel_izq>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <deco_velocidad> synthesized.


Synthesizing Unit <Maquina_d_estados>.
    Related source file is "C:/Users/Tami/Desktop/Cerebro_final/Maquina_d_estados.vhd".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | en                        (positive)           |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | st0_wait_for_next_measure                      |
    | Power Up State     | st0_wait_for_next_measure                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <Maquina_d_estados> synthesized.


Synthesizing Unit <Bidirectional_buffer_controller>.
    Related source file is "C:/Users/Tami/Desktop/Cerebro_final/Bidirectional_buffer_controller.vhd".
    Found 1-bit tristate buffer for signal <bi>.
    Summary:
	inferred   1 Tristate(s).
Unit <Bidirectional_buffer_controller> synthesized.


Synthesizing Unit <cont_preescalado>.
    Related source file is "C:/Users/Tami/Desktop/Cerebro_final/Prescaler.vhd".
    Found 1-bit register for signal <clk_out_aux>.
    Found 5-bit up counter for signal <cuenta>.
    Found 5-bit adder for signal <cuenta$add0000> created at line 53.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <cont_preescalado> synthesized.


Synthesizing Unit <abs_counter_1>.
    Related source file is "C:/Users/Tami/Desktop/Cerebro_final/abs_counter.vhd".
    Found 6-bit up counter for signal <q>.
    Summary:
	inferred   1 Counter(s).
Unit <abs_counter_1> synthesized.


Synthesizing Unit <abs_counter_2>.
    Related source file is "C:/Users/Tami/Desktop/Cerebro_final/abs_counter.vhd".
    Found 4-bit up counter for signal <q>.
    Summary:
	inferred   1 Counter(s).
Unit <abs_counter_2> synthesized.


Synthesizing Unit <ffD_reset>.
    Related source file is "C:/Users/Tami/Desktop/Cerebro_final/ffD_reset.vhd".
    Found 4-bit register for signal <q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <ffD_reset> synthesized.


Synthesizing Unit <abs_counter_3>.
    Related source file is "C:/Users/Tami/Desktop/Cerebro_final/abs_counter.vhd".
    Found 15-bit up counter for signal <q>.
    Summary:
	inferred   1 Counter(s).
Unit <abs_counter_3> synthesized.


Synthesizing Unit <multiplexor>.
    Related source file is "C:/Users/Tami/Desktop/Cerebro_final/multiplexor.vhd".
    Found 4-bit 4-to-1 multiplexer for signal <output>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <multiplexor> synthesized.


Synthesizing Unit <decodificador2a4>.
    Related source file is "C:/Users/Tami/Desktop/Cerebro_final/decodificador2a4.vhd".
    Found 1-of-4 decoder for signal <D>.
    Summary:
	inferred   1 Decoder(s).
Unit <decodificador2a4> synthesized.


Synthesizing Unit <seq_generator>.
    Related source file is "C:/Users/Tami/Desktop/Cerebro_final/seq_generator.vhd".
    Found 18-bit up counter for signal <q_reg>.
    Summary:
	inferred   1 Counter(s).
Unit <seq_generator> synthesized.


Synthesizing Unit <decodificador2>.
    Related source file is "C:/Users/Tami/Desktop/Cerebro_final/decodificador.vhd".
    Found 16x7-bit ROM for signal <led>.
    Summary:
	inferred   1 ROM(s).
Unit <decodificador2> synthesized.


Synthesizing Unit <Comparador_8bits>.
    Related source file is "C:/Users/Tami/Desktop/Cerebro_final/Comparador_8bits.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <pwm>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit comparator greatequal for signal <mux0000$cmp_ge0000> created at line 54.
    Summary:
	inferred   1 Comparator(s).
Unit <Comparador_8bits> synthesized.


Synthesizing Unit <preescalado_motor>.
    Related source file is "C:/Users/Tami/Desktop/Cerebro_final/prescaler_motor.vhd".
    Found 1-bit register for signal <clk_out_aux>.
    Found 7-bit up counter for signal <cuenta>.
    Found 7-bit adder for signal <cuenta$add0000> created at line 25.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <preescalado_motor> synthesized.


Synthesizing Unit <contador>.
    Related source file is "C:/Users/Tami/Desktop/Cerebro_final/contador.vhd".
    Found 8-bit up counter for signal <cuenta>.
    Summary:
	inferred   1 Counter(s).
Unit <contador> synthesized.


Synthesizing Unit <seven_segment_mux>.
    Related source file is "C:/Users/Tami/Desktop/Cerebro_final/seven_segment_mux.vhd".
Unit <seven_segment_mux> synthesized.


Synthesizing Unit <controlador_derecha>.
    Related source file is "C:/Users/Tami/Desktop/Cerebro_final/Motor.vhd".
Unit <controlador_derecha> synthesized.


Synthesizing Unit <controlador_izquierda>.
    Related source file is "C:/Users/Tami/Desktop/Cerebro_final/controlador_izquierda.vhd".
Unit <controlador_izquierda> synthesized.


Synthesizing Unit <eco_counter>.
    Related source file is "C:/Users/Tami/Desktop/Cerebro_final/eco_counter.vhd".
Unit <eco_counter> synthesized.


Synthesizing Unit <measure_registers>.
    Related source file is "C:/Users/Tami/Desktop/Cerebro_final/measure_registers.vhd".
Unit <measure_registers> synthesized.


Synthesizing Unit <cycle_counter>.
    Related source file is "C:/Users/Tami/Desktop/Cerebro_final/Contador_19455.vhd".
Unit <cycle_counter> synthesized.


Synthesizing Unit <Ultra_ping>.
    Related source file is "C:/Users/Tami/Desktop/Cerebro_final/Ultra_ping.vhd".
Unit <Ultra_ping> synthesized.


Synthesizing Unit <hormiga>.
    Related source file is "C:/Users/Tami/Desktop/Cerebro_final/hormiga.vhd".
Unit <hormiga> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 3
 5-bit adder                                           : 1
 7-bit adder                                           : 2
# Counters                                             : 12
 15-bit up counter                                     : 1
 18-bit up counter                                     : 1
 20-bit up counter                                     : 1
 4-bit up counter                                      : 3
 5-bit up counter                                      : 1
 6-bit up counter                                      : 1
 7-bit up counter                                      : 2
 8-bit up counter                                      : 2
# Registers                                            : 12
 1-bit register                                        : 9
 4-bit register                                        : 3
# Latches                                              : 4
 1-bit latch                                           : 2
 8-bit latch                                           : 2
# Comparators                                          : 2
 8-bit comparator greatequal                           : 2
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <Inst_Ultra_ping/Inst_Maquina_d_estados/state/FSM> on signal <state[1:2]> with gray encoding.
---------------------------------------
 State                     | Encoding
---------------------------------------
 st0_wait_for_next_measure | 00
 st1_trigger               | 01
 st2_holdoff               | 11
 st3_measure               | 10
---------------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Inst_fsm_control_ant/state/FSM> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 st_l  | 00
 st_a  | 01
 st_b  | 10
 st_c  | 11
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 3
 5-bit adder                                           : 1
 7-bit adder                                           : 2
# Counters                                             : 12
 15-bit up counter                                     : 1
 18-bit up counter                                     : 1
 20-bit up counter                                     : 1
 4-bit up counter                                      : 3
 5-bit up counter                                      : 1
 6-bit up counter                                      : 1
 7-bit up counter                                      : 2
 8-bit up counter                                      : 2
# Registers                                            : 21
 Flip-Flops                                            : 21
# Latches                                              : 4
 1-bit latch                                           : 2
 8-bit latch                                           : 2
# Comparators                                          : 2
 8-bit comparator greatequal                           : 2
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <consigna_vel_izq_0> in Unit <deco_velocidad> is equivalent to the following 2 FFs/Latches, which will be removed : <consigna_vel_izq_2> <consigna_vel_der_1> 
INFO:Xst:2261 - The FF/Latch <consigna_vel_izq_1> in Unit <deco_velocidad> is equivalent to the following 2 FFs/Latches, which will be removed : <consigna_vel_der_0> <consigna_vel_der_2> 
INFO:Xst:2261 - The FF/Latch <consigna_vel_izq_3> in Unit <deco_velocidad> is equivalent to the following FF/Latch, which will be removed : <consigna_vel_izq_6> 
INFO:Xst:2261 - The FF/Latch <consigna_vel_der_3> in Unit <deco_velocidad> is equivalent to the following FF/Latch, which will be removed : <consigna_vel_der_6> 
INFO:Xst:2261 - The FF/Latch <consigna_vel_izq_7> in Unit <deco_velocidad> is equivalent to the following FF/Latch, which will be removed : <consigna_vel_der_7> 

Optimizing unit <hormiga> ...

Optimizing unit <debounce> ...

Optimizing unit <deco_velocidad> ...
INFO:Xst:2261 - The FF/Latch <consigna_vel_izq_4> in Unit <deco_velocidad> is equivalent to the following 3 FFs/Latches, which will be removed : <consigna_vel_izq_5> <consigna_vel_der_4> <consigna_vel_der_5> 

Optimizing unit <seven_segment_mux> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block hormiga, actual ratio is 13.
FlipFlop Inst_Ultra_ping/Inst_Maquina_d_estados/state_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 132
 Flip-Flops                                            : 132

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : hormiga.ngr
Top Level Output File Name         : hormiga
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 25

Cell Usage :
# BELS                             : 394
#      GND                         : 1
#      INV                         : 17
#      LUT1                        : 68
#      LUT2                        : 52
#      LUT2_D                      : 2
#      LUT2_L                      : 1
#      LUT3                        : 21
#      LUT3_L                      : 1
#      LUT4                        : 61
#      LUT4_D                      : 2
#      LUT4_L                      : 10
#      MUXCY                       : 80
#      MUXF5                       : 8
#      VCC                         : 1
#      XORCY                       : 69
# FlipFlops/Latches                : 139
#      FD                          : 22
#      FDC                         : 30
#      FDCE                        : 55
#      FDE                         : 5
#      FDRE                        : 20
#      LD                          : 5
#      LDCP                        : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 4
#      IOBUF                       : 1
#      OBUF                        : 19
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      121  out of    960    12%  
 Number of Slice Flip Flops:            137  out of   1920     7%  
 Number of 4 input LUTs:                235  out of   1920    12%  
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of     83    30%  
    IOB Flip Flops:                       2
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+-------+
Clock Signal                                                                                                           | Clock buffer(FF name)                                      | Load  |
-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+-------+
clk                                                                                                                    | BUFGP                                                      | 68    |
Inst_controlador_derecha/Inst_Comparador_8bits/pwm_or0000(Inst_controlador_derecha/Inst_Comparador_8bits/pwm_or00001:O)| NONE(*)(Inst_controlador_derecha/Inst_Comparador_8bits/pwm)| 2     |
Inst_Ultra_ping/Inst_cont_preescalado/clk_out_aux1                                                                     | BUFG                                                       | 48    |
Inst_controlador_derecha/Inst_preescalado_motor/clk_out_aux                                                            | NONE(Inst_controlador_derecha/Inst_contador/cuenta_0)      | 8     |
Inst_controlador_izquierda/Inst_preescalado_motor/clk_out_aux                                                          | NONE(Inst_controlador_izquierda/Inst_contador/cuenta_0)    | 8     |
Inst_deco_velocidad/consigna_vel_izq_4                                                                                 | NONE(Inst_deco_velocidad/consigna_vel_der_3)               | 5     |
-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------+
Control Signal                                                                                                                 | Buffer(FF name)                                           | Load  |
-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------+
rst                                                                                                                            | IBUF                                                      | 67    |
Inst_Ultra_ping/Inst_Maquina_d_estados/state_FSM_FFd2(Inst_Ultra_ping/Inst_Maquina_d_estados/state_FSM_FFd2:Q)                 | NONE(Inst_Ultra_ping/Inst_eco_counter/cm_counter/q_0)     | 18    |
Inst_controlador_derecha/Inst_Comparador_8bits/pwm__and0000(Inst_controlador_derecha/Inst_Comparador_8bits/pwm__and00001:O)    | NONE(Inst_controlador_derecha/Inst_Comparador_8bits/pwm)  | 1     |
Inst_controlador_derecha/Inst_Comparador_8bits/pwm__and0001(Inst_controlador_derecha/Inst_Comparador_8bits/pwm__and00011:O)    | NONE(Inst_controlador_derecha/Inst_Comparador_8bits/pwm)  | 1     |
Inst_controlador_izquierda/Inst_Comparador_8bits/pwm__and0000(Inst_controlador_izquierda/Inst_Comparador_8bits/pwm__and00001:O)| NONE(Inst_controlador_izquierda/Inst_Comparador_8bits/pwm)| 1     |
Inst_controlador_izquierda/Inst_Comparador_8bits/pwm__and0001(Inst_controlador_izquierda/Inst_Comparador_8bits/pwm__and00011:O)| NONE(Inst_controlador_izquierda/Inst_Comparador_8bits/pwm)| 1     |
-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.942ns (Maximum Frequency: 202.366MHz)
   Minimum input arrival time before clock: 5.388ns
   Maximum output required time after clock: 7.283ns
   Maximum combinational path delay: 5.624ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.196ns (frequency: 238.322MHz)
  Total number of paths / destination ports: 627 / 111
-------------------------------------------------------------------------
Delay:               4.196ns (Levels of Logic = 3)
  Source:            Inst_controlador_derecha/Inst_preescalado_motor/cuenta_1 (FF)
  Destination:       Inst_controlador_derecha/Inst_preescalado_motor/cuenta_5 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_controlador_derecha/Inst_preescalado_motor/cuenta_1 to Inst_controlador_derecha/Inst_preescalado_motor/cuenta_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.514   0.690  Inst_controlador_derecha/Inst_preescalado_motor/cuenta_1 (Inst_controlador_derecha/Inst_preescalado_motor/cuenta_1)
     LUT2:I0->O            4   0.612   0.499  Inst_controlador_derecha/Inst_preescalado_motor/Mcount_cuenta_xor<3>111 (N18)
     MUXF5:S->O            1   0.641   0.360  Inst_controlador_derecha/Inst_preescalado_motor/Mcount_cuenta_xor<5>1_SW0_f5 (N34)
     LUT4:I3->O            1   0.612   0.000  Inst_controlador_derecha/Inst_preescalado_motor/Mcount_cuenta_xor<5>1 (Inst_controlador_derecha/Inst_preescalado_motor/Mcount_cuenta5)
     FDC:D                     0.268          Inst_controlador_derecha/Inst_preescalado_motor/cuenta_5
    ----------------------------------------
    Total                      4.196ns (2.647ns logic, 1.549ns route)
                                       (63.1% logic, 36.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Ultra_ping/Inst_cont_preescalado/clk_out_aux1'
  Clock period: 4.942ns (frequency: 202.366MHz)
  Total number of paths / destination ports: 702 / 78
-------------------------------------------------------------------------
Delay:               4.942ns (Levels of Logic = 3)
  Source:            Inst_Ultra_ping/Inst_eco_counter/measure_counter/q_4 (FF)
  Destination:       Inst_Ultra_ping/Inst_eco_counter/m_counter/q_0 (FF)
  Source Clock:      Inst_Ultra_ping/Inst_cont_preescalado/clk_out_aux1 rising
  Destination Clock: Inst_Ultra_ping/Inst_cont_preescalado/clk_out_aux1 rising

  Data Path: Inst_Ultra_ping/Inst_eco_counter/measure_counter/q_4 to Inst_Ultra_ping/Inst_eco_counter/m_counter/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.514   0.651  Inst_Ultra_ping/Inst_eco_counter/measure_counter/q_4 (Inst_Ultra_ping/Inst_eco_counter/measure_counter/q_4)
     LUT3:I0->O            1   0.612   0.387  Inst_Ultra_ping/Inst_eco_counter/en_m1_SW0_SW0 (N47)
     LUT4:I2->O            6   0.612   0.572  Inst_Ultra_ping/Inst_eco_counter/en_m1 (Inst_Ultra_ping/Inst_eco_counter/t_measure_count)
     LUT4:I3->O            4   0.612   0.499  Inst_Ultra_ping/Inst_eco_counter/en_m (Inst_Ultra_ping/Inst_eco_counter/en_m)
     FDCE:CE                   0.483          Inst_Ultra_ping/Inst_eco_counter/m_counter/q_0
    ----------------------------------------
    Total                      4.942ns (2.833ns logic, 2.109ns route)
                                       (57.3% logic, 42.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_controlador_derecha/Inst_preescalado_motor/clk_out_aux'
  Clock period: 3.286ns (frequency: 304.280MHz)
  Total number of paths / destination ports: 36 / 8
-------------------------------------------------------------------------
Delay:               3.286ns (Levels of Logic = 8)
  Source:            Inst_controlador_derecha/Inst_contador/cuenta_1 (FF)
  Destination:       Inst_controlador_derecha/Inst_contador/cuenta_7 (FF)
  Source Clock:      Inst_controlador_derecha/Inst_preescalado_motor/clk_out_aux rising
  Destination Clock: Inst_controlador_derecha/Inst_preescalado_motor/clk_out_aux rising

  Data Path: Inst_controlador_derecha/Inst_contador/cuenta_1 to Inst_controlador_derecha/Inst_contador/cuenta_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.514   0.532  Inst_controlador_derecha/Inst_contador/cuenta_1 (Inst_controlador_derecha/Inst_contador/cuenta_1)
     LUT1:I0->O            1   0.612   0.000  Inst_controlador_derecha/Inst_contador/Mcount_cuenta_cy<1>_rt (Inst_controlador_derecha/Inst_contador/Mcount_cuenta_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  Inst_controlador_derecha/Inst_contador/Mcount_cuenta_cy<1> (Inst_controlador_derecha/Inst_contador/Mcount_cuenta_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_controlador_derecha/Inst_contador/Mcount_cuenta_cy<2> (Inst_controlador_derecha/Inst_contador/Mcount_cuenta_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_controlador_derecha/Inst_contador/Mcount_cuenta_cy<3> (Inst_controlador_derecha/Inst_contador/Mcount_cuenta_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_controlador_derecha/Inst_contador/Mcount_cuenta_cy<4> (Inst_controlador_derecha/Inst_contador/Mcount_cuenta_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_controlador_derecha/Inst_contador/Mcount_cuenta_cy<5> (Inst_controlador_derecha/Inst_contador/Mcount_cuenta_cy<5>)
     MUXCY:CI->O           0   0.051   0.000  Inst_controlador_derecha/Inst_contador/Mcount_cuenta_cy<6> (Inst_controlador_derecha/Inst_contador/Mcount_cuenta_cy<6>)
     XORCY:CI->O           1   0.699   0.000  Inst_controlador_derecha/Inst_contador/Mcount_cuenta_xor<7> (Result<7>)
     FDC:D                     0.268          Inst_controlador_derecha/Inst_contador/cuenta_7
    ----------------------------------------
    Total                      3.286ns (2.755ns logic, 0.532ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_controlador_izquierda/Inst_preescalado_motor/clk_out_aux'
  Clock period: 3.286ns (frequency: 304.280MHz)
  Total number of paths / destination ports: 36 / 8
-------------------------------------------------------------------------
Delay:               3.286ns (Levels of Logic = 8)
  Source:            Inst_controlador_izquierda/Inst_contador/cuenta_1 (FF)
  Destination:       Inst_controlador_izquierda/Inst_contador/cuenta_7 (FF)
  Source Clock:      Inst_controlador_izquierda/Inst_preescalado_motor/clk_out_aux rising
  Destination Clock: Inst_controlador_izquierda/Inst_preescalado_motor/clk_out_aux rising

  Data Path: Inst_controlador_izquierda/Inst_contador/cuenta_1 to Inst_controlador_izquierda/Inst_contador/cuenta_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.514   0.532  Inst_controlador_izquierda/Inst_contador/cuenta_1 (Inst_controlador_izquierda/Inst_contador/cuenta_1)
     LUT1:I0->O            1   0.612   0.000  Inst_controlador_izquierda/Inst_contador/Mcount_cuenta_cy<1>_rt (Inst_controlador_izquierda/Inst_contador/Mcount_cuenta_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  Inst_controlador_izquierda/Inst_contador/Mcount_cuenta_cy<1> (Inst_controlador_izquierda/Inst_contador/Mcount_cuenta_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_controlador_izquierda/Inst_contador/Mcount_cuenta_cy<2> (Inst_controlador_izquierda/Inst_contador/Mcount_cuenta_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_controlador_izquierda/Inst_contador/Mcount_cuenta_cy<3> (Inst_controlador_izquierda/Inst_contador/Mcount_cuenta_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_controlador_izquierda/Inst_contador/Mcount_cuenta_cy<4> (Inst_controlador_izquierda/Inst_contador/Mcount_cuenta_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_controlador_izquierda/Inst_contador/Mcount_cuenta_cy<5> (Inst_controlador_izquierda/Inst_contador/Mcount_cuenta_cy<5>)
     MUXCY:CI->O           0   0.051   0.000  Inst_controlador_izquierda/Inst_contador/Mcount_cuenta_cy<6> (Inst_controlador_izquierda/Inst_contador/Mcount_cuenta_cy<6>)
     XORCY:CI->O           1   0.699   0.000  Inst_controlador_izquierda/Inst_contador/Mcount_cuenta_xor<7> (Result<7>1)
     FDC:D                     0.268          Inst_controlador_izquierda/Inst_contador/cuenta_7
    ----------------------------------------
    Total                      3.286ns (2.755ns logic, 0.532ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 13 / 12
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       Inst_controlador_derecha/Inst_preescalado_motor/clk_out_aux (FF)
  Destination Clock: clk rising

  Data Path: rst to Inst_controlador_derecha/Inst_preescalado_motor/clk_out_aux
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            75   1.106   1.087  rst_IBUF (rst_IBUF)
     LUT4:I3->O            1   0.612   0.360  Inst_controlador_izquierda/Inst_preescalado_motor/clk_out_aux_and0000_SW0 (N6)
     LUT4:I3->O            1   0.612   0.357  Inst_controlador_izquierda/Inst_preescalado_motor/clk_out_aux_and0000 (Inst_controlador_izquierda/Inst_preescalado_motor/clk_out_aux_and0000)
     FDE:CE                    0.483          Inst_controlador_izquierda/Inst_preescalado_motor/clk_out_aux
    ----------------------------------------
    Total                      4.617ns (2.813ns logic, 1.804ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_controlador_derecha/Inst_Comparador_8bits/pwm_or0000'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              3.139ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       Inst_controlador_derecha/Inst_Comparador_8bits/pwm (LATCH)
  Destination Clock: Inst_controlador_derecha/Inst_Comparador_8bits/pwm_or0000 falling

  Data Path: rst to Inst_controlador_derecha/Inst_Comparador_8bits/pwm
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            75   1.106   1.153  rst_IBUF (rst_IBUF)
     LUT3:I1->O            2   0.612   0.000  Inst_controlador_izquierda/Inst_Comparador_8bits/pwm__and00011 (Inst_controlador_izquierda/Inst_Comparador_8bits/pwm__and0001)
     LDCP:D                    0.268          Inst_controlador_izquierda/Inst_Comparador_8bits/pwm
    ----------------------------------------
    Total                      3.139ns (1.986ns logic, 1.153ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Ultra_ping/Inst_cont_preescalado/clk_out_aux1'
  Total number of paths / destination ports: 36 / 36
-------------------------------------------------------------------------
Offset:              5.388ns (Levels of Logic = 4)
  Source:            sig_io (PAD)
  Destination:       Inst_Ultra_ping/Inst_eco_counter/m_counter/q_0 (FF)
  Destination Clock: Inst_Ultra_ping/Inst_cont_preescalado/clk_out_aux1 rising

  Data Path: sig_io to Inst_Ultra_ping/Inst_eco_counter/m_counter/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   1.106   0.532  sig_io_IOBUF (N43)
     LUT4:I0->O            1   0.612   0.360  Inst_Ultra_ping/Inst_eco_counter/en_m1_SW0 (N53)
     LUT4:I3->O            6   0.612   0.572  Inst_Ultra_ping/Inst_eco_counter/en_m1 (Inst_Ultra_ping/Inst_eco_counter/t_measure_count)
     LUT4:I3->O            4   0.612   0.499  Inst_Ultra_ping/Inst_eco_counter/en_m (Inst_Ultra_ping/Inst_eco_counter/en_m)
     FDCE:CE                   0.483          Inst_Ultra_ping/Inst_eco_counter/m_counter/q_0
    ----------------------------------------
    Total                      5.388ns (3.425ns logic, 1.963ns route)
                                       (63.6% logic, 36.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_Ultra_ping/Inst_cont_preescalado/clk_out_aux1'
  Total number of paths / destination ports: 88 / 8
-------------------------------------------------------------------------
Offset:              6.722ns (Levels of Logic = 4)
  Source:            Inst_Ultra_ping/Inst_measure_registers/Inst_ffD_resetcm/q_1 (FF)
  Destination:       led<6> (PAD)
  Source Clock:      Inst_Ultra_ping/Inst_cont_preescalado/clk_out_aux1 rising

  Data Path: Inst_Ultra_ping/Inst_measure_registers/Inst_ffD_resetcm/q_1 to led<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.514   0.426  Inst_Ultra_ping/Inst_measure_registers/Inst_ffD_resetcm/q_1 (Inst_Ultra_ping/Inst_measure_registers/Inst_ffD_resetcm/q_1)
     LUT3:I1->O            1   0.612   0.000  Inst_seven_segment_mux/Inst_multiplexor/Mmux_output_41 (Inst_seven_segment_mux/Inst_multiplexor/Mmux_output_41)
     MUXF5:I0->O           7   0.278   0.754  Inst_seven_segment_mux/Inst_multiplexor/Mmux_output_2_f5_0 (Inst_seven_segment_mux/bcd<1>)
     LUT4:I0->O            1   0.612   0.357  Inst_seven_segment_mux/Inst_decodificador2/Mrom_led61 (led_6_OBUF)
     OBUF:I->O                 3.169          led_6_OBUF (led<6>)
    ----------------------------------------
    Total                      6.722ns (5.185ns logic, 1.537ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_controlador_derecha/Inst_Comparador_8bits/pwm_or0000'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.114ns (Levels of Logic = 1)
  Source:            Inst_controlador_izquierda/Inst_Comparador_8bits/pwm (LATCH)
  Destination:       izq_pwm (PAD)
  Source Clock:      Inst_controlador_derecha/Inst_Comparador_8bits/pwm_or0000 falling

  Data Path: Inst_controlador_izquierda/Inst_Comparador_8bits/pwm to izq_pwm
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP:G->Q             1   0.588   0.357  Inst_controlador_izquierda/Inst_Comparador_8bits/pwm (Inst_controlador_izquierda/Inst_Comparador_8bits/pwm)
     OBUF:I->O                 3.169          izq_pwm_OBUF (izq_pwm)
    ----------------------------------------
    Total                      4.114ns (3.757ns logic, 0.357ns route)
                                       (91.3% logic, 8.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 131 / 13
-------------------------------------------------------------------------
Offset:              7.283ns (Levels of Logic = 4)
  Source:            Inst_seven_segment_mux/Inst_seq_generator/q_reg_16 (FF)
  Destination:       led<6> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_seven_segment_mux/Inst_seq_generator/q_reg_16 to led<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.514   0.988  Inst_seven_segment_mux/Inst_seq_generator/q_reg_16 (Inst_seven_segment_mux/Inst_seq_generator/q_reg_16)
     LUT3:I0->O            1   0.612   0.000  Inst_seven_segment_mux/Inst_multiplexor/Mmux_output_4 (Inst_seven_segment_mux/Inst_multiplexor/Mmux_output_4)
     MUXF5:I0->O           7   0.278   0.754  Inst_seven_segment_mux/Inst_multiplexor/Mmux_output_2_f5 (Inst_seven_segment_mux/bcd<0>)
     LUT4:I0->O            1   0.612   0.357  Inst_seven_segment_mux/Inst_decodificador2/Mrom_led51 (led_5_OBUF)
     OBUF:I->O                 3.169          led_5_OBUF (led<5>)
    ----------------------------------------
    Total                      7.283ns (5.185ns logic, 2.098ns route)
                                       (71.2% logic, 28.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               5.624ns (Levels of Logic = 3)
  Source:            ant_izq (PAD)
  Destination:       led_izq (PAD)

  Data Path: ant_izq to led_izq
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  ant_izq_IBUF (ant_izq_IBUF)
     INV:I->O              2   0.612   0.380  led_izq1_INV_0 (led_izq_OBUF)
     OBUF:I->O                 3.169          led_izq_OBUF (led_izq)
    ----------------------------------------
    Total                      5.624ns (4.887ns logic, 0.737ns route)
                                       (86.9% logic, 13.1% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.11 secs
 
--> 

Total memory usage is 285664 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :   11 (   0 filtered)

