# Hello, I'm Omid Askari-Haddad ðŸ‘‹

Welcome to my GitHub profile! I'm a Computer Engineering Master's student specializing in **hardware design** and **artificial intelligence**. My work focuses on optimizing the synergy between digital hardware and AI for highâ€‘performance systems.

## ðŸš€ Projects

- **digital-logic-design** â€“ Verilog modules implementing a 4â€‘bit rippleâ€‘carry adder, testbench, and other logic circuits.
- **data-structures** â€“ Python implementations of classic data structures like stacks and queues with usage examples.
- **advanced-programming** â€“ Demonstrations of advanced programming techniques such as multithreading in Python to compute sums in parallel.
- **CV-website** â€“ A personal website built with Django to showcase my rÃ©sumÃ© and projects.

Feel free to explore these and other repositories listed on my profile.

## ðŸ¦€ Skills

- **Languages:** Python, C/C++, Verilog, HTML/CSS
- **Tools & Frameworks:** FPGA design tools, Git, Linux, MATLAB, Django
- **Areas of Interest:** Digital logic design, computer architecture, hardwareâ€“software coâ€‘design, AI accelerators

## ðŸ“¨ Get in Touch

I'm open to research collaborations, internships, and academic discussions. Reach me via:

- GitHub: open an issue on any repository
- Email: [omidahaddad@gmail.com](mailto:omidahaddad@gmail)

## ðŸ“ˆ GitHub Stats

![Omid's GitHub Stats](https://github-readme-stats.vercel.app/api?username=omidaskari&show_icons=true&theme=default)
