// Seed: 812567136
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_10 = id_8;
  if (~1) assign id_11 = 1;
  else tri1 id_16, id_17, id_18, id_19, id_20, id_21, id_22;
  always if (id_22 ^ 1) id_1 = id_2;
  wire id_23;
  wire id_24;
endmodule
module module_1 (
    input  tri1 id_0,
    output tri  id_1,
    output tri0 id_2,
    output wor  id_3,
    output wor  id_4
);
  supply1 id_6 = id_0 ^ 1;
  assign id_2 = 1;
  assign id_3 = 1;
  module_0(
      id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6
  );
  wire id_7, id_8, id_9;
  assign id_1 = 1;
  wire id_10, id_11;
  wire id_12;
  wire id_13;
  assign id_13 = id_7;
endmodule
