Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Sep 12 14:02:56 2025
| Host         : xylo running 64-bit major release  (build 9200)
| Command      : report_utilization -file Feature_Extraction_Layer_utilization_placed.rpt -pb Feature_Extraction_Layer_utilization_placed.pb
| Design       : Feature_Extraction_Layer
| Device       : xczu9eg-ffvb1156-2-e
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 2317 |     0 |          0 |    274080 |  0.85 |
|   LUT as Logic             | 2316 |     0 |          0 |    274080 |  0.85 |
|   LUT as Memory            |    1 |     0 |          0 |    144000 | <0.01 |
|     LUT as Distributed RAM |    0 |     0 |            |           |       |
|     LUT as Shift Register  |    1 |     0 |            |           |       |
| CLB Registers              | 1559 |     0 |          0 |    548160 |  0.28 |
|   Register as Flip Flop    | 1559 |     0 |          0 |    548160 |  0.28 |
|   Register as Latch        |    0 |     0 |          0 |    548160 |  0.00 |
| CARRY8                     |  150 |     0 |          0 |     34260 |  0.44 |
| F7 Muxes                   |    0 |     0 |          0 |    137040 |  0.00 |
| F8 Muxes                   |    0 |     0 |          0 |     68520 |  0.00 |
| F9 Muxes                   |    0 |     0 |          0 |     34260 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 26    |          Yes |         Set |            - |
| 1533  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        |  488 |     0 |          0 |     34260 |  1.42 |
|   CLBL                                     |  130 |     0 |            |           |       |
|   CLBM                                     |  358 |     0 |            |           |       |
| LUT as Logic                               | 2316 |     0 |          0 |    274080 |  0.85 |
|   using O5 output only                     |   35 |       |            |           |       |
|   using O6 output only                     | 1063 |       |            |           |       |
|   using O5 and O6                          | 1218 |       |            |           |       |
| LUT as Memory                              |    1 |     0 |          0 |    144000 | <0.01 |
|   LUT as Distributed RAM                   |    0 |     0 |            |           |       |
|   LUT as Shift Register                    |    1 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    1 |       |            |           |       |
|     using O5 and O6                        |    0 |       |            |           |       |
| CLB Registers                              | 1559 |     0 |          0 |    548160 |  0.28 |
|   Register driven from within the CLB      | 1356 |       |            |           |       |
|   Register driven from outside the CLB     |  203 |       |            |           |       |
|     LUT in front of the register is unused |  187 |       |            |           |       |
|     LUT in front of the register is used   |   16 |       |            |           |       |
| Unique Control Sets                        |   54 |       |          0 |     68520 |  0.08 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |    7 |     0 |          0 |       912 |  0.77 |
|   RAMB36/FIFO*    |    4 |     0 |          0 |       912 |  0.44 |
|     RAMB36E2 only |    4 |       |            |           |       |
|   RAMB18          |    6 |     0 |          0 |      1824 |  0.33 |
|     RAMB18E2 only |    6 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   96 |     0 |          0 |      2520 |  3.81 |
|   DSP48E2 only |   96 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |  144 |     0 |          0 |       328 | 43.90 |
| HPIOB_M          |   68 |     0 |          0 |        96 | 70.83 |
|   INPUT          |    6 |       |            |           |       |
|   OUTPUT         |   62 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |   68 |     0 |          0 |        96 | 70.83 |
|   INPUT          |    6 |       |            |           |       |
|   OUTPUT         |   62 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    0 |     0 |          0 |        60 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        60 |  0.00 |
| HPIOB_SNGL       |    8 |     0 |          0 |        16 | 50.00 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    8 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        60 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |          0 |       404 |  0.25 |
|   BUFGCE             |    1 |     0 |          0 |       116 |  0.86 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       168 |  0.00 |
|   BUFG_PS            |    0 |     0 |          0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         4 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |        24 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         6 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        12 |  0.00 |
| PS8             |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT2     | 2350 |                 CLB |
| FDRE     | 1533 |            Register |
| LUT3     |  450 |                 CLB |
| LUT4     |  350 |                 CLB |
| LUT5     |  185 |                 CLB |
| LUT6     |  160 |                 CLB |
| CARRY8   |  150 |                 CLB |
| OBUF     |  132 |                 I/O |
| DSP48E2  |   96 |          Arithmetic |
| LUT1     |   39 |                 CLB |
| FDSE     |   26 |            Register |
| INBUF    |   12 |                 I/O |
| IBUFCTRL |   12 |              Others |
| RAMB18E2 |    6 |            BLOCKRAM |
| RAMB36E2 |    4 |            BLOCKRAM |
| SRL16E   |    1 |                 CLB |
| BUFGCE   |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+--------------------------+------+
|         Ref Name         | Used |
+--------------------------+------+
| feature_dsp_macro_0      |   80 |
| feature_dsp_Requant      |   16 |
| feature_blk_mem_gen_0    |    6 |
| feature_fifo_generator_0 |    1 |
+--------------------------+------+


