

================================================================
== Vitis HLS Report for 'AxiStream2Mat'
================================================================
* Date:           Wed Mar 20 05:12:14 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+----------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max    | min |   max   |   Type   |
    +---------+---------+----------+-----------+-----+---------+----------+
    |       10|  2073609|  0.100 us|  20.736 ms|   10|  2073609|  dataflow|
    +---------+---------+----------+-----------+-----+---------+----------+

    + Detail: 
        * Instance: 
        +--------------------------+-------------------------+---------+---------+-----------+-----------+-----+---------+---------+
        |                          |                         |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |         Instance         |          Module         |   min   |   max   |    min    |    max    | min |   max   |   Type  |
        +--------------------------+-------------------------+---------+---------+-----------+-----------+-----+---------+---------+
        |entry_proc3_U0            |entry_proc3              |        0|        0|       0 ns|       0 ns|    0|        0|       no|
        |last_blk_pxl_width_U0     |last_blk_pxl_width       |        0|        0|       0 ns|       0 ns|    0|        0|       no|
        |AxiStream2MatStream_2_U0  |AxiStream2MatStream_2_s  |        9|  2073608|  90.000 ns|  20.736 ms|    9|  2073608|       no|
        +--------------------------+-------------------------+---------+---------+-----------+-----------+-----+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     12|    -|
|FIFO             |        -|    -|     297|    204|    -|
|Instance         |        -|    3|    3027|  13260|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|       2|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|    3326|  13494|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|       3|     25|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-------------------------+---------+----+------+-------+-----+
    |         Instance         |          Module         | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +--------------------------+-------------------------+---------+----+------+-------+-----+
    |AxiStream2MatStream_2_U0  |AxiStream2MatStream_2_s  |        0|   3|  3022|  13193|    0|
    |entry_proc3_U0            |entry_proc3              |        0|   0|     2|     47|    0|
    |last_blk_pxl_width_U0     |last_blk_pxl_width       |        0|   0|     3|     20|    0|
    +--------------------------+-------------------------+---------+----+------+-------+-----+
    |Total                     |                         |        0|   3|  3027|  13260|    0|
    +--------------------------+-------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |           Name           | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |cols_c_U                  |        0|  99|   0|    -|     3|   32|       96|
    |last_blk_width_channel_U  |        0|  99|   0|    -|     2|    4|        8|
    |rows_c_U                  |        0|  99|   0|    -|     3|   32|       96|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |Total                     |        0| 297|   0|    0|     8|   68|      200|
    +--------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                 |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                           |       and|   0|  0|   2|           1|           1|
    |entry_proc3_U0_ap_start                 |       and|   0|  0|   2|           1|           1|
    |last_blk_pxl_width_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc3_U0_ap_ready         |        or|   0|  0|   2|           1|           1|
    |ap_sync_last_blk_pxl_width_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                   |          |   0|  0|  12|           6|           6|
    +----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_entry_proc3_U0_ap_ready         |   9|          2|    1|          2|
    |ap_sync_reg_last_blk_pxl_width_U0_ap_ready  |   9|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       |  18|          4|    2|          4|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+---+----+-----+-----------+
    |                    Name                    | FF| LUT| Bits| Const Bits|
    +--------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_entry_proc3_U0_ap_ready         |  1|   0|    1|          0|
    |ap_sync_reg_last_blk_pxl_width_U0_ap_ready  |  1|   0|    1|          0|
    +--------------------------------------------+---+----+-----+-----------+
    |Total                                       |  2|   0|    2|          0|
    +--------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ldata_dout             |   in|  512|     ap_fifo|           ldata|       pointer|
|ldata_empty_n          |   in|    1|     ap_fifo|           ldata|       pointer|
|ldata_read             |  out|    1|     ap_fifo|           ldata|       pointer|
|imgInput0_data_din     |  out|   24|     ap_fifo|  imgInput0_data|       pointer|
|imgInput0_data_full_n  |   in|    1|     ap_fifo|  imgInput0_data|       pointer|
|imgInput0_data_write   |  out|    1|     ap_fifo|  imgInput0_data|       pointer|
|rows_dout              |   in|   32|     ap_fifo|            rows|       pointer|
|rows_empty_n           |   in|    1|     ap_fifo|            rows|       pointer|
|rows_read              |  out|    1|     ap_fifo|            rows|       pointer|
|cols_dout              |   in|   32|     ap_fifo|            cols|       pointer|
|cols_empty_n           |   in|    1|     ap_fifo|            cols|       pointer|
|cols_read              |  out|    1|     ap_fifo|            cols|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|   AxiStream2Mat|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|   AxiStream2Mat|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|   AxiStream2Mat|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|   AxiStream2Mat|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|   AxiStream2Mat|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|   AxiStream2Mat|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|   AxiStream2Mat|  return value|
+-----------------------+-----+-----+------------+----------------+--------------+

