\doxysection{VGA\+\_\+\+Driver/\+Core/\+Inc/stm32f4xx\+\_\+tim.h File Reference}
\hypertarget{stm32f4xx__tim_8h}{}\label{stm32f4xx__tim_8h}\index{VGA\_Driver/Core/Inc/stm32f4xx\_tim.h@{VGA\_Driver/Core/Inc/stm32f4xx\_tim.h}}


This file contains all the functions prototypes for the TIM firmware library.  


{\ttfamily \#include "{}stm32f4xx.\+h"{}}\newline
\doxysubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_t_i_m___time_base_init_type_def}{TIM\+\_\+\+Time\+Base\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em TIM Time Base Init structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def}{TIM\+\_\+\+OCInit\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em TIM Output Compare Init structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_i_m___i_c_init_type_def}{TIM\+\_\+\+ICInit\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em TIM Input Capture Init structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def}{TIM\+\_\+\+BDTRInit\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em BDTR structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___t_i_m___exported__constants_ga71710da28a59c007a1d2ddee18a5ffcc}{IS\+\_\+\+TIM\+\_\+\+ALL\+\_\+\+PERIPH}}(PERIPH)
\item 
\#define \mbox{\hyperlink{group___t_i_m___exported__constants_ga1abea04e3837b7683d8e8dc33441677f}{IS\+\_\+\+TIM\+\_\+\+LIST1\+\_\+\+PERIPH}}(PERIPH)
\item 
\#define \mbox{\hyperlink{group___t_i_m___exported__constants_ga3c489ac3294f0d8f2ec097da909bc8e0}{IS\+\_\+\+TIM\+\_\+\+LIST2\+\_\+\+PERIPH}}(PERIPH)
\item 
\#define \mbox{\hyperlink{group___t_i_m___exported__constants_ga2d80541c542755ac3f2aca078bd98adb}{IS\+\_\+\+TIM\+\_\+\+LIST3\+\_\+\+PERIPH}}(PERIPH)
\item 
\#define \mbox{\hyperlink{group___t_i_m___exported__constants_ga9c2699fd3d0c0901f8ac706c3d2dfe10}{IS\+\_\+\+TIM\+\_\+\+LIST4\+\_\+\+PERIPH}}(PERIPH)
\item 
\#define \mbox{\hyperlink{group___t_i_m___exported__constants_ga90232c3966a578fbd9be2b228f225cb4}{IS\+\_\+\+TIM\+\_\+\+LIST5\+\_\+\+PERIPH}}(PERIPH)
\item 
\#define \mbox{\hyperlink{group___t_i_m___exported__constants_ga9449f429a84af2291f431b990361e639}{IS\+\_\+\+TIM\+\_\+\+LIST6\+\_\+\+PERIPH}}(TIMx)
\item 
\#define {\bfseries TIM\+\_\+\+OCMode\+\_\+\+Timing}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+OCMode\+\_\+\+Active}~((uint16\+\_\+t)0x0010)
\item 
\#define {\bfseries TIM\+\_\+\+OCMode\+\_\+\+Inactive}~((uint16\+\_\+t)0x0020)
\item 
\#define {\bfseries TIM\+\_\+\+OCMode\+\_\+\+Toggle}~((uint16\+\_\+t)0x0030)
\item 
\#define {\bfseries TIM\+\_\+\+OCMode\+\_\+\+PWM1}~((uint16\+\_\+t)0x0060)
\item 
\#define {\bfseries TIM\+\_\+\+OCMode\+\_\+\+PWM2}~((uint16\+\_\+t)0x0070)
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_ga93d898976e236c135bfd02a0c213c8ec}{IS\+\_\+\+TIM\+\_\+\+OC\+\_\+\+MODE}}(MODE)
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_ga45f530dd241d3b0787b5c2d62cd1b98f}{IS\+\_\+\+TIM\+\_\+\+OCM}}(MODE)
\item 
\#define {\bfseries TIM\+\_\+\+OPMode\+\_\+\+Single}~((uint16\+\_\+t)0x0008)
\item 
\#define {\bfseries TIM\+\_\+\+OPMode\+\_\+\+Repetitive}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___t_i_m___one___pulse___mode_ga3f4a4305b4feacb4322eb4a358e54637}{IS\+\_\+\+TIM\+\_\+\+OPM\+\_\+\+MODE}}(MODE)
\item 
\#define {\bfseries TIM\+\_\+\+Channel\+\_\+1}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+Channel\+\_\+2}~((uint16\+\_\+t)0x0004)
\item 
\#define {\bfseries TIM\+\_\+\+Channel\+\_\+3}~((uint16\+\_\+t)0x0008)
\item 
\#define {\bfseries TIM\+\_\+\+Channel\+\_\+4}~((uint16\+\_\+t)0x000C)
\item 
\#define \mbox{\hyperlink{group___t_i_m___channel_gae9721e3731e5fd983c83a9c1d32ef03d}{IS\+\_\+\+TIM\+\_\+\+CHANNEL}}(CHANNEL)
\item 
\#define \mbox{\hyperlink{group___t_i_m___channel_gacbf272b7a14f63b38bdbf18577835dce}{IS\+\_\+\+TIM\+\_\+\+PWMI\+\_\+\+CHANNEL}}(CHANNEL)
\item 
\#define \mbox{\hyperlink{group___t_i_m___channel_ga6f44459b7dfc4138bbc2c3795311c48c}{IS\+\_\+\+TIM\+\_\+\+COMPLEMENTARY\+\_\+\+CHANNEL}}(CHANNEL)
\item 
\#define {\bfseries TIM\+\_\+\+CKD\+\_\+\+DIV1}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+CKD\+\_\+\+DIV2}~((uint16\+\_\+t)0x0100)
\item 
\#define {\bfseries TIM\+\_\+\+CKD\+\_\+\+DIV4}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___t_i_m___clock___division___c_k_d_ga9298ec9ad2d578a4c54e6c0dd4c03946}{IS\+\_\+\+TIM\+\_\+\+CKD\+\_\+\+DIV}}(DIV)
\item 
\#define {\bfseries TIM\+\_\+\+Counter\+Mode\+\_\+\+Up}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+Counter\+Mode\+\_\+\+Down}~((uint16\+\_\+t)0x0010)
\item 
\#define {\bfseries TIM\+\_\+\+Counter\+Mode\+\_\+\+Center\+Aligned1}~((uint16\+\_\+t)0x0020)
\item 
\#define {\bfseries TIM\+\_\+\+Counter\+Mode\+\_\+\+Center\+Aligned2}~((uint16\+\_\+t)0x0040)
\item 
\#define {\bfseries TIM\+\_\+\+Counter\+Mode\+\_\+\+Center\+Aligned3}~((uint16\+\_\+t)0x0060)
\item 
\#define \mbox{\hyperlink{group___t_i_m___counter___mode_ga9543fec190793e800d5d1b1b853636f5}{IS\+\_\+\+TIM\+\_\+\+COUNTER\+\_\+\+MODE}}(MODE)
\item 
\#define {\bfseries TIM\+\_\+\+OCPolarity\+\_\+\+High}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+OCPolarity\+\_\+\+Low}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare___polarity_ga1c2ee68d587d4f48d935c82fe4c3fe1e}{IS\+\_\+\+TIM\+\_\+\+OC\+\_\+\+POLARITY}}(POLARITY)
\item 
\#define {\bfseries TIM\+\_\+\+OCNPolarity\+\_\+\+High}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+OCNPolarity\+\_\+\+Low}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare___n___polarity_gad7385dee1d2b6ce0daf23ceaac4439cd}{IS\+\_\+\+TIM\+\_\+\+OCN\+\_\+\+POLARITY}}(POLARITY)
\item 
\#define {\bfseries TIM\+\_\+\+Output\+State\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+Output\+State\+\_\+\+Enable}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare___state_ga5848617f830d2de688eaff50ed279679}{IS\+\_\+\+TIM\+\_\+\+OUTPUT\+\_\+\+STATE}}(STATE)
\item 
\#define {\bfseries TIM\+\_\+\+Output\+NState\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+Output\+NState\+\_\+\+Enable}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare___n___state_ga81e27a982d9707f699451f30314c4274}{IS\+\_\+\+TIM\+\_\+\+OUTPUTN\+\_\+\+STATE}}(STATE)
\item 
\#define {\bfseries TIM\+\_\+\+CCx\+\_\+\+Enable}~((uint16\+\_\+t)0x0001)
\item 
\#define {\bfseries TIM\+\_\+\+CCx\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___t_i_m___capture___compare___state_ga5b7461e8c9c25f6fa082118c95b02ba1}{IS\+\_\+\+TIM\+\_\+\+CCX}}(CCX)
\item 
\#define {\bfseries TIM\+\_\+\+CCx\+N\+\_\+\+Enable}~((uint16\+\_\+t)0x0004)
\item 
\#define {\bfseries TIM\+\_\+\+CCx\+N\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___t_i_m___capture___compare___n___state_gad5a9f961e44c8d7c24066ac37ec79cbc}{IS\+\_\+\+TIM\+\_\+\+CCXN}}(CCXN)
\item 
\#define {\bfseries TIM\+\_\+\+Break\+\_\+\+Enable}~((uint16\+\_\+t)0x1000)
\item 
\#define {\bfseries TIM\+\_\+\+Break\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___t_i_m___break___input__enable__disable_ga29dd5484bdc69a467387bd8059b69f0e}{IS\+\_\+\+TIM\+\_\+\+BREAK\+\_\+\+STATE}}(STATE)
\item 
\#define {\bfseries TIM\+\_\+\+Break\+Polarity\+\_\+\+Low}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+Break\+Polarity\+\_\+\+High}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___t_i_m___break___polarity_gaa29e33e74c5ff10972357ddd3f47f078}{IS\+\_\+\+TIM\+\_\+\+BREAK\+\_\+\+POLARITY}}(POLARITY)
\item 
\#define {\bfseries TIM\+\_\+\+Automatic\+Output\+\_\+\+Enable}~((uint16\+\_\+t)0x4000)
\item 
\#define {\bfseries TIM\+\_\+\+Automatic\+Output\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___t_i_m___a_o_e___bit___set___reset_gaabce6b8865d80929bf69c6c3c7780846}{IS\+\_\+\+TIM\+\_\+\+AUTOMATIC\+\_\+\+OUTPUT\+\_\+\+STATE}}(STATE)
\item 
\#define {\bfseries TIM\+\_\+\+LOCKLevel\+\_\+\+OFF}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+LOCKLevel\+\_\+1}~((uint16\+\_\+t)0x0100)
\item 
\#define {\bfseries TIM\+\_\+\+LOCKLevel\+\_\+2}~((uint16\+\_\+t)0x0200)
\item 
\#define {\bfseries TIM\+\_\+\+LOCKLevel\+\_\+3}~((uint16\+\_\+t)0x0300)
\item 
\#define \mbox{\hyperlink{group___t_i_m___lock__level_gacf5e70717f6d13af301331bb043f5d48}{IS\+\_\+\+TIM\+\_\+\+LOCK\+\_\+\+LEVEL}}(LEVEL)
\item 
\#define {\bfseries TIM\+\_\+\+OSSIState\+\_\+\+Enable}~((uint16\+\_\+t)0x0400)
\item 
\#define {\bfseries TIM\+\_\+\+OSSIState\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state_gad24fc8836152903b408239284cecfab1}{IS\+\_\+\+TIM\+\_\+\+OSSI\+\_\+\+STATE}}(STATE)
\item 
\#define {\bfseries TIM\+\_\+\+OSSRState\+\_\+\+Enable}~((uint16\+\_\+t)0x0800)
\item 
\#define {\bfseries TIM\+\_\+\+OSSRState\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state_ga48b4f15f6346e28087edbb9af2ba4f63}{IS\+\_\+\+TIM\+\_\+\+OSSR\+\_\+\+STATE}}(STATE)
\item 
\#define {\bfseries TIM\+\_\+\+OCIdle\+State\+\_\+\+Set}~((uint16\+\_\+t)0x0100)
\item 
\#define {\bfseries TIM\+\_\+\+OCIdle\+State\+\_\+\+Reset}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare___idle___state_ga69c62dcc15f9d39108b19b64205d689e}{IS\+\_\+\+TIM\+\_\+\+OCIDLE\+\_\+\+STATE}}(STATE)
\item 
\#define {\bfseries TIM\+\_\+\+OCNIdle\+State\+\_\+\+Set}~((uint16\+\_\+t)0x0200)
\item 
\#define {\bfseries TIM\+\_\+\+OCNIdle\+State\+\_\+\+Reset}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare___n___idle___state_ga0987091d1d03ba2db065efb66eff3951}{IS\+\_\+\+TIM\+\_\+\+OCNIDLE\+\_\+\+STATE}}(STATE)
\item 
\#define {\bfseries TIM\+\_\+\+ICPolarity\+\_\+\+Rising}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+ICPolarity\+\_\+\+Falling}~((uint16\+\_\+t)0x0002)
\item 
\#define {\bfseries TIM\+\_\+\+ICPolarity\+\_\+\+Both\+Edge}~((uint16\+\_\+t)0x000A)
\item 
\#define \mbox{\hyperlink{group___t_i_m___input___capture___polarity_ga6aff2fe442fd9662a0bb8731134cda89}{IS\+\_\+\+TIM\+\_\+\+IC\+\_\+\+POLARITY}}(POLARITY)
\item 
\#define \mbox{\hyperlink{group___t_i_m___input___capture___selection_ga3d38876044457b7faefe951d367ac8c3}{TIM\+\_\+\+ICSelection\+\_\+\+Direct\+TI}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___t_i_m___input___capture___selection_ga2289b684133ac0b81ddfcd860d01b144}{TIM\+\_\+\+ICSelection\+\_\+\+Indirect\+TI}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___t_i_m___input___capture___selection_ga2cd464e97ffd6ea3208ec65672f9a373}{TIM\+\_\+\+ICSelection\+\_\+\+TRC}}~((uint16\+\_\+t)0x0003)
\item 
\#define \mbox{\hyperlink{group___t_i_m___input___capture___selection_ga623d8592109f4702829ae7fc3806bcb8}{IS\+\_\+\+TIM\+\_\+\+IC\+\_\+\+SELECTION}}(SELECTION)
\item 
\#define \mbox{\hyperlink{group___t_i_m___input___capture___prescaler_ga8acb44abe3147d883685c1f9f1ce410e}{TIM\+\_\+\+ICPSC\+\_\+\+DIV1}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___t_i_m___input___capture___prescaler_ga1d8a7b66add914e2ddd910d2d700978f}{TIM\+\_\+\+ICPSC\+\_\+\+DIV2}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___t_i_m___input___capture___prescaler_gaf5a675046430fa0f0c95b0dac612828f}{TIM\+\_\+\+ICPSC\+\_\+\+DIV4}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___t_i_m___input___capture___prescaler_ga5086cb03c89a5c67b199d20b605f00cb}{TIM\+\_\+\+ICPSC\+\_\+\+DIV8}}~((uint16\+\_\+t)0x000C)
\item 
\#define \mbox{\hyperlink{group___t_i_m___input___capture___prescaler_ga91d219d7a210eb0a4bb49d72bda6b321}{IS\+\_\+\+TIM\+\_\+\+IC\+\_\+\+PRESCALER}}(PRESCALER)
\item 
\#define {\bfseries TIM\+\_\+\+IT\+\_\+\+Update}~((uint16\+\_\+t)0x0001)
\item 
\#define {\bfseries TIM\+\_\+\+IT\+\_\+\+CC1}~((uint16\+\_\+t)0x0002)
\item 
\#define {\bfseries TIM\+\_\+\+IT\+\_\+\+CC2}~((uint16\+\_\+t)0x0004)
\item 
\#define {\bfseries TIM\+\_\+\+IT\+\_\+\+CC3}~((uint16\+\_\+t)0x0008)
\item 
\#define {\bfseries TIM\+\_\+\+IT\+\_\+\+CC4}~((uint16\+\_\+t)0x0010)
\item 
\#define {\bfseries TIM\+\_\+\+IT\+\_\+\+COM}~((uint16\+\_\+t)0x0020)
\item 
\#define {\bfseries TIM\+\_\+\+IT\+\_\+\+Trigger}~((uint16\+\_\+t)0x0040)
\item 
\#define {\bfseries TIM\+\_\+\+IT\+\_\+\+Break}~((uint16\+\_\+t)0x0080)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+IT}(IT)~((((IT) \& (uint16\+\_\+t)0x\+FF00) == 0x0000) \&\& ((IT) != 0x0000))
\item 
\#define \mbox{\hyperlink{group___t_i_m__interrupt__sources_ga38e9d740c8d4ed8fcaced73816c124e6}{IS\+\_\+\+TIM\+\_\+\+GET\+\_\+\+IT}}(IT)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+CR1}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+CR2}~((uint16\+\_\+t)0x0001)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+SMCR}~((uint16\+\_\+t)0x0002)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+DIER}~((uint16\+\_\+t)0x0003)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+SR}~((uint16\+\_\+t)0x0004)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+EGR}~((uint16\+\_\+t)0x0005)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+CCMR1}~((uint16\+\_\+t)0x0006)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+CCMR2}~((uint16\+\_\+t)0x0007)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+CCER}~((uint16\+\_\+t)0x0008)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+CNT}~((uint16\+\_\+t)0x0009)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+PSC}~((uint16\+\_\+t)0x000A)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+ARR}~((uint16\+\_\+t)0x000B)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+RCR}~((uint16\+\_\+t)0x000C)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+CCR1}~((uint16\+\_\+t)0x000D)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+CCR2}~((uint16\+\_\+t)0x000E)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+CCR3}~((uint16\+\_\+t)0x000F)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+CCR4}~((uint16\+\_\+t)0x0010)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+BDTR}~((uint16\+\_\+t)0x0011)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+DCR}~((uint16\+\_\+t)0x0012)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+OR}~((uint16\+\_\+t)0x0013)
\item 
\#define \mbox{\hyperlink{group___t_i_m___d_m_a___base__address_gaf565551f2619b1368fed7ef1ba7414de}{IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+BASE}}(BASE)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+1\+Transfer}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+2\+Transfers}~((uint16\+\_\+t)0x0100)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+3\+Transfers}~((uint16\+\_\+t)0x0200)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+4\+Transfers}~((uint16\+\_\+t)0x0300)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+5\+Transfers}~((uint16\+\_\+t)0x0400)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+6\+Transfers}~((uint16\+\_\+t)0x0500)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+7\+Transfers}~((uint16\+\_\+t)0x0600)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+8\+Transfers}~((uint16\+\_\+t)0x0700)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+9\+Transfers}~((uint16\+\_\+t)0x0800)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+10\+Transfers}~((uint16\+\_\+t)0x0900)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+11\+Transfers}~((uint16\+\_\+t)0x0\+A00)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+12\+Transfers}~((uint16\+\_\+t)0x0\+B00)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+13\+Transfers}~((uint16\+\_\+t)0x0\+C00)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+14\+Transfers}~((uint16\+\_\+t)0x0\+D00)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+15\+Transfers}~((uint16\+\_\+t)0x0\+E00)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+16\+Transfers}~((uint16\+\_\+t)0x0\+F00)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+17\+Transfers}~((uint16\+\_\+t)0x1000)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+18\+Transfers}~((uint16\+\_\+t)0x1100)
\item 
\#define \mbox{\hyperlink{group___t_i_m___d_m_a___burst___length_gafd09cf0887b01a15101ba7dd6e2b4ba7}{IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+LENGTH}}(LENGTH)
\item 
\#define {\bfseries TIM\+\_\+\+DMA\+\_\+\+Update}~((uint16\+\_\+t)0x0100)
\item 
\#define {\bfseries TIM\+\_\+\+DMA\+\_\+\+CC1}~((uint16\+\_\+t)0x0200)
\item 
\#define {\bfseries TIM\+\_\+\+DMA\+\_\+\+CC2}~((uint16\+\_\+t)0x0400)
\item 
\#define {\bfseries TIM\+\_\+\+DMA\+\_\+\+CC3}~((uint16\+\_\+t)0x0800)
\item 
\#define {\bfseries TIM\+\_\+\+DMA\+\_\+\+CC4}~((uint16\+\_\+t)0x1000)
\item 
\#define {\bfseries TIM\+\_\+\+DMA\+\_\+\+COM}~((uint16\+\_\+t)0x2000)
\item 
\#define {\bfseries TIM\+\_\+\+DMA\+\_\+\+Trigger}~((uint16\+\_\+t)0x4000)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+SOURCE}(SOURCE)~((((SOURCE) \& (uint16\+\_\+t)0x80\+FF) == 0x0000) \&\& ((SOURCE) != 0x0000))
\item 
\#define {\bfseries TIM\+\_\+\+Ext\+TRGPSC\+\_\+\+OFF}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+Ext\+TRGPSC\+\_\+\+DIV2}~((uint16\+\_\+t)0x1000)
\item 
\#define {\bfseries TIM\+\_\+\+Ext\+TRGPSC\+\_\+\+DIV4}~((uint16\+\_\+t)0x2000)
\item 
\#define {\bfseries TIM\+\_\+\+Ext\+TRGPSC\+\_\+\+DIV8}~((uint16\+\_\+t)0x3000)
\item 
\#define \mbox{\hyperlink{group___t_i_m___external___trigger___prescaler_ga615587e6aae397d9fe8166004e7324f2}{IS\+\_\+\+TIM\+\_\+\+EXT\+\_\+\+PRESCALER}}(PRESCALER)
\item 
\#define {\bfseries TIM\+\_\+\+TS\+\_\+\+ITR0}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+TS\+\_\+\+ITR1}~((uint16\+\_\+t)0x0010)
\item 
\#define {\bfseries TIM\+\_\+\+TS\+\_\+\+ITR2}~((uint16\+\_\+t)0x0020)
\item 
\#define {\bfseries TIM\+\_\+\+TS\+\_\+\+ITR3}~((uint16\+\_\+t)0x0030)
\item 
\#define {\bfseries TIM\+\_\+\+TS\+\_\+\+TI1\+F\+\_\+\+ED}~((uint16\+\_\+t)0x0040)
\item 
\#define {\bfseries TIM\+\_\+\+TS\+\_\+\+TI1\+FP1}~((uint16\+\_\+t)0x0050)
\item 
\#define {\bfseries TIM\+\_\+\+TS\+\_\+\+TI2\+FP2}~((uint16\+\_\+t)0x0060)
\item 
\#define {\bfseries TIM\+\_\+\+TS\+\_\+\+ETRF}~((uint16\+\_\+t)0x0070)
\item 
\#define \mbox{\hyperlink{group___t_i_m___internal___trigger___selection_ga36e47cf625c695a368a68280e950dfbc}{IS\+\_\+\+TIM\+\_\+\+TRIGGER\+\_\+\+SELECTION}}(SELECTION)
\item 
\#define \mbox{\hyperlink{group___t_i_m___internal___trigger___selection_ga1ce6c387021e2fdaf3fa3d7cd3eae962}{IS\+\_\+\+TIM\+\_\+\+INTERNAL\+\_\+\+TRIGGER\+\_\+\+SELECTION}}(SELECTION)
\item 
\#define {\bfseries TIM\+\_\+\+TIx\+External\+CLK1\+Source\+\_\+\+TI1}~((uint16\+\_\+t)0x0050)
\item 
\#define {\bfseries TIM\+\_\+\+TIx\+External\+CLK1\+Source\+\_\+\+TI2}~((uint16\+\_\+t)0x0060)
\item 
\#define {\bfseries TIM\+\_\+\+TIx\+External\+CLK1\+Source\+\_\+\+TI1\+ED}~((uint16\+\_\+t)0x0040)
\item 
\#define {\bfseries TIM\+\_\+\+Ext\+TRGPolarity\+\_\+\+Inverted}~((uint16\+\_\+t)0x8000)
\item 
\#define {\bfseries TIM\+\_\+\+Ext\+TRGPolarity\+\_\+\+Non\+Inverted}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___t_i_m___external___trigger___polarity_ga489ea1fed28375dec49cf1b8dfac47ca}{IS\+\_\+\+TIM\+\_\+\+EXT\+\_\+\+POLARITY}}(POLARITY)
\item 
\#define {\bfseries TIM\+\_\+\+PSCReload\+Mode\+\_\+\+Update}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+PSCReload\+Mode\+\_\+\+Immediate}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___t_i_m___prescaler___reload___mode_ga156317fc6b2c1f6f2e1da9dfa555ecf4}{IS\+\_\+\+TIM\+\_\+\+PRESCALER\+\_\+\+RELOAD}}(RELOAD)
\item 
\#define {\bfseries TIM\+\_\+\+Forced\+Action\+\_\+\+Active}~((uint16\+\_\+t)0x0050)
\item 
\#define {\bfseries TIM\+\_\+\+Forced\+Action\+\_\+\+In\+Active}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___t_i_m___forced___action_gaa2cb16f281d32c95ab974dc5157bfa63}{IS\+\_\+\+TIM\+\_\+\+FORCED\+\_\+\+ACTION}}(ACTION)
\item 
\#define {\bfseries TIM\+\_\+\+Encoder\+Mode\+\_\+\+TI1}~((uint16\+\_\+t)0x0001)
\item 
\#define {\bfseries TIM\+\_\+\+Encoder\+Mode\+\_\+\+TI2}~((uint16\+\_\+t)0x0002)
\item 
\#define {\bfseries TIM\+\_\+\+Encoder\+Mode\+\_\+\+TI12}~((uint16\+\_\+t)0x0003)
\item 
\#define \mbox{\hyperlink{group___t_i_m___encoder___mode_ga9dd5baa6b2a44e0f25068a650cbfdd1b}{IS\+\_\+\+TIM\+\_\+\+ENCODER\+\_\+\+MODE}}(MODE)
\item 
\#define {\bfseries TIM\+\_\+\+Event\+Source\+\_\+\+Update}~((uint16\+\_\+t)0x0001)
\item 
\#define {\bfseries TIM\+\_\+\+Event\+Source\+\_\+\+CC1}~((uint16\+\_\+t)0x0002)
\item 
\#define {\bfseries TIM\+\_\+\+Event\+Source\+\_\+\+CC2}~((uint16\+\_\+t)0x0004)
\item 
\#define {\bfseries TIM\+\_\+\+Event\+Source\+\_\+\+CC3}~((uint16\+\_\+t)0x0008)
\item 
\#define {\bfseries TIM\+\_\+\+Event\+Source\+\_\+\+CC4}~((uint16\+\_\+t)0x0010)
\item 
\#define {\bfseries TIM\+\_\+\+Event\+Source\+\_\+\+COM}~((uint16\+\_\+t)0x0020)
\item 
\#define {\bfseries TIM\+\_\+\+Event\+Source\+\_\+\+Trigger}~((uint16\+\_\+t)0x0040)
\item 
\#define {\bfseries TIM\+\_\+\+Event\+Source\+\_\+\+Break}~((uint16\+\_\+t)0x0080)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+EVENT\+\_\+\+SOURCE}(SOURCE)~((((SOURCE) \& (uint16\+\_\+t)0x\+FF00) == 0x0000) \&\& ((SOURCE) != 0x0000))
\item 
\#define \mbox{\hyperlink{group___t_i_m___update___source_ga32c67bc3f8211a2c7b44ee9fe1523875}{TIM\+\_\+\+Update\+Source\+\_\+\+Global}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___t_i_m___update___source_ga6f50423cdb011137ae8cd303ccd2080c}{TIM\+\_\+\+Update\+Source\+\_\+\+Regular}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___t_i_m___update___source_ga7c916798d8f5f4a828afadceb5d38a95}{IS\+\_\+\+TIM\+\_\+\+UPDATE\+\_\+\+SOURCE}}(SOURCE)
\item 
\#define {\bfseries TIM\+\_\+\+OCPreload\+\_\+\+Enable}~((uint16\+\_\+t)0x0008)
\item 
\#define {\bfseries TIM\+\_\+\+OCPreload\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare___preload___state_ga48cc07c5e87b5fd7549b7668f1598ab5}{IS\+\_\+\+TIM\+\_\+\+OCPRELOAD\+\_\+\+STATE}}(STATE)
\item 
\#define {\bfseries TIM\+\_\+\+OCFast\+\_\+\+Enable}~((uint16\+\_\+t)0x0004)
\item 
\#define {\bfseries TIM\+\_\+\+OCFast\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare___fast___state_ga65ad85cb4ba48660e8f519a1f6c298d2}{IS\+\_\+\+TIM\+\_\+\+OCFAST\+\_\+\+STATE}}(STATE)
\item 
\#define {\bfseries TIM\+\_\+\+OCClear\+\_\+\+Enable}~((uint16\+\_\+t)0x0080)
\item 
\#define {\bfseries TIM\+\_\+\+OCClear\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare___clear___state_ga5297586b42da9263ac4f767c83202fed}{IS\+\_\+\+TIM\+\_\+\+OCCLEAR\+\_\+\+STATE}}(STATE)
\item 
\#define {\bfseries TIM\+\_\+\+TRGOSource\+\_\+\+Reset}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+TRGOSource\+\_\+\+Enable}~((uint16\+\_\+t)0x0010)
\item 
\#define {\bfseries TIM\+\_\+\+TRGOSource\+\_\+\+Update}~((uint16\+\_\+t)0x0020)
\item 
\#define {\bfseries TIM\+\_\+\+TRGOSource\+\_\+\+OC1}~((uint16\+\_\+t)0x0030)
\item 
\#define {\bfseries TIM\+\_\+\+TRGOSource\+\_\+\+OC1\+Ref}~((uint16\+\_\+t)0x0040)
\item 
\#define {\bfseries TIM\+\_\+\+TRGOSource\+\_\+\+OC2\+Ref}~((uint16\+\_\+t)0x0050)
\item 
\#define {\bfseries TIM\+\_\+\+TRGOSource\+\_\+\+OC3\+Ref}~((uint16\+\_\+t)0x0060)
\item 
\#define {\bfseries TIM\+\_\+\+TRGOSource\+\_\+\+OC4\+Ref}~((uint16\+\_\+t)0x0070)
\item 
\#define \mbox{\hyperlink{group___t_i_m___trigger___output___source_gadf4e4e0422bd9c108b184884781d2d46}{IS\+\_\+\+TIM\+\_\+\+TRGO\+\_\+\+SOURCE}}(SOURCE)
\item 
\#define {\bfseries TIM\+\_\+\+Slave\+Mode\+\_\+\+Reset}~((uint16\+\_\+t)0x0004)
\item 
\#define {\bfseries TIM\+\_\+\+Slave\+Mode\+\_\+\+Gated}~((uint16\+\_\+t)0x0005)
\item 
\#define {\bfseries TIM\+\_\+\+Slave\+Mode\+\_\+\+Trigger}~((uint16\+\_\+t)0x0006)
\item 
\#define {\bfseries TIM\+\_\+\+Slave\+Mode\+\_\+\+External1}~((uint16\+\_\+t)0x0007)
\item 
\#define \mbox{\hyperlink{group___t_i_m___slave___mode_ga7f0e666bc968c56df7f1f6c2465c89fb}{IS\+\_\+\+TIM\+\_\+\+SLAVE\+\_\+\+MODE}}(MODE)
\item 
\#define {\bfseries TIM\+\_\+\+Master\+Slave\+Mode\+\_\+\+Enable}~((uint16\+\_\+t)0x0080)
\item 
\#define {\bfseries TIM\+\_\+\+Master\+Slave\+Mode\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___t_i_m___master___slave___mode_ga53146701cf287a0eca43b9232dffac60}{IS\+\_\+\+TIM\+\_\+\+MSM\+\_\+\+STATE}}(STATE)
\item 
\#define {\bfseries TIM2\+\_\+\+TIM8\+\_\+\+TRGO}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM2\+\_\+\+ETH\+\_\+\+PTP}~((uint16\+\_\+t)0x0400)
\item 
\#define {\bfseries TIM2\+\_\+\+USBFS\+\_\+\+SOF}~((uint16\+\_\+t)0x0800)
\item 
\#define {\bfseries TIM2\+\_\+\+USBHS\+\_\+\+SOF}~((uint16\+\_\+t)0x0\+C00)
\item 
\#define {\bfseries TIM5\+\_\+\+GPIO}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM5\+\_\+\+LSI}~((uint16\+\_\+t)0x0040)
\item 
\#define {\bfseries TIM5\+\_\+\+LSE}~((uint16\+\_\+t)0x0080)
\item 
\#define {\bfseries TIM5\+\_\+\+RTC}~((uint16\+\_\+t)0x00\+C0)
\item 
\#define {\bfseries TIM11\+\_\+\+GPIO}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM11\+\_\+\+HSE}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___t_i_m___remap_ga7faab73212e996d8b49555d3ad5be965}{IS\+\_\+\+TIM\+\_\+\+REMAP}}(TIM\+\_\+\+REMAP)
\item 
\#define {\bfseries TIM\+\_\+\+FLAG\+\_\+\+Update}~((uint16\+\_\+t)0x0001)
\item 
\#define {\bfseries TIM\+\_\+\+FLAG\+\_\+\+CC1}~((uint16\+\_\+t)0x0002)
\item 
\#define {\bfseries TIM\+\_\+\+FLAG\+\_\+\+CC2}~((uint16\+\_\+t)0x0004)
\item 
\#define {\bfseries TIM\+\_\+\+FLAG\+\_\+\+CC3}~((uint16\+\_\+t)0x0008)
\item 
\#define {\bfseries TIM\+\_\+\+FLAG\+\_\+\+CC4}~((uint16\+\_\+t)0x0010)
\item 
\#define {\bfseries TIM\+\_\+\+FLAG\+\_\+\+COM}~((uint16\+\_\+t)0x0020)
\item 
\#define {\bfseries TIM\+\_\+\+FLAG\+\_\+\+Trigger}~((uint16\+\_\+t)0x0040)
\item 
\#define {\bfseries TIM\+\_\+\+FLAG\+\_\+\+Break}~((uint16\+\_\+t)0x0080)
\item 
\#define {\bfseries TIM\+\_\+\+FLAG\+\_\+\+CC1\+OF}~((uint16\+\_\+t)0x0200)
\item 
\#define {\bfseries TIM\+\_\+\+FLAG\+\_\+\+CC2\+OF}~((uint16\+\_\+t)0x0400)
\item 
\#define {\bfseries TIM\+\_\+\+FLAG\+\_\+\+CC3\+OF}~((uint16\+\_\+t)0x0800)
\item 
\#define {\bfseries TIM\+\_\+\+FLAG\+\_\+\+CC4\+OF}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___t_i_m___flags_ga6406de8131ae53ee29740c3e8627b098}{IS\+\_\+\+TIM\+\_\+\+GET\+\_\+\+FLAG}}(FLAG)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+IC\+\_\+\+FILTER}(ICFILTER)~((ICFILTER) $<$= 0xF)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+EXT\+\_\+\+FILTER}(EXTFILTER)~((EXTFILTER) $<$= 0xF)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+1\+Byte}~TIM\+\_\+\+DMABurst\+Length\+\_\+1\+Transfer
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+2\+Bytes}~TIM\+\_\+\+DMABurst\+Length\+\_\+2\+Transfers
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+3\+Bytes}~TIM\+\_\+\+DMABurst\+Length\+\_\+3\+Transfers
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+4\+Bytes}~TIM\+\_\+\+DMABurst\+Length\+\_\+4\+Transfers
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+5\+Bytes}~TIM\+\_\+\+DMABurst\+Length\+\_\+5\+Transfers
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+6\+Bytes}~TIM\+\_\+\+DMABurst\+Length\+\_\+6\+Transfers
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+7\+Bytes}~TIM\+\_\+\+DMABurst\+Length\+\_\+7\+Transfers
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+8\+Bytes}~TIM\+\_\+\+DMABurst\+Length\+\_\+8\+Transfers
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+9\+Bytes}~TIM\+\_\+\+DMABurst\+Length\+\_\+9\+Transfers
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+10\+Bytes}~TIM\+\_\+\+DMABurst\+Length\+\_\+10\+Transfers
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+11\+Bytes}~TIM\+\_\+\+DMABurst\+Length\+\_\+11\+Transfers
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+12\+Bytes}~TIM\+\_\+\+DMABurst\+Length\+\_\+12\+Transfers
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+13\+Bytes}~TIM\+\_\+\+DMABurst\+Length\+\_\+13\+Transfers
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+14\+Bytes}~TIM\+\_\+\+DMABurst\+Length\+\_\+14\+Transfers
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+15\+Bytes}~TIM\+\_\+\+DMABurst\+Length\+\_\+15\+Transfers
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+16\+Bytes}~TIM\+\_\+\+DMABurst\+Length\+\_\+16\+Transfers
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+17\+Bytes}~TIM\+\_\+\+DMABurst\+Length\+\_\+17\+Transfers
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+18\+Bytes}~TIM\+\_\+\+DMABurst\+Length\+\_\+18\+Transfers
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group___t_i_m_ga1659cc0ce503ac151568e0c7c02b1ba5}{TIM\+\_\+\+De\+Init}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx)
\begin{DoxyCompactList}\small\item\em Deinitializes the TIMx peripheral registers to their default reset values. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga83fd58c9416802d9638bbe1715c98932}{TIM\+\_\+\+Time\+Base\+Init}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, \mbox{\hyperlink{struct_t_i_m___time_base_init_type_def}{TIM\+\_\+\+Time\+Base\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIM\+\_\+\+Time\+Base\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the TIMx Time Base Unit peripheral according to the specified parameters in the TIM\+\_\+\+Time\+Base\+Init\+Struct. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga1556a0b9a5d53506875fd7de0cbc6b1f}{TIM\+\_\+\+Time\+Base\+Struct\+Init}} (\mbox{\hyperlink{struct_t_i_m___time_base_init_type_def}{TIM\+\_\+\+Time\+Base\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIM\+\_\+\+Time\+Base\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each TIM\+\_\+\+Time\+Base\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga45c6fd9041baf7f64c121e0172f305c7}{TIM\+\_\+\+Prescaler\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t Prescaler, uint16\+\_\+t TIM\+\_\+\+PSCReload\+Mode)
\begin{DoxyCompactList}\small\item\em Configures the TIMx Prescaler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga93941c1db20bf3794f377307df90a67b}{TIM\+\_\+\+Counter\+Mode\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+Counter\+Mode)
\begin{DoxyCompactList}\small\item\em Specifies the TIMx Counter Mode to be used. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga18173e7955a85d5c2598c643eada2692}{TIM\+\_\+\+Set\+Counter}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint32\+\_\+t Counter)
\begin{DoxyCompactList}\small\item\em Sets the TIMx Counter Register value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_gad6a388d498c7f299d00a9d0871943041}{TIM\+\_\+\+Set\+Autoreload}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint32\+\_\+t Autoreload)
\begin{DoxyCompactList}\small\item\em Sets the TIMx Autoreload Register value. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group___t_i_m_ga53607976e0866ab424e294cda9f6036e}{TIM\+\_\+\+Get\+Counter}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx)
\begin{DoxyCompactList}\small\item\em Gets the TIMx Counter value. \end{DoxyCompactList}\item 
uint16\+\_\+t \mbox{\hyperlink{group___t_i_m_ga427eb6e533480e02a27cd0ca876183d6}{TIM\+\_\+\+Get\+Prescaler}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx)
\begin{DoxyCompactList}\small\item\em Gets the TIMx Prescaler value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_gace2384dd33e849a054f61b8e1fc7e7c3}{TIM\+\_\+\+Update\+Disable\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or Disables the TIMx Update event. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga1d7a8f952e209de142499e67a653fc1f}{TIM\+\_\+\+Update\+Request\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+Update\+Source)
\begin{DoxyCompactList}\small\item\em Configures the TIMx Update Request Interrupt source. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga42b44b9fc2b0798d733720dd6bac1ac0}{TIM\+\_\+\+ARRPreload\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables TIMx peripheral Preload register on ARR. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_gadd2cca5fac6c1291dc4339098d5c9562}{TIM\+\_\+\+Select\+One\+Pulse\+Mode}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+OPMode)
\begin{DoxyCompactList}\small\item\em Selects the TIMx\textquotesingle{}s One Pulse Mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga20ef804dc32c723662d11ee7da3baab2}{TIM\+\_\+\+Set\+Clock\+Division}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+CKD)
\begin{DoxyCompactList}\small\item\em Sets the TIMx Clock Division value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga2bdc275bcbd2ce9d1ba632e6c89896b7}{TIM\+\_\+\+Cmd}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified TIM peripheral. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_gafcdb6ff00158862aef7fed5e7a554a3e}{TIM\+\_\+\+OC1\+Init}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def}{TIM\+\_\+\+OCInit\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIM\+\_\+\+OCInit\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the TIMx Channel1 according to the specified parameters in the TIM\+\_\+\+OCInit\+Struct. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga2017455121d910d6ff63ac6f219842c5}{TIM\+\_\+\+OC2\+Init}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def}{TIM\+\_\+\+OCInit\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIM\+\_\+\+OCInit\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the TIMx Channel2 according to the specified parameters in the TIM\+\_\+\+OCInit\+Struct. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga90d4a358d4e6d4c5ed17dc1d6beb5f30}{TIM\+\_\+\+OC3\+Init}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def}{TIM\+\_\+\+OCInit\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIM\+\_\+\+OCInit\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the TIMx Channel3 according to the specified parameters in the TIM\+\_\+\+OCInit\+Struct. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga64571ebbb58cac39a9e760050175f11c}{TIM\+\_\+\+OC4\+Init}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def}{TIM\+\_\+\+OCInit\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIM\+\_\+\+OCInit\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the TIMx Channel4 according to the specified parameters in the TIM\+\_\+\+OCInit\+Struct. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga394683c78ae02837882e36014e11643e}{TIM\+\_\+\+OCStruct\+Init}} (\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def}{TIM\+\_\+\+OCInit\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIM\+\_\+\+OCInit\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each TIM\+\_\+\+OCInit\+Struct member with its default value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga83ea0af5a7c1af521236ce5e4d2c42b0}{TIM\+\_\+\+Select\+OCxM}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+Channel, uint16\+\_\+t TIM\+\_\+\+OCMode)
\begin{DoxyCompactList}\small\item\em Selects the TIM Output Compare Mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga48631e66c32bb905946664f4722b2546}{TIM\+\_\+\+Set\+Compare1}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint32\+\_\+t Compare1)
\begin{DoxyCompactList}\small\item\em Sets the TIMx Capture Compare1 Register value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga3de36754f3ba5d46b9ef2bf8e77575c7}{TIM\+\_\+\+Set\+Compare2}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint32\+\_\+t Compare2)
\begin{DoxyCompactList}\small\item\em Sets the TIMx Capture Compare2 Register value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_gac372fbbbbc20329802659dd6c6b4e051}{TIM\+\_\+\+Set\+Compare3}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint32\+\_\+t Compare3)
\begin{DoxyCompactList}\small\item\em Sets the TIMx Capture Compare3 Register value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga99ba6c2afa87a239c9d32a49762b4245}{TIM\+\_\+\+Set\+Compare4}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint32\+\_\+t Compare4)
\begin{DoxyCompactList}\small\item\em Sets the TIMx Capture Compare4 Register value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga4f58c12e6493a0d8b9555c9097b831d6}{TIM\+\_\+\+Forced\+OC1\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+Forced\+Action)
\begin{DoxyCompactList}\small\item\em Forces the TIMx output 1 waveform to active or inactive level. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga3d2902b6fbab8dd55cd531055ffcc63d}{TIM\+\_\+\+Forced\+OC2\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+Forced\+Action)
\begin{DoxyCompactList}\small\item\em Forces the TIMx output 2 waveform to active or inactive level. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga920b0fb4ca44fceffd1c3e441feebd8f}{TIM\+\_\+\+Forced\+OC3\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+Forced\+Action)
\begin{DoxyCompactList}\small\item\em Forces the TIMx output 3 waveform to active or inactive level. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_gaf0a0bbe74251e56d4b835d20b0a3aa63}{TIM\+\_\+\+Forced\+OC4\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+Forced\+Action)
\begin{DoxyCompactList}\small\item\em Forces the TIMx output 4 waveform to active or inactive level. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga60e6c29ad8f919bef616cf8e3306dd64}{TIM\+\_\+\+OC1\+Preload\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+OCPreload)
\begin{DoxyCompactList}\small\item\em Enables or disables the TIMx peripheral Preload register on CCR1. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga75b4614c6dd2cd52f2c5becdb6590c10}{TIM\+\_\+\+OC2\+Preload\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+OCPreload)
\begin{DoxyCompactList}\small\item\em Enables or disables the TIMx peripheral Preload register on CCR2. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga8b2391685a519e60e596b7d596f86f09}{TIM\+\_\+\+OC3\+Preload\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+OCPreload)
\begin{DoxyCompactList}\small\item\em Enables or disables the TIMx peripheral Preload register on CCR3. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga8bf4dfb35ff0c7b494dd96579f50b1ec}{TIM\+\_\+\+OC4\+Preload\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+OCPreload)
\begin{DoxyCompactList}\small\item\em Enables or disables the TIMx peripheral Preload register on CCR4. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_gaec82031ca62f31f5483195c09752a83a}{TIM\+\_\+\+OC1\+Fast\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+OCFast)
\begin{DoxyCompactList}\small\item\em Configures the TIMx Output Compare 1 Fast feature. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga413359c87f46c69f1ffe2dc8fb3a65e7}{TIM\+\_\+\+OC2\+Fast\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+OCFast)
\begin{DoxyCompactList}\small\item\em Configures the TIMx Output Compare 2 Fast feature. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_gab2f3698e6e56bd9b0a4be7056ba789e1}{TIM\+\_\+\+OC3\+Fast\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+OCFast)
\begin{DoxyCompactList}\small\item\em Configures the TIMx Output Compare 3 Fast feature. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga58279a04e8ea5333f1079d3cce8dde12}{TIM\+\_\+\+OC4\+Fast\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+OCFast)
\begin{DoxyCompactList}\small\item\em Configures the TIMx Output Compare 4 Fast feature. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga34e926cd8a99cfcc7480b2d6de5118b6}{TIM\+\_\+\+Clear\+OC1\+Ref}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+OCClear)
\begin{DoxyCompactList}\small\item\em Clears or safeguards the OCREF1 signal on an external event. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_gac474ebc815d24c8a589969e0c68b27b0}{TIM\+\_\+\+Clear\+OC2\+Ref}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+OCClear)
\begin{DoxyCompactList}\small\item\em Clears or safeguards the OCREF2 signal on an external event. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga0bd9476a14bd346c319945ec4fa2bc67}{TIM\+\_\+\+Clear\+OC3\+Ref}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+OCClear)
\begin{DoxyCompactList}\small\item\em Clears or safeguards the OCREF3 signal on an external event. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_gaeee5fa66b26e7c6f71850272dc3028f3}{TIM\+\_\+\+Clear\+OC4\+Ref}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+OCClear)
\begin{DoxyCompactList}\small\item\em Clears or safeguards the OCREF4 signal on an external event. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga03878f78163485c8a3508cff2111c297}{TIM\+\_\+\+OC1\+Polarity\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+OCPolarity)
\begin{DoxyCompactList}\small\item\em Configures the TIMx channel 1 polarity. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga3cb91578e7dd34ea7d09862482960445}{TIM\+\_\+\+OC1\+NPolarity\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+OCNPolarity)
\begin{DoxyCompactList}\small\item\em Configures the TIMx Channel 1N polarity. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga6831cacaac1ef50291af94db94450797}{TIM\+\_\+\+OC2\+Polarity\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+OCPolarity)
\begin{DoxyCompactList}\small\item\em Configures the TIMx channel 2 polarity. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga2fa6ea3a89f446b52b4e699272b70cad}{TIM\+\_\+\+OC2\+NPolarity\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+OCNPolarity)
\begin{DoxyCompactList}\small\item\em Configures the TIMx Channel 2N polarity. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga1ef43b03fe666495e80aac9741ae7ab0}{TIM\+\_\+\+OC3\+Polarity\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+OCPolarity)
\begin{DoxyCompactList}\small\item\em Configures the TIMx channel 3 polarity. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_gac710acc5b682e892584fc6f089f61dc2}{TIM\+\_\+\+OC3\+NPolarity\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+OCNPolarity)
\begin{DoxyCompactList}\small\item\em Configures the TIMx Channel 3N polarity. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_gad678410f7c7244f83daad93ce9d1056e}{TIM\+\_\+\+OC4\+Polarity\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+OCPolarity)
\begin{DoxyCompactList}\small\item\em Configures the TIMx channel 4 polarity. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga3ecc4647d9ede261beb5e0535cf29ebb}{TIM\+\_\+\+CCx\+Cmd}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+Channel, uint16\+\_\+t TIM\+\_\+\+CCx)
\begin{DoxyCompactList}\small\item\em Enables or disables the TIM Capture Compare Channel x. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga304ff7c8a1615498da749bf2507e9f2b}{TIM\+\_\+\+CCx\+NCmd}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+Channel, uint16\+\_\+t TIM\+\_\+\+CCxN)
\begin{DoxyCompactList}\small\item\em Enables or disables the TIM Capture Compare Channel xN. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga9e6a153dd6552e4e1188eba227316f7f}{TIM\+\_\+\+ICInit}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, \mbox{\hyperlink{struct_t_i_m___i_c_init_type_def}{TIM\+\_\+\+ICInit\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIM\+\_\+\+ICInit\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the TIM peripheral according to the specified parameters in the TIM\+\_\+\+ICInit\+Struct. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga5005dac8e4e8a4c7fc2a0ef05b77cc50}{TIM\+\_\+\+ICStruct\+Init}} (\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def}{TIM\+\_\+\+ICInit\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIM\+\_\+\+ICInit\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each TIM\+\_\+\+ICInit\+Struct member with its default value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_gaa71f9296556310f85628d6c748a06475}{TIM\+\_\+\+PWMIConfig}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, \mbox{\hyperlink{struct_t_i_m___i_c_init_type_def}{TIM\+\_\+\+ICInit\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIM\+\_\+\+ICInit\+Struct)
\begin{DoxyCompactList}\small\item\em Configures the TIM peripheral according to the specified parameters in the TIM\+\_\+\+ICInit\+Struct to measure an external PWM signal. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group___t_i_m_ga6bd39ca543305ff0cd06fce0f678d94d}{TIM\+\_\+\+Get\+Capture1}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx)
\begin{DoxyCompactList}\small\item\em Gets the TIMx Input Capture 1 value. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group___t_i_m_ga2524cb5db14e388fb7f20c99fb3d58a5}{TIM\+\_\+\+Get\+Capture2}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx)
\begin{DoxyCompactList}\small\item\em Gets the TIMx Input Capture 2 value. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group___t_i_m_ga71ee9ce2c535ec0fb3fac5f9119221f7}{TIM\+\_\+\+Get\+Capture3}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx)
\begin{DoxyCompactList}\small\item\em Gets the TIMx Input Capture 3 value. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group___t_i_m_ga420b022cbc71ac603b5dd4922687abb1}{TIM\+\_\+\+Get\+Capture4}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx)
\begin{DoxyCompactList}\small\item\em Gets the TIMx Input Capture 4 value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_gaf0f684dea88e222de9689d8ed0ca8805}{TIM\+\_\+\+Set\+IC1\+Prescaler}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+ICPSC)
\begin{DoxyCompactList}\small\item\em Sets the TIMx Input Capture 1 prescaler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga3cc4869b5fe73271808512c89322a325}{TIM\+\_\+\+Set\+IC2\+Prescaler}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+ICPSC)
\begin{DoxyCompactList}\small\item\em Sets the TIMx Input Capture 2 prescaler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga76f906383b8132ebe00dffadb70cf7f9}{TIM\+\_\+\+Set\+IC3\+Prescaler}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+ICPSC)
\begin{DoxyCompactList}\small\item\em Sets the TIMx Input Capture 3 prescaler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga0f2c784271356d6b64b8c0da64dbdbc2}{TIM\+\_\+\+Set\+IC4\+Prescaler}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+ICPSC)
\begin{DoxyCompactList}\small\item\em Sets the TIMx Input Capture 4 prescaler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga3df4ba3f0727f63ce621e2b2e6035d4f}{TIM\+\_\+\+BDTRConfig}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, \mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def}{TIM\+\_\+\+BDTRInit\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIM\+\_\+\+BDTRInit\+Struct)
\begin{DoxyCompactList}\small\item\em Configures the Break feature, dead time, Lock level, OSSI/\+OSSR State and the AOE(automatic output enable). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_gaea0f49938cda8ae0738162194798afc6}{TIM\+\_\+\+BDTRStruct\+Init}} (\mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def}{TIM\+\_\+\+BDTRInit\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIM\+\_\+\+BDTRInit\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each TIM\+\_\+\+BDTRInit\+Struct member with its default value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga3e59ebced2ab8e0b817c460f1670e97d}{TIM\+\_\+\+Ctrl\+PWMOutputs}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the TIM peripheral Main Outputs. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_gaff2e7f9959b1b36e830df028c14accc8}{TIM\+\_\+\+Select\+COM}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Selects the TIM peripheral Commutation event. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga0a935254e44312b1d78e8684a58db3c1}{TIM\+\_\+\+CCPreload\+Control}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Sets or Resets the TIM peripheral Capture Compare Preload Control bit. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga70e3d6c09d55ee69002e154c85cd40e4}{TIM\+\_\+\+ITConfig}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+IT, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified TIM interrupts. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga38bd4ffda920dd4f7655a0a2c6100a6e}{TIM\+\_\+\+Generate\+Event}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+Event\+Source)
\begin{DoxyCompactList}\small\item\em Configures the TIMx event to be generate by software. \end{DoxyCompactList}\item 
Flag\+Status \mbox{\hyperlink{group___t_i_m_ga0adcbbd5e838ec8642e7a9b80075f41f}{TIM\+\_\+\+Get\+Flag\+Status}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+FLAG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified TIM flag is set or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga46568c7b254941dc53e785342d60baf3}{TIM\+\_\+\+Clear\+Flag}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+FLAG)
\begin{DoxyCompactList}\small\item\em Clears the TIMx\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
ITStatus \mbox{\hyperlink{group___t_i_m_ga0827a0b411707304f76d33050727c24d}{TIM\+\_\+\+Get\+ITStatus}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the TIM interrupt has occurred or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga9eb1e95af71ed380f51a2c6d585cc5d6}{TIM\+\_\+\+Clear\+ITPending\+Bit}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the TIMx\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_gad7156f84c436c8ac92cd789611826d09}{TIM\+\_\+\+DMAConfig}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+DMABase, uint16\+\_\+t TIM\+\_\+\+DMABurst\+Length)
\begin{DoxyCompactList}\small\item\em Configures the TIMx\textquotesingle{}s DMA interface. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga24700389cfa3ea9b42234933b23f1399}{TIM\+\_\+\+DMACmd}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+DMASource, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the TIMx\textquotesingle{}s DMA Requests. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga5273cb65acb885fe7982827b1c6b7d75}{TIM\+\_\+\+Select\+CCDMA}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Selects the TIMx peripheral Capture Compare DMA source. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga2394f0221709c0659874f9a4184cf86e}{TIM\+\_\+\+Internal\+Clock\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx)
\begin{DoxyCompactList}\small\item\em Configures the TIMx internal Clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_gabef227d21d9e121e6a4ec5ab6223f5a9}{TIM\+\_\+\+ITRx\+External\+Clock\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+Input\+Trigger\+Source)
\begin{DoxyCompactList}\small\item\em Configures the TIMx Internal Trigger as External Clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_gaf460e7d9c9969044e364130e209937fc}{TIM\+\_\+\+TIx\+External\+Clock\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+TIx\+External\+CLKSource, uint16\+\_\+t TIM\+\_\+\+ICPolarity, uint16\+\_\+t ICFilter)
\begin{DoxyCompactList}\small\item\em Configures the TIMx Trigger as External Clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga47c05638b93aabcd641dbc8859e1b2df}{TIM\+\_\+\+ETRClock\+Mode1\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+Ext\+TRGPrescaler, uint16\+\_\+t TIM\+\_\+\+Ext\+TRGPolarity, uint16\+\_\+t Ext\+TRGFilter)
\begin{DoxyCompactList}\small\item\em Configures the External clock Mode1. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga0a9cbcbab32326cbbdaf4c111f59ec20}{TIM\+\_\+\+ETRClock\+Mode2\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+Ext\+TRGPrescaler, uint16\+\_\+t TIM\+\_\+\+Ext\+TRGPolarity, uint16\+\_\+t Ext\+TRGFilter)
\begin{DoxyCompactList}\small\item\em Configures the External clock Mode2. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga4252583c6ae8a73d6fc66f7e951dbc35}{TIM\+\_\+\+Select\+Input\+Trigger}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+Input\+Trigger\+Source)
\begin{DoxyCompactList}\small\item\em Selects the Input Trigger source. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga28745aaa549e2067e42c19569209e6c6}{TIM\+\_\+\+Select\+Output\+Trigger}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+TRGOSource)
\begin{DoxyCompactList}\small\item\em Selects the TIMx Trigger Output Mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga2f19ce1d90990691cf037e419ba08003}{TIM\+\_\+\+Select\+Slave\+Mode}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+Slave\+Mode)
\begin{DoxyCompactList}\small\item\em Selects the TIMx Slave Mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga4dcc3d11b670c381d0ff9cb7e9fd01e2}{TIM\+\_\+\+Select\+Master\+Slave\+Mode}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+Master\+Slave\+Mode)
\begin{DoxyCompactList}\small\item\em Sets or Resets the TIMx Master/\+Slave Mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga8bdde400b7a30f3e747fe8e4962c0abe}{TIM\+\_\+\+ETRConfig}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+Ext\+TRGPrescaler, uint16\+\_\+t TIM\+\_\+\+Ext\+TRGPolarity, uint16\+\_\+t Ext\+TRGFilter)
\begin{DoxyCompactList}\small\item\em Configures the TIMx External Trigger (ETR). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga0fc7e76c47a3bd1ba1ebc71427832b51}{TIM\+\_\+\+Encoder\+Interface\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+Encoder\+Mode, uint16\+\_\+t TIM\+\_\+\+IC1\+Polarity, uint16\+\_\+t TIM\+\_\+\+IC2\+Polarity)
\begin{DoxyCompactList}\small\item\em Configures the TIMx Encoder Interface. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga42c2d1025a3937c9d9f38631af86ffa4}{TIM\+\_\+\+Select\+Hall\+Sensor}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the TIMx\textquotesingle{}s Hall sensor interface. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m_ga08ffb6f2bfa96b6fbcbb8d8001cb8ba9}{TIM\+\_\+\+Remap\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+Remap)
\begin{DoxyCompactList}\small\item\em Configures the TIM2, TIM5 and TIM11 Remapping input capabilities. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This file contains all the functions prototypes for the TIM firmware library. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+0.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
30-\/September-\/2011 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/\+OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

\doxysubsubsection*{\begin{center}\copyright{} COPYRIGHT 2011 STMicroelectronics\end{center} }