Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Jul  7 12:35:10 2024
| Host         : X68030 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hc_sr04_top_timing_summary_routed.rpt -pb hc_sr04_top_timing_summary_routed.pb -rpx hc_sr04_top_timing_summary_routed.rpx -warn_on_violation
| Design       : hc_sr04_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   8           
TIMING-20  Warning   Non-clocked latch               4           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: U3/led_mode_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U3/led_mode_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U5/cnt_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.930        0.000                      0                  209        0.204        0.000                      0                  209        4.500        0.000                       0                    94  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 4.930        0.000                      0                  193        0.204        0.000                      0                  193        4.500        0.000                       0                    94  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK                CLK                      8.183        0.000                      0                   16        0.410        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        4.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.930ns  (required time - arrival time)
  Source:                 U3/cnt_t_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cnt_w_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 0.890ns (19.439%)  route 3.688ns (80.561%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.615     5.136    U3/CLK_IBUF_BUFG
    SLICE_X6Y25          FDSE                                         r  U3/cnt_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDSE (Prop_fdse_C_Q)         0.518     5.654 f  U3/cnt_t_reg[3]/Q
                         net (fo=4, routed)           1.292     6.946    U3/cnt_t[3]
    SLICE_X6Y25          LUT4 (Prop_lut4_I0_O)        0.124     7.070 f  U3/cnt_t[7]_i_2/O
                         net (fo=5, routed)           0.701     7.771    U3/cnt_t[7]_i_2_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I4_O)        0.124     7.895 f  U3/FSM_onehot_state[2]_i_2/O
                         net (fo=7, routed)           0.973     8.868    U3/FSM_onehot_state[2]_i_2_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I2_O)        0.124     8.992 r  U3/cnt_w[22]_i_1/O
                         net (fo=16, routed)          0.723     9.715    U3/cnt_w[22]_i_1_n_0
    SLICE_X0Y20          FDRE                                         r  U3/cnt_w_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.508    14.849    U3/CLK_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  U3/cnt_w_reg[1]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X0Y20          FDRE (Setup_fdre_C_R)       -0.429    14.645    U3/cnt_w_reg[1]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -9.715    
  -------------------------------------------------------------------
                         slack                                  4.930    

Slack (MET) :             4.930ns  (required time - arrival time)
  Source:                 U3/cnt_t_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cnt_w_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 0.890ns (19.439%)  route 3.688ns (80.561%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.615     5.136    U3/CLK_IBUF_BUFG
    SLICE_X6Y25          FDSE                                         r  U3/cnt_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDSE (Prop_fdse_C_Q)         0.518     5.654 f  U3/cnt_t_reg[3]/Q
                         net (fo=4, routed)           1.292     6.946    U3/cnt_t[3]
    SLICE_X6Y25          LUT4 (Prop_lut4_I0_O)        0.124     7.070 f  U3/cnt_t[7]_i_2/O
                         net (fo=5, routed)           0.701     7.771    U3/cnt_t[7]_i_2_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I4_O)        0.124     7.895 f  U3/FSM_onehot_state[2]_i_2/O
                         net (fo=7, routed)           0.973     8.868    U3/FSM_onehot_state[2]_i_2_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I2_O)        0.124     8.992 r  U3/cnt_w[22]_i_1/O
                         net (fo=16, routed)          0.723     9.715    U3/cnt_w[22]_i_1_n_0
    SLICE_X0Y20          FDRE                                         r  U3/cnt_w_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.508    14.849    U3/CLK_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  U3/cnt_w_reg[2]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X0Y20          FDRE (Setup_fdre_C_R)       -0.429    14.645    U3/cnt_w_reg[2]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -9.715    
  -------------------------------------------------------------------
                         slack                                  4.930    

Slack (MET) :             4.930ns  (required time - arrival time)
  Source:                 U3/cnt_t_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cnt_w_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 0.890ns (19.439%)  route 3.688ns (80.561%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.615     5.136    U3/CLK_IBUF_BUFG
    SLICE_X6Y25          FDSE                                         r  U3/cnt_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDSE (Prop_fdse_C_Q)         0.518     5.654 f  U3/cnt_t_reg[3]/Q
                         net (fo=4, routed)           1.292     6.946    U3/cnt_t[3]
    SLICE_X6Y25          LUT4 (Prop_lut4_I0_O)        0.124     7.070 f  U3/cnt_t[7]_i_2/O
                         net (fo=5, routed)           0.701     7.771    U3/cnt_t[7]_i_2_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I4_O)        0.124     7.895 f  U3/FSM_onehot_state[2]_i_2/O
                         net (fo=7, routed)           0.973     8.868    U3/FSM_onehot_state[2]_i_2_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I2_O)        0.124     8.992 r  U3/cnt_w[22]_i_1/O
                         net (fo=16, routed)          0.723     9.715    U3/cnt_w[22]_i_1_n_0
    SLICE_X0Y20          FDRE                                         r  U3/cnt_w_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.508    14.849    U3/CLK_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  U3/cnt_w_reg[3]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X0Y20          FDRE (Setup_fdre_C_R)       -0.429    14.645    U3/cnt_w_reg[3]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -9.715    
  -------------------------------------------------------------------
                         slack                                  4.930    

Slack (MET) :             4.930ns  (required time - arrival time)
  Source:                 U3/cnt_t_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cnt_w_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 0.890ns (19.439%)  route 3.688ns (80.561%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.615     5.136    U3/CLK_IBUF_BUFG
    SLICE_X6Y25          FDSE                                         r  U3/cnt_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDSE (Prop_fdse_C_Q)         0.518     5.654 f  U3/cnt_t_reg[3]/Q
                         net (fo=4, routed)           1.292     6.946    U3/cnt_t[3]
    SLICE_X6Y25          LUT4 (Prop_lut4_I0_O)        0.124     7.070 f  U3/cnt_t[7]_i_2/O
                         net (fo=5, routed)           0.701     7.771    U3/cnt_t[7]_i_2_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I4_O)        0.124     7.895 f  U3/FSM_onehot_state[2]_i_2/O
                         net (fo=7, routed)           0.973     8.868    U3/FSM_onehot_state[2]_i_2_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I2_O)        0.124     8.992 r  U3/cnt_w[22]_i_1/O
                         net (fo=16, routed)          0.723     9.715    U3/cnt_w[22]_i_1_n_0
    SLICE_X0Y20          FDRE                                         r  U3/cnt_w_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.508    14.849    U3/CLK_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  U3/cnt_w_reg[4]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X0Y20          FDRE (Setup_fdre_C_R)       -0.429    14.645    U3/cnt_w_reg[4]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -9.715    
  -------------------------------------------------------------------
                         slack                                  4.930    

Slack (MET) :             4.960ns  (required time - arrival time)
  Source:                 U3/cnt_t_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cnt_w_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.890ns (19.580%)  route 3.656ns (80.420%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.615     5.136    U3/CLK_IBUF_BUFG
    SLICE_X6Y25          FDSE                                         r  U3/cnt_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDSE (Prop_fdse_C_Q)         0.518     5.654 f  U3/cnt_t_reg[3]/Q
                         net (fo=4, routed)           1.292     6.946    U3/cnt_t[3]
    SLICE_X6Y25          LUT4 (Prop_lut4_I0_O)        0.124     7.070 f  U3/cnt_t[7]_i_2/O
                         net (fo=5, routed)           0.701     7.771    U3/cnt_t[7]_i_2_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I4_O)        0.124     7.895 f  U3/FSM_onehot_state[2]_i_2/O
                         net (fo=7, routed)           1.162     9.057    U3/FSM_onehot_state[2]_i_2_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I2_O)        0.124     9.181 r  U3/cnt_w[23]_i_1/O
                         net (fo=8, routed)           0.501     9.682    U3/cnt_w[23]_i_1_n_0
    SLICE_X1Y22          FDSE                                         r  U3/cnt_w_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.505    14.846    U3/CLK_IBUF_BUFG
    SLICE_X1Y22          FDSE                                         r  U3/cnt_w_reg[7]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X1Y22          FDSE (Setup_fdse_C_S)       -0.429    14.642    U3/cnt_w_reg[7]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -9.682    
  -------------------------------------------------------------------
                         slack                                  4.960    

Slack (MET) :             4.960ns  (required time - arrival time)
  Source:                 U3/cnt_t_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cnt_w_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.890ns (19.580%)  route 3.656ns (80.420%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.615     5.136    U3/CLK_IBUF_BUFG
    SLICE_X6Y25          FDSE                                         r  U3/cnt_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDSE (Prop_fdse_C_Q)         0.518     5.654 f  U3/cnt_t_reg[3]/Q
                         net (fo=4, routed)           1.292     6.946    U3/cnt_t[3]
    SLICE_X6Y25          LUT4 (Prop_lut4_I0_O)        0.124     7.070 f  U3/cnt_t[7]_i_2/O
                         net (fo=5, routed)           0.701     7.771    U3/cnt_t[7]_i_2_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I4_O)        0.124     7.895 f  U3/FSM_onehot_state[2]_i_2/O
                         net (fo=7, routed)           1.162     9.057    U3/FSM_onehot_state[2]_i_2_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I2_O)        0.124     9.181 r  U3/cnt_w[23]_i_1/O
                         net (fo=8, routed)           0.501     9.682    U3/cnt_w[23]_i_1_n_0
    SLICE_X1Y22          FDSE                                         r  U3/cnt_w_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.505    14.846    U3/CLK_IBUF_BUFG
    SLICE_X1Y22          FDSE                                         r  U3/cnt_w_reg[9]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X1Y22          FDSE (Setup_fdse_C_S)       -0.429    14.642    U3/cnt_w_reg[9]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -9.682    
  -------------------------------------------------------------------
                         slack                                  4.960    

Slack (MET) :             4.969ns  (required time - arrival time)
  Source:                 U3/cnt_t_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cnt_w_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 0.890ns (19.629%)  route 3.644ns (80.371%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.615     5.136    U3/CLK_IBUF_BUFG
    SLICE_X6Y25          FDSE                                         r  U3/cnt_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDSE (Prop_fdse_C_Q)         0.518     5.654 f  U3/cnt_t_reg[3]/Q
                         net (fo=4, routed)           1.292     6.946    U3/cnt_t[3]
    SLICE_X6Y25          LUT4 (Prop_lut4_I0_O)        0.124     7.070 f  U3/cnt_t[7]_i_2/O
                         net (fo=5, routed)           0.701     7.771    U3/cnt_t[7]_i_2_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I4_O)        0.124     7.895 f  U3/FSM_onehot_state[2]_i_2/O
                         net (fo=7, routed)           0.973     8.868    U3/FSM_onehot_state[2]_i_2_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I2_O)        0.124     8.992 r  U3/cnt_w[22]_i_1/O
                         net (fo=16, routed)          0.679     9.670    U3/cnt_w[22]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  U3/cnt_w_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.502    14.843    U3/CLK_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  U3/cnt_w_reg[21]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X0Y25          FDRE (Setup_fdre_C_R)       -0.429    14.639    U3/cnt_w_reg[21]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -9.670    
  -------------------------------------------------------------------
                         slack                                  4.969    

Slack (MET) :             4.969ns  (required time - arrival time)
  Source:                 U3/cnt_t_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cnt_w_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 0.890ns (19.629%)  route 3.644ns (80.371%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.615     5.136    U3/CLK_IBUF_BUFG
    SLICE_X6Y25          FDSE                                         r  U3/cnt_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDSE (Prop_fdse_C_Q)         0.518     5.654 f  U3/cnt_t_reg[3]/Q
                         net (fo=4, routed)           1.292     6.946    U3/cnt_t[3]
    SLICE_X6Y25          LUT4 (Prop_lut4_I0_O)        0.124     7.070 f  U3/cnt_t[7]_i_2/O
                         net (fo=5, routed)           0.701     7.771    U3/cnt_t[7]_i_2_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I4_O)        0.124     7.895 f  U3/FSM_onehot_state[2]_i_2/O
                         net (fo=7, routed)           0.973     8.868    U3/FSM_onehot_state[2]_i_2_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I2_O)        0.124     8.992 r  U3/cnt_w[22]_i_1/O
                         net (fo=16, routed)          0.679     9.670    U3/cnt_w[22]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  U3/cnt_w_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.502    14.843    U3/CLK_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  U3/cnt_w_reg[22]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X0Y25          FDRE (Setup_fdre_C_R)       -0.429    14.639    U3/cnt_w_reg[22]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -9.670    
  -------------------------------------------------------------------
                         slack                                  4.969    

Slack (MET) :             4.978ns  (required time - arrival time)
  Source:                 U3/cnt_t_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cnt_w_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 0.890ns (19.650%)  route 3.639ns (80.350%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.615     5.136    U3/CLK_IBUF_BUFG
    SLICE_X6Y25          FDSE                                         r  U3/cnt_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDSE (Prop_fdse_C_Q)         0.518     5.654 f  U3/cnt_t_reg[3]/Q
                         net (fo=4, routed)           1.292     6.946    U3/cnt_t[3]
    SLICE_X6Y25          LUT4 (Prop_lut4_I0_O)        0.124     7.070 f  U3/cnt_t[7]_i_2/O
                         net (fo=5, routed)           0.701     7.771    U3/cnt_t[7]_i_2_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I4_O)        0.124     7.895 f  U3/FSM_onehot_state[2]_i_2/O
                         net (fo=7, routed)           0.973     8.868    U3/FSM_onehot_state[2]_i_2_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I2_O)        0.124     8.992 r  U3/cnt_w[22]_i_1/O
                         net (fo=16, routed)          0.674     9.666    U3/cnt_w[22]_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  U3/cnt_w_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.507    14.848    U3/CLK_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  U3/cnt_w_reg[5]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X0Y21          FDRE (Setup_fdre_C_R)       -0.429    14.644    U3/cnt_w_reg[5]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  4.978    

Slack (MET) :             4.978ns  (required time - arrival time)
  Source:                 U3/cnt_t_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cnt_w_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 0.890ns (19.650%)  route 3.639ns (80.350%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.615     5.136    U3/CLK_IBUF_BUFG
    SLICE_X6Y25          FDSE                                         r  U3/cnt_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDSE (Prop_fdse_C_Q)         0.518     5.654 f  U3/cnt_t_reg[3]/Q
                         net (fo=4, routed)           1.292     6.946    U3/cnt_t[3]
    SLICE_X6Y25          LUT4 (Prop_lut4_I0_O)        0.124     7.070 f  U3/cnt_t[7]_i_2/O
                         net (fo=5, routed)           0.701     7.771    U3/cnt_t[7]_i_2_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I4_O)        0.124     7.895 f  U3/FSM_onehot_state[2]_i_2/O
                         net (fo=7, routed)           0.973     8.868    U3/FSM_onehot_state[2]_i_2_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I2_O)        0.124     8.992 r  U3/cnt_w[22]_i_1/O
                         net (fo=16, routed)          0.674     9.666    U3/cnt_w[22]_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  U3/cnt_w_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.507    14.848    U3/CLK_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  U3/cnt_w_reg[6]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X0Y21          FDRE (Setup_fdre_C_R)       -0.429    14.644    U3/cnt_w_reg[6]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  4.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 U3/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.361%)  route 0.122ns (39.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.581     1.464    U3/CLK_IBUF_BUFG
    SLICE_X4Y23          FDCE                                         r  U3/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  U3/FSM_onehot_state_reg[2]/Q
                         net (fo=18, routed)          0.122     1.727    U2/div_en_w
    SLICE_X5Y23          LUT3 (Prop_lut3_I2_O)        0.045     1.772 r  U2/cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.772    U2/cnt[0]_i_1__1_n_0
    SLICE_X5Y23          FDCE                                         r  U2/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.849     1.976    U2/CLK_IBUF_BUFG
    SLICE_X5Y23          FDCE                                         r  U2/cnt_reg[0]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X5Y23          FDCE (Hold_fdce_C_D)         0.091     1.568    U2/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 U5/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.093%)  route 0.084ns (26.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.585     1.468    U5/CLK_IBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  U5/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.128     1.596 r  U5/cnt_reg[4]/Q
                         net (fo=3, routed)           0.084     1.680    U5/cnt_reg_n_0_[4]
    SLICE_X7Y19          LUT6 (Prop_lut6_I4_O)        0.099     1.779 r  U5/cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.779    U5/plusOp[5]
    SLICE_X7Y19          FDCE                                         r  U5/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.854     1.981    U5/CLK_IBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  U5/cnt_reg[5]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X7Y19          FDCE (Hold_fdce_C_D)         0.092     1.560    U5/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 U3/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.220%)  route 0.138ns (39.780%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.580     1.463    U3/CLK_IBUF_BUFG
    SLICE_X6Y24          FDPE                                         r  U3/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDPE (Prop_fdpe_C_Q)         0.164     1.627 r  U3/FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           0.138     1.765    U3/FSM_onehot_state_reg[0]_0
    SLICE_X6Y24          LUT5 (Prop_lut5_I4_O)        0.045     1.810 r  U3/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.810    U3/FSM_onehot_state[0]_i_1_n_0
    SLICE_X6Y24          FDPE                                         r  U3/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.848     1.975    U3/CLK_IBUF_BUFG
    SLICE_X6Y24          FDPE                                         r  U3/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X6Y24          FDPE (Hold_fdpe_C_D)         0.121     1.584    U3/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U40/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U40/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.189ns (50.757%)  route 0.183ns (49.243%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.583     1.466    U40/CLK_IBUF_BUFG
    SLICE_X5Y21          FDCE                                         r  U40/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U40/q_reg[0]/Q
                         net (fo=8, routed)           0.183     1.790    U40/Q[0]
    SLICE_X6Y21          LUT4 (Prop_lut4_I2_O)        0.048     1.838 r  U40/q[3]_i_2/O
                         net (fo=1, routed)           0.000     1.838    U40/p_0_in[3]
    SLICE_X6Y21          FDCE                                         r  U40/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.852     1.979    U40/CLK_IBUF_BUFG
    SLICE_X6Y21          FDCE                                         r  U40/q_reg[3]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X6Y21          FDCE (Hold_fdce_C_D)         0.131     1.611    U40/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 U40/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U40/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.357%)  route 0.183ns (49.643%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.583     1.466    U40/CLK_IBUF_BUFG
    SLICE_X5Y21          FDCE                                         r  U40/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U40/q_reg[0]/Q
                         net (fo=8, routed)           0.183     1.790    U40/Q[0]
    SLICE_X6Y21          LUT4 (Prop_lut4_I3_O)        0.045     1.835 r  U40/q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.835    U40/p_0_in[1]
    SLICE_X6Y21          FDCE                                         r  U40/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.852     1.979    U40/CLK_IBUF_BUFG
    SLICE_X6Y21          FDCE                                         r  U40/q_reg[1]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X6Y21          FDCE (Hold_fdce_C_D)         0.120     1.600    U40/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 U3/cnt_t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cnt_t_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.212ns (55.355%)  route 0.171ns (44.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.581     1.464    U3/CLK_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  U3/cnt_t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.164     1.628 r  U3/cnt_t_reg[0]/Q
                         net (fo=7, routed)           0.171     1.799    U3/cnt_t[0]
    SLICE_X6Y25          LUT5 (Prop_lut5_I3_O)        0.048     1.847 r  U3/cnt_t[3]_i_1/O
                         net (fo=1, routed)           0.000     1.847    U3/cnt_t[3]_i_1_n_0
    SLICE_X6Y25          FDSE                                         r  U3/cnt_t_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.848     1.975    U3/CLK_IBUF_BUFG
    SLICE_X6Y25          FDSE                                         r  U3/cnt_t_reg[3]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X6Y25          FDSE (Hold_fdse_C_D)         0.133     1.609    U3/cnt_t_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U5/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.586     1.469    U5/CLK_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  U5/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U5/cnt_reg[1]/Q
                         net (fo=6, routed)           0.168     1.778    U5/cnt_reg_n_0_[1]
    SLICE_X7Y18          LUT3 (Prop_lut3_I1_O)        0.042     1.820 r  U5/cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.820    U5/plusOp[2]
    SLICE_X7Y18          FDCE                                         r  U5/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.855     1.982    U5/CLK_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  U5/cnt_reg[2]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X7Y18          FDCE (Hold_fdce_C_D)         0.107     1.576    U5/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 U3/cnt_w_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cnt_w_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.560%)  route 0.082ns (23.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.586     1.469    U3/CLK_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  U3/cnt_w_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  U3/cnt_w_reg[3]/Q
                         net (fo=3, routed)           0.082     1.692    U3/cnt_w[3]
    SLICE_X0Y20          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.819 r  U3/cnt_w0_carry/O[3]
                         net (fo=1, routed)           0.000     1.819    U3/in4[4]
    SLICE_X0Y20          FDRE                                         r  U3/cnt_w_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.855     1.982    U3/CLK_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  U3/cnt_w_reg[4]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X0Y20          FDRE (Hold_fdre_C_D)         0.105     1.574    U3/cnt_w_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 U43/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U43/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.212ns (57.579%)  route 0.156ns (42.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.584     1.467    U43/CLK_IBUF_BUFG
    SLICE_X6Y20          FDCE                                         r  U43/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDCE (Prop_fdce_C_Q)         0.164     1.631 r  U43/q_reg[0]/Q
                         net (fo=6, routed)           0.156     1.787    U43/Q[0]
    SLICE_X5Y20          LUT4 (Prop_lut4_I1_O)        0.048     1.835 r  U43/q[3]_i_2__2/O
                         net (fo=1, routed)           0.000     1.835    U43/p_0_in__2[3]
    SLICE_X5Y20          FDCE                                         r  U43/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.853     1.980    U43/CLK_IBUF_BUFG
    SLICE_X5Y20          FDCE                                         r  U43/q_reg[3]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X5Y20          FDCE (Hold_fdce_C_D)         0.107     1.588    U43/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U3/cnt_w_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cnt_w_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.265ns (75.169%)  route 0.088ns (24.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.582     1.465    U3/CLK_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  U3/cnt_w_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  U3/cnt_w_reg[17]/Q
                         net (fo=3, routed)           0.088     1.694    U3/cnt_w[17]
    SLICE_X0Y24          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.818 r  U3/cnt_w0_carry__3/O[1]
                         net (fo=1, routed)           0.000     1.818    U3/in4[18]
    SLICE_X0Y24          FDRE                                         r  U3/cnt_w_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.850     1.977    U3/CLK_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  U3/cnt_w_reg[18]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.105     1.570    U3/cnt_w_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y25    U1/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y27    U1/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y27    U1/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y28    U1/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y28    U1/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y28    U1/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y28    U1/cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y25    U1/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y25    U1/cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    U1/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    U1/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27    U1/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27    U1/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27    U1/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27    U1/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y28    U1/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y28    U1/cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y28    U1/cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y28    U1/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    U1/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    U1/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27    U1/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27    U1/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27    U1/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27    U1/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y28    U1/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y28    U1/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y28    U1/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y28    U1/cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        8.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.183ns  (required time - arrival time)
  Source:                 U3/RSTC_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U42/q_reg[3]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.456ns (32.512%)  route 0.947ns (67.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.617     5.138    U3/CLK_IBUF_BUFG
    SLICE_X4Y23          FDPE                                         r  U3/RSTC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDPE (Prop_fdpe_C_Q)         0.456     5.594 f  U3/RSTC_reg/Q
                         net (fo=17, routed)          0.947     6.541    U42/AR[0]
    SLICE_X6Y19          FDCE                                         f  U42/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.506    14.847    U42/CLK_IBUF_BUFG
    SLICE_X6Y19          FDCE                                         r  U42/q_reg[3]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X6Y19          FDCE (Recov_fdce_C_CLR)     -0.361    14.724    U42/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                          -6.541    
  -------------------------------------------------------------------
                         slack                                  8.183    

Slack (MET) :             8.225ns  (required time - arrival time)
  Source:                 U3/RSTC_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U42/q_reg[0]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.456ns (32.512%)  route 0.947ns (67.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.617     5.138    U3/CLK_IBUF_BUFG
    SLICE_X4Y23          FDPE                                         r  U3/RSTC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDPE (Prop_fdpe_C_Q)         0.456     5.594 f  U3/RSTC_reg/Q
                         net (fo=17, routed)          0.947     6.541    U42/AR[0]
    SLICE_X6Y19          FDCE                                         f  U42/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.506    14.847    U42/CLK_IBUF_BUFG
    SLICE_X6Y19          FDCE                                         r  U42/q_reg[0]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X6Y19          FDCE (Recov_fdce_C_CLR)     -0.319    14.766    U42/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                          -6.541    
  -------------------------------------------------------------------
                         slack                                  8.225    

Slack (MET) :             8.225ns  (required time - arrival time)
  Source:                 U3/RSTC_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U42/q_reg[1]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.456ns (32.512%)  route 0.947ns (67.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.617     5.138    U3/CLK_IBUF_BUFG
    SLICE_X4Y23          FDPE                                         r  U3/RSTC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDPE (Prop_fdpe_C_Q)         0.456     5.594 f  U3/RSTC_reg/Q
                         net (fo=17, routed)          0.947     6.541    U42/AR[0]
    SLICE_X6Y19          FDCE                                         f  U42/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.506    14.847    U42/CLK_IBUF_BUFG
    SLICE_X6Y19          FDCE                                         r  U42/q_reg[1]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X6Y19          FDCE (Recov_fdce_C_CLR)     -0.319    14.766    U42/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                          -6.541    
  -------------------------------------------------------------------
                         slack                                  8.225    

Slack (MET) :             8.225ns  (required time - arrival time)
  Source:                 U3/RSTC_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U42/q_reg[2]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.456ns (32.512%)  route 0.947ns (67.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.617     5.138    U3/CLK_IBUF_BUFG
    SLICE_X4Y23          FDPE                                         r  U3/RSTC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDPE (Prop_fdpe_C_Q)         0.456     5.594 f  U3/RSTC_reg/Q
                         net (fo=17, routed)          0.947     6.541    U42/AR[0]
    SLICE_X6Y19          FDCE                                         f  U42/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.506    14.847    U42/CLK_IBUF_BUFG
    SLICE_X6Y19          FDCE                                         r  U42/q_reg[2]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X6Y19          FDCE (Recov_fdce_C_CLR)     -0.319    14.766    U42/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                          -6.541    
  -------------------------------------------------------------------
                         slack                                  8.225    

Slack (MET) :             8.246ns  (required time - arrival time)
  Source:                 U3/RSTC_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U41/q_reg[0]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.456ns (35.186%)  route 0.840ns (64.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.617     5.138    U3/CLK_IBUF_BUFG
    SLICE_X4Y23          FDPE                                         r  U3/RSTC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDPE (Prop_fdpe_C_Q)         0.456     5.594 f  U3/RSTC_reg/Q
                         net (fo=17, routed)          0.840     6.434    U41/AR[0]
    SLICE_X4Y20          FDCE                                         f  U41/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.506    14.847    U41/CLK_IBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  U41/q_reg[0]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y20          FDCE (Recov_fdce_C_CLR)     -0.405    14.680    U41/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -6.434    
  -------------------------------------------------------------------
                         slack                                  8.246    

Slack (MET) :             8.246ns  (required time - arrival time)
  Source:                 U3/RSTC_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U41/q_reg[1]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.456ns (35.186%)  route 0.840ns (64.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.617     5.138    U3/CLK_IBUF_BUFG
    SLICE_X4Y23          FDPE                                         r  U3/RSTC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDPE (Prop_fdpe_C_Q)         0.456     5.594 f  U3/RSTC_reg/Q
                         net (fo=17, routed)          0.840     6.434    U41/AR[0]
    SLICE_X4Y20          FDCE                                         f  U41/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.506    14.847    U41/CLK_IBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  U41/q_reg[1]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y20          FDCE (Recov_fdce_C_CLR)     -0.405    14.680    U41/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -6.434    
  -------------------------------------------------------------------
                         slack                                  8.246    

Slack (MET) :             8.246ns  (required time - arrival time)
  Source:                 U3/RSTC_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U41/q_reg[2]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.456ns (35.186%)  route 0.840ns (64.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.617     5.138    U3/CLK_IBUF_BUFG
    SLICE_X4Y23          FDPE                                         r  U3/RSTC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDPE (Prop_fdpe_C_Q)         0.456     5.594 f  U3/RSTC_reg/Q
                         net (fo=17, routed)          0.840     6.434    U41/AR[0]
    SLICE_X4Y20          FDCE                                         f  U41/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.506    14.847    U41/CLK_IBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  U41/q_reg[2]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y20          FDCE (Recov_fdce_C_CLR)     -0.405    14.680    U41/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -6.434    
  -------------------------------------------------------------------
                         slack                                  8.246    

Slack (MET) :             8.246ns  (required time - arrival time)
  Source:                 U3/RSTC_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U41/q_reg[3]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.456ns (35.186%)  route 0.840ns (64.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.617     5.138    U3/CLK_IBUF_BUFG
    SLICE_X4Y23          FDPE                                         r  U3/RSTC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDPE (Prop_fdpe_C_Q)         0.456     5.594 f  U3/RSTC_reg/Q
                         net (fo=17, routed)          0.840     6.434    U41/AR[0]
    SLICE_X4Y20          FDCE                                         f  U41/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.506    14.847    U41/CLK_IBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  U41/q_reg[3]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y20          FDCE (Recov_fdce_C_CLR)     -0.405    14.680    U41/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -6.434    
  -------------------------------------------------------------------
                         slack                                  8.246    

Slack (MET) :             8.250ns  (required time - arrival time)
  Source:                 U3/RSTC_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U43/q_reg[1]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.456ns (35.304%)  route 0.836ns (64.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.617     5.138    U3/CLK_IBUF_BUFG
    SLICE_X4Y23          FDPE                                         r  U3/RSTC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDPE (Prop_fdpe_C_Q)         0.456     5.594 f  U3/RSTC_reg/Q
                         net (fo=17, routed)          0.836     6.430    U43/AR[0]
    SLICE_X5Y20          FDCE                                         f  U43/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.506    14.847    U43/CLK_IBUF_BUFG
    SLICE_X5Y20          FDCE                                         r  U43/q_reg[1]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y20          FDCE (Recov_fdce_C_CLR)     -0.405    14.680    U43/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                  8.250    

Slack (MET) :             8.250ns  (required time - arrival time)
  Source:                 U3/RSTC_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U43/q_reg[3]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.456ns (35.304%)  route 0.836ns (64.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.617     5.138    U3/CLK_IBUF_BUFG
    SLICE_X4Y23          FDPE                                         r  U3/RSTC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDPE (Prop_fdpe_C_Q)         0.456     5.594 f  U3/RSTC_reg/Q
                         net (fo=17, routed)          0.836     6.430    U43/AR[0]
    SLICE_X5Y20          FDCE                                         f  U43/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.506    14.847    U43/CLK_IBUF_BUFG
    SLICE_X5Y20          FDCE                                         r  U43/q_reg[3]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y20          FDCE (Recov_fdce_C_CLR)     -0.405    14.680    U43/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                  8.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 U3/RSTC_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U40/q_reg[0]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.187%)  route 0.193ns (57.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.581     1.464    U3/CLK_IBUF_BUFG
    SLICE_X4Y23          FDPE                                         r  U3/RSTC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDPE (Prop_fdpe_C_Q)         0.141     1.605 f  U3/RSTC_reg/Q
                         net (fo=17, routed)          0.193     1.798    U40/AR[0]
    SLICE_X5Y21          FDCE                                         f  U40/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.852     1.979    U40/CLK_IBUF_BUFG
    SLICE_X5Y21          FDCE                                         r  U40/q_reg[0]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X5Y21          FDCE (Remov_fdce_C_CLR)     -0.092     1.388    U40/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 U3/RSTC_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U40/q_reg[1]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.524%)  route 0.256ns (64.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.581     1.464    U3/CLK_IBUF_BUFG
    SLICE_X4Y23          FDPE                                         r  U3/RSTC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDPE (Prop_fdpe_C_Q)         0.141     1.605 f  U3/RSTC_reg/Q
                         net (fo=17, routed)          0.256     1.861    U40/AR[0]
    SLICE_X6Y21          FDCE                                         f  U40/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.852     1.979    U40/CLK_IBUF_BUFG
    SLICE_X6Y21          FDCE                                         r  U40/q_reg[1]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X6Y21          FDCE (Remov_fdce_C_CLR)     -0.067     1.413    U40/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 U3/RSTC_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U40/q_reg[2]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.524%)  route 0.256ns (64.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.581     1.464    U3/CLK_IBUF_BUFG
    SLICE_X4Y23          FDPE                                         r  U3/RSTC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDPE (Prop_fdpe_C_Q)         0.141     1.605 f  U3/RSTC_reg/Q
                         net (fo=17, routed)          0.256     1.861    U40/AR[0]
    SLICE_X6Y21          FDCE                                         f  U40/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.852     1.979    U40/CLK_IBUF_BUFG
    SLICE_X6Y21          FDCE                                         r  U40/q_reg[2]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X6Y21          FDCE (Remov_fdce_C_CLR)     -0.067     1.413    U40/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 U3/RSTC_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U40/q_reg[3]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.524%)  route 0.256ns (64.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.581     1.464    U3/CLK_IBUF_BUFG
    SLICE_X4Y23          FDPE                                         r  U3/RSTC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDPE (Prop_fdpe_C_Q)         0.141     1.605 f  U3/RSTC_reg/Q
                         net (fo=17, routed)          0.256     1.861    U40/AR[0]
    SLICE_X6Y21          FDCE                                         f  U40/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.852     1.979    U40/CLK_IBUF_BUFG
    SLICE_X6Y21          FDCE                                         r  U40/q_reg[3]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X6Y21          FDCE (Remov_fdce_C_CLR)     -0.067     1.413    U40/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 U3/RSTC_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U43/q_reg[0]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.608%)  route 0.320ns (69.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.581     1.464    U3/CLK_IBUF_BUFG
    SLICE_X4Y23          FDPE                                         r  U3/RSTC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDPE (Prop_fdpe_C_Q)         0.141     1.605 f  U3/RSTC_reg/Q
                         net (fo=17, routed)          0.320     1.925    U43/AR[0]
    SLICE_X6Y20          FDCE                                         f  U43/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.853     1.980    U43/CLK_IBUF_BUFG
    SLICE_X6Y20          FDCE                                         r  U43/q_reg[0]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X6Y20          FDCE (Remov_fdce_C_CLR)     -0.067     1.414    U43/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 U3/RSTC_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U43/q_reg[2]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.608%)  route 0.320ns (69.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.581     1.464    U3/CLK_IBUF_BUFG
    SLICE_X4Y23          FDPE                                         r  U3/RSTC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDPE (Prop_fdpe_C_Q)         0.141     1.605 f  U3/RSTC_reg/Q
                         net (fo=17, routed)          0.320     1.925    U43/AR[0]
    SLICE_X6Y20          FDCE                                         f  U43/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.853     1.980    U43/CLK_IBUF_BUFG
    SLICE_X6Y20          FDCE                                         r  U43/q_reg[2]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X6Y20          FDCE (Remov_fdce_C_CLR)     -0.067     1.414    U43/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 U3/RSTC_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U43/q_reg[1]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.460%)  route 0.338ns (70.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.581     1.464    U3/CLK_IBUF_BUFG
    SLICE_X4Y23          FDPE                                         r  U3/RSTC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDPE (Prop_fdpe_C_Q)         0.141     1.605 f  U3/RSTC_reg/Q
                         net (fo=17, routed)          0.338     1.943    U43/AR[0]
    SLICE_X5Y20          FDCE                                         f  U43/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.853     1.980    U43/CLK_IBUF_BUFG
    SLICE_X5Y20          FDCE                                         r  U43/q_reg[1]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X5Y20          FDCE (Remov_fdce_C_CLR)     -0.092     1.389    U43/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 U3/RSTC_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U43/q_reg[3]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.460%)  route 0.338ns (70.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.581     1.464    U3/CLK_IBUF_BUFG
    SLICE_X4Y23          FDPE                                         r  U3/RSTC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDPE (Prop_fdpe_C_Q)         0.141     1.605 f  U3/RSTC_reg/Q
                         net (fo=17, routed)          0.338     1.943    U43/AR[0]
    SLICE_X5Y20          FDCE                                         f  U43/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.853     1.980    U43/CLK_IBUF_BUFG
    SLICE_X5Y20          FDCE                                         r  U43/q_reg[3]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X5Y20          FDCE (Remov_fdce_C_CLR)     -0.092     1.389    U43/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 U3/RSTC_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U41/q_reg[0]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.194%)  route 0.342ns (70.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.581     1.464    U3/CLK_IBUF_BUFG
    SLICE_X4Y23          FDPE                                         r  U3/RSTC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDPE (Prop_fdpe_C_Q)         0.141     1.605 f  U3/RSTC_reg/Q
                         net (fo=17, routed)          0.342     1.947    U41/AR[0]
    SLICE_X4Y20          FDCE                                         f  U41/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.853     1.980    U41/CLK_IBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  U41/q_reg[0]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X4Y20          FDCE (Remov_fdce_C_CLR)     -0.092     1.389    U41/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 U3/RSTC_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U41/q_reg[1]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.194%)  route 0.342ns (70.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.581     1.464    U3/CLK_IBUF_BUFG
    SLICE_X4Y23          FDPE                                         r  U3/RSTC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDPE (Prop_fdpe_C_Q)         0.141     1.605 f  U3/RSTC_reg/Q
                         net (fo=17, routed)          0.342     1.947    U41/AR[0]
    SLICE_X4Y20          FDCE                                         f  U41/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.853     1.980    U41/CLK_IBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  U41/q_reg[1]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X4Y20          FDCE (Remov_fdce_C_CLR)     -0.092     1.389    U41/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.558    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U5/Data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.071ns  (logic 4.444ns (48.994%)  route 4.627ns (51.006%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          LDCE                         0.000     0.000 r  U5/Data_reg[0]/G
    SLICE_X7Y21          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  U5/Data_reg[0]/Q
                         net (fo=7, routed)           0.833     1.392    U5/data_w[0]
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.152     1.544 r  U5/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.794     5.338    SEG_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.733     9.071 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.071    SEG[6]
    U7                                                                r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/Data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.953ns  (logic 4.420ns (49.375%)  route 4.532ns (50.625%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          LDCE                         0.000     0.000 r  U5/Data_reg[1]/G
    SLICE_X7Y21          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  U5/Data_reg[1]/Q
                         net (fo=7, routed)           0.889     1.448    U5/data_w[1]
    SLICE_X7Y21          LUT4 (Prop_lut4_I2_O)        0.154     1.602 r  U5/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.643     5.245    SEG_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707     8.953 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.953    SEG[5]
    V5                                                                r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/Data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.834ns  (logic 4.219ns (47.753%)  route 4.616ns (52.247%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          LDCE                         0.000     0.000 r  U5/Data_reg[1]/G
    SLICE_X7Y21          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  U5/Data_reg[1]/Q
                         net (fo=7, routed)           0.889     1.448    U5/data_w[1]
    SLICE_X7Y21          LUT4 (Prop_lut4_I3_O)        0.124     1.572 r  U5/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.727     5.299    SEG_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     8.834 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.834    SEG[3]
    V8                                                                r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/Data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.712ns  (logic 4.194ns (48.135%)  route 4.519ns (51.865%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          LDCE                         0.000     0.000 r  U5/Data_reg[0]/G
    SLICE_X7Y21          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  U5/Data_reg[0]/Q
                         net (fo=7, routed)           0.833     1.392    U5/data_w[0]
    SLICE_X7Y21          LUT4 (Prop_lut4_I2_O)        0.124     1.516 r  U5/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.685     5.202    SEG_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.712 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.712    SEG[0]
    W7                                                                r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/Data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.515ns  (logic 4.439ns (52.129%)  route 4.076ns (47.871%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          LDCE                         0.000     0.000 r  U5/Data_reg[0]/G
    SLICE_X7Y21          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  U5/Data_reg[0]/Q
                         net (fo=7, routed)           0.835     1.394    U5/data_w[0]
    SLICE_X7Y21          LUT4 (Prop_lut4_I3_O)        0.152     1.546 r  U5/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.241     4.787    SEG_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728     8.515 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.515    SEG[4]
    U5                                                                r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/Data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.360ns  (logic 4.218ns (50.457%)  route 4.142ns (49.543%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          LDCE                         0.000     0.000 r  U5/Data_reg[0]/G
    SLICE_X7Y21          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  U5/Data_reg[0]/Q
                         net (fo=7, routed)           0.835     1.394    U5/data_w[0]
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.124     1.518 r  U5/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.307     4.825    SEG_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.360 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.360    SEG[2]
    U8                                                                r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/Data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.985ns  (logic 4.212ns (52.752%)  route 3.773ns (47.248%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          LDCE                         0.000     0.000 r  U5/Data_reg[1]/G
    SLICE_X7Y21          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  U5/Data_reg[1]/Q
                         net (fo=7, routed)           0.894     1.453    U5/data_w[1]
    SLICE_X7Y21          LUT4 (Prop_lut4_I3_O)        0.124     1.577 r  U5/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.879     4.456    SEG_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.985 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.985    SEG[1]
    W6                                                                r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U5/Data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.505ns  (logic 1.433ns (57.209%)  route 1.072ns (42.791%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          LDCE                         0.000     0.000 r  U5/Data_reg[0]/G
    SLICE_X7Y21          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U5/Data_reg[0]/Q
                         net (fo=7, routed)           0.163     0.321    U5/data_w[0]
    SLICE_X7Y21          LUT4 (Prop_lut4_I2_O)        0.045     0.366 r  U5/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.909     1.275    SEG_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.505 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.505    SEG[1]
    W6                                                                r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/Data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.862ns  (logic 1.439ns (50.280%)  route 1.423ns (49.720%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          LDCE                         0.000     0.000 r  U5/Data_reg[3]/G
    SLICE_X7Y21          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U5/Data_reg[3]/Q
                         net (fo=7, routed)           0.222     0.380    U5/data_w[3]
    SLICE_X7Y21          LUT4 (Prop_lut4_I0_O)        0.045     0.425 r  U5/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.201     1.626    SEG_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.862 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.862    SEG[2]
    U8                                                                r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/Data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.882ns  (logic 1.491ns (51.724%)  route 1.391ns (48.276%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          LDCE                         0.000     0.000 r  U5/Data_reg[3]/G
    SLICE_X7Y21          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U5/Data_reg[3]/Q
                         net (fo=7, routed)           0.222     0.380    U5/data_w[3]
    SLICE_X7Y21          LUT4 (Prop_lut4_I0_O)        0.045     0.425 r  U5/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.169     1.594    SEG_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.288     2.882 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.882    SEG[4]
    U5                                                                r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/Data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.013ns  (logic 1.480ns (49.104%)  route 1.534ns (50.896%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          LDCE                         0.000     0.000 r  U5/Data_reg[0]/G
    SLICE_X7Y21          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U5/Data_reg[0]/Q
                         net (fo=7, routed)           0.163     0.321    U5/data_w[0]
    SLICE_X7Y21          LUT4 (Prop_lut4_I3_O)        0.051     0.372 r  U5/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.370     1.743    SEG_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.271     3.013 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.013    SEG[5]
    V5                                                                r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/Data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.033ns  (logic 1.415ns (46.651%)  route 1.618ns (53.349%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          LDCE                         0.000     0.000 r  U5/Data_reg[3]/G
    SLICE_X7Y21          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U5/Data_reg[3]/Q
                         net (fo=7, routed)           0.222     0.380    U5/data_w[3]
    SLICE_X7Y21          LUT4 (Prop_lut4_I0_O)        0.045     0.425 r  U5/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.395     1.821    SEG_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.033 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.033    SEG[0]
    W7                                                                r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/Data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.040ns  (logic 1.439ns (47.346%)  route 1.601ns (52.654%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          LDCE                         0.000     0.000 r  U5/Data_reg[0]/G
    SLICE_X7Y21          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U5/Data_reg[0]/Q
                         net (fo=7, routed)           0.163     0.321    U5/data_w[0]
    SLICE_X7Y21          LUT4 (Prop_lut4_I2_O)        0.045     0.366 r  U5/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.438     1.804    SEG_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.040 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.040    SEG[3]
    V8                                                                r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/Data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.142ns  (logic 1.498ns (47.682%)  route 1.644ns (52.318%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          LDCE                         0.000     0.000 r  U5/Data_reg[3]/G
    SLICE_X7Y21          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U5/Data_reg[3]/Q
                         net (fo=7, routed)           0.222     0.380    U5/data_w[3]
    SLICE_X7Y21          LUT4 (Prop_lut4_I0_O)        0.046     0.426 r  U5/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.422     1.848    SEG_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.294     3.142 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.142    SEG[6]
    U7                                                                r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U5/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.302ns  (logic 4.309ns (46.322%)  route 4.993ns (53.678%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.623     5.144    U5/CLK_IBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  U5/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  U5/cnt_reg[5]/Q
                         net (fo=11, routed)          1.398     6.999    U5/Q[0]
    SLICE_X8Y21          LUT3 (Prop_lut3_I1_O)        0.150     7.149 r  U5/Tr_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.595    10.744    Tr_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.703    14.447 r  Tr_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.447    Tr[1]
    U4                                                                r  Tr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.269ns  (logic 4.466ns (48.183%)  route 4.803ns (51.817%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.623     5.144    U5/CLK_IBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  U5/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.419     5.563 r  U5/cnt_reg[6]/Q
                         net (fo=13, routed)          1.248     6.812    U5/Q[1]
    SLICE_X7Y20          LUT3 (Prop_lut3_I2_O)        0.322     7.134 r  U5/Tr_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.554    10.688    Tr_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725    14.413 r  Tr_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.413    Tr[2]
    V4                                                                r  Tr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.073ns  (logic 4.083ns (45.001%)  route 4.990ns (54.999%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.623     5.144    U5/CLK_IBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  U5/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  U5/cnt_reg[5]/Q
                         net (fo=11, routed)          1.398     6.999    U5/Q[0]
    SLICE_X8Y21          LUT3 (Prop_lut3_I2_O)        0.124     7.123 r  U5/Tr_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.592    10.714    Tr_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    14.217 r  Tr_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.217    Tr[0]
    U2                                                                r  Tr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.817ns  (logic 4.225ns (47.925%)  route 4.591ns (52.075%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.623     5.144    U5/CLK_IBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  U5/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.419     5.563 f  U5/cnt_reg[6]/Q
                         net (fo=13, routed)          1.080     6.644    U5/Q[1]
    SLICE_X7Y20          LUT3 (Prop_lut3_I2_O)        0.296     6.940 r  U5/Tr_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.511    10.451    Tr_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    13.961 r  Tr_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.961    Tr[3]
    W4                                                                r  Tr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRIG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.688ns  (logic 4.049ns (60.540%)  route 2.639ns (39.460%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.615     5.136    U3/CLK_IBUF_BUFG
    SLICE_X6Y24          FDCE                                         r  U3/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDCE (Prop_fdce_C_Q)         0.518     5.654 r  U3/FSM_onehot_state_reg[1]/Q
                         net (fo=17, routed)          2.639     8.293    TRIG_OBUF
    L17                  OBUF (Prop_obuf_I_O)         3.531    11.824 r  TRIG_OBUF_inst/O
                         net (fo=0)                   0.000    11.824    TRIG
    L17                                                               r  TRIG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/Data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.201ns  (logic 0.839ns (19.972%)  route 3.362ns (80.028%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.623     5.144    U5/CLK_IBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  U5/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.419     5.563 r  U5/cnt_reg[6]/Q
                         net (fo=13, routed)          1.716     7.279    U5/Q[1]
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.296     7.575 f  U5/Data_reg[1]_i_2/O
                         net (fo=1, routed)           0.854     8.429    U5/Data_reg[1]_i_2_n_0
    SLICE_X7Y20          LUT3 (Prop_lut3_I1_O)        0.124     8.553 r  U5/Data_reg[1]_i_1/O
                         net (fo=1, routed)           0.792     9.345    U5/Data_reg[1]_i_1_n_0
    SLICE_X7Y21          LDCE                                         r  U5/Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/Data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.846ns  (logic 1.072ns (27.873%)  route 2.774ns (72.127%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.623     5.144    U5/CLK_IBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  U5/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.419     5.563 r  U5/cnt_reg[6]/Q
                         net (fo=13, routed)          1.631     7.195    U5/Q[1]
    SLICE_X7Y19          LUT2 (Prop_lut2_I0_O)        0.326     7.521 r  U5/Data_reg[2]_i_2/O
                         net (fo=1, routed)           0.812     8.332    U5/Data_reg[2]_i_2_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I2_O)        0.327     8.659 r  U5/Data_reg[2]_i_1/O
                         net (fo=1, routed)           0.331     8.990    U5/Data_reg[2]_i_1_n_0
    SLICE_X7Y21          LDCE                                         r  U5/Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/Data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.729ns  (logic 0.839ns (22.498%)  route 2.890ns (77.502%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.623     5.144    U5/CLK_IBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  U5/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.419     5.563 r  U5/cnt_reg[6]/Q
                         net (fo=13, routed)          1.540     7.104    U5/Q[1]
    SLICE_X5Y19          LUT6 (Prop_lut6_I3_O)        0.296     7.400 r  U5/Data_reg[0]_i_2/O
                         net (fo=1, routed)           0.807     8.207    U5/Data_reg[0]_i_2_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.124     8.331 r  U5/Data_reg[0]_i_1/O
                         net (fo=1, routed)           0.543     8.874    U5/Data_reg[0]_i_1_n_0
    SLICE_X7Y21          LDCE                                         r  U5/Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U40/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/Data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.867ns  (logic 0.897ns (31.289%)  route 1.970ns (68.711%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.621     5.142    U40/CLK_IBUF_BUFG
    SLICE_X6Y21          FDCE                                         r  U40/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDCE (Prop_fdce_C_Q)         0.478     5.620 r  U40/q_reg[3]/Q
                         net (fo=7, routed)           0.848     6.468    U5/Data_reg[3]_i_1_2[3]
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.295     6.763 r  U5/Data_reg[3]_i_3/O
                         net (fo=1, routed)           0.791     7.554    U5/Data_reg[3]_i_3_n_0
    SLICE_X7Y20          LUT4 (Prop_lut4_I0_O)        0.124     7.678 r  U5/Data_reg[3]_i_1/O
                         net (fo=1, routed)           0.331     8.009    U5/Data_reg[3]_i_1_n_0
    SLICE_X7Y21          LDCE                                         r  U5/Data_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U42/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/Data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.458ns  (logic 0.209ns (45.586%)  route 0.249ns (54.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.585     1.468    U42/CLK_IBUF_BUFG
    SLICE_X6Y19          FDCE                                         r  U42/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDCE (Prop_fdce_C_Q)         0.164     1.632 r  U42/q_reg[2]/Q
                         net (fo=6, routed)           0.137     1.769    U5/Data_reg[3]_i_1_0[1]
    SLICE_X7Y20          LUT6 (Prop_lut6_I0_O)        0.045     1.814 r  U5/Data_reg[2]_i_1/O
                         net (fo=1, routed)           0.112     1.927    U5/Data_reg[2]_i_1_n_0
    SLICE_X7Y21          LDCE                                         r  U5/Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/Data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.483ns  (logic 0.186ns (38.480%)  route 0.297ns (61.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.585     1.468    U5/CLK_IBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  U5/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U5/cnt_reg[5]/Q
                         net (fo=11, routed)          0.126     1.735    U5/Q[0]
    SLICE_X5Y20          LUT6 (Prop_lut6_I5_O)        0.045     1.780 r  U5/Data_reg[0]_i_1/O
                         net (fo=1, routed)           0.172     1.952    U5/Data_reg[0]_i_1_n_0
    SLICE_X7Y21          LDCE                                         r  U5/Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/Data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.558ns  (logic 0.186ns (33.337%)  route 0.372ns (66.663%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.585     1.468    U5/CLK_IBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  U5/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U5/cnt_reg[5]/Q
                         net (fo=11, routed)          0.260     1.869    U5/Q[0]
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.045     1.914 r  U5/Data_reg[3]_i_1/O
                         net (fo=1, routed)           0.112     2.026    U5/Data_reg[3]_i_1_n_0
    SLICE_X7Y21          LDCE                                         r  U5/Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/Data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.785ns  (logic 0.186ns (23.702%)  route 0.599ns (76.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.585     1.468    U5/CLK_IBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  U5/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U5/cnt_reg[5]/Q
                         net (fo=11, routed)          0.203     1.812    U5/Q[0]
    SLICE_X7Y20          LUT3 (Prop_lut3_I0_O)        0.045     1.857 r  U5/Data_reg[1]_i_1/O
                         net (fo=1, routed)           0.396     2.253    U5/Data_reg[1]_i_1_n_0
    SLICE_X7Y21          LDCE                                         r  U5/Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRIG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.229ns  (logic 1.396ns (62.623%)  route 0.833ns (37.377%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.580     1.463    U3/CLK_IBUF_BUFG
    SLICE_X6Y24          FDCE                                         r  U3/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDCE (Prop_fdce_C_Q)         0.164     1.627 r  U3/FSM_onehot_state_reg[1]/Q
                         net (fo=17, routed)          0.833     2.460    TRIG_OBUF
    L17                  OBUF (Prop_obuf_I_O)         1.232     3.692 r  TRIG_OBUF_inst/O
                         net (fo=0)                   0.000     3.692    TRIG
    L17                                                               r  TRIG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.935ns  (logic 1.397ns (47.608%)  route 1.538ns (52.392%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.584     1.467    U5/CLK_IBUF_BUFG
    SLICE_X7Y20          FDCE                                         r  U5/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDCE (Prop_fdce_C_Q)         0.141     1.608 f  U5/cnt_reg[7]/Q
                         net (fo=12, routed)          0.228     1.836    U5/Q[2]
    SLICE_X7Y20          LUT3 (Prop_lut3_I1_O)        0.045     1.881 r  U5/Tr_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.310     3.191    Tr_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     4.402 r  Tr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.402    Tr[3]
    W4                                                                r  Tr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.010ns  (logic 1.475ns (48.999%)  route 1.535ns (51.001%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.585     1.468    U5/CLK_IBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  U5/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U5/cnt_reg[5]/Q
                         net (fo=11, routed)          0.203     1.812    U5/Q[0]
    SLICE_X7Y20          LUT3 (Prop_lut3_I0_O)        0.048     1.860 r  U5/Tr_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.332     3.192    Tr_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.286     4.478 r  Tr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.478    Tr[2]
    V4                                                                r  Tr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.040ns  (logic 1.390ns (45.728%)  route 1.650ns (54.272%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.584     1.467    U5/CLK_IBUF_BUFG
    SLICE_X7Y20          FDCE                                         r  U5/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U5/cnt_reg[7]/Q
                         net (fo=12, routed)          0.355     1.963    U5/Q[2]
    SLICE_X8Y21          LUT3 (Prop_lut3_I1_O)        0.045     2.008 r  U5/Tr_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.295     3.303    Tr_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     4.507 r  Tr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.507    Tr[0]
    U2                                                                r  Tr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.121ns  (logic 1.455ns (46.623%)  route 1.666ns (53.377%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.584     1.467    U5/CLK_IBUF_BUFG
    SLICE_X7Y20          FDCE                                         r  U5/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U5/cnt_reg[7]/Q
                         net (fo=12, routed)          0.355     1.963    U5/Q[2]
    SLICE_X8Y21          LUT3 (Prop_lut3_I0_O)        0.048     2.011 r  U5/Tr_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.311     3.322    Tr_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.266     4.589 r  Tr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.589    Tr[1]
    U4                                                                r  Tr[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay           156 Endpoints
Min Delay           156 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U2/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.458ns  (logic 2.101ns (38.496%)  route 3.357ns (61.504%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  ECHO_IBUF_inst/O
                         net (fo=2, routed)           1.611     3.075    U3/ECHO_IBUF
    SLICE_X5Y23          LUT2 (Prop_lut2_I1_O)        0.152     3.227 f  U3/cnt[12]_i_3__0/O
                         net (fo=1, routed)           0.669     3.896    U2/cnt_reg[12]_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I5_O)        0.332     4.228 f  U2/cnt[12]_i_2/O
                         net (fo=12, routed)          1.077     5.305    U2/cnt[12]_i_2_n_0
    SLICE_X6Y23          LUT2 (Prop_lut2_I1_O)        0.153     5.458 r  U2/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     5.458    U2/cnt[8]_i_1_n_0
    SLICE_X6Y23          FDCE                                         r  U2/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.502     4.843    U2/CLK_IBUF_BUFG
    SLICE_X6Y23          FDCE                                         r  U2/cnt_reg[8]/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U2/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.429ns  (logic 2.072ns (38.167%)  route 3.357ns (61.833%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  ECHO_IBUF_inst/O
                         net (fo=2, routed)           1.611     3.075    U3/ECHO_IBUF
    SLICE_X5Y23          LUT2 (Prop_lut2_I1_O)        0.152     3.227 f  U3/cnt[12]_i_3__0/O
                         net (fo=1, routed)           0.669     3.896    U2/cnt_reg[12]_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I5_O)        0.332     4.228 f  U2/cnt[12]_i_2/O
                         net (fo=12, routed)          1.077     5.305    U2/cnt[12]_i_2_n_0
    SLICE_X6Y23          LUT2 (Prop_lut2_I1_O)        0.124     5.429 r  U2/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     5.429    U2/cnt[6]_i_1_n_0
    SLICE_X6Y23          FDCE                                         r  U2/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.502     4.843    U2/CLK_IBUF_BUFG
    SLICE_X6Y23          FDCE                                         r  U2/cnt_reg[6]/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U2/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.304ns  (logic 2.096ns (39.519%)  route 3.208ns (60.481%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  ECHO_IBUF_inst/O
                         net (fo=2, routed)           1.611     3.075    U3/ECHO_IBUF
    SLICE_X5Y23          LUT2 (Prop_lut2_I1_O)        0.152     3.227 f  U3/cnt[12]_i_3__0/O
                         net (fo=1, routed)           0.669     3.896    U2/cnt_reg[12]_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I5_O)        0.332     4.228 f  U2/cnt[12]_i_2/O
                         net (fo=12, routed)          0.928     5.156    U2/cnt[12]_i_2_n_0
    SLICE_X6Y23          LUT2 (Prop_lut2_I1_O)        0.148     5.304 r  U2/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     5.304    U2/cnt[9]_i_1_n_0
    SLICE_X6Y23          FDCE                                         r  U2/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.502     4.843    U2/CLK_IBUF_BUFG
    SLICE_X6Y23          FDCE                                         r  U2/cnt_reg[9]/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U2/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.280ns  (logic 2.072ns (39.244%)  route 3.208ns (60.756%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  ECHO_IBUF_inst/O
                         net (fo=2, routed)           1.611     3.075    U3/ECHO_IBUF
    SLICE_X5Y23          LUT2 (Prop_lut2_I1_O)        0.152     3.227 f  U3/cnt[12]_i_3__0/O
                         net (fo=1, routed)           0.669     3.896    U2/cnt_reg[12]_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I5_O)        0.332     4.228 f  U2/cnt[12]_i_2/O
                         net (fo=12, routed)          0.928     5.156    U2/cnt[12]_i_2_n_0
    SLICE_X6Y23          LUT2 (Prop_lut2_I1_O)        0.124     5.280 r  U2/cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     5.280    U2/cnt[11]_i_1_n_0
    SLICE_X6Y23          FDCE                                         r  U2/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.502     4.843    U2/CLK_IBUF_BUFG
    SLICE_X6Y23          FDCE                                         r  U2/cnt_reg[11]/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U2/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.175ns  (logic 2.072ns (40.040%)  route 3.103ns (59.960%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  ECHO_IBUF_inst/O
                         net (fo=2, routed)           1.611     3.075    U3/ECHO_IBUF
    SLICE_X5Y23          LUT2 (Prop_lut2_I1_O)        0.152     3.227 f  U3/cnt[12]_i_3__0/O
                         net (fo=1, routed)           0.669     3.896    U2/cnt_reg[12]_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I5_O)        0.332     4.228 f  U2/cnt[12]_i_2/O
                         net (fo=12, routed)          0.823     5.051    U2/cnt[12]_i_2_n_0
    SLICE_X6Y24          LUT2 (Prop_lut2_I1_O)        0.124     5.175 r  U2/cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     5.175    U2/cnt[10]_i_1_n_0
    SLICE_X6Y24          FDCE                                         r  U2/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.500     4.841    U2/CLK_IBUF_BUFG
    SLICE_X6Y24          FDCE                                         r  U2/cnt_reg[10]/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U2/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.167ns  (logic 2.064ns (39.947%)  route 3.103ns (60.053%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  ECHO_IBUF_inst/O
                         net (fo=2, routed)           1.611     3.075    U3/ECHO_IBUF
    SLICE_X5Y23          LUT2 (Prop_lut2_I1_O)        0.152     3.227 f  U3/cnt[12]_i_3__0/O
                         net (fo=1, routed)           0.669     3.896    U2/cnt_reg[12]_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I5_O)        0.332     4.228 f  U2/cnt[12]_i_2/O
                         net (fo=12, routed)          0.823     5.051    U2/cnt[12]_i_2_n_0
    SLICE_X6Y24          LUT2 (Prop_lut2_I1_O)        0.116     5.167 r  U2/cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     5.167    U2/cnt[12]_i_1_n_0
    SLICE_X6Y24          FDCE                                         r  U2/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.500     4.841    U2/CLK_IBUF_BUFG
    SLICE_X6Y24          FDCE                                         r  U2/cnt_reg[12]/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U2/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.045ns  (logic 2.072ns (41.072%)  route 2.973ns (58.928%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  ECHO_IBUF_inst/O
                         net (fo=2, routed)           1.611     3.075    U3/ECHO_IBUF
    SLICE_X5Y23          LUT2 (Prop_lut2_I1_O)        0.152     3.227 f  U3/cnt[12]_i_3__0/O
                         net (fo=1, routed)           0.669     3.896    U2/cnt_reg[12]_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I5_O)        0.332     4.228 f  U2/cnt[12]_i_2/O
                         net (fo=12, routed)          0.693     4.921    U2/cnt[12]_i_2_n_0
    SLICE_X6Y23          LUT2 (Prop_lut2_I1_O)        0.124     5.045 r  U2/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     5.045    U2/cnt[5]_i_1_n_0
    SLICE_X6Y23          FDCE                                         r  U2/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.502     4.843    U2/CLK_IBUF_BUFG
    SLICE_X6Y23          FDCE                                         r  U2/cnt_reg[5]/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U2/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.038ns  (logic 2.065ns (40.990%)  route 2.973ns (59.010%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  ECHO_IBUF_inst/O
                         net (fo=2, routed)           1.611     3.075    U3/ECHO_IBUF
    SLICE_X5Y23          LUT2 (Prop_lut2_I1_O)        0.152     3.227 f  U3/cnt[12]_i_3__0/O
                         net (fo=1, routed)           0.669     3.896    U2/cnt_reg[12]_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I5_O)        0.332     4.228 f  U2/cnt[12]_i_2/O
                         net (fo=12, routed)          0.693     4.921    U2/cnt[12]_i_2_n_0
    SLICE_X6Y23          LUT2 (Prop_lut2_I1_O)        0.117     5.038 r  U2/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     5.038    U2/cnt[7]_i_1_n_0
    SLICE_X6Y23          FDCE                                         r  U2/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.502     4.843    U2/CLK_IBUF_BUFG
    SLICE_X6Y23          FDCE                                         r  U2/cnt_reg[7]/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U2/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.876ns  (logic 2.072ns (42.496%)  route 2.804ns (57.504%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  ECHO_IBUF_inst/O
                         net (fo=2, routed)           1.611     3.075    U3/ECHO_IBUF
    SLICE_X5Y23          LUT2 (Prop_lut2_I1_O)        0.152     3.227 f  U3/cnt[12]_i_3__0/O
                         net (fo=1, routed)           0.669     3.896    U2/cnt_reg[12]_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I5_O)        0.332     4.228 f  U2/cnt[12]_i_2/O
                         net (fo=12, routed)          0.524     4.752    U2/cnt[12]_i_2_n_0
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.124     4.876 r  U2/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     4.876    U2/cnt[2]_i_1_n_0
    SLICE_X6Y22          FDCE                                         r  U2/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.503     4.844    U2/CLK_IBUF_BUFG
    SLICE_X6Y22          FDCE                                         r  U2/cnt_reg[2]/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U2/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.869ns  (logic 2.065ns (42.413%)  route 2.804ns (57.587%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  ECHO_IBUF_inst/O
                         net (fo=2, routed)           1.611     3.075    U3/ECHO_IBUF
    SLICE_X5Y23          LUT2 (Prop_lut2_I1_O)        0.152     3.227 f  U3/cnt[12]_i_3__0/O
                         net (fo=1, routed)           0.669     3.896    U2/cnt_reg[12]_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I5_O)        0.332     4.228 f  U2/cnt[12]_i_2/O
                         net (fo=12, routed)          0.524     4.752    U2/cnt[12]_i_2_n_0
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.117     4.869 r  U2/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     4.869    U2/cnt[4]_i_1_n_0
    SLICE_X6Y22          FDCE                                         r  U2/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.503     4.844    U2/CLK_IBUF_BUFG
    SLICE_X6Y22          FDCE                                         r  U2/cnt_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U5/cnt_reg[0]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.210ns (29.214%)  route 0.508ns (70.786%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=49, routed)          0.508     0.717    U5/RST_IBUF
    SLICE_X7Y18          FDCE                                         f  U5/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.855     1.982    U5/CLK_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  U5/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U5/cnt_reg[1]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.210ns (29.214%)  route 0.508ns (70.786%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=49, routed)          0.508     0.717    U5/RST_IBUF
    SLICE_X7Y18          FDCE                                         f  U5/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.855     1.982    U5/CLK_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  U5/cnt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U5/cnt_reg[2]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.210ns (29.214%)  route 0.508ns (70.786%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=49, routed)          0.508     0.717    U5/RST_IBUF
    SLICE_X7Y18          FDCE                                         f  U5/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.855     1.982    U5/CLK_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  U5/cnt_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U5/cnt_reg[3]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.210ns (26.829%)  route 0.571ns (73.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=49, routed)          0.571     0.781    U5/RST_IBUF
    SLICE_X7Y19          FDCE                                         f  U5/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.854     1.981    U5/CLK_IBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  U5/cnt_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U5/cnt_reg[4]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.210ns (26.829%)  route 0.571ns (73.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=49, routed)          0.571     0.781    U5/RST_IBUF
    SLICE_X7Y19          FDCE                                         f  U5/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.854     1.981    U5/CLK_IBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  U5/cnt_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U5/cnt_reg[5]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.210ns (26.829%)  route 0.571ns (73.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=49, routed)          0.571     0.781    U5/RST_IBUF
    SLICE_X7Y19          FDCE                                         f  U5/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.854     1.981    U5/CLK_IBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  U5/cnt_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U5/cnt_reg[6]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.210ns (26.829%)  route 0.571ns (73.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=49, routed)          0.571     0.781    U5/RST_IBUF
    SLICE_X7Y19          FDCE                                         f  U5/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.854     1.981    U5/CLK_IBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  U5/cnt_reg[6]/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U2/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.277ns (34.411%)  route 0.528ns (65.589%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    M19                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  ECHO_IBUF_inst/O
                         net (fo=2, routed)           0.528     0.760    U2/ECHO_IBUF
    SLICE_X5Y23          LUT3 (Prop_lut3_I1_O)        0.045     0.805 r  U2/cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.805    U2/cnt[0]_i_1__1_n_0
    SLICE_X5Y23          FDCE                                         r  U2/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.849     1.976    U2/CLK_IBUF_BUFG
    SLICE_X5Y23          FDCE                                         r  U2/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U2/cnt_reg[1]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.837ns  (logic 0.210ns (25.030%)  route 0.628ns (74.970%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=49, routed)          0.628     0.837    U2/RST_IBUF
    SLICE_X6Y22          FDCE                                         f  U2/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.851     1.978    U2/CLK_IBUF_BUFG
    SLICE_X6Y22          FDCE                                         r  U2/cnt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U2/cnt_reg[2]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.837ns  (logic 0.210ns (25.030%)  route 0.628ns (74.970%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=49, routed)          0.628     0.837    U2/RST_IBUF
    SLICE_X6Y22          FDCE                                         f  U2/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.851     1.978    U2/CLK_IBUF_BUFG
    SLICE_X6Y22          FDCE                                         r  U2/cnt_reg[2]/C





