{"vcs1":{"timestamp_begin":1739967348.964635346, "rt":3.91, "ut":3.69, "st":0.17}}
{"vcselab":{"timestamp_begin":1739967352.955203459, "rt":0.26, "ut":0.17, "st":0.09}}
{"link":{"timestamp_begin":1739967353.277768338, "rt":0.24, "ut":0.12, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739967348.667727525}
{"VCS_COMP_START_TIME": 1739967348.667727525}
{"VCS_COMP_END_TIME": 1739967353.583201879}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287784}}
{"vcselab": {"peak_mem": 150360}}
