/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Fri Oct 18 11:45:08 2013
 *                 Full Compile MD5 Checksum 32c6546d3ec1c83fbf8bc6d4e3ec46d1
 *                   (minus title and desc)  
 *                 MD5 Checksum              839f407f1c04ba70b32cb458815eb9b4
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_AFEC_2_H__
#define BCHP_AFEC_2_H__

/***************************************************************************
 *AFEC_2 - AFEC Register Set
 ***************************************************************************/
#define BCHP_AFEC_2_RST                          0x000ce000 /* AFEC core reset register */
#define BCHP_AFEC_2_CNTR_CTRL                    0x000ce004 /* AFEC counter-control register */
#define BCHP_AFEC_2_TEST_CONFIG                  0x000ce008 /* AFEC Test Configuration Register */
#define BCHP_AFEC_2_BIST_TEST_CONFIG             0x000ce00c /* AFEC Bist Test Configuration Register */
#define BCHP_AFEC_2_ACM_MAX_ITER_OVERIDE         0x000ce104 /* ACM Controller MODCOD MAX_ITER_OVERIDE selection register */
#define BCHP_AFEC_2_ACM_MODCOD_1                 0x000ce030 /* ACM Controller MODCOD Configuration Register 1 */
#define BCHP_AFEC_2_ACM_MODCOD_2                 0x000ce034 /* ACM Controller MODCOD Configuration Register 2 */
#define BCHP_AFEC_2_ACM_MODCOD_3                 0x000ce038 /* ACM Controller MODCOD Configuration Register 3 */
#define BCHP_AFEC_2_ACM_MODCOD_4                 0x000ce03c /* ACM Controller MODCOD Configuration Register 4 */
#define BCHP_AFEC_2_ACM_MODCOD_5                 0x000ce040 /* ACM Controller MODCOD Configuration Register 5 */
#define BCHP_AFEC_2_ACM_MODCOD_6                 0x000ce044 /* ACM Controller MODCOD Configuration Register 6 */
#define BCHP_AFEC_2_ACM_MODCOD_7                 0x000ce048 /* ACM Controller MODCOD Configuration Register 7 */
#define BCHP_AFEC_2_ACM_MODCOD_8                 0x000ce04c /* ACM Controller MODCOD Configuration Register 8 */
#define BCHP_AFEC_2_ACM_MODCOD_9                 0x000ce050 /* ACM Controller MODCOD Configuration Register 9 */
#define BCHP_AFEC_2_ACM_MODCOD_10                0x000ce054 /* ACM Controller MODCOD Configuration Register 10 */
#define BCHP_AFEC_2_ACM_MODCOD_11                0x000ce058 /* ACM Controller MODCOD Configuration Register 11 */
#define BCHP_AFEC_2_ACM_MODCOD_12                0x000ce05c /* ACM Controller MODCOD Configuration Register 12 */
#define BCHP_AFEC_2_ACM_MODCOD_13                0x000ce060 /* ACM Controller MODCOD Configuration Register 13 */
#define BCHP_AFEC_2_ACM_MODCOD_14                0x000ce064 /* ACM Controller MODCOD Configuration Register 14 */
#define BCHP_AFEC_2_ACM_MODCOD_15                0x000ce068 /* ACM Controller MODCOD Configuration Register 15 */
#define BCHP_AFEC_2_ACM_MODCOD_16                0x000ce06c /* ACM Controller MODCOD Configuration Register 16 */
#define BCHP_AFEC_2_ACM_MODCOD_17                0x000ce070 /* ACM Controller MODCOD Configuration Register 17 */
#define BCHP_AFEC_2_ACM_MODCOD_18                0x000ce074 /* ACM Controller MODCOD Configuration Register 18 */
#define BCHP_AFEC_2_ACM_MODCOD_19                0x000ce078 /* ACM Controller MODCOD Configuration Register 19 */
#define BCHP_AFEC_2_ACM_MODCOD_20                0x000ce07c /* ACM Controller MODCOD Configuration Register 20 */
#define BCHP_AFEC_2_ACM_MODCOD_21                0x000ce080 /* ACM Controller MODCOD Configuration Register 21 */
#define BCHP_AFEC_2_ACM_MODCOD_22                0x000ce084 /* ACM Controller MODCOD Configuration Register 22 */
#define BCHP_AFEC_2_ACM_MODCOD_23                0x000ce088 /* ACM Controller MODCOD Configuration Register 23 */
#define BCHP_AFEC_2_ACM_MODCOD_24                0x000ce08c /* ACM Controller MODCOD Configuration Register 24 */
#define BCHP_AFEC_2_ACM_MODCOD_25                0x000ce090 /* ACM Controller MODCOD Configuration Register 25 */
#define BCHP_AFEC_2_ACM_MODCOD_26                0x000ce094 /* ACM Controller MODCOD Configuration Register 26 */
#define BCHP_AFEC_2_ACM_MODCOD_27                0x000ce098 /* ACM Controller MODCOD Configuration Register 27 */
#define BCHP_AFEC_2_ACM_MODCOD_28                0x000ce09c /* ACM Controller MODCOD Configuration Register 28 */
#define BCHP_AFEC_2_ACM_MODCOD_29_EXT            0x000ce0a0 /* ACM Controller MODCOD Configuration Register 29 Extension */
#define BCHP_AFEC_2_ACM_MODCOD_29_LDPC0_EXT      0x000ce0a4 /* ACM Controller LDPC Configuration Register */
#define BCHP_AFEC_2_ACM_MODCOD_30_EXT            0x000ce0a8 /* ACM Controller MODCOD Configuration Register 30 Extension */
#define BCHP_AFEC_2_ACM_MODCOD_30_LDPC0_EXT      0x000ce0ac /* ACM Controller LDPC Configuration Register */
#define BCHP_AFEC_2_ACM_MODCOD_31_EXT            0x000ce0b0 /* ACM Controller MODCOD Configuration Register 31 Extension */
#define BCHP_AFEC_2_ACM_MODCOD_31_LDPC0_EXT      0x000ce0b4 /* ACM Controller LDPC Configuration Register */
#define BCHP_AFEC_2_ACM_SYM_CNT_0                0x000ce0b8 /* ACM Controller symbol counter */
#define BCHP_AFEC_2_ACM_SYM_CNT_1                0x000ce0bc /* ACM Controller symbol counter */
#define BCHP_AFEC_2_ACM_SYM_CNT_2                0x000ce0c0 /* ACM Controller symbol counter */
#define BCHP_AFEC_2_ACM_CYCLE_CNT_0              0x000ce0c4 /* ACM Controller LDPC clk counter for QPSK */
#define BCHP_AFEC_2_ACM_CYCLE_CNT_1              0x000ce0c8 /* ACM Controller LDPC clk counter for 8PSK */
#define BCHP_AFEC_2_ACM_CYCLE_CNT_2              0x000ce0cc /* ACM Controller LDPC clk counter for 16APSK */
#define BCHP_AFEC_2_ACM_CYCLE_CNT_3              0x000ce0d0 /* ACM Controller LDPC clk counter for 32APSK */
#define BCHP_AFEC_2_ACM_CYCLE_CNT_4              0x000ce0d4 /* ACM Controller LDPC clk counter for BPSK */
#define BCHP_AFEC_2_ACM_MISC_0                   0x000ce0d8 /* ACM Controller MISC_0 register */
#define BCHP_AFEC_2_ACM_MISC_1                   0x000ce0dc /* ACM Controller MISC_1 register */
#define BCHP_AFEC_2_ACM_MODCOD_OVERIDE           0x000ce0e0 /* ACM Controller MODCOD Overide Configuration Register */
#define BCHP_AFEC_2_ACM_MODCOD_STATS_CONFIG      0x000ce0ec /* ACM MODCOD statistics configuration block */
#define BCHP_AFEC_2_ACM_DONT_DEC_CNT             0x000ce0f0 /* ACM Dont decode counter */
#define BCHP_AFEC_2_ACM_LDPC_ITER_CNT            0x000ce0f4 /* ACM Iteration counter */
#define BCHP_AFEC_2_ACM_LDPC_FAIL_CNT            0x000ce0f8 /* ACM LDPC FAIL COUNTER */
#define BCHP_AFEC_2_ACM_LDPC_FRM_CNT             0x000ce0fc /* ACM LDPC FRAME COUNTER */
#define BCHP_AFEC_2_LDPC_CONFIG_0                0x000ce300 /* LDPC Configuration Register 0 */
#define BCHP_AFEC_2_LDPC_STATUS                  0x000ce328 /* LDPC Status Register */
#define BCHP_AFEC_2_LDPC_MET_CRC                 0x000ce32c /* Metric Generator Signature */
#define BCHP_AFEC_2_LDPC_EDGE_CRC                0x000ce330 /* Edge Output Signature */
#define BCHP_AFEC_2_LDPC_PSL_CTL                 0x000ce334 /* Power Saving Loop Control register */
#define BCHP_AFEC_2_LDPC_PSL_INT_THRES           0x000ce338 /* PSL Integrator Threshold */
#define BCHP_AFEC_2_LDPC_PSL_INT                 0x000ce33c /* PSL Integrator Value */
#define BCHP_AFEC_2_LDPC_PSL_AVE                 0x000ce340 /* PSL Integrator Average Value */
#define BCHP_AFEC_2_LDPC_PSL_XCS                 0x000ce344 /* PSL Excess Value */
#define BCHP_AFEC_2_LDPC_PSL_FILTER              0x000ce348 /* PSL Filter for ACM */
#define BCHP_AFEC_2_LDPC_MEM_POWER               0x000ce34c /* Dynamic memory shut down */
#define BCHP_AFEC_2_BCH_TPCTL                    0x000ce3bc /* BCH Block Testport Control Register */
#define BCHP_AFEC_2_BCH_TPSIG                    0x000ce3c0 /* BCH Block Signature Analyzer */
#define BCHP_AFEC_2_BCH_CTRL                     0x000ce3c4 /* BCH Decoder Control Register */
#define BCHP_AFEC_2_BCH_DECNBLK                  0x000ce3c8 /* BCH Number of Block Counter */
#define BCHP_AFEC_2_BCH_DECCBLK                  0x000ce3cc /* BCH Number of Corrected Block Counter */
#define BCHP_AFEC_2_BCH_DECBBLK                  0x000ce3d0 /* BCH Number of Bad Block Counter */
#define BCHP_AFEC_2_BCH_DECCBIT                  0x000ce3d4 /* BCH Number of Corrected Bit Counter */
#define BCHP_AFEC_2_BCH_DECMCOR                  0x000ce3d8 /* BCH Number of Miscorrected Block Counter */
#define BCHP_AFEC_2_BCH_BBHDR0                   0x000ce3dc /* BBHEADER Register 0 */
#define BCHP_AFEC_2_BCH_BBHDR1                   0x000ce3e0 /* BBHEADER Register 1 */
#define BCHP_AFEC_2_BCH_BBHDR2                   0x000ce3e4 /* BBHEADER Register 2 */
#define BCHP_AFEC_2_BCH_BBHDR3                   0x000ce3e8 /* BBHEADER Register 3 */
#define BCHP_AFEC_2_BCH_BBHDR4                   0x000ce3ec /* BBHEADER Register 4 */
#define BCHP_AFEC_2_BCH_BBHDR5                   0x000ce3f0 /* BBHEADER Register 5 */
#define BCHP_AFEC_2_BCH_MPLCK                    0x000ce3f4 /* MPEG Lock Detector Configuration Register */
#define BCHP_AFEC_2_BCH_MPCFG                    0x000ce3f8 /* MPEG Packetizer Configuration Register */
#define BCHP_AFEC_2_BCH_SMCFG                    0x000ce3fc /* Smoother FIFO Configuration Register */

#endif /* #ifndef BCHP_AFEC_2_H__ */

/* End of File */
