# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../project_Lab.srcs/sources_1/new/Half_Adder.sv" \
"../../../../project_Lab.srcs/sources_1/new/adder4bit.sv" \
"../../../../project_Lab.srcs/sources_1/new/full_Adder.sv" \
"../../../../project_Lab.srcs/sim_1/new/tb_adder4bit.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
