INFO:sim:172 - Generating IP...
Resolving generics for 'pll'...
Applying external generics to 'pll'...
Delivering associated files for 'pll'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'pll'...
Delivered 3 files into directory
C:/Xilinx/14.7/ISE_DS/SysGen/project/pll_test/ipcore_dir/tmp/_cg/pll
Delivered 1 file into directory
C:/Xilinx/14.7/ISE_DS/SysGen/project/pll_test/ipcore_dir/tmp/_cg/pll
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'pll'...
Generating ISE project...
XCO file found: pll.xco
XMDF file found: pll_xmdf.tcl
Adding C:/Xilinx/14.7/ISE_DS/SysGen/project/pll_test/ipcore_dir/tmp/_cg/pll.asy
-view all -origin_type imported
Adding C:/Xilinx/14.7/ISE_DS/SysGen/project/pll_test/ipcore_dir/tmp/_cg/pll.ucf
-view all -origin_type created
Adding C:/Xilinx/14.7/ISE_DS/SysGen/project/pll_test/ipcore_dir/tmp/_cg/pll.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Xilinx/14.7/ISE_DS/SysGen/project/pll_test/ipcore_dir/tmp/_cg/pll.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/Xilinx/14.7/ISE_DS/SysGen/project/pll_test/ipcore_dir/tmp/_cg/pll.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/pll"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'pll'.
