// Seed: 4218472060
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output tri0 id_3
    , id_6,
    input wand id_4
);
  parameter id_7 = 1 + 1 * 1 ** -1'b0 - 1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input supply1 id_2,
    output uwire id_3,
    input tri0 id_4,
    input uwire id_5,
    input wire id_6,
    output supply1 id_7,
    input tri id_8,
    output uwire id_9
);
  wire [1 : 1] id_11;
  tri id_12;
  assign id_12 = -1 - id_6;
  logic id_13 = 1'b0, id_14;
  always @(id_6 == id_0#(.id_5(1), .id_0(-1), .id_2(1 === {1{1'b0}}), .id_11(~1))) id_13 <= id_0;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_6,
      id_9,
      id_5
  );
  assign id_13 = id_6;
endmodule
