// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "CPU_teste")
  (DATE "01/24/2022 16:05:29")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T0\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3510:3510:3510) (3506:3506:3506))
        (IOPATH i o (2866:2866:2866) (2908:2908:2908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T1\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2941:2941:2941) (3027:3027:3027))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T2\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3223:3223:3223) (3295:3295:3295))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T3\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4118:4118:4118) (4164:4164:4164))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T4\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4675:4675:4675) (4604:4604:4604))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T5\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3826:3826:3826) (3778:3778:3778))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T6\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3457:3457:3457) (3440:3440:3440))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T7\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4060:4060:4060) (3956:3956:3956))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T8\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2529:2529:2529) (2525:2525:2525))
        (IOPATH i o (2838:2838:2838) (2796:2796:2796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T9\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2163:2163:2163) (2258:2258:2258))
        (IOPATH i o (4210:4210:4210) (4272:4272:4272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\waitTR\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2234:2234:2234) (2269:2269:2269))
        (IOPATH i o (2905:2905:2905) (2880:2880:2880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\data_p\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1770:1770:1770) (1779:1779:1779))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\data_p\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2214:2214:2214) (2173:2173:2173))
        (IOPATH i o (2838:2838:2838) (2796:2796:2796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\data_p\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2421:2421:2421) (2270:2270:2270))
        (IOPATH i o (2895:2895:2895) (2870:2870:2870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\data_p\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1674:1674:1674) (1664:1664:1664))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\data_p\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3265:3265:3265) (3225:3225:3225))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\data_p\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2521:2521:2521) (2471:2471:2471))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\data_p\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2537:2537:2537) (2485:2485:2485))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\data_p\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1574:1574:1574) (1524:1524:1524))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\data_p\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1330:1330:1330) (1338:1338:1338))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\data_p\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1686:1686:1686) (1661:1661:1661))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\data_p\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3054:3054:3054) (2965:2965:2965))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\data_p\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2944:2944:2944) (2918:2918:2918))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\data_p\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2362:2362:2362) (2280:2280:2280))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\data_p\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1773:1773:1773) (1738:1738:1738))
        (IOPATH i o (2895:2895:2895) (2870:2870:2870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\data_p\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2003:2003:2003) (1969:1969:1969))
        (IOPATH i o (2865:2865:2865) (2840:2840:2840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\data_p\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3625:3625:3625) (3474:3474:3474))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\addr_p\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5598:5598:5598) (5653:5653:5653))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\addr_p\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5250:5250:5250) (5565:5565:5565))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\addr_p\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3413:3413:3413) (3664:3664:3664))
        (IOPATH i o (2908:2908:2908) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\addr_p\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4764:4764:4764) (4841:4841:4841))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\addr_p\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4555:4555:4555) (4668:4668:4668))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\addr_p\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3060:3060:3060) (3271:3271:3271))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\addr_p\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3403:3403:3403) (3665:3665:3665))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\addr_p\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4134:4134:4134) (4282:4282:4282))
        (IOPATH i o (2918:2918:2918) (2876:2876:2876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\addr_p\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5412:5412:5412) (5696:5696:5696))
        (IOPATH i o (2918:2918:2918) (2876:2876:2876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\addr_p\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4582:4582:4582) (4640:4640:4640))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\addr_p\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5200:5200:5200) (5500:5500:5500))
        (IOPATH i o (2918:2918:2918) (2876:2876:2876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\addr_p\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3556:3556:3556) (3846:3846:3846))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\addr_p\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5529:5529:5529) (5535:5535:5535))
        (IOPATH i o (2908:2908:2908) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\addr_p\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3372:3372:3372) (3360:3360:3360))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\addr_p\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2728:2728:2728) (2702:2702:2702))
        (IOPATH i o (2826:2826:2826) (2868:2868:2868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\addr_p\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3870:3870:3870) (3920:3920:3920))
        (IOPATH i o (2806:2806:2806) (2848:2848:2848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\tr_p\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2575:2575:2575) (2586:2586:2586))
        (IOPATH i o (4210:4210:4210) (4272:4272:4272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2307:2307:2307) (2298:2298:2298))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2810:2810:2810) (2729:2729:2729))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1600:1600:1600) (1584:1584:1584))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2851:2851:2851) (2774:2774:2774))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2501:2501:2501) (2402:2402:2402))
        (IOPATH i o (2895:2895:2895) (2870:2870:2870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2007:2007:2007) (2012:2012:2012))
        (IOPATH i o (2838:2838:2838) (2796:2796:2796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3593:3593:3593) (3734:3734:3734))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1068:1068:1068) (1075:1075:1075))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2428:2428:2428) (2350:2350:2350))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2128:2128:2128) (2204:2204:2204))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3482:3482:3482) (3386:3386:3386))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3436:3436:3436) (3336:3336:3336))
        (IOPATH i o (2908:2908:2908) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2849:2849:2849) (2773:2773:2773))
        (IOPATH i o (2908:2908:2908) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2811:2811:2811) (2731:2731:2731))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1848:1848:1848) (1839:1839:1839))
        (IOPATH i o (2855:2855:2855) (2830:2830:2830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3040:3040:3040) (2976:2976:2976))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2403:2403:2403) (2477:2477:2477))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3405:3405:3405) (3498:3498:3498))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3826:3826:3826) (3783:3783:3783))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3677:3677:3677) (3737:3737:3737))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3478:3478:3478) (3571:3571:3571))
        (IOPATH i o (4200:4200:4200) (4262:4262:4262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2293:2293:2293) (2313:2313:2313))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2255:2255:2255) (2278:2278:2278))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2749:2749:2749) (2691:2691:2691))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3182:3182:3182) (3133:3133:3133))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2644:2644:2644) (2643:2643:2643))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4187:4187:4187) (4247:4247:4247))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3250:3250:3250) (3271:3271:3271))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3201:3201:3201) (3179:3179:3179))
        (IOPATH i o (2838:2838:2838) (2796:2796:2796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3997:3997:3997) (4043:4043:4043))
        (IOPATH i o (2763:2763:2763) (2735:2735:2735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3539:3539:3539) (3502:3502:3502))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3474:3474:3474) (3602:3602:3602))
        (IOPATH i o (2838:2838:2838) (2796:2796:2796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\trLDD\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2149:2149:2149) (2208:2208:2208))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2305:2305:2305) (2339:2339:2339))
        (IOPATH i o (2908:2908:2908) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1954:1954:1954) (2001:2001:2001))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2134:2134:2134) (2220:2220:2220))
        (IOPATH i o (4130:4130:4130) (4201:4201:4201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2637:2637:2637) (2623:2623:2623))
        (IOPATH i o (2925:2925:2925) (2900:2900:2900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3811:3811:3811) (3825:3825:3825))
        (IOPATH i o (2895:2895:2895) (2870:2870:2870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3039:3039:3039) (3033:3033:3033))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3133:3133:3133) (3205:3205:3205))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1849:1849:1849) (1827:1827:1827))
        (IOPATH i o (2908:2908:2908) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2544:2544:2544) (2536:2536:2536))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1052:1052:1052) (1099:1099:1099))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4078:4078:4078) (4047:4047:4047))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3806:3806:3806) (3756:3756:3756))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3979:3979:3979) (3875:3875:3875))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2764:2764:2764) (2703:2703:2703))
        (IOPATH i o (2905:2905:2905) (2880:2880:2880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2632:2632:2632) (2610:2610:2610))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3929:3929:3929) (3904:3904:3904))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\clk_kit\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (689:689:689) (795:795:795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\clk_kit\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (187:187:187) (173:173:173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux6\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1738:1738:1738) (1823:1823:1823))
        (PORT datab (795:795:795) (828:828:828))
        (PORT datac (1333:1333:1333) (1339:1339:1339))
        (PORT datad (2003:2003:2003) (1985:1985:1985))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RopULA\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (810:810:810))
        (PORT datab (506:506:506) (572:572:572))
        (PORT datad (748:748:748) (787:787:787))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|opULA\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (447:447:447))
        (PORT datab (285:285:285) (320:320:320))
        (PORT datad (406:406:406) (414:414:414))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (611:611:611))
        (PORT datab (1395:1395:1395) (1393:1393:1393))
        (PORT datac (748:748:748) (760:760:760))
        (PORT datad (1009:1009:1009) (1004:1004:1004))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (819:819:819))
        (PORT datab (1130:1130:1130) (1118:1118:1118))
        (PORT datac (779:779:779) (803:803:803))
        (PORT datad (1076:1076:1076) (1083:1083:1083))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (845:845:845))
        (PORT datab (2131:2131:2131) (2175:2175:2175))
        (PORT datac (1098:1098:1098) (1084:1084:1084))
        (PORT datad (755:755:755) (773:773:773))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (852:852:852))
        (PORT datab (2225:2225:2225) (2321:2321:2321))
        (PORT datac (1090:1090:1090) (1075:1075:1075))
        (PORT datad (750:750:750) (768:768:768))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1065:1065:1065))
        (PORT datab (1710:1710:1710) (1749:1749:1749))
        (PORT datac (836:836:836) (855:855:855))
        (PORT datad (791:791:791) (819:819:819))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1065:1065:1065))
        (PORT datab (1407:1407:1407) (1439:1439:1439))
        (PORT datac (836:836:836) (854:854:854))
        (PORT datad (790:790:790) (818:818:818))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (865:865:865))
        (PORT datab (870:870:870) (890:890:890))
        (PORT datac (1025:1025:1025) (1021:1021:1021))
        (PORT datad (1700:1700:1700) (1756:1756:1756))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (477:477:477) (551:551:551))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Selector32\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2022:2022:2022) (2063:2063:2063))
        (PORT datad (391:391:391) (390:390:390))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\CON\|estado\.S6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2165:2165:2165))
        (PORT asdata (708:708:708) (796:796:796))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (422:422:422))
        (PORT datab (326:326:326) (419:419:419))
        (PORT datac (720:720:720) (763:763:763))
        (PORT datad (694:694:694) (739:739:739))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Selector37\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1989:1989:1989) (2000:2000:2000))
        (PORT datab (360:360:360) (471:471:471))
        (PORT datad (1704:1704:1704) (1666:1666:1666))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (926:926:926))
        (PORT datad (1053:1053:1053) (1049:1049:1049))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Selector37\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (391:391:391))
        (PORT datab (409:409:409) (426:426:426))
        (PORT datac (425:425:425) (440:440:440))
        (PORT datad (760:760:760) (768:768:768))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\CON\|estado\.S4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\CON\|estado\.S5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2165:2165:2165))
        (PORT asdata (840:840:840) (898:898:898))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\CON\|estado\.S3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2165:2165:2165))
        (PORT asdata (694:694:694) (776:776:776))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Selector34\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (737:737:737))
        (PORT datab (410:410:410) (428:428:428))
        (PORT datac (427:427:427) (443:443:443))
        (PORT datad (761:761:761) (768:768:768))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\CON\|estado\.S1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|estado\.S2\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (266:266:266) (342:342:342))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\CON\|estado\.S2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|WideOr2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (358:358:358) (468:468:468))
        (PORT datac (301:301:301) (394:394:394))
        (PORT datad (468:468:468) (523:523:523))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\CON\|count_s\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2135:2135:2135) (2091:2091:2091))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (588:588:588))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Selector31\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2059:2059:2059) (2104:2104:2104))
        (PORT datac (362:362:362) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\CON\|count_s\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2135:2135:2135) (2091:2091:2091))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Add1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (767:767:767) (829:829:829))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Selector30\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2061:2061:2061) (2107:2107:2107))
        (PORT datac (371:371:371) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\CON\|count_s\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2135:2135:2135) (2091:2091:2091))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Add1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (511:511:511) (571:571:571))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Add1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (504:504:504) (577:577:577))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Selector28\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2024:2024:2024) (2066:2066:2066))
        (PORT datad (395:395:395) (395:395:395))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\CON\|count_s\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2135:2135:2135) (2091:2091:2091))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Add1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (596:596:596))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Selector27\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2025:2025:2025) (2067:2067:2067))
        (PORT datad (392:392:392) (392:392:392))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\CON\|count_s\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2135:2135:2135) (2091:2091:2091))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Add1\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (565:565:565))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Selector26\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1699:1699:1699) (1728:1728:1728))
        (PORT datac (408:408:408) (418:418:418))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\CON\|count_s\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2658:2658:2658) (2582:2582:2582))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Add1\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (805:805:805) (863:863:863))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Selector25\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2059:2059:2059) (2104:2104:2104))
        (PORT datac (375:375:375) (379:379:379))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\CON\|count_s\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2135:2135:2135) (2091:2091:2091))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Add1\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (830:830:830) (890:890:890))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Selector24\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2024:2024:2024) (2066:2066:2066))
        (PORT datad (366:366:366) (368:368:368))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\CON\|count_s\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2135:2135:2135) (2091:2091:2091))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Add1\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (606:606:606))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Selector23\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2018:2018:2018) (2060:2060:2060))
        (PORT datad (394:394:394) (396:396:396))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\CON\|count_s\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2135:2135:2135) (2091:2091:2091))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Add1\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (527:527:527) (579:579:579))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Selector22\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2023:2023:2023) (2065:2065:2065))
        (PORT datad (366:366:366) (368:368:368))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\CON\|count_s\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2135:2135:2135) (2091:2091:2091))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Add1\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (573:573:573))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Selector21\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2022:2022:2022) (2064:2064:2064))
        (PORT datad (393:393:393) (394:394:394))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\CON\|count_s\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2135:2135:2135) (2091:2091:2091))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Add1\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (560:560:560))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Selector20\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2060:2060:2060) (2105:2105:2105))
        (PORT datac (400:400:400) (405:405:405))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\CON\|count_s\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2135:2135:2135) (2091:2091:2091))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Add1\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (859:859:859))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Selector19\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2023:2023:2023) (2065:2065:2065))
        (PORT datad (391:391:391) (392:392:392))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\CON\|count_s\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2135:2135:2135) (2091:2091:2091))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Add0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2355:2355:2355) (2359:2359:2359))
        (PORT datab (1511:1511:1511) (1559:1559:1559))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Add0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2081:2081:2081) (2193:2193:2193))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Add0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2133:2133:2133) (2164:2164:2164))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Add0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2107:2107:2107) (2133:2133:2133))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Add0\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1497:1497:1497) (1576:1576:1576))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Add0\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2330:2330:2330) (2383:2383:2383))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Add0\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2274:2274:2274) (2313:2313:2313))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Add0\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2070:2070:2070) (2163:2163:2163))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Add0\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1997:1997:1997) (2023:2023:2023))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Add0\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1757:1757:1757) (1783:1783:1783))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Add0\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1520:1520:1520) (1578:1578:1578))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Add0\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1845:1845:1845) (1902:1902:1902))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Add0\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1818:1818:1818) (1868:1868:1868))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (796:796:796) (843:843:843))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Add0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (323:323:323) (434:434:434))
        (PORT datad (401:401:401) (406:406:406))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\CON\|count_p\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (943:943:943) (927:927:927))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Add0\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (600:600:600))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Add0\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (323:323:323) (434:434:434))
        (PORT datad (380:380:380) (387:387:387))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\CON\|count_p\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (943:943:943) (927:927:927))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|LessThan0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (600:600:600))
        (PORT datab (803:803:803) (861:861:861))
        (PORT datac (687:687:687) (724:724:724))
        (PORT datad (476:476:476) (539:539:539))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|LessThan0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (PORT datab (308:308:308) (392:392:392))
        (PORT datac (276:276:276) (356:356:356))
        (PORT datad (493:493:493) (560:560:560))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|LessThan0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (421:421:421))
        (PORT datab (332:332:332) (414:414:414))
        (PORT datac (774:774:774) (817:817:817))
        (PORT datad (1039:1039:1039) (1071:1071:1071))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|LessThan0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (442:442:442))
        (PORT datab (308:308:308) (392:392:392))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|LessThan0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1846:1846:1846) (1904:1904:1904))
        (PORT datab (797:797:797) (844:844:844))
        (PORT datac (505:505:505) (556:556:556))
        (PORT datad (1319:1319:1319) (1313:1313:1313))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\enter\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (639:639:639) (745:745:745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|r_waitTR\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (299:299:299))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\CON\|r_waitTR\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (2090:2090:2090) (2171:2171:2171))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (812:812:812))
        (PORT datab (558:558:558) (622:622:622))
        (PORT datac (535:535:535) (610:610:610))
        (PORT datad (408:408:408) (414:414:414))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|always0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3894:3894:3894) (4242:4242:4242))
        (PORT datab (307:307:307) (390:390:390))
        (PORT datac (679:679:679) (658:658:658))
        (PORT datad (408:408:408) (415:415:415))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t7\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1681:1681:1681) (1703:1703:1703))
        (PORT datab (358:358:358) (454:454:454))
        (PORT datac (1042:1042:1042) (1038:1038:1038))
        (PORT datad (515:515:515) (583:583:583))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t7\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (603:603:603))
        (PORT datab (730:730:730) (735:735:735))
        (PORT datad (390:390:390) (390:390:390))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (684:684:684))
        (PORT datab (854:854:854) (886:886:886))
        (PORT datac (221:221:221) (264:264:264))
        (PORT datad (283:283:283) (360:360:360))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (329:329:329) (420:420:420))
        (PORT datac (991:991:991) (1030:1030:1030))
        (PORT datad (775:775:775) (784:784:784))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1438:1438:1438) (1407:1407:1407))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (567:567:567))
        (PORT datab (325:325:325) (416:416:416))
        (PORT datac (985:985:985) (1023:1023:1023))
        (PORT datad (776:776:776) (786:786:786))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (730:730:730) (736:736:736))
        (PORT datad (390:390:390) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1045:1045:1045) (1041:1041:1041))
        (PORT datad (514:514:514) (582:582:582))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1438:1438:1438) (1407:1407:1407))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (776:776:776))
        (PORT datab (729:729:729) (735:735:735))
        (PORT datad (384:384:384) (386:386:386))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|estado\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1370:1370:1370) (1367:1367:1367))
        (PORT datab (1611:1611:1611) (1630:1630:1630))
        (PORT datac (759:759:759) (798:798:798))
        (PORT datad (770:770:770) (817:817:817))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Selector33\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (263:263:263) (340:340:340))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Selector33\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (486:486:486))
        (PORT datab (1213:1213:1213) (1163:1163:1163))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\CON\|estado\.S0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Selector29\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2020:2020:2020) (2061:2061:2061))
        (PORT datad (363:363:363) (364:364:364))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\CON\|count_s\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2135:2135:2135) (2091:2091:2091))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[0\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux15\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (815:815:815))
        (PORT datab (1094:1094:1094) (1104:1104:1104))
        (PORT datac (284:284:284) (370:370:370))
        (PORT datad (1418:1418:1418) (1451:1451:1451))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[36\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2587:2587:2587) (2597:2597:2597))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1079:1079:1079) (1124:1124:1124))
        (PORT datad (764:764:764) (774:774:774))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Selector18\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (904:904:904))
        (PORT datab (494:494:494) (558:558:558))
        (PORT datac (322:322:322) (432:432:432))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Selector18\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (360:360:360) (471:471:471))
        (PORT datac (300:300:300) (392:392:392))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Add1\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1497:1497:1497) (1542:1542:1542))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Selector18\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (425:425:425))
        (PORT datab (497:497:497) (561:561:561))
        (PORT datac (300:300:300) (393:393:393))
        (PORT datad (1369:1369:1369) (1361:1361:1361))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\CON\|count_s\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|address_reg_a\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2589:2589:2589) (2601:2601:2601))
        (PORT asdata (1767:1767:1767) (1796:1796:1796))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|address_reg_a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2589:2589:2589) (2601:2601:2601))
        (PORT asdata (2631:2631:2631) (2708:2708:2708))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Selector1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (415:415:415))
        (PORT datab (361:361:361) (473:473:473))
        (PORT datad (264:264:264) (340:340:340))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\CON\|r_tr_s\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|decode3\|w_anode436w\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1603:1603:1603) (1679:1679:1679))
        (PORT datac (1222:1222:1222) (1283:1283:1283))
        (PORT datad (1119:1119:1119) (1172:1172:1172))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|rden_decode\|w_anode475w\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1598:1598:1598) (1672:1672:1672))
        (PORT datac (1225:1225:1225) (1286:1286:1286))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|address_reg_b\[2\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (305:305:305) (377:377:377))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|address_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|address_reg_b\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (277:277:277) (358:358:358))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|address_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[3\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[4\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[40\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|decode3\|w_anode423w\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1596:1596:1596) (1670:1670:1670))
        (PORT datac (1226:1226:1226) (1287:1287:1287))
        (PORT datad (1120:1120:1120) (1173:1173:1173))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|decode3\|w_anode423w\[2\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1604:1604:1604) (1680:1680:1680))
        (PORT datac (1221:1221:1221) (1281:1281:1281))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RopULA\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (469:469:469))
        (PORT datac (308:308:308) (409:409:409))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteAC\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (640:640:640))
        (PORT datab (569:569:569) (632:632:632))
        (PORT datac (771:771:771) (808:808:808))
        (PORT datad (787:787:787) (827:827:827))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t9\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (217:217:217) (259:259:259))
        (PORT datad (806:806:806) (841:841:841))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t9\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1373:1373:1373) (1376:1376:1376))
        (PORT datab (320:320:320) (407:407:407))
        (PORT datac (642:642:642) (635:635:635))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t9\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2153:2153:2153))
        (PORT asdata (1115:1115:1115) (1123:1123:1123))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteAC\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (451:451:451))
        (PORT datad (322:322:322) (421:421:421))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteAC\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (592:592:592))
        (PORT datab (507:507:507) (573:573:573))
        (PORT datad (284:284:284) (361:361:361))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeN\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (705:705:705))
        (PORT datab (1600:1600:1600) (1598:1598:1598))
        (PORT datac (683:683:683) (682:682:682))
        (PORT datad (1560:1560:1560) (1543:1543:1543))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeN\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (698:698:698))
        (PORT datab (244:244:244) (283:283:283))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (1398:1398:1398) (1421:1421:1421))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2264:2264:2264) (2259:2259:2259))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|decode3\|w_anode444w\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1606:1606:1606) (1683:1683:1683))
        (PORT datac (1220:1220:1220) (1280:1280:1280))
        (PORT datad (1118:1118:1118) (1171:1171:1171))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|rden_decode\|w_anode484w\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1606:1606:1606) (1682:1682:1682))
        (PORT datac (1220:1220:1220) (1280:1280:1280))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|address_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2174:2174:2174))
        (PORT asdata (1962:1962:1962) (2041:2041:2041))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[13\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (824:824:824))
        (PORT datac (2465:2465:2465) (2552:2552:2552))
        (PORT datad (802:802:802) (807:807:807))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteRDM\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (641:641:641))
        (PORT datab (566:566:566) (628:628:628))
        (PORT datac (487:487:487) (552:552:552))
        (PORT datad (790:790:790) (831:831:831))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteRDM\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (742:742:742) (781:781:781))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1055:1055:1055) (1098:1098:1098))
        (PORT datad (1032:1032:1032) (1067:1067:1067))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (910:910:910))
        (PORT datab (830:830:830) (899:899:899))
        (PORT datac (1069:1069:1069) (1104:1104:1104))
        (PORT datad (229:229:229) (252:252:252))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwritePC\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (470:470:470))
        (PORT datab (775:775:775) (818:818:818))
        (PORT datad (285:285:285) (360:360:360))
        (IOPATH dataa combout (350:350:350) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteRDM\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (470:470:470))
        (PORT datac (306:306:306) (407:407:407))
        (PORT datad (488:488:488) (529:529:529))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeREM\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (487:487:487))
        (PORT datab (799:799:799) (806:806:806))
        (PORT datac (667:667:667) (663:663:663))
        (PORT datad (409:409:409) (409:409:409))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeREM\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (777:777:777))
        (PORT datab (1052:1052:1052) (1067:1067:1067))
        (PORT datac (236:236:236) (271:271:271))
        (PORT datad (1234:1234:1234) (1234:1234:1234))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeREM\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (281:281:281) (315:315:315))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2543:2543:2543))
        (PORT asdata (1085:1085:1085) (1065:1065:1065))
        (PORT ena (1763:1763:1763) (1719:1719:1719))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (1098:1098:1098))
        (PORT datab (1764:1764:1764) (1848:1848:1848))
        (PORT datac (813:813:813) (881:881:881))
        (PORT datad (787:787:787) (833:833:833))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CON\|Selector0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1942:1942:1942) (1931:1931:1931))
        (PORT datab (1693:1693:1693) (1709:1709:1709))
        (PORT datad (1682:1682:1682) (1691:1691:1691))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\CON\|r_tr_p\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteRDM\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (427:427:427))
        (PORT datab (759:759:759) (804:804:804))
        (PORT datac (1063:1063:1063) (1099:1099:1099))
        (PORT datad (712:712:712) (756:756:756))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (364:364:364))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (881:881:881))
        (PORT datab (919:919:919) (977:977:977))
        (PORT datac (824:824:824) (867:867:867))
        (PORT datad (227:227:227) (250:250:250))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (809:809:809))
        (PORT datab (793:793:793) (796:796:796))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (799:799:799) (859:859:859))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (787:787:787) (791:791:791))
        (PORT datac (773:773:773) (780:780:780))
        (PORT datad (1731:1731:1731) (1756:1756:1756))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (PORT datab (270:270:270) (311:311:311))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode1175w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (398:398:398))
        (PORT datab (301:301:301) (371:371:371))
        (PORT datac (263:263:263) (326:326:326))
        (PORT datad (1111:1111:1111) (1128:1128:1128))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1433:1433:1433) (1468:1468:1468))
        (PORT datab (728:728:728) (758:758:758))
        (PORT datad (802:802:802) (825:825:825))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2150:2150:2150))
        (PORT asdata (1153:1153:1153) (1149:1149:1149))
        (PORT ena (1778:1778:1778) (1753:1753:1753))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2098:2098:2098) (2121:2121:2121))
        (PORT datab (1179:1179:1179) (1216:1216:1216))
        (PORT datad (1278:1278:1278) (1248:1248:1248))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[1\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (561:561:561))
        (PORT datab (2081:2081:2081) (2106:2106:2106))
        (PORT datad (800:800:800) (824:824:824))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2164:2164:2164))
        (PORT asdata (1426:1426:1426) (1416:1416:1416))
        (PORT ena (1494:1494:1494) (1492:1492:1492))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (924:924:924))
        (PORT datab (1855:1855:1855) (1897:1897:1897))
        (PORT datad (1054:1054:1054) (1050:1050:1050))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux13\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1350:1350:1350) (1344:1344:1344))
        (PORT datab (325:325:325) (418:418:418))
        (PORT datac (1032:1032:1032) (1044:1044:1044))
        (PORT datad (455:455:455) (514:514:514))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux13\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1885:1885:1885) (1985:1985:1985))
        (PORT datac (1025:1025:1025) (1036:1036:1036))
        (PORT datad (285:285:285) (360:360:360))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (1029:1029:1029))
        (PORT datab (1798:1798:1798) (1904:1904:1904))
        (PORT datac (831:831:831) (849:849:849))
        (PORT datad (808:808:808) (835:835:835))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1526:1526:1526) (1572:1572:1572))
        (PORT datab (1045:1045:1045) (1050:1050:1050))
        (PORT datac (831:831:831) (849:849:849))
        (PORT datad (808:808:808) (835:835:835))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1213:1213:1213) (1284:1284:1284))
        (PORT datab (868:868:868) (885:885:885))
        (PORT datac (987:987:987) (988:988:988))
        (PORT datad (807:807:807) (834:834:834))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (790:790:790) (803:803:803))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1091:1091:1091))
        (PORT datab (235:235:235) (270:270:270))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (518:518:518) (564:564:564))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (550:550:550))
        (PORT datab (235:235:235) (270:270:270))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux13\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1288:1288:1288) (1354:1354:1354))
        (PORT datab (1073:1073:1073) (1100:1100:1100))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (405:405:405) (411:411:411))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux13\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1285:1285:1285) (1350:1350:1350))
        (PORT datab (1887:1887:1887) (1988:1988:1988))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2094:2094:2094) (2055:2055:2055))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[38\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[4\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (777:777:777))
        (PORT datac (2193:2193:2193) (2270:2270:2270))
        (PORT datad (1010:1010:1010) (991:991:991))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1778:1778:1778) (1753:1753:1753))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2191:2191:2191) (2217:2217:2217))
        (PORT datab (1180:1180:1180) (1218:1218:1218))
        (PORT datac (276:276:276) (356:356:356))
        (PORT datad (1278:1278:1278) (1248:1248:1248))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[6\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (411:411:411))
        (PORT datac (661:661:661) (655:655:655))
        (PORT datad (1032:1032:1032) (1063:1063:1063))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2531:2531:2531))
        (PORT asdata (1701:1701:1701) (1673:1673:1673))
        (PORT ena (2355:2355:2355) (2289:2289:2289))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1127:1127:1127) (1125:1125:1125))
        (PORT datab (1128:1128:1128) (1176:1176:1176))
        (PORT datad (2445:2445:2445) (2545:2545:2545))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[7\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1362:1362:1362) (1382:1382:1382))
        (PORT datac (1862:1862:1862) (1943:1943:1943))
        (PORT datad (773:773:773) (779:779:779))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2531:2531:2531))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2355:2355:2355) (2289:2289:2289))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1123:1123:1123) (1120:1120:1120))
        (PORT datab (308:308:308) (392:392:392))
        (PORT datac (2379:2379:2379) (2455:2455:2455))
        (PORT datad (1095:1095:1095) (1134:1134:1134))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[8\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (567:567:567))
        (PORT datab (842:842:842) (859:859:859))
        (PORT datac (1391:1391:1391) (1418:1418:1418))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2051:2051:2051) (2025:2025:2025))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1148:1148:1148) (1143:1143:1143))
        (PORT datab (822:822:822) (883:883:883))
        (PORT datac (274:274:274) (354:354:354))
        (PORT datad (2024:2024:2024) (2130:2130:2130))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[9\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (470:470:470) (526:526:526))
        (PORT datac (1788:1788:1788) (1863:1863:1863))
        (PORT datad (800:800:800) (823:823:823))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2051:2051:2051) (2025:2025:2025))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1150:1150:1150) (1145:1145:1145))
        (PORT datab (820:820:820) (881:881:881))
        (PORT datac (275:275:275) (355:355:355))
        (PORT datad (2280:2280:2280) (2279:2279:2279))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[10\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1121:1121:1121) (1181:1181:1181))
        (PORT datab (512:512:512) (554:554:554))
        (PORT datad (794:794:794) (816:816:816))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2051:2051:2051) (2025:2025:2025))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1146:1146:1146))
        (PORT datab (820:820:820) (881:881:881))
        (PORT datac (275:275:275) (355:355:355))
        (PORT datad (2066:2066:2066) (2078:2078:2078))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[11\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (471:471:471) (528:528:528))
        (PORT datac (1138:1138:1138) (1186:1186:1186))
        (PORT datad (801:801:801) (824:824:824))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2051:2051:2051) (2025:2025:2025))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1148:1148:1148) (1143:1143:1143))
        (PORT datab (822:822:822) (882:882:882))
        (PORT datac (275:275:275) (356:356:356))
        (PORT datad (1798:1798:1798) (1845:1845:1845))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[12\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2337:2337:2337) (2346:2346:2346))
        (PORT datab (512:512:512) (554:554:554))
        (PORT datad (795:795:795) (818:818:818))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2051:2051:2051) (2025:2025:2025))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1360:1360:1360) (1389:1389:1389))
        (PORT datab (1869:1869:1869) (1920:1920:1920))
        (PORT datac (277:277:277) (358:358:358))
        (PORT datad (1005:1005:1005) (991:991:991))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a70\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1915:1915:1915) (1958:1958:1958))
        (PORT clk (2496:2496:2496) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2655:2655:2655) (2721:2721:2721))
        (PORT d[1] (3067:3067:3067) (3181:3181:3181))
        (PORT d[2] (3345:3345:3345) (3497:3497:3497))
        (PORT d[3] (2582:2582:2582) (2645:2645:2645))
        (PORT d[4] (2587:2587:2587) (2667:2667:2667))
        (PORT d[5] (4177:4177:4177) (4349:4349:4349))
        (PORT d[6] (3243:3243:3243) (3314:3314:3314))
        (PORT d[7] (3105:3105:3105) (3283:3283:3283))
        (PORT d[8] (2443:2443:2443) (2555:2555:2555))
        (PORT d[9] (2388:2388:2388) (2529:2529:2529))
        (PORT d[10] (2570:2570:2570) (2639:2639:2639))
        (PORT d[11] (2260:2260:2260) (2338:2338:2338))
        (PORT d[12] (2609:2609:2609) (2675:2675:2675))
        (PORT clk (2492:2492:2492) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a70\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2589:2589:2589) (2637:2637:2637))
        (PORT clk (2492:2492:2492) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a70\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a70\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3714:3714:3714) (3732:3732:3732))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2515:2515:2515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a70\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a70\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a70\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5350:5350:5350) (5369:5369:5369))
        (PORT d[1] (3446:3446:3446) (3600:3600:3600))
        (PORT d[2] (3509:3509:3509) (3717:3717:3717))
        (PORT d[3] (6023:6023:6023) (5996:5996:5996))
        (PORT d[4] (5928:5928:5928) (5988:5988:5988))
        (PORT d[5] (3744:3744:3744) (3933:3933:3933))
        (PORT d[6] (3096:3096:3096) (3307:3307:3307))
        (PORT d[7] (3661:3661:3661) (3824:3824:3824))
        (PORT d[8] (4557:4557:4557) (4808:4808:4808))
        (PORT d[9] (5193:5193:5193) (5329:5329:5329))
        (PORT d[10] (4648:4648:4648) (4905:4905:4905))
        (PORT d[11] (3196:3196:3196) (3428:3428:3428))
        (PORT d[12] (4234:4234:4234) (4339:4339:4339))
        (PORT clk (2494:2494:2494) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a70\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2512:2512:2512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a70\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a70\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a70\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode1155w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (398:398:398))
        (PORT datab (300:300:300) (370:370:370))
        (PORT datac (261:261:261) (324:324:324))
        (PORT datad (1109:1109:1109) (1126:1126:1126))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a86\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1749:1749:1749) (1740:1740:1740))
        (PORT clk (2509:2509:2509) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2602:2602:2602) (2637:2637:2637))
        (PORT d[1] (2671:2671:2671) (2771:2771:2771))
        (PORT d[2] (3210:3210:3210) (3322:3322:3322))
        (PORT d[3] (2490:2490:2490) (2491:2491:2491))
        (PORT d[4] (2172:2172:2172) (2205:2205:2205))
        (PORT d[5] (3293:3293:3293) (3237:3237:3237))
        (PORT d[6] (2886:2886:2886) (2959:2959:2959))
        (PORT d[7] (2293:2293:2293) (2407:2407:2407))
        (PORT d[8] (2546:2546:2546) (2698:2698:2698))
        (PORT d[9] (2358:2358:2358) (2499:2499:2499))
        (PORT d[10] (2546:2546:2546) (2595:2595:2595))
        (PORT d[11] (2350:2350:2350) (2449:2449:2449))
        (PORT d[12] (2356:2356:2356) (2360:2360:2360))
        (PORT clk (2505:2505:2505) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a86\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2772:2772:2772) (2738:2738:2738))
        (PORT clk (2505:2505:2505) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a86\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a86\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3727:3727:3727) (3746:3746:3746))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a86\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a86\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a86\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4511:4511:4511) (4447:4447:4447))
        (PORT d[1] (3911:3911:3911) (4110:4110:4110))
        (PORT d[2] (2749:2749:2749) (2899:2899:2899))
        (PORT d[3] (4687:4687:4687) (4650:4650:4650))
        (PORT d[4] (4734:4734:4734) (4766:4766:4766))
        (PORT d[5] (3252:3252:3252) (3510:3510:3510))
        (PORT d[6] (3797:3797:3797) (3895:3895:3895))
        (PORT d[7] (3719:3719:3719) (3926:3926:3926))
        (PORT d[8] (4706:4706:4706) (5012:5012:5012))
        (PORT d[9] (4766:4766:4766) (4854:4854:4854))
        (PORT d[10] (4744:4744:4744) (4721:4721:4721))
        (PORT d[11] (2854:2854:2854) (3092:3092:3092))
        (PORT d[12] (4918:4918:4918) (4874:4874:4874))
        (PORT clk (2507:2507:2507) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a86\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a86\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a86\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a86\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[6\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2565:2565:2565) (2706:2706:2706))
        (PORT datab (2367:2367:2367) (2446:2446:2446))
        (PORT datac (1887:1887:1887) (1868:1868:1868))
        (PORT datad (1855:1855:1855) (1819:1819:1819))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a118\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1642:1642:1642) (1689:1689:1689))
        (PORT clk (2449:2449:2449) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a118\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2605:2605:2605) (2643:2643:2643))
        (PORT d[1] (2671:2671:2671) (2773:2773:2773))
        (PORT d[2] (3016:3016:3016) (3144:3144:3144))
        (PORT d[3] (2244:2244:2244) (2329:2329:2329))
        (PORT d[4] (2531:2531:2531) (2606:2606:2606))
        (PORT d[5] (2548:2548:2548) (2575:2575:2575))
        (PORT d[6] (2289:2289:2289) (2373:2373:2373))
        (PORT d[7] (2946:2946:2946) (2986:2986:2986))
        (PORT d[8] (2394:2394:2394) (2495:2495:2495))
        (PORT d[9] (2053:2053:2053) (2175:2175:2175))
        (PORT d[10] (2573:2573:2573) (2644:2644:2644))
        (PORT d[11] (2324:2324:2324) (2386:2386:2386))
        (PORT d[12] (2251:2251:2251) (2328:2328:2328))
        (PORT clk (2445:2445:2445) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a118\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2578:2578:2578) (2592:2592:2592))
        (PORT clk (2445:2445:2445) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a118\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2467:2467:2467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a118\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3667:3667:3667) (3685:3685:3685))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a118\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2468:2468:2468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a118\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a118\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a118\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2984:2984:2984) (3129:3129:3129))
        (PORT d[1] (3371:3371:3371) (3484:3484:3484))
        (PORT d[2] (2779:2779:2779) (2968:2968:2968))
        (PORT d[3] (6342:6342:6342) (6305:6305:6305))
        (PORT d[4] (4610:4610:4610) (4720:4720:4720))
        (PORT d[5] (2480:2480:2480) (2663:2663:2663))
        (PORT d[6] (2688:2688:2688) (2858:2858:2858))
        (PORT d[7] (3303:3303:3303) (3436:3436:3436))
        (PORT d[8] (3908:3908:3908) (4134:4134:4134))
        (PORT d[9] (3140:3140:3140) (3346:3346:3346))
        (PORT d[10] (4601:4601:4601) (4817:4817:4817))
        (PORT d[11] (3234:3234:3234) (3400:3400:3400))
        (PORT d[12] (6465:6465:6465) (6484:6484:6484))
        (PORT clk (2447:2447:2447) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a118\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2465:2465:2465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a118\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a118\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a118\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a102\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1563:1563:1563) (1607:1607:1607))
        (PORT clk (2466:2466:2466) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a102\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2236:2236:2236) (2269:2269:2269))
        (PORT d[1] (2669:2669:2669) (2774:2774:2774))
        (PORT d[2] (2902:2902:2902) (2985:2985:2985))
        (PORT d[3] (2516:2516:2516) (2523:2523:2523))
        (PORT d[4] (2195:2195:2195) (2233:2233:2233))
        (PORT d[5] (3030:3030:3030) (2982:2982:2982))
        (PORT d[6] (2167:2167:2167) (2121:2121:2121))
        (PORT d[7] (1962:1962:1962) (2029:2029:2029))
        (PORT d[8] (2507:2507:2507) (2624:2624:2624))
        (PORT d[9] (1986:1986:1986) (2095:2095:2095))
        (PORT d[10] (2047:2047:2047) (2063:2063:2063))
        (PORT d[11] (2292:2292:2292) (2388:2388:2388))
        (PORT d[12] (2066:2066:2066) (2080:2080:2080))
        (PORT clk (2462:2462:2462) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a102\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2083:2083:2083) (2033:2033:2033))
        (PORT clk (2462:2462:2462) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a102\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2484:2484:2484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a102\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3684:3684:3684) (3702:3702:3702))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a102\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2485:2485:2485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a102\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a102\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a102\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3212:3212:3212) (3339:3339:3339))
        (PORT d[1] (3746:3746:3746) (3714:3714:3714))
        (PORT d[2] (2032:2032:2032) (2160:2160:2160))
        (PORT d[3] (3725:3725:3725) (3700:3700:3700))
        (PORT d[4] (3083:3083:3083) (3292:3292:3292))
        (PORT d[5] (3312:3312:3312) (3464:3464:3464))
        (PORT d[6] (2645:2645:2645) (2816:2816:2816))
        (PORT d[7] (3136:3136:3136) (3258:3258:3258))
        (PORT d[8] (4250:4250:4250) (4507:4507:4507))
        (PORT d[9] (3249:3249:3249) (3379:3379:3379))
        (PORT d[10] (3766:3766:3766) (3758:3758:3758))
        (PORT d[11] (2453:2453:2453) (2651:2651:2651))
        (PORT d[12] (4290:4290:4290) (4261:4261:4261))
        (PORT clk (2464:2464:2464) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a102\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2482:2482:2482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a102\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a102\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a102\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[6\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2343:2343:2343) (2420:2420:2420))
        (PORT datab (2549:2549:2549) (2683:2683:2683))
        (PORT datac (999:999:999) (974:974:974))
        (PORT datad (891:891:891) (841:841:841))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode1125w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (397:397:397))
        (PORT datab (303:303:303) (374:374:374))
        (PORT datac (269:269:269) (333:333:333))
        (PORT datad (1115:1115:1115) (1133:1133:1133))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1634:1634:1634) (1680:1680:1680))
        (PORT clk (2474:2474:2474) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2271:2271:2271) (2321:2321:2321))
        (PORT d[1] (2304:2304:2304) (2409:2409:2409))
        (PORT d[2] (2431:2431:2431) (2492:2492:2492))
        (PORT d[3] (2231:2231:2231) (2311:2311:2311))
        (PORT d[4] (2217:2217:2217) (2302:2302:2302))
        (PORT d[5] (2501:2501:2501) (2525:2525:2525))
        (PORT d[6] (2292:2292:2292) (2378:2378:2378))
        (PORT d[7] (1644:1644:1644) (1726:1726:1726))
        (PORT d[8] (2091:2091:2091) (2200:2200:2200))
        (PORT d[9] (2343:2343:2343) (2455:2455:2455))
        (PORT d[10] (2580:2580:2580) (2650:2650:2650))
        (PORT d[11] (2499:2499:2499) (2530:2530:2530))
        (PORT d[12] (2113:2113:2113) (2186:2186:2186))
        (PORT clk (2470:2470:2470) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2602:2602:2602) (2614:2614:2614))
        (PORT clk (2470:2470:2470) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2497:2497:2497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3692:3692:3692) (3715:3715:3715))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2498:2498:2498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a38\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2931:2931:2931) (3082:3082:3082))
        (PORT d[1] (3427:3427:3427) (3529:3529:3529))
        (PORT d[2] (2828:2828:2828) (3020:3020:3020))
        (PORT d[3] (6711:6711:6711) (6669:6669:6669))
        (PORT d[4] (4618:4618:4618) (4737:4737:4737))
        (PORT d[5] (2826:2826:2826) (3011:3011:3011))
        (PORT d[6] (2989:2989:2989) (3141:3141:3141))
        (PORT d[7] (3283:3283:3283) (3416:3416:3416))
        (PORT d[8] (4148:4148:4148) (4366:4366:4366))
        (PORT d[9] (3028:3028:3028) (3145:3145:3145))
        (PORT d[10] (4625:4625:4625) (4844:4844:4844))
        (PORT d[11] (3606:3606:3606) (3762:3762:3762))
        (PORT d[12] (3635:3635:3635) (3769:3769:3769))
        (PORT clk (2472:2472:2472) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode1135w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (397:397:397))
        (PORT datab (303:303:303) (374:374:374))
        (PORT datac (270:270:270) (334:334:334))
        (PORT datad (1116:1116:1116) (1134:1134:1134))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1937:1937:1937) (2009:2009:2009))
        (PORT clk (2513:2513:2513) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2636:2636:2636) (2674:2674:2674))
        (PORT d[1] (3017:3017:3017) (3138:3138:3138))
        (PORT d[2] (2927:2927:2927) (3045:3045:3045))
        (PORT d[3] (2426:2426:2426) (2429:2429:2429))
        (PORT d[4] (2180:2180:2180) (2214:2214:2214))
        (PORT d[5] (3815:3815:3815) (3945:3945:3945))
        (PORT d[6] (2935:2935:2935) (3012:3012:3012))
        (PORT d[7] (2342:2342:2342) (2457:2457:2457))
        (PORT d[8] (2508:2508:2508) (2656:2656:2656))
        (PORT d[9] (2366:2366:2366) (2510:2510:2510))
        (PORT d[10] (2173:2173:2173) (2217:2217:2217))
        (PORT d[11] (2359:2359:2359) (2465:2465:2465))
        (PORT d[12] (2471:2471:2471) (2515:2515:2515))
        (PORT clk (2509:2509:2509) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2572:2572:2572) (2612:2612:2612))
        (PORT clk (2509:2509:2509) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3731:3731:3731) (3749:3749:3749))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a54\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3591:3591:3591) (3751:3751:3751))
        (PORT d[1] (4209:4209:4209) (4430:4430:4430))
        (PORT d[2] (2781:2781:2781) (2936:2936:2936))
        (PORT d[3] (4676:4676:4676) (4641:4641:4641))
        (PORT d[4] (5046:5046:5046) (5066:5066:5066))
        (PORT d[5] (3279:3279:3279) (3538:3538:3538))
        (PORT d[6] (3485:3485:3485) (3593:3593:3593))
        (PORT d[7] (3648:3648:3648) (3855:3855:3855))
        (PORT d[8] (4694:4694:4694) (4998:4998:4998))
        (PORT d[9] (3565:3565:3565) (3699:3699:3699))
        (PORT d[10] (4790:4790:4790) (4774:4774:4774))
        (PORT d[11] (2898:2898:2898) (3139:3139:3139))
        (PORT d[12] (6362:6362:6362) (6408:6408:6408))
        (PORT clk (2511:2511:2511) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[6\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2571:2571:2571) (2713:2713:2713))
        (PORT datab (2370:2370:2370) (2449:2449:2449))
        (PORT datac (960:960:960) (941:941:941))
        (PORT datad (1734:1734:1734) (1782:1782:1782))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode1098w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (397:397:397))
        (PORT datab (303:303:303) (374:374:374))
        (PORT datac (272:272:272) (336:336:336))
        (PORT datad (1117:1117:1117) (1135:1135:1135))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1640:1640:1640) (1687:1687:1687))
        (PORT clk (2456:2456:2456) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2252:2252:2252) (2302:2302:2302))
        (PORT d[1] (2697:2697:2697) (2800:2800:2800))
        (PORT d[2] (3037:3037:3037) (3167:3167:3167))
        (PORT d[3] (2260:2260:2260) (2321:2321:2321))
        (PORT d[4] (2600:2600:2600) (2675:2675:2675))
        (PORT d[5] (2572:2572:2572) (2603:2603:2603))
        (PORT d[6] (2555:2555:2555) (2594:2594:2594))
        (PORT d[7] (2009:2009:2009) (2089:2089:2089))
        (PORT d[8] (2070:2070:2070) (2177:2177:2177))
        (PORT d[9] (2363:2363:2363) (2474:2474:2474))
        (PORT d[10] (2611:2611:2611) (2684:2684:2684))
        (PORT d[11] (2324:2324:2324) (2385:2385:2385))
        (PORT d[12] (2208:2208:2208) (2282:2282:2282))
        (PORT clk (2452:2452:2452) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2592:2592:2592) (2584:2584:2584))
        (PORT clk (2452:2452:2452) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2471:2471:2471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3674:3674:3674) (3689:3689:3689))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2472:2472:2472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2957:2957:2957) (3102:3102:3102))
        (PORT d[1] (3390:3390:3390) (3503:3503:3503))
        (PORT d[2] (2804:2804:2804) (2981:2981:2981))
        (PORT d[3] (6725:6725:6725) (6683:6683:6683))
        (PORT d[4] (4870:4870:4870) (4979:4979:4979))
        (PORT d[5] (2456:2456:2456) (2651:2651:2651))
        (PORT d[6] (2919:2919:2919) (3067:3067:3067))
        (PORT d[7] (3328:3328:3328) (3464:3464:3464))
        (PORT d[8] (4199:4199:4199) (4418:4418:4418))
        (PORT d[9] (3128:3128:3128) (3334:3334:3334))
        (PORT d[10] (4600:4600:4600) (4816:4816:4816))
        (PORT d[11] (3227:3227:3227) (3391:3391:3391))
        (PORT d[12] (6766:6766:6766) (6778:6778:6778))
        (PORT clk (2454:2454:2454) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2469:2469:2469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode1115w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (397:397:397))
        (PORT datab (1166:1166:1166) (1180:1180:1180))
        (PORT datac (273:273:273) (337:337:337))
        (PORT datad (270:270:270) (329:329:329))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1946:1946:1946) (2022:2022:2022))
        (PORT clk (2515:2515:2515) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2636:2636:2636) (2673:2673:2673))
        (PORT d[1] (2650:2650:2650) (2776:2776:2776))
        (PORT d[2] (2939:2939:2939) (3053:3053:3053))
        (PORT d[3] (2453:2453:2453) (2468:2468:2468))
        (PORT d[4] (2185:2185:2185) (2218:2218:2218))
        (PORT d[5] (3814:3814:3814) (3944:3944:3944))
        (PORT d[6] (2903:2903:2903) (2979:2979:2979))
        (PORT d[7] (2953:2953:2953) (3052:3052:3052))
        (PORT d[8] (2403:2403:2403) (2540:2540:2540))
        (PORT d[9] (2588:2588:2588) (2699:2699:2699))
        (PORT d[10] (2489:2489:2489) (2539:2539:2539))
        (PORT d[11] (2361:2361:2361) (2465:2465:2465))
        (PORT d[12] (2502:2502:2502) (2548:2548:2548))
        (PORT clk (2511:2511:2511) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2818:2818:2818) (2762:2762:2762))
        (PORT clk (2511:2511:2511) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3733:3733:3733) (3751:3751:3751))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3319:3319:3319) (3492:3492:3492))
        (PORT d[1] (4208:4208:4208) (4391:4391:4391))
        (PORT d[2] (2442:2442:2442) (2595:2595:2595))
        (PORT d[3] (4737:4737:4737) (4706:4706:4706))
        (PORT d[4] (5029:5029:5029) (5051:5051:5051))
        (PORT d[5] (3105:3105:3105) (3298:3298:3298))
        (PORT d[6] (3472:3472:3472) (3578:3578:3578))
        (PORT d[7] (3724:3724:3724) (3934:3934:3934))
        (PORT d[8] (4665:4665:4665) (4970:4970:4970))
        (PORT d[9] (5074:5074:5074) (5162:5162:5162))
        (PORT d[10] (4798:4798:4798) (4783:4783:4783))
        (PORT d[11] (2872:2872:2872) (3111:3111:3111))
        (PORT d[12] (5520:5520:5520) (5452:5452:5452))
        (PORT clk (2513:2513:2513) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[6\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2566:2566:2566) (2707:2707:2707))
        (PORT datab (2368:2368:2368) (2447:2447:2447))
        (PORT datac (1265:1265:1265) (1246:1246:1246))
        (PORT datad (1842:1842:1842) (1804:1804:1804))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[6\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3297:3297:3297) (3469:3469:3469))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[6\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (3298:3298:3298) (3469:3469:3469))
        (PORT datac (715:715:715) (712:712:712))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1343:1343:1343) (1307:1307:1307))
        (PORT clk (2490:2490:2490) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2972:2972:2972) (3116:3116:3116))
        (PORT d[1] (3765:3765:3765) (3736:3736:3736))
        (PORT d[2] (1989:1989:1989) (2120:2120:2120))
        (PORT d[3] (3724:3724:3724) (3700:3700:3700))
        (PORT d[4] (2785:2785:2785) (3011:3011:3011))
        (PORT d[5] (2707:2707:2707) (2888:2888:2888))
        (PORT d[6] (2971:2971:2971) (3135:3135:3135))
        (PORT d[7] (3207:3207:3207) (3321:3321:3321))
        (PORT d[8] (4289:4289:4289) (4552:4552:4552))
        (PORT d[9] (3206:3206:3206) (3356:3356:3356))
        (PORT d[10] (3714:3714:3714) (3702:3702:3702))
        (PORT d[11] (2457:2457:2457) (2656:2656:2656))
        (PORT d[12] (4783:4783:4783) (4726:4726:4726))
        (PORT clk (2486:2486:2486) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2484:2484:2484) (2492:2492:2492))
        (PORT clk (2486:2486:2486) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2514:2514:2514))
        (PORT d[0] (2967:2967:2967) (2905:2905:2905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1511:1511:1511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1512:1512:1512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1512:1512:1512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1467:1467:1467) (1483:1483:1483))
        (PORT clk (2496:2496:2496) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3254:3254:3254) (3392:3392:3392))
        (PORT d[1] (3435:3435:3435) (3412:3412:3412))
        (PORT d[2] (2041:2041:2041) (2172:2172:2172))
        (PORT d[3] (3384:3384:3384) (3367:3367:3367))
        (PORT d[4] (3093:3093:3093) (3310:3310:3310))
        (PORT d[5] (2756:2756:2756) (2941:2941:2941))
        (PORT d[6] (3292:3292:3292) (3447:3447:3447))
        (PORT d[7] (2954:2954:2954) (3089:3089:3089))
        (PORT d[8] (2730:2730:2730) (2807:2807:2807))
        (PORT d[9] (2747:2747:2747) (2912:2912:2912))
        (PORT d[10] (3709:3709:3709) (3695:3695:3695))
        (PORT d[11] (2459:2459:2459) (2665:2665:2665))
        (PORT d[12] (5179:5179:5179) (5117:5117:5117))
        (PORT clk (2492:2492:2492) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2418:2418:2418) (2400:2400:2400))
        (PORT clk (2492:2492:2492) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2513:2513:2513))
        (PORT d[0] (2973:2973:2973) (2893:2893:2893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1511:1511:1511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1511:1511:1511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1511:1511:1511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[6\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2583:2583:2583) (2604:2604:2604))
        (PORT datab (1886:1886:1886) (1956:1956:1956))
        (PORT datac (1190:1190:1190) (1168:1168:1168))
        (PORT datad (1184:1184:1184) (1154:1154:1154))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|decode3\|w_anode452w\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1595:1595:1595) (1668:1668:1668))
        (PORT datac (1227:1227:1227) (1288:1288:1288))
        (PORT datad (1120:1120:1120) (1174:1174:1174))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|rden_decode\|w_anode493w\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1594:1594:1594) (1667:1667:1667))
        (PORT datac (1228:1228:1228) (1289:1289:1289))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1780:1780:1780) (1782:1782:1782))
        (PORT clk (2519:2519:2519) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3358:3358:3358) (3533:3533:3533))
        (PORT d[1] (4143:4143:4143) (4334:4334:4334))
        (PORT d[2] (2467:2467:2467) (2634:2634:2634))
        (PORT d[3] (5065:5065:5065) (5029:5029:5029))
        (PORT d[4] (4788:4788:4788) (4829:4829:4829))
        (PORT d[5] (3225:3225:3225) (3484:3484:3484))
        (PORT d[6] (3759:3759:3759) (3848:3848:3848))
        (PORT d[7] (4040:4040:4040) (4226:4226:4226))
        (PORT d[8] (4757:4757:4757) (5072:5072:5072))
        (PORT d[9] (3572:3572:3572) (3734:3734:3734))
        (PORT d[10] (5105:5105:5105) (5082:5082:5082))
        (PORT d[11] (2866:2866:2866) (3108:3108:3108))
        (PORT d[12] (6067:6067:6067) (6125:6125:6125))
        (PORT clk (2515:2515:2515) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3146:3146:3146) (3118:3118:3118))
        (PORT clk (2515:2515:2515) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2537:2537:2537))
        (PORT d[0] (3595:3595:3595) (3553:3553:3553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1379:1379:1379) (1381:1381:1381))
        (PORT clk (2475:2475:2475) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6442:6442:6442) (6521:6521:6521))
        (PORT d[1] (3712:3712:3712) (3844:3844:3844))
        (PORT d[2] (3157:3157:3157) (3382:3382:3382))
        (PORT d[3] (5485:5485:5485) (5706:5706:5706))
        (PORT d[4] (6208:6208:6208) (6253:6253:6253))
        (PORT d[5] (3157:3157:3157) (3374:3374:3374))
        (PORT d[6] (3422:3422:3422) (3655:3655:3655))
        (PORT d[7] (3644:3644:3644) (3803:3803:3803))
        (PORT d[8] (4233:4233:4233) (4478:4478:4478))
        (PORT d[9] (5125:5125:5125) (5242:5242:5242))
        (PORT d[10] (4988:4988:4988) (5259:5259:5259))
        (PORT d[11] (3206:3206:3206) (3425:3425:3425))
        (PORT d[12] (6573:6573:6573) (6669:6669:6669))
        (PORT clk (2471:2471:2471) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4168:4168:4168) (4336:4336:4336))
        (PORT clk (2471:2471:2471) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2498:2498:2498))
        (PORT d[0] (3652:3652:3652) (3711:3711:3711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1495:1495:1495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1496:1496:1496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1496:1496:1496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1496:1496:1496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[6\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2585:2585:2585) (2606:2606:2606))
        (PORT datab (1881:1881:1881) (1950:1950:1950))
        (PORT datac (2040:2040:2040) (2079:2079:2079))
        (PORT datad (2166:2166:2166) (2213:2213:2213))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (483:483:483))
        (PORT datab (241:241:241) (279:279:279))
        (PORT datac (1085:1085:1085) (1122:1122:1122))
        (PORT datad (230:230:230) (253:253:253))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[45\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[46\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2579:2579:2579) (2590:2590:2590))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|addr_store_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2543:2543:2543))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1763:1763:1763) (1719:1719:1719))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (799:799:799))
        (PORT datac (739:739:739) (748:748:748))
        (PORT datad (673:673:673) (663:663:663))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|addr_store_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2543:2543:2543))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1763:1763:1763) (1719:1719:1719))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (306:306:306))
        (PORT datac (1011:1011:1011) (993:993:993))
        (PORT datad (673:673:673) (693:693:693))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|addrstall_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2543:2543:2543))
        (PORT asdata (657:657:657) (696:696:696))
        (PORT ena (1763:1763:1763) (1719:1719:1719))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (328:328:328))
        (PORT datad (787:787:787) (812:812:812))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|addrstall_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2543:2543:2543))
        (PORT asdata (811:811:811) (813:813:813))
        (PORT ena (1763:1763:1763) (1719:1719:1719))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (306:306:306))
        (PORT datad (784:784:784) (809:809:809))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|addrstall_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2543:2543:2543))
        (PORT asdata (1086:1086:1086) (1066:1066:1066))
        (PORT ena (1763:1763:1763) (1719:1719:1719))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (258:258:258) (292:292:292))
        (PORT datad (785:785:785) (810:810:810))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode1270w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (373:373:373))
        (PORT datac (267:267:267) (318:318:318))
        (PORT datad (259:259:259) (309:309:309))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2045:2045:2045) (2056:2056:2056))
        (PORT clk (2459:2459:2459) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3296:3296:3296) (3373:3373:3373))
        (PORT d[1] (2535:2535:2535) (2608:2608:2608))
        (PORT d[2] (2624:2624:2624) (2706:2706:2706))
        (PORT d[3] (2114:2114:2114) (2231:2231:2231))
        (PORT d[4] (2689:2689:2689) (2781:2781:2781))
        (PORT d[5] (2536:2536:2536) (2578:2578:2578))
        (PORT d[6] (2648:2648:2648) (2733:2733:2733))
        (PORT d[7] (3441:3441:3441) (3503:3503:3503))
        (PORT d[8] (2307:2307:2307) (2431:2431:2431))
        (PORT d[9] (2496:2496:2496) (2532:2532:2532))
        (PORT d[10] (2493:2493:2493) (2536:2536:2536))
        (PORT d[11] (2440:2440:2440) (2504:2504:2504))
        (PORT d[12] (2652:2652:2652) (2717:2717:2717))
        (PORT clk (2455:2455:2455) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2885:2885:2885) (2853:2853:2853))
        (PORT clk (2455:2455:2455) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2477:2477:2477))
        (PORT d[0] (2836:2836:2836) (2854:2854:2854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2478:2478:2478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2697:2697:2697) (2777:2777:2777))
        (PORT d[1] (2678:2678:2678) (2768:2768:2768))
        (PORT d[2] (2788:2788:2788) (2882:2882:2882))
        (PORT d[3] (1951:1951:1951) (2049:2049:2049))
        (PORT d[4] (2519:2519:2519) (2611:2611:2611))
        (PORT d[5] (2685:2685:2685) (2763:2763:2763))
        (PORT d[6] (2603:2603:2603) (2655:2655:2655))
        (PORT d[7] (2052:2052:2052) (2101:2101:2101))
        (PORT d[8] (2772:2772:2772) (2803:2803:2803))
        (PORT d[9] (2346:2346:2346) (2444:2444:2444))
        (PORT d[10] (2464:2464:2464) (2479:2479:2479))
        (PORT d[11] (2469:2469:2469) (2516:2516:2516))
        (PORT d[12] (3025:3025:3025) (3091:3091:3091))
        (PORT clk (2413:2413:2413) (2395:2395:2395))
        (PORT stall (3064:3064:3064) (3157:3157:3157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2395:2395:2395))
        (PORT d[0] (1716:1716:1716) (1724:1724:1724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2396:2396:2396))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2396:2396:2396))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2396:2396:2396))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode1259w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (377:377:377))
        (PORT datac (262:262:262) (313:313:313))
        (PORT datad (257:257:257) (306:306:306))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1409:1409:1409) (1380:1380:1380))
        (PORT clk (2502:2502:2502) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1724:1724:1724) (1682:1682:1682))
        (PORT d[1] (2286:2286:2286) (2392:2392:2392))
        (PORT d[2] (3240:3240:3240) (3318:3318:3318))
        (PORT d[3] (1756:1756:1756) (1730:1730:1730))
        (PORT d[4] (2173:2173:2173) (2204:2204:2204))
        (PORT d[5] (3361:3361:3361) (3308:3308:3308))
        (PORT d[6] (1691:1691:1691) (1647:1647:1647))
        (PORT d[7] (1637:1637:1637) (1717:1717:1717))
        (PORT d[8] (2588:2588:2588) (2677:2677:2677))
        (PORT d[9] (1993:1993:1993) (2102:2102:2102))
        (PORT d[10] (2426:2426:2426) (2423:2423:2423))
        (PORT d[11] (1906:1906:1906) (1964:1964:1964))
        (PORT d[12] (2062:2062:2062) (2029:2029:2029))
        (PORT clk (2498:2498:2498) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2417:2417:2417) (2340:2340:2340))
        (PORT clk (2498:2498:2498) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (PORT d[0] (2750:2750:2750) (2699:2699:2699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1817:1817:1817) (1794:1794:1794))
        (PORT d[1] (2143:2143:2143) (2088:2088:2088))
        (PORT d[2] (2026:2026:2026) (1959:1959:1959))
        (PORT d[3] (1357:1357:1357) (1351:1351:1351))
        (PORT d[4] (1484:1484:1484) (1496:1496:1496))
        (PORT d[5] (1806:1806:1806) (1772:1772:1772))
        (PORT d[6] (2271:2271:2271) (2342:2342:2342))
        (PORT d[7] (1743:1743:1743) (1702:1702:1702))
        (PORT d[8] (2072:2072:2072) (2029:2029:2029))
        (PORT d[9] (2160:2160:2160) (2180:2180:2180))
        (PORT d[10] (1814:1814:1814) (1792:1792:1792))
        (PORT d[11] (2085:2085:2085) (2041:2041:2041))
        (PORT d[12] (2101:2101:2101) (2068:2068:2068))
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (PORT stall (2470:2470:2470) (2603:2603:2603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (PORT d[0] (1547:1547:1547) (1479:1479:1479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1510:1510:1510) (1568:1568:1568))
        (PORT datab (2115:2115:2115) (2144:2144:2144))
        (PORT datac (1807:1807:1807) (1876:1876:1876))
        (PORT datad (1779:1779:1779) (1810:1810:1810))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|addr_store_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2543:2543:2543))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1763:1763:1763) (1719:1719:1719))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (835:835:835) (857:857:857))
        (PORT datac (248:248:248) (292:292:292))
        (PORT datad (422:422:422) (471:471:471))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode1248w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (372:372:372))
        (PORT datac (268:268:268) (319:319:319))
        (PORT datad (260:260:260) (309:309:309))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2080:2080:2080) (2093:2093:2093))
        (PORT clk (2447:2447:2447) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3854:3854:3854) (4017:4017:4017))
        (PORT d[1] (2885:2885:2885) (2953:2953:2953))
        (PORT d[2] (2633:2633:2633) (2715:2715:2715))
        (PORT d[3] (2066:2066:2066) (2161:2161:2161))
        (PORT d[4] (2239:2239:2239) (2334:2334:2334))
        (PORT d[5] (2299:2299:2299) (2348:2348:2348))
        (PORT d[6] (2609:2609:2609) (2690:2690:2690))
        (PORT d[7] (3376:3376:3376) (3431:3431:3431))
        (PORT d[8] (2413:2413:2413) (2520:2520:2520))
        (PORT d[9] (2669:2669:2669) (2785:2785:2785))
        (PORT d[10] (2527:2527:2527) (2575:2575:2575))
        (PORT d[11] (2368:2368:2368) (2500:2500:2500))
        (PORT d[12] (2618:2618:2618) (2682:2682:2682))
        (PORT clk (2443:2443:2443) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2306:2306:2306) (2341:2341:2341))
        (PORT clk (2443:2443:2443) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2463:2463:2463))
        (PORT d[0] (2929:2929:2929) (2973:2973:2973))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2464:2464:2464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2663:2663:2663) (2742:2742:2742))
        (PORT d[1] (2650:2650:2650) (2715:2715:2715))
        (PORT d[2] (2817:2817:2817) (2916:2916:2916))
        (PORT d[3] (1988:1988:1988) (2091:2091:2091))
        (PORT d[4] (2491:2491:2491) (2611:2611:2611))
        (PORT d[5] (2650:2650:2650) (2730:2730:2730))
        (PORT d[6] (2597:2597:2597) (2648:2648:2648))
        (PORT d[7] (2209:2209:2209) (2265:2265:2265))
        (PORT d[8] (2488:2488:2488) (2519:2519:2519))
        (PORT d[9] (2037:2037:2037) (2142:2142:2142))
        (PORT d[10] (2615:2615:2615) (2691:2691:2691))
        (PORT d[11] (1954:1954:1954) (2052:2052:2052))
        (PORT d[12] (2441:2441:2441) (2522:2522:2522))
        (PORT clk (2401:2401:2401) (2381:2381:2381))
        (PORT stall (3577:3577:3577) (3588:3588:3588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2381:2381:2381))
        (PORT d[0] (1824:1824:1824) (1837:1837:1837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2382:2382:2382))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2382:2382:2382))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2382:2382:2382))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode1237w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (376:376:376))
        (PORT datab (290:290:290) (348:348:348))
        (PORT datad (404:404:404) (409:409:409))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1759:1759:1759) (1707:1707:1707))
        (PORT clk (2482:2482:2482) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3330:3330:3330) (3409:3409:3409))
        (PORT d[1] (2516:2516:2516) (2588:2588:2588))
        (PORT d[2] (2645:2645:2645) (2728:2728:2728))
        (PORT d[3] (2133:2133:2133) (2237:2237:2237))
        (PORT d[4] (2314:2314:2314) (2424:2424:2424))
        (PORT d[5] (2563:2563:2563) (2609:2609:2609))
        (PORT d[6] (2605:2605:2605) (2686:2686:2686))
        (PORT d[7] (2202:2202:2202) (2243:2243:2243))
        (PORT d[8] (2440:2440:2440) (2454:2454:2454))
        (PORT d[9] (2533:2533:2533) (2572:2572:2572))
        (PORT d[10] (2177:2177:2177) (2194:2194:2194))
        (PORT d[11] (2457:2457:2457) (2522:2522:2522))
        (PORT d[12] (2364:2364:2364) (2386:2386:2386))
        (PORT clk (2478:2478:2478) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2909:2909:2909) (2893:2893:2893))
        (PORT clk (2478:2478:2478) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2505:2505:2505))
        (PORT d[0] (3160:3160:3160) (3168:3168:3168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2506:2506:2506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2280:2280:2280) (2359:2359:2359))
        (PORT d[1] (2658:2658:2658) (2747:2747:2747))
        (PORT d[2] (2710:2710:2710) (2729:2729:2729))
        (PORT d[3] (1950:1950:1950) (2044:2044:2044))
        (PORT d[4] (2527:2527:2527) (2619:2619:2619))
        (PORT d[5] (2243:2243:2243) (2292:2292:2292))
        (PORT d[6] (2233:2233:2233) (2208:2208:2208))
        (PORT d[7] (1868:1868:1868) (1932:1932:1932))
        (PORT d[8] (2765:2765:2765) (2795:2795:2795))
        (PORT d[9] (2368:2368:2368) (2469:2469:2469))
        (PORT d[10] (2450:2450:2450) (2462:2462:2462))
        (PORT d[11] (2143:2143:2143) (2192:2192:2192))
        (PORT d[12] (2314:2314:2314) (2414:2414:2414))
        (PORT clk (2436:2436:2436) (2423:2423:2423))
        (PORT stall (2750:2750:2750) (2844:2844:2844))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2423:2423:2423))
        (PORT d[0] (1949:1949:1949) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2449:2449:2449) (2458:2458:2458))
        (PORT datab (1952:1952:1952) (2049:2049:2049))
        (PORT datac (755:755:755) (744:744:744))
        (PORT datad (394:394:394) (394:394:394))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode1186w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (371:371:371))
        (PORT datac (269:269:269) (320:320:320))
        (PORT datad (260:260:260) (309:309:309))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1452:1452:1452) (1424:1424:1424))
        (PORT clk (2496:2496:2496) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2526:2526:2526) (2544:2544:2544))
        (PORT d[1] (2674:2674:2674) (2768:2768:2768))
        (PORT d[2] (2384:2384:2384) (2330:2330:2330))
        (PORT d[3] (2541:2541:2541) (2557:2557:2557))
        (PORT d[4] (2139:2139:2139) (2168:2168:2168))
        (PORT d[5] (2098:2098:2098) (2069:2069:2069))
        (PORT d[6] (1790:1790:1790) (1746:1746:1746))
        (PORT d[7] (1613:1613:1613) (1691:1691:1691))
        (PORT d[8] (2496:2496:2496) (2614:2614:2614))
        (PORT d[9] (2263:2263:2263) (2371:2371:2371))
        (PORT d[10] (2022:2022:2022) (2025:2025:2025))
        (PORT d[11] (2344:2344:2344) (2445:2445:2445))
        (PORT d[12] (2068:2068:2068) (2036:2036:2036))
        (PORT clk (2492:2492:2492) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2642:2642:2642) (2501:2501:2501))
        (PORT clk (2492:2492:2492) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2520:2520:2520))
        (PORT d[0] (2964:2964:2964) (2859:2859:2859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1818:1818:1818) (1794:1794:1794))
        (PORT d[1] (2144:2144:2144) (2089:2089:2089))
        (PORT d[2] (2016:2016:2016) (1963:1963:1963))
        (PORT d[3] (1380:1380:1380) (1367:1367:1367))
        (PORT d[4] (1393:1393:1393) (1397:1397:1397))
        (PORT d[5] (1756:1756:1756) (1710:1710:1710))
        (PORT d[6] (1884:1884:1884) (1960:1960:1960))
        (PORT d[7] (2061:2061:2061) (2020:2020:2020))
        (PORT d[8] (2088:2088:2088) (2030:2030:2030))
        (PORT d[9] (2394:2394:2394) (2402:2402:2402))
        (PORT d[10] (2735:2735:2735) (2731:2731:2731))
        (PORT d[11] (2117:2117:2117) (2076:2076:2076))
        (PORT d[12] (2399:2399:2399) (2356:2356:2356))
        (PORT clk (2450:2450:2450) (2438:2438:2438))
        (PORT stall (2634:2634:2634) (2734:2734:2734))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2438:2438:2438))
        (PORT d[0] (1802:1802:1802) (1697:1697:1697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode1204w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (376:376:376))
        (PORT datab (290:290:290) (348:348:348))
        (PORT datad (403:403:403) (408:408:408))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1174:1174:1174) (1163:1163:1163))
        (PORT clk (2513:2513:2513) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1756:1756:1756) (1733:1733:1733))
        (PORT d[1] (1794:1794:1794) (1762:1762:1762))
        (PORT d[2] (3259:3259:3259) (3338:3338:3338))
        (PORT d[3] (1757:1757:1757) (1729:1729:1729))
        (PORT d[4] (1784:1784:1784) (1768:1768:1768))
        (PORT d[5] (1128:1128:1128) (1115:1115:1115))
        (PORT d[6] (1454:1454:1454) (1416:1416:1416))
        (PORT d[7] (1522:1522:1522) (1602:1602:1602))
        (PORT d[8] (2543:2543:2543) (2635:2635:2635))
        (PORT d[9] (2013:2013:2013) (2123:2123:2123))
        (PORT d[10] (1985:1985:1985) (1943:1943:1943))
        (PORT d[11] (2202:2202:2202) (2254:2254:2254))
        (PORT d[12] (1750:1750:1750) (1722:1722:1722))
        (PORT clk (2509:2509:2509) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2065:2065:2065) (1986:1986:1986))
        (PORT clk (2509:2509:2509) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2534:2534:2534))
        (PORT d[0] (2687:2687:2687) (2617:2617:2617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1832:1832:1832) (1810:1810:1810))
        (PORT d[1] (2176:2176:2176) (2122:2122:2122))
        (PORT d[2] (1993:1993:1993) (1935:1935:1935))
        (PORT d[3] (1579:1579:1579) (1536:1536:1536))
        (PORT d[4] (1401:1401:1401) (1404:1404:1404))
        (PORT d[5] (1428:1428:1428) (1391:1391:1391))
        (PORT d[6] (1937:1937:1937) (2020:2020:2020))
        (PORT d[7] (1894:1894:1894) (1836:1836:1836))
        (PORT d[8] (2097:2097:2097) (2055:2055:2055))
        (PORT d[9] (2186:2186:2186) (2202:2202:2202))
        (PORT d[10] (1831:1831:1831) (1809:1809:1809))
        (PORT d[11] (2095:2095:2095) (2048:2048:2048))
        (PORT d[12] (2094:2094:2094) (2061:2061:2061))
        (PORT clk (2467:2467:2467) (2452:2452:2452))
        (PORT stall (2892:2892:2892) (3002:3002:3002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2452:2452:2452))
        (PORT d[0] (1553:1553:1553) (1485:1485:1485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1762:1762:1762) (1784:1784:1784))
        (PORT datab (1692:1692:1692) (1693:1693:1693))
        (PORT datac (1026:1026:1026) (1011:1011:1011))
        (PORT datad (707:707:707) (704:704:704))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode1226w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (374:374:374))
        (PORT datac (267:267:267) (318:318:318))
        (PORT datad (259:259:259) (308:308:308))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1929:1929:1929) (1961:1961:1961))
        (PORT clk (2486:2486:2486) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3358:3358:3358) (3438:3438:3438))
        (PORT d[1] (2914:2914:2914) (2979:2979:2979))
        (PORT d[2] (2634:2634:2634) (2718:2718:2718))
        (PORT d[3] (1997:1997:1997) (2055:2055:2055))
        (PORT d[4] (2694:2694:2694) (2773:2773:2773))
        (PORT d[5] (2620:2620:2620) (2676:2676:2676))
        (PORT d[6] (2441:2441:2441) (2472:2472:2472))
        (PORT d[7] (2229:2229:2229) (2269:2269:2269))
        (PORT d[8] (2095:2095:2095) (2132:2132:2132))
        (PORT d[9] (2416:2416:2416) (2441:2441:2441))
        (PORT d[10] (2170:2170:2170) (2186:2186:2186))
        (PORT d[11] (2371:2371:2371) (2500:2500:2500))
        (PORT d[12] (2508:2508:2508) (2559:2559:2559))
        (PORT clk (2482:2482:2482) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2222:2222:2222) (2208:2208:2208))
        (PORT clk (2482:2482:2482) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2509:2509:2509))
        (PORT d[0] (2844:2844:2844) (2839:2839:2839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2651:2651:2651) (2724:2724:2724))
        (PORT d[1] (2594:2594:2594) (2662:2662:2662))
        (PORT d[2] (2697:2697:2697) (2714:2714:2714))
        (PORT d[3] (1946:1946:1946) (2043:2043:2043))
        (PORT d[4] (2143:2143:2143) (2241:2241:2241))
        (PORT d[5] (2236:2236:2236) (2285:2285:2285))
        (PORT d[6] (1791:1791:1791) (1828:1828:1828))
        (PORT d[7] (1842:1842:1842) (1902:1902:1902))
        (PORT d[8] (2434:2434:2434) (2477:2477:2477))
        (PORT d[9] (2369:2369:2369) (2470:2470:2470))
        (PORT d[10] (2823:2823:2823) (2885:2885:2885))
        (PORT d[11] (2112:2112:2112) (2155:2155:2155))
        (PORT d[12] (2705:2705:2705) (2781:2781:2781))
        (PORT clk (2440:2440:2440) (2427:2427:2427))
        (PORT stall (2486:2486:2486) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2427:2427:2427))
        (PORT d[0] (2109:2109:2109) (2142:2142:2142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode1215w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (371:371:371))
        (PORT datac (270:270:270) (321:321:321))
        (PORT datad (261:261:261) (310:310:310))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2032:2032:2032) (2041:2041:2041))
        (PORT clk (2465:2465:2465) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3304:3304:3304) (3383:3383:3383))
        (PORT d[1] (2915:2915:2915) (2986:2986:2986))
        (PORT d[2] (2631:2631:2631) (2713:2713:2713))
        (PORT d[3] (2120:2120:2120) (2237:2237:2237))
        (PORT d[4] (2649:2649:2649) (2740:2740:2740))
        (PORT d[5] (2553:2553:2553) (2598:2598:2598))
        (PORT d[6] (2661:2661:2661) (2747:2747:2747))
        (PORT d[7] (1929:1929:1929) (1967:1967:1967))
        (PORT d[8] (2452:2452:2452) (2467:2467:2467))
        (PORT d[9] (2529:2529:2529) (2543:2543:2543))
        (PORT d[10] (2215:2215:2215) (2283:2283:2283))
        (PORT d[11] (2585:2585:2585) (2699:2699:2699))
        (PORT d[12] (2273:2273:2273) (2329:2329:2329))
        (PORT clk (2461:2461:2461) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2609:2609:2609) (2591:2591:2591))
        (PORT clk (2461:2461:2461) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2483:2483:2483))
        (PORT d[0] (3231:3231:3231) (3222:3222:3222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2484:2484:2484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2670:2670:2670) (2744:2744:2744))
        (PORT d[1] (2657:2657:2657) (2746:2746:2746))
        (PORT d[2] (2764:2764:2764) (2859:2859:2859))
        (PORT d[3] (1912:1912:1912) (2007:2007:2007))
        (PORT d[4] (2540:2540:2540) (2633:2633:2633))
        (PORT d[5] (2275:2275:2275) (2328:2328:2328))
        (PORT d[6] (2537:2537:2537) (2499:2499:2499))
        (PORT d[7] (1881:1881:1881) (1947:1947:1947))
        (PORT d[8] (2772:2772:2772) (2802:2802:2802))
        (PORT d[9] (2392:2392:2392) (2496:2496:2496))
        (PORT d[10] (2458:2458:2458) (2470:2470:2470))
        (PORT d[11] (2128:2128:2128) (2172:2172:2172))
        (PORT d[12] (2708:2708:2708) (2783:2783:2783))
        (PORT clk (2419:2419:2419) (2401:2401:2401))
        (PORT stall (2793:2793:2793) (2884:2884:2884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2419:2419:2419) (2401:2401:2401))
        (PORT d[0] (1960:1960:1960) (1937:1937:1937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2402:2402:2402))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2402:2402:2402))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2402:2402:2402))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1513:1513:1513) (1572:1572:1572))
        (PORT datab (2119:2119:2119) (2148:2148:2148))
        (PORT datac (1715:1715:1715) (1711:1711:1711))
        (PORT datad (2160:2160:2160) (2177:2177:2177))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1444:1444:1444) (1494:1494:1494))
        (PORT datac (1381:1381:1381) (1408:1408:1408))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (420:420:420))
        (PORT datab (1646:1646:1646) (1693:1693:1693))
        (PORT datac (1482:1482:1482) (1524:1524:1524))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1531:1531:1531) (1546:1546:1546))
        (PORT datab (284:284:284) (367:367:367))
        (PORT datac (1008:1008:1008) (982:982:982))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxRDM\|Mux9\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1586:1586:1586) (1600:1600:1600))
        (PORT datab (836:836:836) (841:841:841))
        (PORT datac (448:448:448) (466:466:466))
        (PORT datad (230:230:230) (253:253:253))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (409:409:409))
        (PORT datab (508:508:508) (574:574:574))
        (PORT datac (495:495:495) (554:554:554))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteRDM\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (963:963:963))
        (PORT datab (1155:1155:1155) (1204:1204:1204))
        (PORT datac (1002:1002:1002) (1053:1053:1053))
        (PORT datad (1121:1121:1121) (1085:1085:1085))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteRDM\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1038:1038:1038) (1090:1090:1090))
        (PORT datab (838:838:838) (893:893:893))
        (PORT datac (1052:1052:1052) (1085:1085:1085))
        (PORT datad (1122:1122:1122) (1164:1164:1164))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteRDM\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1367:1367:1367) (1405:1405:1405))
        (PORT datab (886:886:886) (941:941:941))
        (PORT datac (202:202:202) (234:234:234))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteRDM\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (279:279:279))
        (PORT datac (210:210:210) (245:245:245))
        (PORT datad (1009:1009:1009) (985:985:985))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteRDM\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (849:849:849))
        (PORT datab (774:774:774) (817:817:817))
        (PORT datad (323:323:323) (422:422:422))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (515:515:515) (600:600:600))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (300:300:300))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (495:495:495) (554:554:554))
        (PORT datad (386:386:386) (394:394:394))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (696:696:696))
        (PORT datab (485:485:485) (495:495:495))
        (PORT datac (455:455:455) (474:474:474))
        (PORT datad (294:294:294) (376:376:376))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|got0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (903:903:903))
        (PORT datab (887:887:887) (942:942:942))
        (PORT datac (791:791:791) (846:846:846))
        (PORT datad (1314:1314:1314) (1343:1343:1343))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (792:792:792))
        (PORT datab (251:251:251) (295:295:295))
        (PORT datac (957:957:957) (928:928:928))
        (PORT datad (937:937:937) (920:920:920))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (1246:1246:1246) (1208:1208:1208))
        (PORT datac (689:689:689) (683:683:683))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (447:447:447))
        (PORT datac (534:534:534) (609:609:609))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwritePC\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (591:591:591))
        (PORT datab (275:275:275) (314:314:314))
        (PORT datac (481:481:481) (565:565:565))
        (PORT datad (815:815:815) (867:867:867))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteRDM\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (984:984:984))
        (PORT datab (243:243:243) (282:282:282))
        (PORT datac (211:211:211) (247:247:247))
        (PORT datad (1007:1007:1007) (982:982:982))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (448:448:448))
        (PORT datab (358:358:358) (454:454:454))
        (PORT datac (535:535:535) (609:609:609))
        (PORT datad (716:716:716) (718:718:718))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (811:811:811))
        (PORT datab (260:260:260) (295:295:295))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (1482:1482:1482) (1494:1494:1494))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteRDM\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (814:814:814))
        (PORT datab (358:358:358) (454:454:454))
        (PORT datac (535:535:535) (609:609:609))
        (PORT datad (716:716:716) (718:718:718))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (751:751:751))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (229:229:229) (252:252:252))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2544:2544:2544))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1431:1431:1431) (1402:1402:1402))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1101:1101:1101) (1142:1142:1142))
        (PORT datab (1045:1045:1045) (1049:1049:1049))
        (PORT datac (832:832:832) (849:849:849))
        (PORT datad (808:808:808) (835:835:835))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (814:814:814))
        (PORT datab (1811:1811:1811) (1901:1901:1901))
        (PORT datac (784:784:784) (809:809:809))
        (PORT datad (747:747:747) (745:745:745))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (887:887:887))
        (PORT datab (869:869:869) (886:886:886))
        (PORT datac (985:985:985) (986:986:986))
        (PORT datad (1993:1993:1993) (2055:2055:2055))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (886:886:886))
        (PORT datab (1046:1046:1046) (1051:1051:1051))
        (PORT datac (831:831:831) (849:849:849))
        (PORT datad (1836:1836:1836) (1950:1950:1950))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (747:747:747))
        (PORT datab (236:236:236) (271:271:271))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (473:473:473) (533:533:533))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (611:611:611))
        (PORT datab (821:821:821) (872:872:872))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux9\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1582:1582:1582) (1596:1596:1596))
        (PORT datab (825:825:825) (879:879:879))
        (PORT datac (1292:1292:1292) (1273:1273:1273))
        (PORT datad (954:954:954) (942:942:942))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux9\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (413:413:413))
        (PORT datab (1001:1001:1001) (986:986:986))
        (PORT datac (1290:1290:1290) (1332:1332:1332))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux9\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1106:1106:1106))
        (PORT datab (1112:1112:1112) (1122:1122:1122))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (1234:1234:1234) (1174:1174:1174))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux9\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (1144:1144:1144))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datad (1067:1067:1067) (1080:1080:1080))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1989:1989:1989) (1989:1989:1989))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1145:1145:1145) (1145:1145:1145))
        (PORT datab (820:820:820) (864:864:864))
        (PORT datac (713:713:713) (742:742:742))
        (PORT datad (835:835:835) (859:859:859))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux10\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1527:1527:1527) (1639:1639:1639))
        (PORT datab (882:882:882) (902:902:902))
        (PORT datac (1000:1000:1000) (1025:1025:1025))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux10\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1528:1528:1528) (1640:1640:1640))
        (PORT datab (463:463:463) (531:531:531))
        (PORT datac (1270:1270:1270) (1297:1297:1297))
        (PORT datad (1068:1068:1068) (1079:1079:1079))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux10\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1110:1110:1110))
        (PORT datab (615:615:615) (612:612:612))
        (PORT datac (728:728:728) (727:727:727))
        (PORT datad (373:373:373) (379:379:379))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2608:2608:2608) (2607:2607:2607))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1854:1854:1854) (1916:1916:1916))
        (PORT clk (2497:2497:2497) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2310:2310:2310) (2400:2400:2400))
        (PORT d[1] (2714:2714:2714) (2848:2848:2848))
        (PORT d[2] (2971:2971:2971) (3088:3088:3088))
        (PORT d[3] (2511:2511:2511) (2570:2570:2570))
        (PORT d[4] (2574:2574:2574) (2635:2635:2635))
        (PORT d[5] (2625:2625:2625) (2689:2689:2689))
        (PORT d[6] (2337:2337:2337) (2429:2429:2429))
        (PORT d[7] (2016:2016:2016) (2116:2116:2116))
        (PORT d[8] (2754:2754:2754) (2915:2915:2915))
        (PORT d[9] (2659:2659:2659) (2737:2737:2737))
        (PORT d[10] (2422:2422:2422) (2552:2552:2552))
        (PORT d[11] (2580:2580:2580) (2658:2658:2658))
        (PORT d[12] (2621:2621:2621) (2723:2723:2723))
        (PORT clk (2493:2493:2493) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2985:2985:2985) (3040:3040:3040))
        (PORT clk (2493:2493:2493) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3715:3715:3715) (3737:3737:3737))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a37\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6123:6123:6123) (6214:6214:6214))
        (PORT d[1] (3415:3415:3415) (3557:3557:3557))
        (PORT d[2] (3493:3493:3493) (3699:3699:3699))
        (PORT d[3] (5780:5780:5780) (6005:6005:6005))
        (PORT d[4] (6314:6314:6314) (6371:6371:6371))
        (PORT d[5] (3486:3486:3486) (3698:3698:3698))
        (PORT d[6] (3783:3783:3783) (4006:4006:4006))
        (PORT d[7] (3685:3685:3685) (3850:3850:3850))
        (PORT d[8] (4586:4586:4586) (4816:4816:4816))
        (PORT d[9] (5072:5072:5072) (5183:5183:5183))
        (PORT d[10] (4903:4903:4903) (5159:5159:5159))
        (PORT d[11] (3472:3472:3472) (3733:3733:3733))
        (PORT d[12] (3591:3591:3591) (3718:3718:3718))
        (PORT clk (2495:2495:2495) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1914:1914:1914) (1983:1983:1983))
        (PORT clk (2487:2487:2487) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2681:2681:2681) (2764:2764:2764))
        (PORT d[1] (2712:2712:2712) (2843:2843:2843))
        (PORT d[2] (3003:3003:3003) (3116:3116:3116))
        (PORT d[3] (2540:2540:2540) (2614:2614:2614))
        (PORT d[4] (2571:2571:2571) (2669:2669:2669))
        (PORT d[5] (2561:2561:2561) (2626:2626:2626))
        (PORT d[6] (2345:2345:2345) (2437:2437:2437))
        (PORT d[7] (3010:3010:3010) (3138:3138:3138))
        (PORT d[8] (2736:2736:2736) (2897:2897:2897))
        (PORT d[9] (2636:2636:2636) (2717:2717:2717))
        (PORT d[10] (2583:2583:2583) (2677:2677:2677))
        (PORT d[11] (2653:2653:2653) (2733:2733:2733))
        (PORT d[12] (2685:2685:2685) (2802:2802:2802))
        (PORT clk (2483:2483:2483) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2677:2677:2677) (2721:2721:2721))
        (PORT clk (2483:2483:2483) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3705:3705:3705) (3731:3731:3731))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a53\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6120:6120:6120) (6214:6214:6214))
        (PORT d[1] (3716:3716:3716) (3844:3844:3844))
        (PORT d[2] (3532:3532:3532) (3746:3746:3746))
        (PORT d[3] (5514:5514:5514) (5737:5737:5737))
        (PORT d[4] (6308:6308:6308) (6364:6364:6364))
        (PORT d[5] (3178:3178:3178) (3397:3397:3397))
        (PORT d[6] (3717:3717:3717) (3935:3935:3935))
        (PORT d[7] (3667:3667:3667) (3831:3831:3831))
        (PORT d[8] (4536:4536:4536) (4763:4763:4763))
        (PORT d[9] (5116:5116:5116) (5230:5230:5230))
        (PORT d[10] (5006:5006:5006) (5278:5278:5278))
        (PORT d[11] (3560:3560:3560) (3777:3777:3777))
        (PORT d[12] (3601:3601:3601) (3728:3728:3728))
        (PORT clk (2485:2485:2485) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2511:2511:2511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[5\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2431:2431:2431) (2543:2543:2543))
        (PORT datab (2826:2826:2826) (2906:2906:2906))
        (PORT datac (1664:1664:1664) (1681:1681:1681))
        (PORT datad (1946:1946:1946) (1937:1937:1937))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1945:1945:1945) (2016:2016:2016))
        (PORT clk (2480:2480:2480) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2697:2697:2697) (2818:2818:2818))
        (PORT d[1] (2704:2704:2704) (2835:2835:2835))
        (PORT d[2] (2979:2979:2979) (3094:3094:3094))
        (PORT d[3] (2563:2563:2563) (2610:2610:2610))
        (PORT d[4] (2523:2523:2523) (2613:2613:2613))
        (PORT d[5] (2494:2494:2494) (2553:2553:2553))
        (PORT d[6] (2651:2651:2651) (2736:2736:2736))
        (PORT d[7] (2737:2737:2737) (2874:2874:2874))
        (PORT d[8] (2728:2728:2728) (2897:2897:2897))
        (PORT d[9] (2634:2634:2634) (2737:2737:2737))
        (PORT d[10] (2526:2526:2526) (2620:2620:2620))
        (PORT d[11] (2583:2583:2583) (2659:2659:2659))
        (PORT d[12] (2600:2600:2600) (2706:2706:2706))
        (PORT clk (2476:2476:2476) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2978:2978:2978) (3015:3015:3015))
        (PORT clk (2476:2476:2476) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3698:3698:3698) (3722:3722:3722))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6087:6087:6087) (6178:6178:6178))
        (PORT d[1] (3460:3460:3460) (3587:3587:3587))
        (PORT d[2] (3138:3138:3138) (3356:3356:3356))
        (PORT d[3] (5480:5480:5480) (5716:5716:5716))
        (PORT d[4] (5956:5956:5956) (6018:6018:6018))
        (PORT d[5] (3171:3171:3171) (3389:3389:3389))
        (PORT d[6] (3704:3704:3704) (3919:3919:3919))
        (PORT d[7] (3589:3589:3589) (3741:3741:3741))
        (PORT d[8] (4218:4218:4218) (4454:4454:4454))
        (PORT d[9] (5133:5133:5133) (5249:5249:5249))
        (PORT d[10] (5014:5014:5014) (5286:5286:5286))
        (PORT d[11] (3845:3845:3845) (4055:4055:4055))
        (PORT d[12] (6598:6598:6598) (6698:6698:6698))
        (PORT clk (2478:2478:2478) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2502:2502:2502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1979:1979:1979) (1966:1966:1966))
        (PORT clk (2517:2517:2517) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2884:2884:2884) (2922:2922:2922))
        (PORT d[1] (3094:3094:3094) (3260:3260:3260))
        (PORT d[2] (3249:3249:3249) (3349:3349:3349))
        (PORT d[3] (2467:2467:2467) (2467:2467:2467))
        (PORT d[4] (2189:2189:2189) (2223:2223:2223))
        (PORT d[5] (3776:3776:3776) (3902:3902:3902))
        (PORT d[6] (2952:2952:2952) (3032:3032:3032))
        (PORT d[7] (2316:2316:2316) (2434:2434:2434))
        (PORT d[8] (2445:2445:2445) (2585:2585:2585))
        (PORT d[9] (2428:2428:2428) (2572:2572:2572))
        (PORT d[10] (2488:2488:2488) (2538:2538:2538))
        (PORT d[11] (2362:2362:2362) (2466:2466:2466))
        (PORT d[12] (2463:2463:2463) (2506:2506:2506))
        (PORT clk (2513:2513:2513) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2493:2493:2493) (2450:2450:2450))
        (PORT clk (2513:2513:2513) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3735:3735:3735) (3753:3753:3753))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2536:2536:2536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3329:3329:3329) (3495:3495:3495))
        (PORT d[1] (3825:3825:3825) (4011:4011:4011))
        (PORT d[2] (2771:2771:2771) (2930:2930:2930))
        (PORT d[3] (4711:4711:4711) (4677:4677:4677))
        (PORT d[4] (4826:4826:4826) (4868:4868:4868))
        (PORT d[5] (3617:3617:3617) (3870:3870:3870))
        (PORT d[6] (3171:3171:3171) (3285:3285:3285))
        (PORT d[7] (3768:3768:3768) (3981:3981:3981))
        (PORT d[8] (4744:4744:4744) (5055:5055:5055))
        (PORT d[9] (3941:3941:3941) (4061:4061:4061))
        (PORT d[10] (4768:4768:4768) (4748:4748:4748))
        (PORT d[11] (2855:2855:2855) (3094:3094:3094))
        (PORT d[12] (6075:6075:6075) (6132:6132:6132))
        (PORT clk (2515:2515:2515) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[5\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2431:2431:2431) (2543:2543:2543))
        (PORT datab (2826:2826:2826) (2906:2906:2906))
        (PORT datac (1681:1681:1681) (1702:1702:1702))
        (PORT datad (2105:2105:2105) (2158:2158:2158))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[5\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3361:3361:3361) (3540:3540:3540))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a101\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2232:2232:2232) (2295:2295:2295))
        (PORT clk (2502:2502:2502) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a101\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3041:3041:3041) (3102:3102:3102))
        (PORT d[1] (2663:2663:2663) (2788:2788:2788))
        (PORT d[2] (3108:3108:3108) (3268:3268:3268))
        (PORT d[3] (2605:2605:2605) (2714:2714:2714))
        (PORT d[4] (2558:2558:2558) (2657:2657:2657))
        (PORT d[5] (3830:3830:3830) (4007:4007:4007))
        (PORT d[6] (2611:2611:2611) (2703:2703:2703))
        (PORT d[7] (2777:2777:2777) (2959:2959:2959))
        (PORT d[8] (2529:2529:2529) (2678:2678:2678))
        (PORT d[9] (2740:2740:2740) (2878:2878:2878))
        (PORT d[10] (2521:2521:2521) (2612:2612:2612))
        (PORT d[11] (2626:2626:2626) (2698:2698:2698))
        (PORT d[12] (2618:2618:2618) (2727:2727:2727))
        (PORT clk (2498:2498:2498) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a101\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3017:3017:3017) (3087:3087:3087))
        (PORT clk (2498:2498:2498) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a101\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a101\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3720:3720:3720) (3738:3738:3738))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a101\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a101\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a101\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a101\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5657:5657:5657) (5658:5658:5658))
        (PORT d[1] (3773:3773:3773) (3917:3917:3917))
        (PORT d[2] (3180:3180:3180) (3392:3392:3392))
        (PORT d[3] (6339:6339:6339) (6307:6307:6307))
        (PORT d[4] (5895:5895:5895) (5956:5956:5956))
        (PORT d[5] (3408:3408:3408) (3590:3590:3590))
        (PORT d[6] (3147:3147:3147) (3364:3364:3364))
        (PORT d[7] (3633:3633:3633) (3794:3794:3794))
        (PORT d[8] (4957:4957:4957) (5208:5208:5208))
        (PORT d[9] (5193:5193:5193) (5334:5334:5334))
        (PORT d[10] (5435:5435:5435) (5757:5757:5757))
        (PORT d[11] (3184:3184:3184) (3413:3413:3413))
        (PORT d[12] (3892:3892:3892) (4004:4004:4004))
        (PORT clk (2500:2500:2500) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a101\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a101\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a101\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a101\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a117\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2233:2233:2233) (2295:2295:2295))
        (PORT clk (2504:2504:2504) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a117\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3042:3042:3042) (3103:3103:3103))
        (PORT d[1] (2694:2694:2694) (2822:2822:2822))
        (PORT d[2] (3076:3076:3076) (3236:3236:3236))
        (PORT d[3] (2564:2564:2564) (2648:2648:2648))
        (PORT d[4] (2577:2577:2577) (2658:2658:2658))
        (PORT d[5] (3861:3861:3861) (4041:4041:4041))
        (PORT d[6] (2904:2904:2904) (2986:2986:2986))
        (PORT d[7] (3194:3194:3194) (3248:3248:3248))
        (PORT d[8] (2508:2508:2508) (2656:2656:2656))
        (PORT d[9] (2696:2696:2696) (2834:2834:2834))
        (PORT d[10] (2560:2560:2560) (2651:2651:2651))
        (PORT d[11] (2628:2628:2628) (2738:2738:2738))
        (PORT d[12] (2597:2597:2597) (2704:2704:2704))
        (PORT clk (2500:2500:2500) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a117\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2914:2914:2914) (2947:2947:2947))
        (PORT clk (2500:2500:2500) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a117\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a117\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3722:3722:3722) (3740:3740:3740))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a117\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a117\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a117\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a117\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5720:5720:5720) (5733:5733:5733))
        (PORT d[1] (3769:3769:3769) (3915:3915:3915))
        (PORT d[2] (3114:3114:3114) (3324:3324:3324))
        (PORT d[3] (6366:6366:6366) (6335:6335:6335))
        (PORT d[4] (5982:5982:5982) (6047:6047:6047))
        (PORT d[5] (3079:3079:3079) (3276:3276:3276))
        (PORT d[6] (3086:3086:3086) (3295:3295:3295))
        (PORT d[7] (3650:3650:3650) (3812:3812:3812))
        (PORT d[8] (4576:4576:4576) (4832:4832:4832))
        (PORT d[9] (5156:5156:5156) (5284:5284:5284))
        (PORT d[10] (5472:5472:5472) (5797:5797:5797))
        (PORT d[11] (3189:3189:3189) (3419:3419:3419))
        (PORT d[12] (3877:3877:3877) (3990:3990:3990))
        (PORT clk (2502:2502:2502) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a117\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a117\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a117\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a117\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[5\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2850:2850:2850) (2976:2976:2976))
        (PORT datab (2785:2785:2785) (2912:2912:2912))
        (PORT datac (727:727:727) (720:720:720))
        (PORT datad (1021:1021:1021) (1010:1010:1010))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a85\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1760:1760:1760) (1786:1786:1786))
        (PORT clk (2489:2489:2489) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2211:2211:2211) (2232:2232:2232))
        (PORT d[1] (2265:2265:2265) (2324:2324:2324))
        (PORT d[2] (2548:2548:2548) (2578:2578:2578))
        (PORT d[3] (1858:1858:1858) (1905:1905:1905))
        (PORT d[4] (2109:2109:2109) (2148:2148:2148))
        (PORT d[5] (2453:2453:2453) (2466:2466:2466))
        (PORT d[6] (2211:2211:2211) (2256:2256:2256))
        (PORT d[7] (1614:1614:1614) (1687:1687:1687))
        (PORT d[8] (2391:2391:2391) (2492:2492:2492))
        (PORT d[9] (1667:1667:1667) (1740:1740:1740))
        (PORT d[10] (2601:2601:2601) (2706:2706:2706))
        (PORT d[11] (1984:1984:1984) (2060:2060:2060))
        (PORT d[12] (2293:2293:2293) (2341:2341:2341))
        (PORT clk (2485:2485:2485) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a85\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2336:2336:2336) (2376:2376:2376))
        (PORT clk (2485:2485:2485) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a85\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2505:2505:2505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a85\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3707:3707:3707) (3723:3723:3723))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2506:2506:2506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a85\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a85\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a85\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2935:2935:2935) (3077:3077:3077))
        (PORT d[1] (3391:3391:3391) (3497:3497:3497))
        (PORT d[2] (3109:3109:3109) (3281:3281:3281))
        (PORT d[3] (7072:7072:7072) (7026:7026:7026))
        (PORT d[4] (2814:2814:2814) (3036:3036:3036))
        (PORT d[5] (3215:3215:3215) (3408:3408:3408))
        (PORT d[6] (2676:2676:2676) (2841:2841:2841))
        (PORT d[7] (3319:3319:3319) (3457:3457:3457))
        (PORT d[8] (4607:4607:4607) (4829:4829:4829))
        (PORT d[9] (2639:2639:2639) (2762:2762:2762))
        (PORT d[10] (4230:4230:4230) (4449:4449:4449))
        (PORT d[11] (2495:2495:2495) (2701:2701:2701))
        (PORT d[12] (3863:3863:3863) (3979:3979:3979))
        (PORT clk (2487:2487:2487) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a85\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2503:2503:2503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a85\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a85\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a85\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a69\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2131:2131:2131) (2126:2126:2126))
        (PORT clk (2441:2441:2441) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2603:2603:2603) (2641:2641:2641))
        (PORT d[1] (2307:2307:2307) (2410:2410:2410))
        (PORT d[2] (2712:2712:2712) (2856:2856:2856))
        (PORT d[3] (2220:2220:2220) (2291:2291:2291))
        (PORT d[4] (2215:2215:2215) (2304:2304:2304))
        (PORT d[5] (2451:2451:2451) (2469:2469:2469))
        (PORT d[6] (2563:2563:2563) (2635:2635:2635))
        (PORT d[7] (2001:2001:2001) (2079:2079:2079))
        (PORT d[8] (2447:2447:2447) (2567:2567:2567))
        (PORT d[9] (2404:2404:2404) (2520:2520:2520))
        (PORT d[10] (2631:2631:2631) (2739:2739:2739))
        (PORT d[11] (2479:2479:2479) (2556:2556:2556))
        (PORT d[12] (2588:2588:2588) (2656:2656:2656))
        (PORT clk (2437:2437:2437) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a69\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2515:2515:2515) (2522:2522:2522))
        (PORT clk (2437:2437:2437) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2458:2458:2458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a69\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3659:3659:3659) (3676:3676:3676))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2459:2459:2459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a69\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a69\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a69\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2943:2943:2943) (3075:3075:3075))
        (PORT d[1] (3376:3376:3376) (3518:3518:3518))
        (PORT d[2] (2445:2445:2445) (2641:2641:2641))
        (PORT d[3] (6334:6334:6334) (6295:6295:6295))
        (PORT d[4] (4964:4964:4964) (5076:5076:5076))
        (PORT d[5] (2461:2461:2461) (2643:2643:2643))
        (PORT d[6] (2709:2709:2709) (2885:2885:2885))
        (PORT d[7] (3335:3335:3335) (3472:3472:3472))
        (PORT d[8] (4164:4164:4164) (4384:4384:4384))
        (PORT d[9] (3109:3109:3109) (3314:3314:3314))
        (PORT d[10] (4625:4625:4625) (4878:4878:4878))
        (PORT d[11] (2798:2798:2798) (2992:2992:2992))
        (PORT d[12] (6464:6464:6464) (6483:6483:6483))
        (PORT clk (2439:2439:2439) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2456:2456:2456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[5\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2430:2430:2430) (2542:2542:2542))
        (PORT datab (2825:2825:2825) (2904:2904:2904))
        (PORT datac (1037:1037:1037) (1027:1027:1027))
        (PORT datad (1082:1082:1082) (1076:1076:1076))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[5\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (3360:3360:3360) (3540:3540:3540))
        (PORT datac (1317:1317:1317) (1328:1328:1328))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (496:496:496) (507:507:507))
        (PORT clk (2479:2479:2479) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2983:2983:2983) (3136:3136:3136))
        (PORT d[1] (3084:3084:3084) (3205:3205:3205))
        (PORT d[2] (2800:2800:2800) (2992:2992:2992))
        (PORT d[3] (5084:5084:5084) (5294:5294:5294))
        (PORT d[4] (4546:4546:4546) (4643:4643:4643))
        (PORT d[5] (2845:2845:2845) (3037:3037:3037))
        (PORT d[6] (2687:2687:2687) (2861:2861:2861))
        (PORT d[7] (2985:2985:2985) (3129:3129:3129))
        (PORT d[8] (4225:4225:4225) (4451:4451:4451))
        (PORT d[9] (3011:3011:3011) (3131:3131:3131))
        (PORT d[10] (4579:4579:4579) (4796:4796:4796))
        (PORT d[11] (2851:2851:2851) (3021:3021:3021))
        (PORT d[12] (3627:3627:3627) (3762:3762:3762))
        (PORT clk (2475:2475:2475) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2226:2226:2226) (2238:2238:2238))
        (PORT clk (2475:2475:2475) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2503:2503:2503))
        (PORT d[0] (3155:3155:3155) (3181:3181:3181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (851:851:851) (853:853:853))
        (PORT clk (2496:2496:2496) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2959:2959:2959) (3110:3110:3110))
        (PORT d[1] (3020:3020:3020) (3136:3136:3136))
        (PORT d[2] (2735:2735:2735) (2901:2901:2901))
        (PORT d[3] (7063:7063:7063) (7017:7017:7017))
        (PORT d[4] (4153:4153:4153) (4073:4073:4073))
        (PORT d[5] (3168:3168:3168) (3355:3355:3355))
        (PORT d[6] (3022:3022:3022) (3186:3186:3186))
        (PORT d[7] (3271:3271:3271) (3399:3399:3399))
        (PORT d[8] (4606:4606:4606) (4829:4829:4829))
        (PORT d[9] (2714:2714:2714) (2834:2834:2834))
        (PORT d[10] (4275:4275:4275) (4501:4501:4501))
        (PORT d[11] (2796:2796:2796) (2958:2958:2958))
        (PORT d[12] (7135:7135:7135) (7146:7146:7146))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2885:2885:2885) (2925:2925:2925))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (PORT d[0] (3150:3150:3150) (3193:3193:3193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[5\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2584:2584:2584) (2604:2604:2604))
        (PORT datab (1885:1885:1885) (1955:1955:1955))
        (PORT datac (1686:1686:1686) (1688:1688:1688))
        (PORT datad (1435:1435:1435) (1445:1445:1445))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (841:841:841) (842:842:842))
        (PORT clk (2486:2486:2486) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2954:2954:2954) (3106:3106:3106))
        (PORT d[1] (3392:3392:3392) (3506:3506:3506))
        (PORT d[2] (3074:3074:3074) (3249:3249:3249))
        (PORT d[3] (6718:6718:6718) (6679:6679:6679))
        (PORT d[4] (4554:4554:4554) (4627:4627:4627))
        (PORT d[5] (2848:2848:2848) (3037:3037:3037))
        (PORT d[6] (2969:2969:2969) (3121:3121:3121))
        (PORT d[7] (3223:3223:3223) (3348:3348:3348))
        (PORT d[8] (4221:4221:4221) (4444:4444:4444))
        (PORT d[9] (3009:3009:3009) (3126:3126:3126))
        (PORT d[10] (4252:4252:4252) (4475:4475:4475))
        (PORT d[11] (2845:2845:2845) (3012:3012:3012))
        (PORT d[12] (6812:6812:6812) (6829:6829:6829))
        (PORT clk (2482:2482:2482) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2855:2855:2855) (2832:2832:2832))
        (PORT clk (2482:2482:2482) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2511:2511:2511))
        (PORT d[0] (3113:3113:3113) (3103:3103:3103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1509:1509:1509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1509:1509:1509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (816:816:816) (819:819:819))
        (PORT clk (2479:2479:2479) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2947:2947:2947) (3099:3099:3099))
        (PORT d[1] (3030:3030:3030) (3147:3147:3147))
        (PORT d[2] (3058:3058:3058) (3220:3220:3220))
        (PORT d[3] (7077:7077:7077) (7031:7031:7031))
        (PORT d[4] (4553:4553:4553) (4627:4627:4627))
        (PORT d[5] (2854:2854:2854) (3047:3047:3047))
        (PORT d[6] (3003:3003:3003) (3166:3166:3166))
        (PORT d[7] (3281:3281:3281) (3404:3404:3404))
        (PORT d[8] (4598:4598:4598) (4820:4820:4820))
        (PORT d[9] (2661:2661:2661) (2783:2783:2783))
        (PORT d[10] (4251:4251:4251) (4474:4474:4474))
        (PORT d[11] (3592:3592:3592) (3749:3749:3749))
        (PORT d[12] (7120:7120:7120) (7130:7130:7130))
        (PORT clk (2475:2475:2475) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3086:3086:3086) (3089:3089:3089))
        (PORT clk (2475:2475:2475) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2497:2497:2497))
        (PORT d[0] (3264:3264:3264) (3298:3298:3298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1494:1494:1494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1495:1495:1495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1495:1495:1495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1495:1495:1495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[5\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2585:2585:2585) (2605:2605:2605))
        (PORT datab (1881:1881:1881) (1951:1951:1951))
        (PORT datac (1776:1776:1776) (1796:1796:1796))
        (PORT datad (1629:1629:1629) (1633:1633:1633))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2188:2188:2188) (2287:2287:2287))
        (PORT datab (242:242:242) (281:281:281))
        (PORT datac (432:432:432) (441:441:441))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[43\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[44\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2576:2576:2576))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2168:2168:2168) (2198:2198:2198))
        (PORT clk (2440:2440:2440) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3839:3839:3839) (4003:4003:4003))
        (PORT d[1] (2529:2529:2529) (2605:2605:2605))
        (PORT d[2] (2645:2645:2645) (2727:2727:2727))
        (PORT d[3] (2038:2038:2038) (2145:2145:2145))
        (PORT d[4] (2286:2286:2286) (2398:2398:2398))
        (PORT d[5] (2572:2572:2572) (2607:2607:2607))
        (PORT d[6] (2627:2627:2627) (2710:2710:2710))
        (PORT d[7] (3059:3059:3059) (3125:3125:3125))
        (PORT d[8] (2412:2412:2412) (2519:2519:2519))
        (PORT d[9] (2665:2665:2665) (2740:2740:2740))
        (PORT d[10] (2494:2494:2494) (2539:2539:2539))
        (PORT d[11] (2374:2374:2374) (2507:2507:2507))
        (PORT d[12] (2259:2259:2259) (2364:2364:2364))
        (PORT clk (2436:2436:2436) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2315:2315:2315) (2351:2351:2351))
        (PORT clk (2436:2436:2436) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2459:2459:2459))
        (PORT d[0] (2937:2937:2937) (2982:2982:2982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2460:2460:2460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2648:2648:2648) (2725:2725:2725))
        (PORT d[1] (2649:2649:2649) (2692:2692:2692))
        (PORT d[2] (2797:2797:2797) (2895:2895:2895))
        (PORT d[3] (1960:1960:1960) (2061:2061:2061))
        (PORT d[4] (2809:2809:2809) (2916:2916:2916))
        (PORT d[5] (2337:2337:2337) (2425:2425:2425))
        (PORT d[6] (2192:2192:2192) (2250:2250:2250))
        (PORT d[7] (2221:2221:2221) (2279:2279:2279))
        (PORT d[8] (2573:2573:2573) (2677:2677:2677))
        (PORT d[9] (2023:2023:2023) (2127:2127:2127))
        (PORT d[10] (2883:2883:2883) (2945:2945:2945))
        (PORT d[11] (1911:1911:1911) (2007:2007:2007))
        (PORT d[12] (3033:3033:3033) (3101:3101:3101))
        (PORT clk (2394:2394:2394) (2377:2377:2377))
        (PORT stall (3577:3577:3577) (3587:3587:3587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2377:2377:2377))
        (PORT d[0] (2100:2100:2100) (2112:2112:2112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2378:2378:2378))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2378:2378:2378))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2378:2378:2378))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2184:2184:2184) (2198:2198:2198))
        (PORT clk (2447:2447:2447) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3521:3521:3521) (3692:3692:3692))
        (PORT d[1] (2912:2912:2912) (2985:2985:2985))
        (PORT d[2] (3068:3068:3068) (3176:3176:3176))
        (PORT d[3] (2133:2133:2133) (2251:2251:2251))
        (PORT d[4] (2301:2301:2301) (2414:2414:2414))
        (PORT d[5] (2897:2897:2897) (2939:2939:2939))
        (PORT d[6] (2640:2640:2640) (2723:2723:2723))
        (PORT d[7] (3009:3009:3009) (3070:3070:3070))
        (PORT d[8] (2066:2066:2066) (2178:2178:2178))
        (PORT d[9] (2613:2613:2613) (2684:2684:2684))
        (PORT d[10] (2590:2590:2590) (2691:2691:2691))
        (PORT d[11] (2514:2514:2514) (2603:2603:2603))
        (PORT d[12] (2589:2589:2589) (2685:2685:2685))
        (PORT clk (2443:2443:2443) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2773:2773:2773) (2756:2756:2756))
        (PORT clk (2443:2443:2443) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2463:2463:2463))
        (PORT d[0] (3395:3395:3395) (3387:3387:3387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2464:2464:2464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2297:2297:2297) (2377:2377:2377))
        (PORT d[1] (2668:2668:2668) (2744:2744:2744))
        (PORT d[2] (2579:2579:2579) (2566:2566:2566))
        (PORT d[3] (1948:1948:1948) (2047:2047:2047))
        (PORT d[4] (2831:2831:2831) (2942:2942:2942))
        (PORT d[5] (2351:2351:2351) (2441:2441:2441))
        (PORT d[6] (2206:2206:2206) (2261:2261:2261))
        (PORT d[7] (2806:2806:2806) (2864:2864:2864))
        (PORT d[8] (2245:2245:2245) (2358:2358:2358))
        (PORT d[9] (1983:1983:1983) (2084:2084:2084))
        (PORT d[10] (2871:2871:2871) (2942:2942:2942))
        (PORT d[11] (1981:1981:1981) (2082:2082:2082))
        (PORT d[12] (2318:2318:2318) (2424:2424:2424))
        (PORT clk (2401:2401:2401) (2381:2381:2381))
        (PORT stall (3245:3245:3245) (3247:3247:3247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2381:2381:2381))
        (PORT d[0] (2280:2280:2280) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2382:2382:2382))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2382:2382:2382))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2382:2382:2382))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2315:2315:2315) (2453:2453:2453))
        (PORT datab (701:701:701) (676:676:676))
        (PORT datac (2503:2503:2503) (2616:2616:2616))
        (PORT datad (748:748:748) (740:740:740))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1636:1636:1636) (1596:1596:1596))
        (PORT clk (2473:2473:2473) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2555:2555:2555) (2577:2577:2577))
        (PORT d[1] (2682:2682:2682) (2789:2789:2789))
        (PORT d[2] (2392:2392:2392) (2338:2338:2338))
        (PORT d[3] (2560:2560:2560) (2577:2577:2577))
        (PORT d[4] (1843:1843:1843) (1868:1868:1868))
        (PORT d[5] (2345:2345:2345) (2306:2306:2306))
        (PORT d[6] (2133:2133:2133) (2085:2085:2085))
        (PORT d[7] (1988:1988:1988) (2056:2056:2056))
        (PORT d[8] (2493:2493:2493) (2613:2613:2613))
        (PORT d[9] (2016:2016:2016) (2123:2123:2123))
        (PORT d[10] (2103:2103:2103) (2117:2117:2117))
        (PORT d[11] (2306:2306:2306) (2403:2403:2403))
        (PORT d[12] (2128:2128:2128) (2135:2135:2135))
        (PORT clk (2469:2469:2469) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2078:2078:2078) (2009:2009:2009))
        (PORT clk (2469:2469:2469) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2488:2488:2488))
        (PORT d[0] (2700:2700:2700) (2640:2640:2640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2746:2746:2746) (2857:2857:2857))
        (PORT d[1] (1958:1958:1958) (2039:2039:2039))
        (PORT d[2] (2362:2362:2362) (2309:2309:2309))
        (PORT d[3] (1713:1713:1713) (1701:1701:1701))
        (PORT d[4] (2084:2084:2084) (2052:2052:2052))
        (PORT d[5] (2102:2102:2102) (2061:2061:2061))
        (PORT d[6] (2305:2305:2305) (2376:2376:2376))
        (PORT d[7] (2057:2057:2057) (1993:1993:1993))
        (PORT d[8] (2431:2431:2431) (2381:2381:2381))
        (PORT d[9] (2388:2388:2388) (2396:2396:2396))
        (PORT d[10] (2437:2437:2437) (2382:2382:2382))
        (PORT d[11] (2420:2420:2420) (2372:2372:2372))
        (PORT d[12] (2411:2411:2411) (2371:2371:2371))
        (PORT clk (2427:2427:2427) (2406:2406:2406))
        (PORT stall (2905:2905:2905) (3014:3014:3014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2406:2406:2406))
        (PORT d[0] (1471:1471:1471) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1025:1025:1025) (1009:1009:1009))
        (PORT clk (2503:2503:2503) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1729:1729:1729) (1708:1708:1708))
        (PORT d[1] (1775:1775:1775) (1759:1759:1759))
        (PORT d[2] (2673:2673:2673) (2802:2802:2802))
        (PORT d[3] (1926:1926:1926) (2001:2001:2001))
        (PORT d[4] (1741:1741:1741) (1736:1736:1736))
        (PORT d[5] (1695:1695:1695) (1680:1680:1680))
        (PORT d[6] (764:764:764) (759:759:759))
        (PORT d[7] (1727:1727:1727) (1700:1700:1700))
        (PORT d[8] (1463:1463:1463) (1463:1463:1463))
        (PORT d[9] (1825:1825:1825) (1824:1824:1824))
        (PORT d[10] (1430:1430:1430) (1432:1432:1432))
        (PORT d[11] (1954:1954:1954) (1926:1926:1926))
        (PORT d[12] (1840:1840:1840) (1844:1844:1844))
        (PORT clk (2499:2499:2499) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1999:1999:1999) (1909:1909:1909))
        (PORT clk (2499:2499:2499) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2525:2525:2525))
        (PORT d[0] (2621:2621:2621) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1749:1749:1749) (1733:1733:1733))
        (PORT d[1] (1777:1777:1777) (1764:1764:1764))
        (PORT d[2] (1720:1720:1720) (1707:1707:1707))
        (PORT d[3] (2177:2177:2177) (2213:2213:2213))
        (PORT d[4] (2126:2126:2126) (2214:2214:2214))
        (PORT d[5] (758:758:758) (759:759:759))
        (PORT d[6] (862:862:862) (877:877:877))
        (PORT d[7] (1070:1070:1070) (1061:1061:1061))
        (PORT d[8] (1375:1375:1375) (1365:1365:1365))
        (PORT d[9] (1709:1709:1709) (1697:1697:1697))
        (PORT d[10] (1681:1681:1681) (1678:1678:1678))
        (PORT d[11] (1687:1687:1687) (1672:1672:1672))
        (PORT d[12] (1425:1425:1425) (1416:1416:1416))
        (PORT clk (2457:2457:2457) (2443:2443:2443))
        (PORT stall (2203:2203:2203) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2443:2443:2443))
        (PORT d[0] (1582:1582:1582) (1521:1521:1521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2347:2347:2347) (2487:2487:2487))
        (PORT datab (1935:1935:1935) (2037:2037:2037))
        (PORT datac (2036:2036:2036) (2073:2073:2073))
        (PORT datad (2076:2076:2076) (2133:2133:2133))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2121:2121:2121) (2170:2170:2170))
        (PORT clk (2459:2459:2459) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3437:3437:3437) (3589:3589:3589))
        (PORT d[1] (3282:3282:3282) (3379:3379:3379))
        (PORT d[2] (3049:3049:3049) (3170:3170:3170))
        (PORT d[3] (2124:2124:2124) (2241:2241:2241))
        (PORT d[4] (2559:2559:2559) (2639:2639:2639))
        (PORT d[5] (2579:2579:2579) (2623:2623:2623))
        (PORT d[6] (2624:2624:2624) (2706:2706:2706))
        (PORT d[7] (2865:2865:2865) (2911:2911:2911))
        (PORT d[8] (2400:2400:2400) (2497:2497:2497))
        (PORT d[9] (2689:2689:2689) (2805:2805:2805))
        (PORT d[10] (2571:2571:2571) (2672:2672:2672))
        (PORT d[11] (2472:2472:2472) (2534:2534:2534))
        (PORT d[12] (2288:2288:2288) (2398:2398:2398))
        (PORT clk (2455:2455:2455) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2592:2592:2592) (2594:2594:2594))
        (PORT clk (2455:2455:2455) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2477:2477:2477))
        (PORT d[0] (2976:2976:2976) (2997:2997:2997))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2478:2478:2478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2606:2606:2606) (2684:2684:2684))
        (PORT d[1] (2638:2638:2638) (2679:2679:2679))
        (PORT d[2] (2816:2816:2816) (2922:2922:2922))
        (PORT d[3] (1966:1966:1966) (2064:2064:2064))
        (PORT d[4] (2533:2533:2533) (2653:2653:2653))
        (PORT d[5] (2656:2656:2656) (2736:2736:2736))
        (PORT d[6] (2283:2283:2283) (2344:2344:2344))
        (PORT d[7] (2431:2431:2431) (2495:2495:2495))
        (PORT d[8] (2161:2161:2161) (2203:2203:2203))
        (PORT d[9] (2321:2321:2321) (2411:2411:2411))
        (PORT d[10] (2875:2875:2875) (2926:2926:2926))
        (PORT d[11] (1944:1944:1944) (2043:2043:2043))
        (PORT d[12] (2663:2663:2663) (2762:2762:2762))
        (PORT clk (2413:2413:2413) (2395:2395:2395))
        (PORT stall (3550:3550:3550) (3563:3563:3563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2395:2395:2395))
        (PORT d[0] (2169:2169:2169) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2396:2396:2396))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2396:2396:2396))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2396:2396:2396))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2152:2152:2152) (2165:2165:2165))
        (PORT clk (2432:2432:2432) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3831:3831:3831) (3992:3992:3992))
        (PORT d[1] (2890:2890:2890) (2960:2960:2960))
        (PORT d[2] (2650:2650:2650) (2733:2733:2733))
        (PORT d[3] (2078:2078:2078) (2186:2186:2186))
        (PORT d[4] (2334:2334:2334) (2448:2448:2448))
        (PORT d[5] (2572:2572:2572) (2608:2608:2608))
        (PORT d[6] (2586:2586:2586) (2676:2676:2676))
        (PORT d[7] (3058:3058:3058) (3124:3124:3124))
        (PORT d[8] (2374:2374:2374) (2477:2477:2477))
        (PORT d[9] (2633:2633:2633) (2705:2705:2705))
        (PORT d[10] (2488:2488:2488) (2532:2532:2532))
        (PORT d[11] (2489:2489:2489) (2557:2557:2557))
        (PORT d[12] (2290:2290:2290) (2363:2363:2363))
        (PORT clk (2428:2428:2428) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2624:2624:2624) (2629:2629:2629))
        (PORT clk (2428:2428:2428) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2449:2449:2449))
        (PORT d[0] (3274:3274:3274) (3288:3288:3288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2450:2450:2450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2291:2291:2291) (2377:2377:2377))
        (PORT d[1] (2651:2651:2651) (2739:2739:2739))
        (PORT d[2] (2835:2835:2835) (2935:2935:2935))
        (PORT d[3] (1979:1979:1979) (2080:2080:2080))
        (PORT d[4] (2776:2776:2776) (2883:2883:2883))
        (PORT d[5] (2583:2583:2583) (2653:2653:2653))
        (PORT d[6] (2215:2215:2215) (2273:2273:2273))
        (PORT d[7] (2227:2227:2227) (2285:2285:2285))
        (PORT d[8] (2593:2593:2593) (2697:2697:2697))
        (PORT d[9] (1965:1965:1965) (2062:2062:2062))
        (PORT d[10] (2595:2595:2595) (2662:2662:2662))
        (PORT d[11] (1938:1938:1938) (2035:2035:2035))
        (PORT d[12] (2446:2446:2446) (2527:2527:2527))
        (PORT clk (2386:2386:2386) (2367:2367:2367))
        (PORT stall (3542:3542:3542) (3555:3555:3555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2367:2367:2367))
        (PORT d[0] (2020:2020:2020) (2039:2039:2039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2368:2368:2368))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2368:2368:2368))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2368:2368:2368))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1940:1940:1940) (2085:2085:2085))
        (PORT datab (2562:2562:2562) (2682:2682:2682))
        (PORT datac (762:762:762) (751:751:751))
        (PORT datad (394:394:394) (394:394:394))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2175:2175:2175) (2196:2196:2196))
        (PORT clk (2465:2465:2465) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2968:2968:2968) (3050:3050:3050))
        (PORT d[1] (2562:2562:2562) (2644:2644:2644))
        (PORT d[2] (2674:2674:2674) (2751:2751:2751))
        (PORT d[3] (2097:2097:2097) (2212:2212:2212))
        (PORT d[4] (2299:2299:2299) (2398:2398:2398))
        (PORT d[5] (2182:2182:2182) (2236:2236:2236))
        (PORT d[6] (2647:2647:2647) (2732:2732:2732))
        (PORT d[7] (3441:3441:3441) (3502:3502:3502))
        (PORT d[8] (2490:2490:2490) (2507:2507:2507))
        (PORT d[9] (2497:2497:2497) (2533:2533:2533))
        (PORT d[10] (2201:2201:2201) (2270:2270:2270))
        (PORT d[11] (2355:2355:2355) (2487:2487:2487))
        (PORT d[12] (2651:2651:2651) (2716:2716:2716))
        (PORT clk (2461:2461:2461) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2510:2510:2510) (2493:2493:2493))
        (PORT clk (2461:2461:2461) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2488:2488:2488))
        (PORT d[0] (3112:3112:3112) (3105:3105:3105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2291:2291:2291) (2372:2372:2372))
        (PORT d[1] (2637:2637:2637) (2723:2723:2723))
        (PORT d[2] (2805:2805:2805) (2904:2904:2904))
        (PORT d[3] (1957:1957:1957) (2055:2055:2055))
        (PORT d[4] (2481:2481:2481) (2574:2574:2574))
        (PORT d[5] (2307:2307:2307) (2392:2392:2392))
        (PORT d[6] (2526:2526:2526) (2496:2496:2496))
        (PORT d[7] (2074:2074:2074) (2121:2121:2121))
        (PORT d[8] (2759:2759:2759) (2795:2795:2795))
        (PORT d[9] (2012:2012:2012) (2114:2114:2114))
        (PORT d[10] (2541:2541:2541) (2617:2617:2617))
        (PORT d[11] (2476:2476:2476) (2522:2522:2522))
        (PORT d[12] (3057:3057:3057) (3124:3124:3124))
        (PORT clk (2419:2419:2419) (2406:2406:2406))
        (PORT stall (2809:2809:2809) (2898:2898:2898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2419:2419:2419) (2406:2406:2406))
        (PORT d[0] (1864:1864:1864) (1904:1904:1904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2102:2102:2102) (2156:2156:2156))
        (PORT clk (2511:2511:2511) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3120:3120:3120) (3245:3245:3245))
        (PORT d[1] (2896:2896:2896) (3001:3001:3001))
        (PORT d[2] (3047:3047:3047) (3140:3140:3140))
        (PORT d[3] (2111:2111:2111) (2226:2226:2226))
        (PORT d[4] (2719:2719:2719) (2861:2861:2861))
        (PORT d[5] (3041:3041:3041) (3167:3167:3167))
        (PORT d[6] (2605:2605:2605) (2687:2687:2687))
        (PORT d[7] (2384:2384:2384) (2482:2482:2482))
        (PORT d[8] (2600:2600:2600) (2678:2678:2678))
        (PORT d[9] (2621:2621:2621) (2698:2698:2698))
        (PORT d[10] (2661:2661:2661) (2771:2771:2771))
        (PORT d[11] (2589:2589:2589) (2656:2656:2656))
        (PORT d[12] (2271:2271:2271) (2367:2367:2367))
        (PORT clk (2507:2507:2507) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2959:2959:2959) (2957:2957:2957))
        (PORT clk (2507:2507:2507) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2535:2535:2535))
        (PORT d[0] (3581:3581:3581) (3588:3588:3588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2536:2536:2536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3018:3018:3018) (3084:3084:3084))
        (PORT d[1] (3000:3000:3000) (3044:3044:3044))
        (PORT d[2] (2620:2620:2620) (2627:2627:2627))
        (PORT d[3] (1990:1990:1990) (2094:2094:2094))
        (PORT d[4] (2512:2512:2512) (2636:2636:2636))
        (PORT d[5] (2360:2360:2360) (2441:2441:2441))
        (PORT d[6] (2170:2170:2170) (2238:2238:2238))
        (PORT d[7] (2205:2205:2205) (2294:2294:2294))
        (PORT d[8] (2784:2784:2784) (2853:2853:2853))
        (PORT d[9] (2783:2783:2783) (2953:2953:2953))
        (PORT d[10] (2917:2917:2917) (2975:2975:2975))
        (PORT d[11] (1979:1979:1979) (2080:2080:2080))
        (PORT d[12] (2662:2662:2662) (2755:2755:2755))
        (PORT clk (2465:2465:2465) (2453:2453:2453))
        (PORT stall (3944:3944:3944) (3972:3972:3972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2453:2453:2453))
        (PORT d[0] (2070:2070:2070) (2100:2100:2100))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2349:2349:2349) (2489:2489:2489))
        (PORT datab (1934:1934:1934) (2036:2036:2036))
        (PORT datac (1476:1476:1476) (1496:1496:1496))
        (PORT datad (1872:1872:1872) (1909:1909:1909))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2080:2080:2080) (2088:2088:2088))
        (PORT datac (1370:1370:1370) (1381:1381:1381))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1383:1383:1383) (1396:1396:1396))
        (PORT datab (2238:2238:2238) (2291:2291:2291))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2386:2386:2386) (2461:2461:2461))
        (PORT datab (2348:2348:2348) (2431:2431:2431))
        (PORT datac (251:251:251) (330:330:330))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxRDM\|Mux10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2349:2349:2349) (2404:2404:2404))
        (PORT datab (2424:2424:2424) (2414:2414:2414))
        (PORT datac (1853:1853:1853) (1890:1890:1890))
        (PORT datad (229:229:229) (252:252:252))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2665:2665:2665) (2732:2732:2732))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[5\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2188:2188:2188) (2288:2288:2288))
        (PORT datac (1066:1066:1066) (1102:1102:1102))
        (PORT datad (775:775:775) (782:782:782))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2531:2531:2531))
        (PORT asdata (658:658:658) (685:685:685))
        (PORT ena (2355:2355:2355) (2289:2289:2289))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1127:1127:1127) (1125:1125:1125))
        (PORT datab (1127:1127:1127) (1175:1175:1175))
        (PORT datad (1909:1909:1909) (2040:2040:2040))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a98\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1514:1514:1514) (1525:1525:1525))
        (PORT clk (2457:2457:2457) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a98\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2969:2969:2969) (3044:3044:3044))
        (PORT d[1] (2739:2739:2739) (2879:2879:2879))
        (PORT d[2] (3102:3102:3102) (3237:3237:3237))
        (PORT d[3] (2708:2708:2708) (2808:2808:2808))
        (PORT d[4] (2724:2724:2724) (2866:2866:2866))
        (PORT d[5] (2966:2966:2966) (3072:3072:3072))
        (PORT d[6] (2717:2717:2717) (2845:2845:2845))
        (PORT d[7] (2773:2773:2773) (2927:2927:2927))
        (PORT d[8] (2291:2291:2291) (2410:2410:2410))
        (PORT d[9] (2408:2408:2408) (2550:2550:2550))
        (PORT d[10] (2454:2454:2454) (2596:2596:2596))
        (PORT d[11] (2420:2420:2420) (2551:2551:2551))
        (PORT d[12] (2771:2771:2771) (2837:2837:2837))
        (PORT clk (2453:2453:2453) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a98\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3123:3123:3123) (3120:3120:3120))
        (PORT clk (2453:2453:2453) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a98\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2472:2472:2472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a98\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3675:3675:3675) (3690:3690:3690))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a98\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2473:2473:2473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a98\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a98\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a98\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3595:3595:3595) (3746:3746:3746))
        (PORT d[1] (2471:2471:2471) (2605:2605:2605))
        (PORT d[2] (3098:3098:3098) (3276:3276:3276))
        (PORT d[3] (4526:4526:4526) (4560:4560:4560))
        (PORT d[4] (3080:3080:3080) (3279:3279:3279))
        (PORT d[5] (2307:2307:2307) (2414:2414:2414))
        (PORT d[6] (3373:3373:3373) (3568:3568:3568))
        (PORT d[7] (2586:2586:2586) (2711:2711:2711))
        (PORT d[8] (4031:4031:4031) (4157:4157:4157))
        (PORT d[9] (3255:3255:3255) (3321:3321:3321))
        (PORT d[10] (3411:3411:3411) (3562:3562:3562))
        (PORT d[11] (2421:2421:2421) (2547:2547:2547))
        (PORT d[12] (5940:5940:5940) (5851:5851:5851))
        (PORT clk (2455:2455:2455) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a98\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2470:2470:2470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a98\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a98\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a98\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a114\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1802:1802:1802) (1809:1809:1809))
        (PORT clk (2534:2534:2534) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a114\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3043:3043:3043) (3162:3162:3162))
        (PORT d[1] (3028:3028:3028) (3158:3158:3158))
        (PORT d[2] (2703:2703:2703) (2835:2835:2835))
        (PORT d[3] (2601:2601:2601) (2712:2712:2712))
        (PORT d[4] (2477:2477:2477) (2627:2627:2627))
        (PORT d[5] (3037:3037:3037) (3154:3154:3154))
        (PORT d[6] (2784:2784:2784) (2916:2916:2916))
        (PORT d[7] (2775:2775:2775) (2918:2918:2918))
        (PORT d[8] (2372:2372:2372) (2505:2505:2505))
        (PORT d[9] (2675:2675:2675) (2805:2805:2805))
        (PORT d[10] (2392:2392:2392) (2492:2492:2492))
        (PORT d[11] (2301:2301:2301) (2386:2386:2386))
        (PORT d[12] (2311:2311:2311) (2393:2393:2393))
        (PORT clk (2530:2530:2530) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a114\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2930:2930:2930) (2932:2932:2932))
        (PORT clk (2530:2530:2530) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a114\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a114\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3752:3752:3752) (3774:3774:3774))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a114\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a114\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a114\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a114\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6533:6533:6533) (6643:6643:6643))
        (PORT d[1] (3260:3260:3260) (3348:3348:3348))
        (PORT d[2] (3644:3644:3644) (3914:3914:3914))
        (PORT d[3] (5113:5113:5113) (5315:5315:5315))
        (PORT d[4] (4556:4556:4556) (4634:4634:4634))
        (PORT d[5] (3594:3594:3594) (3846:3846:3846))
        (PORT d[6] (3200:3200:3200) (3327:3327:3327))
        (PORT d[7] (4270:4270:4270) (4440:4440:4440))
        (PORT d[8] (4138:4138:4138) (4339:4339:4339))
        (PORT d[9] (2729:2729:2729) (2892:2892:2892))
        (PORT d[10] (4588:4588:4588) (4822:4822:4822))
        (PORT d[11] (3358:3358:3358) (3460:3460:3460))
        (PORT d[12] (3163:3163:3163) (3251:3251:3251))
        (PORT clk (2532:2532:2532) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a114\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a114\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a114\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a114\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[2\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2007:2007:2007) (2169:2169:2169))
        (PORT datab (1473:1473:1473) (1457:1457:1457))
        (PORT datac (2196:2196:2196) (2327:2327:2327))
        (PORT datad (2045:2045:2045) (2089:2089:2089))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a66\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1185:1185:1185) (1181:1181:1181))
        (PORT clk (2510:2510:2510) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2989:2989:2989) (3098:3098:3098))
        (PORT d[1] (2376:2376:2376) (2488:2488:2488))
        (PORT d[2] (2289:2289:2289) (2389:2389:2389))
        (PORT d[3] (2271:2271:2271) (2334:2334:2334))
        (PORT d[4] (2101:2101:2101) (2214:2214:2214))
        (PORT d[5] (2902:2902:2902) (2946:2946:2946))
        (PORT d[6] (2672:2672:2672) (2761:2761:2761))
        (PORT d[7] (2557:2557:2557) (2686:2686:2686))
        (PORT d[8] (2202:2202:2202) (2268:2268:2268))
        (PORT d[9] (2388:2388:2388) (2477:2477:2477))
        (PORT d[10] (2025:2025:2025) (2124:2124:2124))
        (PORT d[11] (2304:2304:2304) (2377:2377:2377))
        (PORT d[12] (2428:2428:2428) (2466:2466:2466))
        (PORT clk (2506:2506:2506) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a66\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2222:2222:2222) (2230:2230:2230))
        (PORT clk (2506:2506:2506) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a66\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a66\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3728:3728:3728) (3744:3744:3744))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a66\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a66\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a66\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2908:2908:2908) (3051:3051:3051))
        (PORT d[1] (3285:3285:3285) (3346:3346:3346))
        (PORT d[2] (2742:2742:2742) (2876:2876:2876))
        (PORT d[3] (4680:4680:4680) (4866:4866:4866))
        (PORT d[4] (2799:2799:2799) (3034:3034:3034))
        (PORT d[5] (1855:1855:1855) (1919:1919:1919))
        (PORT d[6] (4132:4132:4132) (4031:4031:4031))
        (PORT d[7] (2289:2289:2289) (2392:2392:2392))
        (PORT d[8] (4036:4036:4036) (4165:4165:4165))
        (PORT d[9] (2181:2181:2181) (2236:2236:2236))
        (PORT d[10] (3801:3801:3801) (3979:3979:3979))
        (PORT d[11] (1737:1737:1737) (1866:1866:1866))
        (PORT d[12] (3143:3143:3143) (3193:3193:3193))
        (PORT clk (2508:2508:2508) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a66\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a66\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a66\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a66\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a82\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1804:1804:1804) (1806:1806:1806))
        (PORT clk (2530:2530:2530) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2751:2751:2751) (2875:2875:2875))
        (PORT d[1] (3044:3044:3044) (3169:3169:3169))
        (PORT d[2] (2727:2727:2727) (2861:2861:2861))
        (PORT d[3] (2685:2685:2685) (2779:2779:2779))
        (PORT d[4] (2624:2624:2624) (2741:2741:2741))
        (PORT d[5] (3079:3079:3079) (3187:3187:3187))
        (PORT d[6] (2758:2758:2758) (2886:2886:2886))
        (PORT d[7] (2430:2430:2430) (2579:2579:2579))
        (PORT d[8] (2708:2708:2708) (2838:2838:2838))
        (PORT d[9] (2810:2810:2810) (2945:2945:2945))
        (PORT d[10] (2754:2754:2754) (2857:2857:2857))
        (PORT d[11] (2714:2714:2714) (2805:2805:2805))
        (PORT d[12] (2633:2633:2633) (2745:2745:2745))
        (PORT clk (2526:2526:2526) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a82\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2351:2351:2351) (2374:2374:2374))
        (PORT clk (2526:2526:2526) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a82\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a82\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3748:3748:3748) (3772:3772:3772))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a82\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a82\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a82\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3192:3192:3192) (3328:3328:3328))
        (PORT d[1] (3377:3377:3377) (3478:3478:3478))
        (PORT d[2] (3974:3974:3974) (4235:4235:4235))
        (PORT d[3] (5329:5329:5329) (5519:5519:5519))
        (PORT d[4] (4207:4207:4207) (4290:4290:4290))
        (PORT d[5] (3917:3917:3917) (4166:4166:4166))
        (PORT d[6] (3527:3527:3527) (3648:3648:3648))
        (PORT d[7] (4660:4660:4660) (4825:4825:4825))
        (PORT d[8] (4172:4172:4172) (4375:4375:4375))
        (PORT d[9] (2390:2390:2390) (2520:2520:2520))
        (PORT d[10] (4495:4495:4495) (4713:4713:4713))
        (PORT d[11] (2943:2943:2943) (3046:3046:3046))
        (PORT d[12] (3184:3184:3184) (3272:3272:3272))
        (PORT clk (2528:2528:2528) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a82\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a82\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a82\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a82\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[2\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2004:2004:2004) (2165:2165:2165))
        (PORT datab (1480:1480:1480) (1458:1458:1458))
        (PORT datac (2194:2194:2194) (2324:2324:2324))
        (PORT datad (2099:2099:2099) (2144:2144:2144))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1495:1495:1495) (1489:1489:1489))
        (PORT clk (2457:2457:2457) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2937:2937:2937) (3007:3007:3007))
        (PORT d[1] (3043:3043:3043) (3190:3190:3190))
        (PORT d[2] (2988:2988:2988) (3112:3112:3112))
        (PORT d[3] (2691:2691:2691) (2770:2770:2770))
        (PORT d[4] (2420:2420:2420) (2566:2566:2566))
        (PORT d[5] (3185:3185:3185) (3262:3262:3262))
        (PORT d[6] (2953:2953:2953) (3052:3052:3052))
        (PORT d[7] (2446:2446:2446) (2611:2611:2611))
        (PORT d[8] (2547:2547:2547) (2663:2663:2663))
        (PORT d[9] (2671:2671:2671) (2754:2754:2754))
        (PORT d[10] (2492:2492:2492) (2637:2637:2637))
        (PORT d[11] (2750:2750:2750) (2869:2869:2869))
        (PORT d[12] (2762:2762:2762) (2901:2901:2901))
        (PORT clk (2453:2453:2453) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2861:2861:2861) (2860:2860:2860))
        (PORT clk (2453:2453:2453) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2472:2472:2472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3675:3675:3675) (3690:3690:3690))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2473:2473:2473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a34\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3308:3308:3308) (3491:3491:3491))
        (PORT d[1] (2451:2451:2451) (2584:2584:2584))
        (PORT d[2] (2745:2745:2745) (2926:2926:2926))
        (PORT d[3] (3883:3883:3883) (3971:3971:3971))
        (PORT d[4] (2782:2782:2782) (2989:2989:2989))
        (PORT d[5] (2290:2290:2290) (2398:2398:2398))
        (PORT d[6] (3680:3680:3680) (3867:3867:3867))
        (PORT d[7] (2598:2598:2598) (2719:2719:2719))
        (PORT d[8] (3694:3694:3694) (3824:3824:3824))
        (PORT d[9] (2928:2928:2928) (3002:3002:3002))
        (PORT d[10] (3486:3486:3486) (3634:3634:3634))
        (PORT d[11] (2427:2427:2427) (2552:2552:2552))
        (PORT d[12] (3475:3475:3475) (3561:3561:3561))
        (PORT clk (2455:2455:2455) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2470:2470:2470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1781:1781:1781) (1784:1784:1784))
        (PORT clk (2527:2527:2527) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2737:2737:2737) (2864:2864:2864))
        (PORT d[1] (2728:2728:2728) (2864:2864:2864))
        (PORT d[2] (2765:2765:2765) (2900:2900:2900))
        (PORT d[3] (2689:2689:2689) (2782:2782:2782))
        (PORT d[4] (2766:2766:2766) (2903:2903:2903))
        (PORT d[5] (3046:3046:3046) (3152:3152:3152))
        (PORT d[6] (2737:2737:2737) (2862:2862:2862))
        (PORT d[7] (3109:3109:3109) (3279:3279:3279))
        (PORT d[8] (2635:2635:2635) (2744:2744:2744))
        (PORT d[9] (2418:2418:2418) (2559:2559:2559))
        (PORT d[10] (2776:2776:2776) (2882:2882:2882))
        (PORT d[11] (2704:2704:2704) (2814:2814:2814))
        (PORT d[12] (2663:2663:2663) (2777:2777:2777))
        (PORT clk (2523:2523:2523) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2925:2925:2925) (2966:2966:2966))
        (PORT clk (2523:2523:2523) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3745:3745:3745) (3767:3767:3767))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a50\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3224:3224:3224) (3365:3365:3365))
        (PORT d[1] (3702:3702:3702) (3798:3798:3798))
        (PORT d[2] (3179:3179:3179) (3415:3415:3415))
        (PORT d[3] (5067:5067:5067) (5268:5268:5268))
        (PORT d[4] (2758:2758:2758) (2966:2966:2966))
        (PORT d[5] (4267:4267:4267) (4510:4510:4510))
        (PORT d[6] (3255:3255:3255) (3400:3400:3400))
        (PORT d[7] (4640:4640:4640) (4802:4802:4802))
        (PORT d[8] (3796:3796:3796) (4002:4002:4002))
        (PORT d[9] (2338:2338:2338) (2462:2462:2462))
        (PORT d[10] (4563:4563:4563) (4791:4791:4791))
        (PORT d[11] (2419:2419:2419) (2562:2562:2562))
        (PORT d[12] (3784:3784:3784) (3843:3843:3843))
        (PORT clk (2525:2525:2525) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[2\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1994:1994:1994) (2152:2152:2152))
        (PORT datab (1393:1393:1393) (1378:1378:1378))
        (PORT datac (2185:2185:2185) (2314:2314:2314))
        (PORT datad (2039:2039:2039) (2043:2043:2043))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1573:1573:1573) (1575:1575:1575))
        (PORT clk (2493:2493:2493) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1896:1896:1896) (1947:1947:1947))
        (PORT d[1] (2318:2318:2318) (2378:2378:2378))
        (PORT d[2] (2521:2521:2521) (2550:2550:2550))
        (PORT d[3] (2218:2218:2218) (2258:2258:2258))
        (PORT d[4] (2113:2113:2113) (2152:2152:2152))
        (PORT d[5] (2447:2447:2447) (2461:2461:2461))
        (PORT d[6] (1895:1895:1895) (1943:1943:1943))
        (PORT d[7] (1940:1940:1940) (2014:2014:2014))
        (PORT d[8] (2397:2397:2397) (2498:2498:2498))
        (PORT d[9] (1666:1666:1666) (1739:1739:1739))
        (PORT d[10] (2617:2617:2617) (2723:2723:2723))
        (PORT d[11] (1947:1947:1947) (2011:2011:2011))
        (PORT d[12] (2292:2292:2292) (2341:2341:2341))
        (PORT clk (2489:2489:2489) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2929:2929:2929) (2930:2930:2930))
        (PORT clk (2489:2489:2489) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2511:2511:2511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3711:3711:3711) (3729:3729:3729))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2512:2512:2512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2955:2955:2955) (3101:3101:3101))
        (PORT d[1] (3012:3012:3012) (3128:3128:3128))
        (PORT d[2] (3095:3095:3095) (3266:3266:3266))
        (PORT d[3] (7072:7072:7072) (7027:7027:7027))
        (PORT d[4] (3107:3107:3107) (3324:3324:3324))
        (PORT d[5] (3217:3217:3217) (3406:3406:3406))
        (PORT d[6] (2669:2669:2669) (2840:2840:2840))
        (PORT d[7] (3650:3650:3650) (3782:3782:3782))
        (PORT d[8] (4903:4903:4903) (5118:5118:5118))
        (PORT d[9] (2613:2613:2613) (2729:2729:2729))
        (PORT d[10] (4231:4231:4231) (4448:4448:4448))
        (PORT d[11] (2482:2482:2482) (2649:2649:2649))
        (PORT d[12] (7169:7169:7169) (7182:7182:7182))
        (PORT clk (2491:2491:2491) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1747:1747:1747) (1742:1742:1742))
        (PORT clk (2535:2535:2535) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3361:3361:3361) (3465:3465:3465))
        (PORT d[1] (3031:3031:3031) (3156:3156:3156))
        (PORT d[2] (2761:2761:2761) (2896:2896:2896))
        (PORT d[3] (2667:2667:2667) (2782:2782:2782))
        (PORT d[4] (2653:2653:2653) (2770:2770:2770))
        (PORT d[5] (3041:3041:3041) (3148:3148:3148))
        (PORT d[6] (2745:2745:2745) (2872:2872:2872))
        (PORT d[7] (2742:2742:2742) (2882:2882:2882))
        (PORT d[8] (2390:2390:2390) (2526:2526:2526))
        (PORT d[9] (2724:2724:2724) (2855:2855:2855))
        (PORT d[10] (2434:2434:2434) (2544:2544:2544))
        (PORT d[11] (2663:2663:2663) (2748:2748:2748))
        (PORT d[12] (2657:2657:2657) (2733:2733:2733))
        (PORT clk (2531:2531:2531) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2679:2679:2679) (2686:2686:2686))
        (PORT clk (2531:2531:2531) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3753:3753:3753) (3774:3774:3774))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6571:6571:6571) (6697:6697:6697))
        (PORT d[1] (3324:3324:3324) (3419:3419:3419))
        (PORT d[2] (3989:3989:3989) (4250:4250:4250))
        (PORT d[3] (5398:5398:5398) (5585:5585:5585))
        (PORT d[4] (4163:4163:4163) (4243:4243:4243))
        (PORT d[5] (3908:3908:3908) (4156:4156:4156))
        (PORT d[6] (2683:2683:2683) (2845:2845:2845))
        (PORT d[7] (4310:4310:4310) (4481:4481:4481))
        (PORT d[8] (4504:4504:4504) (4704:4704:4704))
        (PORT d[9] (2711:2711:2711) (2869:2869:2869))
        (PORT d[10] (4574:4574:4574) (4805:4805:4805))
        (PORT d[11] (3024:3024:3024) (3137:3137:3137))
        (PORT d[12] (3730:3730:3730) (3794:3794:3794))
        (PORT clk (2533:2533:2533) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[2\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2005:2005:2005) (2166:2166:2166))
        (PORT datab (1879:1879:1879) (1906:1906:1906))
        (PORT datac (2194:2194:2194) (2325:2325:2325))
        (PORT datad (2151:2151:2151) (2212:2212:2212))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[2\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datac (2890:2890:2890) (3015:3015:3015))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[2\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2928:2928:2928) (3061:3061:3061))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (807:807:807) (808:808:808))
        (PORT clk (2502:2502:2502) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2988:2988:2988) (3120:3120:3120))
        (PORT d[1] (3587:3587:3587) (3643:3643:3643))
        (PORT d[2] (2836:2836:2836) (3029:3029:3029))
        (PORT d[3] (5021:5021:5021) (5195:5195:5195))
        (PORT d[4] (2785:2785:2785) (3014:3014:3014))
        (PORT d[5] (1884:1884:1884) (1949:1949:1949))
        (PORT d[6] (2599:2599:2599) (2762:2762:2762))
        (PORT d[7] (2236:2236:2236) (2334:2334:2334))
        (PORT d[8] (4015:4015:4015) (4143:4143:4143))
        (PORT d[9] (1973:1973:1973) (2054:2054:2054))
        (PORT d[10] (4179:4179:4179) (4325:4325:4325))
        (PORT d[11] (1722:1722:1722) (1852:1852:1852))
        (PORT d[12] (3498:3498:3498) (3590:3590:3590))
        (PORT clk (2498:2498:2498) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3401:3401:3401) (3365:3365:3365))
        (PORT clk (2498:2498:2498) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2519:2519:2519))
        (PORT d[0] (4079:4079:4079) (4189:4189:4189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1516:1516:1516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1517:1517:1517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1517:1517:1517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1165:1165:1165) (1163:1163:1163))
        (PORT clk (2526:2526:2526) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2834:2834:2834) (2935:2935:2935))
        (PORT d[1] (3278:3278:3278) (3338:3338:3338))
        (PORT d[2] (2633:2633:2633) (2750:2750:2750))
        (PORT d[3] (4678:4678:4678) (4857:4857:4857))
        (PORT d[4] (3112:3112:3112) (3335:3335:3335))
        (PORT d[5] (1907:1907:1907) (1978:1978:1978))
        (PORT d[6] (4128:4128:4128) (4030:4030:4030))
        (PORT d[7] (2587:2587:2587) (2680:2680:2680))
        (PORT d[8] (4062:4062:4062) (4219:4219:4219))
        (PORT d[9] (2218:2218:2218) (2294:2294:2294))
        (PORT d[10] (4536:4536:4536) (4677:4677:4677))
        (PORT d[11] (2410:2410:2410) (2573:2573:2573))
        (PORT d[12] (3135:3135:3135) (3186:3186:3186))
        (PORT clk (2522:2522:2522) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3182:3182:3182) (3165:3165:3165))
        (PORT clk (2522:2522:2522) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (PORT d[0] (4133:4133:4133) (4207:4207:4207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1546:1546:1546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[2\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2047:2047:2047) (2101:2101:2101))
        (PORT datab (2322:2322:2322) (2331:2331:2331))
        (PORT datac (1320:1320:1320) (1303:1303:1303))
        (PORT datad (964:964:964) (941:941:941))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1396:1396:1396) (1404:1404:1404))
        (PORT clk (2501:2501:2501) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3195:3195:3195) (3369:3369:3369))
        (PORT d[1] (3672:3672:3672) (3791:3791:3791))
        (PORT d[2] (3642:3642:3642) (3937:3937:3937))
        (PORT d[3] (4981:4981:4981) (5126:5126:5126))
        (PORT d[4] (3095:3095:3095) (3332:3332:3332))
        (PORT d[5] (3673:3673:3673) (3961:3961:3961))
        (PORT d[6] (4506:4506:4506) (4608:4608:4608))
        (PORT d[7] (2646:2646:2646) (2776:2776:2776))
        (PORT d[8] (3754:3754:3754) (3915:3915:3915))
        (PORT d[9] (2700:2700:2700) (2823:2823:2823))
        (PORT d[10] (4455:4455:4455) (4615:4615:4615))
        (PORT d[11] (2798:2798:2798) (2941:2941:2941))
        (PORT d[12] (4259:4259:4259) (4371:4371:4371))
        (PORT clk (2497:2497:2497) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3362:3362:3362) (3464:3464:3464))
        (PORT clk (2497:2497:2497) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2522:2522:2522))
        (PORT d[0] (3989:3989:3989) (4082:4082:4082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (834:834:834) (837:837:837))
        (PORT clk (2506:2506:2506) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2074:2074:2074) (2017:2017:2017))
        (PORT d[1] (3655:3655:3655) (3710:3710:3710))
        (PORT d[2] (2704:2704:2704) (2851:2851:2851))
        (PORT d[3] (5062:5062:5062) (5237:5237:5237))
        (PORT d[4] (3173:3173:3173) (3381:3381:3381))
        (PORT d[5] (1824:1824:1824) (1882:1882:1882))
        (PORT d[6] (4472:4472:4472) (4370:4370:4370))
        (PORT d[7] (2282:2282:2282) (2385:2385:2385))
        (PORT d[8] (4060:4060:4060) (4194:4194:4194))
        (PORT d[9] (1899:1899:1899) (1981:1981:1981))
        (PORT d[10] (4211:4211:4211) (4363:4363:4363))
        (PORT d[11] (2768:2768:2768) (2925:2925:2925))
        (PORT d[12] (3141:3141:3141) (3226:3226:3226))
        (PORT clk (2502:2502:2502) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2834:2834:2834) (2864:2864:2864))
        (PORT clk (2502:2502:2502) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2523:2523:2523))
        (PORT d[0] (4219:4219:4219) (4242:4242:4242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1521:1521:1521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1521:1521:1521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1521:1521:1521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[2\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2047:2047:2047) (2101:2101:2101))
        (PORT datab (2323:2323:2323) (2332:2332:2332))
        (PORT datac (2114:2114:2114) (2161:2161:2161))
        (PORT datad (1113:1113:1113) (1103:1103:1103))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2077:2077:2077) (2105:2105:2105))
        (PORT datab (243:243:243) (281:281:281))
        (PORT datac (276:276:276) (356:356:356))
        (PORT datad (212:212:212) (241:241:241))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[37\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1813:1813:1813) (1822:1822:1822))
        (PORT clk (2520:2520:2520) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2719:2719:2719) (2830:2830:2830))
        (PORT d[1] (2713:2713:2713) (2839:2839:2839))
        (PORT d[2] (2312:2312:2312) (2410:2410:2410))
        (PORT d[3] (2643:2643:2643) (2733:2733:2733))
        (PORT d[4] (2579:2579:2579) (2679:2679:2679))
        (PORT d[5] (3089:3089:3089) (3201:3201:3201))
        (PORT d[6] (2701:2701:2701) (2789:2789:2789))
        (PORT d[7] (2744:2744:2744) (2873:2873:2873))
        (PORT d[8] (2345:2345:2345) (2475:2475:2475))
        (PORT d[9] (2629:2629:2629) (2714:2714:2714))
        (PORT d[10] (2059:2059:2059) (2163:2163:2163))
        (PORT d[11] (2736:2736:2736) (2828:2828:2828))
        (PORT d[12] (2312:2312:2312) (2397:2397:2397))
        (PORT clk (2516:2516:2516) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2616:2616:2616) (2615:2615:2615))
        (PORT clk (2516:2516:2516) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2546:2546:2546))
        (PORT d[0] (3200:3200:3200) (3223:3223:3223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2305:2305:2305) (2368:2368:2368))
        (PORT d[1] (2834:2834:2834) (2901:2901:2901))
        (PORT d[2] (2661:2661:2661) (2753:2753:2753))
        (PORT d[3] (2612:2612:2612) (2666:2666:2666))
        (PORT d[4] (2785:2785:2785) (2922:2922:2922))
        (PORT d[5] (3049:3049:3049) (3189:3189:3189))
        (PORT d[6] (2953:2953:2953) (3048:3048:3048))
        (PORT d[7] (2996:2996:2996) (3081:3081:3081))
        (PORT d[8] (2921:2921:2921) (3013:3013:3013))
        (PORT d[9] (2634:2634:2634) (2721:2721:2721))
        (PORT d[10] (2904:2904:2904) (2989:2989:2989))
        (PORT d[11] (2925:2925:2925) (3001:3001:3001))
        (PORT d[12] (2826:2826:2826) (2883:2883:2883))
        (PORT clk (2474:2474:2474) (2464:2464:2464))
        (PORT stall (3679:3679:3679) (3709:3709:3709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2464:2464:2464))
        (PORT d[0] (1806:1806:1806) (1836:1836:1836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1542:1542:1542) (1544:1544:1544))
        (PORT clk (2496:2496:2496) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1953:1953:1953) (2005:2005:2005))
        (PORT d[1] (2260:2260:2260) (2314:2314:2314))
        (PORT d[2] (2514:2514:2514) (2542:2542:2542))
        (PORT d[3] (1997:1997:1997) (2016:2016:2016))
        (PORT d[4] (2447:2447:2447) (2450:2450:2450))
        (PORT d[5] (2227:2227:2227) (2256:2256:2256))
        (PORT d[6] (2159:2159:2159) (2192:2192:2192))
        (PORT d[7] (1631:1631:1631) (1704:1704:1704))
        (PORT d[8] (2517:2517:2517) (2664:2664:2664))
        (PORT d[9] (1659:1659:1659) (1732:1732:1732))
        (PORT d[10] (2655:2655:2655) (2766:2766:2766))
        (PORT d[11] (2249:2249:2249) (2289:2289:2289))
        (PORT d[12] (2312:2312:2312) (2361:2361:2361))
        (PORT clk (2492:2492:2492) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2635:2635:2635) (2663:2663:2663))
        (PORT clk (2492:2492:2492) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2514:2514:2514))
        (PORT d[0] (2921:2921:2921) (2855:2855:2855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2515:2515:2515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1929:1929:1929) (1972:1972:1972))
        (PORT d[1] (2132:2132:2132) (2146:2146:2146))
        (PORT d[2] (2408:2408:2408) (2417:2417:2417))
        (PORT d[3] (2473:2473:2473) (2481:2481:2481))
        (PORT d[4] (1873:1873:1873) (1918:1918:1918))
        (PORT d[5] (2093:2093:2093) (2085:2085:2085))
        (PORT d[6] (1887:1887:1887) (1947:1947:1947))
        (PORT d[7] (2367:2367:2367) (2346:2346:2346))
        (PORT d[8] (2394:2394:2394) (2400:2400:2400))
        (PORT d[9] (2890:2890:2890) (2933:2933:2933))
        (PORT d[10] (2892:2892:2892) (2902:2902:2902))
        (PORT d[11] (2388:2388:2388) (2365:2365:2365))
        (PORT d[12] (2235:2235:2235) (2285:2285:2285))
        (PORT clk (2450:2450:2450) (2432:2432:2432))
        (PORT stall (2495:2495:2495) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2432:2432:2432))
        (PORT d[0] (1401:1401:1401) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2334:2334:2334) (2489:2489:2489))
        (PORT datab (2463:2463:2463) (2546:2546:2546))
        (PORT datac (1994:1994:1994) (2005:2005:2005))
        (PORT datad (1766:1766:1766) (1752:1752:1752))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1864:1864:1864) (1919:1919:1919))
        (PORT clk (2515:2515:2515) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2313:2313:2313) (2402:2402:2402))
        (PORT d[1] (2658:2658:2658) (2744:2744:2744))
        (PORT d[2] (2293:2293:2293) (2385:2385:2385))
        (PORT d[3] (2840:2840:2840) (2886:2886:2886))
        (PORT d[4] (2502:2502:2502) (2562:2562:2562))
        (PORT d[5] (2683:2683:2683) (2751:2751:2751))
        (PORT d[6] (2369:2369:2369) (2463:2463:2463))
        (PORT d[7] (2714:2714:2714) (2838:2838:2838))
        (PORT d[8] (2675:2675:2675) (2800:2800:2800))
        (PORT d[9] (2638:2638:2638) (2720:2720:2720))
        (PORT d[10] (2043:2043:2043) (2139:2139:2139))
        (PORT d[11] (2356:2356:2356) (2439:2439:2439))
        (PORT d[12] (2627:2627:2627) (2693:2693:2693))
        (PORT clk (2511:2511:2511) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2515:2515:2515) (2507:2507:2507))
        (PORT clk (2511:2511:2511) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2541:2541:2541))
        (PORT d[0] (3109:3109:3109) (3116:3116:3116))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1953:1953:1953) (2025:2025:2025))
        (PORT d[1] (2556:2556:2556) (2601:2601:2601))
        (PORT d[2] (2987:2987:2987) (3070:3070:3070))
        (PORT d[3] (2573:2573:2573) (2628:2628:2628))
        (PORT d[4] (2111:2111:2111) (2177:2177:2177))
        (PORT d[5] (2937:2937:2937) (3034:3034:3034))
        (PORT d[6] (2288:2288:2288) (2368:2368:2368))
        (PORT d[7] (2974:2974:2974) (3071:3071:3071))
        (PORT d[8] (2902:2902:2902) (2992:2992:2992))
        (PORT d[9] (2634:2634:2634) (2713:2713:2713))
        (PORT d[10] (2942:2942:2942) (2998:2998:2998))
        (PORT d[11] (2509:2509:2509) (2550:2550:2550))
        (PORT d[12] (2813:2813:2813) (2876:2876:2876))
        (PORT clk (2469:2469:2469) (2459:2459:2459))
        (PORT stall (2980:2980:2980) (3036:3036:3036))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2459:2459:2459))
        (PORT d[0] (2101:2101:2101) (2120:2120:2120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1207:1207:1207) (1215:1215:1215))
        (PORT clk (2504:2504:2504) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2321:2321:2321) (2373:2373:2373))
        (PORT d[1] (2231:2231:2231) (2293:2293:2293))
        (PORT d[2] (1758:1758:1758) (1800:1800:1800))
        (PORT d[3] (1780:1780:1780) (1807:1807:1807))
        (PORT d[4] (2110:2110:2110) (2126:2126:2126))
        (PORT d[5] (2276:2276:2276) (2311:2311:2311))
        (PORT d[6] (2655:2655:2655) (2741:2741:2741))
        (PORT d[7] (2353:2353:2353) (2469:2469:2469))
        (PORT d[8] (2569:2569:2569) (2630:2630:2630))
        (PORT d[9] (1663:1663:1663) (1735:1735:1735))
        (PORT d[10] (1688:1688:1688) (1755:1755:1755))
        (PORT d[11] (1943:1943:1943) (1991:1991:1991))
        (PORT d[12] (1898:1898:1898) (1947:1947:1947))
        (PORT clk (2500:2500:2500) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2333:2333:2333) (2245:2245:2245))
        (PORT clk (2500:2500:2500) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2522:2522:2522))
        (PORT d[0] (2955:2955:2955) (2876:2876:2876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1923:1923:1923) (1965:1965:1965))
        (PORT d[1] (2169:2169:2169) (2174:2174:2174))
        (PORT d[2] (2079:2079:2079) (2098:2098:2098))
        (PORT d[3] (2042:2042:2042) (2049:2049:2049))
        (PORT d[4] (2148:2148:2148) (2189:2189:2189))
        (PORT d[5] (2236:2236:2236) (2296:2296:2296))
        (PORT d[6] (1925:1925:1925) (1975:1975:1975))
        (PORT d[7] (2785:2785:2785) (2828:2828:2828))
        (PORT d[8] (2459:2459:2459) (2509:2509:2509))
        (PORT d[9] (2567:2567:2567) (2618:2618:2618))
        (PORT d[10] (2516:2516:2516) (2538:2538:2538))
        (PORT d[11] (2149:2149:2149) (2158:2158:2158))
        (PORT d[12] (2608:2608:2608) (2650:2650:2650))
        (PORT clk (2458:2458:2458) (2440:2440:2440))
        (PORT stall (3227:3227:3227) (3228:3228:3228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2440:2440:2440))
        (PORT d[0] (1705:1705:1705) (1684:1684:1684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2333:2333:2333) (2488:2488:2488))
        (PORT datab (2463:2463:2463) (2546:2546:2546))
        (PORT datac (2093:2093:2093) (2121:2121:2121))
        (PORT datad (1417:1417:1417) (1407:1407:1407))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (883:883:883) (894:894:894))
        (PORT clk (2518:2518:2518) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2319:2319:2319) (2373:2373:2373))
        (PORT d[1] (3011:3011:3011) (3117:3117:3117))
        (PORT d[2] (2209:2209:2209) (2248:2248:2248))
        (PORT d[3] (1928:1928:1928) (1976:1976:1976))
        (PORT d[4] (2377:2377:2377) (2490:2490:2490))
        (PORT d[5] (2867:2867:2867) (2902:2902:2902))
        (PORT d[6] (2974:2974:2974) (3053:3053:3053))
        (PORT d[7] (2644:2644:2644) (2752:2752:2752))
        (PORT d[8] (2490:2490:2490) (2544:2544:2544))
        (PORT d[9] (1994:1994:1994) (2058:2058:2058))
        (PORT d[10] (1672:1672:1672) (1732:1732:1732))
        (PORT d[11] (2331:2331:2331) (2391:2391:2391))
        (PORT d[12] (1893:1893:1893) (1940:1940:1940))
        (PORT clk (2514:2514:2514) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2142:2142:2142) (2102:2102:2102))
        (PORT clk (2514:2514:2514) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2544:2544:2544))
        (PORT d[0] (2764:2764:2764) (2733:2733:2733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2230:2230:2230) (2256:2256:2256))
        (PORT d[1] (2588:2588:2588) (2646:2646:2646))
        (PORT d[2] (2133:2133:2133) (2161:2161:2161))
        (PORT d[3] (2221:2221:2221) (2249:2249:2249))
        (PORT d[4] (2677:2677:2677) (2758:2758:2758))
        (PORT d[5] (2269:2269:2269) (2333:2333:2333))
        (PORT d[6] (2312:2312:2312) (2361:2361:2361))
        (PORT d[7] (2278:2278:2278) (2347:2347:2347))
        (PORT d[8] (2887:2887:2887) (2937:2937:2937))
        (PORT d[9] (2223:2223:2223) (2268:2268:2268))
        (PORT d[10] (2509:2509:2509) (2562:2562:2562))
        (PORT d[11] (2851:2851:2851) (2849:2849:2849))
        (PORT d[12] (2207:2207:2207) (2254:2254:2254))
        (PORT clk (2472:2472:2472) (2462:2462:2462))
        (PORT stall (3253:3253:3253) (3250:3250:3250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2462:2462:2462))
        (PORT d[0] (1722:1722:1722) (1695:1695:1695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1227:1227:1227) (1236:1236:1236))
        (PORT clk (2506:2506:2506) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2282:2282:2282) (2333:2333:2333))
        (PORT d[1] (2542:2542:2542) (2589:2589:2589))
        (PORT d[2] (2202:2202:2202) (2252:2252:2252))
        (PORT d[3] (2195:2195:2195) (2228:2228:2228))
        (PORT d[4] (2448:2448:2448) (2565:2565:2565))
        (PORT d[5] (2618:2618:2618) (2643:2643:2643))
        (PORT d[6] (2617:2617:2617) (2701:2701:2701))
        (PORT d[7] (2045:2045:2045) (2170:2170:2170))
        (PORT d[8] (2537:2537:2537) (2594:2594:2594))
        (PORT d[9] (1637:1637:1637) (1706:1706:1706))
        (PORT d[10] (1656:1656:1656) (1716:1716:1716))
        (PORT d[11] (1915:1915:1915) (1961:1961:1961))
        (PORT d[12] (1916:1916:1916) (1966:1966:1966))
        (PORT clk (2502:2502:2502) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2190:2190:2190) (2171:2171:2171))
        (PORT clk (2502:2502:2502) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2525:2525:2525))
        (PORT d[0] (3042:3042:3042) (3009:3009:3009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1924:1924:1924) (1950:1950:1950))
        (PORT d[1] (2608:2608:2608) (2669:2669:2669))
        (PORT d[2] (2107:2107:2107) (2119:2119:2119))
        (PORT d[3] (2169:2169:2169) (2193:2193:2193))
        (PORT d[4] (2197:2197:2197) (2244:2244:2244))
        (PORT d[5] (2242:2242:2242) (2307:2307:2307))
        (PORT d[6] (2276:2276:2276) (2323:2323:2323))
        (PORT d[7] (2489:2489:2489) (2488:2488:2488))
        (PORT d[8] (2119:2119:2119) (2139:2139:2139))
        (PORT d[9] (2536:2536:2536) (2566:2566:2566))
        (PORT d[10] (2720:2720:2720) (2709:2709:2709))
        (PORT d[11] (2183:2183:2183) (2194:2194:2194))
        (PORT d[12] (2602:2602:2602) (2643:2643:2643))
        (PORT clk (2460:2460:2460) (2443:2443:2443))
        (PORT stall (3186:3186:3186) (3183:3183:3183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2443:2443:2443))
        (PORT d[0] (2052:2052:2052) (2026:2026:2026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2335:2335:2335) (2490:2490:2490))
        (PORT datab (2464:2464:2464) (2548:2548:2548))
        (PORT datac (1075:1075:1075) (1070:1070:1070))
        (PORT datad (1325:1325:1325) (1336:1336:1336))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1235:1235:1235) (1245:1245:1245))
        (PORT clk (2514:2514:2514) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1950:1950:1950) (2003:2003:2003))
        (PORT d[1] (2563:2563:2563) (2609:2609:2609))
        (PORT d[2] (1899:1899:1899) (1951:1951:1951))
        (PORT d[3] (1848:1848:1848) (1887:1887:1887))
        (PORT d[4] (2110:2110:2110) (2123:2123:2123))
        (PORT d[5] (2269:2269:2269) (2303:2303:2303))
        (PORT d[6] (2500:2500:2500) (2534:2534:2534))
        (PORT d[7] (2398:2398:2398) (2519:2519:2519))
        (PORT d[8] (2478:2478:2478) (2547:2547:2547))
        (PORT d[9] (1644:1644:1644) (1713:1713:1713))
        (PORT d[10] (1872:1872:1872) (1902:1902:1902))
        (PORT d[11] (2296:2296:2296) (2354:2354:2354))
        (PORT d[12] (2223:2223:2223) (2248:2248:2248))
        (PORT clk (2510:2510:2510) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2498:2498:2498) (2452:2452:2452))
        (PORT clk (2510:2510:2510) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2540:2540:2540))
        (PORT d[0] (3120:3120:3120) (3083:3083:3083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1886:1886:1886) (1911:1911:1911))
        (PORT d[1] (2189:2189:2189) (2189:2189:2189))
        (PORT d[2] (2092:2092:2092) (2113:2113:2113))
        (PORT d[3] (2171:2171:2171) (2191:2191:2191))
        (PORT d[4] (1737:1737:1737) (1768:1768:1768))
        (PORT d[5] (2247:2247:2247) (2308:2308:2308))
        (PORT d[6] (1924:1924:1924) (1974:1974:1974))
        (PORT d[7] (2487:2487:2487) (2488:2488:2488))
        (PORT d[8] (2747:2747:2747) (2744:2744:2744))
        (PORT d[9] (2552:2552:2552) (2595:2595:2595))
        (PORT d[10] (2560:2560:2560) (2584:2584:2584))
        (PORT d[11] (2333:2333:2333) (2325:2325:2325))
        (PORT d[12] (2577:2577:2577) (2616:2616:2616))
        (PORT clk (2468:2468:2468) (2458:2458:2458))
        (PORT stall (3215:3215:3215) (3204:3204:3204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2458:2458:2458))
        (PORT d[0] (1544:1544:1544) (1499:1499:1499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1823:1823:1823) (1818:1818:1818))
        (PORT clk (2520:2520:2520) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3023:3023:3023) (3118:3118:3118))
        (PORT d[1] (3037:3037:3037) (3166:3166:3166))
        (PORT d[2] (2304:2304:2304) (2398:2398:2398))
        (PORT d[3] (2612:2612:2612) (2698:2698:2698))
        (PORT d[4] (2712:2712:2712) (2840:2840:2840))
        (PORT d[5] (3073:3073:3073) (3182:3182:3182))
        (PORT d[6] (2729:2729:2729) (2856:2856:2856))
        (PORT d[7] (2437:2437:2437) (2579:2579:2579))
        (PORT d[8] (2336:2336:2336) (2465:2465:2465))
        (PORT d[9] (2384:2384:2384) (2525:2525:2525))
        (PORT d[10] (2060:2060:2060) (2164:2164:2164))
        (PORT d[11] (2701:2701:2701) (2790:2790:2790))
        (PORT d[12] (2330:2330:2330) (2417:2417:2417))
        (PORT clk (2516:2516:2516) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2327:2327:2327) (2334:2334:2334))
        (PORT clk (2516:2516:2516) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2546:2546:2546))
        (PORT d[0] (2949:2949:2949) (2965:2965:2965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2371:2371:2371) (2479:2479:2479))
        (PORT d[1] (2541:2541:2541) (2619:2619:2619))
        (PORT d[2] (2528:2528:2528) (2604:2604:2604))
        (PORT d[3] (2749:2749:2749) (2780:2780:2780))
        (PORT d[4] (2784:2784:2784) (2921:2921:2921))
        (PORT d[5] (2654:2654:2654) (2752:2752:2752))
        (PORT d[6] (2660:2660:2660) (2767:2767:2767))
        (PORT d[7] (2639:2639:2639) (2740:2740:2740))
        (PORT d[8] (2950:2950:2950) (3042:3042:3042))
        (PORT d[9] (2638:2638:2638) (2719:2719:2719))
        (PORT d[10] (2893:2893:2893) (2977:2977:2977))
        (PORT d[11] (2951:2951:2951) (3030:3030:3030))
        (PORT d[12] (2858:2858:2858) (2917:2917:2917))
        (PORT clk (2474:2474:2474) (2464:2464:2464))
        (PORT stall (3469:3469:3469) (3486:3486:3486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2464:2464:2464))
        (PORT d[0] (2078:2078:2078) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2332:2332:2332) (2487:2487:2487))
        (PORT datab (2462:2462:2462) (2545:2545:2545))
        (PORT datac (1365:1365:1365) (1356:1356:1356))
        (PORT datad (1813:1813:1813) (1838:1838:1838))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2401:2401:2401) (2468:2468:2468))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2402:2402:2402) (2469:2469:2469))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2212:2212:2212) (2276:2276:2276))
        (PORT datab (285:285:285) (368:368:368))
        (PORT datac (252:252:252) (331:331:331))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxRDM\|Mux13\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1961:1961:1961) (2063:2063:2063))
        (PORT datab (2699:2699:2699) (2621:2621:2621))
        (PORT datac (2034:2034:2034) (2087:2087:2087))
        (PORT datad (228:228:228) (250:250:250))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2628:2628:2628) (2685:2685:2685))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[2\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2144:2144:2144) (2231:2231:2231))
        (PORT datab (468:468:468) (526:526:526))
        (PORT datad (799:799:799) (823:823:823))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2150:2150:2150))
        (PORT asdata (1071:1071:1071) (1073:1073:1073))
        (PORT ena (1778:1778:1778) (1753:1753:1753))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1498:1498:1498) (1615:1615:1615))
        (PORT datab (1179:1179:1179) (1216:1216:1216))
        (PORT datad (1278:1278:1278) (1248:1248:1248))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a119\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1999:1999:1999) (2037:2037:2037))
        (PORT clk (2500:2500:2500) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a119\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3008:3008:3008) (3067:3067:3067))
        (PORT d[1] (3017:3017:3017) (3129:3129:3129))
        (PORT d[2] (3353:3353:3353) (3499:3499:3499))
        (PORT d[3] (2557:2557:2557) (2640:2640:2640))
        (PORT d[4] (2595:2595:2595) (2674:2674:2674))
        (PORT d[5] (4157:4157:4157) (4328:4328:4328))
        (PORT d[6] (3236:3236:3236) (3308:3308:3308))
        (PORT d[7] (3083:3083:3083) (3258:3258:3258))
        (PORT d[8] (2477:2477:2477) (2640:2640:2640))
        (PORT d[9] (2718:2718:2718) (2859:2859:2859))
        (PORT d[10] (2511:2511:2511) (2596:2596:2596))
        (PORT d[11] (2626:2626:2626) (2698:2698:2698))
        (PORT d[12] (2612:2612:2612) (2721:2721:2721))
        (PORT clk (2496:2496:2496) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a119\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2884:2884:2884) (2909:2909:2909))
        (PORT clk (2496:2496:2496) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a119\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a119\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3718:3718:3718) (3736:3736:3736))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a119\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a119\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a119\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a119\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5348:5348:5348) (5370:5370:5370))
        (PORT d[1] (3449:3449:3449) (3607:3607:3607))
        (PORT d[2] (3516:3516:3516) (3723:3723:3723))
        (PORT d[3] (6363:6363:6363) (6328:6328:6328))
        (PORT d[4] (5953:5953:5953) (5998:5998:5998))
        (PORT d[5] (3450:3450:3450) (3649:3649:3649))
        (PORT d[6] (3103:3103:3103) (3323:3323:3323))
        (PORT d[7] (3687:3687:3687) (3852:3852:3852))
        (PORT d[8] (4934:4934:4934) (5182:5182:5182))
        (PORT d[9] (5380:5380:5380) (5489:5489:5489))
        (PORT d[10] (5423:5423:5423) (5745:5745:5745))
        (PORT d[11] (3172:3172:3172) (3400:3400:3400))
        (PORT d[12] (4242:4242:4242) (4347:4347:4347))
        (PORT clk (2498:2498:2498) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a119\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a119\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a119\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a119\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a103\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1658:1658:1658) (1709:1709:1709))
        (PORT clk (2479:2479:2479) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a103\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2882:2882:2882) (2933:2933:2933))
        (PORT d[1] (2655:2655:2655) (2744:2744:2744))
        (PORT d[2] (3125:3125:3125) (3296:3296:3296))
        (PORT d[3] (2535:2535:2535) (2594:2594:2594))
        (PORT d[4] (2604:2604:2604) (2702:2702:2702))
        (PORT d[5] (4178:4178:4178) (4365:4365:4365))
        (PORT d[6] (2301:2301:2301) (2384:2384:2384))
        (PORT d[7] (2363:2363:2363) (2437:2437:2437))
        (PORT d[8] (2110:2110:2110) (2240:2240:2240))
        (PORT d[9] (2118:2118:2118) (2239:2239:2239))
        (PORT d[10] (2188:2188:2188) (2254:2254:2254))
        (PORT d[11] (2252:2252:2252) (2329:2329:2329))
        (PORT d[12] (2252:2252:2252) (2327:2327:2327))
        (PORT clk (2475:2475:2475) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a103\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2598:2598:2598) (2576:2576:2576))
        (PORT clk (2475:2475:2475) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a103\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2503:2503:2503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a103\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3697:3697:3697) (3721:3721:3721))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a103\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a103\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a103\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a103\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2960:2960:2960) (3110:3110:3110))
        (PORT d[1] (3436:3436:3436) (3591:3591:3591))
        (PORT d[2] (2827:2827:2827) (3013:3013:3013))
        (PORT d[3] (5988:5988:5988) (5953:5953:5953))
        (PORT d[4] (4596:4596:4596) (4718:4718:4718))
        (PORT d[5] (3215:3215:3215) (3395:3395:3395))
        (PORT d[6] (3039:3039:3039) (3209:3209:3209))
        (PORT d[7] (4061:4061:4061) (4210:4210:4210))
        (PORT d[8] (4885:4885:4885) (5093:5093:5093))
        (PORT d[9] (3107:3107:3107) (3309:3309:3309))
        (PORT d[10] (4598:4598:4598) (4853:4853:4853))
        (PORT d[11] (3883:3883:3883) (4102:4102:4102))
        (PORT d[12] (6087:6087:6087) (6106:6106:6106))
        (PORT clk (2477:2477:2477) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a103\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2501:2501:2501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a103\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a103\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a103\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[7\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2838:2838:2838) (2968:2968:2968))
        (PORT datab (2839:2839:2839) (2971:2971:2971))
        (PORT datac (1039:1039:1039) (1041:1041:1041))
        (PORT datad (1071:1071:1071) (1063:1063:1063))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a87\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1602:1602:1602) (1649:1649:1649))
        (PORT clk (2500:2500:2500) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2930:2930:2930) (2987:2987:2987))
        (PORT d[1] (3078:3078:3078) (3182:3182:3182))
        (PORT d[2] (3362:3362:3362) (3510:3510:3510))
        (PORT d[3] (2243:2243:2243) (2323:2323:2323))
        (PORT d[4] (2272:2272:2272) (2376:2376:2376))
        (PORT d[5] (3773:3773:3773) (3938:3938:3938))
        (PORT d[6] (2591:2591:2591) (2666:2666:2666))
        (PORT d[7] (3462:3462:3462) (3633:3633:3633))
        (PORT d[8] (2123:2123:2123) (2243:2243:2243))
        (PORT d[9] (2411:2411:2411) (2561:2561:2561))
        (PORT d[10] (2584:2584:2584) (2652:2652:2652))
        (PORT d[11] (2252:2252:2252) (2329:2329:2329))
        (PORT d[12] (2554:2554:2554) (2621:2621:2621))
        (PORT clk (2496:2496:2496) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a87\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2722:2722:2722) (2791:2791:2791))
        (PORT clk (2496:2496:2496) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a87\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a87\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3718:3718:3718) (3742:3742:3742))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a87\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a87\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a87\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5667:5667:5667) (5660:5660:5660))
        (PORT d[1] (3818:3818:3818) (3973:3973:3973))
        (PORT d[2] (3112:3112:3112) (3324:3324:3324))
        (PORT d[3] (6305:6305:6305) (6263:6263:6263))
        (PORT d[4] (4931:4931:4931) (5044:5044:5044))
        (PORT d[5] (3781:3781:3781) (3972:3972:3972))
        (PORT d[6] (3346:3346:3346) (3529:3529:3529))
        (PORT d[7] (3733:3733:3733) (3891:3891:3891))
        (PORT d[8] (5258:5258:5258) (5503:5503:5503))
        (PORT d[9] (3412:3412:3412) (3593:3593:3593))
        (PORT d[10] (4666:4666:4666) (4925:4925:4925))
        (PORT d[11] (3555:3555:3555) (3782:3782:3782))
        (PORT d[12] (3870:3870:3870) (3981:3981:3981))
        (PORT clk (2498:2498:2498) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a87\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a87\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a87\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a87\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a71\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2066:2066:2066) (2154:2154:2154))
        (PORT clk (2480:2480:2480) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2763:2763:2763) (2881:2881:2881))
        (PORT d[1] (2717:2717:2717) (2853:2853:2853))
        (PORT d[2] (3002:3002:3002) (3119:3119:3119))
        (PORT d[3] (2944:2944:2944) (3031:3031:3031))
        (PORT d[4] (2593:2593:2593) (2695:2695:2695))
        (PORT d[5] (2668:2668:2668) (2761:2761:2761))
        (PORT d[6] (3013:3013:3013) (3117:3117:3117))
        (PORT d[7] (2372:2372:2372) (2511:2511:2511))
        (PORT d[8] (2413:2413:2413) (2549:2549:2549))
        (PORT d[9] (2415:2415:2415) (2560:2560:2560))
        (PORT d[10] (2572:2572:2572) (2672:2672:2672))
        (PORT d[11] (2660:2660:2660) (2767:2767:2767))
        (PORT d[12] (2608:2608:2608) (2713:2713:2713))
        (PORT clk (2476:2476:2476) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a71\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2627:2627:2627) (2668:2668:2668))
        (PORT clk (2476:2476:2476) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a71\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a71\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3698:3698:3698) (3722:3722:3722))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a71\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a71\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a71\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6383:6383:6383) (6414:6414:6414))
        (PORT d[1] (3808:3808:3808) (3979:3979:3979))
        (PORT d[2] (3215:3215:3215) (3435:3435:3435))
        (PORT d[3] (6643:6643:6643) (6610:6610:6610))
        (PORT d[4] (5912:5912:5912) (5973:5973:5973))
        (PORT d[5] (3544:3544:3544) (3792:3792:3792))
        (PORT d[6] (3439:3439:3439) (3671:3671:3671))
        (PORT d[7] (4450:4450:4450) (4646:4646:4646))
        (PORT d[8] (5278:5278:5278) (5543:5543:5543))
        (PORT d[9] (5163:5163:5163) (5277:5277:5277))
        (PORT d[10] (5698:5698:5698) (5994:5994:5994))
        (PORT d[11] (3274:3274:3274) (3494:3494:3494))
        (PORT d[12] (6237:6237:6237) (6306:6306:6306))
        (PORT clk (2478:2478:2478) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a71\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2502:2502:2502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a71\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a71\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a71\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[7\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2833:2833:2833) (2963:2963:2963))
        (PORT datab (2843:2843:2843) (2975:2975:2975))
        (PORT datac (763:763:763) (764:764:764))
        (PORT datad (1695:1695:1695) (1709:1709:1709))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1649:1649:1649) (1699:1699:1699))
        (PORT clk (2475:2475:2475) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2527:2527:2527) (2586:2586:2586))
        (PORT d[1] (2344:2344:2344) (2450:2450:2450))
        (PORT d[2] (3131:3131:3131) (3302:3302:3302))
        (PORT d[3] (2566:2566:2566) (2618:2618:2618))
        (PORT d[4] (2237:2237:2237) (2325:2325:2325))
        (PORT d[5] (3794:3794:3794) (3962:3962:3962))
        (PORT d[6] (2269:2269:2269) (2361:2361:2361))
        (PORT d[7] (2915:2915:2915) (2955:2955:2955))
        (PORT d[8] (2396:2396:2396) (2510:2510:2510))
        (PORT d[9] (2328:2328:2328) (2438:2438:2438))
        (PORT d[10] (2207:2207:2207) (2281:2281:2281))
        (PORT d[11] (2270:2270:2270) (2348:2348:2348))
        (PORT d[12] (2118:2118:2118) (2186:2186:2186))
        (PORT clk (2471:2471:2471) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2475:2475:2475) (2453:2453:2453))
        (PORT clk (2471:2471:2471) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2491:2491:2491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3693:3693:3693) (3709:3709:3709))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2492:2492:2492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5386:5386:5386) (5409:5409:5409))
        (PORT d[1] (3389:3389:3389) (3532:3532:3532))
        (PORT d[2] (3458:3458:3458) (3667:3667:3667))
        (PORT d[3] (6003:6003:6003) (5968:5968:5968))
        (PORT d[4] (4554:4554:4554) (4674:4674:4674))
        (PORT d[5] (3205:3205:3205) (3386:3386:3386))
        (PORT d[6] (3373:3373:3373) (3545:3545:3545))
        (PORT d[7] (3684:3684:3684) (3846:3846:3846))
        (PORT d[8] (4559:4559:4559) (4779:4779:4779))
        (PORT d[9] (3676:3676:3676) (3854:3854:3854))
        (PORT d[10] (4631:4631:4631) (4885:4885:4885))
        (PORT d[11] (3535:3535:3535) (3762:3762:3762))
        (PORT d[12] (3818:3818:3818) (3925:3925:3925))
        (PORT clk (2473:2473:2473) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1650:1650:1650) (1701:1701:1701))
        (PORT clk (2498:2498:2498) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2656:2656:2656) (2721:2721:2721))
        (PORT d[1] (2723:2723:2723) (2844:2844:2844))
        (PORT d[2] (3056:3056:3056) (3217:3217:3217))
        (PORT d[3] (2570:2570:2570) (2633:2633:2633))
        (PORT d[4] (2619:2619:2619) (2698:2698:2698))
        (PORT d[5] (4215:4215:4215) (4386:4386:4386))
        (PORT d[6] (2607:2607:2607) (2693:2693:2693))
        (PORT d[7] (3129:3129:3129) (3310:3310:3310))
        (PORT d[8] (2469:2469:2469) (2613:2613:2613))
        (PORT d[9] (2697:2697:2697) (2837:2837:2837))
        (PORT d[10] (2580:2580:2580) (2651:2651:2651))
        (PORT d[11] (2619:2619:2619) (2690:2690:2690))
        (PORT d[12] (2631:2631:2631) (2741:2741:2741))
        (PORT clk (2494:2494:2494) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3004:3004:3004) (3045:3045:3045))
        (PORT clk (2494:2494:2494) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3716:3716:3716) (3734:3734:3734))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5364:5364:5364) (5384:5384:5384))
        (PORT d[1] (3772:3772:3772) (3924:3924:3924))
        (PORT d[2] (3502:3502:3502) (3710:3710:3710))
        (PORT d[3] (6394:6394:6394) (6349:6349:6349))
        (PORT d[4] (5901:5901:5901) (5946:5946:5946))
        (PORT d[5] (3457:3457:3457) (3657:3657:3657))
        (PORT d[6] (3154:3154:3154) (3370:3370:3370))
        (PORT d[7] (3679:3679:3679) (3844:3844:3844))
        (PORT d[8] (4909:4909:4909) (5156:5156:5156))
        (PORT d[9] (5191:5191:5191) (5329:5329:5329))
        (PORT d[10] (5394:5394:5394) (5713:5713:5713))
        (PORT d[11] (2902:2902:2902) (3144:3144:3144))
        (PORT d[12] (3846:3846:3846) (3957:3957:3957))
        (PORT clk (2496:2496:2496) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[7\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2838:2838:2838) (2969:2969:2969))
        (PORT datab (2839:2839:2839) (2970:2970:2970))
        (PORT datac (1021:1021:1021) (1013:1013:1013))
        (PORT datad (1088:1088:1088) (1075:1075:1075))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2061:2061:2061) (2145:2145:2145))
        (PORT clk (2501:2501:2501) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2728:2728:2728) (2852:2852:2852))
        (PORT d[1] (2780:2780:2780) (2919:2919:2919))
        (PORT d[2] (3060:3060:3060) (3211:3211:3211))
        (PORT d[3] (2661:2661:2661) (2758:2758:2758))
        (PORT d[4] (2612:2612:2612) (2726:2726:2726))
        (PORT d[5] (2276:2276:2276) (2378:2378:2378))
        (PORT d[6] (2704:2704:2704) (2829:2829:2829))
        (PORT d[7] (2690:2690:2690) (2815:2815:2815))
        (PORT d[8] (2745:2745:2745) (2871:2871:2871))
        (PORT d[9] (2816:2816:2816) (2947:2947:2947))
        (PORT d[10] (2636:2636:2636) (2742:2742:2742))
        (PORT d[11] (2707:2707:2707) (2839:2839:2839))
        (PORT d[12] (2622:2622:2622) (2730:2730:2730))
        (PORT clk (2497:2497:2497) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a39\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2933:2933:2933) (2981:2981:2981))
        (PORT clk (2497:2497:2497) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3719:3719:3719) (3744:3744:3744))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a39\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6022:6022:6022) (6066:6066:6066))
        (PORT d[1] (3858:3858:3858) (4029:4029:4029))
        (PORT d[2] (3240:3240:3240) (3497:3497:3497))
        (PORT d[3] (6317:6317:6317) (6304:6304:6304))
        (PORT d[4] (6249:6249:6249) (6304:6304:6304))
        (PORT d[5] (3225:3225:3225) (3483:3483:3483))
        (PORT d[6] (3767:3767:3767) (3990:3990:3990))
        (PORT d[7] (4122:4122:4122) (4324:4324:4324))
        (PORT d[8] (4919:4919:4919) (5190:5190:5190))
        (PORT d[9] (5176:5176:5176) (5296:5296:5296))
        (PORT d[10] (5337:5337:5337) (5641:5641:5641))
        (PORT d[11] (3639:3639:3639) (3934:3934:3934))
        (PORT d[12] (6153:6153:6153) (6218:6218:6218))
        (PORT clk (2499:2499:2499) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1642:1642:1642) (1691:1691:1691))
        (PORT clk (2493:2493:2493) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2956:2956:2956) (3011:3011:3011))
        (PORT d[1] (3087:3087:3087) (3205:3205:3205))
        (PORT d[2] (3382:3382:3382) (3531:3531:3531))
        (PORT d[3] (2564:2564:2564) (2630:2630:2630))
        (PORT d[4] (2560:2560:2560) (2639:2639:2639))
        (PORT d[5] (3742:3742:3742) (3899:3899:3899))
        (PORT d[6] (2913:2913:2913) (2983:2983:2983))
        (PORT d[7] (3433:3433:3433) (3614:3614:3614))
        (PORT d[8] (2485:2485:2485) (2630:2630:2630))
        (PORT d[9] (2708:2708:2708) (2837:2837:2837))
        (PORT d[10] (2601:2601:2601) (2671:2671:2671))
        (PORT d[11] (2259:2259:2259) (2337:2337:2337))
        (PORT d[12] (2270:2270:2270) (2349:2349:2349))
        (PORT clk (2489:2489:2489) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2599:2599:2599) (2636:2636:2636))
        (PORT clk (2489:2489:2489) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2511:2511:2511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3711:3711:3711) (3729:3729:3729))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2512:2512:2512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a55\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5294:5294:5294) (5304:5304:5304))
        (PORT d[1] (3430:3430:3430) (3584:3584:3584))
        (PORT d[2] (3509:3509:3509) (3717:3717:3717))
        (PORT d[3] (5996:5996:5996) (5968:5968:5968))
        (PORT d[4] (5889:5889:5889) (5947:5947:5947))
        (PORT d[5] (3788:3788:3788) (3979:3979:3979))
        (PORT d[6] (3114:3114:3114) (3326:3326:3326))
        (PORT d[7] (3683:3683:3683) (3843:3843:3843))
        (PORT d[8] (5251:5251:5251) (5495:5495:5495))
        (PORT d[9] (5193:5193:5193) (5330:5330:5330))
        (PORT d[10] (4985:4985:4985) (5230:5230:5230))
        (PORT d[11] (3543:3543:3543) (3770:3770:3770))
        (PORT d[12] (3553:3553:3553) (3674:3674:3674))
        (PORT clk (2491:2491:2491) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[7\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2838:2838:2838) (2968:2968:2968))
        (PORT datab (2839:2839:2839) (2971:2971:2971))
        (PORT datac (1674:1674:1674) (1693:1693:1693))
        (PORT datad (1071:1071:1071) (1062:1062:1062))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[7\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3718:3718:3718) (3928:3928:3928))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[7\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3720:3720:3720) (3931:3931:3931))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (799:799:799) (796:796:796))
        (PORT clk (2479:2479:2479) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5395:5395:5395) (5405:5405:5405))
        (PORT d[1] (3795:3795:3795) (3945:3945:3945))
        (PORT d[2] (3425:3425:3425) (3633:3633:3633))
        (PORT d[3] (5917:5917:5917) (5868:5868:5868))
        (PORT d[4] (4905:4905:4905) (5006:5006:5006))
        (PORT d[5] (3168:3168:3168) (3337:3337:3337))
        (PORT d[6] (3085:3085:3085) (3295:3295:3295))
        (PORT d[7] (4007:4007:4007) (4159:4159:4159))
        (PORT d[8] (4560:4560:4560) (4779:4779:4779))
        (PORT d[9] (3404:3404:3404) (3585:3585:3585))
        (PORT d[10] (4629:4629:4629) (4884:4884:4884))
        (PORT d[11] (2905:2905:2905) (3139:3139:3139))
        (PORT d[12] (6097:6097:6097) (6117:6117:6117))
        (PORT clk (2475:2475:2475) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a39\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2936:2936:2936) (2995:2995:2995))
        (PORT clk (2475:2475:2475) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2497:2497:2497))
        (PORT d[0] (3890:3890:3890) (3944:3944:3944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1494:1494:1494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1495:1495:1495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1495:1495:1495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1495:1495:1495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1420:1420:1420) (1449:1449:1449))
        (PORT clk (2517:2517:2517) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3596:3596:3596) (3758:3758:3758))
        (PORT d[1] (4186:4186:4186) (4361:4361:4361))
        (PORT d[2] (2357:2357:2357) (2523:2523:2523))
        (PORT d[3] (4386:4386:4386) (4360:4360:4360))
        (PORT d[4] (5037:5037:5037) (5058:5058:5058))
        (PORT d[5] (3300:3300:3300) (3564:3564:3564))
        (PORT d[6] (3491:3491:3491) (3600:3600:3600))
        (PORT d[7] (3730:3730:3730) (3939:3939:3939))
        (PORT d[8] (4956:4956:4956) (5258:5258:5258))
        (PORT d[9] (3267:3267:3267) (3417:3417:3417))
        (PORT d[10] (4404:4404:4404) (4387:4387:4387))
        (PORT d[11] (2844:2844:2844) (3081:3081:3081))
        (PORT d[12] (6410:6410:6410) (6460:6460:6460))
        (PORT clk (2513:2513:2513) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2911:2911:2911) (2894:2894:2894))
        (PORT clk (2513:2513:2513) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (PORT d[0] (3430:3430:3430) (3400:3400:3400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[7\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2910:2910:2910) (2950:2950:2950))
        (PORT datab (3020:3020:3020) (3231:3231:3231))
        (PORT datac (1694:1694:1694) (1704:1704:1704))
        (PORT datad (1314:1314:1314) (1275:1275:1275))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1727:1727:1727) (1748:1748:1748))
        (PORT clk (2524:2524:2524) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5171:5171:5171) (5106:5106:5106))
        (PORT d[1] (3943:3943:3943) (4145:4145:4145))
        (PORT d[2] (2469:2469:2469) (2638:2638:2638))
        (PORT d[3] (5459:5459:5459) (5420:5420:5420))
        (PORT d[4] (6102:6102:6102) (6212:6212:6212))
        (PORT d[5] (3309:3309:3309) (3574:3574:3574))
        (PORT d[6] (3459:3459:3459) (3556:3556:3556))
        (PORT d[7] (4082:4082:4082) (4288:4288:4288))
        (PORT d[8] (5037:5037:5037) (5328:5328:5328))
        (PORT d[9] (4188:4188:4188) (4300:4300:4300))
        (PORT d[10] (5128:5128:5128) (5109:5109:5109))
        (PORT d[11] (2894:2894:2894) (3136:3136:3136))
        (PORT d[12] (6015:6015:6015) (6060:6060:6060))
        (PORT clk (2520:2520:2520) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2694:2694:2694) (2674:2674:2674))
        (PORT clk (2520:2520:2520) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2543:2543:2543))
        (PORT d[0] (3389:3389:3389) (3372:3372:3372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1541:1541:1541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1541:1541:1541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (840:840:840) (840:840:840))
        (PORT clk (2485:2485:2485) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5375:5375:5375) (5397:5397:5397))
        (PORT d[1] (3457:3457:3457) (3617:3617:3617))
        (PORT d[2] (3439:3439:3439) (3646:3646:3646))
        (PORT d[3] (6288:6288:6288) (6252:6252:6252))
        (PORT d[4] (4588:4588:4588) (4710:4710:4710))
        (PORT d[5] (3785:3785:3785) (3978:3978:3978))
        (PORT d[6] (3064:3064:3064) (3273:3273:3273))
        (PORT d[7] (3369:3369:3369) (3541:3541:3541))
        (PORT d[8] (5289:5289:5289) (5538:5538:5538))
        (PORT d[9] (3443:3443:3443) (3626:3626:3626))
        (PORT d[10] (4657:4657:4657) (4917:4917:4917))
        (PORT d[11] (3528:3528:3528) (3755:3755:3755))
        (PORT d[12] (5735:5735:5735) (5759:5759:5759))
        (PORT clk (2481:2481:2481) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2573:2573:2573) (2626:2626:2626))
        (PORT clk (2481:2481:2481) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2500:2500:2500))
        (PORT d[0] (3281:3281:3281) (3345:3345:3345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[7\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2911:2911:2911) (2952:2952:2952))
        (PORT datab (3016:3016:3016) (3225:3225:3225))
        (PORT datac (1665:1665:1665) (1667:1667:1667))
        (PORT datad (1518:1518:1518) (1550:1550:1550))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (291:291:291))
        (PORT datab (1944:1944:1944) (1886:1886:1886))
        (PORT datac (274:274:274) (354:354:354))
        (PORT datad (211:211:211) (237:237:237))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[47\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2110:2110:2110))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[48\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2111:2111:2111))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1214:1214:1214) (1202:1202:1202))
        (PORT clk (2496:2496:2496) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2640:2640:2640) (2680:2680:2680))
        (PORT d[1] (2653:2653:2653) (2757:2757:2757))
        (PORT d[2] (2914:2914:2914) (3003:3003:3003))
        (PORT d[3] (2515:2515:2515) (2531:2531:2531))
        (PORT d[4] (2160:2160:2160) (2192:2192:2192))
        (PORT d[5] (3001:3001:3001) (2949:2949:2949))
        (PORT d[6] (2793:2793:2793) (2732:2732:2732))
        (PORT d[7] (2004:2004:2004) (2129:2129:2129))
        (PORT d[8] (1880:1880:1880) (1895:1895:1895))
        (PORT d[9] (2058:2058:2058) (2172:2172:2172))
        (PORT d[10] (2132:2132:2132) (2146:2146:2146))
        (PORT d[11] (2297:2297:2297) (2393:2393:2393))
        (PORT d[12] (2339:2339:2339) (2342:2342:2342))
        (PORT clk (2492:2492:2492) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2522:2522:2522) (2508:2508:2508))
        (PORT clk (2492:2492:2492) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2520:2520:2520))
        (PORT d[0] (3144:3144:3144) (3139:3139:3139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2340:2340:2340) (2460:2460:2460))
        (PORT d[1] (1939:1939:1939) (2020:2020:2020))
        (PORT d[2] (2712:2712:2712) (2653:2653:2653))
        (PORT d[3] (2029:2029:2029) (2008:2008:2008))
        (PORT d[4] (2552:2552:2552) (2576:2576:2576))
        (PORT d[5] (2742:2742:2742) (2678:2678:2678))
        (PORT d[6] (1903:1903:1903) (1978:1978:1978))
        (PORT d[7] (2642:2642:2642) (2584:2584:2584))
        (PORT d[8] (2082:2082:2082) (2086:2086:2086))
        (PORT d[9] (2428:2428:2428) (2434:2434:2434))
        (PORT d[10] (2065:2065:2065) (2074:2074:2074))
        (PORT d[11] (2326:2326:2326) (2460:2460:2460))
        (PORT d[12] (2854:2854:2854) (2849:2849:2849))
        (PORT clk (2450:2450:2450) (2438:2438:2438))
        (PORT stall (3521:3521:3521) (3525:3525:3525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2438:2438:2438))
        (PORT d[0] (1596:1596:1596) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1144:1144:1144) (1137:1137:1137))
        (PORT clk (2501:2501:2501) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2252:2252:2252) (2294:2294:2294))
        (PORT d[1] (3009:3009:3009) (3129:3129:3129))
        (PORT d[2] (3270:3270:3270) (3374:3374:3374))
        (PORT d[3] (2449:2449:2449) (2450:2450:2450))
        (PORT d[4] (2451:2451:2451) (2474:2474:2474))
        (PORT d[5] (3286:3286:3286) (3230:3230:3230))
        (PORT d[6] (2913:2913:2913) (2993:2993:2993))
        (PORT d[7] (2026:2026:2026) (2150:2150:2150))
        (PORT d[8] (2402:2402:2402) (2539:2539:2539))
        (PORT d[9] (2375:2375:2375) (2517:2517:2517))
        (PORT d[10] (2533:2533:2533) (2581:2581:2581))
        (PORT d[11] (2317:2317:2317) (2414:2414:2414))
        (PORT d[12] (2380:2380:2380) (2387:2387:2387))
        (PORT clk (2497:2497:2497) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2367:2367:2367) (2318:2318:2318))
        (PORT clk (2497:2497:2497) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2517:2517:2517))
        (PORT d[0] (2989:2989:2989) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2703:2703:2703) (2802:2802:2802))
        (PORT d[1] (2268:2268:2268) (2340:2340:2340))
        (PORT d[2] (2415:2415:2415) (2395:2395:2395))
        (PORT d[3] (2378:2378:2378) (2391:2391:2391))
        (PORT d[4] (2184:2184:2184) (2202:2202:2202))
        (PORT d[5] (3060:3060:3060) (3000:3000:3000))
        (PORT d[6] (1925:1925:1925) (2001:2001:2001))
        (PORT d[7] (2751:2751:2751) (2698:2698:2698))
        (PORT d[8] (2401:2401:2401) (2393:2393:2393))
        (PORT d[9] (2469:2469:2469) (2484:2484:2484))
        (PORT d[10] (2356:2356:2356) (2351:2351:2351))
        (PORT d[11] (2692:2692:2692) (2818:2818:2818))
        (PORT d[12] (2467:2467:2467) (2463:2463:2463))
        (PORT clk (2455:2455:2455) (2435:2435:2435))
        (PORT stall (3231:3231:3231) (3223:3223:3223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2435:2435:2435))
        (PORT d[0] (2029:2029:2029) (2037:2037:2037))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2314:2314:2314) (2498:2498:2498))
        (PORT datab (2295:2295:2295) (2299:2299:2299))
        (PORT datac (1004:1004:1004) (991:991:991))
        (PORT datad (1030:1030:1030) (1012:1012:1012))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1659:1659:1659) (1710:1710:1710))
        (PORT clk (2462:2462:2462) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2841:2841:2841) (2889:2889:2889))
        (PORT d[1] (2332:2332:2332) (2428:2428:2428))
        (PORT d[2] (3012:3012:3012) (3129:3129:3129))
        (PORT d[3] (2237:2237:2237) (2311:2311:2311))
        (PORT d[4] (2253:2253:2253) (2337:2337:2337))
        (PORT d[5] (4184:4184:4184) (4350:4350:4350))
        (PORT d[6] (2615:2615:2615) (2688:2688:2688))
        (PORT d[7] (2556:2556:2556) (2602:2602:2602))
        (PORT d[8] (2429:2429:2429) (2550:2550:2550))
        (PORT d[9] (2358:2358:2358) (2466:2466:2466))
        (PORT d[10] (2254:2254:2254) (2330:2330:2330))
        (PORT d[11] (2285:2285:2285) (2363:2363:2363))
        (PORT d[12] (2453:2453:2453) (2500:2500:2500))
        (PORT clk (2458:2458:2458) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2620:2620:2620) (2607:2607:2607))
        (PORT clk (2458:2458:2458) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2480:2480:2480))
        (PORT d[0] (3242:3242:3242) (3238:3238:3238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2481:2481:2481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2227:2227:2227) (2278:2278:2278))
        (PORT d[1] (2197:2197:2197) (2249:2249:2249))
        (PORT d[2] (2815:2815:2815) (2854:2854:2854))
        (PORT d[3] (2765:2765:2765) (2791:2791:2791))
        (PORT d[4] (2480:2480:2480) (2526:2526:2526))
        (PORT d[5] (2734:2734:2734) (2732:2732:2732))
        (PORT d[6] (2526:2526:2526) (2594:2594:2594))
        (PORT d[7] (2812:2812:2812) (2793:2793:2793))
        (PORT d[8] (2485:2485:2485) (2525:2525:2525))
        (PORT d[9] (2557:2557:2557) (2622:2622:2622))
        (PORT d[10] (2906:2906:2906) (2959:2959:2959))
        (PORT d[11] (2692:2692:2692) (2857:2857:2857))
        (PORT d[12] (2554:2554:2554) (2634:2634:2634))
        (PORT clk (2416:2416:2416) (2398:2398:2398))
        (PORT stall (2950:2950:2950) (2929:2929:2929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2398:2398:2398))
        (PORT d[0] (2065:2065:2065) (2064:2064:2064))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1761:1761:1761) (1781:1781:1781))
        (PORT clk (2476:2476:2476) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3132:3132:3132) (3293:3293:3293))
        (PORT d[1] (2911:2911:2911) (3017:3017:3017))
        (PORT d[2] (2993:2993:2993) (3109:3109:3109))
        (PORT d[3] (2101:2101:2101) (2218:2218:2218))
        (PORT d[4] (2566:2566:2566) (2647:2647:2647))
        (PORT d[5] (3340:3340:3340) (3466:3466:3466))
        (PORT d[6] (2648:2648:2648) (2732:2732:2732))
        (PORT d[7] (2663:2663:2663) (2732:2732:2732))
        (PORT d[8] (2711:2711:2711) (2802:2802:2802))
        (PORT d[9] (2651:2651:2651) (2724:2724:2724))
        (PORT d[10] (2600:2600:2600) (2701:2701:2701))
        (PORT d[11] (2479:2479:2479) (2543:2543:2543))
        (PORT d[12] (2607:2607:2607) (2705:2705:2705))
        (PORT clk (2472:2472:2472) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2701:2701:2701) (2699:2699:2699))
        (PORT clk (2472:2472:2472) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2492:2492:2492))
        (PORT d[0] (3323:3323:3323) (3330:3330:3330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2493:2493:2493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2996:2996:2996) (3064:3064:3064))
        (PORT d[1] (2972:2972:2972) (3008:3008:3008))
        (PORT d[2] (2823:2823:2823) (2924:2924:2924))
        (PORT d[3] (1983:1983:1983) (2083:2083:2083))
        (PORT d[4] (2856:2856:2856) (2964:2964:2964))
        (PORT d[5] (2696:2696:2696) (2769:2769:2769))
        (PORT d[6] (2473:2473:2473) (2526:2526:2526))
        (PORT d[7] (2586:2586:2586) (2706:2706:2706))
        (PORT d[8] (2574:2574:2574) (2606:2606:2606))
        (PORT d[9] (2619:2619:2619) (2741:2741:2741))
        (PORT d[10] (2768:2768:2768) (2820:2820:2820))
        (PORT d[11] (2341:2341:2341) (2431:2431:2431))
        (PORT d[12] (2650:2650:2650) (2784:2784:2784))
        (PORT clk (2430:2430:2430) (2410:2410:2410))
        (PORT stall (4083:4083:4083) (4085:4085:4085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2410:2410:2410))
        (PORT d[0] (2171:2171:2171) (2202:2202:2202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2411:2411:2411))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2411:2411:2411))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2411:2411:2411))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2310:2310:2310) (2493:2493:2493))
        (PORT datab (2296:2296:2296) (2300:2300:2300))
        (PORT datac (1378:1378:1378) (1393:1393:1393))
        (PORT datad (1864:1864:1864) (1845:1845:1845))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2246:2246:2246) (2270:2270:2270))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2218:2218:2218) (2235:2235:2235))
        (PORT clk (2480:2480:2480) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3148:3148:3148) (3318:3318:3318))
        (PORT d[1] (2930:2930:2930) (3030:3030:3030))
        (PORT d[2] (3033:3033:3033) (3151:3151:3151))
        (PORT d[3] (2101:2101:2101) (2212:2212:2212))
        (PORT d[4] (2655:2655:2655) (2800:2800:2800))
        (PORT d[5] (3593:3593:3593) (3659:3659:3659))
        (PORT d[6] (2629:2629:2629) (2712:2712:2712))
        (PORT d[7] (2610:2610:2610) (2674:2674:2674))
        (PORT d[8] (2402:2402:2402) (2540:2540:2540))
        (PORT d[9] (2719:2719:2719) (2797:2797:2797))
        (PORT d[10] (2593:2593:2593) (2694:2694:2694))
        (PORT d[11] (2544:2544:2544) (2635:2635:2635))
        (PORT d[12] (2607:2607:2607) (2705:2705:2705))
        (PORT clk (2476:2476:2476) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2974:2974:2974) (2996:2996:2996))
        (PORT clk (2476:2476:2476) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2496:2496:2496))
        (PORT d[0] (3596:3596:3596) (3627:3627:3627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2497:2497:2497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2998:2998:2998) (3066:3066:3066))
        (PORT d[1] (3021:3021:3021) (3140:3140:3140))
        (PORT d[2] (2852:2852:2852) (2954:2954:2954))
        (PORT d[3] (1983:1983:1983) (2084:2084:2084))
        (PORT d[4] (2833:2833:2833) (2943:2943:2943))
        (PORT d[5] (2687:2687:2687) (2768:2768:2768))
        (PORT d[6] (2473:2473:2473) (2527:2527:2527))
        (PORT d[7] (2581:2581:2581) (2707:2707:2707))
        (PORT d[8] (2520:2520:2520) (2552:2552:2552))
        (PORT d[9] (2304:2304:2304) (2438:2438:2438))
        (PORT d[10] (2972:2972:2972) (3072:3072:3072))
        (PORT d[11] (2294:2294:2294) (2413:2413:2413))
        (PORT d[12] (2677:2677:2677) (2821:2821:2821))
        (PORT clk (2434:2434:2434) (2414:2414:2414))
        (PORT stall (3731:3731:3731) (3726:3726:3726))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2414:2414:2414))
        (PORT d[0] (2154:2154:2154) (2174:2174:2174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1039:1039:1039) (1019:1019:1019))
        (PORT clk (2491:2491:2491) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2935:2935:2935) (2965:2965:2965))
        (PORT d[1] (2354:2354:2354) (2466:2466:2466))
        (PORT d[2] (3044:3044:3044) (3163:3163:3163))
        (PORT d[3] (2152:2152:2152) (2172:2172:2172))
        (PORT d[4] (1893:1893:1893) (1937:1937:1937))
        (PORT d[5] (2990:2990:2990) (2942:2942:2942))
        (PORT d[6] (2896:2896:2896) (2969:2969:2969))
        (PORT d[7] (2280:2280:2280) (2391:2391:2391))
        (PORT d[8] (2368:2368:2368) (2472:2472:2472))
        (PORT d[9] (2040:2040:2040) (2152:2152:2152))
        (PORT d[10] (2448:2448:2448) (2451:2451:2451))
        (PORT d[11] (2271:2271:2271) (2367:2367:2367))
        (PORT d[12] (2008:2008:2008) (2019:2019:2019))
        (PORT clk (2487:2487:2487) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2765:2765:2765) (2729:2729:2729))
        (PORT clk (2487:2487:2487) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2508:2508:2508))
        (PORT d[0] (3095:3095:3095) (3084:3084:3084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2351:2351:2351) (2448:2448:2448))
        (PORT d[1] (1947:1947:1947) (2028:2028:2028))
        (PORT d[2] (2403:2403:2403) (2384:2384:2384))
        (PORT d[3] (2362:2362:2362) (2378:2378:2378))
        (PORT d[4] (2524:2524:2524) (2532:2532:2532))
        (PORT d[5] (2815:2815:2815) (2766:2766:2766))
        (PORT d[6] (1874:1874:1874) (1943:1943:1943))
        (PORT d[7] (2721:2721:2721) (2678:2678:2678))
        (PORT d[8] (2356:2356:2356) (2349:2349:2349))
        (PORT d[9] (2434:2434:2434) (2440:2440:2440))
        (PORT d[10] (2378:2378:2378) (2377:2377:2377))
        (PORT d[11] (2642:2642:2642) (2766:2766:2766))
        (PORT d[12] (2448:2448:2448) (2444:2444:2444))
        (PORT clk (2445:2445:2445) (2426:2426:2426))
        (PORT stall (3515:3515:3515) (3519:3519:3519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2426:2426:2426))
        (PORT d[0] (1731:1731:1731) (1744:1744:1744))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2313:2313:2313) (2497:2497:2497))
        (PORT datab (2295:2295:2295) (2300:2300:2300))
        (PORT datac (1949:1949:1949) (1947:1947:1947))
        (PORT datad (1046:1046:1046) (1040:1040:1040))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1702:1702:1702) (1675:1675:1675))
        (PORT clk (2492:2492:2492) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2739:2739:2739) (2880:2880:2880))
        (PORT d[1] (2828:2828:2828) (2987:2987:2987))
        (PORT d[2] (3329:3329:3329) (3445:3445:3445))
        (PORT d[3] (2327:2327:2327) (2408:2408:2408))
        (PORT d[4] (2581:2581:2581) (2654:2654:2654))
        (PORT d[5] (3717:3717:3717) (3834:3834:3834))
        (PORT d[6] (2007:2007:2007) (1993:1993:1993))
        (PORT d[7] (2552:2552:2552) (2728:2728:2728))
        (PORT d[8] (2195:2195:2195) (2237:2237:2237))
        (PORT d[9] (2473:2473:2473) (2628:2628:2628))
        (PORT d[10] (2477:2477:2477) (2496:2496:2496))
        (PORT d[11] (2379:2379:2379) (2385:2385:2385))
        (PORT d[12] (2245:2245:2245) (2296:2296:2296))
        (PORT clk (2488:2488:2488) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2480:2480:2480) (2442:2442:2442))
        (PORT clk (2488:2488:2488) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2508:2508:2508))
        (PORT d[0] (3098:3098:3098) (3069:3069:3069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2659:2659:2659) (2753:2753:2753))
        (PORT d[1] (2451:2451:2451) (2486:2486:2486))
        (PORT d[2] (2395:2395:2395) (2390:2390:2390))
        (PORT d[3] (2244:2244:2244) (2322:2322:2322))
        (PORT d[4] (2853:2853:2853) (2954:2954:2954))
        (PORT d[5] (2030:2030:2030) (2009:2009:2009))
        (PORT d[6] (1716:1716:1716) (1736:1736:1736))
        (PORT d[7] (2408:2408:2408) (2387:2387:2387))
        (PORT d[8] (2446:2446:2446) (2425:2425:2425))
        (PORT d[9] (2416:2416:2416) (2438:2438:2438))
        (PORT d[10] (2193:2193:2193) (2234:2234:2234))
        (PORT d[11] (2505:2505:2505) (2561:2561:2561))
        (PORT d[12] (2897:2897:2897) (2981:2981:2981))
        (PORT clk (2446:2446:2446) (2426:2426:2426))
        (PORT stall (2941:2941:2941) (3037:3037:3037))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2426:2426:2426))
        (PORT d[0] (1847:1847:1847) (1807:1807:1807))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1283:1283:1283) (1264:1264:1264))
        (PORT clk (2470:2470:2470) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3083:3083:3083) (3208:3208:3208))
        (PORT d[1] (2817:2817:2817) (2979:2979:2979))
        (PORT d[2] (3047:3047:3047) (3171:3171:3171))
        (PORT d[3] (2031:2031:2031) (2132:2132:2132))
        (PORT d[4] (2551:2551:2551) (2634:2634:2634))
        (PORT d[5] (2600:2600:2600) (2676:2676:2676))
        (PORT d[6] (2022:2022:2022) (2007:2007:2007))
        (PORT d[7] (2919:2919:2919) (3089:3089:3089))
        (PORT d[8] (2637:2637:2637) (2708:2708:2708))
        (PORT d[9] (2533:2533:2533) (2564:2564:2564))
        (PORT d[10] (2460:2460:2460) (2519:2519:2519))
        (PORT d[11] (2653:2653:2653) (2642:2642:2642))
        (PORT d[12] (2196:2196:2196) (2238:2238:2238))
        (PORT clk (2466:2466:2466) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2621:2621:2621) (2626:2626:2626))
        (PORT clk (2466:2466:2466) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2488:2488:2488))
        (PORT d[0] (3243:3243:3243) (3257:3257:3257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2621:2621:2621) (2726:2726:2726))
        (PORT d[1] (2439:2439:2439) (2424:2424:2424))
        (PORT d[2] (2372:2372:2372) (2368:2368:2368))
        (PORT d[3] (2184:2184:2184) (2255:2255:2255))
        (PORT d[4] (2470:2470:2470) (2585:2585:2585))
        (PORT d[5] (1724:1724:1724) (1713:1713:1713))
        (PORT d[6] (1902:1902:1902) (1966:1966:1966))
        (PORT d[7] (1997:1997:1997) (1977:1977:1977))
        (PORT d[8] (2484:2484:2484) (2460:2460:2460))
        (PORT d[9] (2106:2106:2106) (2142:2142:2142))
        (PORT d[10] (2494:2494:2494) (2529:2529:2529))
        (PORT d[11] (2504:2504:2504) (2566:2566:2566))
        (PORT d[12] (2531:2531:2531) (2620:2620:2620))
        (PORT clk (2424:2424:2424) (2406:2406:2406))
        (PORT stall (2633:2633:2633) (2719:2719:2719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2406:2406:2406))
        (PORT d[0] (1916:1916:1916) (1865:1865:1865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2498:2498:2498) (2619:2619:2619))
        (PORT datab (2359:2359:2359) (2382:2382:2382))
        (PORT datac (734:734:734) (725:725:725))
        (PORT datad (394:394:394) (394:394:394))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (2563:2563:2563) (2563:2563:2563))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (880:880:880) (842:842:842))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (PORT datab (489:489:489) (533:533:533))
        (PORT datac (376:376:376) (393:393:393))
        (PORT datad (1937:1937:1937) (1884:1884:1884))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxRDM\|Mux8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1927:1927:1927) (2014:2014:2014))
        (PORT datab (2084:2084:2084) (2134:2134:2134))
        (PORT datac (1627:1627:1627) (1614:1614:1614))
        (PORT datad (229:229:229) (252:252:252))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2110:2110:2110))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2349:2349:2349) (2295:2295:2295))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (864:864:864))
        (PORT datab (868:868:868) (888:888:888))
        (PORT datac (1025:1025:1025) (1021:1021:1021))
        (PORT datad (1809:1809:1809) (1893:1893:1893))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (738:738:738) (768:768:768))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1149:1149:1149) (1149:1149:1149))
        (PORT datab (742:742:742) (785:785:785))
        (PORT datac (666:666:666) (702:702:702))
        (PORT datad (838:838:838) (862:862:862))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux8\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (1083:1083:1083))
        (PORT datab (1127:1127:1127) (1142:1142:1142))
        (PORT datac (1870:1870:1870) (1964:1964:1964))
        (PORT datad (639:639:639) (616:616:616))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux8\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1915:1915:1915) (2005:2005:2005))
        (PORT datab (1803:1803:1803) (1822:1822:1822))
        (PORT datac (1106:1106:1106) (1130:1130:1130))
        (PORT datad (656:656:656) (692:692:692))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux8\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (719:719:719))
        (PORT datab (1802:1802:1802) (1821:1821:1821))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (381:381:381) (379:379:379))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (459:459:459))
        (PORT datab (448:448:448) (452:452:452))
        (PORT datac (664:664:664) (670:670:670))
        (PORT datad (735:735:735) (735:735:735))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Equal0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (722:722:722) (729:729:729))
        (PORT datac (633:633:633) (624:624:624))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1051:1051:1051))
        (PORT datab (1090:1090:1090) (1099:1099:1099))
        (PORT datac (286:286:286) (371:371:371))
        (PORT datad (828:828:828) (848:848:848))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (419:419:419))
        (PORT datab (861:861:861) (893:893:893))
        (PORT datac (754:754:754) (770:770:770))
        (PORT datad (644:644:644) (620:620:620))
        (IOPATH dataa combout (391:391:391) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (431:431:431))
        (PORT datab (863:863:863) (895:895:895))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Equal0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (751:751:751))
        (PORT datac (375:375:375) (380:380:380))
        (PORT datad (732:732:732) (736:736:736))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Equal0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (644:644:644))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ffZ\|conteudo\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1705:1705:1705) (1668:1668:1668))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writePC\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (590:590:590))
        (PORT datab (517:517:517) (603:603:603))
        (PORT datac (965:965:965) (991:991:991))
        (PORT datad (243:243:243) (274:274:274))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteRDM\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (303:303:303))
        (PORT datab (505:505:505) (574:574:574))
        (PORT datac (227:227:227) (258:258:258))
        (PORT datad (430:430:430) (438:438:438))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteREM\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (258:258:258) (292:292:292))
        (PORT datac (422:422:422) (427:427:427))
        (PORT datad (251:251:251) (273:273:273))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteREM\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1266:1266:1266) (1281:1281:1281))
        (PORT datab (503:503:503) (573:573:573))
        (PORT datac (773:773:773) (813:813:813))
        (PORT datad (229:229:229) (252:252:252))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectREM\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (861:861:861))
        (PORT datab (784:784:784) (826:826:826))
        (PORT datac (231:231:231) (266:266:266))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[14\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1095:1095:1095) (1118:1118:1118))
        (PORT datac (2142:2142:2142) (2209:2209:2209))
        (PORT datad (803:803:803) (808:808:808))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2164:2164:2164))
        (PORT asdata (1121:1121:1121) (1129:1129:1129))
        (PORT ena (1494:1494:1494) (1492:1492:1492))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (924:924:924))
        (PORT datab (787:787:787) (832:832:832))
        (PORT datad (1051:1051:1051) (1046:1046:1046))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode1145w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (398:398:398))
        (PORT datab (299:299:299) (369:369:369))
        (PORT datac (258:258:258) (320:320:320))
        (PORT datad (1107:1107:1107) (1123:1123:1123))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a67\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2267:2267:2267) (2228:2228:2228))
        (PORT clk (2506:2506:2506) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3654:3654:3654) (3752:3752:3752))
        (PORT d[1] (3485:3485:3485) (3669:3669:3669))
        (PORT d[2] (3062:3062:3062) (3200:3200:3200))
        (PORT d[3] (2827:2827:2827) (2889:2889:2889))
        (PORT d[4] (2685:2685:2685) (2809:2809:2809))
        (PORT d[5] (3515:3515:3515) (3620:3620:3620))
        (PORT d[6] (3359:3359:3359) (3495:3495:3495))
        (PORT d[7] (3196:3196:3196) (3386:3386:3386))
        (PORT d[8] (2684:2684:2684) (2828:2828:2828))
        (PORT d[9] (2779:2779:2779) (2910:2910:2910))
        (PORT d[10] (2477:2477:2477) (2616:2616:2616))
        (PORT d[11] (2721:2721:2721) (2866:2866:2866))
        (PORT d[12] (2855:2855:2855) (2925:2925:2925))
        (PORT clk (2502:2502:2502) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a67\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2581:2581:2581) (2622:2622:2622))
        (PORT clk (2502:2502:2502) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a67\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a67\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3724:3724:3724) (3741:3741:3741))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a67\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a67\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a67\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3380:3380:3380) (3560:3560:3560))
        (PORT d[1] (3623:3623:3623) (3726:3726:3726))
        (PORT d[2] (2840:2840:2840) (3072:3072:3072))
        (PORT d[3] (3831:3831:3831) (3850:3850:3850))
        (PORT d[4] (3176:3176:3176) (3407:3407:3407))
        (PORT d[5] (2569:2569:2569) (2687:2687:2687))
        (PORT d[6] (3413:3413:3413) (3599:3599:3599))
        (PORT d[7] (2630:2630:2630) (2761:2761:2761))
        (PORT d[8] (4755:4755:4755) (4877:4877:4877))
        (PORT d[9] (4270:4270:4270) (4565:4565:4565))
        (PORT d[10] (3399:3399:3399) (3493:3493:3493))
        (PORT d[11] (2718:2718:2718) (2891:2891:2891))
        (PORT d[12] (5239:5239:5239) (5155:5155:5155))
        (PORT clk (2504:2504:2504) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a67\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a67\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a67\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a67\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a83\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2131:2131:2131) (2193:2193:2193))
        (PORT clk (2489:2489:2489) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3670:3670:3670) (3760:3760:3760))
        (PORT d[1] (3070:3070:3070) (3218:3218:3218))
        (PORT d[2] (2708:2708:2708) (2847:2847:2847))
        (PORT d[3] (2657:2657:2657) (2764:2764:2764))
        (PORT d[4] (2406:2406:2406) (2539:2539:2539))
        (PORT d[5] (3658:3658:3658) (3789:3789:3789))
        (PORT d[6] (3358:3358:3358) (3492:3492:3492))
        (PORT d[7] (3236:3236:3236) (3431:3431:3431))
        (PORT d[8] (2674:2674:2674) (2791:2791:2791))
        (PORT d[9] (2487:2487:2487) (2627:2627:2627))
        (PORT d[10] (2457:2457:2457) (2601:2601:2601))
        (PORT d[11] (2648:2648:2648) (2754:2754:2754))
        (PORT d[12] (2806:2806:2806) (2866:2866:2866))
        (PORT clk (2485:2485:2485) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a83\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2716:2716:2716) (2759:2759:2759))
        (PORT clk (2485:2485:2485) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a83\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a83\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3707:3707:3707) (3722:3722:3722))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2505:2505:2505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a83\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a83\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a83\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3674:3674:3674) (3845:3845:3845))
        (PORT d[1] (2422:2422:2422) (2587:2587:2587))
        (PORT d[2] (3233:3233:3233) (3451:3451:3451))
        (PORT d[3] (4104:4104:4104) (4136:4136:4136))
        (PORT d[4] (3713:3713:3713) (3913:3913:3913))
        (PORT d[5] (2260:2260:2260) (2364:2364:2364))
        (PORT d[6] (3713:3713:3713) (3898:3898:3898))
        (PORT d[7] (2305:2305:2305) (2444:2444:2444))
        (PORT d[8] (4404:4404:4404) (4531:4531:4531))
        (PORT d[9] (4235:4235:4235) (4522:4522:4522))
        (PORT d[10] (3407:3407:3407) (3544:3544:3544))
        (PORT d[11] (2768:2768:2768) (2892:2892:2892))
        (PORT d[12] (3877:3877:3877) (3995:3995:3995))
        (PORT clk (2487:2487:2487) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a83\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2502:2502:2502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a83\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a83\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a83\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[3\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1414:1414:1414) (1426:1426:1426))
        (PORT datab (2625:2625:2625) (2740:2740:2740))
        (PORT datac (2193:2193:2193) (2304:2304:2304))
        (PORT datad (1043:1043:1043) (1034:1034:1034))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2146:2146:2146) (2206:2206:2206))
        (PORT clk (2502:2502:2502) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3376:3376:3376) (3481:3481:3481))
        (PORT d[1] (3519:3519:3519) (3704:3704:3704))
        (PORT d[2] (3021:3021:3021) (3152:3152:3152))
        (PORT d[3] (2959:2959:2959) (3051:3051:3051))
        (PORT d[4] (2806:2806:2806) (2971:2971:2971))
        (PORT d[5] (3332:3332:3332) (3468:3468:3468))
        (PORT d[6] (3352:3352:3352) (3487:3487:3487))
        (PORT d[7] (3165:3165:3165) (3352:3352:3352))
        (PORT d[8] (2665:2665:2665) (2819:2819:2819))
        (PORT d[9] (2804:2804:2804) (2938:2938:2938))
        (PORT d[10] (2484:2484:2484) (2630:2630:2630))
        (PORT d[11] (2698:2698:2698) (2839:2839:2839))
        (PORT d[12] (2854:2854:2854) (2924:2924:2924))
        (PORT clk (2498:2498:2498) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2934:2934:2934) (2973:2973:2973))
        (PORT clk (2498:2498:2498) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3720:3720:3720) (3737:3737:3737))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3666:3666:3666) (3823:3823:3823))
        (PORT d[1] (2670:2670:2670) (2815:2815:2815))
        (PORT d[2] (2906:2906:2906) (3143:3143:3143))
        (PORT d[3] (3803:3803:3803) (3837:3837:3837))
        (PORT d[4] (4527:4527:4527) (4622:4622:4622))
        (PORT d[5] (2278:2278:2278) (2383:2383:2383))
        (PORT d[6] (3384:3384:3384) (3575:3575:3575))
        (PORT d[7] (2981:2981:2981) (3100:3100:3100))
        (PORT d[8] (4742:4742:4742) (4862:4862:4862))
        (PORT d[9] (4269:4269:4269) (4565:4565:4565))
        (PORT d[10] (3405:3405:3405) (3499:3499:3499))
        (PORT d[11] (2757:2757:2757) (2933:2933:2933))
        (PORT d[12] (3516:3516:3516) (3644:3644:3644))
        (PORT clk (2500:2500:2500) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2126:2126:2126) (2181:2181:2181))
        (PORT clk (2477:2477:2477) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3313:3313:3313) (3382:3382:3382))
        (PORT d[1] (3087:3087:3087) (3236:3236:3236))
        (PORT d[2] (3100:3100:3100) (3236:3236:3236))
        (PORT d[3] (2614:2614:2614) (2698:2698:2698))
        (PORT d[4] (2348:2348:2348) (2473:2473:2473))
        (PORT d[5] (3676:3676:3676) (3809:3809:3809))
        (PORT d[6] (3321:3321:3321) (3455:3455:3455))
        (PORT d[7] (3217:3217:3217) (3412:3412:3412))
        (PORT d[8] (2697:2697:2697) (2845:2845:2845))
        (PORT d[9] (2403:2403:2403) (2541:2541:2541))
        (PORT d[10] (2463:2463:2463) (2607:2607:2607))
        (PORT d[11] (2736:2736:2736) (2847:2847:2847))
        (PORT d[12] (2679:2679:2679) (2800:2800:2800))
        (PORT clk (2473:2473:2473) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2691:2691:2691) (2745:2745:2745))
        (PORT clk (2473:2473:2473) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2494:2494:2494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3695:3695:3695) (3712:3712:3712))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3646:3646:3646) (3798:3798:3798))
        (PORT d[1] (2101:2101:2101) (2242:2242:2242))
        (PORT d[2] (2831:2831:2831) (3064:3064:3064))
        (PORT d[3] (4476:4476:4476) (4507:4507:4507))
        (PORT d[4] (3386:3386:3386) (3569:3569:3569))
        (PORT d[5] (2299:2299:2299) (2407:2407:2407))
        (PORT d[6] (3326:3326:3326) (3514:3514:3514))
        (PORT d[7] (2642:2642:2642) (2768:2768:2768))
        (PORT d[8] (4053:4053:4053) (4182:4182:4182))
        (PORT d[9] (3610:3610:3610) (3672:3672:3672))
        (PORT d[10] (3425:3425:3425) (3565:3565:3565))
        (PORT d[11] (2119:2119:2119) (2288:2288:2288))
        (PORT d[12] (5943:5943:5943) (5853:5853:5853))
        (PORT clk (2475:2475:2475) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2492:2492:2492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[3\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2230:2230:2230) (2348:2348:2348))
        (PORT datab (2628:2628:2628) (2744:2744:2744))
        (PORT datac (1430:1430:1430) (1419:1419:1419))
        (PORT datad (1071:1071:1071) (1063:1063:1063))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2308:2308:2308) (2265:2265:2265))
        (PORT clk (2464:2464:2464) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3294:3294:3294) (3362:3362:3362))
        (PORT d[1] (3092:3092:3092) (3237:3237:3237))
        (PORT d[2] (3061:3061:3061) (3193:3193:3193))
        (PORT d[3] (2640:2640:2640) (2730:2730:2730))
        (PORT d[4] (2743:2743:2743) (2887:2887:2887))
        (PORT d[5] (3165:3165:3165) (3241:3241:3241))
        (PORT d[6] (3328:3328:3328) (3462:3462:3462))
        (PORT d[7] (2779:2779:2779) (2934:2934:2934))
        (PORT d[8] (2339:2339:2339) (2454:2454:2454))
        (PORT d[9] (2721:2721:2721) (2850:2850:2850))
        (PORT d[10] (2467:2467:2467) (2610:2610:2610))
        (PORT d[11] (2336:2336:2336) (2459:2459:2459))
        (PORT d[12] (2714:2714:2714) (2854:2854:2854))
        (PORT clk (2460:2460:2460) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3155:3155:3155) (3141:3141:3141))
        (PORT clk (2460:2460:2460) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2478:2478:2478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3682:3682:3682) (3696:3696:3696))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a35\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3324:3324:3324) (3488:3488:3488))
        (PORT d[1] (2109:2109:2109) (2250:2250:2250))
        (PORT d[2] (2824:2824:2824) (3056:3056:3056))
        (PORT d[3] (4472:4472:4472) (4503:4503:4503))
        (PORT d[4] (2803:2803:2803) (3015:3015:3015))
        (PORT d[5] (2313:2313:2313) (2423:2423:2423))
        (PORT d[6] (3394:3394:3394) (3590:3590:3590))
        (PORT d[7] (2599:2599:2599) (2726:2726:2726))
        (PORT d[8] (4045:4045:4045) (4173:4173:4173))
        (PORT d[9] (3254:3254:3254) (3324:3324:3324))
        (PORT d[10] (3431:3431:3431) (3582:3582:3582))
        (PORT d[11] (2477:2477:2477) (2632:2632:2632))
        (PORT d[12] (5971:5971:5971) (5886:5886:5886))
        (PORT clk (2462:2462:2462) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2476:2476:2476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2097:2097:2097) (2150:2150:2150))
        (PORT clk (2494:2494:2494) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3333:3333:3333) (3440:3440:3440))
        (PORT d[1] (3116:3116:3116) (3299:3299:3299))
        (PORT d[2] (2984:2984:2984) (3099:3099:3099))
        (PORT d[3] (2723:2723:2723) (2826:2826:2826))
        (PORT d[4] (2435:2435:2435) (2581:2581:2581))
        (PORT d[5] (3339:3339:3339) (3476:3476:3476))
        (PORT d[6] (3378:3378:3378) (3512:3512:3512))
        (PORT d[7] (3165:3165:3165) (3353:3353:3353))
        (PORT d[8] (2674:2674:2674) (2790:2790:2790))
        (PORT d[9] (2742:2742:2742) (2868:2868:2868))
        (PORT d[10] (2445:2445:2445) (2587:2587:2587))
        (PORT d[11] (2380:2380:2380) (2501:2501:2501))
        (PORT d[12] (2836:2836:2836) (2906:2906:2906))
        (PORT clk (2490:2490:2490) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2969:2969:2969) (3035:3035:3035))
        (PORT clk (2490:2490:2490) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3712:3712:3712) (3727:3727:3727))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a51\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3397:3397:3397) (3575:3575:3575))
        (PORT d[1] (2448:2448:2448) (2615:2615:2615))
        (PORT d[2] (2833:2833:2833) (3066:3066:3066))
        (PORT d[3] (4097:4097:4097) (4128:4128:4128))
        (PORT d[4] (3707:3707:3707) (3911:3911:3911))
        (PORT d[5] (2260:2260:2260) (2365:2365:2365))
        (PORT d[6] (3379:3379:3379) (3570:3570:3570))
        (PORT d[7] (2999:2999:2999) (3119:3119:3119))
        (PORT d[8] (4412:4412:4412) (4539:4539:4539))
        (PORT d[9] (3947:3947:3947) (4249:4249:4249))
        (PORT d[10] (3417:3417:3417) (3566:3566:3566))
        (PORT d[11] (3099:3099:3099) (3217:3217:3217))
        (PORT d[12] (5577:5577:5577) (5489:5489:5489))
        (PORT clk (2492:2492:2492) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2507:2507:2507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[3\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2230:2230:2230) (2348:2348:2348))
        (PORT datab (2628:2628:2628) (2744:2744:2744))
        (PORT datac (766:766:766) (767:767:767))
        (PORT datad (1402:1402:1402) (1382:1382:1382))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[3\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2924:2924:2924) (3031:3031:3031))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a99\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1422:1422:1422) (1421:1421:1421))
        (PORT clk (2473:2473:2473) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a99\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2559:2559:2559) (2599:2599:2599))
        (PORT d[1] (3103:3103:3103) (3249:3249:3249))
        (PORT d[2] (3438:3438:3438) (3623:3623:3623))
        (PORT d[3] (2275:2275:2275) (2346:2346:2346))
        (PORT d[4] (2576:2576:2576) (2650:2650:2650))
        (PORT d[5] (3625:3625:3625) (3726:3726:3726))
        (PORT d[6] (3079:3079:3079) (3204:3204:3204))
        (PORT d[7] (2868:2868:2868) (3069:3069:3069))
        (PORT d[8] (2500:2500:2500) (2585:2585:2585))
        (PORT d[9] (2562:2562:2562) (2621:2621:2621))
        (PORT d[10] (2969:2969:2969) (2972:2972:2972))
        (PORT d[11] (2652:2652:2652) (2736:2736:2736))
        (PORT d[12] (2505:2505:2505) (2557:2557:2557))
        (PORT clk (2469:2469:2469) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a99\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2802:2802:2802) (2816:2816:2816))
        (PORT clk (2469:2469:2469) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a99\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a99\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3691:3691:3691) (3707:3707:3707))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a99\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a99\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a99\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a99\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2904:2904:2904) (3047:3047:3047))
        (PORT d[1] (3769:3769:3769) (3898:3898:3898))
        (PORT d[2] (2905:2905:2905) (3135:3135:3135))
        (PORT d[3] (2675:2675:2675) (2623:2623:2623))
        (PORT d[4] (4059:4059:4059) (4093:4093:4093))
        (PORT d[5] (2440:2440:2440) (2429:2429:2429))
        (PORT d[6] (2725:2725:2725) (2716:2716:2716))
        (PORT d[7] (2598:2598:2598) (2733:2733:2733))
        (PORT d[8] (3439:3439:3439) (3617:3617:3617))
        (PORT d[9] (2522:2522:2522) (2524:2524:2524))
        (PORT d[10] (2699:2699:2699) (2658:2658:2658))
        (PORT d[11] (2437:2437:2437) (2597:2597:2597))
        (PORT d[12] (2443:2443:2443) (2447:2447:2447))
        (PORT clk (2471:2471:2471) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a99\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2487:2487:2487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a99\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a99\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a99\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a115\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1752:1752:1752) (1745:1745:1745))
        (PORT clk (2473:2473:2473) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a115\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2827:2827:2827) (2844:2844:2844))
        (PORT d[1] (3134:3134:3134) (3282:3282:3282))
        (PORT d[2] (3503:3503:3503) (3686:3686:3686))
        (PORT d[3] (2577:2577:2577) (2640:2640:2640))
        (PORT d[4] (2568:2568:2568) (2642:2642:2642))
        (PORT d[5] (3233:3233:3233) (3334:3334:3334))
        (PORT d[6] (2680:2680:2680) (2814:2814:2814))
        (PORT d[7] (3224:3224:3224) (3420:3420:3420))
        (PORT d[8] (2719:2719:2719) (2835:2835:2835))
        (PORT d[9] (2597:2597:2597) (2636:2636:2636))
        (PORT d[10] (2886:2886:2886) (2920:2920:2920))
        (PORT d[11] (2755:2755:2755) (2849:2849:2849))
        (PORT d[12] (2712:2712:2712) (2744:2744:2744))
        (PORT clk (2469:2469:2469) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a115\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2567:2567:2567) (2557:2557:2557))
        (PORT clk (2469:2469:2469) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a115\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a115\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3691:3691:3691) (3707:3707:3707))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a115\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a115\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a115\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a115\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3248:3248:3248) (3365:3365:3365))
        (PORT d[1] (3450:3450:3450) (3608:3608:3608))
        (PORT d[2] (2926:2926:2926) (3159:3159:3159))
        (PORT d[3] (3821:3821:3821) (3819:3819:3819))
        (PORT d[4] (4786:4786:4786) (4806:4806:4806))
        (PORT d[5] (2783:2783:2783) (2768:2768:2768))
        (PORT d[6] (2712:2712:2712) (2700:2700:2700))
        (PORT d[7] (2665:2665:2665) (2808:2808:2808))
        (PORT d[8] (3447:3447:3447) (3626:3626:3626))
        (PORT d[9] (2547:2547:2547) (2552:2552:2552))
        (PORT d[10] (2985:2985:2985) (2939:2939:2939))
        (PORT d[11] (2749:2749:2749) (2895:2895:2895))
        (PORT d[12] (2413:2413:2413) (2405:2405:2405))
        (PORT clk (2471:2471:2471) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a115\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2487:2487:2487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a115\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a115\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a115\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[3\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1724:1724:1724) (1736:1736:1736))
        (PORT datab (2625:2625:2625) (2740:2740:2740))
        (PORT datac (2193:2193:2193) (2303:2303:2303))
        (PORT datad (1564:1564:1564) (1550:1550:1550))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[3\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (2926:2926:2926) (3033:3033:3033))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1421:1421:1421) (1452:1452:1452))
        (PORT clk (2481:2481:2481) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2917:2917:2917) (3064:3064:3064))
        (PORT d[1] (3423:3423:3423) (3580:3580:3580))
        (PORT d[2] (2900:2900:2900) (3132:3132:3132))
        (PORT d[3] (3821:3821:3821) (3820:3820:3820))
        (PORT d[4] (4786:4786:4786) (4807:4807:4807))
        (PORT d[5] (2797:2797:2797) (2785:2785:2785))
        (PORT d[6] (2776:2776:2776) (2775:2775:2775))
        (PORT d[7] (2684:2684:2684) (2820:2820:2820))
        (PORT d[8] (3414:3414:3414) (3589:3589:3589))
        (PORT d[9] (2572:2572:2572) (2580:2580:2580))
        (PORT d[10] (4489:4489:4489) (4459:4459:4459))
        (PORT d[11] (3402:3402:3402) (3569:3569:3569))
        (PORT d[12] (2739:2739:2739) (2738:2738:2738))
        (PORT clk (2477:2477:2477) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2787:2787:2787) (2769:2769:2769))
        (PORT clk (2477:2477:2477) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2495:2495:2495))
        (PORT d[0] (3251:3251:3251) (3212:3212:3212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1493:1493:1493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1493:1493:1493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1493:1493:1493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1793:1793:1793) (1817:1817:1817))
        (PORT clk (2494:2494:2494) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1995:1995:1995) (1989:1989:1989))
        (PORT d[1] (3243:3243:3243) (3330:3330:3330))
        (PORT d[2] (2870:2870:2870) (3095:3095:3095))
        (PORT d[3] (2629:2629:2629) (2589:2589:2589))
        (PORT d[4] (1691:1691:1691) (1697:1697:1697))
        (PORT d[5] (2085:2085:2085) (2076:2076:2076))
        (PORT d[6] (2373:2373:2373) (2367:2367:2367))
        (PORT d[7] (1924:1924:1924) (1967:1967:1967))
        (PORT d[8] (3062:3062:3062) (3202:3202:3202))
        (PORT d[9] (2168:2168:2168) (2172:2172:2172))
        (PORT d[10] (2992:2992:2992) (2948:2948:2948))
        (PORT d[11] (2319:2319:2319) (2420:2420:2420))
        (PORT d[12] (2089:2089:2089) (2095:2095:2095))
        (PORT clk (2490:2490:2490) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2255:2255:2255) (2134:2134:2134))
        (PORT clk (2490:2490:2490) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2510:2510:2510))
        (PORT d[0] (3664:3664:3664) (3715:3715:3715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1508:1508:1508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1508:1508:1508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[3\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2272:2272:2272) (2283:2283:2283))
        (PORT datab (2145:2145:2145) (2272:2272:2272))
        (PORT datac (1697:1697:1697) (1661:1661:1661))
        (PORT datad (1041:1041:1041) (1023:1023:1023))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (841:841:841) (847:847:847))
        (PORT clk (2471:2471:2471) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3637:3637:3637) (3803:3803:3803))
        (PORT d[1] (2081:2081:2081) (2222:2222:2222))
        (PORT d[2] (3115:3115:3115) (3294:3294:3294))
        (PORT d[3] (4463:4463:4463) (4495:4495:4495))
        (PORT d[4] (3393:3393:3393) (3572:3572:3572))
        (PORT d[5] (2260:2260:2260) (2366:2366:2366))
        (PORT d[6] (3722:3722:3722) (3910:3910:3910))
        (PORT d[7] (2612:2612:2612) (2735:2735:2735))
        (PORT d[8] (4052:4052:4052) (4182:4182:4182))
        (PORT d[9] (4270:4270:4270) (4560:4560:4560))
        (PORT d[10] (3482:3482:3482) (3629:3629:3629))
        (PORT d[11] (2746:2746:2746) (2870:2870:2870))
        (PORT d[12] (5931:5931:5931) (5842:5842:5842))
        (PORT clk (2467:2467:2467) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3149:3149:3149) (3119:3119:3119))
        (PORT clk (2467:2467:2467) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2487:2487:2487))
        (PORT d[0] (4259:4259:4259) (4331:4331:4331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1484:1484:1484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1485:1485:1485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1485:1485:1485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1485:1485:1485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (825:825:825) (831:831:831))
        (PORT clk (2464:2464:2464) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3275:3275:3275) (3408:3408:3408))
        (PORT d[1] (2023:2023:2023) (2153:2153:2153))
        (PORT d[2] (2465:2465:2465) (2665:2665:2665))
        (PORT d[3] (4803:4803:4803) (4830:4830:4830))
        (PORT d[4] (3124:3124:3124) (3327:3327:3327))
        (PORT d[5] (2296:2296:2296) (2410:2410:2410))
        (PORT d[6] (3686:3686:3686) (3874:3874:3874))
        (PORT d[7] (2321:2321:2321) (2457:2457:2457))
        (PORT d[8] (3685:3685:3685) (3816:3816:3816))
        (PORT d[9] (2302:2302:2302) (2378:2378:2378))
        (PORT d[10] (3460:3460:3460) (3608:3608:3608))
        (PORT d[11] (2073:2073:2073) (2203:2203:2203))
        (PORT d[12] (3162:3162:3162) (3253:3253:3253))
        (PORT clk (2460:2460:2460) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3364:3364:3364) (3433:3433:3433))
        (PORT clk (2460:2460:2460) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2478:2478:2478))
        (PORT d[0] (3581:3581:3581) (3640:3640:3640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1476:1476:1476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1476:1476:1476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1476:1476:1476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[3\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2273:2273:2273) (2283:2283:2283))
        (PORT datab (2146:2146:2146) (2273:2273:2273))
        (PORT datac (1862:1862:1862) (1933:1933:1933))
        (PORT datad (1504:1504:1504) (1529:1529:1529))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2107:2107:2107) (2168:2168:2168))
        (PORT datab (2433:2433:2433) (2426:2426:2426))
        (PORT datac (211:211:211) (246:246:246))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[39\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1937:1937:1937) (2014:2014:2014))
        (PORT clk (2508:2508:2508) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2609:2609:2609) (2687:2687:2687))
        (PORT d[1] (3236:3236:3236) (3253:3253:3253))
        (PORT d[2] (2983:2983:2983) (3061:3061:3061))
        (PORT d[3] (2347:2347:2347) (2437:2437:2437))
        (PORT d[4] (2124:2124:2124) (2248:2248:2248))
        (PORT d[5] (3463:3463:3463) (3557:3557:3557))
        (PORT d[6] (2899:2899:2899) (2958:2958:2958))
        (PORT d[7] (2357:2357:2357) (2450:2450:2450))
        (PORT d[8] (2577:2577:2577) (2659:2659:2659))
        (PORT d[9] (2364:2364:2364) (2460:2460:2460))
        (PORT d[10] (2500:2500:2500) (2569:2569:2569))
        (PORT d[11] (2032:2032:2032) (2136:2136:2136))
        (PORT d[12] (2601:2601:2601) (2683:2683:2683))
        (PORT clk (2504:2504:2504) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2659:2659:2659) (2666:2666:2666))
        (PORT clk (2504:2504:2504) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2530:2530:2530))
        (PORT d[0] (3281:3281:3281) (3297:3297:3297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2392:2392:2392) (2473:2473:2473))
        (PORT d[1] (2565:2565:2565) (2591:2591:2591))
        (PORT d[2] (2570:2570:2570) (2636:2636:2636))
        (PORT d[3] (2203:2203:2203) (2301:2301:2301))
        (PORT d[4] (2398:2398:2398) (2514:2514:2514))
        (PORT d[5] (2657:2657:2657) (2760:2760:2760))
        (PORT d[6] (2663:2663:2663) (2784:2784:2784))
        (PORT d[7] (2872:2872:2872) (2985:2985:2985))
        (PORT d[8] (2916:2916:2916) (2996:2996:2996))
        (PORT d[9] (2944:2944:2944) (3007:3007:3007))
        (PORT d[10] (2538:2538:2538) (2592:2592:2592))
        (PORT d[11] (2319:2319:2319) (2415:2415:2415))
        (PORT d[12] (2836:2836:2836) (2999:2999:2999))
        (PORT clk (2462:2462:2462) (2448:2448:2448))
        (PORT stall (3694:3694:3694) (3719:3719:3719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2448:2448:2448))
        (PORT d[0] (1951:1951:1951) (1950:1950:1950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2038:2038:2038) (2050:2050:2050))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2999:2999:2999) (3076:3076:3076))
        (PORT d[1] (3363:3363:3363) (3502:3502:3502))
        (PORT d[2] (2611:2611:2611) (2705:2705:2705))
        (PORT d[3] (2363:2363:2363) (2467:2467:2467))
        (PORT d[4] (2332:2332:2332) (2448:2448:2448))
        (PORT d[5] (3035:3035:3035) (3152:3152:3152))
        (PORT d[6] (2557:2557:2557) (2623:2623:2623))
        (PORT d[7] (2383:2383:2383) (2478:2478:2478))
        (PORT d[8] (2548:2548:2548) (2628:2628:2628))
        (PORT d[9] (2364:2364:2364) (2461:2461:2461))
        (PORT d[10] (2755:2755:2755) (2834:2834:2834))
        (PORT d[11] (2251:2251:2251) (2324:2324:2324))
        (PORT d[12] (2325:2325:2325) (2407:2407:2407))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2429:2429:2429) (2404:2404:2404))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT d[0] (3051:3051:3051) (3035:3035:3035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2364:2364:2364) (2443:2443:2443))
        (PORT d[1] (2928:2928:2928) (3003:3003:3003))
        (PORT d[2] (2551:2551:2551) (2617:2617:2617))
        (PORT d[3] (2495:2495:2495) (2577:2577:2577))
        (PORT d[4] (2353:2353:2353) (2469:2469:2469))
        (PORT d[5] (2649:2649:2649) (2718:2718:2718))
        (PORT d[6] (2656:2656:2656) (2777:2777:2777))
        (PORT d[7] (2793:2793:2793) (2872:2872:2872))
        (PORT d[8] (3164:3164:3164) (3211:3211:3211))
        (PORT d[9] (2899:2899:2899) (2957:2957:2957))
        (PORT d[10] (2552:2552:2552) (2608:2608:2608))
        (PORT d[11] (2301:2301:2301) (2396:2396:2396))
        (PORT d[12] (2843:2843:2843) (3007:3007:3007))
        (PORT clk (2465:2465:2465) (2452:2452:2452))
        (PORT stall (3728:3728:3728) (3751:3751:3751))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2452:2452:2452))
        (PORT d[0] (2167:2167:2167) (2164:2164:2164))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2027:2027:2027) (2166:2166:2166))
        (PORT datab (777:777:777) (767:767:767))
        (PORT datac (2496:2496:2496) (2589:2589:2589))
        (PORT datad (741:741:741) (735:735:735))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2084:2084:2084) (2146:2146:2146))
        (PORT clk (2518:2518:2518) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2598:2598:2598) (2626:2626:2626))
        (PORT d[1] (2842:2842:2842) (2879:2879:2879))
        (PORT d[2] (2591:2591:2591) (2676:2676:2676))
        (PORT d[3] (2407:2407:2407) (2505:2505:2505))
        (PORT d[4] (2141:2141:2141) (2269:2269:2269))
        (PORT d[5] (3827:3827:3827) (3911:3911:3911))
        (PORT d[6] (2490:2490:2490) (2545:2545:2545))
        (PORT d[7] (2363:2363:2363) (2455:2455:2455))
        (PORT d[8] (2243:2243:2243) (2330:2330:2330))
        (PORT d[9] (2716:2716:2716) (2809:2809:2809))
        (PORT d[10] (2682:2682:2682) (2733:2733:2733))
        (PORT d[11] (1979:1979:1979) (2074:2074:2074))
        (PORT d[12] (2344:2344:2344) (2425:2425:2425))
        (PORT clk (2514:2514:2514) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2295:2295:2295) (2274:2274:2274))
        (PORT clk (2514:2514:2514) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (PORT d[0] (2917:2917:2917) (2905:2905:2905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2337:2337:2337) (2422:2422:2422))
        (PORT d[1] (2583:2583:2583) (2662:2662:2662))
        (PORT d[2] (2556:2556:2556) (2626:2626:2626))
        (PORT d[3] (2414:2414:2414) (2561:2561:2561))
        (PORT d[4] (2314:2314:2314) (2429:2429:2429))
        (PORT d[5] (2354:2354:2354) (2434:2434:2434))
        (PORT d[6] (2673:2673:2673) (2795:2795:2795))
        (PORT d[7] (2744:2744:2744) (2828:2828:2828))
        (PORT d[8] (2198:2198:2198) (2263:2263:2263))
        (PORT d[9] (2918:2918:2918) (2976:2976:2976))
        (PORT d[10] (2873:2873:2873) (2922:2922:2922))
        (PORT d[11] (2298:2298:2298) (2397:2397:2397))
        (PORT d[12] (2643:2643:2643) (2728:2728:2728))
        (PORT clk (2472:2472:2472) (2460:2460:2460))
        (PORT stall (3673:3673:3673) (3707:3707:3707))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2460:2460:2460))
        (PORT d[0] (1718:1718:1718) (1738:1738:1738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2226:2226:2226) (2265:2265:2265))
        (PORT clk (2520:2520:2520) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2595:2595:2595) (2635:2635:2635))
        (PORT d[1] (2871:2871:2871) (2888:2888:2888))
        (PORT d[2] (2971:2971:2971) (3054:3054:3054))
        (PORT d[3] (2431:2431:2431) (2515:2515:2515))
        (PORT d[4] (2494:2494:2494) (2616:2616:2616))
        (PORT d[5] (2984:2984:2984) (3063:3063:3063))
        (PORT d[6] (2565:2565:2565) (2626:2626:2626))
        (PORT d[7] (2355:2355:2355) (2446:2446:2446))
        (PORT d[8] (2255:2255:2255) (2338:2338:2338))
        (PORT d[9] (2717:2717:2717) (2809:2809:2809))
        (PORT d[10] (2667:2667:2667) (2716:2716:2716))
        (PORT d[11] (2268:2268:2268) (2343:2343:2343))
        (PORT d[12] (2376:2376:2376) (2427:2427:2427))
        (PORT clk (2516:2516:2516) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2562:2562:2562) (2552:2552:2552))
        (PORT clk (2516:2516:2516) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2543:2543:2543))
        (PORT d[0] (3184:3184:3184) (3183:3183:3183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2382:2382:2382) (2458:2458:2458))
        (PORT d[1] (2842:2842:2842) (2868:2868:2868))
        (PORT d[2] (2515:2515:2515) (2581:2581:2581))
        (PORT d[3] (2394:2394:2394) (2540:2540:2540))
        (PORT d[4] (2357:2357:2357) (2470:2470:2470))
        (PORT d[5] (2316:2316:2316) (2391:2391:2391))
        (PORT d[6] (2655:2655:2655) (2775:2775:2775))
        (PORT d[7] (2197:2197:2197) (2286:2286:2286))
        (PORT d[8] (2926:2926:2926) (3008:3008:3008))
        (PORT d[9] (2922:2922:2922) (2980:2980:2980))
        (PORT d[10] (2526:2526:2526) (2571:2571:2571))
        (PORT d[11] (2280:2280:2280) (2377:2377:2377))
        (PORT d[12] (2508:2508:2508) (2557:2557:2557))
        (PORT clk (2474:2474:2474) (2461:2461:2461))
        (PORT stall (3675:3675:3675) (3708:3708:3708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2461:2461:2461))
        (PORT d[0] (2102:2102:2102) (2131:2131:2131))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2024:2024:2024) (2162:2162:2162))
        (PORT datab (425:425:425) (436:436:436))
        (PORT datac (2497:2497:2497) (2590:2590:2590))
        (PORT datad (769:769:769) (759:759:759))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2691:2691:2691) (2753:2753:2753))
        (PORT datac (200:200:200) (231:231:231))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2359:2359:2359) (2455:2455:2455))
        (PORT clk (2487:2487:2487) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2554:2554:2554) (2593:2593:2593))
        (PORT d[1] (2929:2929:2929) (2998:2998:2998))
        (PORT d[2] (2617:2617:2617) (2658:2658:2658))
        (PORT d[3] (1540:1540:1540) (1576:1576:1576))
        (PORT d[4] (2506:2506:2506) (2667:2667:2667))
        (PORT d[5] (2982:2982:2982) (3027:3027:3027))
        (PORT d[6] (2252:2252:2252) (2301:2301:2301))
        (PORT d[7] (2713:2713:2713) (2803:2803:2803))
        (PORT d[8] (2185:2185:2185) (2222:2222:2222))
        (PORT d[9] (2194:2194:2194) (2229:2229:2229))
        (PORT d[10] (2508:2508:2508) (2556:2556:2556))
        (PORT d[11] (2139:2139:2139) (2096:2096:2096))
        (PORT d[12] (2495:2495:2495) (2545:2545:2545))
        (PORT clk (2483:2483:2483) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2274:2274:2274) (2257:2257:2257))
        (PORT clk (2483:2483:2483) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2505:2505:2505))
        (PORT d[0] (2896:2896:2896) (2888:2888:2888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2506:2506:2506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2234:2234:2234) (2264:2264:2264))
        (PORT d[1] (2580:2580:2580) (2661:2661:2661))
        (PORT d[2] (2358:2358:2358) (2380:2380:2380))
        (PORT d[3] (1978:1978:1978) (2065:2065:2065))
        (PORT d[4] (2136:2136:2136) (2235:2235:2235))
        (PORT d[5] (2329:2329:2329) (2372:2372:2372))
        (PORT d[6] (2132:2132:2132) (2165:2165:2165))
        (PORT d[7] (1866:1866:1866) (1929:1929:1929))
        (PORT d[8] (2134:2134:2134) (2186:2186:2186))
        (PORT d[9] (2708:2708:2708) (2803:2803:2803))
        (PORT d[10] (2584:2584:2584) (2624:2624:2624))
        (PORT d[11] (1803:1803:1803) (1852:1852:1852))
        (PORT d[12] (2281:2281:2281) (2384:2384:2384))
        (PORT clk (2441:2441:2441) (2423:2423:2423))
        (PORT stall (2368:2368:2368) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2423:2423:2423))
        (PORT d[0] (1690:1690:1690) (1685:1685:1685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (2001:2001:2001))
        (PORT clk (2504:2504:2504) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2966:2966:2966) (3041:3041:3041))
        (PORT d[1] (3210:3210:3210) (3275:3275:3275))
        (PORT d[2] (2625:2625:2625) (2713:2713:2713))
        (PORT d[3] (2334:2334:2334) (2424:2424:2424))
        (PORT d[4] (2120:2120:2120) (2245:2245:2245))
        (PORT d[5] (3806:3806:3806) (3889:3889:3889))
        (PORT d[6] (2916:2916:2916) (2976:2976:2976))
        (PORT d[7] (2715:2715:2715) (2848:2848:2848))
        (PORT d[8] (2699:2699:2699) (2784:2784:2784))
        (PORT d[9] (2382:2382:2382) (2479:2479:2479))
        (PORT d[10] (2506:2506:2506) (2581:2581:2581))
        (PORT d[11] (2245:2245:2245) (2318:2318:2318))
        (PORT d[12] (2700:2700:2700) (2771:2771:2771))
        (PORT clk (2500:2500:2500) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2553:2553:2553) (2556:2556:2556))
        (PORT clk (2500:2500:2500) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2526:2526:2526))
        (PORT d[0] (3175:3175:3175) (3187:3187:3187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2344:2344:2344) (2414:2414:2414))
        (PORT d[1] (2625:2625:2625) (2708:2708:2708))
        (PORT d[2] (2556:2556:2556) (2621:2621:2621))
        (PORT d[3] (2581:2581:2581) (2661:2661:2661))
        (PORT d[4] (2368:2368:2368) (2486:2486:2486))
        (PORT d[5] (2669:2669:2669) (2773:2773:2773))
        (PORT d[6] (2636:2636:2636) (2715:2715:2715))
        (PORT d[7] (2524:2524:2524) (2654:2654:2654))
        (PORT d[8] (2895:2895:2895) (2962:2962:2962))
        (PORT d[9] (2918:2918:2918) (2978:2978:2978))
        (PORT d[10] (2551:2551:2551) (2612:2612:2612))
        (PORT d[11] (2234:2234:2234) (2329:2329:2329))
        (PORT d[12] (2847:2847:2847) (3010:3010:3010))
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (PORT stall (3733:3733:3733) (3771:3771:3771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (PORT d[0] (2062:2062:2062) (2082:2082:2082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2251:2251:2251) (2401:2401:2401))
        (PORT datab (3098:3098:3098) (3166:3166:3166))
        (PORT datac (2028:2028:2028) (2012:2012:2012))
        (PORT datad (736:736:736) (728:728:728))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1536:1536:1536) (1571:1571:1571))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2714:2714:2714) (2728:2728:2728))
        (PORT d[1] (2144:2144:2144) (2129:2129:2129))
        (PORT d[2] (2832:2832:2832) (2820:2820:2820))
        (PORT d[3] (2606:2606:2606) (2658:2658:2658))
        (PORT d[4] (2312:2312:2312) (2425:2425:2425))
        (PORT d[5] (3102:3102:3102) (3142:3142:3142))
        (PORT d[6] (2748:2748:2748) (2754:2754:2754))
        (PORT d[7] (3201:3201:3201) (3387:3387:3387))
        (PORT d[8] (2033:2033:2033) (2061:2061:2061))
        (PORT d[9] (2418:2418:2418) (2437:2437:2437))
        (PORT d[10] (2010:2010:2010) (2005:2005:2005))
        (PORT d[11] (2093:2093:2093) (2121:2121:2121))
        (PORT d[12] (2308:2308:2308) (2389:2389:2389))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2340:2340:2340) (2281:2281:2281))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (PORT d[0] (2962:2962:2962) (2912:2912:2912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2189:2189:2189) (2218:2218:2218))
        (PORT d[1] (2231:2231:2231) (2259:2259:2259))
        (PORT d[2] (2082:2082:2082) (2110:2110:2110))
        (PORT d[3] (2346:2346:2346) (2486:2486:2486))
        (PORT d[4] (2055:2055:2055) (2173:2173:2173))
        (PORT d[5] (1819:1819:1819) (1848:1848:1848))
        (PORT d[6] (1888:1888:1888) (1898:1898:1898))
        (PORT d[7] (2380:2380:2380) (2367:2367:2367))
        (PORT d[8] (2170:2170:2170) (2163:2163:2163))
        (PORT d[9] (2572:2572:2572) (2608:2608:2608))
        (PORT d[10] (2876:2876:2876) (2917:2917:2917))
        (PORT d[11] (2837:2837:2837) (2852:2852:2852))
        (PORT d[12] (2154:2154:2154) (2164:2164:2164))
        (PORT clk (2482:2482:2482) (2468:2468:2468))
        (PORT stall (3499:3499:3499) (3586:3586:3586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2468:2468:2468))
        (PORT d[0] (1611:1611:1611) (1586:1586:1586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1843:1843:1843) (1750:1750:1750))
        (PORT clk (2523:2523:2523) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2856:2856:2856) (2904:2904:2904))
        (PORT d[1] (2607:2607:2607) (2707:2707:2707))
        (PORT d[2] (2645:2645:2645) (2741:2741:2741))
        (PORT d[3] (2316:2316:2316) (2373:2373:2373))
        (PORT d[4] (2398:2398:2398) (2498:2498:2498))
        (PORT d[5] (3189:3189:3189) (3218:3218:3218))
        (PORT d[6] (2612:2612:2612) (2700:2700:2700))
        (PORT d[7] (2595:2595:2595) (2670:2670:2670))
        (PORT d[8] (1895:1895:1895) (1981:1981:1981))
        (PORT d[9] (2376:2376:2376) (2467:2467:2467))
        (PORT d[10] (2043:2043:2043) (2144:2144:2144))
        (PORT d[11] (2283:2283:2283) (2357:2357:2357))
        (PORT d[12] (2500:2500:2500) (2562:2562:2562))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2570:2570:2570) (2574:2574:2574))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (PORT d[0] (3192:3192:3192) (3205:3205:3205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2895:2895:2895) (2898:2898:2898))
        (PORT d[1] (2289:2289:2289) (2362:2362:2362))
        (PORT d[2] (2888:2888:2888) (2914:2914:2914))
        (PORT d[3] (2935:2935:2935) (2968:2968:2968))
        (PORT d[4] (2275:2275:2275) (2359:2359:2359))
        (PORT d[5] (2306:2306:2306) (2368:2368:2368))
        (PORT d[6] (2512:2512:2512) (2562:2562:2562))
        (PORT d[7] (2823:2823:2823) (2846:2846:2846))
        (PORT d[8] (2831:2831:2831) (2875:2875:2875))
        (PORT d[9] (2949:2949:2949) (3026:3026:3026))
        (PORT d[10] (2510:2510:2510) (2559:2559:2559))
        (PORT d[11] (2457:2457:2457) (2485:2485:2485))
        (PORT d[12] (2662:2662:2662) (2744:2744:2744))
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (PORT stall (2948:2948:2948) (2936:2936:2936))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (PORT d[0] (2111:2111:2111) (2121:2121:2121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1956:1956:1956) (2097:2097:2097))
        (PORT datab (2433:2433:2433) (2481:2481:2481))
        (PORT datac (1034:1034:1034) (1020:1020:1020))
        (PORT datad (1696:1696:1696) (1730:1730:1730))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3321:3321:3321) (3371:3371:3371))
        (PORT datab (731:731:731) (740:740:740))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1123:1123:1123) (1078:1078:1078))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (373:373:373))
        (PORT datab (2602:2602:2602) (2653:2653:2653))
        (PORT datac (1865:1865:1865) (1944:1944:1944))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxRDM\|Mux12\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2487:2487:2487) (2485:2485:2485))
        (PORT datab (2768:2768:2768) (2815:2815:2815))
        (PORT datac (1848:1848:1848) (1926:1926:1926))
        (PORT datad (229:229:229) (252:252:252))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2666:2666:2666) (2726:2726:2726))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux12\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (412:412:412))
        (PORT datab (1065:1065:1065) (1079:1079:1079))
        (PORT datac (1306:1306:1306) (1305:1305:1305))
        (PORT datad (453:453:453) (512:512:512))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux12\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2460:2460:2460) (2574:2574:2574))
        (PORT datab (324:324:324) (417:417:417))
        (PORT datac (1027:1027:1027) (1038:1038:1038))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux12\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1072:1072:1072) (1099:1099:1099))
        (PORT datac (1250:1250:1250) (1306:1306:1306))
        (PORT datad (401:401:401) (405:405:405))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux12\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1287:1287:1287) (1352:1352:1352))
        (PORT datab (2129:2129:2129) (2230:2230:2230))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2094:2094:2094) (2055:2055:2055))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1349:1349:1349) (1343:1343:1343))
        (PORT datab (1070:1070:1070) (1085:1085:1085))
        (PORT datac (280:280:280) (366:366:366))
        (PORT datad (1020:1020:1020) (1042:1042:1042))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux11\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (561:561:561))
        (PORT datab (1813:1813:1813) (1909:1909:1909))
        (PORT datac (1030:1030:1030) (1042:1042:1042))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux11\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1289:1289:1289) (1355:1355:1355))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (647:647:647) (641:641:641))
        (PORT datad (1042:1042:1042) (1062:1062:1062))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux11\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1280:1280:1280) (1344:1344:1344))
        (PORT datab (1815:1815:1815) (1912:1912:1912))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2094:2094:2094) (2055:2055:2055))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a84\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1984:1984:1984) (1943:1943:1943))
        (PORT clk (2506:2506:2506) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2073:2073:2073) (2034:2034:2034))
        (PORT d[1] (1767:1767:1767) (1734:1734:1734))
        (PORT d[2] (3234:3234:3234) (3311:3311:3311))
        (PORT d[3] (1099:1099:1099) (1097:1097:1097))
        (PORT d[4] (1428:1428:1428) (1425:1425:1425))
        (PORT d[5] (2685:2685:2685) (2639:2639:2639))
        (PORT d[6] (1657:1657:1657) (1611:1611:1611))
        (PORT d[7] (1610:1610:1610) (1683:1683:1683))
        (PORT d[8] (2603:2603:2603) (2690:2690:2690))
        (PORT d[9] (2045:2045:2045) (2159:2159:2159))
        (PORT d[10] (1609:1609:1609) (1567:1567:1567))
        (PORT d[11] (1833:1833:1833) (1898:1898:1898))
        (PORT d[12] (1749:1749:1749) (1721:1721:1721))
        (PORT clk (2502:2502:2502) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a84\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2038:2038:2038) (1942:1942:1942))
        (PORT clk (2502:2502:2502) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a84\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a84\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3724:3724:3724) (3740:3740:3740))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a84\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a84\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a84\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2914:2914:2914) (3049:3049:3049))
        (PORT d[1] (2782:2782:2782) (2791:2791:2791))
        (PORT d[2] (2019:2019:2019) (2149:2149:2149))
        (PORT d[3] (3100:3100:3100) (3086:3086:3086))
        (PORT d[4] (2736:2736:2736) (2955:2955:2955))
        (PORT d[5] (3090:3090:3090) (3267:3267:3267))
        (PORT d[6] (3310:3310:3310) (3465:3465:3465))
        (PORT d[7] (3234:3234:3234) (3353:3353:3353))
        (PORT d[8] (2340:2340:2340) (2425:2425:2425))
        (PORT d[9] (2916:2916:2916) (3066:3066:3066))
        (PORT d[10] (3747:3747:3747) (3736:3736:3736))
        (PORT d[11] (2760:2760:2760) (2954:2954:2954))
        (PORT d[12] (5187:5187:5187) (5125:5125:5125))
        (PORT clk (2504:2504:2504) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a84\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a84\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a84\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a84\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a68\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1168:1168:1168) (1164:1164:1164))
        (PORT clk (2531:2531:2531) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2399:2399:2399) (2395:2395:2395))
        (PORT d[1] (2089:2089:2089) (2073:2073:2073))
        (PORT d[2] (2466:2466:2466) (2459:2459:2459))
        (PORT d[3] (1923:1923:1923) (1986:1986:1986))
        (PORT d[4] (2351:2351:2351) (2475:2475:2475))
        (PORT d[5] (3404:3404:3404) (3438:3438:3438))
        (PORT d[6] (3146:3146:3146) (3193:3193:3193))
        (PORT d[7] (2521:2521:2521) (2689:2689:2689))
        (PORT d[8] (1747:1747:1747) (1762:1762:1762))
        (PORT d[9] (2108:2108:2108) (2117:2117:2117))
        (PORT d[10] (2512:2512:2512) (2512:2512:2512))
        (PORT d[11] (1658:1658:1658) (1681:1681:1681))
        (PORT d[12] (2283:2283:2283) (2363:2363:2363))
        (PORT clk (2527:2527:2527) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a68\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2458:2458:2458) (2427:2427:2427))
        (PORT clk (2527:2527:2527) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a68\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a68\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3749:3749:3749) (3771:3771:3771))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a68\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a68\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a68\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2079:2079:2079) (2151:2151:2151))
        (PORT d[1] (1803:1803:1803) (1828:1828:1828))
        (PORT d[2] (1813:1813:1813) (1855:1855:1855))
        (PORT d[3] (1462:1462:1462) (1482:1482:1482))
        (PORT d[4] (2122:2122:2122) (2148:2148:2148))
        (PORT d[5] (1619:1619:1619) (1632:1632:1632))
        (PORT d[6] (1110:1110:1110) (1147:1147:1147))
        (PORT d[7] (1832:1832:1832) (1877:1877:1877))
        (PORT d[8] (1569:1569:1569) (1627:1627:1627))
        (PORT d[9] (1715:1715:1715) (1728:1728:1728))
        (PORT d[10] (1753:1753:1753) (1757:1757:1757))
        (PORT d[11] (1751:1751:1751) (1776:1776:1776))
        (PORT d[12] (1681:1681:1681) (1699:1699:1699))
        (PORT clk (2529:2529:2529) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a68\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a68\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a68\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a68\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[4\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1834:1834:1834) (1930:1930:1930))
        (PORT datab (2186:2186:2186) (2347:2347:2347))
        (PORT datac (1970:1970:1970) (1949:1949:1949))
        (PORT datad (1570:1570:1570) (1560:1560:1560))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a100\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1871:1871:1871) (1910:1910:1910))
        (PORT clk (2533:2533:2533) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a100\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2693:2693:2693) (2748:2748:2748))
        (PORT d[1] (2636:2636:2636) (2735:2735:2735))
        (PORT d[2] (2242:2242:2242) (2321:2321:2321))
        (PORT d[3] (2298:2298:2298) (2339:2339:2339))
        (PORT d[4] (2409:2409:2409) (2516:2516:2516))
        (PORT d[5] (2567:2567:2567) (2643:2643:2643))
        (PORT d[6] (2830:2830:2830) (2895:2895:2895))
        (PORT d[7] (2215:2215:2215) (2305:2305:2305))
        (PORT d[8] (2205:2205:2205) (2275:2275:2275))
        (PORT d[9] (2048:2048:2048) (2152:2152:2152))
        (PORT d[10] (2066:2066:2066) (2165:2165:2165))
        (PORT d[11] (1956:1956:1956) (2020:2020:2020))
        (PORT d[12] (1923:1923:1923) (1974:1974:1974))
        (PORT clk (2529:2529:2529) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a100\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2544:2544:2544) (2501:2501:2501))
        (PORT clk (2529:2529:2529) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a100\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a100\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3751:3751:3751) (3773:3773:3773))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a100\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a100\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a100\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a100\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2562:2562:2562) (2676:2676:2676))
        (PORT d[1] (2541:2541:2541) (2606:2606:2606))
        (PORT d[2] (2034:2034:2034) (2177:2177:2177))
        (PORT d[3] (4701:4701:4701) (4881:4881:4881))
        (PORT d[4] (2778:2778:2778) (2964:2964:2964))
        (PORT d[5] (2562:2562:2562) (2616:2616:2616))
        (PORT d[6] (3148:3148:3148) (3084:3084:3084))
        (PORT d[7] (3324:3324:3324) (3494:3494:3494))
        (PORT d[8] (3783:3783:3783) (3954:3954:3954))
        (PORT d[9] (2663:2663:2663) (2818:2818:2818))
        (PORT d[10] (3868:3868:3868) (4052:4052:4052))
        (PORT d[11] (2248:2248:2248) (2387:2387:2387))
        (PORT d[12] (2751:2751:2751) (2803:2803:2803))
        (PORT clk (2531:2531:2531) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a100\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a100\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a100\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a100\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a116\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1853:1853:1853) (1881:1881:1881))
        (PORT clk (2464:2464:2464) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a116\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2912:2912:2912) (2987:2987:2987))
        (PORT d[1] (2704:2704:2704) (2713:2713:2713))
        (PORT d[2] (3745:3745:3745) (3912:3912:3912))
        (PORT d[3] (2557:2557:2557) (2657:2657:2657))
        (PORT d[4] (2696:2696:2696) (2796:2796:2796))
        (PORT d[5] (3205:3205:3205) (3293:3293:3293))
        (PORT d[6] (2795:2795:2795) (2846:2846:2846))
        (PORT d[7] (2859:2859:2859) (3057:3057:3057))
        (PORT d[8] (2202:2202:2202) (2271:2271:2271))
        (PORT d[9] (2697:2697:2697) (2808:2808:2808))
        (PORT d[10] (2515:2515:2515) (2538:2538:2538))
        (PORT d[11] (2487:2487:2487) (2551:2551:2551))
        (PORT d[12] (1975:1975:1975) (2065:2065:2065))
        (PORT clk (2460:2460:2460) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a116\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2564:2564:2564) (2580:2580:2580))
        (PORT clk (2460:2460:2460) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a116\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2480:2480:2480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a116\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3682:3682:3682) (3698:3698:3698))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a116\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2481:2481:2481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a116\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a116\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a116\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2852:2852:2852) (2928:2928:2928))
        (PORT d[1] (2852:2852:2852) (2870:2870:2870))
        (PORT d[2] (2887:2887:2887) (3108:3108:3108))
        (PORT d[3] (2660:2660:2660) (2638:2638:2638))
        (PORT d[4] (4100:4100:4100) (4462:4462:4462))
        (PORT d[5] (2128:2128:2128) (2173:2173:2173))
        (PORT d[6] (1755:1755:1755) (1792:1792:1792))
        (PORT d[7] (2957:2957:2957) (3051:3051:3051))
        (PORT d[8] (2144:2144:2144) (2184:2184:2184))
        (PORT d[9] (3296:3296:3296) (3438:3438:3438))
        (PORT d[10] (2486:2486:2486) (2485:2485:2485))
        (PORT d[11] (2554:2554:2554) (2772:2772:2772))
        (PORT d[12] (2337:2337:2337) (2355:2355:2355))
        (PORT clk (2462:2462:2462) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a116\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2478:2478:2478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a116\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a116\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a116\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[4\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2260:2260:2260) (2402:2402:2402))
        (PORT datab (1293:1293:1293) (1285:1285:1285))
        (PORT datac (1784:1784:1784) (1846:1846:1846))
        (PORT datad (1796:1796:1796) (1877:1877:1877))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2133:2133:2133) (2170:2170:2170))
        (PORT clk (2529:2529:2529) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3025:3025:3025) (3141:3141:3141))
        (PORT d[1] (2718:2718:2718) (2852:2852:2852))
        (PORT d[2] (2738:2738:2738) (2871:2871:2871))
        (PORT d[3] (2668:2668:2668) (2781:2781:2781))
        (PORT d[4] (2825:2825:2825) (2966:2966:2966))
        (PORT d[5] (3059:3059:3059) (3166:3166:3166))
        (PORT d[6] (2724:2724:2724) (2850:2850:2850))
        (PORT d[7] (2741:2741:2741) (2871:2871:2871))
        (PORT d[8] (2751:2751:2751) (2883:2883:2883))
        (PORT d[9] (2733:2733:2733) (2859:2859:2859))
        (PORT d[10] (2802:2802:2802) (2910:2910:2910))
        (PORT d[11] (2715:2715:2715) (2805:2805:2805))
        (PORT d[12] (2605:2605:2605) (2715:2715:2715))
        (PORT clk (2525:2525:2525) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3014:3014:3014) (3047:3047:3047))
        (PORT clk (2525:2525:2525) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3747:3747:3747) (3770:3770:3770))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a36\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2907:2907:2907) (3056:3056:3056))
        (PORT d[1] (3363:3363:3363) (3447:3447:3447))
        (PORT d[2] (3607:3607:3607) (3907:3907:3907))
        (PORT d[3] (5716:5716:5716) (5904:5904:5904))
        (PORT d[4] (2690:2690:2690) (2893:2893:2893))
        (PORT d[5] (3613:3613:3613) (3900:3900:3900))
        (PORT d[6] (3572:3572:3572) (3705:3705:3705))
        (PORT d[7] (4322:4322:4322) (4498:4498:4498))
        (PORT d[8] (4204:4204:4204) (4410:4410:4410))
        (PORT d[9] (2383:2383:2383) (2513:2513:2513))
        (PORT d[10] (4519:4519:4519) (4745:4745:4745))
        (PORT d[11] (2390:2390:2390) (2528:2528:2528))
        (PORT d[12] (3815:3815:3815) (3876:3876:3876))
        (PORT clk (2527:2527:2527) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1796:1796:1796) (1848:1848:1848))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2744:2744:2744) (2866:2866:2866))
        (PORT d[1] (2755:2755:2755) (2895:2895:2895))
        (PORT d[2] (2762:2762:2762) (2898:2898:2898))
        (PORT d[3] (2712:2712:2712) (2807:2807:2807))
        (PORT d[4] (2318:2318:2318) (2447:2447:2447))
        (PORT d[5] (3046:3046:3046) (3154:3154:3154))
        (PORT d[6] (2721:2721:2721) (2847:2847:2847))
        (PORT d[7] (2705:2705:2705) (2836:2836:2836))
        (PORT d[8] (2704:2704:2704) (2815:2815:2815))
        (PORT d[9] (2811:2811:2811) (2945:2945:2945))
        (PORT d[10] (2435:2435:2435) (2545:2545:2545))
        (PORT d[11] (2676:2676:2676) (2763:2763:2763))
        (PORT d[12] (2670:2670:2670) (2785:2785:2785))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3008:3008:3008) (3055:3055:3055))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3749:3749:3749) (3773:3773:3773))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a52\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3213:3213:3213) (3379:3379:3379))
        (PORT d[1] (3352:3352:3352) (3436:3436:3436))
        (PORT d[2] (3626:3626:3626) (3931:3931:3931))
        (PORT d[3] (5449:5449:5449) (5647:5647:5647))
        (PORT d[4] (4188:4188:4188) (4271:4271:4271))
        (PORT d[5] (3916:3916:3916) (4165:4165:4165))
        (PORT d[6] (3273:3273:3273) (3409:3409:3409))
        (PORT d[7] (4348:4348:4348) (4525:4525:4525))
        (PORT d[8] (4165:4165:4165) (4368:4368:4368))
        (PORT d[9] (2391:2391:2391) (2521:2521:2521))
        (PORT d[10] (4851:4851:4851) (5078:5078:5078))
        (PORT d[11] (3016:3016:3016) (3127:3127:3127))
        (PORT d[12] (3210:3210:3210) (3300:3300:3300))
        (PORT clk (2529:2529:2529) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[4\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2263:2263:2263) (2405:2405:2405))
        (PORT datab (1648:1648:1648) (1660:1660:1660))
        (PORT datac (1973:1973:1973) (1979:1979:1979))
        (PORT datad (1803:1803:1803) (1885:1885:1885))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2111:2111:2111) (2153:2153:2153))
        (PORT clk (2534:2534:2534) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3016:3016:3016) (3134:3134:3134))
        (PORT d[1] (3085:3085:3085) (3212:3212:3212))
        (PORT d[2] (2669:2669:2669) (2794:2794:2794))
        (PORT d[3] (2628:2628:2628) (2718:2718:2718))
        (PORT d[4] (2444:2444:2444) (2591:2591:2591))
        (PORT d[5] (3083:3083:3083) (3193:3193:3193))
        (PORT d[6] (2778:2778:2778) (2907:2907:2907))
        (PORT d[7] (2780:2780:2780) (2924:2924:2924))
        (PORT d[8] (2415:2415:2415) (2555:2555:2555))
        (PORT d[9] (2672:2672:2672) (2786:2786:2786))
        (PORT d[10] (2456:2456:2456) (2573:2573:2573))
        (PORT d[11] (2330:2330:2330) (2425:2425:2425))
        (PORT d[12] (2342:2342:2342) (2430:2430:2430))
        (PORT clk (2530:2530:2530) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2900:2900:2900) (2894:2894:2894))
        (PORT clk (2530:2530:2530) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3752:3752:3752) (3774:3774:3774))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6841:6841:6841) (6955:6955:6955))
        (PORT d[1] (2970:2970:2970) (3069:3069:3069))
        (PORT d[2] (3613:3613:3613) (3911:3911:3911))
        (PORT d[3] (5403:5403:5403) (5598:5598:5598))
        (PORT d[4] (4541:4541:4541) (4619:4619:4619))
        (PORT d[5] (3586:3586:3586) (3830:3830:3830))
        (PORT d[6] (3248:3248:3248) (3386:3386:3386))
        (PORT d[7] (3981:3981:3981) (4163:4163:4163))
        (PORT d[8] (3820:3820:3820) (4029:4029:4029))
        (PORT d[9] (2664:2664:2664) (2828:2828:2828))
        (PORT d[10] (4613:4613:4613) (4848:4848:4848))
        (PORT d[11] (2969:2969:2969) (3074:3074:3074))
        (PORT d[12] (3140:3140:3140) (3218:3218:3218))
        (PORT clk (2532:2532:2532) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1898:1898:1898) (1966:1966:1966))
        (PORT clk (2448:2448:2448) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2967:2967:2967) (3036:3036:3036))
        (PORT d[1] (2779:2779:2779) (2934:2934:2934))
        (PORT d[2] (2724:2724:2724) (2863:2863:2863))
        (PORT d[3] (2708:2708:2708) (2809:2809:2809))
        (PORT d[4] (2455:2455:2455) (2609:2609:2609))
        (PORT d[5] (3216:3216:3216) (3294:3294:3294))
        (PORT d[6] (2942:2942:2942) (3055:3055:3055))
        (PORT d[7] (2759:2759:2759) (2912:2912:2912))
        (PORT d[8] (2674:2674:2674) (2819:2819:2819))
        (PORT d[9] (2754:2754:2754) (2887:2887:2887))
        (PORT d[10] (2435:2435:2435) (2587:2587:2587))
        (PORT d[11] (2452:2452:2452) (2587:2587:2587))
        (PORT d[12] (2469:2469:2469) (2620:2620:2620))
        (PORT clk (2444:2444:2444) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3021:3021:3021) (3070:3070:3070))
        (PORT clk (2444:2444:2444) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2463:2463:2463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3666:3666:3666) (3681:3681:3681))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2464:2464:2464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3076:3076:3076) (3187:3187:3187))
        (PORT d[1] (2504:2504:2504) (2639:2639:2639))
        (PORT d[2] (2750:2750:2750) (2936:2936:2936))
        (PORT d[3] (3906:3906:3906) (3996:3996:3996))
        (PORT d[4] (3118:3118:3118) (3320:3320:3320))
        (PORT d[5] (2273:2273:2273) (2378:2378:2378))
        (PORT d[6] (3699:3699:3699) (3887:3887:3887))
        (PORT d[7] (2324:2324:2324) (2455:2455:2455))
        (PORT d[8] (4026:4026:4026) (4150:4150:4150))
        (PORT d[9] (3246:3246:3246) (3316:3316:3316))
        (PORT d[10] (3481:3481:3481) (3635:3635:3635))
        (PORT d[11] (2446:2446:2446) (2575:2575:2575))
        (PORT d[12] (6245:6245:6245) (6149:6149:6149))
        (PORT clk (2446:2446:2446) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2461:2461:2461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[4\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1832:1832:1832) (1928:1928:1928))
        (PORT datab (2185:2185:2185) (2347:2347:2347))
        (PORT datac (1936:1936:1936) (1948:1948:1948))
        (PORT datad (1936:1936:1936) (1922:1922:1922))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[4\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3187:3187:3187) (3314:3314:3314))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[4\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (3190:3190:3190) (3317:3317:3317))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1042:1042:1042) (1021:1021:1021))
        (PORT clk (2530:2530:2530) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2524:2524:2524) (2640:2640:2640))
        (PORT d[1] (2946:2946:2946) (3011:3011:3011))
        (PORT d[2] (2361:2361:2361) (2488:2488:2488))
        (PORT d[3] (4709:4709:4709) (4890:4890:4890))
        (PORT d[4] (2799:2799:2799) (3024:3024:3024))
        (PORT d[5] (2223:2223:2223) (2287:2287:2287))
        (PORT d[6] (3748:3748:3748) (3651:3651:3651))
        (PORT d[7] (2637:2637:2637) (2735:2735:2735))
        (PORT d[8] (3731:3731:3731) (3901:3901:3901))
        (PORT d[9] (2662:2662:2662) (2772:2772:2772))
        (PORT d[10] (3823:3823:3823) (4006:4006:4006))
        (PORT d[11] (2090:2090:2090) (2262:2262:2262))
        (PORT d[12] (2780:2780:2780) (2837:2837:2837))
        (PORT clk (2526:2526:2526) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3249:3249:3249) (3297:3297:3297))
        (PORT clk (2526:2526:2526) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2553:2553:2553))
        (PORT d[0] (3164:3164:3164) (3144:3144:3144))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (696:696:696) (681:681:681))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2511:2511:2511) (2624:2624:2624))
        (PORT d[1] (2926:2926:2926) (2994:2994:2994))
        (PORT d[2] (2363:2363:2363) (2516:2516:2516))
        (PORT d[3] (5091:5091:5091) (5269:5269:5269))
        (PORT d[4] (2831:2831:2831) (3063:3063:3063))
        (PORT d[5] (1876:1876:1876) (1944:1944:1944))
        (PORT d[6] (3756:3756:3756) (3659:3659:3659))
        (PORT d[7] (2631:2631:2631) (2728:2728:2728))
        (PORT d[8] (4057:4057:4057) (4213:4213:4213))
        (PORT d[9] (1969:1969:1969) (2047:2047:2047))
        (PORT d[10] (3817:3817:3817) (3998:3998:3998))
        (PORT d[11] (1722:1722:1722) (1852:1852:1852))
        (PORT d[12] (2787:2787:2787) (2845:2845:2845))
        (PORT clk (2523:2523:2523) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2763:2763:2763) (2699:2699:2699))
        (PORT clk (2523:2523:2523) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (PORT d[0] (3882:3882:3882) (3915:3915:3915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1549:1549:1549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1549:1549:1549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1549:1549:1549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[4\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1129:1129:1129))
        (PORT datab (366:366:366) (484:484:484))
        (PORT datac (1506:1506:1506) (1500:1500:1500))
        (PORT datad (1411:1411:1411) (1435:1435:1435))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1430:1430:1430) (1463:1463:1463))
        (PORT clk (2535:2535:2535) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2103:2103:2103) (2175:2175:2175))
        (PORT d[1] (1508:1508:1508) (1537:1537:1537))
        (PORT d[2] (2062:2062:2062) (2202:2202:2202))
        (PORT d[3] (1514:1514:1514) (1525:1525:1525))
        (PORT d[4] (1761:1761:1761) (1792:1792:1792))
        (PORT d[5] (1699:1699:1699) (1708:1708:1708))
        (PORT d[6] (1150:1150:1150) (1190:1190:1190))
        (PORT d[7] (1401:1401:1401) (1446:1446:1446))
        (PORT d[8] (1544:1544:1544) (1600:1600:1600))
        (PORT d[9] (1429:1429:1429) (1442:1442:1442))
        (PORT d[10] (1937:1937:1937) (1934:1934:1934))
        (PORT d[11] (1458:1458:1458) (1495:1495:1495))
        (PORT d[12] (1676:1676:1676) (1699:1699:1699))
        (PORT clk (2531:2531:2531) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1649:1649:1649) (1564:1564:1564))
        (PORT clk (2531:2531:2531) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
        (PORT d[0] (2754:2754:2754) (2711:2711:2711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1272:1272:1272) (1250:1250:1250))
        (PORT clk (2544:2544:2544) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2523:2523:2523) (2621:2621:2621))
        (PORT d[1] (2029:2029:2029) (2034:2034:2034))
        (PORT d[2] (1874:1874:1874) (1957:1957:1957))
        (PORT d[3] (1463:1463:1463) (1472:1472:1472))
        (PORT d[4] (1483:1483:1483) (1504:1504:1504))
        (PORT d[5] (1789:1789:1789) (1793:1793:1793))
        (PORT d[6] (2506:2506:2506) (2632:2632:2632))
        (PORT d[7] (1514:1514:1514) (1548:1548:1548))
        (PORT d[8] (3593:3593:3593) (3700:3700:3700))
        (PORT d[9] (1552:1552:1552) (1585:1585:1585))
        (PORT d[10] (1723:1723:1723) (1715:1715:1715))
        (PORT d[11] (1654:1654:1654) (1778:1778:1778))
        (PORT d[12] (1435:1435:1435) (1462:1462:1462))
        (PORT clk (2540:2540:2540) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1582:1582:1582) (1479:1479:1479))
        (PORT clk (2540:2540:2540) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2568:2568:2568))
        (PORT d[0] (2771:2771:2771) (2687:2687:2687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[4\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1129:1129:1129))
        (PORT datab (366:366:366) (484:484:484))
        (PORT datac (1092:1092:1092) (1066:1066:1066))
        (PORT datad (1486:1486:1486) (1436:1436:1436))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2331:2331:2331) (2368:2368:2368))
        (PORT datab (2216:2216:2216) (2291:2291:2291))
        (PORT datac (214:214:214) (251:251:251))
        (PORT datad (215:215:215) (242:242:242))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[41\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[42\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1775:1775:1775) (1789:1789:1789))
        (PORT clk (2520:2520:2520) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1690:1690:1690) (1683:1683:1683))
        (PORT d[1] (1764:1764:1764) (1750:1750:1750))
        (PORT d[2] (1128:1128:1128) (1124:1124:1124))
        (PORT d[3] (1086:1086:1086) (1086:1086:1086))
        (PORT d[4] (1050:1050:1050) (1056:1056:1056))
        (PORT d[5] (1666:1666:1666) (1649:1649:1649))
        (PORT d[6] (1735:1735:1735) (1711:1711:1711))
        (PORT d[7] (2470:2470:2470) (2632:2632:2632))
        (PORT d[8] (771:771:771) (773:773:773))
        (PORT d[9] (1075:1075:1075) (1061:1061:1061))
        (PORT d[10] (1047:1047:1047) (1056:1056:1056))
        (PORT d[11] (1121:1121:1121) (1128:1128:1128))
        (PORT d[12] (1547:1547:1547) (1562:1562:1562))
        (PORT clk (2516:2516:2516) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1695:1695:1695) (1625:1625:1625))
        (PORT clk (2516:2516:2516) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (PORT d[0] (2354:2354:2354) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1029:1029:1029) (1019:1019:1019))
        (PORT d[1] (1074:1074:1074) (1079:1079:1079))
        (PORT d[2] (1061:1061:1061) (1056:1056:1056))
        (PORT d[3] (1494:1494:1494) (1547:1547:1547))
        (PORT d[4] (1988:1988:1988) (1980:1980:1980))
        (PORT d[5] (1531:1531:1531) (1531:1531:1531))
        (PORT d[6] (843:843:843) (854:854:854))
        (PORT d[7] (1459:1459:1459) (1448:1448:1448))
        (PORT d[8] (1716:1716:1716) (1675:1675:1675))
        (PORT d[9] (1797:1797:1797) (1788:1788:1788))
        (PORT d[10] (1009:1009:1009) (1013:1013:1013))
        (PORT d[11] (742:742:742) (751:751:751))
        (PORT d[12] (779:779:779) (787:787:787))
        (PORT clk (2474:2474:2474) (2460:2460:2460))
        (PORT stall (1650:1650:1650) (1722:1722:1722))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2460:2460:2460))
        (PORT d[0] (1222:1222:1222) (1156:1156:1156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1788:1788:1788) (1801:1801:1801))
        (PORT clk (2522:2522:2522) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1371:1371:1371) (1375:1375:1375))
        (PORT d[1] (1412:1412:1412) (1397:1397:1397))
        (PORT d[2] (1781:1781:1781) (1775:1775:1775))
        (PORT d[3] (1837:1837:1837) (1839:1839:1839))
        (PORT d[4] (1734:1734:1734) (1736:1736:1736))
        (PORT d[5] (1660:1660:1660) (1641:1641:1641))
        (PORT d[6] (1704:1704:1704) (1676:1676:1676))
        (PORT d[7] (2490:2490:2490) (2652:2652:2652))
        (PORT d[8] (1579:1579:1579) (1597:1597:1597))
        (PORT d[9] (1416:1416:1416) (1389:1389:1389))
        (PORT d[10] (1406:1406:1406) (1403:1403:1403))
        (PORT d[11] (1357:1357:1357) (1344:1344:1344))
        (PORT d[12] (1517:1517:1517) (1527:1527:1527))
        (PORT clk (2518:2518:2518) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1752:1752:1752) (1670:1670:1670))
        (PORT clk (2518:2518:2518) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2547:2547:2547))
        (PORT d[0] (2346:2346:2346) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1780:1780:1780) (1771:1771:1771))
        (PORT d[1] (1445:1445:1445) (1440:1440:1440))
        (PORT d[2] (1422:1422:1422) (1405:1405:1405))
        (PORT d[3] (1840:1840:1840) (1893:1893:1893))
        (PORT d[4] (1961:1961:1961) (1950:1950:1950))
        (PORT d[5] (1521:1521:1521) (1522:1522:1522))
        (PORT d[6] (840:840:840) (855:855:855))
        (PORT d[7] (1441:1441:1441) (1428:1428:1428))
        (PORT d[8] (1073:1073:1073) (1062:1062:1062))
        (PORT d[9] (1693:1693:1693) (1678:1678:1678))
        (PORT d[10] (1384:1384:1384) (1370:1370:1370))
        (PORT d[11] (1089:1089:1089) (1089:1089:1089))
        (PORT d[12] (1435:1435:1435) (1439:1439:1439))
        (PORT clk (2476:2476:2476) (2465:2465:2465))
        (PORT stall (1667:1667:1667) (1738:1738:1738))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2465:2465:2465))
        (PORT d[0] (948:948:948) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1085:1085:1085) (1160:1160:1160))
        (PORT datab (1083:1083:1083) (1127:1127:1127))
        (PORT datac (997:997:997) (983:983:983))
        (PORT datad (678:678:678) (676:676:676))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1828:1828:1828) (1842:1842:1842))
        (PORT clk (2529:2529:2529) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2520:2520:2520) (2578:2578:2578))
        (PORT d[1] (2607:2607:2607) (2709:2709:2709))
        (PORT d[2] (2692:2692:2692) (2791:2791:2791))
        (PORT d[3] (2279:2279:2279) (2339:2339:2339))
        (PORT d[4] (2290:2290:2290) (2390:2390:2390))
        (PORT d[5] (3180:3180:3180) (3226:3226:3226))
        (PORT d[6] (2349:2349:2349) (2447:2447:2447))
        (PORT d[7] (2242:2242:2242) (2338:2338:2338))
        (PORT d[8] (2231:2231:2231) (2302:2302:2302))
        (PORT d[9] (2006:2006:2006) (2111:2111:2111))
        (PORT d[10] (2039:2039:2039) (2134:2134:2134))
        (PORT d[11] (1974:1974:1974) (2063:2063:2063))
        (PORT d[12] (2577:2577:2577) (2637:2637:2637))
        (PORT clk (2525:2525:2525) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2577:2577:2577) (2584:2584:2584))
        (PORT clk (2525:2525:2525) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (PORT d[0] (3169:3169:3169) (3188:3188:3188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2598:2598:2598) (2612:2612:2612))
        (PORT d[1] (2317:2317:2317) (2391:2391:2391))
        (PORT d[2] (2840:2840:2840) (2862:2862:2862))
        (PORT d[3] (2953:2953:2953) (2980:2980:2980))
        (PORT d[4] (2289:2289:2289) (2375:2375:2375))
        (PORT d[5] (2265:2265:2265) (2331:2331:2331))
        (PORT d[6] (2258:2258:2258) (2336:2336:2336))
        (PORT d[7] (2456:2456:2456) (2499:2499:2499))
        (PORT d[8] (2807:2807:2807) (2844:2844:2844))
        (PORT d[9] (3038:3038:3038) (3162:3162:3162))
        (PORT d[10] (2527:2527:2527) (2578:2578:2578))
        (PORT d[11] (2453:2453:2453) (2489:2489:2489))
        (PORT d[12] (2994:2994:2994) (3033:3033:3033))
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (PORT stall (3311:3311:3311) (3308:3308:3308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (PORT d[0] (1696:1696:1696) (1711:1711:1711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1773:1773:1773) (1784:1784:1784))
        (PORT clk (2519:2519:2519) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2663:2663:2663) (2715:2715:2715))
        (PORT d[1] (3021:3021:3021) (3113:3113:3113))
        (PORT d[2] (2233:2233:2233) (2288:2288:2288))
        (PORT d[3] (2266:2266:2266) (2315:2315:2315))
        (PORT d[4] (2392:2392:2392) (2506:2506:2506))
        (PORT d[5] (2606:2606:2606) (2678:2678:2678))
        (PORT d[6] (2805:2805:2805) (2832:2832:2832))
        (PORT d[7] (2098:2098:2098) (2220:2220:2220))
        (PORT d[8] (2156:2156:2156) (2219:2219:2219))
        (PORT d[9] (1960:1960:1960) (2062:2062:2062))
        (PORT d[10] (1673:1673:1673) (1733:1733:1733))
        (PORT d[11] (1923:1923:1923) (2021:2021:2021))
        (PORT d[12] (1911:1911:1911) (1960:1960:1960))
        (PORT clk (2515:2515:2515) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2237:2237:2237) (2214:2214:2214))
        (PORT clk (2515:2515:2515) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2545:2545:2545))
        (PORT d[0] (2859:2859:2859) (2845:2845:2845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2207:2207:2207) (2218:2218:2218))
        (PORT d[1] (2232:2232:2232) (2297:2297:2297))
        (PORT d[2] (2139:2139:2139) (2167:2167:2167))
        (PORT d[3] (2221:2221:2221) (2250:2250:2250))
        (PORT d[4] (2715:2715:2715) (2784:2784:2784))
        (PORT d[5] (2306:2306:2306) (2374:2374:2374))
        (PORT d[6] (2649:2649:2649) (2696:2696:2696))
        (PORT d[7] (2297:2297:2297) (2368:2368:2368))
        (PORT d[8] (2912:2912:2912) (2963:2963:2963))
        (PORT d[9] (2555:2555:2555) (2603:2603:2603))
        (PORT d[10] (2545:2545:2545) (2568:2568:2568))
        (PORT d[11] (2538:2538:2538) (2549:2549:2549))
        (PORT d[12] (2573:2573:2573) (2613:2613:2613))
        (PORT clk (2473:2473:2473) (2463:2463:2463))
        (PORT stall (2915:2915:2915) (2907:2907:2907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2463:2463:2463))
        (PORT d[0] (1699:1699:1699) (1683:1683:1683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2330:2330:2330) (2484:2484:2484))
        (PORT datab (2460:2460:2460) (2543:2543:2543))
        (PORT datac (1023:1023:1023) (1008:1008:1008))
        (PORT datad (1055:1055:1055) (1051:1051:1051))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1742:1742:1742) (1756:1756:1756))
        (PORT clk (2534:2534:2534) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2694:2694:2694) (2749:2749:2749))
        (PORT d[1] (2624:2624:2624) (2729:2729:2729))
        (PORT d[2] (2971:2971:2971) (3061:3061:3061))
        (PORT d[3] (2298:2298:2298) (2359:2359:2359))
        (PORT d[4] (2026:2026:2026) (2139:2139:2139))
        (PORT d[5] (2678:2678:2678) (2804:2804:2804))
        (PORT d[6] (2958:2958:2958) (3037:3037:3037))
        (PORT d[7] (2521:2521:2521) (2602:2602:2602))
        (PORT d[8] (2525:2525:2525) (2583:2583:2583))
        (PORT d[9] (2702:2702:2702) (2786:2786:2786))
        (PORT d[10] (2083:2083:2083) (2184:2184:2184))
        (PORT d[11] (1948:1948:1948) (2035:2035:2035))
        (PORT d[12] (2262:2262:2262) (2308:2308:2308))
        (PORT clk (2530:2530:2530) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2248:2248:2248) (2228:2228:2228))
        (PORT clk (2530:2530:2530) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2554:2554:2554))
        (PORT d[0] (2870:2870:2870) (2859:2859:2859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2548:2548:2548) (2564:2564:2564))
        (PORT d[1] (2579:2579:2579) (2635:2635:2635))
        (PORT d[2] (2506:2506:2506) (2534:2534:2534))
        (PORT d[3] (2598:2598:2598) (2634:2634:2634))
        (PORT d[4] (2317:2317:2317) (2405:2405:2405))
        (PORT d[5] (2276:2276:2276) (2340:2340:2340))
        (PORT d[6] (2671:2671:2671) (2718:2718:2718))
        (PORT d[7] (2500:2500:2500) (2559:2559:2559))
        (PORT d[8] (2532:2532:2532) (2585:2585:2585))
        (PORT d[9] (2613:2613:2613) (2668:2668:2668))
        (PORT d[10] (2492:2492:2492) (2543:2543:2543))
        (PORT d[11] (2831:2831:2831) (2852:2852:2852))
        (PORT d[12] (2603:2603:2603) (2646:2646:2646))
        (PORT clk (2488:2488:2488) (2472:2472:2472))
        (PORT stall (3205:3205:3205) (3203:3203:3203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2472:2472:2472))
        (PORT d[0] (2053:2053:2053) (2028:2028:2028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1839:1839:1839) (1875:1875:1875))
        (PORT clk (2533:2533:2533) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2684:2684:2684) (2737:2737:2737))
        (PORT d[1] (2374:2374:2374) (2484:2484:2484))
        (PORT d[2] (3031:3031:3031) (3124:3124:3124))
        (PORT d[3] (2569:2569:2569) (2615:2615:2615))
        (PORT d[4] (2104:2104:2104) (2226:2226:2226))
        (PORT d[5] (2876:2876:2876) (2936:2936:2936))
        (PORT d[6] (2660:2660:2660) (2751:2751:2751))
        (PORT d[7] (2392:2392:2392) (2512:2512:2512))
        (PORT d[8] (2547:2547:2547) (2609:2609:2609))
        (PORT d[9] (2320:2320:2320) (2409:2409:2409))
        (PORT d[10] (2328:2328:2328) (2406:2406:2406))
        (PORT d[11] (1932:1932:1932) (2017:2017:2017))
        (PORT d[12] (1922:1922:1922) (1973:1973:1973))
        (PORT clk (2529:2529:2529) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2165:2165:2165) (2133:2133:2133))
        (PORT clk (2529:2529:2529) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (PORT d[0] (2759:2759:2759) (2735:2735:2735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2271:2271:2271) (2297:2297:2297))
        (PORT d[1] (2652:2652:2652) (2718:2718:2718))
        (PORT d[2] (2144:2144:2144) (2172:2172:2172))
        (PORT d[3] (2548:2548:2548) (2578:2578:2578))
        (PORT d[4] (2665:2665:2665) (2744:2744:2744))
        (PORT d[5] (2282:2282:2282) (2347:2347:2347))
        (PORT d[6] (2297:2297:2297) (2377:2377:2377))
        (PORT d[7] (2252:2252:2252) (2318:2318:2318))
        (PORT d[8] (2483:2483:2483) (2535:2535:2535))
        (PORT d[9] (2632:2632:2632) (2688:2688:2688))
        (PORT d[10] (2549:2549:2549) (2572:2572:2572))
        (PORT d[11] (2522:2522:2522) (2532:2532:2532))
        (PORT d[12] (2595:2595:2595) (2637:2637:2637))
        (PORT clk (2487:2487:2487) (2473:2473:2473))
        (PORT stall (3222:3222:3222) (3213:3213:3213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2473:2473:2473))
        (PORT d[0] (1718:1718:1718) (1691:1691:1691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2329:2329:2329) (2482:2482:2482))
        (PORT datab (2459:2459:2459) (2541:2541:2541))
        (PORT datac (693:693:693) (689:689:689))
        (PORT datad (1033:1033:1033) (1023:1023:1023))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2406:2406:2406) (2474:2474:2474))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1805:1805:1805) (1819:1819:1819))
        (PORT clk (2503:2503:2503) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1489:1489:1489) (1494:1494:1494))
        (PORT d[1] (2078:2078:2078) (2048:2048:2048))
        (PORT d[2] (1773:1773:1773) (1766:1766:1766))
        (PORT d[3] (1841:1841:1841) (1842:1842:1842))
        (PORT d[4] (1792:1792:1792) (1798:1798:1798))
        (PORT d[5] (2013:2013:2013) (1996:1996:1996))
        (PORT d[6] (1712:1712:1712) (1685:1685:1685))
        (PORT d[7] (1383:1383:1383) (1359:1359:1359))
        (PORT d[8] (1497:1497:1497) (1501:1501:1501))
        (PORT d[9] (1076:1076:1076) (1080:1080:1080))
        (PORT d[10] (1147:1147:1147) (1158:1158:1158))
        (PORT d[11] (1130:1130:1130) (1124:1124:1124))
        (PORT d[12] (1499:1499:1499) (1510:1510:1510))
        (PORT clk (2499:2499:2499) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2021:2021:2021) (1922:1922:1922))
        (PORT clk (2499:2499:2499) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2522:2522:2522))
        (PORT d[0] (2643:2643:2643) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1757:1757:1757) (1745:1745:1745))
        (PORT d[1] (1428:1428:1428) (1421:1421:1421))
        (PORT d[2] (1415:1415:1415) (1409:1409:1409))
        (PORT d[3] (1864:1864:1864) (1912:1912:1912))
        (PORT d[4] (1955:1955:1955) (1944:1944:1944))
        (PORT d[5] (1188:1188:1188) (1197:1197:1197))
        (PORT d[6] (864:864:864) (878:878:878))
        (PORT d[7] (1388:1388:1388) (1380:1380:1380))
        (PORT d[8] (1082:1082:1082) (1073:1073:1073))
        (PORT d[9] (1703:1703:1703) (1688:1688:1688))
        (PORT d[10] (1421:1421:1421) (1415:1415:1415))
        (PORT d[11] (1957:1957:1957) (1938:1938:1938))
        (PORT d[12] (1044:1044:1044) (1049:1049:1049))
        (PORT clk (2457:2457:2457) (2440:2440:2440))
        (PORT stall (1643:1643:1643) (1719:1719:1719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2440:2440:2440))
        (PORT d[0] (1219:1219:1219) (1162:1162:1162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1489:1489:1489) (1505:1505:1505))
        (PORT clk (2512:2512:2512) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2082:2082:2082) (2072:2072:2072))
        (PORT d[1] (1766:1766:1766) (1750:1750:1750))
        (PORT d[2] (2744:2744:2744) (2878:2878:2878))
        (PORT d[3] (1465:1465:1465) (1457:1457:1457))
        (PORT d[4] (1419:1419:1419) (1426:1426:1426))
        (PORT d[5] (1958:1958:1958) (1914:1914:1914))
        (PORT d[6] (1338:1338:1338) (1316:1316:1316))
        (PORT d[7] (1609:1609:1609) (1580:1580:1580))
        (PORT d[8] (1129:1129:1129) (1134:1134:1134))
        (PORT d[9] (1787:1787:1787) (1784:1784:1784))
        (PORT d[10] (1125:1125:1125) (1131:1131:1131))
        (PORT d[11] (1168:1168:1168) (1166:1166:1166))
        (PORT d[12] (1167:1167:1167) (1178:1178:1178))
        (PORT clk (2508:2508:2508) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2042:2042:2042) (1993:1993:1993))
        (PORT clk (2508:2508:2508) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2536:2536:2536))
        (PORT d[0] (2664:2664:2664) (2624:2624:2624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1425:1425:1425) (1421:1421:1421))
        (PORT d[1] (1446:1446:1446) (1444:1444:1444))
        (PORT d[2] (1396:1396:1396) (1388:1388:1388))
        (PORT d[3] (1845:1845:1845) (1897:1897:1897))
        (PORT d[4] (2079:2079:2079) (2164:2164:2164))
        (PORT d[5] (1150:1150:1150) (1148:1148:1148))
        (PORT d[6] (879:879:879) (895:895:895))
        (PORT d[7] (1632:1632:1632) (1596:1596:1596))
        (PORT d[8] (1056:1056:1056) (1049:1049:1049))
        (PORT d[9] (1341:1341:1341) (1337:1337:1337))
        (PORT d[10] (1745:1745:1745) (1735:1735:1735))
        (PORT d[11] (1710:1710:1710) (1698:1698:1698))
        (PORT d[12] (1045:1045:1045) (1048:1048:1048))
        (PORT clk (2466:2466:2466) (2454:2454:2454))
        (PORT stall (1695:1695:1695) (1768:1768:1768))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2454:2454:2454))
        (PORT d[0] (1185:1185:1185) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1446:1446:1446) (1520:1520:1520))
        (PORT datab (1391:1391:1391) (1450:1450:1450))
        (PORT datac (694:694:694) (689:689:689))
        (PORT datad (1029:1029:1029) (1019:1019:1019))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1830:1830:1830) (1803:1803:1803))
        (PORT datab (3011:3011:3011) (3062:3062:3062))
        (PORT datac (1763:1763:1763) (1830:1830:1830))
        (PORT datad (1821:1821:1821) (1796:1796:1796))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1820:1820:1820) (1836:1836:1836))
        (PORT datab (282:282:282) (364:364:364))
        (PORT datac (1951:1951:1951) (2043:2043:2043))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxRDM\|Mux11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2442:2442:2442) (2512:2512:2512))
        (PORT datab (2448:2448:2448) (2503:2503:2503))
        (PORT datac (2190:2190:2190) (2232:2232:2232))
        (PORT datad (226:226:226) (249:249:249))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2675:2675:2675) (2731:2731:2731))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writePC\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (704:704:704))
        (PORT datab (432:432:432) (450:450:450))
        (PORT datac (702:702:702) (692:692:692))
        (PORT datad (400:400:400) (410:410:410))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RincrementPC\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1638:1638:1638) (1677:1677:1677))
        (PORT datab (1614:1614:1614) (1633:1633:1633))
        (PORT datac (763:763:763) (803:803:803))
        (PORT datad (525:525:525) (584:584:584))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|got0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1366:1366:1366) (1403:1403:1403))
        (PORT datab (835:835:835) (889:889:889))
        (PORT datac (1006:1006:1006) (1058:1058:1058))
        (PORT datad (1117:1117:1117) (1159:1159:1159))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|got0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1034:1034:1034) (1062:1062:1062))
        (PORT datab (1039:1039:1039) (1092:1092:1092))
        (PORT datac (1054:1054:1054) (1089:1089:1089))
        (PORT datad (1119:1119:1119) (1161:1161:1161))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|got0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1507:1507:1507) (1530:1530:1530))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (790:790:790) (845:845:845))
        (PORT datad (936:936:936) (917:917:917))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[6\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (253:253:253) (296:296:296))
        (PORT datac (212:212:212) (247:247:247))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[6\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1388:1388:1388) (1403:1403:1403))
        (PORT datab (486:486:486) (496:496:496))
        (PORT datac (453:453:453) (505:505:505))
        (PORT datad (701:701:701) (717:717:717))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[6\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (707:707:707))
        (PORT datab (406:406:406) (425:425:425))
        (PORT datac (704:704:704) (704:704:704))
        (PORT datad (699:699:699) (698:698:698))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2826:2826:2826) (2871:2871:2871))
        (PORT sload (1917:1917:1917) (1983:1983:1983))
        (PORT ena (1412:1412:1412) (1362:1362:1362))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[5\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2269:2269:2269) (2354:2354:2354))
        (PORT sload (1917:1917:1917) (1983:1983:1983))
        (PORT ena (1412:1412:1412) (1362:1362:1362))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[6\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1117:1117:1117) (1153:1153:1153))
        (PORT sload (1917:1917:1917) (1983:1983:1983))
        (PORT ena (1412:1412:1412) (1362:1362:1362))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[7\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2236:2236:2236) (2319:2319:2319))
        (PORT sload (1917:1917:1917) (1983:1983:1983))
        (PORT ena (1412:1412:1412) (1362:1362:1362))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[8\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1546:1546:1546) (1585:1585:1585))
        (PORT sload (1917:1917:1917) (1983:1983:1983))
        (PORT ena (1412:1412:1412) (1362:1362:1362))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[9\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2096:2096:2096) (2154:2154:2154))
        (PORT sload (1917:1917:1917) (1983:1983:1983))
        (PORT ena (1412:1412:1412) (1362:1362:1362))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[10\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1745:1745:1745) (1774:1774:1774))
        (PORT sload (1917:1917:1917) (1983:1983:1983))
        (PORT ena (1412:1412:1412) (1362:1362:1362))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[11\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1559:1559:1559) (1619:1619:1619))
        (PORT sload (1917:1917:1917) (1983:1983:1983))
        (PORT ena (1412:1412:1412) (1362:1362:1362))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[12\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2423:2423:2423) (2429:2429:2429))
        (PORT sload (1917:1917:1917) (1983:1983:1983))
        (PORT ena (1412:1412:1412) (1362:1362:1362))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[13\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (3197:3197:3197) (3266:3266:3266))
        (PORT sload (1917:1917:1917) (1983:1983:1983))
        (PORT ena (1412:1412:1412) (1362:1362:1362))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[14\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2571:2571:2571) (2639:2639:2639))
        (PORT sload (1917:1917:1917) (1983:1983:1983))
        (PORT ena (1412:1412:1412) (1362:1362:1362))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[15\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1964:1964:1964) (1953:1953:1953))
        (PORT sload (1917:1917:1917) (1983:1983:1983))
        (PORT ena (1412:1412:1412) (1362:1362:1362))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[15\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (829:829:829))
        (PORT datab (1052:1052:1052) (1073:1073:1073))
        (PORT datad (804:804:804) (809:809:809))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2164:2164:2164))
        (PORT asdata (1666:1666:1666) (1632:1632:1632))
        (PORT ena (1494:1494:1494) (1492:1492:1492))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (923:923:923))
        (PORT datab (511:511:511) (576:576:576))
        (PORT datad (1048:1048:1048) (1043:1043:1043))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode1165w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (397:397:397))
        (PORT datab (302:302:302) (373:373:373))
        (PORT datac (268:268:268) (331:331:331))
        (PORT datad (1114:1114:1114) (1132:1132:1132))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a97\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1093:1093:1093) (1093:1093:1093))
        (PORT clk (2522:2522:2522) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a97\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2548:2548:2548) (2580:2580:2580))
        (PORT d[1] (2725:2725:2725) (2872:2872:2872))
        (PORT d[2] (2789:2789:2789) (2870:2870:2870))
        (PORT d[3] (2169:2169:2169) (2175:2175:2175))
        (PORT d[4] (2323:2323:2323) (2423:2423:2423))
        (PORT d[5] (3018:3018:3018) (3039:3039:3039))
        (PORT d[6] (3011:3011:3011) (3132:3132:3132))
        (PORT d[7] (2380:2380:2380) (2527:2527:2527))
        (PORT d[8] (2175:2175:2175) (2195:2195:2195))
        (PORT d[9] (2637:2637:2637) (2720:2720:2720))
        (PORT d[10] (2553:2553:2553) (2560:2560:2560))
        (PORT d[11] (2403:2403:2403) (2506:2506:2506))
        (PORT d[12] (2395:2395:2395) (2393:2393:2393))
        (PORT clk (2518:2518:2518) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a97\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2462:2462:2462) (2438:2438:2438))
        (PORT clk (2518:2518:2518) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a97\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a97\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3740:3740:3740) (3764:3764:3764))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a97\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a97\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a97\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a97\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1414:1414:1414) (1425:1425:1425))
        (PORT d[1] (4431:4431:4431) (4559:4559:4559))
        (PORT d[2] (1598:1598:1598) (1637:1637:1637))
        (PORT d[3] (2677:2677:2677) (2622:2622:2622))
        (PORT d[4] (2127:2127:2127) (2133:2133:2133))
        (PORT d[5] (1729:1729:1729) (1722:1722:1722))
        (PORT d[6] (2705:2705:2705) (2689:2689:2689))
        (PORT d[7] (2460:2460:2460) (2464:2464:2464))
        (PORT d[8] (3001:3001:3001) (3150:3150:3150))
        (PORT d[9] (1810:1810:1810) (1815:1815:1815))
        (PORT d[10] (3358:3358:3358) (3308:3308:3308))
        (PORT d[11] (1706:1706:1706) (1832:1832:1832))
        (PORT d[12] (1713:1713:1713) (1717:1717:1717))
        (PORT clk (2520:2520:2520) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a97\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a97\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a97\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a97\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a113\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1861:1861:1861) (1924:1924:1924))
        (PORT clk (2496:2496:2496) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a113\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3109:3109:3109) (3253:3253:3253))
        (PORT d[1] (3105:3105:3105) (3259:3259:3259))
        (PORT d[2] (2726:2726:2726) (2858:2858:2858))
        (PORT d[3] (3034:3034:3034) (3119:3119:3119))
        (PORT d[4] (2779:2779:2779) (2903:2903:2903))
        (PORT d[5] (3303:3303:3303) (3430:3430:3430))
        (PORT d[6] (3144:3144:3144) (3302:3302:3302))
        (PORT d[7] (3102:3102:3102) (3263:3263:3263))
        (PORT d[8] (2723:2723:2723) (2875:2875:2875))
        (PORT d[9] (2783:2783:2783) (2909:2909:2909))
        (PORT d[10] (2738:2738:2738) (2855:2855:2855))
        (PORT d[11] (2712:2712:2712) (2823:2823:2823))
        (PORT d[12] (2674:2674:2674) (2782:2782:2782))
        (PORT clk (2492:2492:2492) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a113\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2769:2769:2769) (2826:2826:2826))
        (PORT clk (2492:2492:2492) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a113\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a113\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3714:3714:3714) (3736:3736:3736))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a113\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a113\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a113\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a113\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3543:3543:3543) (3695:3695:3695))
        (PORT d[1] (3372:3372:3372) (3493:3493:3493))
        (PORT d[2] (3925:3925:3925) (4215:4215:4215))
        (PORT d[3] (4589:4589:4589) (4739:4739:4739))
        (PORT d[4] (4172:4172:4172) (4239:4239:4239))
        (PORT d[5] (3973:3973:3973) (4247:4247:4247))
        (PORT d[6] (3321:3321:3321) (3507:3507:3507))
        (PORT d[7] (2618:2618:2618) (2754:2754:2754))
        (PORT d[8] (3773:3773:3773) (3934:3934:3934))
        (PORT d[9] (2674:2674:2674) (2794:2794:2794))
        (PORT d[10] (4411:4411:4411) (4565:4565:4565))
        (PORT d[11] (2780:2780:2780) (2921:2921:2921))
        (PORT d[12] (3866:3866:3866) (3971:3971:3971))
        (PORT clk (2494:2494:2494) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a113\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a113\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a113\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a113\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[1\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1996:1996:1996) (2154:2154:2154))
        (PORT datab (1654:1654:1654) (1567:1567:1567))
        (PORT datac (2186:2186:2186) (2316:2316:2316))
        (PORT datad (1942:1942:1942) (1932:1932:1932))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a65\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2045:2045:2045) (2085:2085:2085))
        (PORT clk (2498:2498:2498) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a65\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1940:1940:1940) (1992:1992:1992))
        (PORT d[1] (1915:1915:1915) (1980:1980:1980))
        (PORT d[2] (1890:1890:1890) (1944:1944:1944))
        (PORT d[3] (1920:1920:1920) (1964:1964:1964))
        (PORT d[4] (1837:1837:1837) (1885:1885:1885))
        (PORT d[5] (2481:2481:2481) (2481:2481:2481))
        (PORT d[6] (2256:2256:2256) (2302:2302:2302))
        (PORT d[7] (2400:2400:2400) (2519:2519:2519))
        (PORT d[8] (2246:2246:2246) (2280:2280:2280))
        (PORT d[9] (1677:1677:1677) (1751:1751:1751))
        (PORT d[10] (2656:2656:2656) (2767:2767:2767))
        (PORT d[11] (1940:1940:1940) (2003:2003:2003))
        (PORT d[12] (2272:2272:2272) (2318:2318:2318))
        (PORT clk (2494:2494:2494) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a65\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2097:2097:2097) (2062:2062:2062))
        (PORT clk (2494:2494:2494) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a65\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a65\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3716:3716:3716) (3734:3734:3734))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a65\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a65\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a65\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a65\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2940:2940:2940) (3085:3085:3085))
        (PORT d[1] (3387:3387:3387) (3497:3497:3497))
        (PORT d[2] (3101:3101:3101) (3273:3273:3273))
        (PORT d[3] (5076:5076:5076) (5293:5293:5293))
        (PORT d[4] (3153:3153:3153) (3371:3371:3371))
        (PORT d[5] (3543:3543:3543) (3728:3728:3728))
        (PORT d[6] (2668:2668:2668) (2838:2838:2838))
        (PORT d[7] (3657:3657:3657) (3789:3789:3789))
        (PORT d[8] (4940:4940:4940) (5157:5157:5157))
        (PORT d[9] (2633:2633:2633) (2748:2748:2748))
        (PORT d[10] (4282:4282:4282) (4506:4506:4506))
        (PORT d[11] (2433:2433:2433) (2596:2596:2596))
        (PORT d[12] (7542:7542:7542) (7548:7548:7548))
        (PORT clk (2496:2496:2496) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a65\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a65\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a65\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a65\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a81\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1849:1849:1849) (1841:1841:1841))
        (PORT clk (2550:2550:2550) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2113:2113:2113) (2099:2099:2099))
        (PORT d[1] (3076:3076:3076) (3188:3188:3188))
        (PORT d[2] (2357:2357:2357) (2312:2312:2312))
        (PORT d[3] (1893:1893:1893) (1921:1921:1921))
        (PORT d[4] (1870:1870:1870) (1909:1909:1909))
        (PORT d[5] (2643:2643:2643) (2581:2581:2581))
        (PORT d[6] (2631:2631:2631) (2711:2711:2711))
        (PORT d[7] (2057:2057:2057) (2180:2180:2180))
        (PORT d[8] (2240:2240:2240) (2329:2329:2329))
        (PORT d[9] (2496:2496:2496) (2497:2497:2497))
        (PORT d[10] (2019:2019:2019) (1988:1988:1988))
        (PORT d[11] (1939:1939:1939) (1999:1999:1999))
        (PORT d[12] (2398:2398:2398) (2397:2397:2397))
        (PORT clk (2546:2546:2546) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a81\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1987:1987:1987) (1893:1893:1893))
        (PORT clk (2546:2546:2546) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a81\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a81\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3768:3768:3768) (3789:3789:3789))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a81\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a81\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a81\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2825:2825:2825) (2922:2922:2922))
        (PORT d[1] (1830:1830:1830) (1849:1849:1849))
        (PORT d[2] (1592:1592:1592) (1683:1683:1683))
        (PORT d[3] (2046:2046:2046) (2041:2041:2041))
        (PORT d[4] (2086:2086:2086) (2082:2082:2082))
        (PORT d[5] (2128:2128:2128) (2119:2119:2119))
        (PORT d[6] (2364:2364:2364) (2354:2354:2354))
        (PORT d[7] (3164:3164:3164) (3383:3383:3383))
        (PORT d[8] (3935:3935:3935) (4036:4036:4036))
        (PORT d[9] (1883:1883:1883) (1908:1908:1908))
        (PORT d[10] (2736:2736:2736) (2709:2709:2709))
        (PORT d[11] (1804:1804:1804) (1823:1823:1823))
        (PORT d[12] (1776:1776:1776) (1800:1800:1800))
        (PORT clk (2548:2548:2548) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a81\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a81\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a81\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a81\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[1\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2006:2006:2006) (2168:2168:2168))
        (PORT datab (2129:2129:2129) (2130:2130:2130))
        (PORT datac (2196:2196:2196) (2327:2327:2327))
        (PORT datad (1984:1984:1984) (2005:2005:2005))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1474:1474:1474) (1482:1482:1482))
        (PORT clk (2481:2481:2481) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2556:2556:2556) (2568:2568:2568))
        (PORT d[1] (2745:2745:2745) (2894:2894:2894))
        (PORT d[2] (3503:3503:3503) (3689:3689:3689))
        (PORT d[3] (2569:2569:2569) (2626:2626:2626))
        (PORT d[4] (2250:2250:2250) (2330:2330:2330))
        (PORT d[5] (3563:3563:3563) (3658:3658:3658))
        (PORT d[6] (3029:3029:3029) (3150:3150:3150))
        (PORT d[7] (2370:2370:2370) (2516:2516:2516))
        (PORT d[8] (2646:2646:2646) (2758:2758:2758))
        (PORT d[9] (2592:2592:2592) (2630:2630:2630))
        (PORT d[10] (2607:2607:2607) (2618:2618:2618))
        (PORT d[11] (2408:2408:2408) (2512:2512:2512))
        (PORT d[12] (2539:2539:2539) (2545:2545:2545))
        (PORT clk (2477:2477:2477) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2648:2648:2648) (2566:2566:2566))
        (PORT clk (2477:2477:2477) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3699:3699:3699) (3713:3713:3713))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2496:2496:2496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2030:2030:2030) (2025:2025:2025))
        (PORT d[1] (4052:4052:4052) (4185:4185:4185))
        (PORT d[2] (2237:2237:2237) (2259:2259:2259))
        (PORT d[3] (2921:2921:2921) (2866:2866:2866))
        (PORT d[4] (2281:2281:2281) (2244:2244:2244))
        (PORT d[5] (2433:2433:2433) (2421:2421:2421))
        (PORT d[6] (2426:2426:2426) (2426:2426:2426))
        (PORT d[7] (1870:1870:1870) (1905:1905:1905))
        (PORT d[8] (3414:3414:3414) (3589:3589:3589))
        (PORT d[9] (2178:2178:2178) (2182:2182:2182))
        (PORT d[10] (2972:2972:2972) (2924:2924:2924))
        (PORT d[11] (2652:2652:2652) (2747:2747:2747))
        (PORT d[12] (2404:2404:2404) (2403:2403:2403))
        (PORT clk (2479:2479:2479) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2493:2493:2493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1473:1473:1473) (1475:1475:1475))
        (PORT clk (2487:2487:2487) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2217:2217:2217) (2244:2244:2244))
        (PORT d[1] (2715:2715:2715) (2865:2865:2865))
        (PORT d[2] (3483:3483:3483) (3668:3668:3668))
        (PORT d[3] (2567:2567:2567) (2630:2630:2630))
        (PORT d[4] (2537:2537:2537) (2602:2602:2602))
        (PORT d[5] (3576:3576:3576) (3670:3670:3670))
        (PORT d[6] (3056:3056:3056) (3178:3178:3178))
        (PORT d[7] (2889:2889:2889) (3092:3092:3092))
        (PORT d[8] (2502:2502:2502) (2509:2509:2509))
        (PORT d[9] (2628:2628:2628) (2744:2744:2744))
        (PORT d[10] (2580:2580:2580) (2590:2590:2590))
        (PORT d[11] (2752:2752:2752) (2846:2846:2846))
        (PORT d[12] (2519:2519:2519) (2591:2591:2591))
        (PORT clk (2483:2483:2483) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2866:2866:2866) (2883:2883:2883))
        (PORT clk (2483:2483:2483) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3705:3705:3705) (3722:3722:3722))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2505:2505:2505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2913:2913:2913) (3056:3056:3056))
        (PORT d[1] (4088:4088:4088) (4222:4222:4222))
        (PORT d[2] (3264:3264:3264) (3488:3488:3488))
        (PORT d[3] (2634:2634:2634) (2596:2596:2596))
        (PORT d[4] (3781:3781:3781) (3819:3819:3819))
        (PORT d[5] (2087:2087:2087) (2077:2077:2077))
        (PORT d[6] (2419:2419:2419) (2418:2418:2418))
        (PORT d[7] (2190:2190:2190) (2214:2214:2214))
        (PORT d[8] (3446:3446:3446) (3624:3624:3624))
        (PORT d[9] (2177:2177:2177) (2181:2181:2181))
        (PORT d[10] (3018:3018:3018) (2975:2975:2975))
        (PORT d[11] (2347:2347:2347) (2449:2449:2449))
        (PORT d[12] (2735:2735:2735) (2730:2730:2730))
        (PORT clk (2485:2485:2485) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2502:2502:2502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[1\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2200:2200:2200) (2227:2227:2227))
        (PORT datab (426:426:426) (437:437:437))
        (PORT datac (2129:2129:2129) (2234:2234:2234))
        (PORT datad (733:733:733) (723:723:723))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1763:1763:1763) (1772:1772:1772))
        (PORT clk (2500:2500:2500) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2909:2909:2909) (2975:2975:2975))
        (PORT d[1] (2771:2771:2771) (2925:2925:2925))
        (PORT d[2] (2923:2923:2923) (3044:3044:3044))
        (PORT d[3] (2579:2579:2579) (2632:2632:2632))
        (PORT d[4] (2558:2558:2558) (2627:2627:2627))
        (PORT d[5] (3079:3079:3079) (3105:3105:3105))
        (PORT d[6] (3578:3578:3578) (3664:3664:3664))
        (PORT d[7] (3694:3694:3694) (3931:3931:3931))
        (PORT d[8] (2488:2488:2488) (2526:2526:2526))
        (PORT d[9] (2613:2613:2613) (2675:2675:2675))
        (PORT d[10] (2550:2550:2550) (2591:2591:2591))
        (PORT d[11] (2490:2490:2490) (2541:2541:2541))
        (PORT d[12] (2779:2779:2779) (2812:2812:2812))
        (PORT clk (2496:2496:2496) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2878:2878:2878) (2922:2922:2922))
        (PORT clk (2496:2496:2496) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3718:3718:3718) (3734:3734:3734))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a33\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3235:3235:3235) (3337:3337:3337))
        (PORT d[1] (2142:2142:2142) (2196:2196:2196))
        (PORT d[2] (3632:3632:3632) (3899:3899:3899))
        (PORT d[3] (3452:3452:3452) (3456:3456:3456))
        (PORT d[4] (4410:4410:4410) (4436:4436:4436))
        (PORT d[5] (3142:3142:3142) (3125:3125:3125))
        (PORT d[6] (3126:3126:3126) (3125:3125:3125))
        (PORT d[7] (2401:2401:2401) (2555:2555:2555))
        (PORT d[8] (3420:3420:3420) (3593:3593:3593))
        (PORT d[9] (2887:2887:2887) (2972:2972:2972))
        (PORT d[10] (3346:3346:3346) (3298:3298:3298))
        (PORT d[11] (3384:3384:3384) (3548:3548:3548))
        (PORT d[12] (3132:3132:3132) (3133:3133:3133))
        (PORT clk (2498:2498:2498) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1772:1772:1772) (1782:1782:1782))
        (PORT clk (2511:2511:2511) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2944:2944:2944) (2999:2999:2999))
        (PORT d[1] (2868:2868:2868) (2898:2898:2898))
        (PORT d[2] (3243:3243:3243) (3361:3361:3361))
        (PORT d[3] (2527:2527:2527) (2567:2567:2567))
        (PORT d[4] (2579:2579:2579) (2641:2641:2641))
        (PORT d[5] (3581:3581:3581) (3699:3699:3699))
        (PORT d[6] (3053:3053:3053) (3182:3182:3182))
        (PORT d[7] (3320:3320:3320) (3563:3563:3563))
        (PORT d[8] (2668:2668:2668) (2783:2783:2783))
        (PORT d[9] (2589:2589:2589) (2650:2650:2650))
        (PORT d[10] (2963:2963:2963) (2999:2999:2999))
        (PORT d[11] (2723:2723:2723) (2847:2847:2847))
        (PORT d[12] (2786:2786:2786) (2819:2819:2819))
        (PORT clk (2507:2507:2507) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2801:2801:2801) (2815:2815:2815))
        (PORT clk (2507:2507:2507) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3729:3729:3729) (3744:3744:3744))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a49\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3553:3553:3553) (3716:3716:3716))
        (PORT d[1] (3577:3577:3577) (3698:3698:3698))
        (PORT d[2] (3612:3612:3612) (3873:3873:3873))
        (PORT d[3] (3453:3453:3453) (3454:3454:3454))
        (PORT d[4] (4394:4394:4394) (4423:4423:4423))
        (PORT d[5] (3444:3444:3444) (3403:3403:3403))
        (PORT d[6] (3424:3424:3424) (3415:3415:3415))
        (PORT d[7] (2657:2657:2657) (2790:2790:2790))
        (PORT d[8] (3391:3391:3391) (3564:3564:3564))
        (PORT d[9] (2768:2768:2768) (2855:2855:2855))
        (PORT d[10] (3797:3797:3797) (3782:3782:3782))
        (PORT d[11] (3066:3066:3066) (3236:3236:3236))
        (PORT d[12] (3464:3464:3464) (3465:3465:3465))
        (PORT clk (2509:2509:2509) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2481:2481:2481) (2573:2573:2573))
        (PORT datab (2527:2527:2527) (2667:2667:2667))
        (PORT datac (733:733:733) (724:724:724))
        (PORT datad (396:396:396) (396:396:396))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2927:2927:2927) (3059:3059:3059))
        (PORT datac (1328:1328:1328) (1352:1352:1352))
        (PORT datad (1660:1660:1660) (1705:1705:1705))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[1\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2929:2929:2929) (3062:3062:3062))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (782:782:782) (782:782:782))
        (PORT clk (2505:2505:2505) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3209:3209:3209) (3306:3306:3306))
        (PORT d[1] (3482:3482:3482) (3542:3542:3542))
        (PORT d[2] (2453:2453:2453) (2657:2657:2657))
        (PORT d[3] (4500:4500:4500) (4562:4562:4562))
        (PORT d[4] (3113:3113:3113) (3332:3332:3332))
        (PORT d[5] (1902:1902:1902) (1969:1969:1969))
        (PORT d[6] (4490:4490:4490) (4388:4388:4388))
        (PORT d[7] (2252:2252:2252) (2347:2347:2347))
        (PORT d[8] (3707:3707:3707) (3841:3841:3841))
        (PORT d[9] (1963:1963:1963) (2043:2043:2043))
        (PORT d[10] (4155:4155:4155) (4298:4298:4298))
        (PORT d[11] (1716:1716:1716) (1848:1848:1848))
        (PORT d[12] (3460:3460:3460) (3547:3547:3547))
        (PORT clk (2501:2501:2501) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3375:3375:3375) (3341:3341:3341))
        (PORT clk (2501:2501:2501) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2529:2529:2529))
        (PORT d[0] (4101:4101:4101) (4211:4211:4211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1527:1527:1527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1527:1527:1527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1527:1527:1527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (467:467:467) (475:475:475))
        (PORT clk (2500:2500:2500) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3133:3133:3133) (3251:3251:3251))
        (PORT d[1] (3476:3476:3476) (3537:3537:3537))
        (PORT d[2] (2803:2803:2803) (2982:2982:2982))
        (PORT d[3] (4203:4203:4203) (4291:4291:4291))
        (PORT d[4] (2852:2852:2852) (3080:3080:3080))
        (PORT d[5] (2305:2305:2305) (2415:2415:2415))
        (PORT d[6] (4812:4812:4812) (4701:4701:4701))
        (PORT d[7] (2705:2705:2705) (2845:2845:2845))
        (PORT d[8] (3965:3965:3965) (4100:4100:4100))
        (PORT d[9] (1964:1964:1964) (2044:2044:2044))
        (PORT d[10] (3838:3838:3838) (3990:3990:3990))
        (PORT d[11] (2061:2061:2061) (2183:2183:2183))
        (PORT d[12] (3446:3446:3446) (3534:3534:3534))
        (PORT clk (2496:2496:2496) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2837:2837:2837) (2821:2821:2821))
        (PORT clk (2496:2496:2496) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2521:2521:2521))
        (PORT d[0] (3866:3866:3866) (3949:3949:3949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2278:2278:2278) (2289:2289:2289))
        (PORT datab (2151:2151:2151) (2279:2279:2279))
        (PORT datac (1456:1456:1456) (1479:1479:1479))
        (PORT datad (1447:1447:1447) (1463:1463:1463))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (820:820:820) (822:822:822))
        (PORT clk (2508:2508:2508) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3164:3164:3164) (3263:3263:3263))
        (PORT d[1] (3673:3673:3673) (3730:3730:3730))
        (PORT d[2] (2798:2798:2798) (2991:2991:2991))
        (PORT d[3] (5080:5080:5080) (5257:5257:5257))
        (PORT d[4] (2825:2825:2825) (3056:3056:3056))
        (PORT d[5] (1865:1865:1865) (1928:1928:1928))
        (PORT d[6] (4490:4490:4490) (4387:4387:4387))
        (PORT d[7] (1937:1937:1937) (2038:2038:2038))
        (PORT d[8] (3738:3738:3738) (3878:3878:3878))
        (PORT d[9] (1955:1955:1955) (2035:2035:2035))
        (PORT d[10] (4201:4201:4201) (4352:4352:4352))
        (PORT d[11] (1741:1741:1741) (1876:1876:1876))
        (PORT d[12] (3466:3466:3466) (3554:3554:3554))
        (PORT clk (2504:2504:2504) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2733:2733:2733) (2712:2712:2712))
        (PORT clk (2504:2504:2504) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (PORT d[0] (3915:3915:3915) (3972:3972:3972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (812:812:812) (815:815:815))
        (PORT clk (2494:2494:2494) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3261:3261:3261) (3392:3392:3392))
        (PORT d[1] (3101:3101:3101) (3170:3170:3170))
        (PORT d[2] (2453:2453:2453) (2652:2652:2652))
        (PORT d[3] (4212:4212:4212) (4332:4332:4332))
        (PORT d[4] (3079:3079:3079) (3303:3303:3303))
        (PORT d[5] (2330:2330:2330) (2442:2442:2442))
        (PORT d[6] (4844:4844:4844) (4735:4735:4735))
        (PORT d[7] (2647:2647:2647) (2781:2781:2781))
        (PORT d[8] (3657:3657:3657) (3787:3787:3787))
        (PORT d[9] (2316:2316:2316) (2390:2390:2390))
        (PORT d[10] (3835:3835:3835) (3979:3979:3979))
        (PORT d[11] (2077:2077:2077) (2205:2205:2205))
        (PORT d[12] (3155:3155:3155) (3246:3246:3246))
        (PORT clk (2490:2490:2490) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3319:3319:3319) (3387:3387:3387))
        (PORT clk (2490:2490:2490) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (PORT d[0] (3582:3582:3582) (3638:3638:3638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[1\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2276:2276:2276) (2287:2287:2287))
        (PORT datab (2149:2149:2149) (2277:2277:2277))
        (PORT datac (1136:1136:1136) (1100:1100:1100))
        (PORT datad (1392:1392:1392) (1351:1351:1351))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1944:1944:1944) (1934:1934:1934))
        (PORT datab (2432:2432:2432) (2425:2425:2425))
        (PORT datac (212:212:212) (248:248:248))
        (PORT datad (213:213:213) (239:239:239))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2159:2159:2159) (2184:2184:2184))
        (PORT clk (2521:2521:2521) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2163:2163:2163) (2132:2132:2132))
        (PORT d[1] (2090:2090:2090) (2059:2059:2059))
        (PORT d[2] (1410:1410:1410) (1385:1385:1385))
        (PORT d[3] (1468:1468:1468) (1435:1435:1435))
        (PORT d[4] (1763:1763:1763) (1739:1739:1739))
        (PORT d[5] (1724:1724:1724) (1700:1700:1700))
        (PORT d[6] (2046:2046:2046) (2004:2004:2004))
        (PORT d[7] (2464:2464:2464) (2588:2588:2588))
        (PORT d[8] (2249:2249:2249) (2338:2338:2338))
        (PORT d[9] (1659:1659:1659) (1730:1730:1730))
        (PORT d[10] (1613:1613:1613) (1681:1681:1681))
        (PORT d[11] (2220:2220:2220) (2294:2294:2294))
        (PORT d[12] (1656:1656:1656) (1619:1619:1619))
        (PORT clk (2517:2517:2517) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1777:1777:1777) (1671:1671:1671))
        (PORT clk (2517:2517:2517) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2539:2539:2539))
        (PORT d[0] (2399:2399:2399) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1725:1725:1725) (1666:1666:1666))
        (PORT d[1] (1785:1785:1785) (1736:1736:1736))
        (PORT d[2] (1988:1988:1988) (1923:1923:1923))
        (PORT d[3] (1093:1093:1093) (1086:1086:1086))
        (PORT d[4] (1047:1047:1047) (1042:1042:1042))
        (PORT d[5] (2161:2161:2161) (2173:2173:2173))
        (PORT d[6] (2195:2195:2195) (2246:2246:2246))
        (PORT d[7] (2083:2083:2083) (2078:2078:2078))
        (PORT d[8] (1685:1685:1685) (1648:1648:1648))
        (PORT d[9] (1999:1999:1999) (1954:1954:1954))
        (PORT d[10] (2074:2074:2074) (2039:2039:2039))
        (PORT d[11] (1701:1701:1701) (1657:1657:1657))
        (PORT d[12] (1880:1880:1880) (1945:1945:1945))
        (PORT clk (2475:2475:2475) (2457:2457:2457))
        (PORT stall (1874:1874:1874) (1988:1988:1988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2457:2457:2457))
        (PORT d[0] (1313:1313:1313) (1243:1243:1243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2109:2109:2109) (2129:2129:2129))
        (PORT clk (2531:2531:2531) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1854:1854:1854) (1818:1818:1818))
        (PORT d[1] (1751:1751:1751) (1729:1729:1729))
        (PORT d[2] (2051:2051:2051) (2003:2003:2003))
        (PORT d[3] (2059:2059:2059) (2021:2021:2021))
        (PORT d[4] (1744:1744:1744) (1732:1732:1732))
        (PORT d[5] (2336:2336:2336) (2299:2299:2299))
        (PORT d[6] (2235:2235:2235) (2285:2285:2285))
        (PORT d[7] (2464:2464:2464) (2588:2588:2588))
        (PORT d[8] (1710:1710:1710) (1662:1662:1662))
        (PORT d[9] (1612:1612:1612) (1677:1677:1677))
        (PORT d[10] (1679:1679:1679) (1650:1650:1650))
        (PORT d[11] (2347:2347:2347) (2409:2409:2409))
        (PORT d[12] (1686:1686:1686) (1653:1653:1653))
        (PORT clk (2527:2527:2527) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1848:1848:1848) (1760:1760:1760))
        (PORT clk (2527:2527:2527) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2557:2557:2557))
        (PORT d[0] (2470:2470:2470) (2391:2391:2391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1778:1778:1778) (1729:1729:1729))
        (PORT d[1] (1768:1768:1768) (1718:1718:1718))
        (PORT d[2] (1311:1311:1311) (1277:1277:1277))
        (PORT d[3] (1353:1353:1353) (1317:1317:1317))
        (PORT d[4] (1078:1078:1078) (1073:1073:1073))
        (PORT d[5] (2174:2174:2174) (2186:2186:2186))
        (PORT d[6] (2225:2225:2225) (2280:2280:2280))
        (PORT d[7] (1761:1761:1761) (1766:1766:1766))
        (PORT d[8] (2129:2129:2129) (2154:2154:2154))
        (PORT d[9] (2005:2005:2005) (1960:1960:1960))
        (PORT d[10] (1430:1430:1430) (1412:1412:1412))
        (PORT d[11] (1633:1633:1633) (1578:1578:1578))
        (PORT d[12] (1687:1687:1687) (1641:1641:1641))
        (PORT clk (2485:2485:2485) (2475:2475:2475))
        (PORT stall (2626:2626:2626) (2749:2749:2749))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2475:2475:2475))
        (PORT d[0] (898:898:898) (814:814:814))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1430:1430:1430) (1452:1452:1452))
        (PORT datab (1383:1383:1383) (1392:1392:1392))
        (PORT datac (689:689:689) (685:685:685))
        (PORT datad (1045:1045:1045) (1032:1032:1032))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2146:2146:2146) (2167:2167:2167))
        (PORT clk (2517:2517:2517) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1853:1853:1853) (1817:1817:1817))
        (PORT d[1] (1450:1450:1450) (1428:1428:1428))
        (PORT d[2] (2078:2078:2078) (2032:2032:2032))
        (PORT d[3] (791:791:791) (783:783:783))
        (PORT d[4] (1030:1030:1030) (1014:1014:1014))
        (PORT d[5] (2348:2348:2348) (2306:2306:2306))
        (PORT d[6] (2518:2518:2518) (2559:2559:2559))
        (PORT d[7] (2430:2430:2430) (2554:2554:2554))
        (PORT d[8] (2600:2600:2600) (2683:2683:2683))
        (PORT d[9] (1083:1083:1083) (1059:1059:1059))
        (PORT d[10] (1905:1905:1905) (1956:1956:1956))
        (PORT d[11] (1977:1977:1977) (2042:2042:2042))
        (PORT d[12] (1351:1351:1351) (1312:1312:1312))
        (PORT clk (2513:2513:2513) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1666:1666:1666) (1560:1560:1560))
        (PORT clk (2513:2513:2513) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2535:2535:2535))
        (PORT d[0] (2288:2288:2288) (2191:2191:2191))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2536:2536:2536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1169:1169:1169) (1150:1150:1150))
        (PORT d[1] (1159:1159:1159) (1137:1137:1137))
        (PORT d[2] (1155:1155:1155) (1121:1121:1121))
        (PORT d[3] (704:704:704) (700:700:700))
        (PORT d[4] (1693:1693:1693) (1683:1683:1683))
        (PORT d[5] (2212:2212:2212) (2227:2227:2227))
        (PORT d[6] (2160:2160:2160) (2209:2209:2209))
        (PORT d[7] (2160:2160:2160) (2102:2102:2102))
        (PORT d[8] (1392:1392:1392) (1346:1346:1346))
        (PORT d[9] (2006:2006:2006) (1961:1961:1961))
        (PORT d[10] (1962:1962:1962) (1905:1905:1905))
        (PORT d[11] (1291:1291:1291) (1245:1245:1245))
        (PORT d[12] (2190:2190:2190) (2248:2248:2248))
        (PORT clk (2471:2471:2471) (2453:2453:2453))
        (PORT stall (1692:1692:1692) (1771:1771:1771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2453:2453:2453))
        (PORT d[0] (1376:1376:1376) (1273:1273:1273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2124:2124:2124) (2149:2149:2149))
        (PORT clk (2513:2513:2513) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1816:1816:1816) (1790:1790:1790))
        (PORT d[1] (1746:1746:1746) (1711:1711:1711))
        (PORT d[2] (2058:2058:2058) (2012:2012:2012))
        (PORT d[3] (1044:1044:1044) (1032:1032:1032))
        (PORT d[4] (1397:1397:1397) (1397:1397:1397))
        (PORT d[5] (2332:2332:2332) (2290:2290:2290))
        (PORT d[6] (2208:2208:2208) (2253:2253:2253))
        (PORT d[7] (1634:1634:1634) (1708:1708:1708))
        (PORT d[8] (2352:2352:2352) (2290:2290:2290))
        (PORT d[9] (1626:1626:1626) (1692:1692:1692))
        (PORT d[10] (1661:1661:1661) (1618:1618:1618))
        (PORT d[11] (2222:2222:2222) (2286:2286:2286))
        (PORT d[12] (1699:1699:1699) (1668:1668:1668))
        (PORT clk (2509:2509:2509) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2010:2010:2010) (1909:1909:1909))
        (PORT clk (2509:2509:2509) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2531:2531:2531))
        (PORT d[0] (2614:2614:2614) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1446:1446:1446) (1427:1427:1427))
        (PORT d[1] (1785:1785:1785) (1735:1735:1735))
        (PORT d[2] (1658:1658:1658) (1605:1605:1605))
        (PORT d[3] (1058:1058:1058) (1048:1048:1048))
        (PORT d[4] (1430:1430:1430) (1426:1426:1426))
        (PORT d[5] (1763:1763:1763) (1719:1719:1719))
        (PORT d[6] (1813:1813:1813) (1854:1854:1854))
        (PORT d[7] (1828:1828:1828) (1788:1788:1788))
        (PORT d[8] (1698:1698:1698) (1658:1658:1658))
        (PORT d[9] (1435:1435:1435) (1418:1418:1418))
        (PORT d[10] (1980:1980:1980) (1923:1923:1923))
        (PORT d[11] (1735:1735:1735) (1692:1692:1692))
        (PORT d[12] (1764:1764:1764) (1739:1739:1739))
        (PORT clk (2467:2467:2467) (2449:2449:2449))
        (PORT stall (2255:2255:2255) (2346:2346:2346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2449:2449:2449))
        (PORT d[0] (1186:1186:1186) (1101:1101:1101))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1388:1388:1388) (1427:1427:1427))
        (PORT datab (1310:1310:1310) (1331:1331:1331))
        (PORT datac (716:716:716) (707:707:707))
        (PORT datad (1040:1040:1040) (1022:1022:1022))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1785:1785:1785) (1800:1800:1800))
        (PORT clk (2525:2525:2525) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3099:3099:3099) (3103:3103:3103))
        (PORT d[1] (2496:2496:2496) (2483:2483:2483))
        (PORT d[2] (2798:2798:2798) (2786:2786:2786))
        (PORT d[3] (1932:1932:1932) (2008:2008:2008))
        (PORT d[4] (2054:2054:2054) (2184:2184:2184))
        (PORT d[5] (3076:3076:3076) (3114:3114:3114))
        (PORT d[6] (2710:2710:2710) (2710:2710:2710))
        (PORT d[7] (3222:3222:3222) (3409:3409:3409))
        (PORT d[8] (1801:1801:1801) (1834:1834:1834))
        (PORT d[9] (2105:2105:2105) (2139:2139:2139))
        (PORT d[10] (2330:2330:2330) (2344:2344:2344))
        (PORT d[11] (2113:2113:2113) (2141:2141:2141))
        (PORT d[12] (2204:2204:2204) (2239:2239:2239))
        (PORT clk (2521:2521:2521) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2346:2346:2346) (2288:2288:2288))
        (PORT clk (2521:2521:2521) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2546:2546:2546))
        (PORT d[0] (2948:2948:2948) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2506:2506:2506) (2525:2525:2525))
        (PORT d[1] (2225:2225:2225) (2252:2252:2252))
        (PORT d[2] (2422:2422:2422) (2442:2442:2442))
        (PORT d[3] (2360:2360:2360) (2500:2500:2500))
        (PORT d[4] (2041:2041:2041) (2159:2159:2159))
        (PORT d[5] (2121:2121:2121) (2139:2139:2139))
        (PORT d[6] (2200:2200:2200) (2201:2201:2201))
        (PORT d[7] (2331:2331:2331) (2354:2354:2354))
        (PORT d[8] (2202:2202:2202) (2198:2198:2198))
        (PORT d[9] (2586:2586:2586) (2623:2623:2623))
        (PORT d[10] (2390:2390:2390) (2370:2370:2370))
        (PORT d[11] (2843:2843:2843) (2861:2861:2861))
        (PORT d[12] (2824:2824:2824) (2985:2985:2985))
        (PORT clk (2479:2479:2479) (2464:2464:2464))
        (PORT stall (3537:3537:3537) (3623:3623:3623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2464:2464:2464))
        (PORT d[0] (1934:1934:1934) (1917:1917:1917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1898:1898:1898) (1963:1963:1963))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3071:3071:3071) (3181:3181:3181))
        (PORT d[1] (3036:3036:3036) (3161:3161:3161))
        (PORT d[2] (2706:2706:2706) (2837:2837:2837))
        (PORT d[3] (2597:2597:2597) (2673:2673:2673))
        (PORT d[4] (2425:2425:2425) (2570:2570:2570))
        (PORT d[5] (3082:3082:3082) (3192:3192:3192))
        (PORT d[6] (2769:2769:2769) (2896:2896:2896))
        (PORT d[7] (3108:3108:3108) (3278:3278:3278))
        (PORT d[8] (2359:2359:2359) (2490:2490:2490))
        (PORT d[9] (2438:2438:2438) (2579:2579:2579))
        (PORT d[10] (2777:2777:2777) (2883:2883:2883))
        (PORT d[11] (2667:2667:2667) (2775:2775:2775))
        (PORT d[12] (2674:2674:2674) (2788:2788:2788))
        (PORT clk (2520:2520:2520) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2691:2691:2691) (2737:2737:2737))
        (PORT clk (2520:2520:2520) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (PORT d[0] (3313:3313:3313) (3368:3368:3368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2350:2350:2350) (2458:2458:2458))
        (PORT d[1] (2563:2563:2563) (2637:2637:2637))
        (PORT d[2] (2547:2547:2547) (2623:2623:2623))
        (PORT d[3] (2945:2945:2945) (3034:3034:3034))
        (PORT d[4] (2409:2409:2409) (2547:2547:2547))
        (PORT d[5] (2673:2673:2673) (2774:2774:2774))
        (PORT d[6] (2943:2943:2943) (3036:3036:3036))
        (PORT d[7] (2964:2964:2964) (3038:3038:3038))
        (PORT d[8] (3168:3168:3168) (3237:3237:3237))
        (PORT d[9] (3011:3011:3011) (3125:3125:3125))
        (PORT d[10] (2873:2873:2873) (2953:2953:2953))
        (PORT d[11] (2876:2876:2876) (2954:2954:2954))
        (PORT d[12] (3021:3021:3021) (3180:3180:3180))
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (PORT stall (3466:3466:3466) (3488:3488:3488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (PORT d[0] (2158:2158:2158) (2212:2212:2212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1569:1569:1569) (1660:1660:1660))
        (PORT datab (1829:1829:1829) (1891:1891:1891))
        (PORT datac (966:966:966) (931:931:931))
        (PORT datad (2108:2108:2108) (2163:2163:2163))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1467:1467:1467) (1453:1453:1453))
        (PORT clk (2543:2543:2543) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2178:2178:2178) (2192:2192:2192))
        (PORT d[1] (2286:2286:2286) (2398:2398:2398))
        (PORT d[2] (2489:2489:2489) (2573:2573:2573))
        (PORT d[3] (1851:1851:1851) (1884:1884:1884))
        (PORT d[4] (2246:2246:2246) (2292:2292:2292))
        (PORT d[5] (2542:2542:2542) (2510:2510:2510))
        (PORT d[6] (2941:2941:2941) (3018:3018:3018))
        (PORT d[7] (2057:2057:2057) (2177:2177:2177))
        (PORT d[8] (2119:2119:2119) (2130:2130:2130))
        (PORT d[9] (2165:2165:2165) (2178:2178:2178))
        (PORT d[10] (2534:2534:2534) (2539:2539:2539))
        (PORT d[11] (2252:2252:2252) (2342:2342:2342))
        (PORT d[12] (2370:2370:2370) (2370:2370:2370))
        (PORT clk (2539:2539:2539) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2298:2298:2298) (2174:2174:2174))
        (PORT clk (2539:2539:2539) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2565:2565:2565))
        (PORT d[0] (2920:2920:2920) (2805:2805:2805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2485:2485:2485) (2472:2472:2472))
        (PORT d[1] (2409:2409:2409) (2367:2367:2367))
        (PORT d[2] (1814:1814:1814) (1808:1808:1808))
        (PORT d[3] (2150:2150:2150) (2161:2161:2161))
        (PORT d[4] (1816:1816:1816) (1849:1849:1849))
        (PORT d[5] (2233:2233:2233) (2248:2248:2248))
        (PORT d[6] (2672:2672:2672) (2757:2757:2757))
        (PORT d[7] (2776:2776:2776) (2777:2777:2777))
        (PORT d[8] (2707:2707:2707) (2668:2668:2668))
        (PORT d[9] (2619:2619:2619) (2704:2704:2704))
        (PORT d[10] (2456:2456:2456) (2456:2456:2456))
        (PORT d[11] (2075:2075:2075) (2061:2061:2061))
        (PORT d[12] (2592:2592:2592) (2687:2687:2687))
        (PORT clk (2497:2497:2497) (2483:2483:2483))
        (PORT stall (3256:3256:3256) (3248:3248:3248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2483:2483:2483))
        (PORT d[0] (1904:1904:1904) (1863:1863:1863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2157:2157:2157) (2182:2182:2182))
        (PORT clk (2509:2509:2509) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1517:1517:1517) (1507:1507:1507))
        (PORT d[1] (1760:1760:1760) (1726:1726:1726))
        (PORT d[2] (1731:1731:1731) (1689:1689:1689))
        (PORT d[3] (1726:1726:1726) (1692:1692:1692))
        (PORT d[4] (1455:1455:1455) (1452:1452:1452))
        (PORT d[5] (2654:2654:2654) (2607:2607:2607))
        (PORT d[6] (1681:1681:1681) (1652:1652:1652))
        (PORT d[7] (1657:1657:1657) (1735:1735:1735))
        (PORT d[8] (2583:2583:2583) (2668:2668:2668))
        (PORT d[9] (2043:2043:2043) (2156:2156:2156))
        (PORT d[10] (1667:1667:1667) (1619:1619:1619))
        (PORT d[11] (1925:1925:1925) (1987:1987:1987))
        (PORT d[12] (1715:1715:1715) (1685:1685:1685))
        (PORT clk (2505:2505:2505) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2324:2324:2324) (2188:2188:2188))
        (PORT clk (2505:2505:2505) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2528:2528:2528))
        (PORT d[0] (2946:2946:2946) (2819:2819:2819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1479:1479:1479) (1463:1463:1463))
        (PORT d[1] (1819:1819:1819) (1770:1770:1770))
        (PORT d[2] (1953:1953:1953) (1875:1875:1875))
        (PORT d[3] (1029:1029:1029) (1023:1023:1023))
        (PORT d[4] (1110:1110:1110) (1124:1124:1124))
        (PORT d[5] (1756:1756:1756) (1712:1712:1712))
        (PORT d[6] (2260:2260:2260) (2332:2332:2332))
        (PORT d[7] (1742:1742:1742) (1700:1700:1700))
        (PORT d[8] (1705:1705:1705) (1666:1666:1666))
        (PORT d[9] (1438:1438:1438) (1421:1421:1421))
        (PORT d[10] (1766:1766:1766) (1738:1738:1738))
        (PORT d[11] (1743:1743:1743) (1701:1701:1701))
        (PORT d[12] (1742:1742:1742) (1709:1709:1709))
        (PORT clk (2463:2463:2463) (2446:2446:2446))
        (PORT stall (2150:2150:2150) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2446:2446:2446))
        (PORT d[0] (1156:1156:1156) (1067:1067:1067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1775:1775:1775) (1837:1837:1837))
        (PORT datab (2065:2065:2065) (2082:2082:2082))
        (PORT datac (724:724:724) (726:726:726))
        (PORT datad (1762:1762:1762) (1781:1781:1781))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2048:2048:2048) (2092:2092:2092))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (904:904:904) (881:881:881))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2049:2049:2049) (2093:2093:2093))
        (PORT datab (1777:1777:1777) (1764:1764:1764))
        (PORT datac (1648:1648:1648) (1695:1695:1695))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (374:374:374))
        (PORT datab (1777:1777:1777) (1814:1814:1814))
        (PORT datac (1881:1881:1881) (1896:1896:1896))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxRDM\|Mux14\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2003:2003:2003) (2010:2010:2010))
        (PORT datab (2264:2264:2264) (2291:2291:2291))
        (PORT datac (1519:1519:1519) (1568:1568:1568))
        (PORT datad (227:227:227) (250:250:250))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2121:2121:2121) (2121:2121:2121))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux14\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1350:1350:1350) (1344:1344:1344))
        (PORT datab (325:325:325) (417:417:417))
        (PORT datac (1031:1031:1031) (1044:1044:1044))
        (PORT datad (283:283:283) (358:358:358))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux14\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1093:1093:1093) (1123:1123:1123))
        (PORT datab (1493:1493:1493) (1558:1558:1558))
        (PORT datac (1031:1031:1031) (1043:1043:1043))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux14\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1220:1220:1220) (1261:1261:1261))
        (PORT datac (370:370:370) (384:384:384))
        (PORT datad (1036:1036:1036) (1055:1055:1055))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux14\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1283:1283:1283) (1347:1347:1347))
        (PORT datab (1494:1494:1494) (1558:1558:1558))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2094:2094:2094) (2055:2055:2055))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux15\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (411:411:411))
        (PORT datab (1093:1093:1093) (1104:1104:1104))
        (PORT datad (1220:1220:1220) (1266:1266:1266))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux15\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (866:866:866) (898:898:898))
        (PORT datac (757:757:757) (773:773:773))
        (PORT datad (923:923:923) (905:905:905))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux15\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (865:865:865) (897:897:897))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AC\|conteudo\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2582:2582:2582) (2604:2604:2604))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1672:1672:1672) (1669:1669:1669))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a96\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1075:1075:1075) (1074:1074:1074))
        (PORT clk (2517:2517:2517) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a96\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2195:2195:2195) (2221:2221:2221))
        (PORT d[1] (2972:2972:2972) (3109:3109:3109))
        (PORT d[2] (3205:3205:3205) (3275:3275:3275))
        (PORT d[3] (2245:2245:2245) (2312:2312:2312))
        (PORT d[4] (2327:2327:2327) (2426:2426:2426))
        (PORT d[5] (2992:2992:2992) (3003:3003:3003))
        (PORT d[6] (3025:3025:3025) (3146:3146:3146))
        (PORT d[7] (3223:3223:3223) (3421:3421:3421))
        (PORT d[8] (2436:2436:2436) (2443:2443:2443))
        (PORT d[9] (2644:2644:2644) (2727:2727:2727))
        (PORT d[10] (2231:2231:2231) (2249:2249:2249))
        (PORT d[11] (2778:2778:2778) (2874:2874:2874))
        (PORT d[12] (2529:2529:2529) (2600:2600:2600))
        (PORT clk (2513:2513:2513) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a96\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2459:2459:2459) (2449:2449:2449))
        (PORT clk (2513:2513:2513) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a96\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a96\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3735:3735:3735) (3756:3756:3756))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a96\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a96\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a96\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a96\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1679:1679:1679) (1680:1680:1680))
        (PORT d[1] (4396:4396:4396) (4525:4525:4525))
        (PORT d[2] (1526:1526:1526) (1564:1564:1564))
        (PORT d[3] (2664:2664:2664) (2608:2608:2608))
        (PORT d[4] (2142:2142:2142) (2147:2147:2147))
        (PORT d[5] (1730:1730:1730) (1722:1722:1722))
        (PORT d[6] (2394:2394:2394) (2378:2378:2378))
        (PORT d[7] (2453:2453:2453) (2457:2457:2457))
        (PORT d[8] (3013:3013:3013) (3149:3149:3149))
        (PORT d[9] (1837:1837:1837) (1843:1843:1843))
        (PORT d[10] (3313:3313:3313) (3261:3261:3261))
        (PORT d[11] (1733:1733:1733) (1860:1860:1860))
        (PORT d[12] (2383:2383:2383) (2380:2380:2380))
        (PORT clk (2515:2515:2515) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a96\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2536:2536:2536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a96\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a96\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a96\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a112\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1808:1808:1808) (1820:1820:1820))
        (PORT clk (2523:2523:2523) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a112\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2926:2926:2926) (2993:2993:2993))
        (PORT d[1] (2822:2822:2822) (2854:2854:2854))
        (PORT d[2] (3597:3597:3597) (3709:3709:3709))
        (PORT d[3] (2597:2597:2597) (2684:2684:2684))
        (PORT d[4] (2637:2637:2637) (2703:2703:2703))
        (PORT d[5] (3594:3594:3594) (3706:3706:3706))
        (PORT d[6] (3417:3417:3417) (3540:3540:3540))
        (PORT d[7] (3620:3620:3620) (3839:3839:3839))
        (PORT d[8] (2617:2617:2617) (2676:2676:2676))
        (PORT d[9] (2832:2832:2832) (2862:2862:2862))
        (PORT d[10] (2602:2602:2602) (2647:2647:2647))
        (PORT d[11] (2869:2869:2869) (2909:2909:2909))
        (PORT d[12] (2818:2818:2818) (2849:2849:2849))
        (PORT clk (2519:2519:2519) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a112\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2865:2865:2865) (2839:2839:2839))
        (PORT clk (2519:2519:2519) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a112\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a112\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3741:3741:3741) (3758:3758:3758))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a112\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a112\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a112\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a112\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3663:3663:3663) (3827:3827:3827))
        (PORT d[1] (2375:2375:2375) (2545:2545:2545))
        (PORT d[2] (3258:3258:3258) (3537:3537:3537))
        (PORT d[3] (3721:3721:3721) (3701:3701:3701))
        (PORT d[4] (4377:4377:4377) (4406:4406:4406))
        (PORT d[5] (3518:3518:3518) (3501:3501:3501))
        (PORT d[6] (4063:4063:4063) (4292:4292:4292))
        (PORT d[7] (2703:2703:2703) (2838:2838:2838))
        (PORT d[8] (3425:3425:3425) (3602:3602:3602))
        (PORT d[9] (4440:4440:4440) (4784:4784:4784))
        (PORT d[10] (3435:3435:3435) (3425:3425:3425))
        (PORT d[11] (2713:2713:2713) (2885:2885:2885))
        (PORT d[12] (3488:3488:3488) (3484:3484:3484))
        (PORT clk (2521:2521:2521) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a112\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a112\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a112\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a112\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1173:1173:1173) (1106:1106:1106))
        (PORT datab (2222:2222:2222) (2353:2353:2353))
        (PORT datac (1941:1941:1941) (2103:2103:2103))
        (PORT datad (2095:2095:2095) (2132:2132:2132))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1856:1856:1856) (1902:1902:1902))
        (PORT clk (2506:2506:2506) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3059:3059:3059) (3213:3213:3213))
        (PORT d[1] (3391:3391:3391) (3547:3547:3547))
        (PORT d[2] (2734:2734:2734) (2865:2865:2865))
        (PORT d[3] (2717:2717:2717) (2843:2843:2843))
        (PORT d[4] (2654:2654:2654) (2770:2770:2770))
        (PORT d[5] (3445:3445:3445) (3548:3548:3548))
        (PORT d[6] (3440:3440:3440) (3584:3584:3584))
        (PORT d[7] (3080:3080:3080) (3229:3229:3229))
        (PORT d[8] (2735:2735:2735) (2902:2902:2902))
        (PORT d[9] (2750:2750:2750) (2873:2873:2873))
        (PORT d[10] (2754:2754:2754) (2871:2871:2871))
        (PORT d[11] (2662:2662:2662) (2769:2769:2769))
        (PORT d[12] (2638:2638:2638) (2752:2752:2752))
        (PORT clk (2502:2502:2502) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2657:2657:2657) (2708:2708:2708))
        (PORT clk (2502:2502:2502) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3724:3724:3724) (3748:3748:3748))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a48\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3621:3621:3621) (3745:3745:3745))
        (PORT d[1] (3347:3347:3347) (3485:3485:3485))
        (PORT d[2] (3159:3159:3159) (3359:3359:3359))
        (PORT d[3] (5311:5311:5311) (5442:5442:5442))
        (PORT d[4] (3157:3157:3157) (3399:3399:3399))
        (PORT d[5] (4333:4333:4333) (4598:4598:4598))
        (PORT d[6] (3312:3312:3312) (3499:3499:3499))
        (PORT d[7] (2661:2661:2661) (2790:2790:2790))
        (PORT d[8] (3435:3435:3435) (3604:3604:3604))
        (PORT d[9] (2657:2657:2657) (2777:2777:2777))
        (PORT d[10] (4431:4431:4431) (4587:4587:4587))
        (PORT d[11] (2411:2411:2411) (2558:2558:2558))
        (PORT d[12] (3955:3955:3955) (4072:4072:4072))
        (PORT clk (2504:2504:2504) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1820:1820:1820) (1838:1838:1838))
        (PORT clk (2471:2471:2471) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2629:2629:2629) (2712:2712:2712))
        (PORT d[1] (3105:3105:3105) (3254:3254:3254))
        (PORT d[2] (3025:3025:3025) (3153:3153:3153))
        (PORT d[3] (2624:2624:2624) (2738:2738:2738))
        (PORT d[4] (2491:2491:2491) (2640:2640:2640))
        (PORT d[5] (3295:3295:3295) (3391:3391:3391))
        (PORT d[6] (2999:2999:2999) (3101:3101:3101))
        (PORT d[7] (2410:2410:2410) (2570:2570:2570))
        (PORT d[8] (2601:2601:2601) (2706:2706:2706))
        (PORT d[9] (2697:2697:2697) (2780:2780:2780))
        (PORT d[10] (2408:2408:2408) (2547:2547:2547))
        (PORT d[11] (2589:2589:2589) (2658:2658:2658))
        (PORT d[12] (2622:2622:2622) (2691:2691:2691))
        (PORT clk (2467:2467:2467) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2953:2953:2953) (2950:2950:2950))
        (PORT clk (2467:2467:2467) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2487:2487:2487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3689:3689:3689) (3705:3705:3705))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2488:2488:2488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a32\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3330:3330:3330) (3515:3515:3515))
        (PORT d[1] (2273:2273:2273) (2389:2389:2389))
        (PORT d[2] (3152:3152:3152) (3328:3328:3328))
        (PORT d[3] (3866:3866:3866) (3959:3959:3959))
        (PORT d[4] (3062:3062:3062) (3262:3262:3262))
        (PORT d[5] (2253:2253:2253) (2356:2356:2356))
        (PORT d[6] (3687:3687:3687) (3875:3875:3875))
        (PORT d[7] (2626:2626:2626) (2757:2757:2757))
        (PORT d[8] (3672:3672:3672) (3799:3799:3799))
        (PORT d[9] (2954:2954:2954) (3027:3027:3027))
        (PORT d[10] (3859:3859:3859) (4005:4005:4005))
        (PORT d[11] (2073:2073:2073) (2202:2202:2202))
        (PORT d[12] (3426:3426:3426) (3501:3501:3501))
        (PORT clk (2469:2469:2469) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2485:2485:2485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2008:2008:2008) (2170:2170:2170))
        (PORT datab (2236:2236:2236) (2370:2370:2370))
        (PORT datac (1685:1685:1685) (1691:1691:1691))
        (PORT datad (1077:1077:1077) (1063:1063:1063))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1900:1900:1900) (1860:1860:1860))
        (PORT clk (2497:2497:2497) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3688:3688:3688) (3787:3787:3787))
        (PORT d[1] (3394:3394:3394) (3537:3537:3537))
        (PORT d[2] (2752:2752:2752) (2899:2899:2899))
        (PORT d[3] (2711:2711:2711) (2810:2810:2810))
        (PORT d[4] (2383:2383:2383) (2514:2514:2514))
        (PORT d[5] (3564:3564:3564) (3672:3672:3672))
        (PORT d[6] (3315:3315:3315) (3448:3448:3448))
        (PORT d[7] (2852:2852:2852) (3049:3049:3049))
        (PORT d[8] (2653:2653:2653) (2796:2796:2796))
        (PORT d[9] (2759:2759:2759) (2887:2887:2887))
        (PORT d[10] (2478:2478:2478) (2624:2624:2624))
        (PORT d[11] (2730:2730:2730) (2875:2875:2875))
        (PORT d[12] (2661:2661:2661) (2767:2767:2767))
        (PORT clk (2493:2493:2493) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2982:2982:2982) (3019:3019:3019))
        (PORT clk (2493:2493:2493) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3715:3715:3715) (3734:3734:3734))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3345:3345:3345) (3511:3511:3511))
        (PORT d[1] (2414:2414:2414) (2579:2579:2579))
        (PORT d[2] (3178:3178:3178) (3405:3405:3405))
        (PORT d[3] (4109:4109:4109) (4140:4140:4140))
        (PORT d[4] (3088:3088:3088) (3320:3320:3320))
        (PORT d[5] (2304:2304:2304) (2412:2412:2412))
        (PORT d[6] (3378:3378:3378) (3569:3569:3569))
        (PORT d[7] (2351:2351:2351) (2488:2488:2488))
        (PORT d[8] (4412:4412:4412) (4540:4540:4540))
        (PORT d[9] (4253:4253:4253) (4543:4543:4543))
        (PORT d[10] (3376:3376:3376) (3514:3514:3514))
        (PORT d[11] (2752:2752:2752) (2926:2926:2926))
        (PORT d[12] (5246:5246:5246) (5162:5162:5162))
        (PORT clk (2495:2495:2495) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2105:2105:2105) (2143:2143:2143))
        (PORT clk (2510:2510:2510) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3666:3666:3666) (3764:3764:3764))
        (PORT d[1] (3120:3120:3120) (3296:3296:3296))
        (PORT d[2] (3068:3068:3068) (3206:3206:3206))
        (PORT d[3] (3055:3055:3055) (3149:3149:3149))
        (PORT d[4] (2735:2735:2735) (2898:2898:2898))
        (PORT d[5] (3260:3260:3260) (3389:3389:3389))
        (PORT d[6] (3359:3359:3359) (3495:3495:3495))
        (PORT d[7] (3158:3158:3158) (3344:3344:3344))
        (PORT d[8] (3002:3002:3002) (3137:3137:3137))
        (PORT d[9] (2780:2780:2780) (2911:2911:2911))
        (PORT d[10] (2736:2736:2736) (2882:2882:2882))
        (PORT d[11] (2675:2675:2675) (2813:2813:2813))
        (PORT d[12] (2807:2807:2807) (2986:2986:2986))
        (PORT clk (2506:2506:2506) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2946:2946:2946) (2976:2976:2976))
        (PORT clk (2506:2506:2506) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3728:3728:3728) (3744:3744:3744))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3705:3705:3705) (3877:3877:3877))
        (PORT d[1] (2418:2418:2418) (2572:2572:2572))
        (PORT d[2] (2821:2821:2821) (3046:3046:3046))
        (PORT d[3] (3788:3788:3788) (3821:3821:3821))
        (PORT d[4] (4550:4550:4550) (4666:4666:4666))
        (PORT d[5] (2558:2558:2558) (2675:2675:2675))
        (PORT d[6] (3055:3055:3055) (3256:3256:3256))
        (PORT d[7] (4173:4173:4173) (4412:4412:4412))
        (PORT d[8] (4762:4762:4762) (4884:4884:4884))
        (PORT d[9] (4221:4221:4221) (4512:4512:4512))
        (PORT d[10] (3044:3044:3044) (3141:3141:3141))
        (PORT d[11] (2775:2775:2775) (2949:2949:2949))
        (PORT d[12] (5252:5252:5252) (5168:5168:5168))
        (PORT clk (2508:2508:2508) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1997:1997:1997) (2155:2155:2155))
        (PORT datab (2227:2227:2227) (2359:2359:2359))
        (PORT datac (1640:1640:1640) (1642:1642:1642))
        (PORT datad (1747:1747:1747) (1769:1769:1769))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2928:2928:2928) (3061:3061:3061))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a80\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1865:1865:1865) (1928:1928:1928))
        (PORT clk (2500:2500:2500) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1949:1949:1949) (2003:2003:2003))
        (PORT d[1] (2238:2238:2238) (2298:2298:2298))
        (PORT d[2] (2191:2191:2191) (2219:2219:2219))
        (PORT d[3] (2225:2225:2225) (2253:2253:2253))
        (PORT d[4] (1800:1800:1800) (1846:1846:1846))
        (PORT d[5] (2611:2611:2611) (2639:2639:2639))
        (PORT d[6] (2498:2498:2498) (2534:2534:2534))
        (PORT d[7] (2405:2405:2405) (2526:2526:2526))
        (PORT d[8] (2486:2486:2486) (2556:2556:2556))
        (PORT d[9] (1675:1675:1675) (1759:1759:1759))
        (PORT d[10] (1884:1884:1884) (1915:1915:1915))
        (PORT d[11] (2258:2258:2258) (2314:2314:2314))
        (PORT d[12] (1937:1937:1937) (1990:1990:1990))
        (PORT clk (2496:2496:2496) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a80\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2695:2695:2695) (2614:2614:2614))
        (PORT clk (2496:2496:2496) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a80\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a80\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3718:3718:3718) (3736:3736:3736))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a80\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a80\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a80\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2569:2569:2569) (2679:2679:2679))
        (PORT d[1] (2989:2989:2989) (3102:3102:3102))
        (PORT d[2] (2731:2731:2731) (2905:2905:2905))
        (PORT d[3] (5394:5394:5394) (5598:5598:5598))
        (PORT d[4] (2761:2761:2761) (2943:2943:2943))
        (PORT d[5] (2272:2272:2272) (2358:2358:2358))
        (PORT d[6] (2673:2673:2673) (2844:2844:2844))
        (PORT d[7] (3344:3344:3344) (3514:3514:3514))
        (PORT d[8] (4129:4129:4129) (4339:4339:4339))
        (PORT d[9] (2685:2685:2685) (2800:2800:2800))
        (PORT d[10] (4212:4212:4212) (4437:4437:4437))
        (PORT d[11] (2178:2178:2178) (2348:2348:2348))
        (PORT d[12] (7543:7543:7543) (7549:7549:7549))
        (PORT clk (2498:2498:2498) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a80\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a80\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a80\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a80\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a64\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2203:2203:2203) (2239:2239:2239))
        (PORT clk (2513:2513:2513) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3390:3390:3390) (3496:3496:3496))
        (PORT d[1] (3151:3151:3151) (3340:3340:3340))
        (PORT d[2] (3026:3026:3026) (3170:3170:3170))
        (PORT d[3] (3004:3004:3004) (3109:3109:3109))
        (PORT d[4] (2677:2677:2677) (2824:2824:2824))
        (PORT d[5] (3274:3274:3274) (3406:3406:3406))
        (PORT d[6] (3339:3339:3339) (3474:3474:3474))
        (PORT d[7] (3145:3145:3145) (3331:3331:3331))
        (PORT d[8] (2718:2718:2718) (2867:2867:2867))
        (PORT d[9] (2686:2686:2686) (2833:2833:2833))
        (PORT d[10] (2731:2731:2731) (2876:2876:2876))
        (PORT d[11] (2687:2687:2687) (2838:2838:2838))
        (PORT d[12] (2927:2927:2927) (3063:3063:3063))
        (PORT clk (2509:2509:2509) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a64\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2832:2832:2832) (2867:2867:2867))
        (PORT clk (2509:2509:2509) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a64\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3731:3731:3731) (3748:3748:3748))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a64\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a64\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a64\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3647:3647:3647) (3814:3814:3814))
        (PORT d[1] (3542:3542:3542) (3633:3633:3633))
        (PORT d[2] (2844:2844:2844) (3077:3077:3077))
        (PORT d[3] (3763:3763:3763) (3797:3797:3797))
        (PORT d[4] (4554:4554:4554) (4662:4662:4662))
        (PORT d[5] (2523:2523:2523) (2649:2649:2649))
        (PORT d[6] (3402:3402:3402) (3593:3593:3593))
        (PORT d[7] (2652:2652:2652) (2784:2784:2784))
        (PORT d[8] (4762:4762:4762) (4885:4885:4885))
        (PORT d[9] (3964:3964:3964) (4268:4268:4268))
        (PORT d[10] (3043:3043:3043) (3141:3141:3141))
        (PORT d[11] (2440:2440:2440) (2625:2625:2625))
        (PORT d[12] (4873:4873:4873) (4793:4793:4793))
        (PORT clk (2511:2511:2511) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2002:2002:2002) (2162:2162:2162))
        (PORT datab (2231:2231:2231) (2364:2364:2364))
        (PORT datac (1733:1733:1733) (1732:1732:1732))
        (PORT datad (2076:2076:2076) (2054:2054:2054))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2928:2928:2928) (3060:3060:3060))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1555:1555:1555) (1584:1584:1584))
        (PORT clk (2525:2525:2525) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1644:1644:1644) (1643:1643:1643))
        (PORT d[1] (4747:4747:4747) (4862:4862:4862))
        (PORT d[2] (1585:1585:1585) (1620:1620:1620))
        (PORT d[3] (2709:2709:2709) (2657:2657:2657))
        (PORT d[4] (2134:2134:2134) (2141:2141:2141))
        (PORT d[5] (2005:2005:2005) (1996:1996:1996))
        (PORT d[6] (2361:2361:2361) (2352:2352:2352))
        (PORT d[7] (2460:2460:2460) (2464:2464:2464))
        (PORT d[8] (3263:3263:3263) (3376:3376:3376))
        (PORT d[9] (1801:1801:1801) (1806:1806:1806))
        (PORT d[10] (3331:3331:3331) (3280:3280:3280))
        (PORT d[11] (1727:1727:1727) (1858:1858:1858))
        (PORT d[12] (1981:1981:1981) (1974:1974:1974))
        (PORT clk (2521:2521:2521) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2468:2468:2468) (2472:2472:2472))
        (PORT clk (2521:2521:2521) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2550:2550:2550))
        (PORT d[0] (2569:2569:2569) (2471:2471:2471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1544:1544:1544) (1571:1571:1571))
        (PORT clk (2509:2509:2509) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3630:3630:3630) (3768:3768:3768))
        (PORT d[1] (3687:3687:3687) (3799:3799:3799))
        (PORT d[2] (3028:3028:3028) (3222:3222:3222))
        (PORT d[3] (5609:5609:5609) (5725:5725:5725))
        (PORT d[4] (3096:3096:3096) (3303:3303:3303))
        (PORT d[5] (4370:4370:4370) (4640:4640:4640))
        (PORT d[6] (4180:4180:4180) (4291:4291:4291))
        (PORT d[7] (2353:2353:2353) (2495:2495:2495))
        (PORT d[8] (3756:3756:3756) (3913:3913:3913))
        (PORT d[9] (2366:2366:2366) (2497:2497:2497))
        (PORT d[10] (4462:4462:4462) (4623:4623:4623))
        (PORT d[11] (2419:2419:2419) (2566:2566:2566))
        (PORT d[12] (3960:3960:3960) (4079:4079:4079))
        (PORT clk (2505:2505:2505) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3668:3668:3668) (3760:3760:3760))
        (PORT clk (2505:2505:2505) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2535:2535:2535))
        (PORT d[0] (3998:3998:3998) (4091:4091:4091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1533:1533:1533))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1533:1533:1533))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2281:2281:2281) (2293:2293:2293))
        (PORT datab (2154:2154:2154) (2283:2283:2283))
        (PORT datac (723:723:723) (714:714:714))
        (PORT datad (2071:2071:2071) (2092:2092:2092))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1500:1500:1500) (1494:1494:1494))
        (PORT clk (2482:2482:2482) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3336:3336:3336) (3515:3515:3515))
        (PORT d[1] (2060:2060:2060) (2199:2199:2199))
        (PORT d[2] (3158:3158:3158) (3376:3376:3376))
        (PORT d[3] (4157:4157:4157) (4194:4194:4194))
        (PORT d[4] (3731:3731:3731) (3936:3936:3936))
        (PORT d[5] (2280:2280:2280) (2386:2386:2386))
        (PORT d[6] (3711:3711:3711) (3897:3897:3897))
        (PORT d[7] (2300:2300:2300) (2443:2443:2443))
        (PORT d[8] (4389:4389:4389) (4514:4514:4514))
        (PORT d[9] (4264:4264:4264) (4556:4556:4556))
        (PORT d[10] (3442:3442:3442) (3584:3584:3584))
        (PORT d[11] (2767:2767:2767) (2891:2891:2891))
        (PORT d[12] (5583:5583:5583) (5497:5497:5497))
        (PORT clk (2478:2478:2478) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2855:2855:2855) (2845:2845:2845))
        (PORT clk (2478:2478:2478) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2499:2499:2499))
        (PORT d[0] (3426:3426:3426) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1496:1496:1496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1497:1497:1497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1497:1497:1497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (842:842:842) (843:843:843))
        (PORT clk (2477:2477:2477) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3328:3328:3328) (3514:3514:3514))
        (PORT d[1] (3168:3168:3168) (3233:3233:3233))
        (PORT d[2] (2439:2439:2439) (2637:2637:2637))
        (PORT d[3] (4617:4617:4617) (4729:4729:4729))
        (PORT d[4] (3066:3066:3066) (3268:3268:3268))
        (PORT d[5] (2266:2266:2266) (2372:2372:2372))
        (PORT d[6] (2635:2635:2635) (2795:2795:2795))
        (PORT d[7] (2697:2697:2697) (2836:2836:2836))
        (PORT d[8] (3338:3338:3338) (3477:3477:3477))
        (PORT d[9] (2296:2296:2296) (2371:2371:2371))
        (PORT d[10] (3860:3860:3860) (4005:4005:4005))
        (PORT d[11] (2096:2096:2096) (2230:2230:2230))
        (PORT d[12] (3118:3118:3118) (3202:3202:3202))
        (PORT clk (2473:2473:2473) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3047:3047:3047) (3024:3024:3024))
        (PORT clk (2473:2473:2473) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2494:2494:2494))
        (PORT d[0] (3750:3750:3750) (3867:3867:3867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1491:1491:1491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1492:1492:1492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1492:1492:1492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2280:2280:2280) (2292:2292:2292))
        (PORT datab (2153:2153:2153) (2282:2282:2282))
        (PORT datac (1879:1879:1879) (1936:1936:1936))
        (PORT datad (1483:1483:1483) (1440:1440:1440))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2026:2026:2026) (2085:2085:2085))
        (PORT datab (2432:2432:2432) (2426:2426:2426))
        (PORT datac (211:211:211) (247:247:247))
        (PORT datad (213:213:213) (239:239:239))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1124:1124:1124) (1121:1121:1121))
        (PORT clk (2519:2519:2519) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2506:2506:2506) (2523:2523:2523))
        (PORT d[1] (2699:2699:2699) (2807:2807:2807))
        (PORT d[2] (3120:3120:3120) (3190:3190:3190))
        (PORT d[3] (2140:2140:2140) (2147:2147:2147))
        (PORT d[4] (2342:2342:2342) (2452:2452:2452))
        (PORT d[5] (2757:2757:2757) (2782:2782:2782))
        (PORT d[6] (3017:3017:3017) (3138:3138:3138))
        (PORT d[7] (3275:3275:3275) (3475:3475:3475))
        (PORT d[8] (2486:2486:2486) (2498:2498:2498))
        (PORT d[9] (2526:2526:2526) (2531:2531:2531))
        (PORT d[10] (2631:2631:2631) (2643:2643:2643))
        (PORT d[11] (2779:2779:2779) (2878:2878:2878))
        (PORT d[12] (2378:2378:2378) (2374:2374:2374))
        (PORT clk (2515:2515:2515) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2126:2126:2126) (2133:2133:2133))
        (PORT clk (2515:2515:2515) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2536:2536:2536))
        (PORT d[0] (2748:2748:2748) (2764:2764:2764))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2133:2133:2133) (2120:2120:2120))
        (PORT d[1] (2741:2741:2741) (2842:2842:2842))
        (PORT d[2] (2795:2795:2795) (2835:2835:2835))
        (PORT d[3] (1817:1817:1817) (1831:1831:1831))
        (PORT d[4] (2141:2141:2141) (2156:2156:2156))
        (PORT d[5] (2228:2228:2228) (2277:2277:2277))
        (PORT d[6] (2446:2446:2446) (2434:2434:2434))
        (PORT d[7] (2150:2150:2150) (2182:2182:2182))
        (PORT d[8] (3031:3031:3031) (2985:2985:2985))
        (PORT d[9] (2875:2875:2875) (2952:2952:2952))
        (PORT d[10] (2112:2112:2112) (2128:2128:2128))
        (PORT d[11] (2423:2423:2423) (2398:2398:2398))
        (PORT d[12] (2585:2585:2585) (2674:2674:2674))
        (PORT clk (2473:2473:2473) (2454:2454:2454))
        (PORT stall (3516:3516:3516) (3512:3512:3512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2454:2454:2454))
        (PORT d[0] (2169:2169:2169) (2101:2101:2101))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1519:1519:1519) (1559:1559:1559))
        (PORT clk (2523:2523:2523) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1438:1438:1438) (1414:1414:1414))
        (PORT d[1] (1060:1060:1060) (1040:1040:1040))
        (PORT d[2] (1758:1758:1758) (1724:1724:1724))
        (PORT d[3] (1421:1421:1421) (1387:1387:1387))
        (PORT d[4] (1752:1752:1752) (1741:1741:1741))
        (PORT d[5] (3233:3233:3233) (3178:3178:3178))
        (PORT d[6] (2990:2990:2990) (3074:3074:3074))
        (PORT d[7] (2052:2052:2052) (2173:2173:2173))
        (PORT d[8] (2248:2248:2248) (2338:2338:2338))
        (PORT d[9] (1636:1636:1636) (1703:1703:1703))
        (PORT d[10] (1674:1674:1674) (1647:1647:1647))
        (PORT d[11] (2348:2348:2348) (2409:2409:2409))
        (PORT d[12] (1692:1692:1692) (1659:1659:1659))
        (PORT clk (2519:2519:2519) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1396:1396:1396) (1297:1297:1297))
        (PORT clk (2519:2519:2519) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2542:2542:2542))
        (PORT d[0] (2018:2018:2018) (1928:1928:1928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1700:1700:1700) (1665:1665:1665))
        (PORT d[1] (1791:1791:1791) (1742:1742:1742))
        (PORT d[2] (1672:1672:1672) (1621:1621:1621))
        (PORT d[3] (1105:1105:1105) (1106:1106:1106))
        (PORT d[4] (1605:1605:1605) (1579:1579:1579))
        (PORT d[5] (1812:1812:1812) (1831:1831:1831))
        (PORT d[6] (2497:2497:2497) (2540:2540:2540))
        (PORT d[7] (2087:2087:2087) (2034:2034:2034))
        (PORT d[8] (2016:2016:2016) (1972:1972:1972))
        (PORT d[9] (1462:1462:1462) (1448:1448:1448))
        (PORT d[10] (2408:2408:2408) (2365:2365:2365))
        (PORT d[11] (1708:1708:1708) (1665:1665:1665))
        (PORT d[12] (1708:1708:1708) (1665:1665:1665))
        (PORT clk (2477:2477:2477) (2460:2460:2460))
        (PORT stall (2166:2166:2166) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2460:2460:2460))
        (PORT d[0] (1286:1286:1286) (1194:1194:1194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1798:1798:1798) (1874:1874:1874))
        (PORT datab (1782:1782:1782) (1816:1816:1816))
        (PORT datac (1897:1897:1897) (1897:1897:1897))
        (PORT datad (1306:1306:1306) (1290:1290:1290))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1570:1570:1570) (1563:1563:1563))
        (PORT clk (2546:2546:2546) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2138:2138:2138) (2105:2105:2105))
        (PORT d[1] (2739:2739:2739) (2857:2857:2857))
        (PORT d[2] (2347:2347:2347) (2302:2302:2302))
        (PORT d[3] (1858:1858:1858) (1888:1888:1888))
        (PORT d[4] (2237:2237:2237) (2284:2284:2284))
        (PORT d[5] (2903:2903:2903) (2866:2866:2866))
        (PORT d[6] (2266:2266:2266) (2359:2359:2359))
        (PORT d[7] (2041:2041:2041) (2158:2158:2158))
        (PORT d[8] (2200:2200:2200) (2221:2221:2221))
        (PORT d[9] (2447:2447:2447) (2452:2452:2452))
        (PORT d[10] (2483:2483:2483) (2484:2484:2484))
        (PORT d[11] (2013:2013:2013) (2080:2080:2080))
        (PORT d[12] (2375:2375:2375) (2372:2372:2372))
        (PORT clk (2542:2542:2542) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2197:2197:2197) (2104:2104:2104))
        (PORT clk (2542:2542:2542) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (PORT d[0] (2819:2819:2819) (2735:2735:2735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2468:2468:2468) (2454:2454:2454))
        (PORT d[1] (2393:2393:2393) (2351:2351:2351))
        (PORT d[2] (2181:2181:2181) (2178:2178:2178))
        (PORT d[3] (2192:2192:2192) (2203:2203:2203))
        (PORT d[4] (1502:1502:1502) (1549:1549:1549))
        (PORT d[5] (2117:2117:2117) (2121:2121:2121))
        (PORT d[6] (2181:2181:2181) (2253:2253:2253))
        (PORT d[7] (1844:1844:1844) (1854:1854:1854))
        (PORT d[8] (2375:2375:2375) (2340:2340:2340))
        (PORT d[9] (2436:2436:2436) (2398:2398:2398))
        (PORT d[10] (2420:2420:2420) (2410:2410:2410))
        (PORT d[11] (2013:2013:2013) (1995:1995:1995))
        (PORT d[12] (2571:2571:2571) (2664:2664:2664))
        (PORT clk (2500:2500:2500) (2487:2487:2487))
        (PORT stall (2993:2993:2993) (2974:2974:2974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2487:2487:2487))
        (PORT d[0] (1848:1848:1848) (1750:1750:1750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1172:1172:1172) (1173:1173:1173))
        (PORT clk (2540:2540:2540) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2449:2449:2449) (2410:2410:2410))
        (PORT d[1] (2633:2633:2633) (2735:2735:2735))
        (PORT d[2] (2862:2862:2862) (2940:2940:2940))
        (PORT d[3] (1830:1830:1830) (1856:1856:1856))
        (PORT d[4] (2359:2359:2359) (2471:2471:2471))
        (PORT d[5] (2701:2701:2701) (2674:2674:2674))
        (PORT d[6] (2905:2905:2905) (2980:2980:2980))
        (PORT d[7] (2033:2033:2033) (2150:2150:2150))
        (PORT d[8] (1799:1799:1799) (1805:1805:1805))
        (PORT d[9] (2476:2476:2476) (2478:2478:2478))
        (PORT d[10] (2503:2503:2503) (2505:2505:2505))
        (PORT d[11] (1950:1950:1950) (2052:2052:2052))
        (PORT d[12] (2365:2365:2365) (2364:2364:2364))
        (PORT clk (2536:2536:2536) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2079:2079:2079))
        (PORT clk (2536:2536:2536) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2562:2562:2562))
        (PORT d[0] (2773:2773:2773) (2730:2730:2730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2486:2486:2486) (2473:2473:2473))
        (PORT d[1] (2783:2783:2783) (2739:2739:2739))
        (PORT d[2] (1806:1806:1806) (1799:1799:1799))
        (PORT d[3] (1790:1790:1790) (1808:1808:1808))
        (PORT d[4] (1527:1527:1527) (1580:1580:1580))
        (PORT d[5] (2179:2179:2179) (2197:2197:2197))
        (PORT d[6] (2458:2458:2458) (2513:2513:2513))
        (PORT d[7] (2775:2775:2775) (2776:2776:2776))
        (PORT d[8] (2699:2699:2699) (2657:2657:2657))
        (PORT d[9] (2953:2953:2953) (3023:3023:3023))
        (PORT d[10] (2399:2399:2399) (2393:2393:2393))
        (PORT d[11] (2074:2074:2074) (2058:2058:2058))
        (PORT d[12] (2622:2622:2622) (2713:2713:2713))
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (PORT stall (2975:2975:2975) (2953:2953:2953))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (PORT d[0] (1890:1890:1890) (1822:1822:1822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1801:1801:1801) (1885:1885:1885))
        (PORT datab (2058:2058:2058) (2074:2074:2074))
        (PORT datac (689:689:689) (684:684:684))
        (PORT datad (1057:1057:1057) (1048:1048:1048))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1544:1544:1544) (1536:1536:1536))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2141:2141:2141) (2109:2109:2109))
        (PORT d[1] (3040:3040:3040) (3153:3153:3153))
        (PORT d[2] (2061:2061:2061) (2023:2023:2023))
        (PORT d[3] (2140:2140:2140) (2153:2153:2153))
        (PORT d[4] (2004:2004:2004) (2116:2116:2116))
        (PORT d[5] (2941:2941:2941) (2908:2908:2908))
        (PORT d[6] (2328:2328:2328) (2420:2420:2420))
        (PORT d[7] (2034:2034:2034) (2150:2150:2150))
        (PORT d[8] (2170:2170:2170) (2186:2186:2186))
        (PORT d[9] (2160:2160:2160) (2170:2170:2170))
        (PORT d[10] (2164:2164:2164) (2176:2176:2176))
        (PORT d[11] (1975:1975:1975) (2040:2040:2040))
        (PORT d[12] (2376:2376:2376) (2378:2378:2378))
        (PORT clk (2543:2543:2543) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2053:2053:2053) (1945:1945:1945))
        (PORT clk (2543:2543:2543) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2570:2570:2570))
        (PORT d[0] (2675:2675:2675) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (2143:2143:2143))
        (PORT d[1] (2452:2452:2452) (2414:2414:2414))
        (PORT d[2] (2157:2157:2157) (2153:2153:2153))
        (PORT d[3] (2059:2059:2059) (2025:2025:2025))
        (PORT d[4] (1533:1533:1533) (1579:1579:1579))
        (PORT d[5] (2135:2135:2135) (2145:2145:2145))
        (PORT d[6] (2132:2132:2132) (2127:2127:2127))
        (PORT d[7] (2270:2270:2270) (2252:2252:2252))
        (PORT d[8] (2319:2319:2319) (2257:2257:2257))
        (PORT d[9] (2409:2409:2409) (2370:2370:2370))
        (PORT d[10] (2458:2458:2458) (2450:2450:2450))
        (PORT d[11] (2330:2330:2330) (2305:2305:2305))
        (PORT d[12] (2289:2289:2289) (2395:2395:2395))
        (PORT clk (2501:2501:2501) (2488:2488:2488))
        (PORT stall (3281:3281:3281) (3268:3268:3268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2488:2488:2488))
        (PORT d[0] (1871:1871:1871) (1780:1780:1780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1851:1851:1851) (1910:1910:1910))
        (PORT clk (2507:2507:2507) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2318:2318:2318) (2372:2372:2372))
        (PORT d[1] (2552:2552:2552) (2605:2605:2605))
        (PORT d[2] (2219:2219:2219) (2272:2272:2272))
        (PORT d[3] (2233:2233:2233) (2266:2266:2266))
        (PORT d[4] (2463:2463:2463) (2582:2582:2582))
        (PORT d[5] (2629:2629:2629) (2656:2656:2656))
        (PORT d[6] (2604:2604:2604) (2688:2688:2688))
        (PORT d[7] (2677:2677:2677) (2787:2787:2787))
        (PORT d[8] (2158:2158:2158) (2235:2235:2235))
        (PORT d[9] (1988:1988:1988) (2052:2052:2052))
        (PORT d[10] (1639:1639:1639) (1697:1697:1697))
        (PORT d[11] (2332:2332:2332) (2391:2391:2391))
        (PORT d[12] (1836:1836:1836) (1879:1879:1879))
        (PORT clk (2503:2503:2503) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2248:2248:2248) (2227:2227:2227))
        (PORT clk (2503:2503:2503) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2526:2526:2526))
        (PORT d[0] (2869:2869:2869) (2861:2861:2861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1933:1933:1933) (1975:1975:1975))
        (PORT d[1] (2601:2601:2601) (2661:2661:2661))
        (PORT d[2] (2112:2112:2112) (2135:2135:2135))
        (PORT d[3] (2211:2211:2211) (2237:2237:2237))
        (PORT d[4] (2163:2163:2163) (2207:2207:2207))
        (PORT d[5] (2577:2577:2577) (2641:2641:2641))
        (PORT d[6] (2285:2285:2285) (2333:2333:2333))
        (PORT d[7] (2444:2444:2444) (2493:2493:2493))
        (PORT d[8] (2477:2477:2477) (2526:2526:2526))
        (PORT d[9] (2580:2580:2580) (2631:2631:2631))
        (PORT d[10] (2554:2554:2554) (2579:2579:2579))
        (PORT d[11] (2184:2184:2184) (2195:2195:2195))
        (PORT d[12] (2583:2583:2583) (2623:2623:2623))
        (PORT clk (2461:2461:2461) (2444:2444:2444))
        (PORT stall (2915:2915:2915) (2903:2903:2903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2444:2444:2444))
        (PORT d[0] (1692:1692:1692) (1675:1675:1675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1794:1794:1794) (1868:1868:1868))
        (PORT datab (1779:1779:1779) (1813:1813:1813))
        (PORT datac (1324:1324:1324) (1316:1316:1316))
        (PORT datad (1748:1748:1748) (1781:1781:1781))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1856:1856:1856) (1845:1845:1845))
        (PORT clk (2550:2550:2550) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1795:1795:1795) (1777:1777:1777))
        (PORT d[1] (3082:3082:3082) (3194:3194:3194))
        (PORT d[2] (2391:2391:2391) (2349:2349:2349))
        (PORT d[3] (2478:2478:2478) (2439:2439:2439))
        (PORT d[4] (2212:2212:2212) (2242:2242:2242))
        (PORT d[5] (2620:2620:2620) (2595:2595:2595))
        (PORT d[6] (2630:2630:2630) (2716:2716:2716))
        (PORT d[7] (2064:2064:2064) (2186:2186:2186))
        (PORT d[8] (2565:2565:2565) (2587:2587:2587))
        (PORT d[9] (2534:2534:2534) (2539:2539:2539))
        (PORT d[10] (2340:2340:2340) (2303:2303:2303))
        (PORT d[11] (1963:1963:1963) (2028:2028:2028))
        (PORT d[12] (2342:2342:2342) (2336:2336:2336))
        (PORT clk (2546:2546:2546) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1714:1714:1714) (1630:1630:1630))
        (PORT clk (2546:2546:2546) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2572:2572:2572))
        (PORT d[0] (2336:2336:2336) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2496:2496:2496) (2471:2471:2471))
        (PORT d[1] (2061:2061:2061) (2025:2025:2025))
        (PORT d[2] (2020:2020:2020) (1964:1964:1964))
        (PORT d[3] (1409:1409:1409) (1400:1400:1400))
        (PORT d[4] (1709:1709:1709) (1683:1683:1683))
        (PORT d[5] (2153:2153:2153) (2163:2163:2163))
        (PORT d[6] (2124:2124:2124) (2110:2110:2110))
        (PORT d[7] (2317:2317:2317) (2302:2302:2302))
        (PORT d[8] (2034:2034:2034) (1997:1997:1997))
        (PORT d[9] (2050:2050:2050) (2012:2012:2012))
        (PORT d[10] (2048:2048:2048) (2054:2054:2054))
        (PORT d[11] (2351:2351:2351) (2324:2324:2324))
        (PORT d[12] (2089:2089:2089) (2042:2042:2042))
        (PORT clk (2504:2504:2504) (2490:2490:2490))
        (PORT stall (3301:3301:3301) (3286:3286:3286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2490:2490:2490))
        (PORT d[0] (1455:1455:1455) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1171:1171:1171) (1173:1173:1173))
        (PORT clk (2526:2526:2526) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2171:2171:2171) (2197:2197:2197))
        (PORT d[1] (2348:2348:2348) (2454:2454:2454))
        (PORT d[2] (2848:2848:2848) (2925:2925:2925))
        (PORT d[3] (2167:2167:2167) (2184:2184:2184))
        (PORT d[4] (1892:1892:1892) (1944:1944:1944))
        (PORT d[5] (2929:2929:2929) (2888:2888:2888))
        (PORT d[6] (2618:2618:2618) (2706:2706:2706))
        (PORT d[7] (2059:2059:2059) (2178:2178:2178))
        (PORT d[8] (2493:2493:2493) (2506:2506:2506))
        (PORT d[9] (2493:2493:2493) (2482:2482:2482))
        (PORT d[10] (2150:2150:2150) (2164:2164:2164))
        (PORT d[11] (2762:2762:2762) (2860:2860:2860))
        (PORT d[12] (2284:2284:2284) (2362:2362:2362))
        (PORT clk (2522:2522:2522) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2465:2465:2465) (2370:2370:2370))
        (PORT clk (2522:2522:2522) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2543:2543:2543))
        (PORT d[0] (3087:3087:3087) (3001:3001:3001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2156:2156:2156) (2158:2158:2158))
        (PORT d[1] (2763:2763:2763) (2718:2718:2718))
        (PORT d[2] (2492:2492:2492) (2462:2462:2462))
        (PORT d[3] (2133:2133:2133) (2139:2139:2139))
        (PORT d[4] (1832:1832:1832) (1873:1873:1873))
        (PORT d[5] (2487:2487:2487) (2497:2497:2497))
        (PORT d[6] (2118:2118:2118) (2112:2112:2112))
        (PORT d[7] (2737:2737:2737) (2734:2734:2734))
        (PORT d[8] (2700:2700:2700) (2659:2659:2659))
        (PORT d[9] (2897:2897:2897) (2972:2972:2972))
        (PORT d[10] (2442:2442:2442) (2447:2447:2447))
        (PORT d[11] (2416:2416:2416) (2390:2390:2390))
        (PORT d[12] (2305:2305:2305) (2404:2404:2404))
        (PORT clk (2480:2480:2480) (2461:2461:2461))
        (PORT stall (3291:3291:3291) (3277:3277:3277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2461:2461:2461))
        (PORT d[0] (1610:1610:1610) (1549:1549:1549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1794:1794:1794) (1869:1869:1869))
        (PORT datab (1780:1780:1780) (1813:1813:1813))
        (PORT datac (1197:1197:1197) (1167:1167:1167))
        (PORT datad (1707:1707:1707) (1677:1677:1677))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1711:1711:1711) (1767:1767:1767))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (1710:1710:1710) (1766:1766:1766))
        (PORT datac (1197:1197:1197) (1174:1174:1174))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2012:2012:2012) (2063:2063:2063))
        (PORT datab (284:284:284) (367:367:367))
        (PORT datac (2130:2130:2130) (2160:2160:2160))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxRDM\|Mux15\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1183:1183:1183) (1231:1231:1231))
        (PORT datab (1773:1773:1773) (1820:1820:1820))
        (PORT datac (1374:1374:1374) (1367:1367:1367))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2152:2152:2152) (2108:2108:2108))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1748:1748:1748) (1777:1777:1777))
        (PORT sload (1917:1917:1917) (1983:1983:1983))
        (PORT ena (1412:1412:1412) (1362:1362:1362))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[1\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2167:2167:2167) (2203:2203:2203))
        (PORT sload (1917:1917:1917) (1983:1983:1983))
        (PORT ena (1412:1412:1412) (1362:1362:1362))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[2\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2509:2509:2509) (2596:2596:2596))
        (PORT sload (1917:1917:1917) (1983:1983:1983))
        (PORT ena (1412:1412:1412) (1362:1362:1362))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2802:2802:2802) (2889:2889:2889))
        (PORT sload (1917:1917:1917) (1983:1983:1983))
        (PORT ena (1412:1412:1412) (1362:1362:1362))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[3\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (815:815:815))
        (PORT datac (1836:1836:1836) (1936:1936:1936))
        (PORT datad (1013:1013:1013) (993:993:993))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1778:1778:1778) (1753:1753:1753))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1327:1327:1327) (1351:1351:1351))
        (PORT datab (2172:2172:2172) (2207:2207:2207))
        (PORT datac (276:276:276) (357:357:357))
        (PORT datad (1278:1278:1278) (1247:1247:1247))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (664:664:664) (671:671:671))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1778:1778:1778) (1753:1753:1753))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2150:2150:2150))
        (PORT asdata (1059:1059:1059) (1059:1059:1059))
        (PORT ena (1778:1778:1778) (1753:1753:1753))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (373:373:373))
        (PORT datab (284:284:284) (366:366:366))
        (PORT datad (253:253:253) (324:324:324))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1659:1659:1659) (1626:1626:1626))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2150:2150:2150))
        (PORT asdata (1781:1781:1781) (1750:1750:1750))
        (PORT ena (1778:1778:1778) (1753:1753:1753))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (401:401:401) (423:423:423))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1778:1778:1778) (1753:1753:1753))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (373:373:373))
        (PORT datab (283:283:283) (365:365:365))
        (PORT datad (253:253:253) (324:324:324))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (697:697:697) (692:692:692))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2531:2531:2531))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2355:2355:2355) (2289:2289:2289))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2139:2139:2139))
        (PORT asdata (811:811:811) (811:811:811))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2531:2531:2531))
        (PORT asdata (1703:1703:1703) (1675:1675:1675))
        (PORT ena (2355:2355:2355) (2289:2289:2289))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (372:372:372))
        (PORT datab (285:285:285) (367:367:367))
        (PORT datad (253:253:253) (324:324:324))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1001:1001:1001) (994:994:994))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (229:229:229) (251:251:251))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2150:2150:2150))
        (PORT asdata (1116:1116:1116) (1098:1098:1098))
        (PORT ena (1778:1778:1778) (1753:1753:1753))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (742:742:742) (743:743:743))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1778:1778:1778) (1753:1753:1753))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (378:378:378))
        (PORT datab (286:286:286) (369:369:369))
        (PORT datad (252:252:252) (322:322:322))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (713:713:713))
        (PORT datab (707:707:707) (709:709:709))
        (PORT datac (948:948:948) (926:926:926))
        (PORT datad (369:369:369) (375:375:375))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2138:2138:2138))
        (PORT asdata (1085:1085:1085) (1067:1067:1067))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2543:2543:2543))
        (PORT asdata (659:659:659) (698:698:698))
        (PORT ena (1763:1763:1763) (1719:1719:1719))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[29\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (267:267:267) (324:324:324))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2164:2164:2164))
        (PORT asdata (1120:1120:1120) (1128:1128:1128))
        (PORT ena (1494:1494:1494) (1492:1492:1492))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2164:2164:2164))
        (PORT asdata (1051:1051:1051) (1043:1043:1043))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (856:856:856))
        (PORT datab (448:448:448) (511:511:511))
        (PORT datad (253:253:253) (325:325:325))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2156:2156:2156))
        (PORT asdata (1075:1075:1075) (1067:1067:1067))
        (PORT ena (2051:2051:2051) (2025:2025:2025))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2156:2156:2156))
        (PORT asdata (1037:1037:1037) (1034:1034:1034))
        (PORT ena (2051:2051:2051) (2025:2025:2025))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (374:374:374))
        (PORT datab (283:283:283) (366:366:366))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2156:2156:2156))
        (PORT asdata (1645:1645:1645) (1597:1597:1597))
        (PORT ena (2051:2051:2051) (2025:2025:2025))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[27\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (269:269:269) (333:333:333))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2156:2156:2156))
        (PORT asdata (1058:1058:1058) (1050:1050:1050))
        (PORT ena (2051:2051:2051) (2025:2025:2025))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (PORT datab (779:779:779) (828:828:828))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2156:2156:2156))
        (PORT asdata (1114:1114:1114) (1094:1094:1094))
        (PORT ena (2051:2051:2051) (2025:2025:2025))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2156:2156:2156))
        (PORT asdata (1770:1770:1770) (1763:1763:1763))
        (PORT ena (2051:2051:2051) (2025:2025:2025))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (PORT datab (284:284:284) (367:367:367))
        (PORT datad (253:253:253) (324:324:324))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1054:1054:1054))
        (PORT datab (749:749:749) (763:763:763))
        (PORT datac (724:724:724) (720:720:720))
        (PORT datad (708:708:708) (712:712:712))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (1023:1023:1023))
        (PORT datad (679:679:679) (684:684:684))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[50\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a88\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2247:2247:2247) (2294:2294:2294))
        (PORT clk (2487:2487:2487) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a88\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3405:3405:3405) (3503:3503:3503))
        (PORT d[1] (2918:2918:2918) (3021:3021:3021))
        (PORT d[2] (3014:3014:3014) (3132:3132:3132))
        (PORT d[3] (2426:2426:2426) (2537:2537:2537))
        (PORT d[4] (2695:2695:2695) (2834:2834:2834))
        (PORT d[5] (3331:3331:3331) (3391:3391:3391))
        (PORT d[6] (2918:2918:2918) (3008:3008:3008))
        (PORT d[7] (2607:2607:2607) (2674:2674:2674))
        (PORT d[8] (2475:2475:2475) (2619:2619:2619))
        (PORT d[9] (2641:2641:2641) (2712:2712:2712))
        (PORT d[10] (2579:2579:2579) (2678:2678:2678))
        (PORT d[11] (2568:2568:2568) (2662:2662:2662))
        (PORT d[12] (2594:2594:2594) (2689:2689:2689))
        (PORT clk (2483:2483:2483) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a88\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2714:2714:2714) (2775:2775:2775))
        (PORT clk (2483:2483:2483) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a88\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2505:2505:2505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a88\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3705:3705:3705) (3723:3723:3723))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a88\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2506:2506:2506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a88\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a88\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a88\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6040:6040:6040) (6060:6060:6060))
        (PORT d[1] (4657:4657:4657) (4921:4921:4921))
        (PORT d[2] (3210:3210:3210) (3427:3427:3427))
        (PORT d[3] (5858:5858:5858) (6050:6050:6050))
        (PORT d[4] (6267:6267:6267) (6322:6322:6322))
        (PORT d[5] (3181:3181:3181) (3398:3398:3398))
        (PORT d[6] (3748:3748:3748) (3942:3942:3942))
        (PORT d[7] (4019:4019:4019) (4170:4170:4170))
        (PORT d[8] (5425:5425:5425) (5783:5783:5783))
        (PORT d[9] (4598:4598:4598) (4630:4630:4630))
        (PORT d[10] (5432:5432:5432) (5752:5752:5752))
        (PORT d[11] (3941:3941:3941) (4215:4215:4215))
        (PORT d[12] (6341:6341:6341) (6359:6359:6359))
        (PORT clk (2485:2485:2485) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a88\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2503:2503:2503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a88\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a88\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a88\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a72\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2256:2256:2256) (2321:2321:2321))
        (PORT clk (2481:2481:2481) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3115:3115:3115) (3245:3245:3245))
        (PORT d[1] (2932:2932:2932) (3039:3039:3039))
        (PORT d[2] (3077:3077:3077) (3205:3205:3205))
        (PORT d[3] (2433:2433:2433) (2537:2537:2537))
        (PORT d[4] (2678:2678:2678) (2818:2818:2818))
        (PORT d[5] (2686:2686:2686) (2774:2774:2774))
        (PORT d[6] (2913:2913:2913) (2982:2982:2982))
        (PORT d[7] (2981:2981:2981) (3063:3063:3063))
        (PORT d[8] (2599:2599:2599) (2677:2677:2677))
        (PORT d[9] (2564:2564:2564) (2637:2637:2637))
        (PORT d[10] (2625:2625:2625) (2733:2733:2733))
        (PORT d[11] (2754:2754:2754) (2849:2849:2849))
        (PORT d[12] (2684:2684:2684) (2809:2809:2809))
        (PORT clk (2477:2477:2477) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a72\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2848:2848:2848) (2861:2861:2861))
        (PORT clk (2477:2477:2477) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a72\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3699:3699:3699) (3722:3722:3722))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2505:2505:2505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a72\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a72\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a72\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6816:6816:6816) (6888:6888:6888))
        (PORT d[1] (5345:5345:5345) (5640:5640:5640))
        (PORT d[2] (2851:2851:2851) (3070:3070:3070))
        (PORT d[3] (4092:4092:4092) (4202:4202:4202))
        (PORT d[4] (5725:5725:5725) (5803:5803:5803))
        (PORT d[5] (3647:3647:3647) (3938:3938:3938))
        (PORT d[6] (3819:3819:3819) (4075:4075:4075))
        (PORT d[7] (3763:3763:3763) (3972:3972:3972))
        (PORT d[8] (4220:4220:4220) (4454:4454:4454))
        (PORT d[9] (4609:4609:4609) (4683:4683:4683))
        (PORT d[10] (5025:5025:5025) (5300:5300:5300))
        (PORT d[11] (3660:3660:3660) (3946:3946:3946))
        (PORT d[12] (7206:7206:7206) (7313:7313:7313))
        (PORT clk (2479:2479:2479) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2502:2502:2502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[8\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2854:2854:2854) (2901:2901:2901))
        (PORT datab (2963:2963:2963) (3006:3006:3006))
        (PORT datac (1773:1773:1773) (1803:1803:1803))
        (PORT datad (1854:1854:1854) (1828:1828:1828))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a104\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2212:2212:2212) (2285:2285:2285))
        (PORT clk (2497:2497:2497) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a104\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3534:3534:3534) (3698:3698:3698))
        (PORT d[1] (2973:2973:2973) (3082:3082:3082))
        (PORT d[2] (2990:2990:2990) (3108:3108:3108))
        (PORT d[3] (2340:2340:2340) (2456:2456:2456))
        (PORT d[4] (2672:2672:2672) (2814:2814:2814))
        (PORT d[5] (2978:2978:2978) (3053:3053:3053))
        (PORT d[6] (2924:2924:2924) (3013:3013:3013))
        (PORT d[7] (2626:2626:2626) (2711:2711:2711))
        (PORT d[8] (2486:2486:2486) (2625:2625:2625))
        (PORT d[9] (2670:2670:2670) (2745:2745:2745))
        (PORT d[10] (2574:2574:2574) (2681:2681:2681))
        (PORT d[11] (2529:2529:2529) (2619:2619:2619))
        (PORT d[12] (2605:2605:2605) (2721:2721:2721))
        (PORT clk (2493:2493:2493) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a104\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2679:2679:2679) (2733:2733:2733))
        (PORT clk (2493:2493:2493) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a104\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a104\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3715:3715:3715) (3735:3735:3735))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a104\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a104\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a104\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a104\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6030:6030:6030) (6040:6040:6040))
        (PORT d[1] (4672:4672:4672) (4940:4940:4940))
        (PORT d[2] (3194:3194:3194) (3413:3413:3413))
        (PORT d[3] (5834:5834:5834) (6019:6019:6019))
        (PORT d[4] (6219:6219:6219) (6275:6275:6275))
        (PORT d[5] (2870:2870:2870) (3091:3091:3091))
        (PORT d[6] (3113:3113:3113) (3321:3321:3321))
        (PORT d[7] (4112:4112:4112) (4275:4275:4275))
        (PORT d[8] (5792:5792:5792) (6136:6136:6136))
        (PORT d[9] (4707:4707:4707) (4792:4792:4792))
        (PORT d[10] (5832:5832:5832) (6150:6150:6150))
        (PORT d[11] (3688:3688:3688) (3977:3977:3977))
        (PORT d[12] (5959:5959:5959) (5983:5983:5983))
        (PORT clk (2495:2495:2495) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a104\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2515:2515:2515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a104\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a104\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a104\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a120\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2181:2181:2181) (2265:2265:2265))
        (PORT clk (2493:2493:2493) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a120\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3554:3554:3554) (3719:3719:3719))
        (PORT d[1] (2955:2955:2955) (3060:3060:3060))
        (PORT d[2] (3033:3033:3033) (3150:3150:3150))
        (PORT d[3] (2444:2444:2444) (2555:2555:2555))
        (PORT d[4] (2669:2669:2669) (2814:2814:2814))
        (PORT d[5] (3249:3249:3249) (3316:3316:3316))
        (PORT d[6] (2940:2940:2940) (3030:3030:3030))
        (PORT d[7] (3254:3254:3254) (3306:3306:3306))
        (PORT d[8] (2762:2762:2762) (2889:2889:2889))
        (PORT d[9] (2631:2631:2631) (2704:2704:2704))
        (PORT d[10] (2625:2625:2625) (2727:2727:2727))
        (PORT d[11] (2544:2544:2544) (2633:2633:2633))
        (PORT d[12] (2574:2574:2574) (2688:2688:2688))
        (PORT clk (2489:2489:2489) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a120\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2958:2958:2958) (2992:2992:2992))
        (PORT clk (2489:2489:2489) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a120\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2511:2511:2511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a120\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3711:3711:3711) (3729:3729:3729))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a120\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2512:2512:2512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a120\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a120\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a120\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5938:5938:5938) (5935:5935:5935))
        (PORT d[1] (4708:4708:4708) (4978:4978:4978))
        (PORT d[2] (3162:3162:3162) (3381:3381:3381))
        (PORT d[3] (5837:5837:5837) (6026:6026:6026))
        (PORT d[4] (6351:6351:6351) (6408:6408:6408))
        (PORT d[5] (2863:2863:2863) (3082:3082:3082))
        (PORT d[6] (3444:3444:3444) (3646:3646:3646))
        (PORT d[7] (3722:3722:3722) (3892:3892:3892))
        (PORT d[8] (5497:5497:5497) (5850:5850:5850))
        (PORT d[9] (4691:4691:4691) (4764:4764:4764))
        (PORT d[10] (5487:5487:5487) (5815:5815:5815))
        (PORT d[11] (3681:3681:3681) (3969:3969:3969))
        (PORT d[12] (5967:5967:5967) (5992:5992:5992))
        (PORT clk (2491:2491:2491) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a120\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a120\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a120\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a120\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[8\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2855:2855:2855) (2902:2902:2902))
        (PORT datab (2965:2965:2965) (3007:3007:3007))
        (PORT datac (1709:1709:1709) (1661:1661:1661))
        (PORT datad (1739:1739:1739) (1795:1795:1795))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2177:2177:2177) (2196:2196:2196))
        (PORT clk (2512:2512:2512) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2812:2812:2812) (2853:2853:2853))
        (PORT d[1] (2383:2383:2383) (2400:2400:2400))
        (PORT d[2] (3169:3169:3169) (3150:3150:3150))
        (PORT d[3] (2272:2272:2272) (2325:2325:2325))
        (PORT d[4] (2357:2357:2357) (2469:2469:2469))
        (PORT d[5] (2729:2729:2729) (2774:2774:2774))
        (PORT d[6] (3142:3142:3142) (3188:3188:3188))
        (PORT d[7] (3187:3187:3187) (3359:3359:3359))
        (PORT d[8] (2187:2187:2187) (2224:2224:2224))
        (PORT d[9] (2119:2119:2119) (2150:2150:2150))
        (PORT d[10] (2312:2312:2312) (2308:2308:2308))
        (PORT d[11] (2065:2065:2065) (2088:2088:2088))
        (PORT d[12] (2190:2190:2190) (2226:2226:2226))
        (PORT clk (2508:2508:2508) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2310:2310:2310) (2253:2253:2253))
        (PORT clk (2508:2508:2508) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3730:3730:3730) (3755:3755:3755))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a40\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1419:1419:1419) (1453:1453:1453))
        (PORT d[1] (2206:2206:2206) (2234:2234:2234))
        (PORT d[2] (1508:1508:1508) (1541:1541:1541))
        (PORT d[3] (2380:2380:2380) (2381:2381:2381))
        (PORT d[4] (2110:2110:2110) (2128:2128:2128))
        (PORT d[5] (1733:1733:1733) (1771:1771:1771))
        (PORT d[6] (1459:1459:1459) (1501:1501:1501))
        (PORT d[7] (1543:1543:1543) (1593:1593:1593))
        (PORT d[8] (1719:1719:1719) (1761:1761:1761))
        (PORT d[9] (1380:1380:1380) (1407:1407:1407))
        (PORT d[10] (3115:3115:3115) (3097:3097:3097))
        (PORT d[11] (2889:2889:2889) (3098:3098:3098))
        (PORT d[12] (1953:1953:1953) (1970:1970:1970))
        (PORT clk (2510:2510:2510) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1888:1888:1888) (1922:1922:1922))
        (PORT clk (2515:2515:2515) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3118:3118:3118) (3122:3122:3122))
        (PORT d[1] (2449:2449:2449) (2433:2433:2433))
        (PORT d[2] (3184:3184:3184) (3167:3167:3167))
        (PORT d[3] (2397:2397:2397) (2544:2544:2544))
        (PORT d[4] (1902:1902:1902) (1969:1969:1969))
        (PORT d[5] (3052:3052:3052) (3088:3088:3088))
        (PORT d[6] (3174:3174:3174) (3222:3222:3222))
        (PORT d[7] (3245:3245:3245) (3432:3432:3432))
        (PORT d[8] (2153:2153:2153) (2189:2189:2189))
        (PORT d[9] (2451:2451:2451) (2472:2472:2472))
        (PORT d[10] (1986:1986:1986) (1991:1991:1991))
        (PORT d[11] (2068:2068:2068) (2103:2103:2103))
        (PORT d[12] (1921:1921:1921) (2014:2014:2014))
        (PORT clk (2511:2511:2511) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2455:2455:2455) (2426:2426:2426))
        (PORT clk (2511:2511:2511) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3733:3733:3733) (3759:3759:3759))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a56\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1439:1439:1439) (1473:1473:1473))
        (PORT d[1] (2171:2171:2171) (2196:2196:2196))
        (PORT d[2] (1487:1487:1487) (1536:1536:1536))
        (PORT d[3] (1520:1520:1520) (1543:1543:1543))
        (PORT d[4] (2136:2136:2136) (2156:2156:2156))
        (PORT d[5] (1393:1393:1393) (1440:1440:1440))
        (PORT d[6] (1420:1420:1420) (1461:1461:1461))
        (PORT d[7] (1512:1512:1512) (1568:1568:1568))
        (PORT d[8] (1773:1773:1773) (1807:1807:1807))
        (PORT d[9] (1381:1381:1381) (1403:1403:1403))
        (PORT d[10] (2029:2029:2029) (2010:2010:2010))
        (PORT d[11] (2869:2869:2869) (3077:3077:3077))
        (PORT d[12] (1997:1997:1997) (2016:2016:2016))
        (PORT clk (2513:2513:2513) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[8\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1724:1724:1724) (1758:1758:1758))
        (PORT datab (1759:1759:1759) (1832:1832:1832))
        (PORT datac (689:689:689) (685:685:685))
        (PORT datad (1026:1026:1026) (1016:1016:1016))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2153:2153:2153) (2197:2197:2197))
        (PORT clk (2489:2489:2489) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3430:3430:3430) (3584:3584:3584))
        (PORT d[1] (3343:3343:3343) (3448:3448:3448))
        (PORT d[2] (3026:3026:3026) (3144:3144:3144))
        (PORT d[3] (2438:2438:2438) (2548:2548:2548))
        (PORT d[4] (2675:2675:2675) (2800:2800:2800))
        (PORT d[5] (3592:3592:3592) (3637:3637:3637))
        (PORT d[6] (2917:2917:2917) (3007:3007:3007))
        (PORT d[7] (2961:2961:2961) (3036:3036:3036))
        (PORT d[8] (2749:2749:2749) (2876:2876:2876))
        (PORT d[9] (2640:2640:2640) (2724:2724:2724))
        (PORT d[10] (2590:2590:2590) (2689:2689:2689))
        (PORT d[11] (2555:2555:2555) (2647:2647:2647))
        (PORT d[12] (2594:2594:2594) (2690:2690:2690))
        (PORT clk (2485:2485:2485) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2672:2672:2672) (2705:2705:2705))
        (PORT clk (2485:2485:2485) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2507:2507:2507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3707:3707:3707) (3725:3725:3725))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2508:2508:2508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6026:6026:6026) (6028:6028:6028))
        (PORT d[1] (4672:4672:4672) (4940:4940:4940))
        (PORT d[2] (3187:3187:3187) (3405:3405:3405))
        (PORT d[3] (5858:5858:5858) (6049:6049:6049))
        (PORT d[4] (6297:6297:6297) (6353:6353:6353))
        (PORT d[5] (3467:3467:3467) (3656:3656:3656))
        (PORT d[6] (3431:3431:3431) (3633:3633:3633))
        (PORT d[7] (3726:3726:3726) (3886:3886:3886))
        (PORT d[8] (5176:5176:5176) (5553:5553:5553))
        (PORT d[9] (4999:4999:4999) (5063:5063:5063))
        (PORT d[10] (5473:5473:5473) (5797:5797:5797))
        (PORT d[11] (3694:3694:3694) (3985:3985:3985))
        (PORT d[12] (6366:6366:6366) (6385:6385:6385))
        (PORT clk (2487:2487:2487) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2505:2505:2505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2159:2159:2159) (2219:2219:2219))
        (PORT clk (2502:2502:2502) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2915:2915:2915) (2988:2988:2988))
        (PORT d[1] (3264:3264:3264) (3365:3365:3365))
        (PORT d[2] (3406:3406:3406) (3528:3528:3528))
        (PORT d[3] (2393:2393:2393) (2492:2492:2492))
        (PORT d[4] (2674:2674:2674) (2813:2813:2813))
        (PORT d[5] (2641:2641:2641) (2728:2728:2728))
        (PORT d[6] (2615:2615:2615) (2691:2691:2691))
        (PORT d[7] (2651:2651:2651) (2739:2739:2739))
        (PORT d[8] (2829:2829:2829) (2889:2889:2889))
        (PORT d[9] (2486:2486:2486) (2553:2553:2553))
        (PORT d[10] (2604:2604:2604) (2664:2664:2664))
        (PORT d[11] (2627:2627:2627) (2698:2698:2698))
        (PORT d[12] (2553:2553:2553) (2646:2646:2646))
        (PORT clk (2498:2498:2498) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3016:3016:3016) (3068:3068:3068))
        (PORT clk (2498:2498:2498) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3720:3720:3720) (3742:3742:3742))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6524:6524:6524) (6610:6610:6610))
        (PORT d[1] (5027:5027:5027) (5334:5334:5334))
        (PORT d[2] (3138:3138:3138) (3350:3350:3350))
        (PORT d[3] (4421:4421:4421) (4523:4523:4523))
        (PORT d[4] (6103:6103:6103) (6176:6176:6176))
        (PORT d[5] (4009:4009:4009) (4292:4292:4292))
        (PORT d[6] (4152:4152:4152) (4402:4402:4402))
        (PORT d[7] (3647:3647:3647) (3812:3812:3812))
        (PORT d[8] (4559:4559:4559) (4788:4788:4788))
        (PORT d[9] (4584:4584:4584) (4614:4614:4614))
        (PORT d[10] (4600:4600:4600) (4844:4844:4844))
        (PORT d[11] (4021:4021:4021) (4300:4300:4300))
        (PORT d[12] (7756:7756:7756) (7829:7829:7829))
        (PORT clk (2500:2500:2500) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[8\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2854:2854:2854) (2901:2901:2901))
        (PORT datab (2963:2963:2963) (3005:3005:3005))
        (PORT datac (1807:1807:1807) (1761:1761:1761))
        (PORT datad (2023:2023:2023) (2057:2057:2057))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[8\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3157:3157:3157) (3123:3123:3123))
        (PORT datac (1697:1697:1697) (1738:1738:1738))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[8\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3161:3161:3161) (3126:3126:3126))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1450:1450:1450) (1456:1456:1456))
        (PORT clk (2512:2512:2512) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4660:4660:4660) (4642:4642:4642))
        (PORT d[1] (4379:4379:4379) (4560:4560:4560))
        (PORT d[2] (3034:3034:3034) (3204:3204:3204))
        (PORT d[3] (5174:5174:5174) (5111:5111:5111))
        (PORT d[4] (5001:5001:5001) (4959:4959:4959))
        (PORT d[5] (3637:3637:3637) (3900:3900:3900))
        (PORT d[6] (3007:3007:3007) (3173:3173:3173))
        (PORT d[7] (3994:3994:3994) (4189:4189:4189))
        (PORT d[8] (4986:4986:4986) (5288:5288:5288))
        (PORT d[9] (4686:4686:4686) (4763:4763:4763))
        (PORT d[10] (5879:5879:5879) (6250:6250:6250))
        (PORT d[11] (3584:3584:3584) (3849:3849:3849))
        (PORT d[12] (4426:4426:4426) (4441:4441:4441))
        (PORT clk (2508:2508:2508) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2845:2845:2845) (2859:2859:2859))
        (PORT clk (2508:2508:2508) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2536:2536:2536))
        (PORT d[0] (3832:3832:3832) (3843:3843:3843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1861:1861:1861) (1908:1908:1908))
        (PORT clk (2491:2491:2491) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6056:6056:6056) (6080:6080:6080))
        (PORT d[1] (4678:4678:4678) (4941:4941:4941))
        (PORT d[2] (3170:3170:3170) (3388:3388:3388))
        (PORT d[3] (5850:5850:5850) (6042:6042:6042))
        (PORT d[4] (5917:5917:5917) (5983:5983:5983))
        (PORT d[5] (2863:2863:2863) (3083:3083:3083))
        (PORT d[6] (3419:3419:3419) (3620:3620:3620))
        (PORT d[7] (3722:3722:3722) (3893:3893:3893))
        (PORT d[8] (5487:5487:5487) (5849:5849:5849))
        (PORT d[9] (4516:4516:4516) (4559:4559:4559))
        (PORT d[10] (5480:5480:5480) (5806:5806:5806))
        (PORT d[11] (3699:3699:3699) (3989:3989:3989))
        (PORT d[12] (6332:6332:6332) (6350:6350:6350))
        (PORT clk (2487:2487:2487) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3588:3588:3588) (3685:3685:3685))
        (PORT clk (2487:2487:2487) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2510:2510:2510))
        (PORT d[0] (3957:3957:3957) (3991:3991:3991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1508:1508:1508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1508:1508:1508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[8\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2459:2459:2459) (2468:2468:2468))
        (PORT datab (1796:1796:1796) (1876:1876:1876))
        (PORT datac (1679:1679:1679) (1725:1725:1725))
        (PORT datad (1834:1834:1834) (1885:1885:1885))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1270:1270:1270) (1232:1232:1232))
        (PORT clk (2440:2440:2440) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3356:3356:3356) (3540:3540:3540))
        (PORT d[1] (4339:4339:4339) (4583:4583:4583))
        (PORT d[2] (3223:3223:3223) (3476:3476:3476))
        (PORT d[3] (5189:5189:5189) (5348:5348:5348))
        (PORT d[4] (4274:4274:4274) (4349:4349:4349))
        (PORT d[5] (3542:3542:3542) (3770:3770:3770))
        (PORT d[6] (3075:3075:3075) (3282:3282:3282))
        (PORT d[7] (3664:3664:3664) (3820:3820:3820))
        (PORT d[8] (5000:5000:5000) (5313:5313:5313))
        (PORT d[9] (4160:4160:4160) (4161:4161:4161))
        (PORT d[10] (5780:5780:5780) (6095:6095:6095))
        (PORT d[11] (3216:3216:3216) (3467:3467:3467))
        (PORT d[12] (6000:6000:6000) (6076:6076:6076))
        (PORT clk (2436:2436:2436) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3562:3562:3562) (3640:3640:3640))
        (PORT clk (2436:2436:2436) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2459:2459:2459))
        (PORT d[0] (3515:3515:3515) (3545:3545:3545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1456:1456:1456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1457:1457:1457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1457:1457:1457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1457:1457:1457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1434:1434:1434) (1433:1433:1433))
        (PORT clk (2515:2515:2515) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3904:3904:3904) (4100:4100:4100))
        (PORT d[1] (4620:4620:4620) (4877:4877:4877))
        (PORT d[2] (3054:3054:3054) (3251:3251:3251))
        (PORT d[3] (5882:5882:5882) (5813:5813:5813))
        (PORT d[4] (4786:4786:4786) (4859:4859:4859))
        (PORT d[5] (3322:3322:3322) (3587:3587:3587))
        (PORT d[6] (3090:3090:3090) (3215:3215:3215))
        (PORT d[7] (4332:4332:4332) (4533:4533:4533))
        (PORT d[8] (4986:4986:4986) (5311:5311:5311))
        (PORT d[9] (4877:4877:4877) (4875:4875:4875))
        (PORT d[10] (6202:6202:6202) (6567:6567:6567))
        (PORT d[11] (3780:3780:3780) (4117:4117:4117))
        (PORT d[12] (5092:5092:5092) (5092:5092:5092))
        (PORT clk (2511:2511:2511) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2950:2950:2950) (3011:3011:3011))
        (PORT clk (2511:2511:2511) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2535:2535:2535))
        (PORT d[0] (4052:4052:4052) (4080:4080:4080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1533:1533:1533))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1533:1533:1533))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[8\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2459:2459:2459) (2468:2468:2468))
        (PORT datab (1787:1787:1787) (1806:1806:1806))
        (PORT datac (2335:2335:2335) (2345:2345:2345))
        (PORT datad (1765:1765:1765) (1835:1835:1835))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (290:290:290))
        (PORT datab (271:271:271) (312:312:312))
        (PORT datac (278:278:278) (359:359:359))
        (PORT datad (227:227:227) (249:249:249))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[49\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1715:1715:1715) (1706:1706:1706))
        (PORT clk (2466:2466:2466) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2498:2498:2498) (2506:2506:2506))
        (PORT d[1] (2702:2702:2702) (2810:2810:2810))
        (PORT d[2] (2836:2836:2836) (2921:2921:2921))
        (PORT d[3] (2498:2498:2498) (2517:2517:2517))
        (PORT d[4] (2164:2164:2164) (2199:2199:2199))
        (PORT d[5] (3009:3009:3009) (2958:2958:2958))
        (PORT d[6] (2507:2507:2507) (2453:2453:2453))
        (PORT d[7] (2326:2326:2326) (2440:2440:2440))
        (PORT d[8] (2175:2175:2175) (2304:2304:2304))
        (PORT d[9] (1991:1991:1991) (2099:2099:2099))
        (PORT d[10] (2395:2395:2395) (2400:2400:2400))
        (PORT d[11] (2316:2316:2316) (2412:2412:2412))
        (PORT d[12] (2067:2067:2067) (2076:2076:2076))
        (PORT clk (2462:2462:2462) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2112:2112:2112) (2046:2046:2046))
        (PORT clk (2462:2462:2462) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2484:2484:2484))
        (PORT d[0] (2734:2734:2734) (2677:2677:2677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2485:2485:2485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2385:2385:2385) (2504:2504:2504))
        (PORT d[1] (1792:1792:1792) (1797:1797:1797))
        (PORT d[2] (2691:2691:2691) (2632:2632:2632))
        (PORT d[3] (2033:2033:2033) (2019:2019:2019))
        (PORT d[4] (2404:2404:2404) (2375:2375:2375))
        (PORT d[5] (2094:2094:2094) (2052:2052:2052))
        (PORT d[6] (1927:1927:1927) (2007:2007:2007))
        (PORT d[7] (2381:2381:2381) (2340:2340:2340))
        (PORT d[8] (2415:2415:2415) (2406:2406:2406))
        (PORT d[9] (2104:2104:2104) (2126:2126:2126))
        (PORT d[10] (2047:2047:2047) (2059:2059:2059))
        (PORT d[11] (2785:2785:2785) (2732:2732:2732))
        (PORT d[12] (2490:2490:2490) (2491:2491:2491))
        (PORT clk (2420:2420:2420) (2402:2402:2402))
        (PORT stall (3307:3307:3307) (3298:3298:3298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2402:2402:2402))
        (PORT d[0] (1651:1651:1651) (1657:1657:1657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2403:2403:2403))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2403:2403:2403))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2403:2403:2403))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1456:1456:1456) (1483:1483:1483))
        (PORT clk (2456:2456:2456) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3106:3106:3106) (3238:3238:3238))
        (PORT d[1] (2852:2852:2852) (3015:3015:3015))
        (PORT d[2] (2720:2720:2720) (2859:2859:2859))
        (PORT d[3] (2370:2370:2370) (2464:2464:2464))
        (PORT d[4] (2570:2570:2570) (2663:2663:2663))
        (PORT d[5] (2595:2595:2595) (2643:2643:2643))
        (PORT d[6] (1742:1742:1742) (1733:1733:1733))
        (PORT d[7] (2897:2897:2897) (3066:3066:3066))
        (PORT d[8] (2146:2146:2146) (2137:2137:2137))
        (PORT d[9] (2262:2262:2262) (2307:2307:2307))
        (PORT d[10] (2217:2217:2217) (2212:2212:2212))
        (PORT d[11] (2397:2397:2397) (2406:2406:2406))
        (PORT d[12] (2221:2221:2221) (2262:2262:2262))
        (PORT clk (2452:2452:2452) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2279:2279:2279) (2298:2298:2298))
        (PORT clk (2452:2452:2452) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2475:2475:2475))
        (PORT d[0] (2899:2899:2899) (2933:2933:2933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2476:2476:2476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2364:2364:2364) (2337:2337:2337))
        (PORT d[1] (2445:2445:2445) (2421:2421:2421))
        (PORT d[2] (2048:2048:2048) (2051:2051:2051))
        (PORT d[3] (1892:1892:1892) (1978:1978:1978))
        (PORT d[4] (2502:2502:2502) (2613:2613:2613))
        (PORT d[5] (1433:1433:1433) (1425:1425:1425))
        (PORT d[6] (1759:1759:1759) (1734:1734:1734))
        (PORT d[7] (1732:1732:1732) (1721:1721:1721))
        (PORT d[8] (2102:2102:2102) (2085:2085:2085))
        (PORT d[9] (2038:2038:2038) (2061:2061:2061))
        (PORT d[10] (2762:2762:2762) (2787:2787:2787))
        (PORT d[11] (2126:2126:2126) (2195:2195:2195))
        (PORT d[12] (2539:2539:2539) (2618:2618:2618))
        (PORT clk (2410:2410:2410) (2393:2393:2393))
        (PORT stall (2345:2345:2345) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2410:2410:2410) (2393:2393:2393))
        (PORT d[0] (1907:1907:1907) (1857:1857:1857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2394:2394:2394))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2394:2394:2394))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2394:2394:2394))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2217:2217:2217) (2347:2347:2347))
        (PORT datab (2075:2075:2075) (2132:2132:2132))
        (PORT datac (1443:1443:1443) (1411:1411:1411))
        (PORT datad (395:395:395) (395:395:395))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1469:1469:1469) (1497:1497:1497))
        (PORT clk (2456:2456:2456) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2709:2709:2709) (2842:2842:2842))
        (PORT d[1] (3217:3217:3217) (3374:3374:3374))
        (PORT d[2] (2795:2795:2795) (2940:2940:2940))
        (PORT d[3] (2378:2378:2378) (2472:2472:2472))
        (PORT d[4] (2275:2275:2275) (2375:2375:2375))
        (PORT d[5] (2557:2557:2557) (2602:2602:2602))
        (PORT d[6] (1362:1362:1362) (1360:1360:1360))
        (PORT d[7] (2346:2346:2346) (2302:2302:2302))
        (PORT d[8] (1845:1845:1845) (1845:1845:1845))
        (PORT d[9] (2660:2660:2660) (2700:2700:2700))
        (PORT d[10] (2226:2226:2226) (2223:2223:2223))
        (PORT d[11] (2290:2290:2290) (2288:2288:2288))
        (PORT d[12] (2150:2150:2150) (2199:2199:2199))
        (PORT clk (2452:2452:2452) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2442:2442:2442) (2385:2385:2385))
        (PORT clk (2452:2452:2452) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2475:2475:2475))
        (PORT d[0] (3064:3064:3064) (3016:3016:3016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2476:2476:2476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2068:2068:2068) (2040:2040:2040))
        (PORT d[1] (2466:2466:2466) (2444:2444:2444))
        (PORT d[2] (2048:2048:2048) (2055:2055:2055))
        (PORT d[3] (1853:1853:1853) (1942:1942:1942))
        (PORT d[4] (2771:2771:2771) (2879:2879:2879))
        (PORT d[5] (1423:1423:1423) (1419:1419:1419))
        (PORT d[6] (1539:1539:1539) (1545:1545:1545))
        (PORT d[7] (1640:1640:1640) (1620:1620:1620))
        (PORT d[8] (1780:1780:1780) (1768:1768:1768))
        (PORT d[9] (1814:1814:1814) (1853:1853:1853))
        (PORT d[10] (2769:2769:2769) (2794:2794:2794))
        (PORT d[11] (2475:2475:2475) (2537:2537:2537))
        (PORT d[12] (1778:1778:1778) (1820:1820:1820))
        (PORT clk (2410:2410:2410) (2393:2393:2393))
        (PORT stall (2379:2379:2379) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2410:2410:2410) (2393:2393:2393))
        (PORT d[0] (1655:1655:1655) (1636:1636:1636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2394:2394:2394))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2394:2394:2394))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2394:2394:2394))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1465:1465:1465) (1478:1478:1478))
        (PORT clk (2476:2476:2476) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2775:2775:2775) (2915:2915:2915))
        (PORT d[1] (2802:2802:2802) (2961:2961:2961))
        (PORT d[2] (2721:2721:2721) (2859:2859:2859))
        (PORT d[3] (2353:2353:2353) (2440:2440:2440))
        (PORT d[4] (2315:2315:2315) (2404:2404:2404))
        (PORT d[5] (3011:3011:3011) (2965:2965:2965))
        (PORT d[6] (1712:1712:1712) (1712:1712:1712))
        (PORT d[7] (2912:2912:2912) (3081:3081:3081))
        (PORT d[8] (1910:1910:1910) (1955:1955:1955))
        (PORT d[9] (2584:2584:2584) (2625:2625:2625))
        (PORT d[10] (2503:2503:2503) (2565:2565:2565))
        (PORT d[11] (2734:2734:2734) (2737:2737:2737))
        (PORT d[12] (2214:2214:2214) (2258:2258:2258))
        (PORT clk (2472:2472:2472) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2728:2728:2728) (2779:2779:2779))
        (PORT clk (2472:2472:2472) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2494:2494:2494))
        (PORT d[0] (3350:3350:3350) (3410:3410:3410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2348:2348:2348) (2474:2474:2474))
        (PORT d[1] (1733:1733:1733) (1753:1753:1753))
        (PORT d[2] (2320:2320:2320) (2310:2310:2310))
        (PORT d[3] (1881:1881:1881) (1956:1956:1956))
        (PORT d[4] (2466:2466:2466) (2581:2581:2581))
        (PORT d[5] (1788:1788:1788) (1781:1781:1781))
        (PORT d[6] (1723:1723:1723) (1745:1745:1745))
        (PORT d[7] (2040:2040:2040) (2024:2024:2024))
        (PORT d[8] (2051:2051:2051) (2030:2030:2030))
        (PORT d[9] (2206:2206:2206) (2239:2239:2239))
        (PORT d[10] (2160:2160:2160) (2207:2207:2207))
        (PORT d[11] (2484:2484:2484) (2545:2545:2545))
        (PORT d[12] (2572:2572:2572) (2653:2653:2653))
        (PORT clk (2430:2430:2430) (2412:2412:2412))
        (PORT stall (2656:2656:2656) (2742:2742:2742))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2412:2412:2412))
        (PORT d[0] (2004:2004:2004) (1996:1996:1996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (788:788:788))
        (PORT datab (2074:2074:2074) (2131:2131:2131))
        (PORT datac (2193:2193:2193) (2302:2302:2302))
        (PORT datad (1003:1003:1003) (961:961:961))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1461:1461:1461) (1488:1488:1488))
        (PORT clk (2486:2486:2486) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3404:3404:3404) (3518:3518:3518))
        (PORT d[1] (2789:2789:2789) (2945:2945:2945))
        (PORT d[2] (2754:2754:2754) (2894:2894:2894))
        (PORT d[3] (2052:2052:2052) (2141:2141:2141))
        (PORT d[4] (2252:2252:2252) (2345:2345:2345))
        (PORT d[5] (3017:3017:3017) (2972:2972:2972))
        (PORT d[6] (2069:2069:2069) (2052:2052:2052))
        (PORT d[7] (2531:2531:2531) (2702:2702:2702))
        (PORT d[8] (2163:2163:2163) (2204:2204:2204))
        (PORT d[9] (2591:2591:2591) (2632:2632:2632))
        (PORT d[10] (2510:2510:2510) (2572:2572:2572))
        (PORT d[11] (2767:2767:2767) (2772:2772:2772))
        (PORT d[12] (2206:2206:2206) (2251:2251:2251))
        (PORT clk (2482:2482:2482) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2624:2624:2624) (2568:2568:2568))
        (PORT clk (2482:2482:2482) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2504:2504:2504))
        (PORT d[0] (3066:3066:3066) (3028:3028:3028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2505:2505:2505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2675:2675:2675) (2784:2784:2784))
        (PORT d[1] (2026:2026:2026) (2042:2042:2042))
        (PORT d[2] (2395:2395:2395) (2378:2378:2378))
        (PORT d[3] (2240:2240:2240) (2318:2318:2318))
        (PORT d[4] (2672:2672:2672) (2798:2798:2798))
        (PORT d[5] (2382:2382:2382) (2350:2350:2350))
        (PORT d[6] (1722:1722:1722) (1744:1744:1744))
        (PORT d[7] (2375:2375:2375) (2352:2352:2352))
        (PORT d[8] (2728:2728:2728) (2704:2704:2704))
        (PORT d[9] (2106:2106:2106) (2132:2132:2132))
        (PORT d[10] (2461:2461:2461) (2493:2493:2493))
        (PORT d[11] (2512:2512:2512) (2568:2568:2568))
        (PORT d[12] (2643:2643:2643) (2731:2731:2731))
        (PORT clk (2440:2440:2440) (2422:2422:2422))
        (PORT stall (2940:2940:2940) (3037:3037:3037))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2422:2422:2422))
        (PORT d[0] (1869:1869:1869) (1840:1840:1840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1819:1819:1819) (1834:1834:1834))
        (PORT clk (2482:2482:2482) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2768:2768:2768) (2906:2906:2906))
        (PORT d[1] (2786:2786:2786) (2928:2928:2928))
        (PORT d[2] (3051:3051:3051) (3177:3177:3177))
        (PORT d[3] (2043:2043:2043) (2148:2148:2148))
        (PORT d[4] (2559:2559:2559) (2631:2631:2631))
        (PORT d[5] (2858:2858:2858) (2886:2886:2886))
        (PORT d[6] (2069:2069:2069) (2052:2052:2052))
        (PORT d[7] (2562:2562:2562) (2739:2739:2739))
        (PORT d[8] (2381:2381:2381) (2486:2486:2486))
        (PORT d[9] (2454:2454:2454) (2609:2609:2609))
        (PORT d[10] (2480:2480:2480) (2541:2541:2541))
        (PORT d[11] (2701:2701:2701) (2696:2696:2696))
        (PORT d[12] (2200:2200:2200) (2241:2241:2241))
        (PORT clk (2478:2478:2478) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2459:2459:2459) (2401:2401:2401))
        (PORT clk (2478:2478:2478) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2499:2499:2499))
        (PORT d[0] (3081:3081:3081) (3032:3032:3032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2500:2500:2500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2658:2658:2658) (2765:2765:2765))
        (PORT d[1] (2077:2077:2077) (2081:2081:2081))
        (PORT d[2] (2353:2353:2353) (2348:2348:2348))
        (PORT d[3] (2157:2157:2157) (2233:2233:2233))
        (PORT d[4] (2643:2643:2643) (2769:2769:2769))
        (PORT d[5] (2344:2344:2344) (2311:2311:2311))
        (PORT d[6] (2041:2041:2041) (2050:2050:2050))
        (PORT d[7] (2041:2041:2041) (2025:2025:2025))
        (PORT d[8] (2490:2490:2490) (2465:2465:2465))
        (PORT d[9] (2127:2127:2127) (2164:2164:2164))
        (PORT d[10] (2442:2442:2442) (2481:2481:2481))
        (PORT d[11] (2501:2501:2501) (2560:2560:2560))
        (PORT d[12] (2612:2612:2612) (2697:2697:2697))
        (PORT clk (2436:2436:2436) (2417:2417:2417))
        (PORT stall (2933:2933:2933) (3030:3030:3030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2417:2417:2417))
        (PORT d[0] (1832:1832:1832) (1856:1856:1856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2218:2218:2218) (2348:2348:2348))
        (PORT datab (2074:2074:2074) (2131:2131:2131))
        (PORT datac (1050:1050:1050) (1036:1036:1036))
        (PORT datad (987:987:987) (946:946:946))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2001:2001:2001) (2026:2026:2026))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1834:1834:1834) (1850:1850:1850))
        (PORT clk (2497:2497:2497) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2788:2788:2788) (2926:2926:2926))
        (PORT d[1] (2836:2836:2836) (2995:2995:2995))
        (PORT d[2] (3335:3335:3335) (3452:3452:3452))
        (PORT d[3] (2017:2017:2017) (2107:2107:2107))
        (PORT d[4] (2695:2695:2695) (2823:2823:2823))
        (PORT d[5] (3716:3716:3716) (3833:3833:3833))
        (PORT d[6] (2026:2026:2026) (2014:2014:2014))
        (PORT d[7] (2480:2480:2480) (2646:2646:2646))
        (PORT d[8] (2640:2640:2640) (2717:2717:2717))
        (PORT d[9] (2506:2506:2506) (2663:2663:2663))
        (PORT d[10] (2667:2667:2667) (2706:2706:2706))
        (PORT d[11] (2652:2652:2652) (2680:2680:2680))
        (PORT d[12] (2241:2241:2241) (2288:2288:2288))
        (PORT clk (2493:2493:2493) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2395:2395:2395) (2355:2355:2355))
        (PORT clk (2493:2493:2493) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2513:2513:2513))
        (PORT d[0] (3017:3017:3017) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2973:2973:2973) (3055:3055:3055))
        (PORT d[1] (2116:2116:2116) (2161:2161:2161))
        (PORT d[2] (2574:2574:2574) (2544:2544:2544))
        (PORT d[3] (2175:2175:2175) (2251:2251:2251))
        (PORT d[4] (2777:2777:2777) (2881:2881:2881))
        (PORT d[5] (2765:2765:2765) (2888:2888:2888))
        (PORT d[6] (1726:1726:1726) (1747:1747:1747))
        (PORT d[7] (2409:2409:2409) (2388:2388:2388))
        (PORT d[8] (2781:2781:2781) (2753:2753:2753))
        (PORT d[9] (2741:2741:2741) (2903:2903:2903))
        (PORT d[10] (2941:2941:2941) (3059:3059:3059))
        (PORT d[11] (2473:2473:2473) (2534:2534:2534))
        (PORT d[12] (2547:2547:2547) (2637:2637:2637))
        (PORT clk (2451:2451:2451) (2431:2431:2431))
        (PORT stall (3157:3157:3157) (3174:3174:3174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2431:2431:2431))
        (PORT d[0] (1990:1990:1990) (1960:1960:1960))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2432:2432:2432))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2432:2432:2432))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2432:2432:2432))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2360:2360:2360))
        (PORT clk (2465:2465:2465) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3430:3430:3430) (3582:3582:3582))
        (PORT d[1] (2930:2930:2930) (3024:3024:3024))
        (PORT d[2] (3008:3008:3008) (3125:3125:3125))
        (PORT d[3] (2110:2110:2110) (2225:2225:2225))
        (PORT d[4] (2624:2624:2624) (2719:2719:2719))
        (PORT d[5] (3351:3351:3351) (3425:3425:3425))
        (PORT d[6] (2612:2612:2612) (2693:2693:2693))
        (PORT d[7] (2288:2288:2288) (2365:2365:2365))
        (PORT d[8] (2420:2420:2420) (2521:2521:2521))
        (PORT d[9] (2612:2612:2612) (2684:2684:2684))
        (PORT d[10] (2655:2655:2655) (2760:2760:2760))
        (PORT d[11] (2397:2397:2397) (2463:2463:2463))
        (PORT d[12] (2598:2598:2598) (2695:2695:2695))
        (PORT clk (2461:2461:2461) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2686:2686:2686) (2708:2708:2708))
        (PORT clk (2461:2461:2461) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2483:2483:2483))
        (PORT d[0] (3308:3308:3308) (3339:3339:3339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2484:2484:2484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2605:2605:2605) (2677:2677:2677))
        (PORT d[1] (2951:2951:2951) (2985:2985:2985))
        (PORT d[2] (2829:2829:2829) (2929:2929:2929))
        (PORT d[3] (1963:1963:1963) (2062:2062:2062))
        (PORT d[4] (2778:2778:2778) (2887:2887:2887))
        (PORT d[5] (2369:2369:2369) (2459:2459:2459))
        (PORT d[6] (2222:2222:2222) (2294:2294:2294))
        (PORT d[7] (2606:2606:2606) (2731:2731:2731))
        (PORT d[8] (2446:2446:2446) (2479:2479:2479))
        (PORT d[9] (2341:2341:2341) (2432:2432:2432))
        (PORT d[10] (3262:3262:3262) (3324:3324:3324))
        (PORT d[11] (1945:1945:1945) (2044:2044:2044))
        (PORT d[12] (2710:2710:2710) (2849:2849:2849))
        (PORT clk (2419:2419:2419) (2401:2401:2401))
        (PORT stall (3557:3557:3557) (3569:3569:3569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2419:2419:2419) (2401:2401:2401))
        (PORT d[0] (2136:2136:2136) (2146:2146:2146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2402:2402:2402))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2402:2402:2402))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2402:2402:2402))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1094:1094:1094) (1090:1090:1090))
        (PORT datab (2074:2074:2074) (2131:2131:2131))
        (PORT datac (2193:2193:2193) (2302:2302:2302))
        (PORT datad (1742:1742:1742) (1638:1638:1638))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (2002:2002:2002) (2027:2027:2027))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (324:324:324))
        (PORT datab (284:284:284) (366:366:366))
        (PORT datac (253:253:253) (332:332:332))
        (PORT datad (1296:1296:1296) (1260:1260:1260))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxRDM\|Mux7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1624:1624:1624) (1638:1638:1638))
        (PORT datab (1059:1059:1059) (1031:1031:1031))
        (PORT datac (1455:1455:1455) (1427:1427:1427))
        (PORT datad (227:227:227) (250:250:250))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2013:2013:2013) (1961:1961:1961))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (770:770:770))
        (PORT datab (469:469:469) (537:537:537))
        (PORT datac (765:765:765) (785:785:785))
        (PORT datad (1009:1009:1009) (1007:1007:1007))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux7\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1467:1467:1467) (1528:1528:1528))
        (PORT datab (737:737:737) (767:767:767))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (1011:1011:1011) (1009:1009:1009))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (864:864:864))
        (PORT datab (869:869:869) (889:889:889))
        (PORT datac (1025:1025:1025) (1021:1021:1021))
        (PORT datad (1722:1722:1722) (1733:1733:1733))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (768:768:768))
        (PORT datab (236:236:236) (271:271:271))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux7\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1368:1368:1368) (1382:1382:1382))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1803:1803:1803) (1811:1811:1811))
        (PORT datad (377:377:377) (385:385:385))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux7\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1470:1470:1470) (1533:1533:1533))
        (PORT datab (1845:1845:1845) (1847:1847:1847))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1705:1705:1705) (1668:1668:1668))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (780:780:780) (807:807:807))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (583:583:583))
        (PORT datab (236:236:236) (271:271:271))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (753:753:753))
        (PORT datab (446:446:446) (450:450:450))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (744:744:744) (780:780:780))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (799:799:799))
        (PORT datab (1125:1125:1125) (1126:1126:1126))
        (PORT datac (1028:1028:1028) (1042:1042:1042))
        (PORT datad (1073:1073:1073) (1091:1091:1091))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1747:1747:1747) (1790:1790:1790))
        (PORT datab (735:735:735) (781:781:781))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (1080:1080:1080) (1099:1099:1099))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (631:631:631))
        (PORT datab (1810:1810:1810) (1831:1831:1831))
        (PORT datac (1107:1107:1107) (1132:1132:1132))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux3\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1747:1747:1747) (1790:1790:1790))
        (PORT datab (1799:1799:1799) (1817:1817:1817))
        (PORT datad (375:375:375) (381:381:381))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2264:2264:2264) (2259:2259:2259))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (465:465:465))
        (PORT datab (726:726:726) (755:755:755))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (461:461:461))
        (PORT datab (739:739:739) (774:774:774))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (833:833:833))
        (PORT datad (402:402:402) (407:407:407))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (814:814:814))
        (PORT datab (1552:1552:1552) (1533:1533:1533))
        (PORT datac (286:286:286) (372:372:372))
        (PORT datad (829:829:829) (850:850:850))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (815:815:815))
        (PORT datab (1092:1092:1092) (1102:1102:1102))
        (PORT datac (718:718:718) (702:702:702))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (431:431:431))
        (PORT datab (866:866:866) (899:899:899))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ffN\|conteudo\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1714:1714:1714) (1722:1722:1722))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (759:759:759))
        (PORT datab (1127:1127:1127) (1128:1128:1128))
        (PORT datac (714:714:714) (761:761:761))
        (PORT datad (1077:1077:1077) (1096:1096:1096))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2183:2183:2183) (2254:2254:2254))
        (PORT datab (779:779:779) (833:833:833))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1077:1077:1077) (1096:1096:1096))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1806:1806:1806) (1827:1827:1827))
        (PORT datac (1106:1106:1106) (1131:1131:1131))
        (PORT datad (633:633:633) (619:619:619))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2180:2180:2180) (2250:2250:2250))
        (PORT datab (1809:1809:1809) (1830:1830:1830))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2264:2264:2264) (2259:2259:2259))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[62\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a94\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1873:1873:1873) (1907:1907:1907))
        (PORT clk (2462:2462:2462) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a94\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3293:3293:3293) (3403:3403:3403))
        (PORT d[1] (3543:3543:3543) (3769:3769:3769))
        (PORT d[2] (3314:3314:3314) (3424:3424:3424))
        (PORT d[3] (2736:2736:2736) (2858:2858:2858))
        (PORT d[4] (2532:2532:2532) (2689:2689:2689))
        (PORT d[5] (2960:2960:2960) (3066:3066:3066))
        (PORT d[6] (3100:3100:3100) (3278:3278:3278))
        (PORT d[7] (2756:2756:2756) (2891:2891:2891))
        (PORT d[8] (2725:2725:2725) (2854:2854:2854))
        (PORT d[9] (2775:2775:2775) (2907:2907:2907))
        (PORT d[10] (2869:2869:2869) (2973:2973:2973))
        (PORT d[11] (2416:2416:2416) (2553:2553:2553))
        (PORT d[12] (2716:2716:2716) (2851:2851:2851))
        (PORT clk (2458:2458:2458) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a94\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2687:2687:2687) (2738:2738:2738))
        (PORT clk (2458:2458:2458) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a94\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2478:2478:2478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a94\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3680:3680:3680) (3696:3696:3696))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a94\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a94\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a94\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a94\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3638:3638:3638) (3825:3825:3825))
        (PORT d[1] (2124:2124:2124) (2273:2273:2273))
        (PORT d[2] (2846:2846:2846) (3063:3063:3063))
        (PORT d[3] (3560:3560:3560) (3545:3545:3545))
        (PORT d[4] (4620:4620:4620) (4761:4761:4761))
        (PORT d[5] (3849:3849:3849) (4108:4108:4108))
        (PORT d[6] (4693:4693:4693) (4976:4976:4976))
        (PORT d[7] (3443:3443:3443) (3620:3620:3620))
        (PORT d[8] (4744:4744:4744) (4952:4952:4952))
        (PORT d[9] (4234:4234:4234) (4511:4511:4511))
        (PORT d[10] (3683:3683:3683) (3775:3775:3775))
        (PORT d[11] (3805:3805:3805) (4043:4043:4043))
        (PORT d[12] (5249:5249:5249) (5323:5323:5323))
        (PORT clk (2460:2460:2460) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a94\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2476:2476:2476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a94\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a94\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a94\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a78\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1867:1867:1867) (1887:1887:1887))
        (PORT clk (2447:2447:2447) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3309:3309:3309) (3384:3384:3384))
        (PORT d[1] (3238:3238:3238) (3433:3433:3433))
        (PORT d[2] (3354:3354:3354) (3466:3466:3466))
        (PORT d[3] (2735:2735:2735) (2876:2876:2876))
        (PORT d[4] (2462:2462:2462) (2608:2608:2608))
        (PORT d[5] (2853:2853:2853) (2957:2957:2957))
        (PORT d[6] (3468:3468:3468) (3638:3638:3638))
        (PORT d[7] (2771:2771:2771) (2905:2905:2905))
        (PORT d[8] (2721:2721:2721) (2851:2851:2851))
        (PORT d[9] (2751:2751:2751) (2880:2880:2880))
        (PORT d[10] (2622:2622:2622) (2696:2696:2696))
        (PORT d[11] (2729:2729:2729) (2862:2862:2862))
        (PORT d[12] (2697:2697:2697) (2830:2830:2830))
        (PORT clk (2443:2443:2443) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a78\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2860:2860:2860) (2865:2865:2865))
        (PORT clk (2443:2443:2443) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a78\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2463:2463:2463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a78\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3665:3665:3665) (3681:3681:3681))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2464:2464:2464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a78\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a78\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a78\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3661:3661:3661) (3845:3845:3845))
        (PORT d[1] (2147:2147:2147) (2299:2299:2299))
        (PORT d[2] (2751:2751:2751) (2932:2932:2932))
        (PORT d[3] (4201:4201:4201) (4159:4159:4159))
        (PORT d[4] (5029:5029:5029) (5153:5153:5153))
        (PORT d[5] (3870:3870:3870) (4126:4126:4126))
        (PORT d[6] (5029:5029:5029) (5313:5313:5313))
        (PORT d[7] (3392:3392:3392) (3564:3564:3564))
        (PORT d[8] (3694:3694:3694) (3806:3806:3806))
        (PORT d[9] (4225:4225:4225) (4500:4500:4500))
        (PORT d[10] (4258:4258:4258) (4318:4318:4318))
        (PORT d[11] (3967:3967:3967) (4267:4267:4267))
        (PORT d[12] (5257:5257:5257) (5331:5331:5331))
        (PORT clk (2445:2445:2445) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a78\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2461:2461:2461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a78\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a78\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a78\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[14\]\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1302:1302:1302) (1288:1288:1288))
        (PORT datab (1899:1899:1899) (2046:2046:2046))
        (PORT datac (2599:2599:2599) (2756:2756:2756))
        (PORT datad (1057:1057:1057) (1043:1043:1043))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a126\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1886:1886:1886) (1920:1920:1920))
        (PORT clk (2480:2480:2480) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a126\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3312:3312:3312) (3428:3428:3428))
        (PORT d[1] (3497:3497:3497) (3681:3681:3681))
        (PORT d[2] (3371:3371:3371) (3466:3466:3466))
        (PORT d[3] (2730:2730:2730) (2850:2850:2850))
        (PORT d[4] (2511:2511:2511) (2660:2660:2660))
        (PORT d[5] (3558:3558:3558) (3686:3686:3686))
        (PORT d[6] (3271:3271:3271) (3358:3358:3358))
        (PORT d[7] (2809:2809:2809) (2951:2951:2951))
        (PORT d[8] (2772:2772:2772) (2904:2904:2904))
        (PORT d[9] (2672:2672:2672) (2782:2782:2782))
        (PORT d[10] (2895:2895:2895) (3000:3000:3000))
        (PORT d[11] (2785:2785:2785) (2919:2919:2919))
        (PORT d[12] (2593:2593:2593) (2711:2711:2711))
        (PORT clk (2476:2476:2476) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a126\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2786:2786:2786) (2854:2854:2854))
        (PORT clk (2476:2476:2476) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a126\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a126\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3698:3698:3698) (3713:3713:3713))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a126\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2496:2496:2496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a126\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a126\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a126\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3586:3586:3586) (3687:3687:3687))
        (PORT d[1] (2101:2101:2101) (2247:2247:2247))
        (PORT d[2] (3220:3220:3220) (3445:3445:3445))
        (PORT d[3] (4154:4154:4154) (4109:4109:4109))
        (PORT d[4] (5032:5032:5032) (5168:5168:5168))
        (PORT d[5] (4112:4112:4112) (4320:4320:4320))
        (PORT d[6] (4324:4324:4324) (4612:4612:4612))
        (PORT d[7] (3389:3389:3389) (3564:3564:3564))
        (PORT d[8] (4387:4387:4387) (4596:4596:4596))
        (PORT d[9] (4582:4582:4582) (4851:4851:4851))
        (PORT d[10] (3658:3658:3658) (3754:3754:3754))
        (PORT d[11] (3640:3640:3640) (3940:3940:3940))
        (PORT d[12] (5156:5156:5156) (5212:5212:5212))
        (PORT clk (2478:2478:2478) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a126\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2493:2493:2493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a126\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a126\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a126\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a110\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1539:1539:1539) (1580:1580:1580))
        (PORT clk (2455:2455:2455) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a110\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3295:3295:3295) (3369:3369:3369))
        (PORT d[1] (3212:3212:3212) (3313:3313:3313))
        (PORT d[2] (2969:2969:2969) (3082:3082:3082))
        (PORT d[3] (2519:2519:2519) (2657:2657:2657))
        (PORT d[4] (2531:2531:2531) (2687:2687:2687))
        (PORT d[5] (3154:3154:3154) (3237:3237:3237))
        (PORT d[6] (2924:2924:2924) (3017:3017:3017))
        (PORT d[7] (2747:2747:2747) (2882:2882:2882))
        (PORT d[8] (2697:2697:2697) (2825:2825:2825))
        (PORT d[9] (2750:2750:2750) (2879:2879:2879))
        (PORT d[10] (2864:2864:2864) (2971:2971:2971))
        (PORT d[11] (2715:2715:2715) (2843:2843:2843))
        (PORT d[12] (2724:2724:2724) (2830:2830:2830))
        (PORT clk (2451:2451:2451) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a110\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2885:2885:2885) (2913:2913:2913))
        (PORT clk (2451:2451:2451) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a110\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2469:2469:2469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a110\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3673:3673:3673) (3687:3687:3687))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a110\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2470:2470:2470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a110\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a110\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a110\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3355:3355:3355) (3557:3557:3557))
        (PORT d[1] (2111:2111:2111) (2261:2261:2261))
        (PORT d[2] (2832:2832:2832) (3022:3022:3022))
        (PORT d[3] (3840:3840:3840) (3811:3811:3811))
        (PORT d[4] (4975:4975:4975) (5109:5109:5109))
        (PORT d[5] (3913:3913:3913) (4171:4171:4171))
        (PORT d[6] (4671:4671:4671) (4960:4960:4960))
        (PORT d[7] (3411:3411:3411) (3586:3586:3586))
        (PORT d[8] (3698:3698:3698) (3844:3844:3844))
        (PORT d[9] (4137:4137:4137) (4407:4407:4407))
        (PORT d[10] (3922:3922:3922) (3987:3987:3987))
        (PORT d[11] (3787:3787:3787) (4024:4024:4024))
        (PORT d[12] (5256:5256:5256) (5330:5330:5330))
        (PORT clk (2453:2453:2453) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a110\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2467:2467:2467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a110\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a110\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a110\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[14\]\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1685:1685:1685) (1641:1641:1641))
        (PORT datab (1897:1897:1897) (2045:2045:2045))
        (PORT datac (2601:2601:2601) (2758:2758:2758))
        (PORT datad (1052:1052:1052) (1036:1036:1036))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1910:1910:1910) (1944:1944:1944))
        (PORT clk (2473:2473:2473) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3331:3331:3331) (3435:3435:3435))
        (PORT d[1] (3222:3222:3222) (3418:3418:3418))
        (PORT d[2] (2994:2994:2994) (3117:3117:3117))
        (PORT d[3] (2743:2743:2743) (2866:2866:2866))
        (PORT d[4] (2538:2538:2538) (2694:2694:2694))
        (PORT d[5] (2936:2936:2936) (3039:3039:3039))
        (PORT d[6] (3263:3263:3263) (3348:3348:3348))
        (PORT d[7] (2833:2833:2833) (2982:2982:2982))
        (PORT d[8] (2771:2771:2771) (2904:2904:2904))
        (PORT d[9] (2691:2691:2691) (2811:2811:2811))
        (PORT d[10] (2685:2685:2685) (2803:2803:2803))
        (PORT d[11] (2752:2752:2752) (2884:2884:2884))
        (PORT d[12] (2579:2579:2579) (2695:2695:2695))
        (PORT clk (2469:2469:2469) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3036:3036:3036) (3078:3078:3078))
        (PORT clk (2469:2469:2469) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3691:3691:3691) (3708:3708:3708))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2491:2491:2491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a46\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3876:3876:3876) (3967:3967:3967))
        (PORT d[1] (2115:2115:2115) (2261:2261:2261))
        (PORT d[2] (3228:3228:3228) (3453:3453:3453))
        (PORT d[3] (4178:4178:4178) (4222:4222:4222))
        (PORT d[4] (4620:4620:4620) (4761:4761:4761))
        (PORT d[5] (3887:3887:3887) (4144:4144:4144))
        (PORT d[6] (4691:4691:4691) (4975:4975:4975))
        (PORT d[7] (3422:3422:3422) (3599:3599:3599))
        (PORT d[8] (3677:3677:3677) (3821:3821:3821))
        (PORT d[9] (5024:5024:5024) (5325:5325:5325))
        (PORT d[10] (3707:3707:3707) (3801:3801:3801))
        (PORT d[11] (3614:3614:3614) (3916:3916:3916))
        (PORT d[12] (4949:4949:4949) (5031:5031:5031))
        (PORT clk (2471:2471:2471) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2488:2488:2488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1568:1568:1568) (1609:1609:1609))
        (PORT clk (2537:2537:2537) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3804:3804:3804) (3944:3944:3944))
        (PORT d[1] (3208:3208:3208) (3285:3285:3285))
        (PORT d[2] (3035:3035:3035) (3156:3156:3156))
        (PORT d[3] (2467:2467:2467) (2617:2617:2617))
        (PORT d[4] (2697:2697:2697) (2821:2821:2821))
        (PORT d[5] (4444:4444:4444) (4581:4581:4581))
        (PORT d[6] (2953:2953:2953) (3054:3054:3054))
        (PORT d[7] (3112:3112:3112) (3237:3237:3237))
        (PORT d[8] (2424:2424:2424) (2562:2562:2562))
        (PORT d[9] (2731:2731:2731) (2806:2806:2806))
        (PORT d[10] (2748:2748:2748) (2842:2842:2842))
        (PORT d[11] (2614:2614:2614) (2730:2730:2730))
        (PORT d[12] (2791:2791:2791) (2879:2879:2879))
        (PORT clk (2533:2533:2533) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a62\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2847:2847:2847) (2876:2876:2876))
        (PORT clk (2533:2533:2533) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3755:3755:3755) (3778:3778:3778))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a62\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4540:4540:4540) (4811:4811:4811))
        (PORT d[1] (4606:4606:4606) (4875:4875:4875))
        (PORT d[2] (2478:2478:2478) (2673:2673:2673))
        (PORT d[3] (3646:3646:3646) (3719:3719:3719))
        (PORT d[4] (4913:4913:4913) (5037:5037:5037))
        (PORT d[5] (4282:4282:4282) (4630:4630:4630))
        (PORT d[6] (2950:2950:2950) (3118:3118:3118))
        (PORT d[7] (3732:3732:3732) (3939:3939:3939))
        (PORT d[8] (3810:3810:3810) (4017:4017:4017))
        (PORT d[9] (3699:3699:3699) (3889:3889:3889))
        (PORT d[10] (4225:4225:4225) (4434:4434:4434))
        (PORT d[11] (3556:3556:3556) (3830:3830:3830))
        (PORT d[12] (7635:7635:7635) (7772:7772:7772))
        (PORT clk (2535:2535:2535) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[14\]\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1476:1476:1476) (1450:1450:1450))
        (PORT datab (1895:1895:1895) (2042:2042:2042))
        (PORT datac (2603:2603:2603) (2760:2760:2760))
        (PORT datad (2001:2001:2001) (2019:2019:2019))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1581:1581:1581) (1624:1624:1624))
        (PORT clk (2536:2536:2536) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3793:3793:3793) (3936:3936:3936))
        (PORT d[1] (2923:2923:2923) (3031:3031:3031))
        (PORT d[2] (3084:3084:3084) (3209:3209:3209))
        (PORT d[3] (2492:2492:2492) (2644:2644:2644))
        (PORT d[4] (2703:2703:2703) (2846:2846:2846))
        (PORT d[5] (4432:4432:4432) (4568:4568:4568))
        (PORT d[6] (2973:2973:2973) (3074:3074:3074))
        (PORT d[7] (3105:3105:3105) (3228:3228:3228))
        (PORT d[8] (2458:2458:2458) (2598:2598:2598))
        (PORT d[9] (2705:2705:2705) (2780:2780:2780))
        (PORT d[10] (2833:2833:2833) (2912:2912:2912))
        (PORT d[11] (2677:2677:2677) (2792:2792:2792))
        (PORT d[12] (2766:2766:2766) (2853:2853:2853))
        (PORT clk (2532:2532:2532) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2641:2641:2641) (2662:2662:2662))
        (PORT clk (2532:2532:2532) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3754:3754:3754) (3777:3777:3777))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4466:4466:4466) (4734:4734:4734))
        (PORT d[1] (4618:4618:4618) (4886:4886:4886))
        (PORT d[2] (2798:2798:2798) (2992:2992:2992))
        (PORT d[3] (3899:3899:3899) (3954:3954:3954))
        (PORT d[4] (4716:4716:4716) (4842:4842:4842))
        (PORT d[5] (4604:4604:4604) (4941:4941:4941))
        (PORT d[6] (2876:2876:2876) (3027:3027:3027))
        (PORT d[7] (4057:4057:4057) (4259:4259:4259))
        (PORT d[8] (4726:4726:4726) (4882:4882:4882))
        (PORT d[9] (3988:3988:3988) (4169:4169:4169))
        (PORT d[10] (4193:4193:4193) (4400:4400:4400))
        (PORT d[11] (3874:3874:3874) (4135:4135:4135))
        (PORT d[12] (2344:2344:2344) (2501:2501:2501))
        (PORT clk (2534:2534:2534) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1917:1917:1917) (1971:1971:1971))
        (PORT clk (2485:2485:2485) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3373:3373:3373) (3491:3491:3491))
        (PORT d[1] (3503:3503:3503) (3688:3688:3688))
        (PORT d[2] (3007:3007:3007) (3124:3124:3124))
        (PORT d[3] (2717:2717:2717) (2835:2835:2835))
        (PORT d[4] (2478:2478:2478) (2631:2631:2631))
        (PORT d[5] (3510:3510:3510) (3626:3626:3626))
        (PORT d[6] (3257:3257:3257) (3343:3343:3343))
        (PORT d[7] (3121:3121:3121) (3280:3280:3280))
        (PORT d[8] (2752:2752:2752) (2878:2878:2878))
        (PORT d[9] (2756:2756:2756) (2883:2883:2883))
        (PORT d[10] (2891:2891:2891) (2998:2998:2998))
        (PORT d[11] (2680:2680:2680) (2810:2810:2810))
        (PORT d[12] (2566:2566:2566) (2683:2683:2683))
        (PORT clk (2481:2481:2481) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2955:2955:2955) (2980:2980:2980))
        (PORT clk (2481:2481:2481) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2500:2500:2500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3703:3703:3703) (3718:3718:3718))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2501:2501:2501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3576:3576:3576) (3677:3677:3677))
        (PORT d[1] (2110:2110:2110) (2256:2256:2256))
        (PORT d[2] (3206:3206:3206) (3429:3429:3429))
        (PORT d[3] (4217:4217:4217) (4258:4258:4258))
        (PORT d[4] (5391:5391:5391) (5514:5514:5514))
        (PORT d[5] (3925:3925:3925) (4185:4185:4185))
        (PORT d[6] (4297:4297:4297) (4583:4583:4583))
        (PORT d[7] (3376:3376:3376) (3551:3551:3551))
        (PORT d[8] (4406:4406:4406) (4616:4616:4616))
        (PORT d[9] (5018:5018:5018) (5318:5318:5318))
        (PORT d[10] (3341:3341:3341) (3430:3430:3430))
        (PORT d[11] (3665:3665:3665) (3969:3969:3969))
        (PORT d[12] (4792:4792:4792) (4826:4826:4826))
        (PORT clk (2483:2483:2483) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2498:2498:2498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[14\]\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2111:2111:2111) (2155:2155:2155))
        (PORT datab (1890:1890:1890) (2035:2035:2035))
        (PORT datac (2608:2608:2608) (2767:2767:2767))
        (PORT datad (1368:1368:1368) (1347:1347:1347))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[14\]\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2786:2786:2786) (2908:2908:2908))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[14\]\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2786:2786:2786) (2908:2908:2908))
        (PORT datab (236:236:236) (272:272:272))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (811:811:811) (815:815:815))
        (PORT clk (2479:2479:2479) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2870:2870:2870) (2870:2870:2870))
        (PORT d[1] (2470:2470:2470) (2654:2654:2654))
        (PORT d[2] (2796:2796:2796) (2989:2989:2989))
        (PORT d[3] (3188:3188:3188) (3178:3178:3178))
        (PORT d[4] (3777:3777:3777) (4109:4109:4109))
        (PORT d[5] (3892:3892:3892) (4153:4153:4153))
        (PORT d[6] (5354:5354:5354) (5635:5635:5635))
        (PORT d[7] (3240:3240:3240) (3471:3471:3471))
        (PORT d[8] (3363:3363:3363) (3479:3479:3479))
        (PORT d[9] (4219:4219:4219) (4499:4499:4499))
        (PORT d[10] (4372:4372:4372) (4463:4463:4463))
        (PORT d[11] (4302:4302:4302) (4601:4601:4601))
        (PORT d[12] (5524:5524:5524) (5578:5578:5578))
        (PORT clk (2475:2475:2475) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2518:2518:2518) (2508:2508:2508))
        (PORT clk (2475:2475:2475) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (PORT d[0] (3088:3088:3088) (3083:3083:3083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1499:1499:1499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1499:1499:1499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1499:1499:1499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1141:1141:1141) (1137:1137:1137))
        (PORT clk (2447:2447:2447) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3646:3646:3646) (3833:3833:3833))
        (PORT d[1] (2464:2464:2464) (2615:2615:2615))
        (PORT d[2] (2814:2814:2814) (3004:3004:3004))
        (PORT d[3] (3214:3214:3214) (3206:3206:3206))
        (PORT d[4] (5025:5025:5025) (5163:5163:5163))
        (PORT d[5] (3868:3868:3868) (4128:4128:4128))
        (PORT d[6] (5036:5036:5036) (5322:5322:5322))
        (PORT d[7] (3202:3202:3202) (3428:3428:3428))
        (PORT d[8] (5077:5077:5077) (5279:5279:5279))
        (PORT d[9] (4243:4243:4243) (4521:4521:4521))
        (PORT d[10] (4023:4023:4023) (4114:4114:4114))
        (PORT d[11] (3987:3987:3987) (4291:4291:4291))
        (PORT d[12] (5475:5475:5475) (5524:5524:5524))
        (PORT clk (2443:2443:2443) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a62\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2790:2790:2790) (2791:2791:2791))
        (PORT clk (2443:2443:2443) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2463:2463:2463))
        (PORT d[0] (3759:3759:3759) (3740:3740:3740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1470:1470:1470) (1460:1460:1460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1461:1461:1461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[14\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2234:2234:2234) (2236:2236:2236))
        (PORT datab (2017:2017:2017) (2013:2013:2013))
        (PORT datac (1568:1568:1568) (1559:1559:1559))
        (PORT datad (1772:1772:1772) (1788:1788:1788))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1515:1515:1515) (1542:1542:1542))
        (PORT clk (2495:2495:2495) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4123:4123:4123) (4364:4364:4364))
        (PORT d[1] (4578:4578:4578) (4793:4793:4793))
        (PORT d[2] (3172:3172:3172) (3383:3383:3383))
        (PORT d[3] (3573:3573:3573) (3603:3603:3603))
        (PORT d[4] (4840:4840:4840) (4937:4937:4937))
        (PORT d[5] (4310:4310:4310) (4619:4619:4619))
        (PORT d[6] (3057:3057:3057) (3264:3264:3264))
        (PORT d[7] (4489:4489:4489) (4722:4722:4722))
        (PORT d[8] (3684:3684:3684) (3853:3853:3853))
        (PORT d[9] (3742:3742:3742) (3981:3981:3981))
        (PORT d[10] (4122:4122:4122) (4290:4290:4290))
        (PORT d[11] (3294:3294:3294) (3552:3552:3552))
        (PORT d[12] (3899:3899:3899) (4054:4054:4054))
        (PORT clk (2491:2491:2491) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3242:3242:3242) (3273:3273:3273))
        (PORT clk (2491:2491:2491) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (PORT d[0] (3823:3823:3823) (3904:3904:3904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1535:1535:1535) (1566:1566:1566))
        (PORT clk (2489:2489:2489) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4128:4128:4128) (4372:4372:4372))
        (PORT d[1] (4536:4536:4536) (4747:4747:4747))
        (PORT d[2] (2846:2846:2846) (3064:3064:3064))
        (PORT d[3] (3274:3274:3274) (3312:3312:3312))
        (PORT d[4] (4530:4530:4530) (4636:4636:4636))
        (PORT d[5] (4341:4341:4341) (4653:4653:4653))
        (PORT d[6] (3360:3360:3360) (3554:3554:3554))
        (PORT d[7] (4139:4139:4139) (4379:4379:4379))
        (PORT d[8] (3701:3701:3701) (3867:3867:3867))
        (PORT d[9] (4058:4058:4058) (4282:4282:4282))
        (PORT d[10] (3795:3795:3795) (3966:3966:3966))
        (PORT d[11] (3311:3311:3311) (3571:3571:3571))
        (PORT d[12] (3874:3874:3874) (4028:4028:4028))
        (PORT clk (2485:2485:2485) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3280:3280:3280) (3246:3246:3246))
        (PORT clk (2485:2485:2485) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2510:2510:2510))
        (PORT d[0] (3283:3283:3283) (3344:3344:3344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1508:1508:1508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1508:1508:1508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[14\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2233:2233:2233) (2236:2236:2236))
        (PORT datab (2018:2018:2018) (2014:2014:2014))
        (PORT datac (1845:1845:1845) (1910:1910:1910))
        (PORT datad (1791:1791:1791) (1830:1830:1830))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (289:289:289))
        (PORT datab (2085:2085:2085) (2142:2142:2142))
        (PORT datac (275:275:275) (355:355:355))
        (PORT datad (210:210:210) (238:238:238))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[61\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1454:1454:1454) (1448:1448:1448))
        (PORT clk (2508:2508:2508) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2651:2651:2651) (2726:2726:2726))
        (PORT d[1] (2434:2434:2434) (2453:2453:2453))
        (PORT d[2] (2259:2259:2259) (2305:2305:2305))
        (PORT d[3] (2408:2408:2408) (2510:2510:2510))
        (PORT d[4] (2284:2284:2284) (2338:2338:2338))
        (PORT d[5] (2946:2946:2946) (3040:3040:3040))
        (PORT d[6] (2880:2880:2880) (2912:2912:2912))
        (PORT d[7] (2353:2353:2353) (2447:2447:2447))
        (PORT d[8] (2715:2715:2715) (2800:2800:2800))
        (PORT d[9] (2166:2166:2166) (2211:2211:2211))
        (PORT d[10] (2116:2116:2116) (2071:2071:2071))
        (PORT d[11] (2360:2360:2360) (2490:2490:2490))
        (PORT d[12] (2202:2202:2202) (2228:2228:2228))
        (PORT clk (2504:2504:2504) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1952:1952:1952) (1934:1934:1934))
        (PORT clk (2504:2504:2504) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2534:2534:2534))
        (PORT d[0] (2574:2574:2574) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2205:2205:2205) (2241:2241:2241))
        (PORT d[1] (2189:2189:2189) (2146:2146:2146))
        (PORT d[2] (2351:2351:2351) (2368:2368:2368))
        (PORT d[3] (1899:1899:1899) (1955:1955:1955))
        (PORT d[4] (2493:2493:2493) (2582:2582:2582))
        (PORT d[5] (2351:2351:2351) (2432:2432:2432))
        (PORT d[6] (1943:1943:1943) (1923:1923:1923))
        (PORT d[7] (2541:2541:2541) (2642:2642:2642))
        (PORT d[8] (2205:2205:2205) (2157:2157:2157))
        (PORT d[9] (2304:2304:2304) (2394:2394:2394))
        (PORT d[10] (2461:2461:2461) (2488:2488:2488))
        (PORT d[11] (1552:1552:1552) (1616:1616:1616))
        (PORT d[12] (1930:1930:1930) (2001:2001:2001))
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (PORT stall (2487:2487:2487) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (PORT d[0] (1684:1684:1684) (1659:1659:1659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1920:1920:1920) (1998:1998:1998))
        (PORT clk (2518:2518:2518) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3492:3492:3492) (3591:3591:3591))
        (PORT d[1] (2841:2841:2841) (2912:2912:2912))
        (PORT d[2] (2697:2697:2697) (2792:2792:2792))
        (PORT d[3] (2509:2509:2509) (2661:2661:2661))
        (PORT d[4] (2342:2342:2342) (2451:2451:2451))
        (PORT d[5] (3988:3988:3988) (4161:4161:4161))
        (PORT d[6] (2937:2937:2937) (3014:3014:3014))
        (PORT d[7] (3147:3147:3147) (3276:3276:3276))
        (PORT d[8] (2844:2844:2844) (2984:2984:2984))
        (PORT d[9] (2728:2728:2728) (2804:2804:2804))
        (PORT d[10] (2861:2861:2861) (2913:2913:2913))
        (PORT d[11] (2570:2570:2570) (2636:2636:2636))
        (PORT d[12] (2666:2666:2666) (2746:2746:2746))
        (PORT clk (2514:2514:2514) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2673:2673:2673) (2691:2691:2691))
        (PORT clk (2514:2514:2514) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2544:2544:2544))
        (PORT d[0] (3295:3295:3295) (3322:3322:3322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2684:2684:2684) (2769:2769:2769))
        (PORT d[1] (2588:2588:2588) (2662:2662:2662))
        (PORT d[2] (2624:2624:2624) (2636:2636:2636))
        (PORT d[3] (2295:2295:2295) (2369:2369:2369))
        (PORT d[4] (2901:2901:2901) (3027:3027:3027))
        (PORT d[5] (3094:3094:3094) (3212:3212:3212))
        (PORT d[6] (2231:2231:2231) (2308:2308:2308))
        (PORT d[7] (2837:2837:2837) (2966:2966:2966))
        (PORT d[8] (1967:1967:1967) (2043:2043:2043))
        (PORT d[9] (2944:2944:2944) (3000:3000:3000))
        (PORT d[10] (2554:2554:2554) (2620:2620:2620))
        (PORT d[11] (2893:2893:2893) (2962:2962:2962))
        (PORT d[12] (2285:2285:2285) (2379:2379:2379))
        (PORT clk (2472:2472:2472) (2462:2462:2462))
        (PORT stall (3603:3603:3603) (3628:3628:3628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2462:2462:2462))
        (PORT d[0] (2176:2176:2176) (2212:2212:2212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2224:2224:2224) (2375:2375:2375))
        (PORT datab (2214:2214:2214) (2345:2345:2345))
        (PORT datac (1328:1328:1328) (1289:1289:1289))
        (PORT datad (2168:2168:2168) (2139:2139:2139))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1988:1988:1988) (2031:2031:2031))
        (PORT clk (2519:2519:2519) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3129:3129:3129) (3235:3235:3235))
        (PORT d[1] (2860:2860:2860) (2906:2906:2906))
        (PORT d[2] (2667:2667:2667) (2771:2771:2771))
        (PORT d[3] (2456:2456:2456) (2568:2568:2568))
        (PORT d[4] (2356:2356:2356) (2467:2467:2467))
        (PORT d[5] (4304:4304:4304) (4461:4461:4461))
        (PORT d[6] (2927:2927:2927) (3002:3002:3002))
        (PORT d[7] (3160:3160:3160) (3288:3288:3288))
        (PORT d[8] (2477:2477:2477) (2621:2621:2621))
        (PORT d[9] (2359:2359:2359) (2442:2442:2442))
        (PORT d[10] (2706:2706:2706) (2737:2737:2737))
        (PORT d[11] (2402:2402:2402) (2544:2544:2544))
        (PORT d[12] (2355:2355:2355) (2444:2444:2444))
        (PORT clk (2515:2515:2515) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2807:2807:2807) (2807:2807:2807))
        (PORT clk (2515:2515:2515) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2545:2545:2545))
        (PORT d[0] (3466:3466:3466) (3464:3464:3464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2702:2702:2702) (2789:2789:2789))
        (PORT d[1] (2556:2556:2556) (2628:2628:2628))
        (PORT d[2] (2688:2688:2688) (2703:2703:2703))
        (PORT d[3] (2286:2286:2286) (2373:2373:2373))
        (PORT d[4] (2874:2874:2874) (2999:2999:2999))
        (PORT d[5] (3120:3120:3120) (3239:3239:3239))
        (PORT d[6] (2562:2562:2562) (2635:2635:2635))
        (PORT d[7] (2844:2844:2844) (2973:2973:2973))
        (PORT d[8] (2893:2893:2893) (3006:3006:3006))
        (PORT d[9] (2980:2980:2980) (3038:3038:3038))
        (PORT d[10] (2475:2475:2475) (2533:2533:2533))
        (PORT d[11] (3134:3134:3134) (3182:3182:3182))
        (PORT d[12] (2195:2195:2195) (2283:2283:2283))
        (PORT clk (2473:2473:2473) (2463:2463:2463))
        (PORT stall (3289:3289:3289) (3303:3303:3303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2463:2463:2463))
        (PORT d[0] (2163:2163:2163) (2193:2193:2193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1606:1606:1606) (1657:1657:1657))
        (PORT clk (2520:2520:2520) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3102:3102:3102) (3207:3207:3207))
        (PORT d[1] (2517:2517:2517) (2596:2596:2596))
        (PORT d[2] (2691:2691:2691) (2787:2787:2787))
        (PORT d[3] (2497:2497:2497) (2651:2651:2651))
        (PORT d[4] (2335:2335:2335) (2445:2445:2445))
        (PORT d[5] (4295:4295:4295) (4452:4452:4452))
        (PORT d[6] (3261:3261:3261) (3329:3329:3329))
        (PORT d[7] (2774:2774:2774) (2911:2911:2911))
        (PORT d[8] (2451:2451:2451) (2593:2593:2593))
        (PORT d[9] (2559:2559:2559) (2612:2612:2612))
        (PORT d[10] (2853:2853:2853) (2906:2906:2906))
        (PORT d[11] (2433:2433:2433) (2579:2579:2579))
        (PORT d[12] (2381:2381:2381) (2476:2476:2476))
        (PORT clk (2516:2516:2516) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2465:2465:2465) (2430:2430:2430))
        (PORT clk (2516:2516:2516) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2546:2546:2546))
        (PORT d[0] (3125:3125:3125) (3119:3119:3119))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2690:2690:2690) (2779:2779:2779))
        (PORT d[1] (2780:2780:2780) (2823:2823:2823))
        (PORT d[2] (2997:2997:2997) (3045:3045:3045))
        (PORT d[3] (2314:2314:2314) (2445:2445:2445))
        (PORT d[4] (3213:3213:3213) (3369:3369:3369))
        (PORT d[5] (2757:2757:2757) (2877:2877:2877))
        (PORT d[6] (2678:2678:2678) (2705:2705:2705))
        (PORT d[7] (2982:2982:2982) (3124:3124:3124))
        (PORT d[8] (3126:3126:3126) (3218:3218:3218))
        (PORT d[9] (3068:3068:3068) (3171:3171:3171))
        (PORT d[10] (2793:2793:2793) (2840:2840:2840))
        (PORT d[11] (3096:3096:3096) (3150:3150:3150))
        (PORT d[12] (2338:2338:2338) (2441:2441:2441))
        (PORT clk (2474:2474:2474) (2464:2464:2464))
        (PORT stall (3685:3685:3685) (3703:3703:3703))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2464:2464:2464))
        (PORT d[0] (2190:2190:2190) (2174:2174:2174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2223:2223:2223) (2374:2374:2374))
        (PORT datab (1787:1787:1787) (1802:1802:1802))
        (PORT datac (2179:2179:2179) (2308:2308:2308))
        (PORT datad (1550:1550:1550) (1594:1594:1594))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1554:1554:1554) (1592:1592:1592))
        (PORT clk (2540:2540:2540) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3783:3783:3783) (3911:3911:3911))
        (PORT d[1] (2872:2872:2872) (2944:2944:2944))
        (PORT d[2] (3038:3038:3038) (3165:3165:3165))
        (PORT d[3] (2509:2509:2509) (2656:2656:2656))
        (PORT d[4] (2689:2689:2689) (2828:2828:2828))
        (PORT d[5] (3748:3748:3748) (3929:3929:3929))
        (PORT d[6] (3285:3285:3285) (3373:3373:3373))
        (PORT d[7] (3082:3082:3082) (3202:3202:3202))
        (PORT d[8] (2435:2435:2435) (2572:2572:2572))
        (PORT d[9] (2730:2730:2730) (2807:2807:2807))
        (PORT d[10] (2747:2747:2747) (2841:2841:2841))
        (PORT d[11] (2628:2628:2628) (2740:2740:2740))
        (PORT d[12] (2789:2789:2789) (2880:2880:2880))
        (PORT clk (2536:2536:2536) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2593:2593:2593) (2633:2633:2633))
        (PORT clk (2536:2536:2536) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2561:2561:2561))
        (PORT d[0] (3225:3225:3225) (3261:3261:3261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3022:3022:3022) (3107:3107:3107))
        (PORT d[1] (2604:2604:2604) (2678:2678:2678))
        (PORT d[2] (2935:2935:2935) (2982:2982:2982))
        (PORT d[3] (2387:2387:2387) (2527:2527:2527))
        (PORT d[4] (2854:2854:2854) (3010:3010:3010))
        (PORT d[5] (2716:2716:2716) (2838:2838:2838))
        (PORT d[6] (3277:3277:3277) (3341:3341:3341))
        (PORT d[7] (2873:2873:2873) (2987:2987:2987))
        (PORT d[8] (2972:2972:2972) (3091:3091:3091))
        (PORT d[9] (2974:2974:2974) (3066:3066:3066))
        (PORT d[10] (2870:2870:2870) (2934:2934:2934))
        (PORT d[11] (3120:3120:3120) (3177:3177:3177))
        (PORT d[12] (2674:2674:2674) (2764:2764:2764))
        (PORT clk (2494:2494:2494) (2479:2479:2479))
        (PORT stall (3333:3333:3333) (3354:3354:3354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2479:2479:2479))
        (PORT d[0] (1853:1853:1853) (1891:1891:1891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1559:1559:1559) (1555:1555:1555))
        (PORT clk (2507:2507:2507) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2957:2957:2957) (3005:3005:3005))
        (PORT d[1] (2420:2420:2420) (2439:2439:2439))
        (PORT d[2] (2272:2272:2272) (2320:2320:2320))
        (PORT d[3] (2072:2072:2072) (2145:2145:2145))
        (PORT d[4] (1919:1919:1919) (2005:2005:2005))
        (PORT d[5] (2610:2610:2610) (2709:2709:2709))
        (PORT d[6] (2935:2935:2935) (3028:3028:3028))
        (PORT d[7] (2323:2323:2323) (2413:2413:2413))
        (PORT d[8] (2449:2449:2449) (2588:2588:2588))
        (PORT d[9] (2530:2530:2530) (2573:2573:2573))
        (PORT d[10] (2175:2175:2175) (2193:2193:2193))
        (PORT d[11] (2337:2337:2337) (2468:2468:2468))
        (PORT d[12] (2212:2212:2212) (2239:2239:2239))
        (PORT clk (2503:2503:2503) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2227:2227:2227) (2197:2197:2197))
        (PORT clk (2503:2503:2503) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2533:2533:2533))
        (PORT d[0] (2849:2849:2849) (2828:2828:2828))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1914:1914:1914) (1953:1953:1953))
        (PORT d[1] (2225:2225:2225) (2270:2270:2270))
        (PORT d[2] (2297:2297:2297) (2310:2310:2310))
        (PORT d[3] (1923:1923:1923) (1966:1966:1966))
        (PORT d[4] (2167:2167:2167) (2264:2264:2264))
        (PORT d[5] (2682:2682:2682) (2759:2759:2759))
        (PORT d[6] (1895:1895:1895) (1858:1858:1858))
        (PORT d[7] (2548:2548:2548) (2651:2651:2651))
        (PORT d[8] (2517:2517:2517) (2552:2552:2552))
        (PORT d[9] (2347:2347:2347) (2477:2477:2477))
        (PORT d[10] (2181:2181:2181) (2224:2224:2224))
        (PORT d[11] (1576:1576:1576) (1643:1643:1643))
        (PORT d[12] (1977:1977:1977) (2056:2056:2056))
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (PORT stall (2755:2755:2755) (2861:2861:2861))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (PORT d[0] (1660:1660:1660) (1651:1651:1651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2222:2222:2222) (2372:2372:2372))
        (PORT datab (1681:1681:1681) (1692:1692:1692))
        (PORT datac (2176:2176:2176) (2305:2305:2305))
        (PORT datad (1099:1099:1099) (1095:1095:1095))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3002:3002:3002) (3049:3049:3049))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1539:1539:1539) (1535:1535:1535))
        (PORT clk (2505:2505:2505) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2689:2689:2689) (2770:2770:2770))
        (PORT d[1] (2478:2478:2478) (2499:2499:2499))
        (PORT d[2] (2255:2255:2255) (2302:2302:2302))
        (PORT d[3] (2065:2065:2065) (2137:2137:2137))
        (PORT d[4] (2215:2215:2215) (2293:2293:2293))
        (PORT d[5] (3338:3338:3338) (3424:3424:3424))
        (PORT d[6] (2582:2582:2582) (2617:2617:2617))
        (PORT d[7] (2361:2361:2361) (2455:2455:2455))
        (PORT d[8] (2753:2753:2753) (2843:2843:2843))
        (PORT d[9] (2512:2512:2512) (2553:2553:2553))
        (PORT d[10] (2175:2175:2175) (2192:2192:2192))
        (PORT d[11] (2588:2588:2588) (2664:2664:2664))
        (PORT d[12] (2261:2261:2261) (2321:2321:2321))
        (PORT clk (2501:2501:2501) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1930:1930:1930) (1924:1924:1924))
        (PORT clk (2501:2501:2501) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2531:2531:2531))
        (PORT d[0] (2579:2579:2579) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2212:2212:2212) (2240:2240:2240))
        (PORT d[1] (2526:2526:2526) (2488:2488:2488))
        (PORT d[2] (2362:2362:2362) (2354:2354:2354))
        (PORT d[3] (1578:1578:1578) (1642:1642:1642))
        (PORT d[4] (2139:2139:2139) (2234:2234:2234))
        (PORT d[5] (2263:2263:2263) (2304:2304:2304))
        (PORT d[6] (1935:1935:1935) (1915:1915:1915))
        (PORT d[7] (2183:2183:2183) (2242:2242:2242))
        (PORT d[8] (2501:2501:2501) (2527:2527:2527))
        (PORT d[9] (2328:2328:2328) (2420:2420:2420))
        (PORT d[10] (2189:2189:2189) (2233:2233:2233))
        (PORT d[11] (1531:1531:1531) (1592:1592:1592))
        (PORT d[12] (1955:1955:1955) (2029:2029:2029))
        (PORT clk (2459:2459:2459) (2449:2449:2449))
        (PORT stall (2406:2406:2406) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2449:2449:2449))
        (PORT d[0] (1402:1402:1402) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1922:1922:1922) (1999:1999:1999))
        (PORT clk (2521:2521:2521) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3499:3499:3499) (3599:3599:3599))
        (PORT d[1] (2866:2866:2866) (2934:2934:2934))
        (PORT d[2] (3036:3036:3036) (3137:3137:3137))
        (PORT d[3] (2462:2462:2462) (2573:2573:2573))
        (PORT d[4] (2295:2295:2295) (2402:2402:2402))
        (PORT d[5] (4098:4098:4098) (4308:4308:4308))
        (PORT d[6] (2958:2958:2958) (3032:3032:3032))
        (PORT d[7] (3186:3186:3186) (3319:3319:3319))
        (PORT d[8] (2851:2851:2851) (2993:2993:2993))
        (PORT d[9] (2302:2302:2302) (2384:2384:2384))
        (PORT d[10] (2771:2771:2771) (2825:2825:2825))
        (PORT d[11] (2564:2564:2564) (2629:2629:2629))
        (PORT d[12] (2384:2384:2384) (2471:2471:2471))
        (PORT clk (2517:2517:2517) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2863:2863:2863) (2850:2850:2850))
        (PORT clk (2517:2517:2517) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2547:2547:2547))
        (PORT d[0] (3163:3163:3163) (3169:3169:3169))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2707:2707:2707) (2793:2793:2793))
        (PORT d[1] (2879:2879:2879) (2941:2941:2941))
        (PORT d[2] (2559:2559:2559) (2573:2573:2573))
        (PORT d[3] (2240:2240:2240) (2334:2334:2334))
        (PORT d[4] (2566:2566:2566) (2697:2697:2697))
        (PORT d[5] (2648:2648:2648) (2711:2711:2711))
        (PORT d[6] (2439:2439:2439) (2478:2478:2478))
        (PORT d[7] (2584:2584:2584) (2719:2719:2719))
        (PORT d[8] (1948:1948:1948) (2021:2021:2021))
        (PORT d[9] (2643:2643:2643) (2708:2708:2708))
        (PORT d[10] (2549:2549:2549) (2613:2613:2613))
        (PORT d[11] (2192:2192:2192) (2275:2275:2275))
        (PORT d[12] (2307:2307:2307) (2404:2404:2404))
        (PORT clk (2475:2475:2475) (2465:2465:2465))
        (PORT stall (3625:3625:3625) (3646:3646:3646))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2465:2465:2465))
        (PORT d[0] (1949:1949:1949) (1948:1948:1948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2221:2221:2221) (2370:2370:2370))
        (PORT datab (1360:1360:1360) (1329:1329:1329))
        (PORT datac (2174:2174:2174) (2303:2303:2303))
        (PORT datad (1857:1857:1857) (1931:1931:1931))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (3013:3013:3013) (3064:3064:3064))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (559:559:559))
        (PORT datab (284:284:284) (366:366:366))
        (PORT datac (1949:1949:1949) (2041:2041:2041))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxRDM\|Mux1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2194:2194:2194) (2275:2275:2275))
        (PORT datab (2446:2446:2446) (2501:2501:2501))
        (PORT datac (2194:2194:2194) (2237:2237:2237))
        (PORT datad (228:228:228) (250:250:250))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2675:2675:2675) (2731:2731:2731))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2153:2153:2153))
        (PORT asdata (2844:2844:2844) (2878:2878:2878))
        (PORT ena (1489:1489:1489) (1498:1498:1498))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RopULA\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (641:641:641))
        (PORT datab (568:568:568) (630:630:630))
        (PORT datac (486:486:486) (550:550:550))
        (PORT datad (788:788:788) (828:828:828))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RopULA\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (699:699:699))
        (PORT datab (565:565:565) (627:627:627))
        (PORT datac (664:664:664) (656:656:656))
        (PORT datad (513:513:513) (591:591:591))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|opULA\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datac (703:703:703) (699:699:699))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux6\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1400:1400:1400) (1394:1394:1394))
        (PORT datab (314:314:314) (402:402:402))
        (PORT datac (753:753:753) (791:791:791))
        (PORT datad (754:754:754) (776:776:776))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux6\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (469:469:469) (537:537:537))
        (PORT datac (1351:1351:1351) (1349:1349:1349))
        (PORT datad (1705:1705:1705) (1775:1775:1775))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux6\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1803:1803:1803) (1811:1811:1811))
        (PORT datad (403:403:403) (409:409:409))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1705:1705:1705) (1668:1668:1668))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a105\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (2006:2006:2006))
        (PORT clk (2514:2514:2514) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a105\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3132:3132:3132) (3251:3251:3251))
        (PORT d[1] (3161:3161:3161) (3345:3345:3345))
        (PORT d[2] (3412:3412:3412) (3563:3563:3563))
        (PORT d[3] (2729:2729:2729) (2811:2811:2811))
        (PORT d[4] (2638:2638:2638) (2767:2767:2767))
        (PORT d[5] (3228:3228:3228) (3290:3290:3290))
        (PORT d[6] (2421:2421:2421) (2448:2448:2448))
        (PORT d[7] (2874:2874:2874) (3039:3039:3039))
        (PORT d[8] (2534:2534:2534) (2599:2599:2599))
        (PORT d[9] (2769:2769:2769) (2776:2776:2776))
        (PORT d[10] (2669:2669:2669) (2685:2685:2685))
        (PORT d[11] (2607:2607:2607) (2628:2628:2628))
        (PORT d[12] (2468:2468:2468) (2527:2527:2527))
        (PORT clk (2510:2510:2510) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a105\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2679:2679:2679) (2730:2730:2730))
        (PORT clk (2510:2510:2510) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a105\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a105\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3732:3732:3732) (3751:3751:3751))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a105\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a105\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a105\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a105\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3543:3543:3543) (3672:3672:3672))
        (PORT d[1] (4643:4643:4643) (4897:4897:4897))
        (PORT d[2] (2845:2845:2845) (3056:3056:3056))
        (PORT d[3] (5877:5877:5877) (5806:5806:5806))
        (PORT d[4] (4790:4790:4790) (4860:4860:4860))
        (PORT d[5] (3311:3311:3311) (3575:3575:3575))
        (PORT d[6] (2826:2826:2826) (2970:2970:2970))
        (PORT d[7] (4385:4385:4385) (4579:4579:4579))
        (PORT d[8] (5271:5271:5271) (5549:5549:5549))
        (PORT d[9] (4124:4124:4124) (4324:4324:4324))
        (PORT d[10] (5906:5906:5906) (6280:6280:6280))
        (PORT d[11] (3368:3368:3368) (3653:3653:3653))
        (PORT d[12] (5097:5097:5097) (5103:5103:5103))
        (PORT clk (2512:2512:2512) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a105\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a105\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a105\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a105\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a121\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1702:1702:1702) (1678:1678:1678))
        (PORT clk (2523:2523:2523) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a121\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2567:2567:2567) (2613:2613:2613))
        (PORT d[1] (3042:3042:3042) (3167:3167:3167))
        (PORT d[2] (2866:2866:2866) (2979:2979:2979))
        (PORT d[3] (2726:2726:2726) (2716:2716:2716))
        (PORT d[4] (2474:2474:2474) (2513:2513:2513))
        (PORT d[5] (3773:3773:3773) (3893:3893:3893))
        (PORT d[6] (3244:3244:3244) (3312:3312:3312))
        (PORT d[7] (2673:2673:2673) (2780:2780:2780))
        (PORT d[8] (2469:2469:2469) (2615:2615:2615))
        (PORT d[9] (2371:2371:2371) (2513:2513:2513))
        (PORT d[10] (2183:2183:2183) (2240:2240:2240))
        (PORT d[11] (2706:2706:2706) (2805:2805:2805))
        (PORT d[12] (2475:2475:2475) (2517:2517:2517))
        (PORT clk (2519:2519:2519) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a121\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2456:2456:2456) (2424:2424:2424))
        (PORT clk (2519:2519:2519) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a121\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a121\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3741:3741:3741) (3760:3760:3760))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a121\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a121\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a121\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a121\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5171:5171:5171) (5107:5107:5107))
        (PORT d[1] (3918:3918:3918) (4117:4117:4117))
        (PORT d[2] (2737:2737:2737) (2876:2876:2876))
        (PORT d[3] (5112:5112:5112) (5065:5065:5065))
        (PORT d[4] (4749:4749:4749) (4792:4792:4792))
        (PORT d[5] (3240:3240:3240) (3500:3500:3500))
        (PORT d[6] (3517:3517:3517) (3625:3625:3625))
        (PORT d[7] (4108:4108:4108) (4316:4316:4316))
        (PORT d[8] (4766:4766:4766) (5081:5081:5081))
        (PORT d[9] (3306:3306:3306) (3493:3493:3493))
        (PORT d[10] (5160:5160:5160) (5144:5144:5144))
        (PORT d[11] (2874:2874:2874) (3114:3114:3114))
        (PORT d[12] (5970:5970:5970) (6003:6003:6003))
        (PORT clk (2521:2521:2521) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a121\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a121\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a121\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a121\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[9\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2376:2376:2376) (2477:2477:2477))
        (PORT datab (2483:2483:2483) (2578:2578:2578))
        (PORT datac (715:715:715) (703:703:703))
        (PORT datad (1812:1812:1812) (1748:1748:1748))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1902:1902:1902) (1981:1981:1981))
        (PORT clk (2510:2510:2510) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3082:3082:3082) (3210:3210:3210))
        (PORT d[1] (3164:3164:3164) (3346:3346:3346))
        (PORT d[2] (3117:3117:3117) (3285:3285:3285))
        (PORT d[3] (2722:2722:2722) (2804:2804:2804))
        (PORT d[4] (2648:2648:2648) (2777:2777:2777))
        (PORT d[5] (3375:3375:3375) (3497:3497:3497))
        (PORT d[6] (2731:2731:2731) (2746:2746:2746))
        (PORT d[7] (2534:2534:2534) (2703:2703:2703))
        (PORT d[8] (2616:2616:2616) (2691:2691:2691))
        (PORT d[9] (2737:2737:2737) (2750:2750:2750))
        (PORT d[10] (2789:2789:2789) (2796:2796:2796))
        (PORT d[11] (2604:2604:2604) (2618:2618:2618))
        (PORT d[12] (2668:2668:2668) (2767:2767:2767))
        (PORT clk (2506:2506:2506) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2629:2629:2629) (2584:2584:2584))
        (PORT clk (2506:2506:2506) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3728:3728:3728) (3746:3746:3746))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a41\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3256:3256:3256) (3392:3392:3392))
        (PORT d[1] (4777:4777:4777) (4953:4953:4953))
        (PORT d[2] (2795:2795:2795) (3011:3011:3011))
        (PORT d[3] (5540:5540:5540) (5476:5476:5476))
        (PORT d[4] (4841:4841:4841) (4905:4905:4905))
        (PORT d[5] (3320:3320:3320) (3586:3586:3586))
        (PORT d[6] (2650:2650:2650) (2820:2820:2820))
        (PORT d[7] (3997:3997:3997) (4203:4203:4203))
        (PORT d[8] (4953:4953:4953) (5249:5249:5249))
        (PORT d[9] (4700:4700:4700) (4790:4790:4790))
        (PORT d[10] (5897:5897:5897) (6270:6270:6270))
        (PORT d[11] (3364:3364:3364) (3651:3651:3651))
        (PORT d[12] (4768:4768:4768) (4778:4778:4778))
        (PORT clk (2508:2508:2508) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1925:1925:1925) (2005:2005:2005))
        (PORT clk (2511:2511:2511) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3381:3381:3381) (3491:3491:3491))
        (PORT d[1] (3122:3122:3122) (3303:3303:3303))
        (PORT d[2] (3118:3118:3118) (3284:3284:3284))
        (PORT d[3] (2333:2333:2333) (2438:2438:2438))
        (PORT d[4] (2617:2617:2617) (2701:2701:2701))
        (PORT d[5] (3274:3274:3274) (3341:3341:3341))
        (PORT d[6] (2446:2446:2446) (2467:2467:2467))
        (PORT d[7] (2835:2835:2835) (2999:2999:2999))
        (PORT d[8] (2578:2578:2578) (2636:2636:2636))
        (PORT d[9] (2774:2774:2774) (2791:2791:2791))
        (PORT d[10] (2512:2512:2512) (2531:2531:2531))
        (PORT d[11] (2378:2378:2378) (2410:2410:2410))
        (PORT d[12] (2669:2669:2669) (2771:2771:2771))
        (PORT clk (2507:2507:2507) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a57\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3109:3109:3109) (3201:3201:3201))
        (PORT clk (2507:2507:2507) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3729:3729:3729) (3748:3748:3748))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a57\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2928:2928:2928) (3077:3077:3077))
        (PORT d[1] (4440:4440:4440) (4622:4622:4622))
        (PORT d[2] (2855:2855:2855) (3078:3078:3078))
        (PORT d[3] (5938:5938:5938) (5871:5871:5871))
        (PORT d[4] (5094:5094:5094) (5165:5165:5165))
        (PORT d[5] (3299:3299:3299) (3565:3565:3565))
        (PORT d[6] (2969:2969:2969) (3130:3130:3130))
        (PORT d[7] (4035:4035:4035) (4241:4241:4241))
        (PORT d[8] (4997:4997:4997) (5289:5289:5289))
        (PORT d[9] (3765:3765:3765) (3975:3975:3975))
        (PORT d[10] (5905:5905:5905) (6279:6279:6279))
        (PORT d[11] (3357:3357:3357) (3643:3643:3643))
        (PORT d[12] (5123:5123:5123) (5130:5130:5130))
        (PORT clk (2509:2509:2509) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[9\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2374:2374:2374) (2474:2474:2474))
        (PORT datab (2482:2482:2482) (2577:2577:2577))
        (PORT datac (708:708:708) (697:697:697))
        (PORT datad (395:395:395) (394:394:394))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1906:1906:1906) (1965:1965:1965))
        (PORT clk (2505:2505:2505) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2795:2795:2795) (2923:2923:2923))
        (PORT d[1] (3133:3133:3133) (3316:3316:3316))
        (PORT d[2] (3164:3164:3164) (3336:3336:3336))
        (PORT d[3] (2400:2400:2400) (2492:2492:2492))
        (PORT d[4] (2663:2663:2663) (2796:2796:2796))
        (PORT d[5] (3381:3381:3381) (3504:3504:3504))
        (PORT d[6] (2797:2797:2797) (2813:2813:2813))
        (PORT d[7] (2498:2498:2498) (2666:2666:2666))
        (PORT d[8] (2622:2622:2622) (2697:2697:2697))
        (PORT d[9] (2601:2601:2601) (2672:2672:2672))
        (PORT d[10] (2841:2841:2841) (2850:2850:2850))
        (PORT d[11] (2629:2629:2629) (2645:2645:2645))
        (PORT d[12] (2657:2657:2657) (2755:2755:2755))
        (PORT clk (2501:2501:2501) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2828:2828:2828) (2825:2825:2825))
        (PORT clk (2501:2501:2501) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3723:3723:3723) (3742:3742:3742))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3292:3292:3292) (3438:3438:3438))
        (PORT d[1] (4771:4771:4771) (4948:4948:4948))
        (PORT d[2] (2782:2782:2782) (2998:2998:2998))
        (PORT d[3] (5533:5533:5533) (5468:5468:5468))
        (PORT d[4] (4831:4831:4831) (4886:4886:4886))
        (PORT d[5] (3347:3347:3347) (3620:3620:3620))
        (PORT d[6] (2956:2956:2956) (3114:3114:3114))
        (PORT d[7] (4348:4348:4348) (4535:4535:4535))
        (PORT d[8] (4658:4658:4658) (4971:4971:4971))
        (PORT d[9] (3759:3759:3759) (3987:3987:3987))
        (PORT d[10] (5854:5854:5854) (6232:6232:6232))
        (PORT d[11] (3703:3703:3703) (3984:3984:3984))
        (PORT d[12] (4729:4729:4729) (4736:4736:4736))
        (PORT clk (2503:2503:2503) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1716:1716:1716) (1689:1689:1689))
        (PORT clk (2521:2521:2521) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2889:2889:2889) (2916:2916:2916))
        (PORT d[1] (2988:2988:2988) (3110:3110:3110))
        (PORT d[2] (3101:3101:3101) (3262:3262:3262))
        (PORT d[3] (2481:2481:2481) (2501:2501:2501))
        (PORT d[4] (2216:2216:2216) (2266:2266:2266))
        (PORT d[5] (3446:3446:3446) (3582:3582:3582))
        (PORT d[6] (2953:2953:2953) (3032:3032:3032))
        (PORT d[7] (2630:2630:2630) (2740:2740:2740))
        (PORT d[8] (2496:2496:2496) (2643:2643:2643))
        (PORT d[9] (2599:2599:2599) (2711:2711:2711))
        (PORT d[10] (2520:2520:2520) (2568:2568:2568))
        (PORT d[11] (2705:2705:2705) (2805:2805:2805))
        (PORT d[12] (2131:2131:2131) (2181:2181:2181))
        (PORT clk (2517:2517:2517) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2435:2435:2435) (2398:2398:2398))
        (PORT clk (2517:2517:2517) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3739:3739:3739) (3757:3757:3757))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5149:5149:5149) (5088:5088:5088))
        (PORT d[1] (3909:3909:3909) (4108:4108:4108))
        (PORT d[2] (2451:2451:2451) (2616:2616:2616))
        (PORT d[3] (5111:5111:5111) (5064:5064:5064))
        (PORT d[4] (5213:5213:5213) (5324:5324:5324))
        (PORT d[5] (2772:2772:2772) (2977:2977:2977))
        (PORT d[6] (3536:3536:3536) (3646:3646:3646))
        (PORT d[7] (4042:4042:4042) (4227:4227:4227))
        (PORT d[8] (4734:4734:4734) (5045:5045:5045))
        (PORT d[9] (4715:4715:4715) (4808:4808:4808))
        (PORT d[10] (5121:5121:5121) (5099:5099:5099))
        (PORT d[11] (2874:2874:2874) (3113:3113:3113))
        (PORT d[12] (6245:6245:6245) (6272:6272:6272))
        (PORT clk (2519:2519:2519) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[9\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2375:2375:2375) (2476:2476:2476))
        (PORT datab (2483:2483:2483) (2578:2578:2578))
        (PORT datac (721:721:721) (712:712:712))
        (PORT datad (1377:1377:1377) (1400:1400:1400))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[9\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3598:3598:3598) (3574:3574:3574))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a89\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1948:1948:1948) (1994:1994:1994))
        (PORT clk (2495:2495:2495) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a89\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3535:3535:3535) (3697:3697:3697))
        (PORT d[1] (3285:3285:3285) (3384:3384:3384))
        (PORT d[2] (3039:3039:3039) (3158:3158:3158))
        (PORT d[3] (2108:2108:2108) (2226:2226:2226))
        (PORT d[4] (2640:2640:2640) (2762:2762:2762))
        (PORT d[5] (3345:3345:3345) (3415:3415:3415))
        (PORT d[6] (2630:2630:2630) (2713:2713:2713))
        (PORT d[7] (2609:2609:2609) (2678:2678:2678))
        (PORT d[8] (2714:2714:2714) (2838:2838:2838))
        (PORT d[9] (2686:2686:2686) (2763:2763:2763))
        (PORT d[10] (2611:2611:2611) (2714:2714:2714))
        (PORT d[11] (2544:2544:2544) (2634:2634:2634))
        (PORT d[12] (2621:2621:2621) (2717:2717:2717))
        (PORT clk (2491:2491:2491) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a89\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2713:2713:2713) (2775:2775:2775))
        (PORT clk (2491:2491:2491) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a89\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a89\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3713:3713:3713) (3737:3737:3737))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a89\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a89\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a89\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a89\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5620:5620:5620) (5632:5632:5632))
        (PORT d[1] (4652:4652:4652) (4918:4918:4918))
        (PORT d[2] (3475:3475:3475) (3684:3684:3684))
        (PORT d[3] (5432:5432:5432) (5627:5627:5627))
        (PORT d[4] (5950:5950:5950) (6019:6019:6019))
        (PORT d[5] (3473:3473:3473) (3663:3663:3663))
        (PORT d[6] (3785:3785:3785) (3982:3982:3982))
        (PORT d[7] (3716:3716:3716) (3876:3876:3876))
        (PORT d[8] (5525:5525:5525) (5884:5884:5884))
        (PORT d[9] (5034:5034:5034) (5104:5104:5104))
        (PORT d[10] (5395:5395:5395) (5721:5721:5721))
        (PORT d[11] (3653:3653:3653) (3943:3943:3943))
        (PORT d[12] (6035:6035:6035) (6105:6105:6105))
        (PORT clk (2493:2493:2493) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a89\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a89\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a89\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a89\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a73\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1953:1953:1953) (2008:2008:2008))
        (PORT clk (2495:2495:2495) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3533:3533:3533) (3697:3697:3697))
        (PORT d[1] (3298:3298:3298) (3401:3401:3401))
        (PORT d[2] (3000:3000:3000) (3114:3114:3114))
        (PORT d[3] (2384:2384:2384) (2484:2484:2484))
        (PORT d[4] (2648:2648:2648) (2770:2770:2770))
        (PORT d[5] (3598:3598:3598) (3638:3638:3638))
        (PORT d[6] (2952:2952:2952) (3028:3028:3028))
        (PORT d[7] (2975:2975:2975) (3050:3050:3050))
        (PORT d[8] (2775:2775:2775) (2903:2903:2903))
        (PORT d[9] (2638:2638:2638) (2711:2711:2711))
        (PORT d[10] (2600:2600:2600) (2701:2701:2701))
        (PORT d[11] (2524:2524:2524) (2614:2614:2614))
        (PORT d[12] (2670:2670:2670) (2770:2770:2770))
        (PORT clk (2491:2491:2491) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a73\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3067:3067:3067) (3083:3083:3083))
        (PORT clk (2491:2491:2491) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a73\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a73\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3713:3713:3713) (3731:3731:3731))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a73\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a73\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a73\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6353:6353:6353) (6358:6358:6358))
        (PORT d[1] (5883:5883:5883) (6261:6261:6261))
        (PORT d[2] (2884:2884:2884) (3112:3112:3112))
        (PORT d[3] (5504:5504:5504) (5702:5702:5702))
        (PORT d[4] (6217:6217:6217) (6259:6259:6259))
        (PORT d[5] (2885:2885:2885) (3109:3109:3109))
        (PORT d[6] (3089:3089:3089) (3294:3294:3294))
        (PORT d[7] (4043:4043:4043) (4205:4205:4205))
        (PORT d[8] (5781:5781:5781) (6123:6123:6123))
        (PORT d[9] (4817:4817:4817) (4846:4846:4846))
        (PORT d[10] (5850:5850:5850) (6170:6170:6170))
        (PORT d[11] (3979:3979:3979) (4267:4267:4267))
        (PORT d[12] (5706:5706:5706) (5754:5754:5754))
        (PORT clk (2493:2493:2493) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a73\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2511:2511:2511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a73\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a73\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a73\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[9\]\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2375:2375:2375) (2476:2476:2476))
        (PORT datab (2483:2483:2483) (2578:2578:2578))
        (PORT datac (1755:1755:1755) (1757:1757:1757))
        (PORT datad (1461:1461:1461) (1371:1371:1371))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[9\]\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (3593:3593:3593) (3569:3569:3569))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1794:1794:1794) (1800:1800:1800))
        (PORT clk (2498:2498:2498) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6305:6305:6305) (6309:6309:6309))
        (PORT d[1] (6168:6168:6168) (6529:6529:6529))
        (PORT d[2] (3670:3670:3670) (3965:3965:3965))
        (PORT d[3] (5480:5480:5480) (5675:5675:5675))
        (PORT d[4] (6231:6231:6231) (6290:6290:6290))
        (PORT d[5] (2753:2753:2753) (2968:2968:2968))
        (PORT d[6] (3092:3092:3092) (3296:3296:3296))
        (PORT d[7] (4101:4101:4101) (4265:4265:4265))
        (PORT d[8] (5797:5797:5797) (6142:6142:6142))
        (PORT d[9] (4829:4829:4829) (4844:4844:4844))
        (PORT d[10] (5889:5889:5889) (6213:6213:6213))
        (PORT d[11] (3412:3412:3412) (3711:3711:3711))
        (PORT d[12] (5689:5689:5689) (5736:5736:5736))
        (PORT clk (2494:2494:2494) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3204:3204:3204) (3257:3257:3257))
        (PORT clk (2494:2494:2494) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2518:2518:2518))
        (PORT d[0] (3899:3899:3899) (3954:3954:3954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1516:1516:1516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1516:1516:1516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1516:1516:1516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2203:2203:2203) (2240:2240:2240))
        (PORT clk (2511:2511:2511) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6081:6081:6081) (6144:6144:6144))
        (PORT d[1] (5423:5423:5423) (5755:5755:5755))
        (PORT d[2] (3521:3521:3521) (3727:3727:3727))
        (PORT d[3] (4445:4445:4445) (4593:4593:4593))
        (PORT d[4] (6056:6056:6056) (6158:6158:6158))
        (PORT d[5] (3575:3575:3575) (3820:3820:3820))
        (PORT d[6] (3469:3469:3469) (3723:3723:3723))
        (PORT d[7] (3797:3797:3797) (4008:4008:4008))
        (PORT d[8] (4621:4621:4621) (4894:4894:4894))
        (PORT d[9] (4946:4946:4946) (5018:5018:5018))
        (PORT d[10] (4995:4995:4995) (5276:5276:5276))
        (PORT d[11] (3945:3945:3945) (4249:4249:4249))
        (PORT d[12] (6777:6777:6777) (6853:6853:6853))
        (PORT clk (2507:2507:2507) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3045:3045:3045) (3134:3134:3134))
        (PORT clk (2507:2507:2507) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2535:2535:2535))
        (PORT d[0] (3575:3575:3575) (3649:3649:3649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1533:1533:1533))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1533:1533:1533))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[9\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2911:2911:2911) (2952:2952:2952))
        (PORT datab (3017:3017:3017) (3227:3227:3227))
        (PORT datac (1791:1791:1791) (1835:1835:1835))
        (PORT datad (2081:2081:2081) (2130:2130:2130))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1116:1116:1116) (1110:1110:1110))
        (PORT clk (2515:2515:2515) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3687:3687:3687) (3917:3917:3917))
        (PORT d[1] (4443:4443:4443) (4624:4624:4624))
        (PORT d[2] (2852:2852:2852) (3067:3067:3067))
        (PORT d[3] (6206:6206:6206) (6131:6131:6131))
        (PORT d[4] (5069:5069:5069) (5135:5135:5135))
        (PORT d[5] (3348:3348:3348) (3616:3616:3616))
        (PORT d[6] (3001:3001:3001) (3164:3164:3164))
        (PORT d[7] (4323:4323:4323) (4523:4523:4523))
        (PORT d[8] (4973:4973:4973) (5298:5298:5298))
        (PORT d[9] (4136:4136:4136) (4338:4338:4338))
        (PORT d[10] (6197:6197:6197) (6561:6561:6561))
        (PORT d[11] (3774:3774:3774) (4112:4112:4112))
        (PORT d[12] (5420:5420:5420) (5405:5405:5405))
        (PORT clk (2511:2511:2511) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a57\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3165:3165:3165) (3169:3169:3169))
        (PORT clk (2511:2511:2511) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2534:2534:2534))
        (PORT d[0] (3379:3379:3379) (3390:3390:3390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1558:1558:1558) (1498:1498:1498))
        (PORT clk (2524:2524:2524) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5249:5249:5249) (5190:5190:5190))
        (PORT d[1] (4189:4189:4189) (4410:4410:4410))
        (PORT d[2] (2621:2621:2621) (2763:2763:2763))
        (PORT d[3] (5432:5432:5432) (5392:5392:5392))
        (PORT d[4] (4891:4891:4891) (5011:5011:5011))
        (PORT d[5] (3282:3282:3282) (3545:3545:3545))
        (PORT d[6] (3495:3495:3495) (3591:3591:3591))
        (PORT d[7] (4114:4114:4114) (4323:4323:4323))
        (PORT d[8] (5041:5041:5041) (5332:5332:5332))
        (PORT d[9] (4235:4235:4235) (4340:4340:4340))
        (PORT d[10] (5353:5353:5353) (5309:5309:5309))
        (PORT d[11] (2926:2926:2926) (3172:3172:3172))
        (PORT d[12] (5993:5993:5993) (6037:6037:6037))
        (PORT clk (2520:2520:2520) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3321:3321:3321) (3420:3420:3420))
        (PORT clk (2520:2520:2520) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2544:2544:2544))
        (PORT d[0] (3400:3400:3400) (3380:3380:3380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[9\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2910:2910:2910) (2951:2951:2951))
        (PORT datab (3019:3019:3019) (3229:3229:3229))
        (PORT datac (1674:1674:1674) (1650:1650:1650))
        (PORT datad (1579:1579:1579) (1571:1571:1571))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (303:303:303))
        (PORT datab (1949:1949:1949) (1892:1892:1892))
        (PORT datac (275:275:275) (355:355:355))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[51\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2110:2110:2110))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[52\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2110:2110:2110))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1532:1532:1532) (1555:1555:1555))
        (PORT clk (2456:2456:2456) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2900:2900:2900) (2951:2951:2951))
        (PORT d[1] (2348:2348:2348) (2457:2457:2457))
        (PORT d[2] (2981:2981:2981) (3100:3100:3100))
        (PORT d[3] (2254:2254:2254) (2322:2322:2322))
        (PORT d[4] (2622:2622:2622) (2700:2700:2700))
        (PORT d[5] (4164:4164:4164) (4329:4329:4329))
        (PORT d[6] (2290:2290:2290) (2373:2373:2373))
        (PORT d[7] (2959:2959:2959) (2997:2997:2997))
        (PORT d[8] (2438:2438:2438) (2558:2558:2558))
        (PORT d[9] (2397:2397:2397) (2512:2512:2512))
        (PORT d[10] (2236:2236:2236) (2310:2310:2310))
        (PORT d[11] (2285:2285:2285) (2364:2364:2364))
        (PORT d[12] (2239:2239:2239) (2314:2314:2314))
        (PORT clk (2452:2452:2452) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2511:2511:2511) (2515:2515:2515))
        (PORT clk (2452:2452:2452) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2471:2471:2471))
        (PORT d[0] (3133:3133:3133) (3146:3146:3146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2472:2472:2472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (1979:1979:1979))
        (PORT d[1] (1824:1824:1824) (1893:1893:1893))
        (PORT d[2] (2722:2722:2722) (2756:2756:2756))
        (PORT d[3] (2454:2454:2454) (2496:2496:2496))
        (PORT d[4] (2714:2714:2714) (2751:2751:2751))
        (PORT d[5] (2733:2733:2733) (2731:2731:2731))
        (PORT d[6] (2615:2615:2615) (2684:2684:2684))
        (PORT d[7] (2768:2768:2768) (2747:2747:2747))
        (PORT d[8] (2745:2745:2745) (2781:2781:2781))
        (PORT d[9] (2259:2259:2259) (2345:2345:2345))
        (PORT d[10] (2907:2907:2907) (2961:2961:2961))
        (PORT d[11] (2712:2712:2712) (2718:2718:2718))
        (PORT d[12] (2260:2260:2260) (2348:2348:2348))
        (PORT clk (2410:2410:2410) (2389:2389:2389))
        (PORT stall (3244:3244:3244) (3237:3237:3237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2410:2410:2410) (2389:2389:2389))
        (PORT d[0] (2123:2123:2123) (2159:2159:2159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2390:2390:2390))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2390:2390:2390))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2390:2390:2390))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (754:754:754) (738:738:738))
        (PORT clk (2473:2473:2473) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2239:2239:2239) (2271:2271:2271))
        (PORT d[1] (2674:2674:2674) (2780:2780:2780))
        (PORT d[2] (2711:2711:2711) (2843:2843:2843))
        (PORT d[3] (2440:2440:2440) (2441:2441:2441))
        (PORT d[4] (2090:2090:2090) (2121:2121:2121))
        (PORT d[5] (2648:2648:2648) (2605:2605:2605))
        (PORT d[6] (2546:2546:2546) (2497:2497:2497))
        (PORT d[7] (2343:2343:2343) (2458:2458:2458))
        (PORT d[8] (2134:2134:2134) (2254:2254:2254))
        (PORT d[9] (2307:2307:2307) (2392:2392:2392))
        (PORT d[10] (2396:2396:2396) (2401:2401:2401))
        (PORT d[11] (2314:2314:2314) (2411:2411:2411))
        (PORT d[12] (2087:2087:2087) (2101:2101:2101))
        (PORT clk (2469:2469:2469) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2677:2677:2677) (2599:2599:2599))
        (PORT clk (2469:2469:2469) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2488:2488:2488))
        (PORT d[0] (2990:2990:2990) (2911:2911:2911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2376:2376:2376) (2494:2494:2494))
        (PORT d[1] (1868:1868:1868) (1941:1941:1941))
        (PORT d[2] (2413:2413:2413) (2381:2381:2381))
        (PORT d[3] (2076:2076:2076) (2060:2060:2060))
        (PORT d[4] (2404:2404:2404) (2375:2375:2375))
        (PORT d[5] (2454:2454:2454) (2402:2402:2402))
        (PORT d[6] (1954:1954:1954) (2034:2034:2034))
        (PORT d[7] (2387:2387:2387) (2340:2340:2340))
        (PORT d[8] (2282:2282:2282) (2260:2260:2260))
        (PORT d[9] (1911:1911:1911) (1948:1948:1948))
        (PORT d[10] (2352:2352:2352) (2356:2356:2356))
        (PORT d[11] (2646:2646:2646) (2766:2766:2766))
        (PORT d[12] (2459:2459:2459) (2457:2457:2457))
        (PORT clk (2427:2427:2427) (2406:2406:2406))
        (PORT stall (3234:3234:3234) (3228:3228:3228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2406:2406:2406))
        (PORT d[0] (1685:1685:1685) (1695:1695:1695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2336:2336:2336) (2502:2502:2502))
        (PORT datab (2273:2273:2273) (2270:2270:2270))
        (PORT datac (1442:1442:1442) (1480:1480:1480))
        (PORT datad (1284:1284:1284) (1258:1258:1258))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1517:1517:1517) (1540:1540:1540))
        (PORT clk (2449:2449:2449) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2602:2602:2602) (2647:2647:2647))
        (PORT d[1] (2625:2625:2625) (2723:2723:2723))
        (PORT d[2] (2960:2960:2960) (3076:3076:3076))
        (PORT d[3] (2572:2572:2572) (2650:2650:2650))
        (PORT d[4] (2523:2523:2523) (2595:2595:2595))
        (PORT d[5] (2553:2553:2553) (2609:2609:2609))
        (PORT d[6] (2642:2642:2642) (2720:2720:2720))
        (PORT d[7] (2001:2001:2001) (2080:2080:2080))
        (PORT d[8] (2446:2446:2446) (2566:2566:2566))
        (PORT d[9] (2404:2404:2404) (2519:2519:2519))
        (PORT d[10] (2274:2274:2274) (2353:2353:2353))
        (PORT d[11] (2591:2591:2591) (2659:2659:2659))
        (PORT d[12] (2491:2491:2491) (2539:2539:2539))
        (PORT clk (2445:2445:2445) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2555:2555:2555) (2564:2564:2564))
        (PORT clk (2445:2445:2445) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2467:2467:2467))
        (PORT d[0] (3177:3177:3177) (3195:3195:3195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2468:2468:2468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2204:2204:2204) (2237:2237:2237))
        (PORT d[1] (1906:1906:1906) (1979:1979:1979))
        (PORT d[2] (2451:2451:2451) (2486:2486:2486))
        (PORT d[3] (2797:2797:2797) (2821:2821:2821))
        (PORT d[4] (2463:2463:2463) (2516:2516:2516))
        (PORT d[5] (2727:2727:2727) (2724:2724:2724))
        (PORT d[6] (2228:2228:2228) (2306:2306:2306))
        (PORT d[7] (2981:2981:2981) (2928:2928:2928))
        (PORT d[8] (2801:2801:2801) (2830:2830:2830))
        (PORT d[9] (2592:2592:2592) (2674:2674:2674))
        (PORT d[10] (2907:2907:2907) (2960:2960:2960))
        (PORT d[11] (2708:2708:2708) (2874:2874:2874))
        (PORT d[12] (2556:2556:2556) (2632:2632:2632))
        (PORT clk (2403:2403:2403) (2385:2385:2385))
        (PORT stall (3235:3235:3235) (3222:3222:3222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2385:2385:2385))
        (PORT d[0] (1700:1700:1700) (1721:1721:1721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2404:2404:2404) (2386:2386:2386))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2404:2404:2404) (2386:2386:2386))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2404:2404:2404) (2386:2386:2386))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1066:1066:1066) (1045:1045:1045))
        (PORT clk (2459:2459:2459) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2944:2944:2944) (2978:2978:2978))
        (PORT d[1] (2339:2339:2339) (2450:2450:2450))
        (PORT d[2] (2591:2591:2591) (2680:2680:2680))
        (PORT d[3] (2149:2149:2149) (2171:2171:2171))
        (PORT d[4] (1796:1796:1796) (1835:1835:1835))
        (PORT d[5] (3023:3023:3023) (2974:2974:2974))
        (PORT d[6] (2142:2142:2142) (2095:2095:2095))
        (PORT d[7] (2352:2352:2352) (2468:2468:2468))
        (PORT d[8] (2145:2145:2145) (2266:2266:2266))
        (PORT d[9] (2003:2003:2003) (2115:2115:2115))
        (PORT d[10] (2426:2426:2426) (2431:2431:2431))
        (PORT d[11] (2276:2276:2276) (2370:2370:2370))
        (PORT d[12] (2107:2107:2107) (2120:2120:2120))
        (PORT clk (2455:2455:2455) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2101:2101:2101) (2045:2045:2045))
        (PORT clk (2455:2455:2455) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2475:2475:2475))
        (PORT d[0] (2723:2723:2723) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2476:2476:2476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2412:2412:2412) (2532:2532:2532))
        (PORT d[1] (1925:1925:1925) (2004:2004:2004))
        (PORT d[2] (2371:2371:2371) (2319:2319:2319))
        (PORT d[3] (1717:1717:1717) (1705:1705:1705))
        (PORT d[4] (1726:1726:1726) (1724:1724:1724))
        (PORT d[5] (2114:2114:2114) (2069:2069:2069))
        (PORT d[6] (1932:1932:1932) (2014:2014:2014))
        (PORT d[7] (2314:2314:2314) (2268:2268:2268))
        (PORT d[8] (2402:2402:2402) (2395:2395:2395))
        (PORT d[9] (1830:1830:1830) (1855:1855:1855))
        (PORT d[10] (2365:2365:2365) (2371:2371:2371))
        (PORT d[11] (2459:2459:2459) (2414:2414:2414))
        (PORT d[12] (2392:2392:2392) (2351:2351:2351))
        (PORT clk (2413:2413:2413) (2393:2393:2393))
        (PORT stall (2878:2878:2878) (2988:2988:2988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2393:2393:2393))
        (PORT d[0] (1535:1535:1535) (1471:1471:1471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2394:2394:2394))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2394:2394:2394))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2394:2394:2394))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2312:2312:2312) (2495:2495:2495))
        (PORT datab (2296:2296:2296) (2300:2300:2300))
        (PORT datac (1456:1456:1456) (1499:1499:1499))
        (PORT datad (1044:1044:1044) (1036:1036:1036))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1590:1590:1590) (1638:1638:1638))
        (PORT clk (2453:2453:2453) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3437:3437:3437) (3590:3590:3590))
        (PORT d[1] (2911:2911:2911) (2984:2984:2984))
        (PORT d[2] (3055:3055:3055) (3176:3176:3176))
        (PORT d[3] (2105:2105:2105) (2221:2221:2221))
        (PORT d[4] (2640:2640:2640) (2736:2736:2736))
        (PORT d[5] (2600:2600:2600) (2644:2644:2644))
        (PORT d[6] (2632:2632:2632) (2714:2714:2714))
        (PORT d[7] (2637:2637:2637) (2702:2702:2702))
        (PORT d[8] (2340:2340:2340) (2437:2437:2437))
        (PORT d[9] (2595:2595:2595) (2676:2676:2676))
        (PORT d[10] (2571:2571:2571) (2671:2671:2671))
        (PORT d[11] (2751:2751:2751) (2800:2800:2800))
        (PORT d[12] (2578:2578:2578) (2672:2672:2672))
        (PORT clk (2449:2449:2449) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2361:2361:2361) (2367:2367:2367))
        (PORT clk (2449:2449:2449) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2471:2471:2471))
        (PORT d[0] (2983:2983:2983) (2998:2998:2998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2472:2472:2472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2653:2653:2653) (2724:2724:2724))
        (PORT d[1] (3050:3050:3050) (3172:3172:3172))
        (PORT d[2] (2790:2790:2790) (2889:2889:2889))
        (PORT d[3] (1960:1960:1960) (2059:2059:2059))
        (PORT d[4] (2516:2516:2516) (2623:2623:2623))
        (PORT d[5] (2688:2688:2688) (2766:2766:2766))
        (PORT d[6] (1913:1913:1913) (1985:1985:1985))
        (PORT d[7] (2579:2579:2579) (2630:2630:2630))
        (PORT d[8] (2487:2487:2487) (2515:2515:2515))
        (PORT d[9] (2294:2294:2294) (2383:2383:2383))
        (PORT d[10] (2904:2904:2904) (2975:2975:2975))
        (PORT d[11] (1971:1971:1971) (2068:2068:2068))
        (PORT d[12] (2325:2325:2325) (2431:2431:2431))
        (PORT clk (2407:2407:2407) (2389:2389:2389))
        (PORT stall (3562:3562:3562) (3575:3575:3575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2389:2389:2389))
        (PORT d[0] (1854:1854:1854) (1895:1895:1895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2390:2390:2390))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2390:2390:2390))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2390:2390:2390))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1588:1588:1588) (1643:1643:1643))
        (PORT clk (2470:2470:2470) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3175:3175:3175) (3349:3349:3349))
        (PORT d[1] (3208:3208:3208) (3300:3300:3300))
        (PORT d[2] (3003:3003:3003) (3104:3104:3104))
        (PORT d[3] (2136:2136:2136) (2252:2252:2252))
        (PORT d[4] (2328:2328:2328) (2429:2429:2429))
        (PORT d[5] (3623:3623:3623) (3687:3687:3687))
        (PORT d[6] (2605:2605:2605) (2696:2696:2696))
        (PORT d[7] (2684:2684:2684) (2754:2754:2754))
        (PORT d[8] (2395:2395:2395) (2500:2500:2500))
        (PORT d[9] (2618:2618:2618) (2690:2690:2690))
        (PORT d[10] (2632:2632:2632) (2737:2737:2737))
        (PORT d[11] (2466:2466:2466) (2528:2528:2528))
        (PORT d[12] (2630:2630:2630) (2729:2729:2729))
        (PORT clk (2466:2466:2466) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3035:3035:3035) (3066:3066:3066))
        (PORT clk (2466:2466:2466) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2488:2488:2488))
        (PORT d[0] (3657:3657:3657) (3697:3697:3697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2990:2990:2990) (3057:3057:3057))
        (PORT d[1] (3028:3028:3028) (3065:3065:3065))
        (PORT d[2] (2843:2843:2843) (2944:2944:2944))
        (PORT d[3] (1976:1976:1976) (2077:2077:2077))
        (PORT d[4] (2537:2537:2537) (2644:2644:2644))
        (PORT d[5] (2637:2637:2637) (2719:2719:2719))
        (PORT d[6] (2466:2466:2466) (2519:2519:2519))
        (PORT d[7] (2627:2627:2627) (2754:2754:2754))
        (PORT d[8] (2173:2173:2173) (2219:2219:2219))
        (PORT d[9] (2663:2663:2663) (2787:2787:2787))
        (PORT d[10] (2624:2624:2624) (2694:2694:2694))
        (PORT d[11] (2330:2330:2330) (2420:2420:2420))
        (PORT d[12] (2681:2681:2681) (2782:2782:2782))
        (PORT clk (2424:2424:2424) (2406:2406:2406))
        (PORT stall (3357:3357:3357) (3298:3298:3298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2406:2406:2406))
        (PORT d[0] (2024:2024:2024) (2045:2045:2045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (645:645:645))
        (PORT datab (1986:1986:1986) (2123:2123:2123))
        (PORT datac (2545:2545:2545) (2664:2664:2664))
        (PORT datad (746:746:746) (738:738:738))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (787:787:787) (772:772:772))
        (PORT clk (2480:2480:2480) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2668:2668:2668) (2711:2711:2711))
        (PORT d[1] (2299:2299:2299) (2406:2406:2406))
        (PORT d[2] (2881:2881:2881) (2972:2972:2972))
        (PORT d[3] (2214:2214:2214) (2240:2240:2240))
        (PORT d[4] (1843:1843:1843) (1889:1889:1889))
        (PORT d[5] (2988:2988:2988) (2935:2935:2935))
        (PORT d[6] (2521:2521:2521) (2471:2471:2471))
        (PORT d[7] (2275:2275:2275) (2386:2386:2386))
        (PORT d[8] (2428:2428:2428) (2567:2567:2567))
        (PORT d[9] (2082:2082:2082) (2200:2200:2200))
        (PORT d[10] (2095:2095:2095) (2110:2110:2110))
        (PORT d[11] (2310:2310:2310) (2406:2406:2406))
        (PORT d[12] (1738:1738:1738) (1760:1760:1760))
        (PORT clk (2476:2476:2476) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2511:2511:2511) (2514:2514:2514))
        (PORT clk (2476:2476:2476) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2497:2497:2497))
        (PORT d[0] (3159:3159:3159) (3171:3171:3171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2498:2498:2498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2773:2773:2773) (2886:2886:2886))
        (PORT d[1] (1910:1910:1910) (1975:1975:1975))
        (PORT d[2] (2706:2706:2706) (2644:2644:2644))
        (PORT d[3] (2040:2040:2040) (2026:2026:2026))
        (PORT d[4] (2194:2194:2194) (2221:2221:2221))
        (PORT d[5] (2736:2736:2736) (2680:2680:2680))
        (PORT d[6] (2249:2249:2249) (2321:2321:2321))
        (PORT d[7] (2708:2708:2708) (2663:2663:2663))
        (PORT d[8] (2356:2356:2356) (2349:2349:2349))
        (PORT d[9] (2448:2448:2448) (2454:2454:2454))
        (PORT d[10] (2076:2076:2076) (2080:2080:2080))
        (PORT d[11] (2791:2791:2791) (2739:2739:2739))
        (PORT d[12] (2466:2466:2466) (2465:2465:2465))
        (PORT clk (2434:2434:2434) (2415:2415:2415))
        (PORT stall (3254:3254:3254) (3247:3247:3247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2415:2415:2415))
        (PORT d[0] (1591:1591:1591) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1119:1119:1119) (1095:1095:1095))
        (PORT clk (2496:2496:2496) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2617:2617:2617) (2655:2655:2655))
        (PORT d[1] (2611:2611:2611) (2709:2709:2709))
        (PORT d[2] (3271:3271:3271) (3374:3374:3374))
        (PORT d[3] (2154:2154:2154) (2173:2173:2173))
        (PORT d[4] (1843:1843:1843) (1894:1894:1894))
        (PORT d[5] (3008:3008:3008) (2957:2957:2957))
        (PORT d[6] (2916:2916:2916) (2990:2990:2990))
        (PORT d[7] (2014:2014:2014) (2139:2139:2139))
        (PORT d[8] (2098:2098:2098) (2210:2210:2210))
        (PORT d[9] (2052:2052:2052) (2165:2165:2165))
        (PORT d[10] (2566:2566:2566) (2617:2617:2617))
        (PORT d[11] (2304:2304:2304) (2399:2399:2399))
        (PORT d[12] (2361:2361:2361) (2351:2351:2351))
        (PORT clk (2492:2492:2492) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2888:2888:2888) (2777:2777:2777))
        (PORT clk (2492:2492:2492) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2513:2513:2513))
        (PORT d[0] (3197:3197:3197) (3155:3155:3155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2379:2379:2379) (2491:2491:2491))
        (PORT d[1] (1947:1947:1947) (2029:2029:2029))
        (PORT d[2] (2801:2801:2801) (2844:2844:2844))
        (PORT d[3] (2608:2608:2608) (2558:2558:2558))
        (PORT d[4] (2242:2242:2242) (2272:2272:2272))
        (PORT d[5] (2790:2790:2790) (2740:2740:2740))
        (PORT d[6] (2185:2185:2185) (2240:2240:2240))
        (PORT d[7] (2716:2716:2716) (2666:2666:2666))
        (PORT d[8] (2381:2381:2381) (2375:2375:2375))
        (PORT d[9] (2437:2437:2437) (2453:2453:2453))
        (PORT d[10] (2381:2381:2381) (2379:2379:2379))
        (PORT d[11] (2681:2681:2681) (2805:2805:2805))
        (PORT d[12] (2461:2461:2461) (2457:2457:2457))
        (PORT clk (2450:2450:2450) (2431:2431:2431))
        (PORT stall (3255:3255:3255) (3244:3244:3244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2431:2431:2431))
        (PORT d[0] (1949:1949:1949) (1934:1934:1934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2432:2432:2432))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2432:2432:2432))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2432:2432:2432))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2331:2331:2331) (2497:2497:2497))
        (PORT datab (2275:2275:2275) (2272:2272:2272))
        (PORT datac (935:935:935) (914:914:914))
        (PORT datad (1263:1263:1263) (1239:1239:1239))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2299:2299:2299) (2307:2307:2307))
        (PORT datac (1294:1294:1294) (1306:1306:1306))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2300:2300:2300) (2307:2307:2307))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (407:407:407) (417:417:417))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (374:374:374))
        (PORT datab (284:284:284) (366:366:366))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (1937:1937:1937) (1884:1884:1884))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxRDM\|Mux6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1924:1924:1924) (2010:2010:2010))
        (PORT datab (2418:2418:2418) (2489:2489:2489))
        (PORT datac (1630:1630:1630) (1618:1618:1618))
        (PORT datad (228:228:228) (250:250:250))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2110:2110:2110))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2349:2349:2349) (2295:2295:2295))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2153:2153:2153))
        (PORT asdata (2392:2392:2392) (2443:2443:2443))
        (PORT ena (1987:1987:1987) (1982:1982:1982))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteAC\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (451:451:451))
        (PORT datad (284:284:284) (359:359:359))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RopULA\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (303:303:303))
        (PORT datab (325:325:325) (418:418:418))
        (PORT datac (380:380:380) (397:397:397))
        (PORT datad (227:227:227) (250:250:250))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RopULA\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (878:878:878))
        (PORT datab (570:570:570) (633:633:633))
        (PORT datac (485:485:485) (549:549:549))
        (PORT datad (512:512:512) (589:589:589))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|opULA\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (736:736:736) (734:734:734))
        (PORT datac (209:209:209) (246:246:246))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (258:258:258) (292:292:292))
        (PORT datac (692:692:692) (683:683:683))
        (PORT datad (236:236:236) (263:263:263))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2427:2427:2427) (2511:2511:2511))
        (PORT datab (1800:1800:1800) (1819:1819:1819))
        (PORT datac (1105:1105:1105) (1130:1130:1130))
        (PORT datad (747:747:747) (793:793:793))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (757:757:757))
        (PORT datab (778:778:778) (832:832:832))
        (PORT datac (1549:1549:1549) (1520:1520:1520))
        (PORT datad (1074:1074:1074) (1092:1092:1092))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2424:2424:2424) (2507:2507:2507))
        (PORT datab (1121:1121:1121) (1134:1134:1134))
        (PORT datac (442:442:442) (497:497:497))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1805:1805:1805) (1825:1825:1825))
        (PORT datac (654:654:654) (635:635:635))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2264:2264:2264) (2259:2259:2259))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[60\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a93\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1840:1840:1840) (1867:1867:1867))
        (PORT clk (2520:2520:2520) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a93\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3783:3783:3783) (3919:3919:3919))
        (PORT d[1] (3215:3215:3215) (3293:3293:3293))
        (PORT d[2] (3052:3052:3052) (3177:3177:3177))
        (PORT d[3] (2735:2735:2735) (2858:2858:2858))
        (PORT d[4] (2509:2509:2509) (2670:2670:2670))
        (PORT d[5] (3703:3703:3703) (3877:3877:3877))
        (PORT d[6] (3271:3271:3271) (3364:3364:3364))
        (PORT d[7] (2795:2795:2795) (2933:2933:2933))
        (PORT d[8] (2775:2775:2775) (2935:2935:2935))
        (PORT d[9] (2772:2772:2772) (2900:2900:2900))
        (PORT d[10] (2917:2917:2917) (3026:3026:3026))
        (PORT d[11] (2687:2687:2687) (2823:2823:2823))
        (PORT d[12] (2661:2661:2661) (2764:2764:2764))
        (PORT clk (2516:2516:2516) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a93\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2678:2678:2678) (2729:2729:2729))
        (PORT clk (2516:2516:2516) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a93\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a93\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3738:3738:3738) (3760:3760:3760))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a93\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a93\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a93\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a93\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4171:4171:4171) (4450:4450:4450))
        (PORT d[1] (4969:4969:4969) (5235:5235:5235))
        (PORT d[2] (3214:3214:3214) (3407:3407:3407))
        (PORT d[3] (3941:3941:3941) (3963:3963:3963))
        (PORT d[4] (5229:5229:5229) (5321:5321:5321))
        (PORT d[5] (5225:5225:5225) (5552:5552:5552))
        (PORT d[6] (3752:3752:3752) (3939:3939:3939))
        (PORT d[7] (4953:4953:4953) (5118:5118:5118))
        (PORT d[8] (4361:4361:4361) (4520:4520:4520))
        (PORT d[9] (4683:4683:4683) (4853:4853:4853))
        (PORT d[10] (4230:4230:4230) (4437:4437:4437))
        (PORT d[11] (3735:3735:3735) (3991:3991:3991))
        (PORT d[12] (5391:5391:5391) (5511:5511:5511))
        (PORT clk (2518:2518:2518) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a93\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a93\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a93\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a93\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a77\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1652:1652:1652) (1708:1708:1708))
        (PORT clk (2527:2527:2527) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3741:3741:3741) (3845:3845:3845))
        (PORT d[1] (3241:3241:3241) (3304:3304:3304))
        (PORT d[2] (3062:3062:3062) (3186:3186:3186))
        (PORT d[3] (2728:2728:2728) (2852:2852:2852))
        (PORT d[4] (2752:2752:2752) (2910:2910:2910))
        (PORT d[5] (3716:3716:3716) (3866:3866:3866))
        (PORT d[6] (2951:2951:2951) (3050:3050:3050))
        (PORT d[7] (2814:2814:2814) (2952:2952:2952))
        (PORT d[8] (2808:2808:2808) (2946:2946:2946))
        (PORT d[9] (2754:2754:2754) (2880:2880:2880))
        (PORT d[10] (2921:2921:2921) (3029:3029:3029))
        (PORT d[11] (2709:2709:2709) (2845:2845:2845))
        (PORT d[12] (2581:2581:2581) (2700:2700:2700))
        (PORT clk (2523:2523:2523) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a77\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3250:3250:3250) (3266:3266:3266))
        (PORT clk (2523:2523:2523) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a77\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a77\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3745:3745:3745) (3767:3767:3767))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a77\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a77\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a77\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4183:4183:4183) (4460:4460:4460))
        (PORT d[1] (4964:4964:4964) (5230:5230:5230))
        (PORT d[2] (3192:3192:3192) (3371:3371:3371))
        (PORT d[3] (3635:3635:3635) (3704:3704:3704))
        (PORT d[4] (5356:5356:5356) (5467:5467:5467))
        (PORT d[5] (4303:4303:4303) (4657:4657:4657))
        (PORT d[6] (3029:3029:3029) (3199:3199:3199))
        (PORT d[7] (4409:4409:4409) (4608:4608:4608))
        (PORT d[8] (4383:4383:4383) (4544:4544:4544))
        (PORT d[9] (4634:4634:4634) (4801:4801:4801))
        (PORT d[10] (4211:4211:4211) (4418:4418:4418))
        (PORT d[11] (4270:4270:4270) (4527:4527:4527))
        (PORT d[12] (5664:5664:5664) (5774:5774:5774))
        (PORT clk (2525:2525:2525) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a77\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a77\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a77\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a77\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[13\]\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1545:1545:1545) (1585:1585:1585))
        (PORT datab (1868:1868:1868) (1996:1996:1996))
        (PORT datac (2858:2858:2858) (3004:3004:3004))
        (PORT datad (1690:1690:1690) (1702:1702:1702))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a125\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1630:1630:1630) (1683:1683:1683))
        (PORT clk (2534:2534:2534) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a125\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3761:3761:3761) (3900:3900:3900))
        (PORT d[1] (3210:3210:3210) (3287:3287:3287))
        (PORT d[2] (3055:3055:3055) (3150:3150:3150))
        (PORT d[3] (2527:2527:2527) (2660:2660:2660))
        (PORT d[4] (2524:2524:2524) (2685:2685:2685))
        (PORT d[5] (4079:4079:4079) (4221:4221:4221))
        (PORT d[6] (2864:2864:2864) (2958:2958:2958))
        (PORT d[7] (3059:3059:3059) (3176:3176:3176))
        (PORT d[8] (2459:2459:2459) (2599:2599:2599))
        (PORT d[9] (2648:2648:2648) (2753:2753:2753))
        (PORT d[10] (2939:2939:2939) (3049:3049:3049))
        (PORT d[11] (2376:2376:2376) (2505:2505:2505))
        (PORT d[12] (2631:2631:2631) (2753:2753:2753))
        (PORT clk (2530:2530:2530) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a125\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3031:3031:3031) (3067:3067:3067))
        (PORT clk (2530:2530:2530) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a125\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a125\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3752:3752:3752) (3776:3776:3776))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a125\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a125\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a125\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a125\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4165:4165:4165) (4449:4449:4449))
        (PORT d[1] (4975:4975:4975) (5234:5234:5234))
        (PORT d[2] (2839:2839:2839) (3037:3037:3037))
        (PORT d[3] (3628:3628:3628) (3696:3696:3696))
        (PORT d[4] (5052:5052:5052) (5175:5175:5175))
        (PORT d[5] (4889:4889:4889) (5224:5224:5224))
        (PORT d[6] (2687:2687:2687) (2865:2865:2865))
        (PORT d[7] (4070:4070:4070) (4272:4272:4272))
        (PORT d[8] (4746:4746:4746) (4903:4903:4903))
        (PORT d[9] (4033:4033:4033) (4215:4215:4215))
        (PORT d[10] (4186:4186:4186) (4393:4393:4393))
        (PORT d[11] (4598:4598:4598) (4906:4906:4906))
        (PORT d[12] (2345:2345:2345) (2502:2502:2502))
        (PORT clk (2532:2532:2532) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a125\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a125\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a125\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a125\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a109\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1970:1970:1970) (2019:2019:2019))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a109\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3742:3742:3742) (3848:3848:3848))
        (PORT d[1] (2906:2906:2906) (3012:3012:3012))
        (PORT d[2] (3038:3038:3038) (3166:3166:3166))
        (PORT d[3] (2749:2749:2749) (2874:2874:2874))
        (PORT d[4] (2504:2504:2504) (2671:2671:2671))
        (PORT d[5] (3710:3710:3710) (3857:3857:3857))
        (PORT d[6] (2952:2952:2952) (3051:3051:3051))
        (PORT d[7] (2826:2826:2826) (2967:2967:2967))
        (PORT d[8] (2809:2809:2809) (2946:2946:2946))
        (PORT d[9] (2753:2753:2753) (2880:2880:2880))
        (PORT d[10] (2710:2710:2710) (2771:2771:2771))
        (PORT d[11] (2298:2298:2298) (2423:2423:2423))
        (PORT d[12] (2504:2504:2504) (2620:2620:2620))
        (PORT clk (2520:2520:2520) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a109\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3023:3023:3023) (3073:3073:3073))
        (PORT clk (2520:2520:2520) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a109\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a109\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3742:3742:3742) (3764:3764:3764))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a109\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a109\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a109\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a109\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4547:4547:4547) (4828:4828:4828))
        (PORT d[1] (2844:2844:2844) (3066:3066:3066))
        (PORT d[2] (3181:3181:3181) (3375:3375:3375))
        (PORT d[3] (3973:3973:3973) (3997:3997:3997))
        (PORT d[4] (5427:5427:5427) (5546:5546:5546))
        (PORT d[5] (4630:4630:4630) (4973:4973:4973))
        (PORT d[6] (3009:3009:3009) (3179:3179:3179))
        (PORT d[7] (4444:4444:4444) (4672:4672:4672))
        (PORT d[8] (4401:4401:4401) (4563:4563:4563))
        (PORT d[9] (4646:4646:4646) (4813:4813:4813))
        (PORT d[10] (4198:4198:4198) (4403:4403:4403))
        (PORT d[11] (4291:4291:4291) (4611:4611:4611))
        (PORT d[12] (5391:5391:5391) (5512:5512:5512))
        (PORT clk (2522:2522:2522) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a109\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a109\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a109\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a109\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[13\]\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1986:1986:1986) (1979:1979:1979))
        (PORT datab (1864:1864:1864) (1991:1991:1991))
        (PORT datac (2852:2852:2852) (2997:2997:2997))
        (PORT datad (1735:1735:1735) (1738:1738:1738))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1479:1479:1479) (1475:1475:1475))
        (PORT clk (2496:2496:2496) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2629:2629:2629) (2714:2714:2714))
        (PORT d[1] (3200:3200:3200) (3259:3259:3259))
        (PORT d[2] (2930:2930:2930) (3001:3001:3001))
        (PORT d[3] (2587:2587:2587) (2671:2671:2671))
        (PORT d[4] (2140:2140:2140) (2268:2268:2268))
        (PORT d[5] (3175:3175:3175) (3277:3277:3277))
        (PORT d[6] (2889:2889:2889) (2954:2954:2954))
        (PORT d[7] (2760:2760:2760) (2896:2896:2896))
        (PORT d[8] (2706:2706:2706) (2792:2792:2792))
        (PORT d[9] (2342:2342:2342) (2437:2437:2437))
        (PORT d[10] (2533:2533:2533) (2614:2614:2614))
        (PORT d[11] (2295:2295:2295) (2371:2371:2371))
        (PORT d[12] (2188:2188:2188) (2272:2272:2272))
        (PORT clk (2492:2492:2492) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a61\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2491:2491:2491) (2462:2462:2462))
        (PORT clk (2492:2492:2492) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3714:3714:3714) (3738:3738:3738))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a61\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2789:2789:2789) (2786:2786:2786))
        (PORT d[1] (2441:2441:2441) (2625:2625:2625))
        (PORT d[2] (2821:2821:2821) (3014:3014:3014))
        (PORT d[3] (4121:4121:4121) (4090:4090:4090))
        (PORT d[4] (3731:3731:3731) (4059:4059:4059))
        (PORT d[5] (4222:4222:4222) (4478:4478:4478))
        (PORT d[6] (2527:2527:2527) (2516:2516:2516))
        (PORT d[7] (3906:3906:3906) (4115:4115:4115))
        (PORT d[8] (3351:3351:3351) (3475:3475:3475))
        (PORT d[9] (4198:4198:4198) (4474:4474:4474))
        (PORT d[10] (4727:4727:4727) (4807:4807:4807))
        (PORT d[11] (4648:4648:4648) (4942:4942:4942))
        (PORT d[12] (5840:5840:5840) (5886:5886:5886))
        (PORT clk (2494:2494:2494) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1968:1968:1968) (2016:2016:2016))
        (PORT clk (2507:2507:2507) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3653:3653:3653) (3754:3754:3754))
        (PORT d[1] (3196:3196:3196) (3273:3273:3273))
        (PORT d[2] (3071:3071:3071) (3200:3200:3200))
        (PORT d[3] (2746:2746:2746) (2870:2870:2870))
        (PORT d[4] (2501:2501:2501) (2662:2662:2662))
        (PORT d[5] (3721:3721:3721) (3897:3897:3897))
        (PORT d[6] (3291:3291:3291) (3383:3383:3383))
        (PORT d[7] (3393:3393:3393) (3508:3508:3508))
        (PORT d[8] (2761:2761:2761) (2921:2921:2921))
        (PORT d[9] (2731:2731:2731) (2856:2856:2856))
        (PORT d[10] (2942:2942:2942) (3052:3052:3052))
        (PORT d[11] (2706:2706:2706) (2843:2843:2843))
        (PORT d[12] (2631:2631:2631) (2753:2753:2753))
        (PORT clk (2503:2503:2503) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3005:3005:3005) (3047:3047:3047))
        (PORT clk (2503:2503:2503) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3725:3725:3725) (3746:3746:3746))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a45\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4137:4137:4137) (4415:4415:4415))
        (PORT d[1] (4582:4582:4582) (4796:4796:4796))
        (PORT d[2] (3219:3219:3219) (3433:3433:3433))
        (PORT d[3] (3646:3646:3646) (3679:3679:3679))
        (PORT d[4] (4859:4859:4859) (4956:4956:4956))
        (PORT d[5] (4639:4639:4639) (4982:4982:4982))
        (PORT d[6] (3326:3326:3326) (3522:3522:3522))
        (PORT d[7] (4785:4785:4785) (4980:4980:4980))
        (PORT d[8] (4042:4042:4042) (4206:4206:4206))
        (PORT d[9] (3763:3763:3763) (4005:4005:4005))
        (PORT d[10] (4157:4157:4157) (4321:4321:4321))
        (PORT d[11] (3360:3360:3360) (3623:3623:3623))
        (PORT d[12] (5016:5016:5016) (5141:5141:5141))
        (PORT clk (2505:2505:2505) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[13\]\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (739:739:739))
        (PORT datab (2890:2890:2890) (3037:3037:3037))
        (PORT datac (1832:1832:1832) (1959:1959:1959))
        (PORT datad (1645:1645:1645) (1635:1635:1635))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1480:1480:1480) (1476:1476:1476))
        (PORT clk (2491:2491:2491) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2892:2892:2892) (2963:2963:2963))
        (PORT d[1] (3051:3051:3051) (3089:3089:3089))
        (PORT d[2] (2632:2632:2632) (2721:2721:2721))
        (PORT d[3] (2465:2465:2465) (2603:2603:2603))
        (PORT d[4] (2169:2169:2169) (2298:2298:2298))
        (PORT d[5] (3445:3445:3445) (3538:3538:3538))
        (PORT d[6] (3207:3207:3207) (3261:3261:3261))
        (PORT d[7] (2780:2780:2780) (2916:2916:2916))
        (PORT d[8] (2705:2705:2705) (2818:2818:2818))
        (PORT d[9] (2336:2336:2336) (2430:2430:2430))
        (PORT d[10] (2502:2502:2502) (2579:2579:2579))
        (PORT d[11] (2264:2264:2264) (2337:2337:2337))
        (PORT d[12] (2355:2355:2355) (2441:2441:2441))
        (PORT clk (2487:2487:2487) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2582:2582:2582) (2578:2578:2578))
        (PORT clk (2487:2487:2487) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2512:2512:2512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3709:3709:3709) (3730:3730:3730))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2523:2523:2523) (2526:2526:2526))
        (PORT d[1] (2841:2841:2841) (2986:2986:2986))
        (PORT d[2] (2791:2791:2791) (2969:2969:2969))
        (PORT d[3] (3235:3235:3235) (3229:3229:3229))
        (PORT d[4] (3746:3746:3746) (4075:4075:4075))
        (PORT d[5] (3876:3876:3876) (4138:4138:4138))
        (PORT d[6] (2185:2185:2185) (2189:2189:2189))
        (PORT d[7] (3281:3281:3281) (3517:3517:3517))
        (PORT d[8] (3371:3371:3371) (3496:3496:3496))
        (PORT d[9] (3921:3921:3921) (4212:4212:4212))
        (PORT d[10] (4737:4737:4737) (4822:4822:4822))
        (PORT d[11] (3212:3212:3212) (3448:3448:3448))
        (PORT d[12] (5833:5833:5833) (5879:5879:5879))
        (PORT clk (2489:2489:2489) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1989:1989:1989) (2040:2040:2040))
        (PORT clk (2511:2511:2511) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3418:3418:3418) (3532:3532:3532))
        (PORT d[1] (2913:2913:2913) (3020:3020:3020))
        (PORT d[2] (3065:3065:3065) (3194:3194:3194))
        (PORT d[3] (2706:2706:2706) (2827:2827:2827))
        (PORT d[4] (2713:2713:2713) (2854:2854:2854))
        (PORT d[5] (3665:3665:3665) (3815:3815:3815))
        (PORT d[6] (3290:3290:3290) (3383:3383:3383))
        (PORT d[7] (3389:3389:3389) (3499:3499:3499))
        (PORT d[8] (2826:2826:2826) (2986:2986:2986))
        (PORT d[9] (2776:2776:2776) (2907:2907:2907))
        (PORT d[10] (2941:2941:2941) (3052:3052:3052))
        (PORT d[11] (2738:2738:2738) (2877:2877:2877))
        (PORT d[12] (2605:2605:2605) (2725:2725:2725))
        (PORT clk (2507:2507:2507) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3183:3183:3183) (3221:3221:3221))
        (PORT clk (2507:2507:2507) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2536:2536:2536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3729:3729:3729) (3754:3754:3754))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4462:4462:4462) (4701:4701:4701))
        (PORT d[1] (4879:4879:4879) (5084:5084:5084))
        (PORT d[2] (3194:3194:3194) (3407:3407:3407))
        (PORT d[3] (3591:3591:3591) (3617:3617:3617))
        (PORT d[4] (5216:5216:5216) (5310:5310:5310))
        (PORT d[5] (4634:4634:4634) (4934:4934:4934))
        (PORT d[6] (3403:3403:3403) (3599:3599:3599))
        (PORT d[7] (4508:4508:4508) (4742:4742:4742))
        (PORT d[8] (4025:4025:4025) (4188:4188:4188))
        (PORT d[9] (3785:3785:3785) (4017:4017:4017))
        (PORT d[10] (4137:4137:4137) (4302:4302:4302))
        (PORT d[11] (3670:3670:3670) (3921:3921:3921))
        (PORT d[12] (2565:2565:2565) (2742:2742:2742))
        (PORT clk (2509:2509:2509) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[13\]\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1025:1025:1025) (1023:1023:1023))
        (PORT datab (1866:1866:1866) (1994:1994:1994))
        (PORT datac (2855:2855:2855) (3001:3001:3001))
        (PORT datad (1605:1605:1605) (1588:1588:1588))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[13\]\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2543:2543:2543) (2672:2672:2672))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[13\]\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (2543:2543:2543) (2672:2672:2672))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1116:1116:1116) (1093:1093:1093))
        (PORT clk (2473:2473:2473) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2816:2816:2816) (2815:2815:2815))
        (PORT d[1] (2808:2808:2808) (2953:2953:2953))
        (PORT d[2] (2453:2453:2453) (2655:2655:2655))
        (PORT d[3] (3509:3509:3509) (3491:3491:3491))
        (PORT d[4] (4603:4603:4603) (4702:4702:4702))
        (PORT d[5] (3874:3874:3874) (4137:4137:4137))
        (PORT d[6] (5381:5381:5381) (5663:5663:5663))
        (PORT d[7] (3274:3274:3274) (3507:3507:3507))
        (PORT d[8] (3013:3013:3013) (3147:3147:3147))
        (PORT d[9] (4220:4220:4220) (4500:4500:4500))
        (PORT d[10] (4691:4691:4691) (4776:4776:4776))
        (PORT d[11] (4353:4353:4353) (4657:4657:4657))
        (PORT d[12] (5819:5819:5819) (5866:5866:5866))
        (PORT clk (2469:2469:2469) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2852:2852:2852) (2837:2837:2837))
        (PORT clk (2469:2469:2469) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2490:2490:2490))
        (PORT d[0] (3432:3432:3432) (3472:3472:3472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1487:1487:1487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1488:1488:1488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1488:1488:1488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1912:1912:1912) (1977:1977:1977))
        (PORT clk (2532:2532:2532) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4498:4498:4498) (4775:4775:4775))
        (PORT d[1] (4652:4652:4652) (4924:4924:4924))
        (PORT d[2] (2846:2846:2846) (3046:3046:3046))
        (PORT d[3] (3983:3983:3983) (4048:4048:4048))
        (PORT d[4] (5091:5091:5091) (5218:5218:5218))
        (PORT d[5] (4900:4900:4900) (5236:5236:5236))
        (PORT d[6] (2667:2667:2667) (2845:2845:2845))
        (PORT d[7] (4350:4350:4350) (4549:4549:4549))
        (PORT d[8] (3779:3779:3779) (3986:3986:3986))
        (PORT d[9] (4341:4341:4341) (4518:4518:4518))
        (PORT d[10] (4241:4241:4241) (4452:4452:4452))
        (PORT d[11] (3892:3892:3892) (4155:4155:4155))
        (PORT d[12] (2668:2668:2668) (2819:2819:2819))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3196:3196:3196) (3118:3118:3118))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2555:2555:2555))
        (PORT d[0] (3690:3690:3690) (3776:3776:3776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[13\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1837:1837:1837) (1857:1857:1857))
        (PORT datab (2337:2337:2337) (2331:2331:2331))
        (PORT datac (1362:1362:1362) (1342:1342:1342))
        (PORT datad (1585:1585:1585) (1576:1576:1576))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1487:1487:1487) (1491:1491:1491))
        (PORT clk (2493:2493:2493) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3521:3521:3521) (3624:3624:3624))
        (PORT d[1] (4351:4351:4351) (4502:4502:4502))
        (PORT d[2] (3140:3140:3140) (3355:3355:3355))
        (PORT d[3] (3797:3797:3797) (3844:3844:3844))
        (PORT d[4] (4983:4983:4983) (5116:5116:5116))
        (PORT d[5] (3791:3791:3791) (4008:4008:4008))
        (PORT d[6] (3937:3937:3937) (4225:4225:4225))
        (PORT d[7] (4340:4340:4340) (4545:4545:4545))
        (PORT d[8] (3357:3357:3357) (3518:3518:3518))
        (PORT d[9] (4624:4624:4624) (4930:4930:4930))
        (PORT d[10] (2985:2985:2985) (3080:3080:3080))
        (PORT d[11] (3654:3654:3654) (3958:3958:3958))
        (PORT d[12] (4773:4773:4773) (4808:4808:4808))
        (PORT clk (2489:2489:2489) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a61\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2896:2896:2896) (2945:2945:2945))
        (PORT clk (2489:2489:2489) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2510:2510:2510))
        (PORT d[0] (3721:3721:3721) (3708:3708:3708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1508:1508:1508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1508:1508:1508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1458:1458:1458) (1463:1463:1463))
        (PORT clk (2497:2497:2497) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3211:3211:3211) (3332:3332:3332))
        (PORT d[1] (2425:2425:2425) (2589:2589:2589))
        (PORT d[2] (3183:3183:3183) (3398:3398:3398))
        (PORT d[3] (3827:3827:3827) (3859:3859:3859))
        (PORT d[4] (4652:4652:4652) (4794:4794:4794))
        (PORT d[5] (3454:3454:3454) (3676:3676:3676))
        (PORT d[6] (3936:3936:3936) (4224:4224:4224))
        (PORT d[7] (4352:4352:4352) (4561:4561:4561))
        (PORT d[8] (4180:4180:4180) (4405:4405:4405))
        (PORT d[9] (4318:4318:4318) (4647:4647:4647))
        (PORT d[10] (2984:2984:2984) (3079:3079:3079))
        (PORT d[11] (3686:3686:3686) (3994:3994:3994))
        (PORT d[12] (4448:4448:4448) (4494:4494:4494))
        (PORT clk (2493:2493:2493) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2562:2562:2562) (2597:2597:2597))
        (PORT clk (2493:2493:2493) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2514:2514:2514))
        (PORT d[0] (3452:3452:3452) (3478:3478:3478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1511:1511:1511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1512:1512:1512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1512:1512:1512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[13\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1837:1837:1837) (1857:1857:1857))
        (PORT datab (2337:2337:2337) (2332:2332:2332))
        (PORT datac (1768:1768:1768) (1781:1781:1781))
        (PORT datad (1752:1752:1752) (1767:1767:1767))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (288:288:288))
        (PORT datab (2756:2756:2756) (2783:2783:2783))
        (PORT datac (276:276:276) (356:356:356))
        (PORT datad (213:213:213) (241:241:241))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (803:803:803) (806:806:806))
        (PORT clk (2516:2516:2516) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (2689:2689:2689))
        (PORT d[1] (2865:2865:2865) (2900:2900:2900))
        (PORT d[2] (2924:2924:2924) (3005:3005:3005))
        (PORT d[3] (2440:2440:2440) (2539:2539:2539))
        (PORT d[4] (2142:2142:2142) (2270:2270:2270))
        (PORT d[5] (2990:2990:2990) (3113:3113:3113))
        (PORT d[6] (2536:2536:2536) (2599:2599:2599))
        (PORT d[7] (2343:2343:2343) (2434:2434:2434))
        (PORT d[8] (2563:2563:2563) (2636:2636:2636))
        (PORT d[9] (2741:2741:2741) (2836:2836:2836))
        (PORT d[10] (2715:2715:2715) (2768:2768:2768))
        (PORT d[11] (2270:2270:2270) (2343:2343:2343))
        (PORT d[12] (2247:2247:2247) (2337:2337:2337))
        (PORT clk (2512:2512:2512) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2586:2586:2586) (2548:2548:2548))
        (PORT clk (2512:2512:2512) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (PORT d[0] (3208:3208:3208) (3179:3179:3179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2342:2342:2342) (2418:2418:2418))
        (PORT d[1] (2962:2962:2962) (3039:3039:3039))
        (PORT d[2] (2561:2561:2561) (2631:2631:2631))
        (PORT d[3] (2261:2261:2261) (2349:2349:2349))
        (PORT d[4] (2360:2360:2360) (2471:2471:2471))
        (PORT d[5] (2700:2700:2700) (2807:2807:2807))
        (PORT d[6] (2681:2681:2681) (2806:2806:2806))
        (PORT d[7] (2721:2721:2721) (2862:2862:2862))
        (PORT d[8] (2873:2873:2873) (2937:2937:2937))
        (PORT d[9] (2950:2950:2950) (3009:3009:3009))
        (PORT d[10] (2560:2560:2560) (2617:2617:2617))
        (PORT d[11] (1975:1975:1975) (2077:2077:2077))
        (PORT d[12] (2906:2906:2906) (2948:2948:2948))
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (PORT stall (3691:3691:3691) (3714:3714:3714))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (PORT d[0] (2021:2021:2021) (2034:2034:2034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1195:1195:1195) (1195:1195:1195))
        (PORT clk (2525:2525:2525) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2293:2293:2293) (2340:2340:2340))
        (PORT d[1] (2479:2479:2479) (2511:2511:2511))
        (PORT d[2] (2921:2921:2921) (2997:2997:2997))
        (PORT d[3] (2082:2082:2082) (2191:2191:2191))
        (PORT d[4] (2530:2530:2530) (2654:2654:2654))
        (PORT d[5] (2983:2983:2983) (3072:3072:3072))
        (PORT d[6] (2553:2553:2553) (2613:2613:2613))
        (PORT d[7] (2336:2336:2336) (2429:2429:2429))
        (PORT d[8] (1972:1972:1972) (2066:2066:2066))
        (PORT d[9] (2554:2554:2554) (2567:2567:2567))
        (PORT d[10] (2348:2348:2348) (2407:2407:2407))
        (PORT d[11] (2219:2219:2219) (2291:2291:2291))
        (PORT d[12] (2343:2343:2343) (2391:2391:2391))
        (PORT clk (2521:2521:2521) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2263:2263:2263) (2268:2268:2268))
        (PORT clk (2521:2521:2521) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2545:2545:2545))
        (PORT d[0] (2876:2876:2876) (2902:2902:2902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2348:2348:2348) (2424:2424:2424))
        (PORT d[1] (2259:2259:2259) (2311:2311:2311))
        (PORT d[2] (2547:2547:2547) (2617:2617:2617))
        (PORT d[3] (2731:2731:2731) (2871:2871:2871))
        (PORT d[4] (2503:2503:2503) (2621:2621:2621))
        (PORT d[5] (2380:2380:2380) (2467:2467:2467))
        (PORT d[6] (2694:2694:2694) (2818:2818:2818))
        (PORT d[7] (2579:2579:2579) (2680:2680:2680))
        (PORT d[8] (2868:2868:2868) (2939:2939:2939))
        (PORT d[9] (2561:2561:2561) (2629:2629:2629))
        (PORT d[10] (2527:2527:2527) (2573:2573:2573))
        (PORT d[11] (2591:2591:2591) (2680:2680:2680))
        (PORT d[12] (2525:2525:2525) (2581:2581:2581))
        (PORT clk (2479:2479:2479) (2463:2463:2463))
        (PORT stall (3033:3033:3033) (3148:3148:3148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2463:2463:2463))
        (PORT d[0] (1799:1799:1799) (1794:1794:1794))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2250:2250:2250) (2400:2400:2400))
        (PORT datab (426:426:426) (437:437:437))
        (PORT datac (3061:3061:3061) (3128:3128:3128))
        (PORT datad (1255:1255:1255) (1202:1202:1202))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2014:2014:2014) (2079:2079:2079))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3092:3092:3092) (3204:3204:3204))
        (PORT d[1] (3205:3205:3205) (3265:3265:3265))
        (PORT d[2] (2717:2717:2717) (2815:2815:2815))
        (PORT d[3] (2108:2108:2108) (2226:2226:2226))
        (PORT d[4] (2317:2317:2317) (2412:2412:2412))
        (PORT d[5] (4099:4099:4099) (4309:4309:4309))
        (PORT d[6] (2609:2609:2609) (2689:2689:2689))
        (PORT d[7] (2376:2376:2376) (2462:2462:2462))
        (PORT d[8] (2295:2295:2295) (2325:2325:2325))
        (PORT d[9] (2479:2479:2479) (2541:2541:2541))
        (PORT d[10] (2609:2609:2609) (2668:2668:2668))
        (PORT d[11] (2551:2551:2551) (2617:2617:2617))
        (PORT d[12] (2380:2380:2380) (2463:2463:2463))
        (PORT clk (2515:2515:2515) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2664:2664:2664) (2688:2688:2688))
        (PORT clk (2515:2515:2515) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2541:2541:2541))
        (PORT d[0] (3259:3259:3259) (3291:3291:3291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (2729:2729:2729))
        (PORT d[1] (2655:2655:2655) (2713:2713:2713))
        (PORT d[2] (2340:2340:2340) (2363:2363:2363))
        (PORT d[3] (1946:1946:1946) (2042:2042:2042))
        (PORT d[4] (2561:2561:2561) (2692:2692:2692))
        (PORT d[5] (2701:2701:2701) (2775:2775:2775))
        (PORT d[6] (2205:2205:2205) (2278:2278:2278))
        (PORT d[7] (2910:2910:2910) (3020:3020:3020))
        (PORT d[8] (2859:2859:2859) (2927:2927:2927))
        (PORT d[9] (2799:2799:2799) (2969:2969:2969))
        (PORT d[10] (2550:2550:2550) (2614:2614:2614))
        (PORT d[11] (1914:1914:1914) (2012:2012:2012))
        (PORT d[12] (2339:2339:2339) (2440:2440:2440))
        (PORT clk (2473:2473:2473) (2459:2459:2459))
        (PORT stall (3661:3661:3661) (3679:3679:3679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2459:2459:2459))
        (PORT d[0] (2038:2038:2038) (2048:2048:2048))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1479:1479:1479) (1491:1491:1491))
        (PORT clk (2503:2503:2503) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2661:2661:2661) (2740:2740:2740))
        (PORT d[1] (2864:2864:2864) (2927:2927:2927))
        (PORT d[2] (2256:2256:2256) (2303:2303:2303))
        (PORT d[3] (1755:1755:1755) (1833:1833:1833))
        (PORT d[4] (2253:2253:2253) (2332:2332:2332))
        (PORT d[5] (3319:3319:3319) (3404:3404:3404))
        (PORT d[6] (2260:2260:2260) (2309:2309:2309))
        (PORT d[7] (2591:2591:2591) (2680:2680:2680))
        (PORT d[8] (1846:1846:1846) (1811:1811:1811))
        (PORT d[9] (2189:2189:2189) (2237:2237:2237))
        (PORT d[10] (1870:1870:1870) (1840:1840:1840))
        (PORT d[11] (1832:1832:1832) (1798:1798:1798))
        (PORT d[12] (2229:2229:2229) (2285:2285:2285))
        (PORT clk (2499:2499:2499) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2272:2272:2272) (2237:2237:2237))
        (PORT clk (2499:2499:2499) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (PORT d[0] (2894:2894:2894) (2868:2868:2868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2226:2226:2226) (2256:2256:2256))
        (PORT d[1] (2244:2244:2244) (2265:2265:2265))
        (PORT d[2] (2065:2065:2065) (2076:2076:2076))
        (PORT d[3] (1521:1521:1521) (1580:1580:1580))
        (PORT d[4] (2454:2454:2454) (2536:2536:2536))
        (PORT d[5] (2257:2257:2257) (2300:2300:2300))
        (PORT d[6] (1890:1890:1890) (1863:1863:1863))
        (PORT d[7] (2485:2485:2485) (2519:2519:2519))
        (PORT d[8] (1450:1450:1450) (1489:1489:1489))
        (PORT d[9] (1962:1962:1962) (2055:2055:2055))
        (PORT d[10] (2221:2221:2221) (2270:2270:2270))
        (PORT d[11] (1528:1528:1528) (1592:1592:1592))
        (PORT d[12] (1982:1982:1982) (2057:2057:2057))
        (PORT clk (2457:2457:2457) (2444:2444:2444))
        (PORT stall (2423:2423:2423) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2444:2444:2444))
        (PORT d[0] (1647:1647:1647) (1620:1620:1620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1792:1792:1792) (1883:1883:1883))
        (PORT datab (2078:2078:2078) (2080:2080:2080))
        (PORT datac (1717:1717:1717) (1722:1722:1722))
        (PORT datad (394:394:394) (394:394:394))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1618:1618:1618) (1666:1666:1666))
        (PORT clk (2539:2539:2539) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2686:2686:2686) (2784:2784:2784))
        (PORT d[1] (2875:2875:2875) (2948:2948:2948))
        (PORT d[2] (2719:2719:2719) (2820:2820:2820))
        (PORT d[3] (2548:2548:2548) (2704:2704:2704))
        (PORT d[4] (2678:2678:2678) (2808:2808:2808))
        (PORT d[5] (3961:3961:3961) (4132:4132:4132))
        (PORT d[6] (3281:3281:3281) (3365:3365:3365))
        (PORT d[7] (2809:2809:2809) (2950:2950:2950))
        (PORT d[8] (2315:2315:2315) (2447:2447:2447))
        (PORT d[9] (2716:2716:2716) (2792:2792:2792))
        (PORT d[10] (2740:2740:2740) (2833:2833:2833))
        (PORT d[11] (2276:2276:2276) (2401:2401:2401))
        (PORT d[12] (2409:2409:2409) (2501:2501:2501))
        (PORT clk (2535:2535:2535) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2664:2664:2664) (2690:2690:2690))
        (PORT clk (2535:2535:2535) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2562:2562:2562))
        (PORT d[0] (3323:3323:3323) (3346:3346:3346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2695:2695:2695) (2820:2820:2820))
        (PORT d[1] (2572:2572:2572) (2644:2644:2644))
        (PORT d[2] (2659:2659:2659) (2714:2714:2714))
        (PORT d[3] (2367:2367:2367) (2505:2505:2505))
        (PORT d[4] (2861:2861:2861) (3017:3017:3017))
        (PORT d[5] (2758:2758:2758) (2880:2880:2880))
        (PORT d[6] (2944:2944:2944) (3050:3050:3050))
        (PORT d[7] (2747:2747:2747) (2824:2824:2824))
        (PORT d[8] (3030:3030:3030) (3154:3154:3154))
        (PORT d[9] (2979:2979:2979) (3072:3072:3072))
        (PORT d[10] (2540:2540:2540) (2606:2606:2606))
        (PORT d[11] (2556:2556:2556) (2647:2647:2647))
        (PORT d[12] (2339:2339:2339) (2437:2437:2437))
        (PORT clk (2493:2493:2493) (2480:2480:2480))
        (PORT stall (3656:3656:3656) (3678:3678:3678))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2480:2480:2480))
        (PORT d[0] (2168:2168:2168) (2201:2201:2201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1918:1918:1918) (1949:1949:1949))
        (PORT clk (2540:2540:2540) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3835:3835:3835) (3982:3982:3982))
        (PORT d[1] (2868:2868:2868) (2937:2937:2937))
        (PORT d[2] (3059:3059:3059) (3188:3188:3188))
        (PORT d[3] (2464:2464:2464) (2614:2614:2614))
        (PORT d[4] (2696:2696:2696) (2840:2840:2840))
        (PORT d[5] (4048:4048:4048) (4222:4222:4222))
        (PORT d[6] (3290:3290:3290) (3386:3386:3386))
        (PORT d[7] (2797:2797:2797) (2936:2936:2936))
        (PORT d[8] (2473:2473:2473) (2621:2621:2621))
        (PORT d[9] (2675:2675:2675) (2744:2744:2744))
        (PORT d[10] (2696:2696:2696) (2782:2782:2782))
        (PORT d[11] (2381:2381:2381) (2512:2512:2512))
        (PORT d[12] (2413:2413:2413) (2512:2512:2512))
        (PORT clk (2536:2536:2536) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2555:2555:2555) (2554:2554:2554))
        (PORT clk (2536:2536:2536) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2562:2562:2562))
        (PORT d[0] (3185:3185:3185) (3181:3181:3181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3048:3048:3048) (3131:3131:3131))
        (PORT d[1] (2759:2759:2759) (2807:2807:2807))
        (PORT d[2] (3001:3001:3001) (3047:3047:3047))
        (PORT d[3] (2393:2393:2393) (2533:2533:2533))
        (PORT d[4] (2861:2861:2861) (3018:3018:3018))
        (PORT d[5] (2744:2744:2744) (2864:2864:2864))
        (PORT d[6] (2893:2893:2893) (2962:2962:2962))
        (PORT d[7] (2912:2912:2912) (3029:3029:3029))
        (PORT d[8] (3148:3148:3148) (3241:3241:3241))
        (PORT d[9] (2999:2999:2999) (3095:3095:3095))
        (PORT d[10] (2539:2539:2539) (2605:2605:2605))
        (PORT d[11] (3103:3103:3103) (3158:3158:3158))
        (PORT d[12] (2364:2364:2364) (2463:2463:2463))
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (PORT stall (3669:3669:3669) (3699:3699:3699))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (PORT d[0] (2280:2280:2280) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2250:2250:2250) (2400:2400:2400))
        (PORT datab (3095:3095:3095) (3163:3163:3163))
        (PORT datac (1732:1732:1732) (1741:1741:1741))
        (PORT datad (1826:1826:1826) (1863:1863:1863))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1650:1650:1650) (1705:1705:1705))
        (PORT clk (2530:2530:2530) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3776:3776:3776) (3917:3917:3917))
        (PORT d[1] (3198:3198:3198) (3298:3298:3298))
        (PORT d[2] (3068:3068:3068) (3196:3196:3196))
        (PORT d[3] (2485:2485:2485) (2639:2639:2639))
        (PORT d[4] (2491:2491:2491) (2651:2651:2651))
        (PORT d[5] (4239:4239:4239) (4349:4349:4349))
        (PORT d[6] (2944:2944:2944) (3042:3042:3042))
        (PORT d[7] (3103:3103:3103) (3223:3223:3223))
        (PORT d[8] (2775:2775:2775) (2911:2911:2911))
        (PORT d[9] (2890:2890:2890) (2969:2969:2969))
        (PORT d[10] (2933:2933:2933) (3042:3042:3042))
        (PORT d[11] (2370:2370:2370) (2498:2498:2498))
        (PORT d[12] (2593:2593:2593) (2712:2712:2712))
        (PORT clk (2526:2526:2526) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2649:2649:2649) (2682:2682:2682))
        (PORT clk (2526:2526:2526) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2552:2552:2552))
        (PORT d[0] (3271:3271:3271) (3313:3313:3313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3070:3070:3070) (3176:3176:3176))
        (PORT d[1] (3002:3002:3002) (3083:3083:3083))
        (PORT d[2] (2677:2677:2677) (2731:2731:2731))
        (PORT d[3] (2589:2589:2589) (2726:2726:2726))
        (PORT d[4] (2535:2535:2535) (2705:2705:2705))
        (PORT d[5] (2725:2725:2725) (2847:2847:2847))
        (PORT d[6] (2645:2645:2645) (2759:2759:2759))
        (PORT d[7] (2677:2677:2677) (2805:2805:2805))
        (PORT d[8] (2951:2951:2951) (3069:3069:3069))
        (PORT d[9] (2972:2972:2972) (3073:3073:3073))
        (PORT d[10] (3204:3204:3204) (3261:3261:3261))
        (PORT d[11] (2932:2932:2932) (3003:3003:3003))
        (PORT d[12] (2918:2918:2918) (3028:3028:3028))
        (PORT clk (2484:2484:2484) (2470:2470:2470))
        (PORT stall (3305:3305:3305) (3322:3322:3322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2470:2470:2470))
        (PORT d[0] (2219:2219:2219) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2036:2036:2036) (2115:2115:2115))
        (PORT clk (2517:2517:2517) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3054:3054:3054) (3177:3177:3177))
        (PORT d[1] (2852:2852:2852) (2904:2904:2904))
        (PORT d[2] (2710:2710:2710) (2807:2807:2807))
        (PORT d[3] (2475:2475:2475) (2588:2588:2588))
        (PORT d[4] (2309:2309:2309) (2422:2422:2422))
        (PORT d[5] (4368:4368:4368) (4536:4536:4536))
        (PORT d[6] (2937:2937:2937) (3014:3014:3014))
        (PORT d[7] (3185:3185:3185) (3318:3318:3318))
        (PORT d[8] (2819:2819:2819) (2957:2957:2957))
        (PORT d[9] (2596:2596:2596) (2652:2652:2652))
        (PORT d[10] (2556:2556:2556) (2618:2618:2618))
        (PORT d[11] (2724:2724:2724) (2861:2861:2861))
        (PORT d[12] (2345:2345:2345) (2427:2427:2427))
        (PORT clk (2513:2513:2513) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2937:2937:2937) (2928:2928:2928))
        (PORT clk (2513:2513:2513) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (PORT d[0] (3226:3226:3226) (3244:3244:3244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2410:2410:2410) (2508:2508:2508))
        (PORT d[1] (2999:2999:2999) (3049:3049:3049))
        (PORT d[2] (2584:2584:2584) (2595:2595:2595))
        (PORT d[3] (2278:2278:2278) (2364:2364:2364))
        (PORT d[4] (2567:2567:2567) (2698:2698:2698))
        (PORT d[5] (3095:3095:3095) (3212:3212:3212))
        (PORT d[6] (2349:2349:2349) (2386:2386:2386))
        (PORT d[7] (2932:2932:2932) (3074:3074:3074))
        (PORT d[8] (1955:1955:1955) (2028:2028:2028))
        (PORT d[9] (2931:2931:2931) (2987:2987:2987))
        (PORT d[10] (2540:2540:2540) (2603:2603:2603))
        (PORT d[11] (2174:2174:2174) (2266:2266:2266))
        (PORT d[12] (2300:2300:2300) (2395:2395:2395))
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (PORT stall (2904:2904:2904) (2955:2955:2955))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (PORT d[0] (2048:2048:2048) (2072:2072:2072))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2249:2249:2249) (2399:2399:2399))
        (PORT datab (3094:3094:3094) (3161:3161:3161))
        (PORT datac (1484:1484:1484) (1527:1527:1527))
        (PORT datad (1879:1879:1879) (1953:1953:1953))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3320:3320:3320) (3370:3370:3370))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1324:1324:1324) (1338:1338:1338))
        (PORT datac (3285:3285:3285) (3329:3329:3329))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (848:848:848))
        (PORT datab (284:284:284) (367:367:367))
        (PORT datac (1869:1869:1869) (1948:1948:1948))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxRDM\|Mux2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2456:2456:2456) (2513:2513:2513))
        (PORT datab (2766:2766:2766) (2813:2813:2813))
        (PORT datac (1846:1846:1846) (1924:1924:1924))
        (PORT datad (230:230:230) (253:253:253))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2666:2666:2666) (2726:2726:2726))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2153:2153:2153))
        (PORT asdata (2488:2488:2488) (2573:2573:2573))
        (PORT ena (1987:1987:1987) (1982:1982:1982))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (424:424:424))
        (PORT datab (325:325:325) (418:418:418))
        (PORT datad (695:695:695) (739:739:739))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (867:867:867))
        (PORT datab (960:960:960) (925:925:925))
        (PORT datac (764:764:764) (811:811:811))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|got0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (868:868:868))
        (PORT datab (796:796:796) (845:845:845))
        (PORT datac (764:764:764) (800:800:800))
        (PORT datad (783:783:783) (807:807:807))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|got0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (866:866:866))
        (PORT datab (797:797:797) (846:846:846))
        (PORT datac (766:766:766) (801:801:801))
        (PORT datad (781:781:781) (827:827:827))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|always0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (769:769:769) (816:816:816))
        (PORT datad (756:756:756) (803:803:803))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|always0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (735:735:735))
        (PORT datab (821:821:821) (860:860:860))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|always0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (873:873:873))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (607:607:607) (593:593:593))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writePC\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1115:1115:1115) (1155:1155:1155))
        (PORT datab (436:436:436) (455:455:455))
        (PORT datac (990:990:990) (975:975:975))
        (PORT datad (675:675:675) (647:647:647))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|always0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1133:1133:1133) (1099:1099:1099))
        (PORT datac (1663:1663:1663) (1678:1678:1678))
        (PORT datad (440:440:440) (457:457:457))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|always0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1093:1093:1093) (1113:1113:1113))
        (PORT datab (251:251:251) (295:295:295))
        (PORT datac (208:208:208) (243:243:243))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (523:523:523))
        (PORT datab (243:243:243) (282:282:282))
        (PORT datac (211:211:211) (246:246:246))
        (PORT datad (684:684:684) (670:670:670))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (988:988:988) (1027:1027:1027))
        (PORT datad (776:776:776) (785:785:785))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1438:1438:1438) (1407:1407:1407))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (1002:1002:1002))
        (PORT datab (311:311:311) (395:395:395))
        (PORT datac (1512:1512:1512) (1506:1506:1506))
        (PORT datad (227:227:227) (250:250:250))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t7\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1046:1046:1046) (1043:1043:1043))
        (PORT datad (512:512:512) (580:580:580))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (568:568:568) (623:623:623))
        (PORT datad (771:771:771) (818:818:818))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t6\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (302:302:302))
        (PORT datab (449:449:449) (452:452:452))
        (PORT datad (738:738:738) (748:748:748))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (568:568:568) (623:623:623))
        (PORT datad (771:771:771) (817:817:817))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t9\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (814:814:814))
        (PORT datab (802:802:802) (846:846:846))
        (PORT datac (660:660:660) (637:637:637))
        (PORT datad (231:231:231) (255:255:255))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (307:307:307))
        (PORT datad (809:809:809) (844:844:844))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t8\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1394:1394:1394) (1366:1366:1366))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (850:850:850))
        (PORT datab (818:818:818) (835:835:835))
        (PORT datad (324:324:324) (423:423:423))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[1\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (699:699:699))
        (PORT datab (678:678:678) (687:687:687))
        (PORT datac (973:973:973) (976:976:976))
        (PORT datad (952:952:952) (929:929:929))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[1\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (448:448:448))
        (PORT datab (576:576:576) (645:645:645))
        (PORT datac (608:608:608) (593:593:593))
        (PORT datad (324:324:324) (411:411:411))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RselectRDM\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (901:901:901))
        (PORT datab (867:867:867) (921:921:921))
        (PORT datac (788:788:788) (844:844:844))
        (PORT datad (783:783:783) (790:790:790))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[1\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (475:475:475) (479:479:479))
        (PORT datac (406:406:406) (416:416:416))
        (PORT datad (924:924:924) (897:897:897))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2090:2090:2090) (2111:2111:2111))
        (PORT clk (2526:2526:2526) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3255:3255:3255) (3312:3312:3312))
        (PORT d[1] (2848:2848:2848) (2886:2886:2886))
        (PORT d[2] (3506:3506:3506) (3707:3707:3707))
        (PORT d[3] (2890:2890:2890) (2916:2916:2916))
        (PORT d[4] (2670:2670:2670) (2738:2738:2738))
        (PORT d[5] (3438:3438:3438) (3542:3542:3542))
        (PORT d[6] (3284:3284:3284) (3414:3414:3414))
        (PORT d[7] (3338:3338:3338) (3577:3577:3577))
        (PORT d[8] (2801:2801:2801) (2855:2855:2855))
        (PORT d[9] (2916:2916:2916) (2991:2991:2991))
        (PORT d[10] (2854:2854:2854) (2883:2883:2883))
        (PORT d[11] (2876:2876:2876) (2917:2917:2917))
        (PORT d[12] (2836:2836:2836) (2869:2869:2869))
        (PORT clk (2522:2522:2522) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3095:3095:3095) (3043:3043:3043))
        (PORT clk (2522:2522:2522) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3744:3744:3744) (3761:3761:3761))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3629:3629:3629) (3790:3790:3790))
        (PORT d[1] (2468:2468:2468) (2532:2532:2532))
        (PORT d[2] (3573:3573:3573) (3819:3819:3819))
        (PORT d[3] (3429:3429:3429) (3425:3425:3425))
        (PORT d[4] (4027:4027:4027) (4063:4063:4063))
        (PORT d[5] (3525:3525:3525) (3510:3510:3510))
        (PORT d[6] (4037:4037:4037) (4264:4264:4264))
        (PORT d[7] (2708:2708:2708) (2856:2856:2856))
        (PORT d[8] (3760:3760:3760) (3926:3926:3926))
        (PORT d[9] (4421:4421:4421) (4761:4761:4761))
        (PORT d[10] (3692:3692:3692) (3641:3641:3641))
        (PORT d[11] (2712:2712:2712) (2884:2884:2884))
        (PORT d[12] (3488:3488:3488) (3484:3484:3484))
        (PORT clk (2524:2524:2524) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1732:1732:1732) (1724:1724:1724))
        (PORT clk (2487:2487:2487) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2939:2939:2939) (2965:2965:2965))
        (PORT d[1] (2752:2752:2752) (2906:2906:2906))
        (PORT d[2] (3522:3522:3522) (3705:3705:3705))
        (PORT d[3] (2599:2599:2599) (2654:2654:2654))
        (PORT d[4] (2278:2278:2278) (2363:2363:2363))
        (PORT d[5] (3072:3072:3072) (3142:3142:3142))
        (PORT d[6] (2735:2735:2735) (2875:2875:2875))
        (PORT d[7] (2943:2943:2943) (3147:3147:3147))
        (PORT d[8] (2644:2644:2644) (2756:2756:2756))
        (PORT d[9] (2792:2792:2792) (2811:2811:2811))
        (PORT d[10] (2974:2974:2974) (3013:3013:3013))
        (PORT d[11] (2478:2478:2478) (2527:2527:2527))
        (PORT d[12] (2606:2606:2606) (2619:2619:2619))
        (PORT clk (2483:2483:2483) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2822:2822:2822) (2840:2840:2840))
        (PORT clk (2483:2483:2483) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3705:3705:3705) (3722:3722:3722))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2505:2505:2505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3234:3234:3234) (3366:3366:3366))
        (PORT d[1] (3775:3775:3775) (3925:3925:3925))
        (PORT d[2] (3305:3305:3305) (3528:3528:3528))
        (PORT d[3] (3003:3003:3003) (2946:2946:2946))
        (PORT d[4] (4806:4806:4806) (4827:4827:4827))
        (PORT d[5] (2805:2805:2805) (2793:2793:2793))
        (PORT d[6] (2723:2723:2723) (2710:2710:2710))
        (PORT d[7] (2664:2664:2664) (2809:2809:2809))
        (PORT d[8] (3395:3395:3395) (3569:3569:3569))
        (PORT d[9] (2880:2880:2880) (2880:2880:2880))
        (PORT d[10] (3019:3019:3019) (2975:2975:2975))
        (PORT d[11] (3402:3402:3402) (3568:3568:3568))
        (PORT d[12] (2778:2778:2778) (2778:2778:2778))
        (PORT clk (2485:2485:2485) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2502:2502:2502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[12\]\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3172:3172:3172) (3268:3268:3268))
        (PORT datab (2325:2325:2325) (2494:2494:2494))
        (PORT datac (1009:1009:1009) (1000:1000:1000))
        (PORT datad (1370:1370:1370) (1349:1349:1349))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1745:1745:1745) (1777:1777:1777))
        (PORT clk (2506:2506:2506) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3239:3239:3239) (3252:3252:3252))
        (PORT d[1] (3110:3110:3110) (3257:3257:3257))
        (PORT d[2] (3523:3523:3523) (3725:3725:3725))
        (PORT d[3] (2524:2524:2524) (2564:2564:2564))
        (PORT d[4] (2617:2617:2617) (2689:2689:2689))
        (PORT d[5] (3229:3229:3229) (3327:3327:3327))
        (PORT d[6] (3243:3243:3243) (3369:3369:3369))
        (PORT d[7] (3718:3718:3718) (3959:3959:3959))
        (PORT d[8] (2499:2499:2499) (2534:2534:2534))
        (PORT d[9] (2593:2593:2593) (2634:2634:2634))
        (PORT d[10] (2963:2963:2963) (3000:3000:3000))
        (PORT d[11] (2530:2530:2530) (2559:2559:2559))
        (PORT d[12] (2785:2785:2785) (2819:2819:2819))
        (PORT clk (2502:2502:2502) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a60\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2827:2827:2827) (2847:2847:2847))
        (PORT clk (2502:2502:2502) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3724:3724:3724) (3739:3739:3739))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a60\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3292:3292:3292) (3407:3407:3407))
        (PORT d[1] (3753:3753:3753) (3916:3916:3916))
        (PORT d[2] (3647:3647:3647) (3916:3916:3916))
        (PORT d[3] (3416:3416:3416) (3417:3417:3417))
        (PORT d[4] (4402:4402:4402) (4428:4428:4428))
        (PORT d[5] (3156:3156:3156) (3141:3141:3141))
        (PORT d[6] (3406:3406:3406) (3396:3396:3396))
        (PORT d[7] (2676:2676:2676) (2823:2823:2823))
        (PORT d[8] (3399:3399:3399) (3572:3572:3572))
        (PORT d[9] (2926:2926:2926) (2930:2930:2930))
        (PORT d[10] (3353:3353:3353) (3306:3306:3306))
        (PORT d[11] (3066:3066:3066) (3237:3237:3237))
        (PORT d[12] (3139:3139:3139) (3142:3142:3142))
        (PORT clk (2504:2504:2504) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1118:1118:1118) (1120:1120:1120))
        (PORT clk (2511:2511:2511) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2588:2588:2588) (2598:2598:2598))
        (PORT d[1] (2730:2730:2730) (2878:2878:2878))
        (PORT d[2] (2794:2794:2794) (2853:2853:2853))
        (PORT d[3] (2580:2580:2580) (2635:2635:2635))
        (PORT d[4] (2329:2329:2329) (2430:2430:2430))
        (PORT d[5] (3614:3614:3614) (3711:3711:3711))
        (PORT d[6] (2725:2725:2725) (2855:2855:2855))
        (PORT d[7] (2923:2923:2923) (3128:3128:3128))
        (PORT d[8] (2462:2462:2462) (2464:2464:2464))
        (PORT d[9] (2676:2676:2676) (2763:2763:2763))
        (PORT d[10] (2474:2474:2474) (2471:2471:2471))
        (PORT d[11] (2803:2803:2803) (2901:2901:2901))
        (PORT d[12] (2506:2506:2506) (2580:2580:2580))
        (PORT clk (2507:2507:2507) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2771:2771:2771) (2761:2761:2761))
        (PORT clk (2507:2507:2507) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3729:3729:3729) (3751:3751:3751))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a44\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2011:2011:2011) (2004:2004:2004))
        (PORT d[1] (4095:4095:4095) (4230:4230:4230))
        (PORT d[2] (1957:1957:1957) (1984:1984:1984))
        (PORT d[3] (1960:1960:1960) (1932:1932:1932))
        (PORT d[4] (1804:1804:1804) (1818:1818:1818))
        (PORT d[5] (2110:2110:2110) (2104:2104:2104))
        (PORT d[6] (2040:2040:2040) (2039:2039:2039))
        (PORT d[7] (2440:2440:2440) (2442:2442:2442))
        (PORT d[8] (3057:3057:3057) (3196:3196:3196))
        (PORT d[9] (2153:2153:2153) (2154:2154:2154))
        (PORT d[10] (2994:2994:2994) (2949:2949:2949))
        (PORT d[11] (2344:2344:2344) (2447:2447:2447))
        (PORT d[12] (2051:2051:2051) (2051:2051:2051))
        (PORT clk (2509:2509:2509) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[12\]\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3173:3173:3173) (3268:3268:3268))
        (PORT datab (2325:2325:2325) (2494:2494:2494))
        (PORT datac (1037:1037:1037) (1022:1022:1022))
        (PORT datad (1724:1724:1724) (1750:1750:1750))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[12\]\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2866:2866:2866) (3006:3006:3006))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a124\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1809:1809:1809) (1837:1837:1837))
        (PORT clk (2519:2519:2519) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a124\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2937:2937:2937) (2999:2999:2999))
        (PORT d[1] (2856:2856:2856) (2894:2894:2894))
        (PORT d[2] (3277:3277:3277) (3397:3397:3397))
        (PORT d[3] (2556:2556:2556) (2595:2595:2595))
        (PORT d[4] (2600:2600:2600) (2666:2666:2666))
        (PORT d[5] (3768:3768:3768) (3866:3866:3866))
        (PORT d[6] (3137:3137:3137) (3298:3298:3298))
        (PORT d[7] (3516:3516:3516) (3741:3741:3741))
        (PORT d[8] (2679:2679:2679) (2826:2826:2826))
        (PORT d[9] (2901:2901:2901) (2940:2940:2940))
        (PORT d[10] (2845:2845:2845) (2874:2874:2874))
        (PORT d[11] (2756:2756:2756) (2881:2881:2881))
        (PORT d[12] (2836:2836:2836) (2868:2868:2868))
        (PORT clk (2515:2515:2515) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a124\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2597:2597:2597) (2586:2586:2586))
        (PORT clk (2515:2515:2515) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a124\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2536:2536:2536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a124\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3737:3737:3737) (3754:3754:3754))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a124\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a124\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a124\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a124\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3637:3637:3637) (3798:3798:3798))
        (PORT d[1] (2311:2311:2311) (2443:2443:2443))
        (PORT d[2] (3277:3277:3277) (3548:3548:3548))
        (PORT d[3] (3685:3685:3685) (3654:3654:3654))
        (PORT d[4] (4673:4673:4673) (4686:4686:4686))
        (PORT d[5] (3503:3503:3503) (3485:3485:3485))
        (PORT d[6] (3463:3463:3463) (3456:3456:3456))
        (PORT d[7] (2688:2688:2688) (2835:2835:2835))
        (PORT d[8] (3416:3416:3416) (3591:3591:3591))
        (PORT d[9] (4415:4415:4415) (4756:4756:4756))
        (PORT d[10] (3711:3711:3711) (3660:3660:3660))
        (PORT d[11] (3044:3044:3044) (3212:3212:3212))
        (PORT d[12] (3481:3481:3481) (3476:3476:3476))
        (PORT clk (2517:2517:2517) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a124\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a124\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a124\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a124\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a108\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1501:1501:1501) (1500:1500:1500))
        (PORT clk (2465:2465:2465) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a108\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2601:2601:2601) (2613:2613:2613))
        (PORT d[1] (2745:2745:2745) (2895:2895:2895))
        (PORT d[2] (3153:3153:3153) (3346:3346:3346))
        (PORT d[3] (2592:2592:2592) (2656:2656:2656))
        (PORT d[4] (2603:2603:2603) (2678:2678:2678))
        (PORT d[5] (2771:2771:2771) (2803:2803:2803))
        (PORT d[6] (2727:2727:2727) (2865:2865:2865))
        (PORT d[7] (2867:2867:2867) (3066:3066:3066))
        (PORT d[8] (2502:2502:2502) (2555:2555:2555))
        (PORT d[9] (2541:2541:2541) (2581:2581:2581))
        (PORT d[10] (2549:2549:2549) (2593:2593:2593))
        (PORT d[11] (2779:2779:2779) (2876:2876:2876))
        (PORT d[12] (2473:2473:2473) (2527:2527:2527))
        (PORT clk (2461:2461:2461) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a108\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2797:2797:2797) (2818:2818:2818))
        (PORT clk (2461:2461:2461) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a108\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2480:2480:2480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a108\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3683:3683:3683) (3698:3698:3698))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a108\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2481:2481:2481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a108\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a108\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a108\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2866:2866:2866) (3012:3012:3012))
        (PORT d[1] (3442:3442:3442) (3600:3600:3600))
        (PORT d[2] (3272:3272:3272) (3498:3498:3498))
        (PORT d[3] (3783:3783:3783) (3781:3781:3781))
        (PORT d[4] (4054:4054:4054) (4085:4085:4085))
        (PORT d[5] (2441:2441:2441) (2430:2430:2430))
        (PORT d[6] (2738:2738:2738) (2731:2731:2731))
        (PORT d[7] (2344:2344:2344) (2499:2499:2499))
        (PORT d[8] (3420:3420:3420) (3594:3594:3594))
        (PORT d[9] (2916:2916:2916) (2915:2915:2915))
        (PORT d[10] (4496:4496:4496) (4466:4466:4466))
        (PORT d[11] (2736:2736:2736) (2881:2881:2881))
        (PORT d[12] (2443:2443:2443) (2447:2447:2447))
        (PORT clk (2463:2463:2463) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a108\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2478:2478:2478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a108\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a108\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a108\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[12\]\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3173:3173:3173) (3268:3268:3268))
        (PORT datab (2325:2325:2325) (2494:2494:2494))
        (PORT datac (997:997:997) (982:982:982))
        (PORT datad (1348:1348:1348) (1333:1333:1333))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a92\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1830:1830:1830) (1822:1822:1822))
        (PORT clk (2494:2494:2494) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a92\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2869:2869:2869) (2899:2899:2899))
        (PORT d[1] (3093:3093:3093) (3241:3241:3241))
        (PORT d[2] (3522:3522:3522) (3708:3708:3708))
        (PORT d[3] (2283:2283:2283) (2352:2352:2352))
        (PORT d[4] (2597:2597:2597) (2670:2670:2670))
        (PORT d[5] (3106:3106:3106) (3130:3130:3130))
        (PORT d[6] (3298:3298:3298) (3393:3393:3393))
        (PORT d[7] (3695:3695:3695) (3932:3932:3932))
        (PORT d[8] (2388:2388:2388) (2512:2512:2512))
        (PORT d[9] (2547:2547:2547) (2583:2583:2583))
        (PORT d[10] (2936:2936:2936) (2973:2973:2973))
        (PORT d[11] (2280:2280:2280) (2403:2403:2403))
        (PORT d[12] (2797:2797:2797) (2831:2831:2831))
        (PORT clk (2490:2490:2490) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a92\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2681:2681:2681) (2639:2639:2639))
        (PORT clk (2490:2490:2490) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a92\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a92\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3712:3712:3712) (3728:3728:3728))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a92\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2511:2511:2511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a92\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a92\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a92\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3231:3231:3231) (3359:3359:3359))
        (PORT d[1] (3789:3789:3789) (3940:3940:3940))
        (PORT d[2] (3663:3663:3663) (3932:3932:3932))
        (PORT d[3] (3451:3451:3451) (3454:3454:3454))
        (PORT d[4] (4411:4411:4411) (4437:4437:4437))
        (PORT d[5] (3393:3393:3393) (3349:3349:3349))
        (PORT d[6] (3125:3125:3125) (3124:3124:3124))
        (PORT d[7] (2705:2705:2705) (2854:2854:2854))
        (PORT d[8] (3401:3401:3401) (3574:3574:3574))
        (PORT d[9] (2893:2893:2893) (2895:2895:2895))
        (PORT d[10] (3331:3331:3331) (3281:3281:3281))
        (PORT d[11] (2031:2031:2031) (2196:2196:2196))
        (PORT d[12] (3086:3086:3086) (3080:3080:3080))
        (PORT clk (2492:2492:2492) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a92\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2508:2508:2508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a92\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a92\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a92\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a76\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2166:2166:2166) (2240:2240:2240))
        (PORT clk (2517:2517:2517) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3290:3290:3290) (3382:3382:3382))
        (PORT d[1] (3109:3109:3109) (3149:3149:3149))
        (PORT d[2] (3138:3138:3138) (3309:3309:3309))
        (PORT d[3] (2817:2817:2817) (2995:2995:2995))
        (PORT d[4] (2664:2664:2664) (2775:2775:2775))
        (PORT d[5] (3337:3337:3337) (3402:3402:3402))
        (PORT d[6] (3167:3167:3167) (3242:3242:3242))
        (PORT d[7] (3700:3700:3700) (3978:3978:3978))
        (PORT d[8] (2688:2688:2688) (2809:2809:2809))
        (PORT d[9] (2851:2851:2851) (2919:2919:2919))
        (PORT d[10] (2684:2684:2684) (2706:2706:2706))
        (PORT d[11] (2781:2781:2781) (2836:2836:2836))
        (PORT d[12] (2363:2363:2363) (2486:2486:2486))
        (PORT clk (2513:2513:2513) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a76\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2499:2499:2499) (2504:2504:2504))
        (PORT clk (2513:2513:2513) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a76\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a76\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3735:3735:3735) (3752:3752:3752))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a76\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a76\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a76\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2876:2876:2876) (2956:2956:2956))
        (PORT d[1] (3925:3925:3925) (3936:3936:3936))
        (PORT d[2] (2819:2819:2819) (3034:3034:3034))
        (PORT d[3] (3450:3450:3450) (3507:3507:3507))
        (PORT d[4] (5054:5054:5054) (5225:5225:5225))
        (PORT d[5] (3422:3422:3422) (3602:3602:3602))
        (PORT d[6] (3160:3160:3160) (3179:3179:3179))
        (PORT d[7] (3092:3092:3092) (3285:3285:3285))
        (PORT d[8] (3883:3883:3883) (4103:4103:4103))
        (PORT d[9] (4552:4552:4552) (4853:4853:4853))
        (PORT d[10] (3184:3184:3184) (3211:3211:3211))
        (PORT d[11] (2893:2893:2893) (3127:3127:3127))
        (PORT d[12] (4314:4314:4314) (4364:4364:4364))
        (PORT clk (2515:2515:2515) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a76\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a76\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a76\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a76\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[12\]\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3173:3173:3173) (3269:3269:3269))
        (PORT datab (2325:2325:2325) (2494:2494:2494))
        (PORT datac (1044:1044:1044) (1035:1035:1035))
        (PORT datad (1475:1475:1475) (1400:1400:1400))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[12\]\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2867:2867:2867) (3007:3007:3007))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (460:460:460) (463:463:463))
        (PORT clk (2514:2514:2514) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3266:3266:3266) (3441:3441:3441))
        (PORT d[1] (2102:2102:2102) (2160:2160:2160))
        (PORT d[2] (3594:3594:3594) (3844:3844:3844))
        (PORT d[3] (3079:3079:3079) (3086:3086:3086))
        (PORT d[4] (4060:4060:4060) (4088:4088:4088))
        (PORT d[5] (3162:3162:3162) (3149:3149:3149))
        (PORT d[6] (3462:3462:3462) (3455:3455:3455))
        (PORT d[7] (2414:2414:2414) (2572:2572:2572))
        (PORT d[8] (3434:3434:3434) (3611:3611:3611))
        (PORT d[9] (4446:4446:4446) (4791:4791:4791))
        (PORT d[10] (3822:3822:3822) (3810:3810:3810))
        (PORT d[11] (3083:3083:3083) (3255:3255:3255))
        (PORT d[12] (3481:3481:3481) (3487:3487:3487))
        (PORT clk (2510:2510:2510) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3284:3284:3284) (3183:3183:3183))
        (PORT clk (2510:2510:2510) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2533:2533:2533))
        (PORT d[0] (3510:3510:3510) (3455:3455:3455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (836:836:836) (838:838:838))
        (PORT clk (2529:2529:2529) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3957:3957:3957) (4108:4108:4108))
        (PORT d[1] (2156:2156:2156) (2231:2231:2231))
        (PORT d[2] (3244:3244:3244) (3499:3499:3499))
        (PORT d[3] (3389:3389:3389) (3383:3383:3383))
        (PORT d[4] (4650:4650:4650) (4664:4664:4664))
        (PORT d[5] (3525:3525:3525) (3511:3511:3511))
        (PORT d[6] (4060:4060:4060) (4291:4291:4291))
        (PORT d[7] (2708:2708:2708) (2857:2857:2857))
        (PORT d[8] (3418:3418:3418) (3595:3595:3595))
        (PORT d[9] (4376:4376:4376) (4726:4726:4726))
        (PORT d[10] (3441:3441:3441) (3433:3433:3433))
        (PORT d[11] (2730:2730:2730) (2903:2903:2903))
        (PORT d[12] (3821:3821:3821) (3825:3825:3825))
        (PORT clk (2525:2525:2525) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3133:3133:3133) (3159:3159:3159))
        (PORT clk (2525:2525:2525) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2546:2546:2546))
        (PORT d[0] (3693:3693:3693) (3789:3789:3789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1544:1544:1544))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1544:1544:1544))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[12\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2274:2274:2274) (2285:2285:2285))
        (PORT datab (2147:2147:2147) (2275:2275:2275))
        (PORT datac (1753:1753:1753) (1755:1755:1755))
        (PORT datad (1734:1734:1734) (1733:1733:1733))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1149:1149:1149) (1142:1142:1142))
        (PORT clk (2534:2534:2534) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3608:3608:3608) (3764:3764:3764))
        (PORT d[1] (2167:2167:2167) (2241:2241:2241))
        (PORT d[2] (3209:3209:3209) (3461:3461:3461))
        (PORT d[3] (3342:3342:3342) (3328:3328:3328))
        (PORT d[4] (4409:4409:4409) (4437:4437:4437))
        (PORT d[5] (3856:3856:3856) (3836:3836:3836))
        (PORT d[6] (3750:3750:3750) (3990:3990:3990))
        (PORT d[7] (2795:2795:2795) (2909:2909:2909))
        (PORT d[8] (3808:3808:3808) (3979:3979:3979))
        (PORT d[9] (4661:4661:4661) (4988:4988:4988))
        (PORT d[10] (3386:3386:3386) (3373:3373:3373))
        (PORT d[11] (2606:2606:2606) (2763:2763:2763))
        (PORT d[12] (3860:3860:3860) (3865:3865:3865))
        (PORT clk (2530:2530:2530) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a60\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3273:3273:3273) (3350:3350:3350))
        (PORT clk (2530:2530:2530) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2550:2550:2550))
        (PORT d[0] (3887:3887:3887) (3792:3792:3792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1164:1164:1164) (1159:1159:1159))
        (PORT clk (2532:2532:2532) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3337:3337:3337) (3507:3507:3507))
        (PORT d[1] (2424:2424:2424) (2493:2493:2493))
        (PORT d[2] (3270:3270:3270) (3527:3527:3527))
        (PORT d[3] (3090:3090:3090) (3091:3091:3091))
        (PORT d[4] (4956:4956:4956) (5110:5110:5110))
        (PORT d[5] (3845:3845:3845) (3822:3822:3822))
        (PORT d[6] (3469:3469:3469) (3721:3721:3721))
        (PORT d[7] (2935:2935:2935) (3076:3076:3076))
        (PORT d[8] (3419:3419:3419) (3595:3595:3595))
        (PORT d[9] (4624:4624:4624) (4948:4948:4948))
        (PORT d[10] (3111:3111:3111) (3122:3122:3122))
        (PORT d[11] (2689:2689:2689) (2860:2860:2860))
        (PORT d[12] (3854:3854:3854) (3859:3859:3859))
        (PORT clk (2528:2528:2528) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2981:2981:2981) (3047:3047:3047))
        (PORT clk (2528:2528:2528) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2548:2548:2548))
        (PORT d[0] (4072:4072:4072) (4120:4120:4120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1546:1546:1546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[12\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2269:2269:2269) (2279:2279:2279))
        (PORT datab (2142:2142:2142) (2269:2269:2269))
        (PORT datac (1799:1799:1799) (1809:1809:1809))
        (PORT datad (2000:2000:2000) (1988:1988:1988))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1955:1955:1955) (1941:1941:1941))
        (PORT datab (2433:2433:2433) (2426:2426:2426))
        (PORT datac (211:211:211) (246:246:246))
        (PORT datad (215:215:215) (241:241:241))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[57\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[58\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2587:2587:2587) (2597:2597:2597))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1911:1911:1911) (1963:1963:1963))
        (PORT clk (2514:2514:2514) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2685:2685:2685) (2732:2732:2732))
        (PORT d[1] (3192:3192:3192) (3220:3220:3220))
        (PORT d[2] (2945:2945:2945) (3022:3022:3022))
        (PORT d[3] (2468:2468:2468) (2569:2569:2569))
        (PORT d[4] (2430:2430:2430) (2539:2539:2539))
        (PORT d[5] (3788:3788:3788) (3871:3871:3871))
        (PORT d[6] (2581:2581:2581) (2651:2651:2651))
        (PORT d[7] (2380:2380:2380) (2474:2474:2474))
        (PORT d[8] (2393:2393:2393) (2487:2487:2487))
        (PORT d[9] (2753:2753:2753) (2848:2848:2848))
        (PORT d[10] (2659:2659:2659) (2706:2706:2706))
        (PORT d[11] (2290:2290:2290) (2364:2364:2364))
        (PORT d[12] (2213:2213:2213) (2301:2301:2301))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2348:2348:2348) (2376:2376:2376))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2536:2536:2536))
        (PORT d[0] (2998:2998:2998) (3036:3036:3036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2690:2690:2690) (2746:2746:2746))
        (PORT d[1] (2596:2596:2596) (2677:2677:2677))
        (PORT d[2] (2578:2578:2578) (2645:2645:2645))
        (PORT d[3] (2254:2254:2254) (2384:2384:2384))
        (PORT d[4] (2036:2036:2036) (2157:2157:2157))
        (PORT d[5] (2673:2673:2673) (2779:2779:2779))
        (PORT d[6] (2674:2674:2674) (2796:2796:2796))
        (PORT d[7] (2456:2456:2456) (2546:2546:2546))
        (PORT d[8] (2591:2591:2591) (2678:2678:2678))
        (PORT d[9] (2586:2586:2586) (2658:2658:2658))
        (PORT d[10] (2560:2560:2560) (2616:2616:2616))
        (PORT d[11] (1982:1982:1982) (2089:2089:2089))
        (PORT d[12] (2875:2875:2875) (3043:3043:3043))
        (PORT clk (2468:2468:2468) (2454:2454:2454))
        (PORT stall (3736:3736:3736) (3758:3758:3758))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2454:2454:2454))
        (PORT d[0] (2019:2019:2019) (2030:2030:2030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1080:1080:1080) (1081:1081:1081))
        (PORT clk (2523:2523:2523) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2560:2560:2560) (2579:2579:2579))
        (PORT d[1] (2712:2712:2712) (2823:2823:2823))
        (PORT d[2] (2694:2694:2694) (2638:2638:2638))
        (PORT d[3] (1861:1861:1861) (1891:1891:1891))
        (PORT d[4] (1823:1823:1823) (1868:1868:1868))
        (PORT d[5] (3376:3376:3376) (3392:3392:3392))
        (PORT d[6] (2620:2620:2620) (2709:2709:2709))
        (PORT d[7] (2423:2423:2423) (2573:2573:2573))
        (PORT d[8] (2493:2493:2493) (2506:2506:2506))
        (PORT d[9] (2148:2148:2148) (2166:2166:2166))
        (PORT d[10] (2600:2600:2600) (2609:2609:2609))
        (PORT d[11] (2730:2730:2730) (2824:2824:2824))
        (PORT d[12] (2171:2171:2171) (2146:2146:2146))
        (PORT clk (2519:2519:2519) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2470:2470:2470) (2447:2447:2447))
        (PORT clk (2519:2519:2519) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2540:2540:2540))
        (PORT d[0] (3092:3092:3092) (3078:3078:3078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2464:2464:2464) (2457:2457:2457))
        (PORT d[1] (2714:2714:2714) (2827:2827:2827))
        (PORT d[2] (2819:2819:2819) (2861:2861:2861))
        (PORT d[3] (1824:1824:1824) (1840:1840:1840))
        (PORT d[4] (2233:2233:2233) (2256:2256:2256))
        (PORT d[5] (2577:2577:2577) (2583:2583:2583))
        (PORT d[6] (2774:2774:2774) (2759:2759:2759))
        (PORT d[7] (2755:2755:2755) (2754:2754:2754))
        (PORT d[8] (2733:2733:2733) (2693:2693:2693))
        (PORT d[9] (2884:2884:2884) (2963:2963:2963))
        (PORT d[10] (2430:2430:2430) (2435:2435:2435))
        (PORT d[11] (2423:2423:2423) (2398:2398:2398))
        (PORT d[12] (2552:2552:2552) (2645:2645:2645))
        (PORT clk (2477:2477:2477) (2458:2458:2458))
        (PORT stall (3277:3277:3277) (3263:3263:3263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2458:2458:2458))
        (PORT d[0] (1904:1904:1904) (1848:1848:1848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1569:1569:1569) (1659:1659:1659))
        (PORT datab (1829:1829:1829) (1892:1892:1892))
        (PORT datac (1465:1465:1465) (1496:1496:1496))
        (PORT datad (1595:1595:1595) (1551:1551:1551))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1561:1561:1561) (1610:1610:1610))
        (PORT clk (2521:2521:2521) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2937:2937:2937) (3009:3009:3009))
        (PORT d[1] (2389:2389:2389) (2407:2407:2407))
        (PORT d[2] (2840:2840:2840) (2829:2829:2829))
        (PORT d[3] (2256:2256:2256) (2317:2317:2317))
        (PORT d[4] (2379:2379:2379) (2492:2492:2492))
        (PORT d[5] (3093:3093:3093) (3132:3132:3132))
        (PORT d[6] (2827:2827:2827) (2881:2881:2881))
        (PORT d[7] (2882:2882:2882) (3079:3079:3079))
        (PORT d[8] (2139:2139:2139) (2172:2172:2172))
        (PORT d[9] (2144:2144:2144) (2166:2166:2166))
        (PORT d[10] (2295:2295:2295) (2281:2281:2281))
        (PORT d[11] (2131:2131:2131) (2161:2161:2161))
        (PORT d[12] (2184:2184:2184) (2220:2220:2220))
        (PORT clk (2517:2517:2517) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2493:2493:2493) (2456:2456:2456))
        (PORT clk (2517:2517:2517) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2543:2543:2543))
        (PORT d[0] (3115:3115:3115) (3087:3087:3087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2207:2207:2207) (2238:2238:2238))
        (PORT d[1] (2214:2214:2214) (2240:2240:2240))
        (PORT d[2] (2093:2093:2093) (2123:2123:2123))
        (PORT d[3] (2505:2505:2505) (2572:2572:2572))
        (PORT d[4] (2047:2047:2047) (2166:2166:2166))
        (PORT d[5] (2070:2070:2070) (2088:2088:2088))
        (PORT d[6] (2212:2212:2212) (2213:2213:2213))
        (PORT d[7] (2346:2346:2346) (2386:2386:2386))
        (PORT d[8] (2538:2538:2538) (2524:2524:2524))
        (PORT d[9] (2592:2592:2592) (2630:2630:2630))
        (PORT d[10] (2519:2519:2519) (2568:2568:2568))
        (PORT d[11] (2881:2881:2881) (2900:2900:2900))
        (PORT d[12] (2845:2845:2845) (3007:3007:3007))
        (PORT clk (2475:2475:2475) (2461:2461:2461))
        (PORT stall (3221:3221:3221) (3302:3302:3302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2461:2461:2461))
        (PORT d[0] (1961:1961:1961) (1940:1940:1940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1744:1744:1744) (1730:1730:1730))
        (PORT clk (2550:2550:2550) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2092:2092:2092) (2057:2057:2057))
        (PORT d[1] (3103:3103:3103) (3216:3216:3216))
        (PORT d[2] (2393:2393:2393) (2349:2349:2349))
        (PORT d[3] (2124:2124:2124) (2129:2129:2129))
        (PORT d[4] (2319:2319:2319) (2426:2426:2426))
        (PORT d[5] (2910:2910:2910) (2874:2874:2874))
        (PORT d[6] (2599:2599:2599) (2677:2677:2677))
        (PORT d[7] (2020:2020:2020) (2134:2134:2134))
        (PORT d[8] (2278:2278:2278) (2370:2370:2370))
        (PORT d[9] (2453:2453:2453) (2458:2458:2458))
        (PORT d[10] (2356:2356:2356) (2320:2320:2320))
        (PORT d[11] (1962:1962:1962) (2027:2027:2027))
        (PORT d[12] (2361:2361:2361) (2358:2358:2358))
        (PORT clk (2546:2546:2546) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2017:2017:2017) (1929:1929:1929))
        (PORT clk (2546:2546:2546) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2571:2571:2571))
        (PORT d[0] (2639:2639:2639) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2484:2484:2484) (2467:2467:2467))
        (PORT d[1] (2079:2079:2079) (2043:2043:2043))
        (PORT d[2] (2121:2121:2121) (2117:2117:2117))
        (PORT d[3] (1780:1780:1780) (1796:1796:1796))
        (PORT d[4] (1493:1493:1493) (1543:1543:1543))
        (PORT d[5] (1843:1843:1843) (1869:1869:1869))
        (PORT d[6] (2340:2340:2340) (2434:2434:2434))
        (PORT d[7] (1759:1759:1759) (1759:1759:1759))
        (PORT d[8] (2399:2399:2399) (2331:2331:2331))
        (PORT d[9] (2385:2385:2385) (2340:2340:2340))
        (PORT d[10] (2089:2089:2089) (2100:2100:2100))
        (PORT d[11] (2319:2319:2319) (2293:2293:2293))
        (PORT d[12] (2451:2451:2451) (2397:2397:2397))
        (PORT clk (2504:2504:2504) (2489:2489:2489))
        (PORT stall (3084:3084:3084) (3099:3099:3099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2489:2489:2489))
        (PORT d[0] (1557:1557:1557) (1474:1474:1474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1571:1571:1571) (1661:1661:1661))
        (PORT datab (1827:1827:1827) (1889:1889:1889))
        (PORT datac (1025:1025:1025) (989:989:989))
        (PORT datad (1505:1505:1505) (1471:1471:1471))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1825:1825:1825) (1823:1823:1823))
        (PORT clk (2536:2536:2536) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2122:2122:2122) (2097:2097:2097))
        (PORT d[1] (1346:1346:1346) (1315:1315:1315))
        (PORT d[2] (2393:2393:2393) (2350:2350:2350))
        (PORT d[3] (1861:1861:1861) (1891:1891:1891))
        (PORT d[4] (2208:2208:2208) (2241:2241:2241))
        (PORT d[5] (2634:2634:2634) (2609:2609:2609))
        (PORT d[6] (2634:2634:2634) (2721:2721:2721))
        (PORT d[7] (2093:2093:2093) (2227:2227:2227))
        (PORT d[8] (2544:2544:2544) (2564:2564:2564))
        (PORT d[9] (2532:2532:2532) (2535:2535:2535))
        (PORT d[10] (2038:2038:2038) (2008:2008:2008))
        (PORT d[11] (1853:1853:1853) (1937:1937:1937))
        (PORT d[12] (2081:2081:2081) (2092:2092:2092))
        (PORT clk (2532:2532:2532) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1730:1730:1730) (1633:1633:1633))
        (PORT clk (2532:2532:2532) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2561:2561:2561))
        (PORT d[0] (2275:2275:2275) (2193:2193:2193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2027:2027:2027) (1975:1975:1975))
        (PORT d[1] (2041:2041:2041) (2001:2001:2001))
        (PORT d[2] (2038:2038:2038) (1984:1984:1984))
        (PORT d[3] (1419:1419:1419) (1404:1404:1404))
        (PORT d[4] (1383:1383:1383) (1374:1374:1374))
        (PORT d[5] (1874:1874:1874) (1898:1898:1898))
        (PORT d[6] (2545:2545:2545) (2592:2592:2592))
        (PORT d[7] (2081:2081:2081) (2081:2081:2081))
        (PORT d[8] (2037:2037:2037) (1995:1995:1995))
        (PORT d[9] (2038:2038:2038) (1999:1999:1999))
        (PORT d[10] (2403:2403:2403) (2362:2362:2362))
        (PORT d[11] (2048:2048:2048) (1999:1999:1999))
        (PORT d[12] (2134:2134:2134) (2180:2180:2180))
        (PORT clk (2490:2490:2490) (2479:2479:2479))
        (PORT stall (2959:2959:2959) (2937:2937:2937))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2479:2479:2479))
        (PORT d[0] (1494:1494:1494) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1868:1868:1868) (1899:1899:1899))
        (PORT clk (2535:2535:2535) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1702:1702:1702) (1681:1681:1681))
        (PORT d[1] (2317:2317:2317) (2427:2427:2427))
        (PORT d[2] (1762:1762:1762) (1728:1728:1728))
        (PORT d[3] (2400:2400:2400) (2356:2356:2356))
        (PORT d[4] (2269:2269:2269) (2305:2305:2305))
        (PORT d[5] (2420:2420:2420) (2367:2367:2367))
        (PORT d[6] (2982:2982:2982) (3065:3065:3065))
        (PORT d[7] (2128:2128:2128) (2264:2264:2264))
        (PORT d[8] (2228:2228:2228) (2316:2316:2316))
        (PORT d[9] (2073:2073:2073) (2027:2027:2027))
        (PORT d[10] (2038:2038:2038) (2007:2007:2007))
        (PORT d[11] (2240:2240:2240) (2288:2288:2288))
        (PORT d[12] (2343:2343:2343) (2341:2341:2341))
        (PORT clk (2531:2531:2531) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1678:1678:1678) (1571:1571:1571))
        (PORT clk (2531:2531:2531) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2561:2561:2561))
        (PORT d[0] (2300:2300:2300) (2202:2202:2202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2053:2053:2053) (2002:2002:2002))
        (PORT d[1] (1800:1800:1800) (1770:1770:1770))
        (PORT d[2] (1661:1661:1661) (1615:1615:1615))
        (PORT d[3] (1742:1742:1742) (1714:1714:1714))
        (PORT d[4] (1777:1777:1777) (1816:1816:1816))
        (PORT d[5] (2152:2152:2152) (2165:2165:2165))
        (PORT d[6] (2576:2576:2576) (2626:2626:2626))
        (PORT d[7] (2124:2124:2124) (2122:2122:2122))
        (PORT d[8] (2037:2037:2037) (1995:1995:1995))
        (PORT d[9] (2019:2019:2019) (1977:1977:1977))
        (PORT d[10] (2434:2434:2434) (2396:2396:2396))
        (PORT d[11] (2034:2034:2034) (1985:1985:1985))
        (PORT d[12] (2175:2175:2175) (2230:2230:2230))
        (PORT clk (2489:2489:2489) (2479:2479:2479))
        (PORT stall (2313:2313:2313) (2421:2421:2421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2479:2479:2479))
        (PORT d[0] (1481:1481:1481) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1542:1542:1542) (1603:1603:1603))
        (PORT datab (1470:1470:1470) (1552:1552:1552))
        (PORT datac (1211:1211:1211) (1184:1184:1184))
        (PORT datad (1563:1563:1563) (1524:1524:1524))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1901:1901:1901) (1971:1971:1971))
        (PORT clk (2525:2525:2525) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2053:2053:2053) (2050:2050:2050))
        (PORT d[1] (1384:1384:1384) (1374:1374:1374))
        (PORT d[2] (1751:1751:1751) (1747:1747:1747))
        (PORT d[3] (2023:2023:2023) (2135:2135:2135))
        (PORT d[4] (1435:1435:1435) (1448:1448:1448))
        (PORT d[5] (2734:2734:2734) (2730:2730:2730))
        (PORT d[6] (2064:2064:2064) (2032:2032:2032))
        (PORT d[7] (2865:2865:2865) (3034:3034:3034))
        (PORT d[8] (1897:1897:1897) (1904:1904:1904))
        (PORT d[9] (1172:1172:1172) (1194:1194:1194))
        (PORT d[10] (1431:1431:1431) (1433:1433:1433))
        (PORT d[11] (1701:1701:1701) (1682:1682:1682))
        (PORT d[12] (1443:1443:1443) (1449:1449:1449))
        (PORT clk (2521:2521:2521) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1711:1711:1711) (1628:1628:1628))
        (PORT clk (2521:2521:2521) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2551:2551:2551))
        (PORT d[0] (2350:2350:2350) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1653:1653:1653) (1638:1638:1638))
        (PORT d[1] (2083:2083:2083) (2070:2070:2070))
        (PORT d[2] (1416:1416:1416) (1401:1401:1401))
        (PORT d[3] (2371:2371:2371) (2517:2517:2517))
        (PORT d[4] (1665:1665:1665) (1659:1659:1659))
        (PORT d[5] (1909:1909:1909) (1914:1914:1914))
        (PORT d[6] (1178:1178:1178) (1190:1190:1190))
        (PORT d[7] (1986:1986:1986) (1994:1994:1994))
        (PORT d[8] (1128:1128:1128) (1126:1126:1126))
        (PORT d[9] (1442:1442:1442) (1446:1446:1446))
        (PORT d[10] (1424:1424:1424) (1427:1427:1427))
        (PORT d[11] (1140:1140:1140) (1144:1144:1144))
        (PORT d[12] (1399:1399:1399) (1411:1411:1411))
        (PORT clk (2479:2479:2479) (2469:2469:2469))
        (PORT stall (2283:2283:2283) (2384:2384:2384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2469:2469:2469))
        (PORT d[0] (1267:1267:1267) (1217:1217:1217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2073:2073:2073) (2062:2062:2062))
        (PORT clk (2524:2524:2524) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2431:2431:2431) (2395:2395:2395))
        (PORT d[1] (1307:1307:1307) (1280:1280:1280))
        (PORT d[2] (1767:1767:1767) (1737:1737:1737))
        (PORT d[3] (1422:1422:1422) (1387:1387:1387))
        (PORT d[4] (2243:2243:2243) (2277:2277:2277))
        (PORT d[5] (2303:2303:2303) (2248:2248:2248))
        (PORT d[6] (2989:2989:2989) (3073:3073:3073))
        (PORT d[7] (2099:2099:2099) (2226:2226:2226))
        (PORT d[8] (1762:1762:1762) (1717:1717:1717))
        (PORT d[9] (1663:1663:1663) (1731:1731:1731))
        (PORT d[10] (1999:1999:1999) (1966:1966:1966))
        (PORT d[11] (1566:1566:1566) (1620:1620:1620))
        (PORT d[12] (1410:1410:1410) (1393:1393:1393))
        (PORT clk (2520:2520:2520) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1736:1736:1736) (1645:1645:1645))
        (PORT clk (2520:2520:2520) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2543:2543:2543))
        (PORT d[0] (2358:2358:2358) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2019:2019:2019) (1966:1966:1966))
        (PORT d[1] (1819:1819:1819) (1773:1773:1773))
        (PORT d[2] (1673:1673:1673) (1622:1622:1622))
        (PORT d[3] (1390:1390:1390) (1380:1380:1380))
        (PORT d[4] (1496:1496:1496) (1538:1538:1538))
        (PORT d[5] (2151:2151:2151) (2162:2162:2162))
        (PORT d[6] (2511:2511:2511) (2555:2555:2555))
        (PORT d[7] (2026:2026:2026) (2021:2021:2021))
        (PORT d[8] (1724:1724:1724) (1691:1691:1691))
        (PORT d[9] (1415:1415:1415) (1405:1405:1405))
        (PORT d[10] (2453:2453:2453) (2416:2416:2416))
        (PORT d[11] (1740:1740:1740) (1701:1701:1701))
        (PORT d[12] (1709:1709:1709) (1665:1665:1665))
        (PORT clk (2478:2478:2478) (2461:2461:2461))
        (PORT stall (2582:2582:2582) (2708:2708:2708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2461:2461:2461))
        (PORT d[0] (1254:1254:1254) (1169:1169:1169))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1540:1540:1540) (1601:1601:1601))
        (PORT datab (1468:1468:1468) (1550:1550:1550))
        (PORT datac (957:957:957) (932:932:932))
        (PORT datad (1511:1511:1511) (1480:1480:1480))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1342:1342:1342) (1405:1405:1405))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2051:2051:2051) (2096:2096:2096))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (1078:1078:1078) (1076:1076:1076))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1876:1876:1876) (1975:1975:1975))
        (PORT datab (286:286:286) (369:369:369))
        (PORT datac (1741:1741:1741) (1776:1776:1776))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxRDM\|Mux3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2002:2002:2002) (2008:2008:2008))
        (PORT datab (1727:1727:1727) (1740:1740:1740))
        (PORT datac (1521:1521:1521) (1570:1570:1570))
        (PORT datad (227:227:227) (250:250:250))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2121:2121:2121) (2121:2121:2121))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2153:2153:2153))
        (PORT asdata (2405:2405:2405) (2415:2415:2415))
        (PORT ena (1489:1489:1489) (1498:1498:1498))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RopULA\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (815:815:815))
        (PORT datab (778:778:778) (826:826:826))
        (PORT datac (369:369:369) (382:382:382))
        (PORT datad (387:387:387) (395:395:395))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (847:847:847))
        (PORT datab (1064:1064:1064) (1119:1119:1119))
        (PORT datac (1095:1095:1095) (1082:1082:1082))
        (PORT datad (753:753:753) (772:772:772))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux4\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (800:800:800))
        (PORT datab (1066:1066:1066) (1121:1121:1121))
        (PORT datac (1271:1271:1271) (1298:1298:1298))
        (PORT datad (1068:1068:1068) (1079:1079:1079))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1148:1148:1148) (1148:1148:1148))
        (PORT datab (760:760:760) (803:803:803))
        (PORT datac (702:702:702) (741:741:741))
        (PORT datad (837:837:837) (861:861:861))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1067:1067:1067) (1122:1122:1122))
        (PORT datac (730:730:730) (770:770:770))
        (PORT datad (839:839:839) (863:863:863))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux4\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1111:1111:1111))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (411:411:411) (423:423:423))
        (PORT datad (383:383:383) (393:393:393))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2578:2578:2578) (2591:2591:2591))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1906:1906:1906) (1898:1898:1898))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[56\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2605:2605:2605))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a123\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1923:1923:1923) (1991:1991:1991))
        (PORT clk (2514:2514:2514) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a123\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3310:3310:3310) (3403:3403:3403))
        (PORT d[1] (2809:2809:2809) (2860:2860:2860))
        (PORT d[2] (3132:3132:3132) (3303:3303:3303))
        (PORT d[3] (2632:2632:2632) (2713:2713:2713))
        (PORT d[4] (2658:2658:2658) (2769:2769:2769))
        (PORT d[5] (3576:3576:3576) (3682:3682:3682))
        (PORT d[6] (2893:2893:2893) (2982:2982:2982))
        (PORT d[7] (3794:3794:3794) (4015:4015:4015))
        (PORT d[8] (2516:2516:2516) (2587:2587:2587))
        (PORT d[9] (2513:2513:2513) (2573:2573:2573))
        (PORT d[10] (2374:2374:2374) (2411:2411:2411))
        (PORT d[11] (2506:2506:2506) (2570:2570:2570))
        (PORT d[12] (2530:2530:2530) (2605:2605:2605))
        (PORT clk (2510:2510:2510) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a123\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2775:2775:2775) (2845:2845:2845))
        (PORT clk (2510:2510:2510) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a123\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a123\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3732:3732:3732) (3748:3748:3748))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a123\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a123\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a123\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a123\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2877:2877:2877) (2951:2951:2951))
        (PORT d[1] (3898:3898:3898) (3919:3919:3919))
        (PORT d[2] (3143:3143:3143) (3355:3355:3355))
        (PORT d[3] (3463:3463:3463) (3511:3511:3511))
        (PORT d[4] (5380:5380:5380) (5538:5538:5538))
        (PORT d[5] (3211:3211:3211) (3244:3244:3244))
        (PORT d[6] (3688:3688:3688) (3920:3920:3920))
        (PORT d[7] (3092:3092:3092) (3270:3270:3270))
        (PORT d[8] (3870:3870:3870) (4089:4089:4089))
        (PORT d[9] (2787:2787:2787) (2946:2946:2946))
        (PORT d[10] (3218:3218:3218) (3248:3248:3248))
        (PORT d[11] (2868:2868:2868) (3100:3100:3100))
        (PORT d[12] (3447:3447:3447) (3464:3464:3464))
        (PORT clk (2512:2512:2512) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a123\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a123\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a123\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a123\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a107\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1567:1567:1567) (1611:1611:1611))
        (PORT clk (2472:2472:2472) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a107\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3350:3350:3350) (3427:3427:3427))
        (PORT d[1] (2738:2738:2738) (2785:2785:2785))
        (PORT d[2] (3808:3808:3808) (3962:3962:3962))
        (PORT d[3] (2237:2237:2237) (2344:2344:2344))
        (PORT d[4] (2651:2651:2651) (2747:2747:2747))
        (PORT d[5] (3439:3439:3439) (3469:3469:3469))
        (PORT d[6] (2801:2801:2801) (2851:2851:2851))
        (PORT d[7] (2838:2838:2838) (3032:3032:3032))
        (PORT d[8] (2479:2479:2479) (2542:2542:2542))
        (PORT d[9] (2795:2795:2795) (2822:2822:2822))
        (PORT d[10] (2345:2345:2345) (2379:2379:2379))
        (PORT d[11] (2475:2475:2475) (2538:2538:2538))
        (PORT d[12] (1955:1955:1955) (2052:2052:2052))
        (PORT clk (2468:2468:2468) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a107\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2791:2791:2791) (2777:2777:2777))
        (PORT clk (2468:2468:2468) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a107\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2485:2485:2485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a107\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3690:3690:3690) (3703:3703:3703))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a107\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2486:2486:2486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a107\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a107\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a107\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2803:2803:2803) (2881:2881:2881))
        (PORT d[1] (2850:2850:2850) (2874:2874:2874))
        (PORT d[2] (3154:3154:3154) (3366:3366:3366))
        (PORT d[3] (2737:2737:2737) (2728:2728:2728))
        (PORT d[4] (4106:4106:4106) (4467:4467:4467))
        (PORT d[5] (2509:2509:2509) (2550:2550:2550))
        (PORT d[6] (2144:2144:2144) (2180:2180:2180))
        (PORT d[7] (2213:2213:2213) (2280:2280:2280))
        (PORT d[8] (2070:2070:2070) (2104:2104:2104))
        (PORT d[9] (3052:3052:3052) (3196:3196:3196))
        (PORT d[10] (2818:2818:2818) (2809:2809:2809))
        (PORT d[11] (2903:2903:2903) (3113:3113:3113))
        (PORT d[12] (2722:2722:2722) (2744:2744:2744))
        (PORT clk (2470:2470:2470) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a107\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2483:2483:2483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a107\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a107\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a107\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[11\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3099:3099:3099) (3110:3110:3110))
        (PORT datab (1108:1108:1108) (1097:1097:1097))
        (PORT datac (2400:2400:2400) (2490:2490:2490))
        (PORT datad (1009:1009:1009) (1002:1002:1002))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1934:1934:1934) (1970:1970:1970))
        (PORT clk (2497:2497:2497) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3358:3358:3358) (3440:3440:3440))
        (PORT d[1] (3100:3100:3100) (3137:3137:3137))
        (PORT d[2] (3130:3130:3130) (3299:3299:3299))
        (PORT d[3] (2607:2607:2607) (2710:2710:2710))
        (PORT d[4] (2470:2470:2470) (2615:2615:2615))
        (PORT d[5] (3088:3088:3088) (3125:3125:3125))
        (PORT d[6] (3178:3178:3178) (3255:3255:3255))
        (PORT d[7] (4176:4176:4176) (4383:4383:4383))
        (PORT d[8] (2705:2705:2705) (2833:2833:2833))
        (PORT d[9] (2694:2694:2694) (2809:2809:2809))
        (PORT d[10] (2608:2608:2608) (2630:2630:2630))
        (PORT d[11] (2461:2461:2461) (2522:2522:2522))
        (PORT d[12] (2232:2232:2232) (2316:2316:2316))
        (PORT clk (2493:2493:2493) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2973:2973:2973) (2932:2932:2932))
        (PORT clk (2493:2493:2493) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2512:2512:2512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3715:3715:3715) (3730:3730:3730))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2856:2856:2856) (2936:2936:2936))
        (PORT d[1] (3193:3193:3193) (3218:3218:3218))
        (PORT d[2] (2807:2807:2807) (3021:3021:3021))
        (PORT d[3] (3801:3801:3801) (3844:3844:3844))
        (PORT d[4] (4183:4183:4183) (4548:4548:4548))
        (PORT d[5] (3157:3157:3157) (3194:3194:3194))
        (PORT d[6] (2488:2488:2488) (2520:2520:2520))
        (PORT d[7] (2167:2167:2167) (2251:2251:2251))
        (PORT d[8] (3887:3887:3887) (4109:4109:4109))
        (PORT d[9] (2712:2712:2712) (2867:2867:2867))
        (PORT d[10] (3557:3557:3557) (3586:3586:3586))
        (PORT d[11] (2942:2942:2942) (3159:3159:3159))
        (PORT d[12] (3091:3091:3091) (3114:3114:3114))
        (PORT clk (2495:2495:2495) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1897:1897:1897) (1933:1933:1933))
        (PORT clk (2484:2484:2484) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3352:3352:3352) (3433:3433:3433))
        (PORT d[1] (2814:2814:2814) (2862:2862:2862))
        (PORT d[2] (3731:3731:3731) (3902:3902:3902))
        (PORT d[3] (2311:2311:2311) (2420:2420:2420))
        (PORT d[4] (2271:2271:2271) (2372:2372:2372))
        (PORT d[5] (3406:3406:3406) (3434:3434:3434))
        (PORT d[6] (3190:3190:3190) (3268:3268:3268))
        (PORT d[7] (3892:3892:3892) (4054:4054:4054))
        (PORT d[8] (2156:2156:2156) (2219:2219:2219))
        (PORT d[9] (2679:2679:2679) (2795:2795:2795))
        (PORT d[10] (2664:2664:2664) (2714:2714:2714))
        (PORT d[11] (2482:2482:2482) (2544:2544:2544))
        (PORT d[12] (2301:2301:2301) (2391:2391:2391))
        (PORT clk (2480:2480:2480) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2772:2772:2772) (2726:2726:2726))
        (PORT clk (2480:2480:2480) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2501:2501:2501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3702:3702:3702) (3719:3719:3719))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2502:2502:2502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2874:2874:2874) (2954:2954:2954))
        (PORT d[1] (3186:3186:3186) (3210:3210:3210))
        (PORT d[2] (3146:3146:3146) (3358:3358:3358))
        (PORT d[3] (2708:2708:2708) (2712:2712:2712))
        (PORT d[4] (4163:4163:4163) (4526:4526:4526))
        (PORT d[5] (2848:2848:2848) (2884:2884:2884))
        (PORT d[6] (2513:2513:2513) (2547:2547:2547))
        (PORT d[7] (2193:2193:2193) (2278:2278:2278))
        (PORT d[8] (2483:2483:2483) (2517:2517:2517))
        (PORT d[9] (2733:2733:2733) (2887:2887:2887))
        (PORT d[10] (3144:3144:3144) (3130:3130:3130))
        (PORT d[11] (2878:2878:2878) (3091:3091:3091))
        (PORT d[12] (2771:2771:2771) (2798:2798:2798))
        (PORT clk (2482:2482:2482) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[11\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3098:3098:3098) (3108:3108:3108))
        (PORT datab (800:800:800) (796:796:796))
        (PORT datac (2398:2398:2398) (2489:2489:2489))
        (PORT datad (1101:1101:1101) (1092:1092:1092))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2201:2201:2201) (2229:2229:2229))
        (PORT clk (2502:2502:2502) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3400:3400:3400) (3504:3504:3504))
        (PORT d[1] (2802:2802:2802) (2855:2855:2855))
        (PORT d[2] (3470:3470:3470) (3630:3630:3630))
        (PORT d[3] (2657:2657:2657) (2738:2738:2738))
        (PORT d[4] (2558:2558:2558) (2650:2650:2650))
        (PORT d[5] (3060:3060:3060) (3106:3106:3106))
        (PORT d[6] (3163:3163:3163) (3237:3237:3237))
        (PORT d[7] (4003:4003:4003) (4274:4274:4274))
        (PORT d[8] (2507:2507:2507) (2578:2578:2578))
        (PORT d[9] (2538:2538:2538) (2592:2592:2592))
        (PORT d[10] (2387:2387:2387) (2413:2413:2413))
        (PORT d[11] (2473:2473:2473) (2536:2536:2536))
        (PORT d[12] (2698:2698:2698) (2820:2820:2820))
        (PORT clk (2498:2498:2498) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a59\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2588:2588:2588) (2613:2613:2613))
        (PORT clk (2498:2498:2498) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3720:3720:3720) (3735:3735:3735))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a59\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2910:2910:2910) (2992:2992:2992))
        (PORT d[1] (3556:3556:3556) (3567:3567:3567))
        (PORT d[2] (3174:3174:3174) (3391:3391:3391))
        (PORT d[3] (3036:3036:3036) (3035:3035:3035))
        (PORT d[4] (4143:4143:4143) (4504:4504:4504))
        (PORT d[5] (3767:3767:3767) (3940:3940:3940))
        (PORT d[6] (2833:2833:2833) (2859:2859:2859))
        (PORT d[7] (3083:3083:3083) (3266:3266:3266))
        (PORT d[8] (3881:3881:3881) (4102:4102:4102))
        (PORT d[9] (3019:3019:3019) (3148:3148:3148))
        (PORT d[10] (3575:3575:3575) (3604:3604:3604))
        (PORT d[11] (3248:3248:3248) (3477:3477:3477))
        (PORT d[12] (3075:3075:3075) (3095:3095:3095))
        (PORT clk (2500:2500:2500) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2515:2515:2515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1940:1940:1940) (1976:1976:1976))
        (PORT clk (2478:2478:2478) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3016:3016:3016) (3103:3103:3103))
        (PORT d[1] (3117:3117:3117) (3153:3153:3153))
        (PORT d[2] (3821:3821:3821) (3975:3975:3975))
        (PORT d[3] (2584:2584:2584) (2683:2683:2683))
        (PORT d[4] (2353:2353:2353) (2458:2458:2458))
        (PORT d[5] (3413:3413:3413) (3441:3441:3441))
        (PORT d[6] (2806:2806:2806) (2856:2856:2856))
        (PORT d[7] (3899:3899:3899) (4061:4061:4061))
        (PORT d[8] (2684:2684:2684) (2812:2812:2812))
        (PORT d[9] (2519:2519:2519) (2559:2559:2559))
        (PORT d[10] (2676:2676:2676) (2694:2694:2694))
        (PORT d[11] (2516:2516:2516) (2575:2575:2575))
        (PORT d[12] (2332:2332:2332) (2425:2425:2425))
        (PORT clk (2474:2474:2474) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2980:2980:2980) (2938:2938:2938))
        (PORT clk (2474:2474:2474) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3696:3696:3696) (3713:3713:3713))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2496:2496:2496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a43\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2849:2849:2849) (2928:2928:2928))
        (PORT d[1] (3188:3188:3188) (3206:3206:3206))
        (PORT d[2] (3125:3125:3125) (3336:3336:3336))
        (PORT d[3] (2707:2707:2707) (2711:2711:2711))
        (PORT d[4] (4038:4038:4038) (4397:4397:4397))
        (PORT d[5] (2484:2484:2484) (2523:2523:2523))
        (PORT d[6] (2491:2491:2491) (2521:2521:2521))
        (PORT d[7] (2192:2192:2192) (2274:2274:2274))
        (PORT d[8] (2514:2514:2514) (2549:2549:2549))
        (PORT d[9] (3042:3042:3042) (3194:3194:3194))
        (PORT d[10] (2793:2793:2793) (2783:2783:2783))
        (PORT d[11] (2974:2974:2974) (3190:3190:3190))
        (PORT d[12] (2706:2706:2706) (2725:2725:2725))
        (PORT clk (2476:2476:2476) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2493:2493:2493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[11\]\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3097:3097:3097) (3108:3108:3108))
        (PORT datab (1077:1077:1077) (1065:1065:1065))
        (PORT datac (2398:2398:2398) (2488:2488:2488))
        (PORT datad (1054:1054:1054) (1042:1042:1042))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[11\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datac (2505:2505:2505) (2621:2621:2621))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a75\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1945:1945:1945) (2014:2014:2014))
        (PORT clk (2504:2504:2504) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3302:3302:3302) (3383:3383:3383))
        (PORT d[1] (2830:2830:2830) (2883:2883:2883))
        (PORT d[2] (3123:3123:3123) (3290:3290:3290))
        (PORT d[3] (2614:2614:2614) (2694:2694:2694))
        (PORT d[4] (2321:2321:2321) (2437:2437:2437))
        (PORT d[5] (3371:3371:3371) (3400:3400:3400))
        (PORT d[6] (2857:2857:2857) (2938:2938:2938))
        (PORT d[7] (4003:4003:4003) (4273:4273:4273))
        (PORT d[8] (2517:2517:2517) (2579:2579:2579))
        (PORT d[9] (2816:2816:2816) (2868:2868:2868))
        (PORT d[10] (2681:2681:2681) (2708:2708:2708))
        (PORT d[11] (2468:2468:2468) (2530:2530:2530))
        (PORT d[12] (2672:2672:2672) (2791:2791:2791))
        (PORT clk (2500:2500:2500) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a75\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2506:2506:2506) (2510:2510:2510))
        (PORT clk (2500:2500:2500) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a75\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a75\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3722:3722:3722) (3742:3742:3742))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a75\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a75\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a75\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2869:2869:2869) (2948:2948:2948))
        (PORT d[1] (3580:3580:3580) (3607:3607:3607))
        (PORT d[2] (3146:3146:3146) (3361:3361:3361))
        (PORT d[3] (3726:3726:3726) (3766:3766:3766))
        (PORT d[4] (4083:4083:4083) (4439:4439:4439))
        (PORT d[5] (3729:3729:3729) (3899:3899:3899))
        (PORT d[6] (4051:4051:4051) (4272:4272:4272))
        (PORT d[7] (2816:2816:2816) (3012:3012:3012))
        (PORT d[8] (3867:3867:3867) (4087:4087:4087))
        (PORT d[9] (2748:2748:2748) (2904:2904:2904))
        (PORT d[10] (3906:3906:3906) (3928:3928:3928))
        (PORT d[11] (3273:3273:3273) (3503:3503:3503))
        (PORT d[12] (3140:3140:3140) (3167:3167:3167))
        (PORT clk (2502:2502:2502) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a75\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a75\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a75\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a75\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a91\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1933:1933:1933) (1970:1970:1970))
        (PORT clk (2490:2490:2490) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a91\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3309:3309:3309) (3402:3402:3402))
        (PORT d[1] (2765:2765:2765) (2816:2816:2816))
        (PORT d[2] (3463:3463:3463) (3623:3623:3623))
        (PORT d[3] (2639:2639:2639) (2721:2721:2721))
        (PORT d[4] (2296:2296:2296) (2409:2409:2409))
        (PORT d[5] (3424:3424:3424) (3453:3453:3453))
        (PORT d[6] (3158:3158:3158) (3232:3232:3232))
        (PORT d[7] (3507:3507:3507) (3673:3673:3673))
        (PORT d[8] (2736:2736:2736) (2867:2867:2867))
        (PORT d[9] (2706:2706:2706) (2830:2830:2830))
        (PORT d[10] (2400:2400:2400) (2430:2430:2430))
        (PORT d[11] (2461:2461:2461) (2522:2522:2522))
        (PORT d[12] (2536:2536:2536) (2609:2609:2609))
        (PORT clk (2486:2486:2486) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a91\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2625:2625:2625) (2678:2678:2678))
        (PORT clk (2486:2486:2486) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a91\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2507:2507:2507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a91\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3708:3708:3708) (3725:3725:3725))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a91\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2508:2508:2508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a91\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a91\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a91\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2890:2890:2890) (2971:2971:2971))
        (PORT d[1] (3499:3499:3499) (3514:3514:3514))
        (PORT d[2] (3473:3473:3473) (3682:3682:3682))
        (PORT d[3] (3839:3839:3839) (3882:3882:3882))
        (PORT d[4] (4136:4136:4136) (4498:4498:4498))
        (PORT d[5] (2837:2837:2837) (2873:2873:2873))
        (PORT d[6] (4402:4402:4402) (4618:4618:4618))
        (PORT d[7] (2546:2546:2546) (2644:2644:2644))
        (PORT d[8] (3920:3920:3920) (4145:4145:4145))
        (PORT d[9] (2955:2955:2955) (3100:3100:3100))
        (PORT d[10] (3584:3584:3584) (3614:3614:3614))
        (PORT d[11] (2980:2980:2980) (3197:3197:3197))
        (PORT d[12] (2741:2741:2741) (2763:2763:2763))
        (PORT clk (2488:2488:2488) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a91\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2505:2505:2505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a91\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a91\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a91\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[11\]\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3098:3098:3098) (3108:3108:3108))
        (PORT datab (1048:1048:1048) (1039:1039:1039))
        (PORT datac (2398:2398:2398) (2488:2488:2488))
        (PORT datad (1020:1020:1020) (1009:1009:1009))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[11\]\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2539:2539:2539) (2663:2663:2663))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1137:1137:1137) (1129:1129:1129))
        (PORT clk (2520:2520:2520) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2883:2883:2883) (2965:2965:2965))
        (PORT d[1] (3948:3948:3948) (3975:3975:3975))
        (PORT d[2] (3162:3162:3162) (3376:3376:3376))
        (PORT d[3] (3495:3495:3495) (3546:3546:3546))
        (PORT d[4] (5324:5324:5324) (5481:5481:5481))
        (PORT d[5] (3383:3383:3383) (3559:3559:3559))
        (PORT d[6] (3686:3686:3686) (3920:3920:3920))
        (PORT d[7] (3394:3394:3394) (3576:3576:3576))
        (PORT d[8] (3887:3887:3887) (4109:4109:4109))
        (PORT d[9] (3325:3325:3325) (3480:3480:3480))
        (PORT d[10] (3167:3167:3167) (3194:3194:3194))
        (PORT d[11] (3240:3240:3240) (3467:3467:3467))
        (PORT d[12] (4300:4300:4300) (4352:4352:4352))
        (PORT clk (2516:2516:2516) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2726:2726:2726) (2700:2700:2700))
        (PORT clk (2516:2516:2516) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2537:2537:2537))
        (PORT d[0] (3699:3699:3699) (3804:3804:3804))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (837:837:837) (836:836:836))
        (PORT clk (2509:2509:2509) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2850:2850:2850) (2930:2930:2930))
        (PORT d[1] (3554:3554:3554) (3580:3580:3580))
        (PORT d[2] (3163:3163:3163) (3380:3380:3380))
        (PORT d[3] (3500:3500:3500) (3552:3552:3552))
        (PORT d[4] (5060:5060:5060) (5233:5233:5233))
        (PORT d[5] (3715:3715:3715) (3886:3886:3886))
        (PORT d[6] (4049:4049:4049) (4271:4271:4271))
        (PORT d[7] (3096:3096:3096) (3281:3281:3281))
        (PORT d[8] (3749:3749:3749) (3970:3970:3970))
        (PORT d[9] (2785:2785:2785) (2945:2945:2945))
        (PORT d[10] (3217:3217:3217) (3248:3248:3248))
        (PORT d[11] (3239:3239:3239) (3468:3468:3468))
        (PORT d[12] (3109:3109:3109) (3132:3132:3132))
        (PORT clk (2505:2505:2505) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3361:3361:3361) (3279:3279:3279))
        (PORT clk (2505:2505:2505) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2527:2527:2527))
        (PORT d[0] (3800:3800:3800) (3867:3867:3867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[11\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1071:1071:1071) (1125:1125:1125))
        (PORT datab (364:364:364) (481:481:481))
        (PORT datac (2056:2056:2056) (2092:2092:2092))
        (PORT datad (2095:2095:2095) (2144:2144:2144))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1168:1168:1168) (1166:1166:1166))
        (PORT clk (2523:2523:2523) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2856:2856:2856) (2937:2937:2937))
        (PORT d[1] (3923:3923:3923) (3949:3949:3949))
        (PORT d[2] (2810:2810:2810) (3024:3024:3024))
        (PORT d[3] (3506:3506:3506) (3559:3559:3559))
        (PORT d[4] (4934:4934:4934) (5092:5092:5092))
        (PORT d[5] (3369:3369:3369) (3543:3543:3543))
        (PORT d[6] (3442:3442:3442) (3686:3686:3686))
        (PORT d[7] (3151:3151:3151) (3369:3369:3369))
        (PORT d[8] (4472:4472:4472) (4660:4660:4660))
        (PORT d[9] (4232:4232:4232) (4543:4543:4543))
        (PORT d[10] (2824:2824:2824) (2858:2858:2858))
        (PORT d[11] (3226:3226:3226) (3453:3453:3453))
        (PORT d[12] (4307:4307:4307) (4358:4358:4358))
        (PORT clk (2519:2519:2519) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2955:2955:2955) (3022:3022:3022))
        (PORT clk (2519:2519:2519) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2539:2539:2539))
        (PORT d[0] (3824:3824:3824) (3887:3887:3887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1536:1536:1536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1537:1537:1537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1537:1537:1537))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1537:1537:1537))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1143:1143:1143) (1137:1137:1137))
        (PORT clk (2525:2525:2525) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2857:2857:2857) (2934:2934:2934))
        (PORT d[1] (4240:4240:4240) (4260:4260:4260))
        (PORT d[2] (2794:2794:2794) (3016:3016:3016))
        (PORT d[3] (3811:3811:3811) (3849:3849:3849))
        (PORT d[4] (5250:5250:5250) (5390:5390:5390))
        (PORT d[5] (3395:3395:3395) (3574:3574:3574))
        (PORT d[6] (3757:3757:3757) (3997:3997:3997))
        (PORT d[7] (3444:3444:3444) (3629:3629:3629))
        (PORT d[8] (4477:4477:4477) (4666:4666:4666))
        (PORT d[9] (3008:3008:3008) (3177:3177:3177))
        (PORT d[10] (3087:3087:3087) (3109:3109:3109))
        (PORT d[11] (2821:2821:2821) (3062:3062:3062))
        (PORT d[12] (4307:4307:4307) (4359:4359:4359))
        (PORT clk (2521:2521:2521) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a59\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2453:2453:2453) (2447:2447:2447))
        (PORT clk (2521:2521:2521) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2541:2541:2541))
        (PORT d[0] (4057:4057:4057) (4067:4067:4067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[11\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1073:1073:1073) (1128:1128:1128))
        (PORT datab (365:365:365) (483:483:483))
        (PORT datac (2191:2191:2191) (2239:2239:2239))
        (PORT datad (2077:2077:2077) (2114:2114:2114))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2331:2331:2331) (2368:2368:2368))
        (PORT datab (1100:1100:1100) (1141:1141:1141))
        (PORT datac (208:208:208) (244:244:244))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[55\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (753:753:753) (763:763:763))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[55\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2579:2579:2579) (2592:2592:2592))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1188:1188:1188) (1191:1191:1191))
        (PORT clk (2540:2540:2540) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2187:2187:2187) (2234:2234:2234))
        (PORT d[1] (1743:1743:1743) (1729:1729:1729))
        (PORT d[2] (2401:2401:2401) (2387:2387:2387))
        (PORT d[3] (2383:2383:2383) (2490:2490:2490))
        (PORT d[4] (1864:1864:1864) (1929:1929:1929))
        (PORT d[5] (2317:2317:2317) (2317:2317:2317))
        (PORT d[6] (2423:2423:2423) (2435:2435:2435))
        (PORT d[7] (2515:2515:2515) (2686:2686:2686))
        (PORT d[8] (1547:1547:1547) (1560:1560:1560))
        (PORT d[9] (1917:1917:1917) (1928:1928:1928))
        (PORT d[10] (1811:1811:1811) (1819:1819:1819))
        (PORT d[11] (1862:1862:1862) (1910:1910:1910))
        (PORT d[12] (1826:1826:1826) (1828:1828:1828))
        (PORT clk (2536:2536:2536) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2047:2047:2047) (1960:1960:1960))
        (PORT clk (2536:2536:2536) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2562:2562:2562))
        (PORT d[0] (2669:2669:2669) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1994:1994:1994) (1974:1974:1974))
        (PORT d[1] (2376:2376:2376) (2342:2342:2342))
        (PORT d[2] (2124:2124:2124) (2104:2104:2104))
        (PORT d[3] (2341:2341:2341) (2481:2481:2481))
        (PORT d[4] (2422:2422:2422) (2470:2470:2470))
        (PORT d[5] (2598:2598:2598) (2652:2652:2652))
        (PORT d[6] (1538:1538:1538) (1549:1549:1549))
        (PORT d[7] (2029:2029:2029) (2046:2046:2046))
        (PORT d[8] (1501:1501:1501) (1503:1503:1503))
        (PORT d[9] (1834:1834:1834) (1842:1842:1842))
        (PORT d[10] (1735:1735:1735) (1731:1731:1731))
        (PORT d[11] (1533:1533:1533) (1543:1543:1543))
        (PORT d[12] (1791:1791:1791) (1804:1804:1804))
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (PORT stall (2367:2367:2367) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (PORT d[0] (1577:1577:1577) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1796:1796:1796) (1820:1820:1820))
        (PORT clk (2509:2509:2509) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2332:2332:2332))
        (PORT d[1] (2099:2099:2099) (2117:2117:2117))
        (PORT d[2] (2487:2487:2487) (2527:2527:2527))
        (PORT d[3] (2426:2426:2426) (2529:2529:2529))
        (PORT d[4] (2480:2480:2480) (2636:2636:2636))
        (PORT d[5] (2659:2659:2659) (2756:2756:2756))
        (PORT d[6] (2657:2657:2657) (2789:2789:2789))
        (PORT d[7] (2358:2358:2358) (2458:2458:2458))
        (PORT d[8] (2016:2016:2016) (2113:2113:2113))
        (PORT d[9] (2455:2455:2455) (2502:2502:2502))
        (PORT d[10] (2578:2578:2578) (2594:2594:2594))
        (PORT d[11] (2261:2261:2261) (2342:2342:2342))
        (PORT d[12] (1941:1941:1941) (1989:1989:1989))
        (PORT clk (2505:2505:2505) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1940:1940:1940) (1926:1926:1926))
        (PORT clk (2505:2505:2505) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2535:2535:2535))
        (PORT d[0] (2563:2563:2563) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2536:2536:2536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2228:2228:2228) (2265:2265:2265))
        (PORT d[1] (2425:2425:2425) (2443:2443:2443))
        (PORT d[2] (2395:2395:2395) (2402:2402:2402))
        (PORT d[3] (1906:1906:1906) (1963:1963:1963))
        (PORT d[4] (2846:2846:2846) (3004:3004:3004))
        (PORT d[5] (2347:2347:2347) (2427:2427:2427))
        (PORT d[6] (2224:2224:2224) (2194:2194:2194))
        (PORT d[7] (2419:2419:2419) (2505:2505:2505))
        (PORT d[8] (2509:2509:2509) (2448:2448:2448))
        (PORT d[9] (2645:2645:2645) (2729:2729:2729))
        (PORT d[10] (2169:2169:2169) (2215:2215:2215))
        (PORT d[11] (1894:1894:1894) (1953:1953:1953))
        (PORT d[12] (1963:1963:1963) (2033:2033:2033))
        (PORT clk (2463:2463:2463) (2453:2453:2453))
        (PORT stall (3040:3040:3040) (3149:3149:3149))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2453:2453:2453))
        (PORT d[0] (1691:1691:1691) (1667:1667:1667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1541:1541:1541) (1602:1602:1602))
        (PORT datab (1469:1469:1469) (1551:1551:1551))
        (PORT datac (1012:1012:1012) (977:977:977))
        (PORT datad (1887:1887:1887) (1887:1887:1887))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1213:1213:1213) (1218:1218:1218))
        (PORT clk (2526:2526:2526) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1735:1735:1735) (1739:1739:1739))
        (PORT d[1] (1427:1427:1427) (1416:1416:1416))
        (PORT d[2] (2456:2456:2456) (2446:2446:2446))
        (PORT d[3] (2434:2434:2434) (2545:2545:2545))
        (PORT d[4] (2597:2597:2597) (2657:2657:2657))
        (PORT d[5] (2698:2698:2698) (2692:2692:2692))
        (PORT d[6] (2596:2596:2596) (2577:2577:2577))
        (PORT d[7] (2488:2488:2488) (2651:2651:2651))
        (PORT d[8] (1502:1502:1502) (1504:1504:1504))
        (PORT d[9] (1531:1531:1531) (1546:1546:1546))
        (PORT d[10] (1771:1771:1771) (1769:1769:1769))
        (PORT d[11] (1734:1734:1734) (1717:1717:1717))
        (PORT d[12] (1494:1494:1494) (1504:1504:1504))
        (PORT clk (2522:2522:2522) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1689:1689:1689) (1624:1624:1624))
        (PORT clk (2522:2522:2522) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2552:2552:2552))
        (PORT d[0] (2318:2318:2318) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1719:1719:1719) (1702:1702:1702))
        (PORT d[1] (1749:1749:1749) (1740:1740:1740))
        (PORT d[2] (1755:1755:1755) (1741:1741:1741))
        (PORT d[3] (2388:2388:2388) (2534:2534:2534))
        (PORT d[4] (2422:2422:2422) (2471:2471:2471))
        (PORT d[5] (1886:1886:1886) (1888:1888:1888))
        (PORT d[6] (1201:1201:1201) (1215:1215:1215))
        (PORT d[7] (1687:1687:1687) (1708:1708:1708))
        (PORT d[8] (1458:1458:1458) (1453:1453:1453))
        (PORT d[9] (1814:1814:1814) (1819:1819:1819))
        (PORT d[10] (1773:1773:1773) (1765:1765:1765))
        (PORT d[11] (1523:1523:1523) (1539:1539:1539))
        (PORT d[12] (1419:1419:1419) (1412:1412:1412))
        (PORT clk (2480:2480:2480) (2470:2470:2470))
        (PORT stall (2545:2545:2545) (2652:2652:2652))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2470:2470:2470))
        (PORT d[0] (1566:1566:1566) (1476:1476:1476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1938:1938:1938) (2001:2001:2001))
        (PORT clk (2520:2520:2520) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3091:3091:3091) (3197:3197:3197))
        (PORT d[1] (2845:2845:2845) (2912:2912:2912))
        (PORT d[2] (2708:2708:2708) (2807:2807:2807))
        (PORT d[3] (2502:2502:2502) (2654:2654:2654))
        (PORT d[4] (2389:2389:2389) (2503:2503:2503))
        (PORT d[5] (3980:3980:3980) (4152:4152:4152))
        (PORT d[6] (3647:3647:3647) (3728:3728:3728))
        (PORT d[7] (3449:3449:3449) (3567:3567:3567))
        (PORT d[8] (2441:2441:2441) (2583:2583:2583))
        (PORT d[9] (2297:2297:2297) (2376:2376:2376))
        (PORT d[10] (2670:2670:2670) (2755:2755:2755))
        (PORT d[11] (2368:2368:2368) (2498:2498:2498))
        (PORT d[12] (2395:2395:2395) (2486:2486:2486))
        (PORT clk (2516:2516:2516) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2347:2347:2347) (2380:2380:2380))
        (PORT clk (2516:2516:2516) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2546:2546:2546))
        (PORT d[0] (2984:2984:2984) (3027:3027:3027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2670:2670:2670) (2754:2754:2754))
        (PORT d[1] (2505:2505:2505) (2559:2559:2559))
        (PORT d[2] (2682:2682:2682) (2734:2734:2734))
        (PORT d[3] (2302:2302:2302) (2434:2434:2434))
        (PORT d[4] (2818:2818:2818) (2977:2977:2977))
        (PORT d[5] (2756:2756:2756) (2876:2876:2876))
        (PORT d[6] (2930:2930:2930) (3002:3002:3002))
        (PORT d[7] (2924:2924:2924) (3061:3061:3061))
        (PORT d[8] (2887:2887:2887) (2990:2990:2990))
        (PORT d[9] (3010:3010:3010) (3107:3107:3107))
        (PORT d[10] (2838:2838:2838) (2905:2905:2905))
        (PORT d[11] (2920:2920:2920) (2996:2996:2996))
        (PORT d[12] (2326:2326:2326) (2423:2423:2423))
        (PORT clk (2474:2474:2474) (2464:2464:2464))
        (PORT stall (3290:3290:3290) (3304:3304:3304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2464:2464:2464))
        (PORT d[0] (2055:2055:2055) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1546:1546:1546) (1608:1608:1608))
        (PORT datab (1474:1474:1474) (1557:1557:1557))
        (PORT datac (655:655:655) (623:623:623))
        (PORT datad (1850:1850:1850) (1931:1931:1931))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1188:1188:1188) (1192:1192:1192))
        (PORT clk (2526:2526:2526) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1731:1731:1731) (1739:1739:1739))
        (PORT d[1] (1450:1450:1450) (1441:1441:1441))
        (PORT d[2] (2458:2458:2458) (2449:2449:2449))
        (PORT d[3] (2180:2180:2180) (2176:2176:2176))
        (PORT d[4] (2112:2112:2112) (2161:2161:2161))
        (PORT d[5] (2707:2707:2707) (2702:2702:2702))
        (PORT d[6] (2450:2450:2450) (2464:2464:2464))
        (PORT d[7] (2885:2885:2885) (3054:3054:3054))
        (PORT d[8] (1488:1488:1488) (1494:1494:1494))
        (PORT d[9] (1514:1514:1514) (1526:1526:1526))
        (PORT d[10] (1779:1779:1779) (1782:1782:1782))
        (PORT d[11] (1765:1765:1765) (1752:1752:1752))
        (PORT d[12] (1431:1431:1431) (1430:1430:1430))
        (PORT clk (2522:2522:2522) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1890:1890:1890) (1779:1779:1779))
        (PORT clk (2522:2522:2522) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2552:2552:2552))
        (PORT d[0] (2512:2512:2512) (2410:2410:2410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1691:1691:1691) (1672:1672:1672))
        (PORT d[1] (2098:2098:2098) (2080:2080:2080))
        (PORT d[2] (1762:1762:1762) (1742:1742:1742))
        (PORT d[3] (2370:2370:2370) (2516:2516:2516))
        (PORT d[4] (2448:2448:2448) (2498:2498:2498))
        (PORT d[5] (1916:1916:1916) (1922:1922:1922))
        (PORT d[6] (1202:1202:1202) (1209:1209:1209))
        (PORT d[7] (1970:1970:1970) (1957:1957:1957))
        (PORT d[8] (1440:1440:1440) (1433:1433:1433))
        (PORT d[9] (1792:1792:1792) (1793:1793:1793))
        (PORT d[10] (1676:1676:1676) (1668:1668:1668))
        (PORT d[11] (1504:1504:1504) (1516:1516:1516))
        (PORT d[12] (1421:1421:1421) (1436:1436:1436))
        (PORT clk (2480:2480:2480) (2470:2470:2470))
        (PORT stall (2564:2564:2564) (2669:2669:2669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2470:2470:2470))
        (PORT d[0] (1259:1259:1259) (1204:1204:1204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (783:783:783) (783:783:783))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2078:2078:2078) (2082:2082:2082))
        (PORT d[1] (1757:1757:1757) (1746:1746:1746))
        (PORT d[2] (2095:2095:2095) (2076:2076:2076))
        (PORT d[3] (2044:2044:2044) (2154:2154:2154))
        (PORT d[4] (1903:1903:1903) (1969:1969:1969))
        (PORT d[5] (2578:2578:2578) (2564:2564:2564))
        (PORT d[6] (2223:2223:2223) (2212:2212:2212))
        (PORT d[7] (2550:2550:2550) (2724:2724:2724))
        (PORT d[8] (1822:1822:1822) (1822:1822:1822))
        (PORT d[9] (1875:1875:1875) (1888:1888:1888))
        (PORT d[10] (2139:2139:2139) (2144:2144:2144))
        (PORT d[11] (2457:2457:2457) (2479:2479:2479))
        (PORT d[12] (1861:1861:1861) (1865:1865:1865))
        (PORT clk (2533:2533:2533) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2033:2033:2033) (1942:1942:1942))
        (PORT clk (2533:2533:2533) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2561:2561:2561))
        (PORT d[0] (2655:2655:2655) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (2170:2170:2170))
        (PORT d[1] (2396:2396:2396) (2363:2363:2363))
        (PORT d[2] (2105:2105:2105) (2137:2137:2137))
        (PORT d[3] (2739:2739:2739) (2875:2875:2875))
        (PORT d[4] (2333:2333:2333) (2444:2444:2444))
        (PORT d[5] (2599:2599:2599) (2662:2662:2662))
        (PORT d[6] (1560:1560:1560) (1573:1573:1573))
        (PORT d[7] (1902:1902:1902) (1899:1899:1899))
        (PORT d[8] (1822:1822:1822) (1820:1820:1820))
        (PORT d[9] (2587:2587:2587) (2625:2625:2625))
        (PORT d[10] (2032:2032:2032) (2022:2022:2022))
        (PORT d[11] (1880:1880:1880) (1886:1886:1886))
        (PORT d[12] (2416:2416:2416) (2395:2395:2395))
        (PORT clk (2491:2491:2491) (2479:2479:2479))
        (PORT stall (2411:2411:2411) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2479:2479:2479))
        (PORT d[0] (1888:1888:1888) (1819:1819:1819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1548:1548:1548) (1611:1611:1611))
        (PORT datab (1008:1008:1008) (983:983:983))
        (PORT datac (1439:1439:1439) (1523:1523:1523))
        (PORT datad (948:948:948) (923:923:923))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (851:851:851) (859:859:859))
        (PORT clk (2541:2541:2541) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2114:2114:2114) (2110:2110:2110))
        (PORT d[1] (1818:1818:1818) (1809:1809:1809))
        (PORT d[2] (2059:2059:2059) (2049:2049:2049))
        (PORT d[3] (2042:2042:2042) (2145:2145:2145))
        (PORT d[4] (2117:2117:2117) (2167:2167:2167))
        (PORT d[5] (2648:2648:2648) (2643:2643:2643))
        (PORT d[6] (2259:2259:2259) (2236:2236:2236))
        (PORT d[7] (2533:2533:2533) (2705:2705:2705))
        (PORT d[8] (1902:1902:1902) (1902:1902:1902))
        (PORT d[9] (1863:1863:1863) (1875:1875:1875))
        (PORT d[10] (2147:2147:2147) (2154:2154:2154))
        (PORT d[11] (2048:2048:2048) (2072:2072:2072))
        (PORT d[12] (1891:1891:1891) (1903:1903:1903))
        (PORT clk (2537:2537:2537) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2045:2045:2045) (1962:1962:1962))
        (PORT clk (2537:2537:2537) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2562:2562:2562))
        (PORT d[0] (2667:2667:2667) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2446:2446:2446) (2467:2467:2467))
        (PORT d[1] (2010:2010:2010) (1990:1990:1990))
        (PORT d[2] (2104:2104:2104) (2083:2083:2083))
        (PORT d[3] (2328:2328:2328) (2464:2464:2464))
        (PORT d[4] (2079:2079:2079) (2131:2131:2131))
        (PORT d[5] (2282:2282:2282) (2354:2354:2354))
        (PORT d[6] (1552:1552:1552) (1565:1565:1565))
        (PORT d[7] (1997:1997:1997) (1986:1986:1986))
        (PORT d[8] (1807:1807:1807) (1803:1803:1803))
        (PORT d[9] (2158:2158:2158) (2159:2159:2159))
        (PORT d[10] (2119:2119:2119) (2108:2108:2108))
        (PORT d[11] (1872:1872:1872) (1879:1879:1879))
        (PORT d[12] (2345:2345:2345) (2318:2318:2318))
        (PORT clk (2495:2495:2495) (2480:2480:2480))
        (PORT stall (2667:2667:2667) (2737:2737:2737))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2480:2480:2480))
        (PORT d[0] (1589:1589:1589) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1582:1582:1582) (1627:1627:1627))
        (PORT clk (2510:2510:2510) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2305:2305:2305) (2351:2351:2351))
        (PORT d[1] (2458:2458:2458) (2468:2468:2468))
        (PORT d[2] (2978:2978:2978) (3060:3060:3060))
        (PORT d[3] (2440:2440:2440) (2509:2509:2509))
        (PORT d[4] (1944:1944:1944) (2017:2017:2017))
        (PORT d[5] (2986:2986:2986) (3080:3080:3080))
        (PORT d[6] (2924:2924:2924) (3018:3018:3018))
        (PORT d[7] (2599:2599:2599) (2668:2668:2668))
        (PORT d[8] (2008:2008:2008) (2104:2104:2104))
        (PORT d[9] (2423:2423:2423) (2478:2478:2478))
        (PORT d[10] (2471:2471:2471) (2417:2417:2417))
        (PORT d[11] (2346:2346:2346) (2431:2431:2431))
        (PORT d[12] (1960:1960:1960) (2011:2011:2011))
        (PORT clk (2506:2506:2506) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2387:2387:2387) (2321:2321:2321))
        (PORT clk (2506:2506:2506) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2536:2536:2536))
        (PORT d[0] (3009:3009:3009) (2952:2952:2952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2619:2619:2619) (2656:2656:2656))
        (PORT d[1] (2147:2147:2147) (2183:2183:2183))
        (PORT d[2] (2575:2575:2575) (2648:2648:2648))
        (PORT d[3] (2252:2252:2252) (2342:2342:2342))
        (PORT d[4] (2497:2497:2497) (2615:2615:2615))
        (PORT d[5] (2346:2346:2346) (2426:2426:2426))
        (PORT d[6] (2735:2735:2735) (2818:2818:2818))
        (PORT d[7] (2201:2201:2201) (2305:2305:2305))
        (PORT d[8] (2508:2508:2508) (2588:2588:2588))
        (PORT d[9] (2645:2645:2645) (2730:2730:2730))
        (PORT d[10] (2420:2420:2420) (2456:2456:2456))
        (PORT d[11] (1942:1942:1942) (2009:2009:2009))
        (PORT d[12] (1956:1956:1956) (2027:2027:2027))
        (PORT clk (2464:2464:2464) (2454:2454:2454))
        (PORT stall (2714:2714:2714) (2817:2817:2817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2454:2454:2454))
        (PORT d[0] (1966:1966:1966) (1952:1952:1952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1547:1547:1547) (1610:1610:1610))
        (PORT datab (1475:1475:1475) (1559:1559:1559))
        (PORT datac (1021:1021:1021) (982:982:982))
        (PORT datad (1718:1718:1718) (1607:1607:1607))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1347:1347:1347) (1410:1410:1410))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1453:1453:1453) (1477:1477:1477))
        (PORT datab (236:236:236) (272:272:272))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (374:374:374))
        (PORT datab (713:713:713) (747:747:747))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (1523:1523:1523) (1523:1523:1523))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxRDM\|Mux4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (865:865:865))
        (PORT datab (1413:1413:1413) (1412:1412:1412))
        (PORT datac (1783:1783:1783) (1814:1814:1814))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1820:1820:1820) (1795:1795:1795))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2153:2153:2153))
        (PORT asdata (2169:2169:2169) (2191:2191:2191))
        (PORT ena (1489:1489:1489) (1498:1498:1498))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (594:594:594))
        (PORT datac (478:478:478) (561:561:561))
        (PORT datad (244:244:244) (275:275:275))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxRDM\|Mux15\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (712:712:712) (694:694:694))
        (PORT datac (234:234:234) (270:270:270))
        (PORT datad (408:408:408) (415:415:415))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[64\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a79\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2303:2303:2303) (2407:2407:2407))
        (PORT clk (2488:2488:2488) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3314:3314:3314) (3426:3426:3426))
        (PORT d[1] (3551:3551:3551) (3778:3778:3778))
        (PORT d[2] (3013:3013:3013) (3125:3125:3125))
        (PORT d[3] (2746:2746:2746) (2870:2870:2870))
        (PORT d[4] (2490:2490:2490) (2643:2643:2643))
        (PORT d[5] (3496:3496:3496) (3610:3610:3610))
        (PORT d[6] (3669:3669:3669) (3830:3830:3830))
        (PORT d[7] (3094:3094:3094) (3251:3251:3251))
        (PORT d[8] (2745:2745:2745) (2871:2871:2871))
        (PORT d[9] (2729:2729:2729) (2856:2856:2856))
        (PORT d[10] (2877:2877:2877) (2982:2982:2982))
        (PORT d[11] (2712:2712:2712) (2826:2826:2826))
        (PORT d[12] (2719:2719:2719) (2830:2830:2830))
        (PORT clk (2484:2484:2484) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a79\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3202:3202:3202) (3228:3228:3228))
        (PORT clk (2484:2484:2484) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a79\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a79\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3706:3706:3706) (3725:3725:3725))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2508:2508:2508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a79\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a79\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a79\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3614:3614:3614) (3716:3716:3716))
        (PORT d[1] (2083:2083:2083) (2227:2227:2227))
        (PORT d[2] (2848:2848:2848) (3082:3082:3082))
        (PORT d[3] (3857:3857:3857) (3894:3894:3894))
        (PORT d[4] (5023:5023:5023) (5158:5158:5158))
        (PORT d[5] (3798:3798:3798) (4015:4015:4015))
        (PORT d[6] (4320:4320:4320) (4610:4610:4610))
        (PORT d[7] (2976:2976:2976) (3158:3158:3158))
        (PORT d[8] (4396:4396:4396) (4607:4607:4607))
        (PORT d[9] (4974:4974:4974) (5271:5271:5271))
        (PORT d[10] (3620:3620:3620) (3713:3713:3713))
        (PORT d[11] (3679:3679:3679) (3985:3985:3985))
        (PORT d[12] (4786:4786:4786) (4820:4820:4820))
        (PORT clk (2486:2486:2486) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a79\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2505:2505:2505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a79\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a79\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a79\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a95\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1820:1820:1820) (1871:1871:1871))
        (PORT clk (2472:2472:2472) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a95\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2938:2938:2938) (3016:3016:3016))
        (PORT d[1] (2757:2757:2757) (2766:2766:2766))
        (PORT d[2] (3491:3491:3491) (3470:3470:3470))
        (PORT d[3] (2371:2371:2371) (2514:2514:2514))
        (PORT d[4] (2279:2279:2279) (2384:2384:2384))
        (PORT d[5] (3238:3238:3238) (3334:3334:3334))
        (PORT d[6] (2855:2855:2855) (2906:2906:2906))
        (PORT d[7] (2923:2923:2923) (3124:3124:3124))
        (PORT d[8] (2500:2500:2500) (2564:2564:2564))
        (PORT d[9] (2712:2712:2712) (2708:2708:2708))
        (PORT d[10] (2690:2690:2690) (2682:2682:2682))
        (PORT d[11] (2453:2453:2453) (2516:2516:2516))
        (PORT d[12] (2223:2223:2223) (2305:2305:2305))
        (PORT clk (2468:2468:2468) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a95\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2474:2474:2474))
        (PORT clk (2468:2468:2468) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a95\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2485:2485:2485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a95\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3690:3690:3690) (3703:3703:3703))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a95\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2486:2486:2486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a95\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a95\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a95\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2099:2099:2099) (2139:2139:2139))
        (PORT d[1] (2857:2857:2857) (2863:2863:2863))
        (PORT d[2] (2392:2392:2392) (2573:2573:2573))
        (PORT d[3] (2333:2333:2333) (2335:2335:2335))
        (PORT d[4] (4053:4053:4053) (4414:4414:4414))
        (PORT d[5] (2115:2115:2115) (2156:2156:2156))
        (PORT d[6] (1780:1780:1780) (1818:1818:1818))
        (PORT d[7] (2190:2190:2190) (2265:2265:2265))
        (PORT d[8] (2130:2130:2130) (2167:2167:2167))
        (PORT d[9] (2076:2076:2076) (2091:2091:2091))
        (PORT d[10] (2738:2738:2738) (2725:2725:2725))
        (PORT d[11] (2497:2497:2497) (2720:2720:2720))
        (PORT d[12] (2353:2353:2353) (2373:2373:2373))
        (PORT clk (2470:2470:2470) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a95\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2483:2483:2483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a95\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a95\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a95\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[15\]\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1675:1675:1675) (1641:1641:1641))
        (PORT datab (1893:1893:1893) (2039:2039:2039))
        (PORT datac (2605:2605:2605) (2763:2763:2763))
        (PORT datad (1375:1375:1375) (1389:1389:1389))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1904:1904:1904) (1980:1980:1980))
        (PORT clk (2439:2439:2439) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3214:3214:3214) (3266:3266:3266))
        (PORT d[1] (2898:2898:2898) (2966:2966:2966))
        (PORT d[2] (2925:2925:2925) (3035:3035:3035))
        (PORT d[3] (2445:2445:2445) (2581:2581:2581))
        (PORT d[4] (2709:2709:2709) (2850:2850:2850))
        (PORT d[5] (2898:2898:2898) (3000:3000:3000))
        (PORT d[6] (3469:3469:3469) (3638:3638:3638))
        (PORT d[7] (2741:2741:2741) (2876:2876:2876))
        (PORT d[8] (2734:2734:2734) (2864:2864:2864))
        (PORT d[9] (2679:2679:2679) (2767:2767:2767))
        (PORT d[10] (2857:2857:2857) (2963:2963:2963))
        (PORT d[11] (2729:2729:2729) (2861:2861:2861))
        (PORT d[12] (2415:2415:2415) (2545:2545:2545))
        (PORT clk (2435:2435:2435) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3011:3011:3011) (3038:3038:3038))
        (PORT clk (2435:2435:2435) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3657:3657:3657) (3672:3672:3672))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2455:2455:2455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a47\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3614:3614:3614) (3799:3799:3799))
        (PORT d[1] (2147:2147:2147) (2300:2300:2300))
        (PORT d[2] (2853:2853:2853) (3044:3044:3044))
        (PORT d[3] (3194:3194:3194) (3184:3184:3184))
        (PORT d[4] (4999:4999:4999) (5135:5135:5135))
        (PORT d[5] (3888:3888:3888) (4148:4148:4148))
        (PORT d[6] (5011:5011:5011) (5294:5294:5294))
        (PORT d[7] (3117:3117:3117) (3297:3297:3297))
        (PORT d[8] (5064:5064:5064) (5259:5259:5259))
        (PORT d[9] (4214:4214:4214) (4488:4488:4488))
        (PORT d[10] (4024:4024:4024) (4113:4113:4113))
        (PORT d[11] (3981:3981:3981) (4283:4283:4283))
        (PORT d[12] (5172:5172:5172) (5227:5227:5227))
        (PORT clk (2437:2437:2437) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2452:2452:2452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2213:2213:2213) (2278:2278:2278))
        (PORT clk (2468:2468:2468) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3615:3615:3615) (3722:3722:3722))
        (PORT d[1] (3195:3195:3195) (3296:3296:3296))
        (PORT d[2] (3339:3339:3339) (3450:3450:3450))
        (PORT d[3] (2737:2737:2737) (2858:2858:2858))
        (PORT d[4] (2498:2498:2498) (2645:2645:2645))
        (PORT d[5] (2935:2935:2935) (3039:3039:3039))
        (PORT d[6] (2957:2957:2957) (3054:3054:3054))
        (PORT d[7] (2817:2817:2817) (2964:2964:2964))
        (PORT d[8] (2739:2739:2739) (2869:2869:2869))
        (PORT d[9] (2730:2730:2730) (2856:2856:2856))
        (PORT d[10] (2856:2856:2856) (2958:2958:2958))
        (PORT d[11] (2412:2412:2412) (2555:2555:2555))
        (PORT d[12] (2735:2735:2735) (2870:2870:2870))
        (PORT clk (2464:2464:2464) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a63\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2525:2525:2525) (2542:2542:2542))
        (PORT clk (2464:2464:2464) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2485:2485:2485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3686:3686:3686) (3703:3703:3703))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2486:2486:2486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a63\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3649:3649:3649) (3834:3834:3834))
        (PORT d[1] (2041:2041:2041) (2191:2191:2191))
        (PORT d[2] (3228:3228:3228) (3453:3453:3453))
        (PORT d[3] (3538:3538:3538) (3522:3522:3522))
        (PORT d[4] (4984:4984:4984) (5117:5117:5117))
        (PORT d[5] (3874:3874:3874) (4131:4131:4131))
        (PORT d[6] (4666:4666:4666) (4948:4948:4948))
        (PORT d[7] (3422:3422:3422) (3599:3599:3599))
        (PORT d[8] (4711:4711:4711) (4919:4919:4919))
        (PORT d[9] (4574:4574:4574) (4853:4853:4853))
        (PORT d[10] (3683:3683:3683) (3774:3774:3774))
        (PORT d[11] (3626:3626:3626) (3929:3929:3929))
        (PORT d[12] (4795:4795:4795) (4861:4861:4861))
        (PORT clk (2466:2466:2466) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2483:2483:2483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[15\]\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2068:2068:2068) (2174:2174:2174))
        (PORT datab (791:791:791) (783:783:783))
        (PORT datac (2608:2608:2608) (2766:2766:2766))
        (PORT datad (1550:1550:1550) (1484:1484:1484))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1952:1952:1952) (2027:2027:2027))
        (PORT clk (2473:2473:2473) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2945:2945:2945) (3012:3012:3012))
        (PORT d[1] (2880:2880:2880) (2947:2947:2947))
        (PORT d[2] (2957:2957:2957) (3040:3040:3040))
        (PORT d[3] (2484:2484:2484) (2620:2620:2620))
        (PORT d[4] (2530:2530:2530) (2648:2648:2648))
        (PORT d[5] (3308:3308:3308) (3405:3405:3405))
        (PORT d[6] (3256:3256:3256) (3313:3313:3313))
        (PORT d[7] (2730:2730:2730) (2863:2863:2863))
        (PORT d[8] (2755:2755:2755) (2871:2871:2871))
        (PORT d[9] (2355:2355:2355) (2450:2450:2450))
        (PORT d[10] (2835:2835:2835) (2906:2906:2906))
        (PORT d[11] (2675:2675:2675) (2783:2783:2783))
        (PORT d[12] (2664:2664:2664) (2733:2733:2733))
        (PORT clk (2469:2469:2469) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2598:2598:2598) (2610:2610:2610))
        (PORT clk (2469:2469:2469) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2494:2494:2494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3691:3691:3691) (3712:3712:3712))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2817:2817:2817) (2815:2815:2815))
        (PORT d[1] (2498:2498:2498) (2651:2651:2651))
        (PORT d[2] (2464:2464:2464) (2654:2654:2654))
        (PORT d[3] (2825:2825:2825) (2821:2821:2821))
        (PORT d[4] (4290:4290:4290) (4398:4398:4398))
        (PORT d[5] (3924:3924:3924) (4185:4185:4185))
        (PORT d[6] (5379:5379:5379) (5662:5662:5662))
        (PORT d[7] (3575:3575:3575) (3794:3794:3794))
        (PORT d[8] (3399:3399:3399) (3518:3518:3518))
        (PORT d[9] (3896:3896:3896) (4186:4186:4186))
        (PORT d[10] (4397:4397:4397) (4490:4490:4490))
        (PORT d[11] (4315:4315:4315) (4616:4616:4616))
        (PORT d[12] (5524:5524:5524) (5577:5577:5577))
        (PORT clk (2471:2471:2471) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2492:2492:2492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1817:1817:1817) (1867:1867:1867))
        (PORT clk (2490:2490:2490) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2904:2904:2904) (2979:2979:2979))
        (PORT d[1] (2719:2719:2719) (2723:2723:2723))
        (PORT d[2] (3759:3759:3759) (3921:3921:3921))
        (PORT d[3] (2437:2437:2437) (2583:2583:2583))
        (PORT d[4] (2564:2564:2564) (2653:2653:2653))
        (PORT d[5] (3270:3270:3270) (3368:3368:3368))
        (PORT d[6] (2841:2841:2841) (2893:2893:2893))
        (PORT d[7] (3174:3174:3174) (3365:3365:3365))
        (PORT d[8] (2403:2403:2403) (2427:2427:2427))
        (PORT d[9] (2540:2540:2540) (2611:2611:2611))
        (PORT d[10] (2603:2603:2603) (2656:2656:2656))
        (PORT d[11] (2485:2485:2485) (2550:2550:2550))
        (PORT d[12] (1975:1975:1975) (2064:2064:2064))
        (PORT clk (2486:2486:2486) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2468:2468:2468) (2443:2443:2443))
        (PORT clk (2486:2486:2486) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2511:2511:2511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3708:3708:3708) (3729:3729:3729))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2512:2512:2512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2098:2098:2098) (2138:2138:2138))
        (PORT d[1] (2832:2832:2832) (2849:2849:2849))
        (PORT d[2] (2752:2752:2752) (2928:2928:2928))
        (PORT d[3] (2026:2026:2026) (2031:2031:2031))
        (PORT d[4] (3860:3860:3860) (3927:3927:3927))
        (PORT d[5] (2100:2100:2100) (2139:2139:2139))
        (PORT d[6] (1772:1772:1772) (1809:1809:1809))
        (PORT d[7] (2964:2964:2964) (3058:3058:3058))
        (PORT d[8] (1819:1819:1819) (1864:1864:1864))
        (PORT d[9] (1729:1729:1729) (1745:1745:1745))
        (PORT d[10] (2784:2784:2784) (2777:2777:2777))
        (PORT d[11] (3038:3038:3038) (3232:3232:3232))
        (PORT d[12] (2014:2014:2014) (2029:2029:2029))
        (PORT clk (2488:2488:2488) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[15\]\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (806:806:806))
        (PORT datab (1892:1892:1892) (2038:2038:2038))
        (PORT datac (2606:2606:2606) (2764:2764:2764))
        (PORT datad (1831:1831:1831) (1772:1772:1772))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[15\]\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2780:2780:2780) (2901:2901:2901))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a111\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2061:2061:2061) (2063:2063:2063))
        (PORT clk (2464:2464:2464) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a111\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3034:3034:3034) (3121:3121:3121))
        (PORT d[1] (3127:3127:3127) (3168:3168:3168))
        (PORT d[2] (3812:3812:3812) (3967:3967:3967))
        (PORT d[3] (2547:2547:2547) (2646:2646:2646))
        (PORT d[4] (2690:2690:2690) (2789:2789:2789))
        (PORT d[5] (2903:2903:2903) (3005:3005:3005))
        (PORT d[6] (2808:2808:2808) (2857:2857:2857))
        (PORT d[7] (3912:3912:3912) (4077:4077:4077))
        (PORT d[8] (2480:2480:2480) (2536:2536:2536))
        (PORT d[9] (2638:2638:2638) (2753:2753:2753))
        (PORT d[10] (2761:2761:2761) (2803:2803:2803))
        (PORT d[11] (2475:2475:2475) (2537:2537:2537))
        (PORT d[12] (2306:2306:2306) (2398:2398:2398))
        (PORT clk (2460:2460:2460) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a111\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2448:2448:2448) (2442:2442:2442))
        (PORT clk (2460:2460:2460) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a111\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2480:2480:2480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a111\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3682:3682:3682) (3698:3698:3698))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a111\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2481:2481:2481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a111\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a111\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a111\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2432:2432:2432) (2465:2465:2465))
        (PORT d[1] (3170:3170:3170) (3187:3187:3187))
        (PORT d[2] (2874:2874:2874) (3098:3098:3098))
        (PORT d[3] (2357:2357:2357) (2362:2362:2362))
        (PORT d[4] (4119:4119:4119) (4482:4482:4482))
        (PORT d[5] (2476:2476:2476) (2514:2514:2514))
        (PORT d[6] (2175:2175:2175) (2215:2215:2215))
        (PORT d[7] (2244:2244:2244) (2314:2314:2314))
        (PORT d[8] (2497:2497:2497) (2531:2531:2531))
        (PORT d[9] (2054:2054:2054) (2070:2070:2070))
        (PORT d[10] (2810:2810:2810) (2800:2800:2800))
        (PORT d[11] (2577:2577:2577) (2798:2798:2798))
        (PORT d[12] (2372:2372:2372) (2392:2392:2392))
        (PORT clk (2462:2462:2462) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a111\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2478:2478:2478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a111\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a111\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a111\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a127\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2095:2095:2095) (2097:2097:2097))
        (PORT clk (2456:2456:2456) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a127\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3021:3021:3021) (3106:3106:3106))
        (PORT d[1] (2783:2783:2783) (2834:2834:2834))
        (PORT d[2] (3403:3403:3403) (3579:3579:3579))
        (PORT d[3] (2450:2450:2450) (2596:2596:2596))
        (PORT d[4] (2315:2315:2315) (2425:2425:2425))
        (PORT d[5] (3220:3220:3220) (3306:3306:3306))
        (PORT d[6] (2828:2828:2828) (2877:2877:2877))
        (PORT d[7] (4194:4194:4194) (4349:4349:4349))
        (PORT d[8] (2481:2481:2481) (2537:2537:2537))
        (PORT d[9] (2736:2736:2736) (2768:2768:2768))
        (PORT d[10] (2442:2442:2442) (2460:2460:2460))
        (PORT d[11] (2468:2468:2468) (2530:2530:2530))
        (PORT d[12] (1955:1955:1955) (2056:2056:2056))
        (PORT clk (2452:2452:2452) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a127\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2747:2747:2747) (2799:2799:2799))
        (PORT clk (2452:2452:2452) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a127\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2471:2471:2471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a127\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3674:3674:3674) (3689:3689:3689))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a127\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2472:2472:2472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a127\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a127\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a127\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2431:2431:2431) (2464:2464:2464))
        (PORT d[1] (2843:2843:2843) (2866:2866:2866))
        (PORT d[2] (2390:2390:2390) (2571:2571:2571))
        (PORT d[3] (2356:2356:2356) (2361:2361:2361))
        (PORT d[4] (4125:4125:4125) (4489:4489:4489))
        (PORT d[5] (2155:2155:2155) (2201:2201:2201))
        (PORT d[6] (2503:2503:2503) (2533:2533:2533))
        (PORT d[7] (2205:2205:2205) (2272:2272:2272))
        (PORT d[8] (2152:2152:2152) (2193:2193:2193))
        (PORT d[9] (3509:3509:3509) (3720:3720:3720))
        (PORT d[10] (2769:2769:2769) (2755:2755:2755))
        (PORT d[11] (2564:2564:2564) (2781:2781:2781))
        (PORT d[12] (2402:2402:2402) (2427:2427:2427))
        (PORT clk (2454:2454:2454) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a127\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2469:2469:2469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a127\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a127\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a127\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[15\]\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2716:2716:2716) (2727:2727:2727))
        (PORT datab (2080:2080:2080) (2172:2172:2172))
        (PORT datac (691:691:691) (687:687:687))
        (PORT datad (1041:1041:1041) (1033:1033:1033))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[15\]\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2784:2784:2784) (2906:2906:2906))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (1434:1434:1434) (1385:1385:1385))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1185:1185:1185) (1129:1129:1129))
        (PORT clk (2496:2496:2496) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2115:2115:2115) (2156:2156:2156))
        (PORT d[1] (2559:2559:2559) (2583:2583:2583))
        (PORT d[2] (2767:2767:2767) (2945:2945:2945))
        (PORT d[3] (3006:3006:3006) (2987:2987:2987))
        (PORT d[4] (1757:1757:1757) (1782:1782:1782))
        (PORT d[5] (1730:1730:1730) (1770:1770:1770))
        (PORT d[6] (1436:1436:1436) (1476:1476:1476))
        (PORT d[7] (2029:2029:2029) (2064:2064:2064))
        (PORT d[8] (1786:1786:1786) (1828:1828:1828))
        (PORT d[9] (1701:1701:1701) (1720:1720:1720))
        (PORT d[10] (2760:2760:2760) (2750:2750:2750))
        (PORT d[11] (2770:2770:2770) (2966:2966:2966))
        (PORT d[12] (2010:2010:2010) (2022:2022:2022))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2890:2890:2890) (2917:2917:2917))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (PORT d[0] (2969:2969:2969) (2887:2887:2887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1108:1108:1108) (1107:1107:1107))
        (PORT clk (2499:2499:2499) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2771:2771:2771) (2773:2773:2773))
        (PORT d[1] (2769:2769:2769) (2943:2943:2943))
        (PORT d[2] (2444:2444:2444) (2622:2622:2622))
        (PORT d[3] (3530:3530:3530) (3511:3511:3511))
        (PORT d[4] (3694:3694:3694) (4017:4017:4017))
        (PORT d[5] (4227:4227:4227) (4484:4484:4484))
        (PORT d[6] (2530:2530:2530) (2521:2521:2521))
        (PORT d[7] (3634:3634:3634) (3862:3862:3862))
        (PORT d[8] (3356:3356:3356) (3481:3481:3481))
        (PORT d[9] (3844:3844:3844) (4132:4132:4132))
        (PORT d[10] (4710:4710:4710) (4796:4796:4796))
        (PORT d[11] (4680:4680:4680) (4976:4976:4976))
        (PORT d[12] (5865:5865:5865) (5914:5914:5914))
        (PORT clk (2495:2495:2495) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a63\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2781:2781:2781) (2809:2809:2809))
        (PORT clk (2495:2495:2495) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2524:2524:2524))
        (PORT d[0] (4385:4385:4385) (4356:4356:4356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1521:1521:1521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1522:1522:1522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1522:1522:1522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[15\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1072:1072:1072) (1125:1125:1125))
        (PORT datab (364:364:364) (482:482:482))
        (PORT datac (1652:1652:1652) (1630:1630:1630))
        (PORT datad (1903:1903:1903) (1966:1966:1966))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1074:1074:1074) (1075:1075:1075))
        (PORT clk (2455:2455:2455) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2844:2844:2844) (2846:2846:2846))
        (PORT d[1] (2426:2426:2426) (2615:2615:2615))
        (PORT d[2] (2462:2462:2462) (2658:2658:2658))
        (PORT d[3] (4193:4193:4193) (4151:4151:4151))
        (PORT d[4] (4518:4518:4518) (4597:4597:4597))
        (PORT d[5] (3874:3874:3874) (4135:4135:4135))
        (PORT d[6] (5009:5009:5009) (5296:5296:5296))
        (PORT d[7] (3145:3145:3145) (3374:3374:3374))
        (PORT d[8] (5077:5077:5077) (5280:5280:5280))
        (PORT d[9] (4243:4243:4243) (4521:4521:4521))
        (PORT d[10] (4253:4253:4253) (4314:4314:4314))
        (PORT d[11] (2893:2893:2893) (3141:3141:3141))
        (PORT d[12] (5489:5489:5489) (5541:5541:5541))
        (PORT clk (2451:2451:2451) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2851:2851:2851) (2843:2843:2843))
        (PORT clk (2451:2451:2451) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2469:2469:2469))
        (PORT d[0] (2866:2866:2866) (2873:2873:2873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1466:1466:1466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1467:1467:1467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1467:1467:1467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1467:1467:1467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1737:1737:1737) (1768:1768:1768))
        (PORT clk (2515:2515:2515) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4462:4462:4462) (4701:4701:4701))
        (PORT d[1] (4601:4601:4601) (4854:4854:4854))
        (PORT d[2] (2807:2807:2807) (3025:3025:3025))
        (PORT d[3] (3899:3899:3899) (3918:3918:3918))
        (PORT d[4] (5214:5214:5214) (5309:5309:5309))
        (PORT d[5] (4314:4314:4314) (4669:4669:4669))
        (PORT d[6] (3014:3014:3014) (3185:3185:3185))
        (PORT d[7] (4461:4461:4461) (4668:4668:4668))
        (PORT d[8] (4082:4082:4082) (4251:4251:4251))
        (PORT d[9] (4108:4108:4108) (4333:4333:4333))
        (PORT d[10] (4142:4142:4142) (4307:4307:4307))
        (PORT d[11] (3676:3676:3676) (3928:3928:3928))
        (PORT d[12] (2744:2744:2744) (2930:2930:2930))
        (PORT clk (2511:2511:2511) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3526:3526:3526) (3538:3538:3538))
        (PORT clk (2511:2511:2511) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (PORT d[0] (3839:3839:3839) (3921:3921:3921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1537:1537:1537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1538:1538:1538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1538:1538:1538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[15\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1072:1072:1072) (1125:1125:1125))
        (PORT datab (364:364:364) (481:481:481))
        (PORT datac (1786:1786:1786) (1836:1836:1836))
        (PORT datad (2197:2197:2197) (2286:2286:2286))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2327:2327:2327) (2363:2363:2363))
        (PORT datab (1492:1492:1492) (1536:1536:1536))
        (PORT datac (227:227:227) (258:258:258))
        (PORT datad (229:229:229) (252:252:252))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[63\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (758:758:758) (767:767:767))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[63\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1534:1534:1534) (1567:1567:1567))
        (PORT clk (2523:2523:2523) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2097:2097:2097) (2095:2095:2095))
        (PORT d[1] (1731:1731:1731) (1715:1715:1715))
        (PORT d[2] (1424:1424:1424) (1412:1412:1412))
        (PORT d[3] (2187:2187:2187) (2182:2182:2182))
        (PORT d[4] (1847:1847:1847) (1854:1854:1854))
        (PORT d[5] (1746:1746:1746) (1741:1741:1741))
        (PORT d[6] (2048:2048:2048) (2054:2054:2054))
        (PORT d[7] (2482:2482:2482) (2645:2645:2645))
        (PORT d[8] (1847:1847:1847) (1851:1851:1851))
        (PORT d[9] (1118:1118:1118) (1130:1130:1130))
        (PORT d[10] (1372:1372:1372) (1361:1361:1361))
        (PORT d[11] (1068:1068:1068) (1059:1059:1059))
        (PORT d[12] (1091:1091:1091) (1086:1086:1086))
        (PORT clk (2519:2519:2519) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1642:1642:1642) (1553:1553:1553))
        (PORT clk (2519:2519:2519) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2549:2549:2549))
        (PORT d[0] (2264:2264:2264) (2184:2184:2184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1369:1369:1369) (1356:1356:1356))
        (PORT d[1] (1515:1515:1515) (1504:1504:1504))
        (PORT d[2] (1403:1403:1403) (1387:1387:1387))
        (PORT d[3] (1812:1812:1812) (1863:1863:1863))
        (PORT d[4] (1612:1612:1612) (1607:1607:1607))
        (PORT d[5] (1560:1560:1560) (1567:1567:1567))
        (PORT d[6] (847:847:847) (863:863:863))
        (PORT d[7] (1479:1479:1479) (1470:1470:1470))
        (PORT d[8] (1088:1088:1088) (1080:1080:1080))
        (PORT d[9] (1790:1790:1790) (1781:1781:1781))
        (PORT d[10] (1455:1455:1455) (1446:1446:1446))
        (PORT d[11] (1135:1135:1135) (1143:1143:1143))
        (PORT d[12] (1117:1117:1117) (1125:1125:1125))
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (PORT stall (1712:1712:1712) (1776:1776:1776))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (PORT d[0] (1205:1205:1205) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1574:1574:1574) (1611:1611:1611))
        (PORT clk (2497:2497:2497) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2016:2016:2016) (2001:2001:2001))
        (PORT d[1] (2291:2291:2291) (2236:2236:2236))
        (PORT d[2] (2723:2723:2723) (2843:2843:2843))
        (PORT d[3] (1645:1645:1645) (1712:1712:1712))
        (PORT d[4] (1421:1421:1421) (1430:1430:1430))
        (PORT d[5] (1708:1708:1708) (1694:1694:1694))
        (PORT d[6] (1338:1338:1338) (1314:1314:1314))
        (PORT d[7] (1293:1293:1293) (1280:1280:1280))
        (PORT d[8] (1129:1129:1129) (1135:1135:1135))
        (PORT d[9] (1885:1885:1885) (1940:1940:1940))
        (PORT d[10] (1156:1156:1156) (1169:1169:1169))
        (PORT d[11] (1137:1137:1137) (1132:1132:1132))
        (PORT d[12] (1380:1380:1380) (1365:1365:1365))
        (PORT clk (2493:2493:2493) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (1969:1969:1969))
        (PORT clk (2493:2493:2493) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2513:2513:2513))
        (PORT d[0] (2727:2727:2727) (2651:2651:2651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1767:1767:1767) (1751:1751:1751))
        (PORT d[1] (1768:1768:1768) (1758:1758:1758))
        (PORT d[2] (1424:1424:1424) (1418:1418:1418))
        (PORT d[3] (1847:1847:1847) (1896:1896:1896))
        (PORT d[4] (2118:2118:2118) (2206:2206:2206))
        (PORT d[5] (1156:1156:1156) (1154:1154:1154))
        (PORT d[6] (861:861:861) (876:876:876))
        (PORT d[7] (1108:1108:1108) (1102:1102:1102))
        (PORT d[8] (1090:1090:1090) (1082:1082:1082))
        (PORT d[9] (1434:1434:1434) (1430:1430:1430))
        (PORT d[10] (1384:1384:1384) (1392:1392:1392))
        (PORT d[11] (1691:1691:1691) (1679:1679:1679))
        (PORT d[12] (1117:1117:1117) (1115:1115:1115))
        (PORT clk (2451:2451:2451) (2431:2431:2431))
        (PORT stall (1989:1989:1989) (2067:2067:2067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2431:2431:2431))
        (PORT d[0] (1548:1548:1548) (1470:1470:1470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2432:2432:2432))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2432:2432:2432))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2432:2432:2432))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1509:1509:1509) (1567:1567:1567))
        (PORT datab (2114:2114:2114) (2142:2142:2142))
        (PORT datac (730:730:730) (722:722:722))
        (PORT datad (762:762:762) (758:758:758))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1567:1567:1567) (1603:1603:1603))
        (PORT clk (2517:2517:2517) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2039:2039:2039) (2004:2004:2004))
        (PORT d[1] (1420:1420:1420) (1405:1405:1405))
        (PORT d[2] (1704:1704:1704) (1688:1688:1688))
        (PORT d[3] (1829:1829:1829) (1831:1831:1831))
        (PORT d[4] (1799:1799:1799) (1806:1806:1806))
        (PORT d[5] (1987:1987:1987) (1968:1968:1968))
        (PORT d[6] (1696:1696:1696) (1667:1667:1667))
        (PORT d[7] (2502:2502:2502) (2667:2667:2667))
        (PORT d[8] (1514:1514:1514) (1521:1521:1521))
        (PORT d[9] (1492:1492:1492) (1498:1498:1498))
        (PORT d[10] (1100:1100:1100) (1103:1103:1103))
        (PORT d[11] (1673:1673:1673) (1651:1651:1651))
        (PORT d[12] (1418:1418:1418) (1406:1406:1406))
        (PORT clk (2513:2513:2513) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2007:2007:2007) (1932:1932:1932))
        (PORT clk (2513:2513:2513) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2540:2540:2540))
        (PORT d[0] (2629:2629:2629) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1327:1327:1327) (1310:1310:1310))
        (PORT d[1] (1451:1451:1451) (1444:1444:1444))
        (PORT d[2] (1399:1399:1399) (1389:1389:1389))
        (PORT d[3] (1819:1819:1819) (1866:1866:1866))
        (PORT d[4] (1963:1963:1963) (1954:1954:1954))
        (PORT d[5] (1159:1159:1159) (1159:1159:1159))
        (PORT d[6] (500:500:500) (517:517:517))
        (PORT d[7] (1099:1099:1099) (1092:1092:1092))
        (PORT d[8] (1067:1067:1067) (1057:1057:1057))
        (PORT d[9] (1704:1704:1704) (1693:1693:1693))
        (PORT d[10] (1690:1690:1690) (1676:1676:1676))
        (PORT d[11] (1330:1330:1330) (1324:1324:1324))
        (PORT d[12] (1422:1422:1422) (1425:1425:1425))
        (PORT clk (2471:2471:2471) (2458:2458:2458))
        (PORT stall (2026:2026:2026) (2111:2111:2111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2458:2458:2458))
        (PORT d[0] (1234:1234:1234) (1163:1163:1163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1813:1813:1813) (1849:1849:1849))
        (PORT clk (2515:2515:2515) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1859:1859:1859) (1838:1838:1838))
        (PORT d[1] (1438:1438:1438) (1410:1410:1410))
        (PORT d[2] (2018:2018:2018) (1969:1969:1969))
        (PORT d[3] (1092:1092:1092) (1077:1077:1077))
        (PORT d[4] (1409:1409:1409) (1392:1392:1392))
        (PORT d[5] (2361:2361:2361) (2328:2328:2328))
        (PORT d[6] (2196:2196:2196) (2241:2241:2241))
        (PORT d[7] (1660:1660:1660) (1736:1736:1736))
        (PORT d[8] (2600:2600:2600) (2683:2683:2683))
        (PORT d[9] (1895:1895:1895) (1953:1953:1953))
        (PORT d[10] (1624:1624:1624) (1578:1578:1578))
        (PORT d[11] (2006:2006:2006) (2077:2077:2077))
        (PORT d[12] (1354:1354:1354) (1329:1329:1329))
        (PORT clk (2511:2511:2511) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1748:1748:1748) (1645:1645:1645))
        (PORT clk (2511:2511:2511) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2533:2533:2533))
        (PORT d[0] (2370:2370:2370) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1459:1459:1459) (1439:1439:1439))
        (PORT d[1] (1824:1824:1824) (1774:1774:1774))
        (PORT d[2] (1942:1942:1942) (1877:1877:1877))
        (PORT d[3] (1582:1582:1582) (1544:1544:1544))
        (PORT d[4] (1053:1053:1053) (1060:1060:1060))
        (PORT d[5] (1764:1764:1764) (1720:1720:1720))
        (PORT d[6] (2145:2145:2145) (2192:2192:2192))
        (PORT d[7] (1768:1768:1768) (1724:1724:1724))
        (PORT d[8] (1684:1684:1684) (1642:1642:1642))
        (PORT d[9] (2034:2034:2034) (1978:1978:1978))
        (PORT d[10] (1974:1974:1974) (1917:1917:1917))
        (PORT d[11] (2008:2008:2008) (1962:1962:1962))
        (PORT d[12] (1716:1716:1716) (1679:1679:1679))
        (PORT clk (2469:2469:2469) (2451:2451:2451))
        (PORT stall (2556:2556:2556) (2661:2661:2661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2451:2451:2451))
        (PORT d[0] (1234:1234:1234) (1170:1170:1170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1155:1155:1155) (1239:1239:1239))
        (PORT datab (702:702:702) (678:678:678))
        (PORT datac (1936:1936:1936) (1935:1935:1935))
        (PORT datad (1193:1193:1193) (1169:1169:1169))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1429:1429:1429) (1478:1478:1478))
        (PORT datac (392:392:392) (394:394:394))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1947:1947:1947) (2014:2014:2014))
        (PORT clk (2501:2501:2501) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2650:2650:2650) (2727:2727:2727))
        (PORT d[1] (2527:2527:2527) (2601:2601:2601))
        (PORT d[2] (2595:2595:2595) (2673:2673:2673))
        (PORT d[3] (1726:1726:1726) (1803:1803:1803))
        (PORT d[4] (2259:2259:2259) (2338:2338:2338))
        (PORT d[5] (3325:3325:3325) (3411:3411:3411))
        (PORT d[6] (2568:2568:2568) (2609:2609:2609))
        (PORT d[7] (2687:2687:2687) (2775:2775:2775))
        (PORT d[8] (2438:2438:2438) (2577:2577:2577))
        (PORT d[9] (2226:2226:2226) (2265:2265:2265))
        (PORT d[10] (2178:2178:2178) (2193:2193:2193))
        (PORT d[11] (2076:2076:2076) (2105:2105:2105))
        (PORT d[12] (2222:2222:2222) (2278:2278:2278))
        (PORT clk (2497:2497:2497) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2223:2223:2223) (2208:2208:2208))
        (PORT clk (2497:2497:2497) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
        (PORT d[0] (2845:2845:2845) (2839:2839:2839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2207:2207:2207) (2236:2236:2236))
        (PORT d[1] (2558:2558:2558) (2522:2522:2522))
        (PORT d[2] (2342:2342:2342) (2362:2362:2362))
        (PORT d[3] (1598:1598:1598) (1661:1661:1661))
        (PORT d[4] (2143:2143:2143) (2235:2235:2235))
        (PORT d[5] (2305:2305:2305) (2350:2350:2350))
        (PORT d[6] (1592:1592:1592) (1566:1566:1566))
        (PORT d[7] (1898:1898:1898) (1966:1966:1966))
        (PORT d[8] (2495:2495:2495) (2516:2516:2516))
        (PORT d[9] (2708:2708:2708) (2804:2804:2804))
        (PORT d[10] (2842:2842:2842) (2863:2863:2863))
        (PORT d[11] (1782:1782:1782) (1828:1828:1828))
        (PORT d[12] (2351:2351:2351) (2427:2427:2427))
        (PORT clk (2455:2455:2455) (2441:2441:2441))
        (PORT stall (2103:2103:2103) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2441:2441:2441))
        (PORT d[0] (1824:1824:1824) (1828:1828:1828))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1966:1966:1966) (2035:2035:2035))
        (PORT clk (2480:2480:2480) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3600:3600:3600) (3669:3669:3669))
        (PORT d[1] (2870:2870:2870) (2935:2935:2935))
        (PORT d[2] (2642:2642:2642) (2726:2726:2726))
        (PORT d[3] (1708:1708:1708) (1774:1774:1774))
        (PORT d[4] (2270:2270:2270) (2385:2385:2385))
        (PORT d[5] (2882:2882:2882) (2922:2922:2922))
        (PORT d[6] (2164:2164:2164) (2202:2202:2202))
        (PORT d[7] (1912:1912:1912) (1949:1949:1949))
        (PORT d[8] (2193:2193:2193) (2230:2230:2230))
        (PORT d[9] (2201:2201:2201) (2235:2235:2235))
        (PORT d[10] (2469:2469:2469) (2516:2516:2516))
        (PORT d[11] (2392:2392:2392) (2522:2522:2522))
        (PORT d[12] (2489:2489:2489) (2539:2539:2539))
        (PORT clk (2476:2476:2476) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2278:2278:2278) (2250:2250:2250))
        (PORT clk (2476:2476:2476) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2496:2496:2496))
        (PORT d[0] (2900:2900:2900) (2881:2881:2881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2497:2497:2497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2278:2278:2278) (2363:2363:2363))
        (PORT d[1] (2632:2632:2632) (2718:2718:2718))
        (PORT d[2] (2405:2405:2405) (2417:2417:2417))
        (PORT d[3] (1593:1593:1593) (1656:1656:1656))
        (PORT d[4] (2160:2160:2160) (2258:2258:2258))
        (PORT d[5] (2254:2254:2254) (2305:2305:2305))
        (PORT d[6] (2218:2218:2218) (2190:2190:2190))
        (PORT d[7] (2070:2070:2070) (2109:2109:2109))
        (PORT d[8] (2697:2697:2697) (2717:2717:2717))
        (PORT d[9] (2406:2406:2406) (2535:2535:2535))
        (PORT d[10] (2586:2586:2586) (2658:2658:2658))
        (PORT d[11] (2072:2072:2072) (2120:2120:2120))
        (PORT d[12] (2310:2310:2310) (2382:2382:2382))
        (PORT clk (2434:2434:2434) (2414:2414:2414))
        (PORT stall (2422:2422:2422) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2414:2414:2414))
        (PORT d[0] (1982:1982:1982) (1939:1939:1939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1634:1634:1634) (1738:1738:1738))
        (PORT datab (2053:2053:2053) (2057:2057:2057))
        (PORT datac (625:625:625) (598:598:598))
        (PORT datad (752:752:752) (745:745:745))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2303:2303:2303) (2385:2385:2385))
        (PORT clk (2517:2517:2517) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3290:3290:3290) (3357:3357:3357))
        (PORT d[1] (2887:2887:2887) (2976:2976:2976))
        (PORT d[2] (3041:3041:3041) (3133:3133:3133))
        (PORT d[3] (2447:2447:2447) (2538:2538:2538))
        (PORT d[4] (2366:2366:2366) (2477:2477:2477))
        (PORT d[5] (4105:4105:4105) (4315:4315:4315))
        (PORT d[6] (2966:2966:2966) (3042:3042:3042))
        (PORT d[7] (2364:2364:2364) (2451:2451:2451))
        (PORT d[8] (2597:2597:2597) (2613:2613:2613))
        (PORT d[9] (2563:2563:2563) (2635:2635:2635))
        (PORT d[10] (2566:2566:2566) (2622:2622:2622))
        (PORT d[11] (2469:2469:2469) (2531:2531:2531))
        (PORT d[12] (2640:2640:2640) (2726:2726:2726))
        (PORT clk (2513:2513:2513) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2352:2352:2352) (2377:2377:2377))
        (PORT clk (2513:2513:2513) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2539:2539:2539))
        (PORT d[0] (2974:2974:2974) (3008:3008:3008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2709:2709:2709) (2795:2795:2795))
        (PORT d[1] (2985:2985:2985) (3027:3027:3027))
        (PORT d[2] (2575:2575:2575) (2585:2585:2585))
        (PORT d[3] (2255:2255:2255) (2345:2345:2345))
        (PORT d[4] (2546:2546:2546) (2675:2675:2675))
        (PORT d[5] (2637:2637:2637) (2707:2707:2707))
        (PORT d[6] (2122:2122:2122) (2174:2174:2174))
        (PORT d[7] (2534:2534:2534) (2553:2553:2553))
        (PORT d[8] (2872:2872:2872) (2942:2942:2942))
        (PORT d[9] (2803:2803:2803) (2976:2976:2976))
        (PORT d[10] (2910:2910:2910) (2968:2968:2968))
        (PORT d[11] (1940:1940:1940) (2030:2030:2030))
        (PORT d[12] (2625:2625:2625) (2714:2714:2714))
        (PORT clk (2471:2471:2471) (2457:2457:2457))
        (PORT stall (3166:3166:3166) (3229:3229:3229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2457:2457:2457))
        (PORT d[0] (1849:1849:1849) (1880:1880:1880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1930:1930:1930) (1998:1998:1998))
        (PORT clk (2495:2495:2495) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3610:3610:3610) (3680:3680:3680))
        (PORT d[1] (2496:2496:2496) (2571:2571:2571))
        (PORT d[2] (2670:2670:2670) (2756:2756:2756))
        (PORT d[3] (1705:1705:1705) (1780:1780:1780))
        (PORT d[4] (2274:2274:2274) (2340:2340:2340))
        (PORT d[5] (2949:2949:2949) (2993:2993:2993))
        (PORT d[6] (2207:2207:2207) (2249:2249:2249))
        (PORT d[7] (1904:1904:1904) (1958:1958:1958))
        (PORT d[8] (2286:2286:2286) (2408:2408:2408))
        (PORT d[9] (2220:2220:2220) (2257:2257:2257))
        (PORT d[10] (2125:2125:2125) (2139:2139:2139))
        (PORT d[11] (2376:2376:2376) (2508:2508:2508))
        (PORT d[12] (1891:1891:1891) (1952:1952:1952))
        (PORT clk (2491:2491:2491) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2586:2586:2586) (2569:2569:2569))
        (PORT clk (2491:2491:2491) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2519:2519:2519))
        (PORT d[0] (3208:3208:3208) (3200:3200:3200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2668:2668:2668) (2741:2741:2741))
        (PORT d[1] (2632:2632:2632) (2718:2718:2718))
        (PORT d[2] (2366:2366:2366) (2389:2389:2389))
        (PORT d[3] (1593:1593:1593) (1658:1658:1658))
        (PORT d[4] (2420:2420:2420) (2491:2491:2491))
        (PORT d[5] (1917:1917:1917) (1978:1978:1978))
        (PORT d[6] (1891:1891:1891) (1870:1870:1870))
        (PORT d[7] (2138:2138:2138) (2200:2200:2200))
        (PORT d[8] (1519:1519:1519) (1556:1556:1556))
        (PORT d[9] (2733:2733:2733) (2831:2831:2831))
        (PORT d[10] (2559:2559:2559) (2598:2598:2598))
        (PORT d[11] (1803:1803:1803) (1853:1853:1853))
        (PORT d[12] (2359:2359:2359) (2435:2435:2435))
        (PORT clk (2449:2449:2449) (2437:2437:2437))
        (PORT stall (2441:2441:2441) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2437:2437:2437))
        (PORT d[0] (1627:1627:1627) (1603:1603:1603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (1240:1240:1240))
        (PORT datab (2110:2110:2110) (2148:2148:2148))
        (PORT datac (1936:1936:1936) (1934:1934:1934))
        (PORT datad (1769:1769:1769) (1673:1673:1673))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1427:1427:1427) (1476:1476:1476))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (1302:1302:1302) (1317:1317:1317))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (375:375:375))
        (PORT datab (1132:1132:1132) (1180:1180:1180))
        (PORT datac (1085:1085:1085) (1081:1081:1081))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxRDM\|Mux0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (324:324:324))
        (PORT datab (1056:1056:1056) (1111:1111:1111))
        (PORT datac (234:234:234) (270:270:270))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1156:1156:1156) (1145:1145:1145))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2153:2153:2153))
        (PORT asdata (1095:1095:1095) (1134:1134:1134))
        (PORT ena (1987:1987:1987) (1982:1982:1982))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteAC\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1714:1714:1714) (1741:1741:1741))
        (PORT datab (778:778:778) (818:818:818))
        (PORT datac (211:211:211) (248:248:248))
        (PORT datad (437:437:437) (452:452:452))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux6\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (290:290:290))
        (PORT datab (267:267:267) (304:304:304))
        (PORT datac (699:699:699) (695:695:695))
        (PORT datad (211:211:211) (237:237:237))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1397:1397:1397) (1390:1390:1390))
        (PORT datab (317:317:317) (405:405:405))
        (PORT datac (673:673:673) (712:712:712))
        (PORT datad (750:750:750) (772:772:772))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux5\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1672:1672:1672) (1694:1694:1694))
        (PORT datac (754:754:754) (793:793:793))
        (PORT datad (1006:1006:1006) (1004:1004:1004))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux5\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1369:1369:1369) (1382:1382:1382))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1802:1802:1802) (1809:1809:1809))
        (PORT datad (378:378:378) (386:386:386))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux5\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1585:1585:1585) (1560:1560:1560))
        (PORT datab (1668:1668:1668) (1690:1690:1690))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2577:2577:2577) (2590:2590:2590))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1910:1910:1910) (1903:1903:1903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a90\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1670:1670:1670) (1723:1723:1723))
        (PORT clk (2463:2463:2463) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a90\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3009:3009:3009) (3071:3071:3071))
        (PORT d[1] (2428:2428:2428) (2402:2402:2402))
        (PORT d[2] (2770:2770:2770) (2914:2914:2914))
        (PORT d[3] (2039:2039:2039) (2139:2139:2139))
        (PORT d[4] (2229:2229:2229) (2319:2319:2319))
        (PORT d[5] (2545:2545:2545) (2590:2590:2590))
        (PORT d[6] (1412:1412:1412) (1406:1406:1406))
        (PORT d[7] (2346:2346:2346) (2301:2301:2301))
        (PORT d[8] (2440:2440:2440) (2549:2549:2549))
        (PORT d[9] (1919:1919:1919) (1974:1974:1974))
        (PORT d[10] (1886:1886:1886) (1888:1888:1888))
        (PORT d[11] (2047:2047:2047) (2062:2062:2062))
        (PORT d[12] (2184:2184:2184) (2182:2182:2182))
        (PORT clk (2459:2459:2459) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a90\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2679:2679:2679) (2573:2573:2573))
        (PORT clk (2459:2459:2459) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a90\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a90\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3681:3681:3681) (3697:3697:3697))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a90\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2480:2480:2480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a90\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a90\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a90\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2520:2520:2520) (2634:2634:2634))
        (PORT d[1] (3477:3477:3477) (3491:3491:3491))
        (PORT d[2] (2739:2739:2739) (2912:2912:2912))
        (PORT d[3] (4168:4168:4168) (4142:4142:4142))
        (PORT d[4] (4022:4022:4022) (4010:4010:4010))
        (PORT d[5] (2867:2867:2867) (2973:2973:2973))
        (PORT d[6] (2417:2417:2417) (2521:2521:2521))
        (PORT d[7] (2969:2969:2969) (3029:3029:3029))
        (PORT d[8] (4578:4578:4578) (4835:4835:4835))
        (PORT d[9] (3382:3382:3382) (3562:3562:3562))
        (PORT d[10] (4216:4216:4216) (4170:4170:4170))
        (PORT d[11] (2949:2949:2949) (3203:3203:3203))
        (PORT d[12] (3753:3753:3753) (3775:3775:3775))
        (PORT clk (2461:2461:2461) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a90\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2477:2477:2477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a90\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a90\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a90\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a74\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2003:2003:2003) (2049:2049:2049))
        (PORT clk (2463:2463:2463) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3098:3098:3098) (3231:3231:3231))
        (PORT d[1] (2851:2851:2851) (3014:3014:3014))
        (PORT d[2] (2727:2727:2727) (2863:2863:2863))
        (PORT d[3] (2329:2329:2329) (2419:2419:2419))
        (PORT d[4] (2268:2268:2268) (2355:2355:2355))
        (PORT d[5] (2658:2658:2658) (2628:2628:2628))
        (PORT d[6] (1743:1743:1743) (1734:1734:1734))
        (PORT d[7] (2894:2894:2894) (3063:3063:3063))
        (PORT d[8] (2038:2038:2038) (2150:2150:2150))
        (PORT d[9] (2287:2287:2287) (2338:2338:2338))
        (PORT d[10] (2249:2249:2249) (2249:2249:2249))
        (PORT d[11] (2398:2398:2398) (2407:2407:2407))
        (PORT d[12] (2259:2259:2259) (2307:2307:2307))
        (PORT clk (2459:2459:2459) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a74\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2070:2070:2070) (2034:2034:2034))
        (PORT clk (2459:2459:2459) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a74\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3681:3681:3681) (3697:3697:3697))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2480:2480:2480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a74\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a74\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a74\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2857:2857:2857) (2964:2964:2964))
        (PORT d[1] (3783:3783:3783) (3792:3792:3792))
        (PORT d[2] (2628:2628:2628) (2790:2790:2790))
        (PORT d[3] (4575:4575:4575) (4539:4539:4539))
        (PORT d[4] (4114:4114:4114) (4118:4118:4118))
        (PORT d[5] (2590:2590:2590) (2703:2703:2703))
        (PORT d[6] (2579:2579:2579) (2702:2702:2702))
        (PORT d[7] (3359:3359:3359) (3406:3406:3406))
        (PORT d[8] (4535:4535:4535) (4789:4789:4789))
        (PORT d[9] (3782:3782:3782) (3957:3957:3957))
        (PORT d[10] (6588:6588:6588) (6947:6947:6947))
        (PORT d[11] (2970:2970:2970) (3223:3223:3223))
        (PORT d[12] (4090:4090:4090) (4109:4109:4109))
        (PORT clk (2461:2461:2461) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2477:2477:2477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[10\]\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2094:2094:2094) (2167:2167:2167))
        (PORT datab (2057:2057:2057) (2123:2123:2123))
        (PORT datac (1028:1028:1028) (1024:1024:1024))
        (PORT datad (1417:1417:1417) (1401:1401:1401))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a122\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1897:1897:1897) (1890:1890:1890))
        (PORT clk (2490:2490:2490) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a122\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2733:2733:2733) (2749:2749:2749))
        (PORT d[1] (2714:2714:2714) (2718:2718:2718))
        (PORT d[2] (4096:4096:4096) (4255:4255:4255))
        (PORT d[3] (2568:2568:2568) (2609:2609:2609))
        (PORT d[4] (2653:2653:2653) (2755:2755:2755))
        (PORT d[5] (3205:3205:3205) (3303:3303:3303))
        (PORT d[6] (2847:2847:2847) (2900:2900:2900))
        (PORT d[7] (3224:3224:3224) (3416:3416:3416))
        (PORT d[8] (2520:2520:2520) (2586:2586:2586))
        (PORT d[9] (2458:2458:2458) (2475:2475:2475))
        (PORT d[10] (2579:2579:2579) (2631:2631:2631))
        (PORT d[11] (2483:2483:2483) (2545:2545:2545))
        (PORT d[12] (2284:2284:2284) (2361:2361:2361))
        (PORT clk (2486:2486:2486) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a122\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2305:2305:2305) (2328:2328:2328))
        (PORT clk (2486:2486:2486) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a122\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2507:2507:2507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a122\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3708:3708:3708) (3725:3725:3725))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a122\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2508:2508:2508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a122\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a122\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a122\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2097:2097:2097) (2136:2136:2136))
        (PORT d[1] (2538:2538:2538) (2546:2546:2546))
        (PORT d[2] (2408:2408:2408) (2584:2584:2584))
        (PORT d[3] (3008:3008:3008) (2988:2988:2988))
        (PORT d[4] (2116:2116:2116) (2133:2133:2133))
        (PORT d[5] (1761:1761:1761) (1805:1805:1805))
        (PORT d[6] (1440:1440:1440) (1481:1481:1481))
        (PORT d[7] (2437:2437:2437) (2484:2484:2484))
        (PORT d[8] (1780:1780:1780) (1819:1819:1819))
        (PORT d[9] (1746:1746:1746) (1770:1770:1770))
        (PORT d[10] (2762:2762:2762) (2751:2751:2751))
        (PORT d[11] (2558:2558:2558) (2774:2774:2774))
        (PORT d[12] (1990:1990:1990) (1999:1999:1999))
        (PORT clk (2488:2488:2488) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a122\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2505:2505:2505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a122\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a122\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a122\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a106\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1869:1869:1869) (1860:1860:1860))
        (PORT clk (2507:2507:2507) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a106\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2705:2705:2705) (2714:2714:2714))
        (PORT d[1] (2401:2401:2401) (2415:2415:2415))
        (PORT d[2] (3161:3161:3161) (3146:3146:3146))
        (PORT d[3] (2248:2248:2248) (2301:2301:2301))
        (PORT d[4] (2654:2654:2654) (2756:2756:2756))
        (PORT d[5] (3194:3194:3194) (3291:3291:3291))
        (PORT d[6] (2505:2505:2505) (2566:2566:2566))
        (PORT d[7] (3225:3225:3225) (3417:3417:3417))
        (PORT d[8] (2157:2157:2157) (2189:2189:2189))
        (PORT d[9] (2131:2131:2131) (2165:2165:2165))
        (PORT d[10] (2356:2356:2356) (2356:2356:2356))
        (PORT d[11] (2077:2077:2077) (2101:2101:2101))
        (PORT d[12] (1925:1925:1925) (2020:2020:2020))
        (PORT clk (2503:2503:2503) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a106\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2404:2404:2404) (2353:2353:2353))
        (PORT clk (2503:2503:2503) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a106\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a106\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3725:3725:3725) (3747:3747:3747))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a106\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a106\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a106\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a106\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1680:1680:1680) (1714:1714:1714))
        (PORT d[1] (2514:2514:2514) (2534:2534:2534))
        (PORT d[2] (2747:2747:2747) (2923:2923:2923))
        (PORT d[3] (2354:2354:2354) (2353:2353:2353))
        (PORT d[4] (2157:2157:2157) (2177:2177:2177))
        (PORT d[5] (1748:1748:1748) (1788:1788:1788))
        (PORT d[6] (1156:1156:1156) (1198:1198:1198))
        (PORT d[7] (1490:1490:1490) (1549:1549:1549))
        (PORT d[8] (1524:1524:1524) (1575:1575:1575))
        (PORT d[9] (1414:1414:1414) (1440:1440:1440))
        (PORT d[10] (3110:3110:3110) (3091:3091:3091))
        (PORT d[11] (2533:2533:2533) (2748:2748:2748))
        (PORT d[12] (1638:1638:1638) (1666:1666:1666))
        (PORT clk (2505:2505:2505) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a106\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a106\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a106\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a106\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[10\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2101:2101:2101) (2119:2119:2119))
        (PORT datab (1757:1757:1757) (1830:1830:1830))
        (PORT datac (990:990:990) (979:979:979))
        (PORT datad (677:677:677) (674:674:674))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1935:1935:1935) (1977:1977:1977))
        (PORT clk (2481:2481:2481) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2691:2691:2691) (2781:2781:2781))
        (PORT d[1] (2106:2106:2106) (2087:2087:2087))
        (PORT d[2] (3086:3086:3086) (3219:3219:3219))
        (PORT d[3] (2316:2316:2316) (2384:2384:2384))
        (PORT d[4] (2285:2285:2285) (2371:2371:2371))
        (PORT d[5] (2020:2020:2020) (1998:1998:1998))
        (PORT d[6] (1344:1344:1344) (1314:1314:1314))
        (PORT d[7] (2372:2372:2372) (2328:2328:2328))
        (PORT d[8] (1812:1812:1812) (1809:1809:1809))
        (PORT d[9] (2235:2235:2235) (2278:2278:2278))
        (PORT d[10] (1853:1853:1853) (1852:1852:1852))
        (PORT d[11] (2351:2351:2351) (2352:2352:2352))
        (PORT d[12] (2178:2178:2178) (2176:2176:2176))
        (PORT clk (2477:2477:2477) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2408:2408:2408) (2362:2362:2362))
        (PORT clk (2477:2477:2477) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3699:3699:3699) (3722:3722:3722))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2505:2505:2505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a42\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2817:2817:2817) (2918:2918:2918))
        (PORT d[1] (3436:3436:3436) (3450:3450:3450))
        (PORT d[2] (2432:2432:2432) (2616:2616:2616))
        (PORT d[3] (4531:4531:4531) (4488:4488:4488))
        (PORT d[4] (3806:3806:3806) (3812:3812:3812))
        (PORT d[5] (3242:3242:3242) (3345:3345:3345))
        (PORT d[6] (2903:2903:2903) (3020:3020:3020))
        (PORT d[7] (3324:3324:3324) (3369:3369:3369))
        (PORT d[8] (2940:2940:2940) (3015:3015:3015))
        (PORT d[9] (3721:3721:3721) (3894:3894:3894))
        (PORT d[10] (4505:4505:4505) (4457:4457:4457))
        (PORT d[11] (3199:3199:3199) (3445:3445:3445))
        (PORT d[12] (3413:3413:3413) (3431:3431:3431))
        (PORT clk (2479:2479:2479) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2502:2502:2502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (2135:2135:2135))
        (PORT clk (2508:2508:2508) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3112:3112:3112) (3241:3241:3241))
        (PORT d[1] (3121:3121:3121) (3302:3302:3302))
        (PORT d[2] (3131:3131:3131) (3300:3300:3300))
        (PORT d[3] (2373:2373:2373) (2487:2487:2487))
        (PORT d[4] (2611:2611:2611) (2695:2695:2695))
        (PORT d[5] (3250:3250:3250) (3320:3320:3320))
        (PORT d[6] (2737:2737:2737) (2752:2752:2752))
        (PORT d[7] (2507:2507:2507) (2675:2675:2675))
        (PORT d[8] (2501:2501:2501) (2572:2572:2572))
        (PORT d[9] (2750:2750:2750) (2765:2765:2765))
        (PORT d[10] (2598:2598:2598) (2610:2610:2610))
        (PORT d[11] (2379:2379:2379) (2415:2415:2415))
        (PORT d[12] (2519:2519:2519) (2573:2573:2573))
        (PORT clk (2504:2504:2504) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a58\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3093:3093:3093) (3184:3184:3184))
        (PORT clk (2504:2504:2504) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3726:3726:3726) (3744:3744:3744))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a58\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3245:3245:3245) (3383:3383:3383))
        (PORT d[1] (4764:4764:4764) (4940:4940:4940))
        (PORT d[2] (3166:3166:3166) (3375:3375:3375))
        (PORT d[3] (6200:6200:6200) (6117:6117:6117))
        (PORT d[4] (4819:4819:4819) (4877:4877:4877))
        (PORT d[5] (3340:3340:3340) (3612:3612:3612))
        (PORT d[6] (2944:2944:2944) (3102:3102:3102))
        (PORT d[7] (4318:4318:4318) (4519:4519:4519))
        (PORT d[8] (4942:4942:4942) (5237:5237:5237))
        (PORT d[9] (3747:3747:3747) (3958:3958:3958))
        (PORT d[10] (5882:5882:5882) (6253:6253:6253))
        (PORT d[11] (3365:3365:3365) (3652:3652:3652))
        (PORT d[12] (5147:5147:5147) (5147:5147:5147))
        (PORT clk (2506:2506:2506) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[10\]\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2093:2093:2093) (2166:2166:2166))
        (PORT datab (2058:2058:2058) (2124:2124:2124))
        (PORT datac (1059:1059:1059) (1050:1050:1050))
        (PORT datad (1728:1728:1728) (1739:1739:1739))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2029:2029:2029) (2112:2112:2112))
        (PORT clk (2503:2503:2503) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3101:3101:3101) (3223:3223:3223))
        (PORT d[1] (3139:3139:3139) (3323:3323:3323))
        (PORT d[2] (3139:3139:3139) (3309:3309:3309))
        (PORT d[3] (2384:2384:2384) (2479:2479:2479))
        (PORT d[4] (2287:2287:2287) (2377:2377:2377))
        (PORT d[5] (3698:3698:3698) (3813:3813:3813))
        (PORT d[6] (2766:2766:2766) (2781:2781:2781))
        (PORT d[7] (2482:2482:2482) (2647:2647:2647))
        (PORT d[8] (2602:2602:2602) (2676:2676:2676))
        (PORT d[9] (1839:1839:1839) (1896:1896:1896))
        (PORT d[10] (2604:2604:2604) (2699:2699:2699))
        (PORT d[11] (2670:2670:2670) (2674:2674:2674))
        (PORT d[12] (2569:2569:2569) (2609:2609:2609))
        (PORT clk (2499:2499:2499) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2855:2855:2855) (2853:2853:2853))
        (PORT clk (2499:2499:2499) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3721:3721:3721) (3740:3740:3740))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3293:3293:3293) (3439:3439:3439))
        (PORT d[1] (4799:4799:4799) (4978:4978:4978))
        (PORT d[2] (3155:3155:3155) (3364:3364:3364))
        (PORT d[3] (5848:5848:5848) (5757:5757:5757))
        (PORT d[4] (4764:4764:4764) (4831:4831:4831))
        (PORT d[5] (3317:3317:3317) (3585:3585:3585))
        (PORT d[6] (2996:2996:2996) (3159:3159:3159))
        (PORT d[7] (3799:3799:3799) (4016:4016:4016))
        (PORT d[8] (5008:5008:5008) (5308:5308:5308))
        (PORT d[9] (3519:3519:3519) (3757:3757:3757))
        (PORT d[10] (5867:5867:5867) (6236:6236:6236))
        (PORT d[11] (3552:3552:3552) (3824:3824:3824))
        (PORT d[12] (4776:4776:4776) (4787:4787:4787))
        (PORT clk (2501:2501:2501) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1968:1968:1968) (2013:2013:2013))
        (PORT clk (2449:2449:2449) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3111:3111:3111) (3244:3244:3244))
        (PORT d[1] (3211:3211:3211) (3368:3368:3368))
        (PORT d[2] (2772:2772:2772) (2901:2901:2901))
        (PORT d[3] (2017:2017:2017) (2116:2116:2116))
        (PORT d[4] (2240:2240:2240) (2341:2341:2341))
        (PORT d[5] (2562:2562:2562) (2596:2596:2596))
        (PORT d[6] (1415:1415:1415) (1421:1421:1421))
        (PORT d[7] (3216:3216:3216) (3378:3378:3378))
        (PORT d[8] (2402:2402:2402) (2507:2507:2507))
        (PORT d[9] (2534:2534:2534) (2568:2568:2568))
        (PORT d[10] (2240:2240:2240) (2240:2240:2240))
        (PORT d[11] (2446:2446:2446) (2460:2460:2460))
        (PORT d[12] (2519:2519:2519) (2560:2560:2560))
        (PORT clk (2445:2445:2445) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2562:2562:2562) (2545:2545:2545))
        (PORT clk (2445:2445:2445) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2466:2466:2466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3667:3667:3667) (3684:3684:3684))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2467:2467:2467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2877:2877:2877) (2985:2985:2985))
        (PORT d[1] (3780:3780:3780) (3792:3792:3792))
        (PORT d[2] (2427:2427:2427) (2610:2610:2610))
        (PORT d[3] (4542:4542:4542) (4504:4504:4504))
        (PORT d[4] (4134:4134:4134) (4131:4131:4131))
        (PORT d[5] (2860:2860:2860) (2965:2965:2965))
        (PORT d[6] (2573:2573:2573) (2696:2696:2696))
        (PORT d[7] (3630:3630:3630) (3673:3673:3673))
        (PORT d[8] (4557:4557:4557) (4802:4802:4802))
        (PORT d[9] (3749:3749:3749) (3922:3922:3922))
        (PORT d[10] (4497:4497:4497) (4439:4439:4439))
        (PORT d[11] (2833:2833:2833) (3089:3089:3089))
        (PORT d[12] (3791:3791:3791) (3810:3810:3810))
        (PORT clk (2447:2447:2447) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2464:2464:2464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[10\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2093:2093:2093) (2167:2167:2167))
        (PORT datab (2057:2057:2057) (2123:2123:2123))
        (PORT datac (1772:1772:1772) (1797:1797:1797))
        (PORT datad (1008:1008:1008) (1002:1002:1002))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[10\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2520:2520:2520) (2506:2506:2506))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[10\]\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2563:2563:2563) (2548:2548:2548))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1664:1664:1664) (1704:1704:1704))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (868:868:868) (865:865:865))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2833:2833:2833) (2935:2935:2935))
        (PORT d[1] (3794:3794:3794) (3802:3802:3802))
        (PORT d[2] (2427:2427:2427) (2598:2598:2598))
        (PORT d[3] (4871:4871:4871) (4823:4823:4823))
        (PORT d[4] (3828:3828:3828) (3837:3837:3837))
        (PORT d[5] (2541:2541:2541) (2646:2646:2646))
        (PORT d[6] (2629:2629:2629) (2760:2760:2760))
        (PORT d[7] (2511:2511:2511) (2606:2606:2606))
        (PORT d[8] (2720:2720:2720) (2817:2817:2817))
        (PORT d[9] (3003:3003:3003) (3158:3158:3158))
        (PORT d[10] (4551:4551:4551) (4507:4507:4507))
        (PORT d[11] (3307:3307:3307) (3556:3556:3556))
        (PORT d[12] (3362:3362:3362) (3378:3378:3378))
        (PORT clk (2494:2494:2494) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2471:2471:2471) (2446:2446:2446))
        (PORT clk (2494:2494:2494) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2521:2521:2521))
        (PORT d[0] (3652:3652:3652) (3624:3624:3624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (827:827:827) (826:826:826))
        (PORT clk (2482:2482:2482) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2682:2682:2682) (2767:2767:2767))
        (PORT d[1] (3083:3083:3083) (3102:3102:3102))
        (PORT d[2] (2725:2725:2725) (2895:2895:2895))
        (PORT d[3] (4544:4544:4544) (4504:4504:4504))
        (PORT d[4] (3469:3469:3469) (3471:3471:3471))
        (PORT d[5] (3244:3244:3244) (3346:3346:3346))
        (PORT d[6] (2628:2628:2628) (2760:2760:2760))
        (PORT d[7] (3374:3374:3374) (3423:3423:3423))
        (PORT d[8] (2738:2738:2738) (2823:2823:2823))
        (PORT d[9] (3361:3361:3361) (3542:3542:3542))
        (PORT d[10] (4582:4582:4582) (4540:4540:4540))
        (PORT d[11] (3274:3274:3274) (3522:3522:3522))
        (PORT d[12] (3431:3431:3431) (3453:3453:3453))
        (PORT clk (2478:2478:2478) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a58\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2769:2769:2769) (2714:2714:2714))
        (PORT clk (2478:2478:2478) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2499:2499:2499))
        (PORT d[0] (3279:3279:3279) (3217:3217:3217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1496:1496:1496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1497:1497:1497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1497:1497:1497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[10\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1129:1129:1129))
        (PORT datab (366:366:366) (484:484:484))
        (PORT datac (1671:1671:1671) (1655:1655:1655))
        (PORT datad (1751:1751:1751) (1763:1763:1763))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (486:486:486) (491:491:491))
        (PORT clk (2476:2476:2476) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2499:2499:2499) (2609:2609:2609))
        (PORT d[1] (3777:3777:3777) (3785:3785:3785))
        (PORT d[2] (2694:2694:2694) (2868:2868:2868))
        (PORT d[3] (4905:4905:4905) (4860:4860:4860))
        (PORT d[4] (3806:3806:3806) (3811:3811:3811))
        (PORT d[5] (3274:3274:3274) (3380:3380:3380))
        (PORT d[6] (2590:2590:2590) (2717:2717:2717))
        (PORT d[7] (3336:3336:3336) (3382:3382:3382))
        (PORT d[8] (2936:2936:2936) (3012:3012:3012))
        (PORT d[9] (3706:3706:3706) (3881:3881:3881))
        (PORT d[10] (4518:4518:4518) (4471:4471:4471))
        (PORT d[11] (2954:2954:2954) (3210:3210:3210))
        (PORT d[12] (3453:3453:3453) (3476:3476:3476))
        (PORT clk (2472:2472:2472) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2975:2975:2975) (3063:3063:3063))
        (PORT clk (2472:2472:2472) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2494:2494:2494))
        (PORT d[0] (3210:3210:3210) (3228:3228:3228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1491:1491:1491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1492:1492:1492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1492:1492:1492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1970:1970:1970) (1972:1972:1972))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6782:6782:6782) (6856:6856:6856))
        (PORT d[1] (5005:5005:5005) (5311:5311:5311))
        (PORT d[2] (2861:2861:2861) (3082:3082:3082))
        (PORT d[3] (4052:4052:4052) (4163:4163:4163))
        (PORT d[4] (5718:5718:5718) (5798:5798:5798))
        (PORT d[5] (4013:4013:4013) (4299:4299:4299))
        (PORT d[6] (4141:4141:4141) (4390:4390:4390))
        (PORT d[7] (3342:3342:3342) (3523:3523:3523))
        (PORT d[8] (4198:4198:4198) (4438:4438:4438))
        (PORT d[9] (4521:4521:4521) (4561:4561:4561))
        (PORT d[10] (4572:4572:4572) (4816:4816:4816))
        (PORT d[11] (3983:3983:3983) (4262:4262:4262))
        (PORT d[12] (7246:7246:7246) (7358:7358:7358))
        (PORT clk (2494:2494:2494) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3687:3687:3687) (3818:3818:3818))
        (PORT clk (2494:2494:2494) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2521:2521:2521))
        (PORT d[0] (3627:3627:3627) (3721:3721:3721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[10\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1072:1072:1072) (1126:1126:1126))
        (PORT datab (364:364:364) (482:482:482))
        (PORT datac (1474:1474:1474) (1491:1491:1491))
        (PORT datad (2176:2176:2176) (2265:2265:2265))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2330:2330:2330) (2366:2366:2366))
        (PORT datab (1120:1120:1120) (1141:1141:1141))
        (PORT datac (211:211:211) (248:248:248))
        (PORT datad (212:212:212) (238:238:238))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[53\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (253:253:253) (276:276:276))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[53\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[54\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1992:1992:1992) (2032:2032:2032))
        (PORT clk (2509:2509:2509) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2635:2635:2635) (2692:2692:2692))
        (PORT d[1] (2458:2458:2458) (2467:2467:2467))
        (PORT d[2] (2225:2225:2225) (2266:2266:2266))
        (PORT d[3] (2433:2433:2433) (2536:2536:2536))
        (PORT d[4] (2483:2483:2483) (2642:2642:2642))
        (PORT d[5] (2656:2656:2656) (2753:2753:2753))
        (PORT d[6] (2892:2892:2892) (2926:2926:2926))
        (PORT d[7] (2580:2580:2580) (2646:2646:2646))
        (PORT d[8] (2360:2360:2360) (2455:2455:2455))
        (PORT d[9] (2311:2311:2311) (2350:2350:2350))
        (PORT d[10] (2546:2546:2546) (2559:2559:2559))
        (PORT d[11] (2293:2293:2293) (2378:2378:2378))
        (PORT d[12] (1943:1943:1943) (2003:2003:2003))
        (PORT clk (2505:2505:2505) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1930:1930:1930) (1914:1914:1914))
        (PORT clk (2505:2505:2505) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2535:2535:2535))
        (PORT d[0] (2552:2552:2552) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2536:2536:2536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2267:2267:2267) (2306:2306:2306))
        (PORT d[1] (2193:2193:2193) (2236:2236:2236))
        (PORT d[2] (2355:2355:2355) (2371:2371:2371))
        (PORT d[3] (1624:1624:1624) (1691:1691:1691))
        (PORT d[4] (2501:2501:2501) (2616:2616:2616))
        (PORT d[5] (2665:2665:2665) (2739:2739:2739))
        (PORT d[6] (2231:2231:2231) (2200:2200:2200))
        (PORT d[7] (2534:2534:2534) (2634:2634:2634))
        (PORT d[8] (2443:2443:2443) (2396:2396:2396))
        (PORT d[9] (2411:2411:2411) (2538:2538:2538))
        (PORT d[10] (2165:2165:2165) (2210:2210:2210))
        (PORT d[11] (1584:1584:1584) (1652:1652:1652))
        (PORT d[12] (1829:1829:1829) (1899:1899:1899))
        (PORT clk (2463:2463:2463) (2453:2453:2453))
        (PORT stall (2766:2766:2766) (2880:2880:2880))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2453:2453:2453))
        (PORT d[0] (1698:1698:1698) (1693:1693:1693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1165:1165:1165) (1165:1165:1165))
        (PORT clk (2533:2533:2533) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2390:2390:2390) (2385:2385:2385))
        (PORT d[1] (2158:2158:2158) (2151:2151:2151))
        (PORT d[2] (2443:2443:2443) (2423:2423:2423))
        (PORT d[3] (2426:2426:2426) (2535:2535:2535))
        (PORT d[4] (1836:1836:1836) (1899:1899:1899))
        (PORT d[5] (3442:3442:3442) (3478:3478:3478))
        (PORT d[6] (2385:2385:2385) (2393:2393:2393))
        (PORT d[7] (2483:2483:2483) (2649:2649:2649))
        (PORT d[8] (2122:2122:2122) (2144:2144:2144))
        (PORT d[9] (2436:2436:2436) (2456:2456:2456))
        (PORT d[10] (2505:2505:2505) (2507:2507:2507))
        (PORT d[11] (2439:2439:2439) (2461:2461:2461))
        (PORT d[12] (2225:2225:2225) (2228:2228:2228))
        (PORT clk (2529:2529:2529) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2157:2157:2157) (2127:2127:2127))
        (PORT clk (2529:2529:2529) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (PORT d[0] (2779:2779:2779) (2758:2758:2758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2811:2811:2811) (2828:2828:2828))
        (PORT d[1] (2336:2336:2336) (2308:2308:2308))
        (PORT d[2] (2466:2466:2466) (2489:2489:2489))
        (PORT d[3] (2393:2393:2393) (2537:2537:2537))
        (PORT d[4] (2039:2039:2039) (2153:2153:2153))
        (PORT d[5] (2147:2147:2147) (2166:2166:2166))
        (PORT d[6] (2682:2682:2682) (2797:2797:2797))
        (PORT d[7] (1959:1959:1959) (1958:1958:1958))
        (PORT d[8] (2151:2151:2151) (2143:2143:2143))
        (PORT d[9] (2572:2572:2572) (2610:2610:2610))
        (PORT d[10] (2400:2400:2400) (2384:2384:2384))
        (PORT d[11] (2794:2794:2794) (2810:2810:2810))
        (PORT d[12] (2115:2115:2115) (2121:2121:2121))
        (PORT clk (2487:2487:2487) (2474:2474:2474))
        (PORT stall (3172:3172:3172) (3256:3256:3256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2474:2474:2474))
        (PORT d[0] (1656:1656:1656) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1799:1799:1799) (1875:1875:1875))
        (PORT datab (1782:1782:1782) (1816:1816:1816))
        (PORT datac (1762:1762:1762) (1786:1786:1786))
        (PORT datad (1482:1482:1482) (1426:1426:1426))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1165:1165:1165) (1144:1144:1144))
        (PORT clk (2540:2540:2540) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2486:2486:2486) (2486:2486:2486))
        (PORT d[1] (1398:1398:1398) (1387:1387:1387))
        (PORT d[2] (2419:2419:2419) (2407:2407:2407))
        (PORT d[3] (1969:1969:1969) (2076:2076:2076))
        (PORT d[4] (2603:2603:2603) (2649:2649:2649))
        (PORT d[5] (2674:2674:2674) (2664:2664:2664))
        (PORT d[6] (2124:2124:2124) (2144:2144:2144))
        (PORT d[7] (2547:2547:2547) (2723:2723:2723))
        (PORT d[8] (1516:1516:1516) (1520:1520:1520))
        (PORT d[9] (1804:1804:1804) (1811:1811:1811))
        (PORT d[10] (1810:1810:1810) (1818:1818:1818))
        (PORT d[11] (2095:2095:2095) (2121:2121:2121))
        (PORT d[12] (1843:1843:1843) (1849:1849:1849))
        (PORT clk (2536:2536:2536) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1775:1775:1775) (1707:1707:1707))
        (PORT clk (2536:2536:2536) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2563:2563:2563))
        (PORT d[0] (2397:2397:2397) (2338:2338:2338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1678:1678:1678) (1667:1667:1667))
        (PORT d[1] (2025:2025:2025) (1997:1997:1997))
        (PORT d[2] (1787:1787:1787) (1774:1774:1774))
        (PORT d[3] (2339:2339:2339) (2482:2482:2482))
        (PORT d[4] (2465:2465:2465) (2516:2516:2516))
        (PORT d[5] (2216:2216:2216) (2213:2213:2213))
        (PORT d[6] (1210:1210:1210) (1219:1219:1219))
        (PORT d[7] (2081:2081:2081) (2090:2090:2090))
        (PORT d[8] (1470:1470:1470) (1466:1466:1466))
        (PORT d[9] (1863:1863:1863) (1879:1879:1879))
        (PORT d[10] (1735:1735:1735) (1730:1730:1730))
        (PORT d[11] (1562:1562:1562) (1581:1581:1581))
        (PORT d[12] (1427:1427:1427) (1422:1422:1422))
        (PORT clk (2494:2494:2494) (2481:2481:2481))
        (PORT stall (2641:2641:2641) (2713:2713:2713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2481:2481:2481))
        (PORT d[0] (1551:1551:1551) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1968:1968:1968) (2022:2022:2022))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2285:2285:2285) (2330:2330:2330))
        (PORT d[1] (2480:2480:2480) (2493:2493:2493))
        (PORT d[2] (2984:2984:2984) (3052:3052:3052))
        (PORT d[3] (2080:2080:2080) (2187:2187:2187))
        (PORT d[4] (2498:2498:2498) (2658:2658:2658))
        (PORT d[5] (2668:2668:2668) (2765:2765:2765))
        (PORT d[6] (2965:2965:2965) (3063:3063:3063))
        (PORT d[7] (2376:2376:2376) (2470:2470:2470))
        (PORT d[8] (2592:2592:2592) (2675:2675:2675))
        (PORT d[9] (2219:2219:2219) (2272:2272:2272))
        (PORT d[10] (2532:2532:2532) (2484:2484:2484))
        (PORT d[11] (2310:2310:2310) (2392:2392:2392))
        (PORT d[12] (1999:1999:1999) (2053:2053:2053))
        (PORT clk (2520:2520:2520) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2085:2085:2085))
        (PORT clk (2520:2520:2520) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (PORT d[0] (2779:2779:2779) (2743:2743:2743))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2630:2630:2630) (2669:2669:2669))
        (PORT d[1] (2550:2550:2550) (2590:2590:2590))
        (PORT d[2] (2546:2546:2546) (2617:2617:2617))
        (PORT d[3] (2736:2736:2736) (2877:2877:2877))
        (PORT d[4] (2742:2742:2742) (2850:2850:2850))
        (PORT d[5] (2334:2334:2334) (2412:2412:2412))
        (PORT d[6] (2716:2716:2716) (2797:2797:2797))
        (PORT d[7] (2466:2466:2466) (2547:2547:2547))
        (PORT d[8] (2904:2904:2904) (2975:2975:2975))
        (PORT d[9] (2730:2730:2730) (2856:2856:2856))
        (PORT d[10] (2200:2200:2200) (2250:2250:2250))
        (PORT d[11] (1923:1923:1923) (1985:1985:1985))
        (PORT d[12] (1968:1968:1968) (2040:2040:2040))
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (PORT stall (3096:3096:3096) (3207:3207:3207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (PORT d[0] (1475:1475:1475) (1485:1485:1485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1797:1797:1797) (1873:1873:1873))
        (PORT datab (1781:1781:1781) (1815:1815:1815))
        (PORT datac (914:914:914) (859:859:859))
        (PORT datad (1685:1685:1685) (1574:1574:1574))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1145:1145:1145) (1142:1142:1142))
        (PORT clk (2536:2536:2536) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2107:2107:2107) (2117:2117:2117))
        (PORT d[1] (1821:1821:1821) (1815:1815:1815))
        (PORT d[2] (2470:2470:2470) (2460:2460:2460))
        (PORT d[3] (2446:2446:2446) (2557:2557:2557))
        (PORT d[4] (2173:2173:2173) (2232:2232:2232))
        (PORT d[5] (2389:2389:2389) (2387:2387:2387))
        (PORT d[6] (2418:2418:2418) (2431:2431:2431))
        (PORT d[7] (2474:2474:2474) (2645:2645:2645))
        (PORT d[8] (1854:1854:1854) (1854:1854:1854))
        (PORT d[9] (1902:1902:1902) (1914:1914:1914))
        (PORT d[10] (2166:2166:2166) (2177:2177:2177))
        (PORT d[11] (1555:1555:1555) (1608:1608:1608))
        (PORT d[12] (2181:2181:2181) (2182:2182:2182))
        (PORT clk (2532:2532:2532) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2081:2081:2081) (2003:2003:2003))
        (PORT clk (2532:2532:2532) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (PORT d[0] (2730:2730:2730) (2659:2659:2659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2011:2011:2011) (1993:1993:1993))
        (PORT d[1] (2396:2396:2396) (2364:2364:2364))
        (PORT d[2] (2449:2449:2449) (2472:2472:2472))
        (PORT d[3] (2758:2758:2758) (2895:2895:2895))
        (PORT d[4] (2376:2376:2376) (2478:2478:2478))
        (PORT d[5] (2328:2328:2328) (2324:2324:2324))
        (PORT d[6] (1560:1560:1560) (1574:1574:1574))
        (PORT d[7] (1749:1749:1749) (1768:1768:1768))
        (PORT d[8] (1829:1829:1829) (1828:1828:1828))
        (PORT d[9] (2165:2165:2165) (2166:2166:2166))
        (PORT d[10] (2376:2376:2376) (2359:2359:2359))
        (PORT d[11] (1918:1918:1918) (1928:1928:1928))
        (PORT d[12] (2396:2396:2396) (2374:2374:2374))
        (PORT clk (2490:2490:2490) (2478:2478:2478))
        (PORT stall (3175:3175:3175) (3255:3255:3255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2478:2478:2478))
        (PORT d[0] (1610:1610:1610) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1516:1516:1516) (1510:1510:1510))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1442:1442:1442) (1440:1440:1440))
        (PORT d[1] (1755:1755:1755) (1726:1726:1726))
        (PORT d[2] (1424:1424:1424) (1427:1427:1427))
        (PORT d[3] (2200:2200:2200) (2196:2196:2196))
        (PORT d[4] (1782:1782:1782) (1787:1787:1787))
        (PORT d[5] (3088:3088:3088) (3079:3079:3079))
        (PORT d[6] (2432:2432:2432) (2444:2444:2444))
        (PORT d[7] (2443:2443:2443) (2609:2609:2609))
        (PORT d[8] (1127:1127:1127) (1126:1126:1126))
        (PORT d[9] (1087:1087:1087) (1096:1096:1096))
        (PORT d[10] (1061:1061:1061) (1062:1062:1062))
        (PORT d[11] (1719:1719:1719) (1701:1701:1701))
        (PORT d[12] (1098:1098:1098) (1097:1097:1097))
        (PORT clk (2520:2520:2520) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1333:1333:1333) (1254:1254:1254))
        (PORT clk (2520:2520:2520) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2550:2550:2550))
        (PORT d[0] (1955:1955:1955) (1885:1885:1885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1348:1348:1348) (1338:1338:1338))
        (PORT d[1] (1423:1423:1423) (1416:1416:1416))
        (PORT d[2] (1416:1416:1416) (1400:1400:1400))
        (PORT d[3] (1822:1822:1822) (1874:1874:1874))
        (PORT d[4] (1645:1645:1645) (1643:1643:1643))
        (PORT d[5] (1530:1530:1530) (1532:1532:1532))
        (PORT d[6] (1185:1185:1185) (1191:1191:1191))
        (PORT d[7] (1448:1448:1448) (1436:1436:1436))
        (PORT d[8] (1097:1097:1097) (1089:1089:1089))
        (PORT d[9] (1746:1746:1746) (1733:1733:1733))
        (PORT d[10] (1435:1435:1435) (1425:1425:1425))
        (PORT d[11] (1169:1169:1169) (1179:1179:1179))
        (PORT d[12] (1061:1061:1061) (1066:1066:1066))
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (PORT stall (1958:1958:1958) (2027:2027:2027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (PORT d[0] (1197:1197:1197) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (981:981:981))
        (PORT datab (1463:1463:1463) (1503:1503:1503))
        (PORT datac (1416:1416:1416) (1473:1473:1473))
        (PORT datad (1248:1248:1248) (1192:1192:1192))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1705:1705:1705) (1759:1759:1759))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (393:393:393) (395:395:395))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1560:1560:1560) (1531:1531:1531))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2283:2283:2283) (2331:2331:2331))
        (PORT d[1] (2853:2853:2853) (2869:2869:2869))
        (PORT d[2] (2549:2549:2549) (2631:2631:2631))
        (PORT d[3] (2065:2065:2065) (2174:2174:2174))
        (PORT d[4] (2529:2529:2529) (2653:2653:2653))
        (PORT d[5] (2911:2911:2911) (2997:2997:2997))
        (PORT d[6] (2547:2547:2547) (2606:2606:2606))
        (PORT d[7] (2337:2337:2337) (2428:2428:2428))
        (PORT d[8] (2541:2541:2541) (2620:2620:2620))
        (PORT d[9] (2504:2504:2504) (2530:2530:2530))
        (PORT d[10] (2324:2324:2324) (2381:2381:2381))
        (PORT d[11] (2305:2305:2305) (2397:2397:2397))
        (PORT d[12] (2376:2376:2376) (2426:2426:2426))
        (PORT clk (2517:2517:2517) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2278:2278:2278) (2298:2298:2298))
        (PORT clk (2517:2517:2517) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2544:2544:2544))
        (PORT d[0] (3332:3332:3332) (3360:3360:3360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2379:2379:2379) (2443:2443:2443))
        (PORT d[1] (2261:2261:2261) (2314:2314:2314))
        (PORT d[2] (2513:2513:2513) (2588:2588:2588))
        (PORT d[3] (2395:2395:2395) (2541:2541:2541))
        (PORT d[4] (2384:2384:2384) (2498:2498:2498))
        (PORT d[5] (2328:2328:2328) (2403:2403:2403))
        (PORT d[6] (2662:2662:2662) (2782:2782:2782))
        (PORT d[7] (2500:2500:2500) (2579:2579:2579))
        (PORT d[8] (2927:2927:2927) (3009:3009:3009))
        (PORT d[9] (2386:2386:2386) (2525:2525:2525))
        (PORT d[10] (2532:2532:2532) (2579:2579:2579))
        (PORT d[11] (2312:2312:2312) (2413:2413:2413))
        (PORT d[12] (2470:2470:2470) (2525:2525:2525))
        (PORT clk (2475:2475:2475) (2462:2462:2462))
        (PORT stall (3333:3333:3333) (3354:3354:3354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2462:2462:2462))
        (PORT d[0] (2169:2169:2169) (2172:2172:2172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1689:1689:1689) (1739:1739:1739))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2256:2256:2256) (2311:2311:2311))
        (PORT d[1] (2480:2480:2480) (2510:2510:2510))
        (PORT d[2] (2939:2939:2939) (3017:3017:3017))
        (PORT d[3] (2433:2433:2433) (2533:2533:2533))
        (PORT d[4] (2490:2490:2490) (2644:2644:2644))
        (PORT d[5] (2949:2949:2949) (3036:3036:3036))
        (PORT d[6] (2554:2554:2554) (2614:2614:2614))
        (PORT d[7] (2343:2343:2343) (2437:2437:2437))
        (PORT d[8] (1966:1966:1966) (2059:2059:2059))
        (PORT d[9] (2569:2569:2569) (2582:2582:2582))
        (PORT d[10] (2313:2313:2313) (2370:2370:2370))
        (PORT d[11] (1910:1910:1910) (1999:1999:1999))
        (PORT d[12] (2000:2000:2000) (2054:2054:2054))
        (PORT clk (2520:2520:2520) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2300:2300:2300) (2283:2283:2283))
        (PORT clk (2520:2520:2520) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (PORT d[0] (2950:2950:2950) (2944:2944:2944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2658:2658:2658) (2699:2699:2699))
        (PORT d[1] (2227:2227:2227) (2276:2276:2276))
        (PORT d[2] (2565:2565:2565) (2637:2637:2637))
        (PORT d[3] (2736:2736:2736) (2876:2876:2876))
        (PORT d[4] (2419:2419:2419) (2579:2579:2579))
        (PORT d[5] (2316:2316:2316) (2391:2391:2391))
        (PORT d[6] (2363:2363:2363) (2450:2450:2450))
        (PORT d[7] (2541:2541:2541) (2638:2638:2638))
        (PORT d[8] (2835:2835:2835) (2907:2907:2907))
        (PORT d[9] (2733:2733:2733) (2857:2857:2857))
        (PORT d[10] (2201:2201:2201) (2251:2251:2251))
        (PORT d[11] (1954:1954:1954) (2022:2022:2022))
        (PORT d[12] (1999:1999:1999) (2080:2080:2080))
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (PORT stall (3067:3067:3067) (3182:3182:3182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (PORT d[0] (1932:1932:1932) (1882:1882:1882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2286:2286:2286) (2404:2404:2404))
        (PORT datab (746:746:746) (751:751:751))
        (PORT datac (2166:2166:2166) (2260:2260:2260))
        (PORT datad (394:394:394) (394:394:394))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (1709:1709:1709) (1765:1765:1765))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (1384:1384:1384) (1400:1400:1400))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1076:1076:1076) (1094:1094:1094))
        (PORT datab (284:284:284) (367:367:367))
        (PORT datac (2127:2127:2127) (2157:2157:2157))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxRDM\|Mux5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1447:1447:1447) (1475:1475:1475))
        (PORT datab (1773:1773:1773) (1819:1819:1819))
        (PORT datac (1375:1375:1375) (1368:1368:1368))
        (PORT datad (227:227:227) (250:250:250))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2152:2152:2152) (2108:2108:2108))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2153:2153:2153))
        (PORT asdata (2338:2338:2338) (2332:2332:2332))
        (PORT ena (1987:1987:1987) (1982:1982:1982))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteAC\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (447:447:447))
        (PORT datab (306:306:306) (390:390:390))
        (PORT datad (324:324:324) (423:423:423))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|always0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1381:1381:1381) (1358:1358:1358))
        (PORT datab (430:430:430) (449:449:449))
        (PORT datac (681:681:681) (679:679:679))
        (PORT datad (251:251:251) (274:274:274))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (525:525:525))
        (PORT datab (243:243:243) (282:282:282))
        (PORT datac (209:209:209) (244:244:244))
        (PORT datad (688:688:688) (674:674:674))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1394:1394:1394) (1366:1366:1366))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (208:208:208) (243:243:243))
        (PORT datad (210:210:210) (236:236:236))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[1\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (210:210:210) (245:245:245))
        (PORT datad (212:212:212) (238:238:238))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[2\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (288:288:288))
        (PORT datad (213:213:213) (241:241:241))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[3\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (692:692:692))
        (PORT datac (209:209:209) (244:244:244))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[4\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (289:289:289))
        (PORT datad (212:212:212) (238:238:238))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[5\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (242:242:242) (281:281:281))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[6\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (244:244:244) (283:283:283))
        (PORT datad (670:670:670) (655:655:655))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[7\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (210:210:210) (248:248:248))
        (PORT datad (211:211:211) (238:238:238))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[8\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (290:290:290))
        (PORT datac (396:396:396) (399:399:399))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[9\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (426:426:426) (433:433:433))
        (PORT datad (413:413:413) (414:414:414))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[10\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (289:289:289))
        (PORT datad (212:212:212) (238:238:238))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[11\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (211:211:211) (246:246:246))
        (PORT datad (211:211:211) (238:238:238))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[12\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (210:210:210) (244:244:244))
        (PORT datad (210:210:210) (236:236:236))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[13\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (244:244:244) (282:282:282))
        (PORT datad (212:212:212) (241:241:241))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[14\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (243:243:243) (280:280:280))
        (PORT datad (211:211:211) (240:240:240))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[15\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (439:439:439))
        (PORT datad (598:598:598) (580:580:580))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|trLDD\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1107:1107:1107) (1127:1127:1127))
        (PORT datac (1194:1194:1194) (1165:1165:1165))
        (PORT datad (675:675:675) (674:674:674))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
)
