/*

Xilinx Vivado v2018.2 (64-bit) [Major: 2018, Minor: 2]
SW Build: 2258646 on Thu Jun 14 20:02:38 MDT 2018
IP Build: 2256618 on Thu Jun 14 22:10:49 MDT 2018

Process ID: 16177
License: Customer

Current time: 	Wed Oct 24 17:10:00 CEST 2018
Time zone: 	Central European Time (Europe/Madrid)

OS: Ubuntu
OS Version: 4.15.0-38-generic
OS Architecture: amd64
Available processors (cores): 8

Display: :0
Screen size: 3840x1080
Screen resolution (DPI): 96
Available screens: 2
Available disk space: 400 GB
Default font: family=Dialog,name=Dialog,style=plain,size=12

Java version: 	1.8.0_112 64-bit
Java home: 	/home/lledoux/opt/Xilinx/Vivado/2018.2/tps/lnx64/jre
Java executable location: 	/home/lledoux/opt/Xilinx/Vivado/2018.2/tps/lnx64/jre/bin/java
Java initial memory (-Xms): 	128 MB
Java maximum memory (-Xmx):	 2 GB


User name: 	lledoux
User home directory: /home/lledoux
User working directory: /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch
User country: 	US
User language: 	en
User locale: 	en_US

RDI_BASEROOT: /home/lledoux/opt/Xilinx/Vivado
HDI_APPROOT: /home/lledoux/opt/Xilinx/Vivado/2018.2
RDI_DATADIR: /home/lledoux/opt/Xilinx/Vivado/2018.2/data
RDI_BINDIR: /home/lledoux/opt/Xilinx/Vivado/2018.2/bin

Vivado preferences file location: /home/lledoux/.Xilinx/Vivado/2018.2/vivado.xml
Vivado preferences directory: /home/lledoux/.Xilinx/Vivado/2018.2/
Vivado layouts directory: /home/lledoux/.Xilinx/Vivado/2018.2/layouts
PlanAhead jar file location: 	/home/lledoux/opt/Xilinx/Vivado/2018.2/lib/classes/planAhead.jar
Vivado log file location: 	/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/vivado.log
Vivado journal file location: 	/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/vivado.jou
Engine tmp dir: 	./.Xil/Vivado-16177-lledoux-Latitude-7490

Xilinx Environment Variables
----------------------------
XILINX: /home/lledoux/opt/Xilinx/Vivado/2018.2/ids_lite/ISE
XILINX_DSP: /home/lledoux/opt/Xilinx/Vivado/2018.2/ids_lite/ISE
XILINX_PLANAHEAD: /home/lledoux/opt/Xilinx/Vivado/2018.2
XILINX_SDK: /home/lledoux/opt/Xilinx/SDK/2018.2
XILINX_VIVADO: /home/lledoux/opt/Xilinx/Vivado/2018.2
XILINX_VIVADO_HLS: /home/lledoux/opt/Xilinx/Vivado/2018.2


GUI allocated memory:	199 MB
GUI max memory:		3,052 MB
Engine allocated memory: 864 MB

Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// Tcl Message: start_gui 
// [GUI Memory]: 77 MB (+77943kb) [00:00:05]
// [Engine Memory]: 864 MB (+754661kb) [00:00:05]
// HMemoryUtils.trashcanNow. Engine heap size: 865 MB. GUI used memory: 37 MB. Current time: 10/24/18 5:10:02 PM CEST
selectButton(PAResourceEtoH.GettingStartedView_CREATE_NEW_PROJECT, "Create Project"); // x (w, ck)
// Run Command: PAResourceCommand.PACommandNames_NEW_PROJECT
// f (ck): New Project: addNotify
selectButton("NEXT", "Next >"); // JButton (j, f)
// HMemoryUtils.trashcanNow. Engine heap size: 904 MB. GUI used memory: 38 MB. Current time: 10/24/18 5:10:17 PM CEST
// Elapsed time: 11 seconds
setText(PAResourceOtoP.ProjectNameChooser_PROJECT_NAME, "posit_overlay"); // X (Q, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton("BACK", "< Back"); // JButton (j, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
selectTab(PAResourceOtoP.PartChooser_TABBED_PANE, (HResource) null, "Boards", 1); // i (T, f)
// [GUI Memory]: 91 MB (+11467kb) [00:00:44]
// [Engine Memory]: 911 MB (+3270kb) [00:00:44]
selectTable(PAResourceAtoD.BoardChooser_BOARD_TABLE, "PYNQ-Z1 ; PYNQ-Z1 ; www.digilentinc.com ; 1.0 ; xc7z020clg400-1 ; 400 ; 1.0 ; 125 ; 53200 ; 106400 ; 140 ; 0 ; 220 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 4 ;  ;  ;  ;  ; 0.95 ; 0.95 ; 1.05", 2, "PYNQ-Z1", 0); // d (O, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
// bx (f):  Create Project : addNotify
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// Tcl Message: create_project posit_overlay /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay -part xc7z020clg400-1 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lledoux/opt/Xilinx/Vivado/2018.2/data/ip'. 
// TclEventType: PROJECT_NEW
// [GUI Memory]: 138 MB (+44142kb) [00:00:48]
// [GUI Memory]: 165 MB (+21007kb) [00:00:49]
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: BOARD_MODIFIED
// Tcl Message: set_property board_part www.digilentinc.com:pynq-z1:part0:1.0 [current_project] 
selectButton("FINISH", "Finish"); // JButton (j, f)
// 'g' command handler elapsed time: 30 seconds
dismissDialog("Create Project"); // bx (f)
dismissDialog("New Project"); // f (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_GENERATED
// [Engine Memory]: 971 MB (+16158kb) [00:00:51]
// HMemoryUtils.trashcanNow. Engine heap size: 977 MB. GUI used memory: 45 MB. Current time: 10/24/18 5:10:47 PM CEST
// Elapsed time: 12 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator, Create Block Design]", 6, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_CREATE_NEW_DIAGRAM
// aF (ck): Create Block Design: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aF)
dismissDialog("Create Block Design"); // aF (ck)
// TclEventType: LOAD_FEATURE
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// bx (ck):  Create Block Design : addNotify
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_OPEN_DIAGRAM
// Tcl Message: create_bd_design "design_1" 
// Tcl Message: Wrote  : </home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/design_1.bd>  
// TclEventType: RSB_OPEN_DIAGRAM
// [Engine Memory]: 1,028 MB (+8301kb) [00:01:08]
// HMemoryUtils.trashcanNow. Engine heap size: 1,039 MB. GUI used memory: 47 MB. Current time: 10/24/18 5:11:02 PM CEST
dismissDialog("Create Block Design"); // bx (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_GENERATED
selectButton(PAResourceQtoS.SystemBuilderView_ADD_IP, (String) null); // B (gH, ck)
// Tcl Message: update_compile_order -fileset sources_1 
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "zy"); // OverlayTextField (Q, ResizableWindow)
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "zyn"); // OverlayTextField (Q, ResizableWindow)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "ZYNQ7 Processing System", 0, "ZYNQ7 Processing System", 0, false); // O (O, ResizableWindow)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "ZYNQ7 Processing System", 0, "ZYNQ7 Processing System", 0, false); // O (O, ResizableWindow)
expandTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "ZYNQ7 Processing System", 0); // O (O, ResizableWindow)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "ZYNQ7 Processing System", 0, "ZYNQ7 Processing System", 0, false); // O (O, ResizableWindow)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "ZYNQ7 Processing System", 0, "ZYNQ7 Processing System", 0, false, false, false, false, false, true); // O (O, ResizableWindow) - Double Click
// TclEventType: LOAD_FEATURE
// bx (ck):  Add IP : addNotify
// Tcl Message: startgroup 
// Tcl Message: create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 
// [Engine Memory]: 1,111 MB (+33502kb) [00:01:19]
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: endgroup 
dismissDialog("Add IP"); // bx (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectButton(PAResourceQtoS.RSBApplyAutomationBar_RUN_BLOCK_AUTOMATION, "Run Block Automation"); // h (cs, ck)
// w (ck): Run Block Automation: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (w)
dismissDialog("Run Block Automation"); // w (ck)
// TclEventType: RSB_SCRIPT_TASK
// bx (ck):  Run Block Automation : addNotify
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0] 
// TclEventType: RSB_SCRIPT_TASK
dismissDialog("Run Block Automation"); // bx (ck)
// Run Command: PAResourceCommand.PACommandNames_SAVE_RSB_DESIGN
// TclEventType: RSB_SAVE_DIAGRAM
// CommandFailedException: ERROR: [BD 41-45] Cell path not found: /design_1 
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: save_bd_design 
// Tcl Message: Wrote  : </home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/design_1.bd>  Wrote  : </home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui>  
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// HMemoryUtils.trashcanNow. Engine heap size: 1,177 MB. GUI used memory: 49 MB. Current time: 10/24/18 5:11:27 PM CEST
selectMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // V (q, ck)
// [Engine Memory]: 1,177 MB (+10711kb) [00:01:33]
selectMenuItem(PAResourceCommand.PACommandNames_IP_PACKAGER_WIZARD, "Create and Package New IP..."); // ad (ck)
dismissMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // V (q, ck)
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER_WIZARD
// Q (ck): Create and Package New IP: addNotify
selectButton("NEXT", "Next >"); // JButton (j, Q)
selectRadioButton(PAResourceItoN.NewIpWizard_CREATE_NEW_AXI4_IP_CREATE_AXI4, "Create a new AXI4 peripheral. Create an AXI4 IP, driver, software test application, IP Integrator AXI4 VIP simulation and debug demonstration design."); // b (a, Q)
selectButton("NEXT", "Next >"); // JButton (j, Q)
setText(PAResourceItoN.NewIpWizard_NAME_MYIP, "posit_adder_es2"); // X (Q)
setText(PAResourceItoN.NewIpWizard_DISPLAY_NAME, "posit_adder_es2"); // X (Q)
setText(PAResourceItoN.NewIpWizard_DESCRIPTION_MY_NEW_AXI_IP, "adder posit es2"); // X (Q)
selectButton("NEXT", "Next >"); // JButton (j, Q)
selectButton("NEXT", "Next >"); // JButton (j, Q)
selectRadioButton(PAResourceItoN.NewIpWizard_EDIT_IP, "Edit IP"); // a (Q)
selectButton("FINISH", "Finish"); // JButton (j, Q)
// 'q' command handler elapsed time: 37 seconds
dismissDialog("Create and Package New IP"); // Q (ck)
// Tcl Message: create_peripheral user.org user posit_adder_es2 1.0 -dir /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo 
// Tcl Message: add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core user.org:user:posit_adder_es2:1.0] 
// TclEventType: PACKAGER_OBJECT_ADD
// Tcl Message: generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core user.org:user:posit_adder_es2:1.0] 
// Tcl Message: write_peripheral [ipx::find_open_core user.org:user:posit_adder_es2:1.0] 
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// bx (ck):  Create Peripheral IP : addNotify
// TclEventType: PROJECT_CHANGE
// Tcl Message: set_property  ip_repo_paths  /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0 [current_project] 
// TclEventType: CREATE_IP_CATALOG
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: update_ip_catalog -rebuild 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0'. 
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name edit_posit_adder_es2_v1_0 -directory /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0/component.xml 
// TclEventType: PROJECT_NEW
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lledoux/opt/Xilinx/Vivado/2018.2/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_CURRENT_CORE
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0'. INFO: [IP_Flow 19-795] Syncing license key meta-data 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
dismissDialog("Create Peripheral IP"); // bx (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// [Engine Memory]: 1,243 MB (+7019kb) [00:02:18]
// TclEventType: DG_ANALYSIS_MSG_RESET
// HMemoryUtils.trashcanNow. Engine heap size: 1,248 MB. GUI used memory: 74 MB. Current time: 10/24/18 5:12:12 PM CEST
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, posit_adder_es2_v1_0 (posit_adder_es2_v1_0.v)]", 1); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, posit_adder_es2_v1_0 (posit_adder_es2_v1_0.v)]", 1, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, posit_adder_es2_v1_0 (posit_adder_es2_v1_0.v), posit_adder_es2_v1_0_S00_AXI_inst : posit_adder_es2_v1_0_S00_AXI (posit_adder_es2_v1_0_S00_AXI.v)]", 2, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, posit_adder_es2_v1_0 (posit_adder_es2_v1_0.v), posit_adder_es2_v1_0_S00_AXI_inst : posit_adder_es2_v1_0_S00_AXI (posit_adder_es2_v1_0_S00_AXI.v)]", 2, false, false, false, false, false, true); // B (D, ck) - Double Click
// Elapsed time: 14 seconds
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V (q, ck)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // aa (ck, Popup.HeavyWeightWindow)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // aa (ck, Popup.HeavyWeightWindow)
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "Open Recent"); // aa (ck, Popup.HeavyWeightWindow)
selectMenuItem(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.xpr"); // ad (ck, Popup.HeavyWeightWindow)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V (q, ck)
// bx (ck):  Open Project : addNotify
// Opening Vivado Project: /home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.xpr. Version: Vivado v2018.2 
selectButton("PAResourceOtoP.PABaseTab_WOULD_YOU_LIKE_TO_CLOSE_CURRENTLY_No", "No"); // JButton (A, G)
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_CURRENT
// Tcl Message: open_project /home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.xpr 
// TclEventType: PROJECT_NEW
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lledoux/opt/Xilinx/Vivado/2018.2/data/ip'. 
// TclEventType: PROJECT_NEW
// Project name: posit_waveforms; location: /home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms; part: xc7z020clg400-1
dismissDialog("Open Project"); // bx (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 372ms to process. Increasing delay to 2000 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,302 MB. GUI used memory: 76 MB. Current time: 10/24/18 5:12:57 PM CEST
// TclEventType: DG_GRAPH_GENERATED
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 16 seconds
selectMenu(PAResourceItoN.MainMenuMgr_WINDOW, "Window"); // V (q, ck)
dismissMenu(PAResourceItoN.MainMenuMgr_WINDOW, "Window"); // V (q, ck)
selectMenu(RDIResource.MainWinMenuMgr_LAYOUT, "Layout"); // V (q, ck)
selectMenuItem(RDIResource.MainWinMenuMgr_LOAD, "Default Layout"); // ad (ck, Popup.HeavyWeightWindow)
dismissMenu(RDIResource.MainWinMenuMgr_LAYOUT, "Layout"); // V (q, ck)
// Elapsed time: 14 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positaccum_prod_16_raw (positaccum_prod_16_raw.sv)]", 9, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv)]", 3, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv)]", 3, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv)]", 3, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
// [Engine Memory]: 1,309 MB (+3823kb) [00:03:41]
// HMemoryUtils.trashcanNow. Engine heap size: 1,322 MB. GUI used memory: 80 MB. Current time: 10/24/18 5:13:42 PM CEST
// Elapsed time: 13 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd_4 (positadd_4.sv)]", 11, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd_4 (positadd_4.sv), shift_in_regime : shift_right (shift_right.v)]", 18, false, false, false, false, false, true); // B (D, ck) - Double Click
// Elapsed time: 16 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd_4 (positadd_4.sv)]", 11, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenuItem(PAResourceCommand.PACommandNames_SET_AS_TOP, "Set as Top"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SET_AS_TOP
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: set_property top positadd_4 [current_fileset] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// HMemoryUtils.trashcanNow. Engine heap size: 1,346 MB. GUI used memory: 82 MB. Current time: 10/24/18 5:14:07 PM CEST
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 14, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// f (ck): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// bx (ck):  Starting Design Runs : addNotify
dismissDialog("Launch Runs"); // f (ck)
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 -jobs 8 
// Tcl Message: [Wed Oct 24 17:14:15 2018] Launched synth_1... Run output will be captured here: /home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bx (ck)
// Elapsed time: 29 seconds
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_1 ; constrs_1 ; Not started ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Vivado Implementation Defaults (Vivado Implementation 2018) ; Vivado Implementation Default Reports (Vivado Implementation 2018) ; xc7z020clg400-1 ;  ; Default settings for Implementation.", 1, "impl_1", 0, false); // ax (O, ck)
// PAPropertyPanels.initPanels (impl_1) elapsed time: 0.2s
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_1 ; constrs_1 ; Not started ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Vivado Implementation Defaults (Vivado Implementation 2018) ; Vivado Implementation Default Reports (Vivado Implementation 2018) ; xc7z020clg400-1 ;  ; Default settings for Implementation.", 1, "impl_1", 0, false); // ax (O, ck)
// TclEventType: RUN_COMPLETED
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 529ms to process. Increasing delay to 2000 ms.
// ah (ck): Synthesis Completed: addNotify
// [Engine Memory]: 1,379 MB (+5062kb) [00:05:02]
selectRadioButton(PAResourceCommand.PACommandNames_GOTO_NETLIST_DESIGN, "Open Synthesized Design"); // a (Q, ah)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_GOTO_NETLIST_DESIGN
// bx (ck):  Open Synthesized Design : addNotify
// Tcl Message: open_run synth_1 -name synth_1 
// Tcl Message: Design is defaulting to impl run constrset: constrs_1 Design is defaulting to synth run part: xc7z020clg400-1 
// [Engine Memory]: 1,475 MB (+28763kb) [00:05:07]
// HMemoryUtils.trashcanNow. Engine heap size: 1,487 MB. GUI used memory: 86 MB. Current time: 10/24/18 5:15:02 PM CEST
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// [Engine Memory]: 1,673 MB (+130189kb) [00:05:20]
// HMemoryUtils.trashcanNow. Engine heap size: 1,674 MB. GUI used memory: 86 MB. Current time: 10/24/18 5:15:14 PM CEST
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// [Engine Memory]: 1,799 MB (+44428kb) [00:05:21]
// Device: addNotify
// DeviceView Instantiated
// PAPropertyPanels.initPanels (impl_1) elapsed time: 0.2s
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Netlist 29-17] Analyzing 117 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds 
// Tcl Message: INFO: [Project 1-479] Netlist was created with Vivado 2018.2 INFO: [Device 21-403] Loading part xc7z020clg400-1 INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Device view-level: 0.0
// Tcl Message: open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 6948.766 ; gain = 432.953 ; free physical = 2832 ; free virtual = 14803 
// 'dP' command handler elapsed time: 20 seconds
// Elapsed time: 20 seconds
dismissDialog("Open Synthesized Design"); // bx (ck)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // u (O, ck) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// e (ck): Close Design: addNotify
selectButton(PAResourceAtoD.ClosePlanner_YES, "Yes"); // a (e)
// TclEventType: DESIGN_CLOSE
// RouteApi: Init Delay Mediator Swing Worker Join Forever
// RouteApi::initDelayMediator elapsed time: 16.8s
// TclEventType: DESIGN_CLOSE
// [Engine Memory]: 2,131 MB (+253490kb) [00:05:39]
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 113 MB. Current time: 10/24/18 5:15:33 PM CEST
// Engine heap size: 2,134 MB. GUI used memory: 114 MB. Current time: 10/24/18 5:15:33 PM CEST
// TclEventType: CURR_DESIGN_SET
// TclEventType: DESIGN_CLOSE
// A (ck): Elaborate Design: addNotify
// Tcl Message: close_design 
// RouteApi: Init Delay Mediator Swing Worker Finished
// Tcl Message: close_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 7271.438 ; gain = 278.180 ; free physical = 2546 ; free virtual = 14519 
dismissDialog("Close Design"); // e (ck)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bx (ck):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
dismissDialog("Elaborate Design"); // A (ck)
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7z020clg400-1 Top: positadd_4 
// TclEventType: ELABORATE_FINISH
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 2,315 MB. GUI used memory: 89 MB. Current time: 10/24/18 5:15:40 PM CEST
// [Engine Memory]: 2,315 MB (+81134kb) [00:05:46]
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: CURR_DESIGN_SET
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 7271.438 ; gain = 0.000 ; free physical = 2465 ; free virtual = 14442 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'positadd_4' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/es2/positadd_4.sv:11] INFO: [Synth 8-6157] synthesizing module 'posit_extract' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/es2/posit_extract.sv:11] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'LOD_N' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:2] 
// Tcl Message: 	Parameter N bound to: 32 - type: integer  	Parameter S bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'LOD' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:29] 
// Tcl Message: 	Parameter N bound to: 32 - type: integer  	Parameter S bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'LOD__parameterized0' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:29] 
// Tcl Message: 	Parameter N bound to: 16 - type: integer  	Parameter S bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'LOD__parameterized1' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:29] 
// Tcl Message: 	Parameter N bound to: 8 - type: integer  	Parameter S bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'LOD__parameterized2' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:29] 
// Tcl Message: 	Parameter N bound to: 4 - type: integer  	Parameter S bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'LOD__parameterized3' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:29] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  	Parameter S bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'LOD__parameterized3' (1#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:29] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'LOD__parameterized2' (1#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:29] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'LOD__parameterized1' (1#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:29] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'LOD__parameterized0' (1#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:29] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-6104' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. INFO: [Synth 8-6155] done synthesizing module 'LOD' (1#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:29] INFO: [Synth 8-6155] done synthesizing module 'LOD_N' (2#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:2] INFO: [Synth 8-6157] synthesizing module 'LZD_N' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LZD_N.sv:1] 
// Tcl Message: 	Parameter N bound to: 32 - type: integer  	Parameter S bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'LZD' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LZD_N.sv:28] 
// Tcl Message: 	Parameter N bound to: 32 - type: integer  	Parameter S bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'LZD__parameterized0' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LZD_N.sv:28] 
// Tcl Message: 	Parameter N bound to: 16 - type: integer  	Parameter S bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'LZD__parameterized1' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LZD_N.sv:28] 
// Tcl Message: 	Parameter N bound to: 8 - type: integer  	Parameter S bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'LZD__parameterized2' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LZD_N.sv:28] 
// Tcl Message: 	Parameter N bound to: 4 - type: integer  	Parameter S bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'LZD__parameterized3' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LZD_N.sv:28] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  	Parameter S bound to: 1 - type: integer  
// Tcl Message: 	Parameter N bound to: 32 - type: integer  	Parameter S bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'shift_left' (5#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/shift_left.v:2] INFO: [Synth 8-6155] done synthesizing module 'posit_extract' (6#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/es2/posit_extract.sv:11] INFO: [Synth 8-6157] synthesizing module 'shift_right' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/shift_right.v:2] 
// Tcl Message: 	Parameter N bound to: 62 - type: integer  	Parameter S bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'shift_right' (7#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/shift_right.v:2] INFO: [Synth 8-6157] synthesizing module 'shift_left__parameterized0' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/shift_left.v:2] 
// Tcl Message: 	Parameter N bound to: 32 - type: integer  	Parameter S bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'shift_left__parameterized0' (7#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/shift_left.v:2] INFO: [Synth 8-6157] synthesizing module 'shift_right__parameterized0' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/shift_right.v:2] 
// Tcl Message: 	Parameter N bound to: 64 - type: integer  	Parameter S bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'shift_right__parameterized0' (7#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/shift_right.v:2] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'positadd_4' (8#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/es2/positadd_4.sv:11] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7285.379 ; gain = 13.941 ; free physical = 2510 ; free virtual = 14488 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 7285.379 ; gain = 13.941 ; free physical = 2511 ; free virtual = 14489 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 7285.379 ; gain = 13.941 ; free physical = 2511 ; free virtual = 14489 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 7470.477 ; gain = 199.039 ; free physical = 2380 ; free virtual = 14359 
// Tcl Message: 40 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// 'dP' command handler elapsed time: 20 seconds
dismissDialog("Open Elaborated Design"); // bx (ck)
// Elapsed time: 58 seconds
selectTab((HResource) null, (HResource) null, "Sources", 0); // aE (Q, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv)]", 11, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv)]", 11, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenuItem(PAResourceCommand.PACommandNames_SET_AS_TOP, "Set as Top"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SET_AS_TOP
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: set_property top positadd [current_fileset] 
// TclEventType: DG_GRAPH_STALE
// bx (ck):  Set as Top : addNotify
dismissDialog("Set as Top"); // bx (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cM, ck)
// bx (ck):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,343 MB. GUI used memory: 117 MB. Current time: 10/24/18 5:17:03 PM CEST
// Engine heap size: 2,343 MB. GUI used memory: 118 MB. Current time: 10/24/18 5:17:03 PM CEST
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 7470.477 ; gain = 0.000 ; free physical = 2350 ; free virtual = 14328 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'positadd' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/es2/positadd.sv:10] INFO: [Synth 8-6157] synthesizing module 'posit_extract' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/es2/posit_extract.sv:11] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'LOD_N' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:2] 
// Tcl Message: 	Parameter N bound to: 32 - type: integer  	Parameter S bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'LOD' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:29] 
// Tcl Message: 	Parameter N bound to: 32 - type: integer  	Parameter S bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'LOD__parameterized0' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:29] 
// Tcl Message: 	Parameter N bound to: 16 - type: integer  	Parameter S bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'LOD__parameterized1' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:29] 
// Tcl Message: 	Parameter N bound to: 8 - type: integer  	Parameter S bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'LOD__parameterized2' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:29] 
// Tcl Message: 	Parameter N bound to: 4 - type: integer  	Parameter S bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'LOD__parameterized3' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:29] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  	Parameter S bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'LOD__parameterized3' (1#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:29] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'LOD__parameterized2' (1#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:29] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'LOD__parameterized1' (1#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:29] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'LOD__parameterized0' (1#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:29] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-6104' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. INFO: [Synth 8-6155] done synthesizing module 'LOD' (1#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:29] INFO: [Synth 8-6155] done synthesizing module 'LOD_N' (2#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:2] INFO: [Synth 8-6157] synthesizing module 'LZD_N' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LZD_N.sv:1] 
// Tcl Message: 	Parameter N bound to: 32 - type: integer  	Parameter S bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'LZD' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LZD_N.sv:28] 
// Tcl Message: 	Parameter N bound to: 32 - type: integer  	Parameter S bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'LZD__parameterized0' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LZD_N.sv:28] 
// Tcl Message: 	Parameter N bound to: 16 - type: integer  	Parameter S bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'LZD__parameterized1' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LZD_N.sv:28] 
// Tcl Message: 	Parameter N bound to: 8 - type: integer  	Parameter S bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'LZD__parameterized2' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LZD_N.sv:28] 
// Tcl Message: 	Parameter N bound to: 4 - type: integer  	Parameter S bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'LZD__parameterized3' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LZD_N.sv:28] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  	Parameter S bound to: 1 - type: integer  
// Tcl Message: 	Parameter N bound to: 32 - type: integer  	Parameter S bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'shift_left' (5#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/shift_left.v:2] INFO: [Synth 8-6155] done synthesizing module 'posit_extract' (6#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/es2/posit_extract.sv:11] INFO: [Synth 8-6157] synthesizing module 'shift_right' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/shift_right.v:2] 
// Tcl Message: 	Parameter N bound to: 62 - type: integer  	Parameter S bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'shift_right' (7#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/shift_right.v:2] INFO: [Synth 8-6157] synthesizing module 'shift_left__parameterized0' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/shift_left.v:2] 
// Tcl Message: 	Parameter N bound to: 32 - type: integer  	Parameter S bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'shift_left__parameterized0' (7#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/shift_left.v:2] INFO: [Synth 8-6157] synthesizing module 'shift_right__parameterized0' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/shift_right.v:2] 
// Tcl Message: 	Parameter N bound to: 64 - type: integer  	Parameter S bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'shift_right__parameterized0' (7#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/shift_right.v:2] INFO: [Synth 8-6155] done synthesizing module 'positadd' (8#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/es2/positadd.sv:10] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7470.477 ; gain = 0.000 ; free physical = 2365 ; free virtual = 14343 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7470.477 ; gain = 0.000 ; free physical = 2369 ; free virtual = 14347 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7470.477 ; gain = 0.000 ; free physical = 2369 ; free virtual = 14347 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,418 MB. GUI used memory: 92 MB. Current time: 10/24/18 5:17:04 PM CEST
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// [Engine Memory]: 2,442 MB (+11708kb) [00:07:11]
// Schematic: addNotify
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers. INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers. 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 7568.500 ; gain = 98.023 ; free physical = 2355 ; free virtual = 14331 
dismissDialog("Reloading"); // bx (ck)
// Elapsed time: 22 seconds
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 333, 222); // ce (w, ck)
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (ck): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
setFileChooser("/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd.sv");
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 14 seconds
dismissDialog("Add Sources"); // c (ck)
// Tcl Message: current_project edit_posit_adder_es2_v1_0 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse -copy_to /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0/src /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv)]", 3); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv)]", 3, true); // B (D, ck) - Node
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (ck): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
// Elapsed time: 15 seconds
String[] filenames31467 = {"/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/LOD_N.sv", "/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/LZD_N.sv", "/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/posit_common.vhd", "/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/shift_left.v", "/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/shift_right.v"};
setFileChooser(filenames31467);
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 20 seconds
dismissDialog("Add Sources"); // c (ck)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse -copy_to /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0/src {/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/shift_left.v /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/LOD_N.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/posit_common.vhd /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/LZD_N.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/shift_right.v} 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// HMemoryUtils.trashcanNow. Engine heap size: 2,481 MB. GUI used memory: 121 MB. Current time: 10/24/18 5:18:32 PM CEST
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 13 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv), a_extract : xil_defaultlib.posit_extract]", 4, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv)]", 3, true); // B (D, ck) - Node
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (ck): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
setFileChooser("/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_extract.sv");
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 11 seconds
dismissDialog("Add Sources"); // c (ck)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse -copy_to /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0/src /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_extract.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// HMemoryUtils.trashcanNow. Engine heap size: 2,505 MB. GUI used memory: 119 MB. Current time: 10/24/18 5:18:57 PM CEST
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv), a_extract : posit_extract (posit_extract.sv)]", 4); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv), a_extract : posit_extract (posit_extract.sv), reg_pos_lod : LOD_N (LOD_N.sv)]", 5); // B (D, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv)]", 3); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv)]", 3, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv), a_extract : posit_extract (posit_extract.sv), reg_pos_lod : LOD_N (LOD_N.sv)]", 5, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectCodeEditor("positadd.sv", 223, 115); // ce (w, ck)
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (ck): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
setFileChooser("/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_defines.sv");
// HMemoryUtils.trashcanNow. Engine heap size: 2,527 MB. GUI used memory: 122 MB. Current time: 10/24/18 5:19:17 PM CEST
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 6 seconds
dismissDialog("Add Sources"); // c (ck)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse -copy_to /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0/src /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_defines.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// [GUI Memory]: 174 MB (+894kb) [00:09:32]
selectCodeEditor("positadd.sv", 345, 187); // ce (w, ck)
selectCodeEditor("positadd.sv", 294, 122); // ce (w, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv), a_extract : posit_extract (posit_extract.sv), reg_pos_lod : LOD_N (LOD_N.sv)]", 5, true); // B (D, ck) - Node
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv)]", 3, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv)]", 3, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectCodeEditor("positadd.sv", 289, 315); // ce (w, ck)
selectCodeEditor("positadd.sv", 353, 393); // ce (w, ck)
// Elapsed time: 22 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 45); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1]", 46); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_raw_test(rtl) (positadd_raw_test.vhd)]", 52, true); // B (D, ck) - Node
// Tcl Message: current_project posit_waveforms 
// Elapsed time: 19 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positmult_32bit_tb (positmult_32bit_tb.v)]", 68, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_4_32bit_tb (positadd_4_32bit_tb.v)]", 66, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_32bit_tb (positadd_32bit_tb.v)]", 65, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positaccum_prod_16_raw (positaccum_prod_16_raw.sv)]", 55, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_4_raw_322_tb (positadd_4_raw_322_tb.sv)]", 56, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, testadd (testadd.sv)]", 69, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, testadd (testadd.sv)]", 69, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_4_raw_tb(rtl) (positadd_4_raw_tb.vhd)]", 48, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_4_raw_tb(rtl) (positadd_4_raw_tb.vhd), normalize_sum8 : posit_normalize (posit_normalize.sv)]", 53, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
// [Engine Memory]: 2,566 MB (+1907kb) [00:10:55]
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
// HMemoryUtils.trashcanNow. Engine heap size: 2,581 MB. GUI used memory: 122 MB. Current time: 10/24/18 5:20:52 PM CEST
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectCodeEditor("positadd_4.sv", 303, 301); // ce (w, ck)
selectCodeEditor("positadd_4.sv", 169, 188); // ce (w, ck)
selectCodeEditor("positadd_4.sv", 123, 166); // ce (w, ck)
selectCodeEditor("positadd_4.sv", 132, 159); // ce (w, ck)
selectCodeEditor("positadd_4.sv", 50, 163); // ce (w, ck)
selectCodeEditor("positadd_4.sv", 54, 162); // ce (w, ck)
selectCodeEditor("positadd_4.sv", 127, 166); // ce (w, ck)
selectCodeEditor("positadd_4.sv", 47, 153); // ce (w, ck)
typeControlKey((HResource) null, "positadd_4.sv", 'c'); // ce (w, ck)
selectCodeEditor("positadd_4.sv", 530, 264); // ce (w, ck)
// Elapsed time: 45 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "posit_adder_es2_v1_0_S00_AXI.v", 2); // k (j, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 59, 138); // ce (w, ck)
// Elapsed time: 10 seconds
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 249, 487); // ce (w, ck)
// Elapsed time: 19 seconds
typeControlKey((HResource) null, "posit_adder_es2_v1_0_S00_AXI.v", 'v'); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 106, 536); // ce (w, ck)
typeControlKey(null, null, 'z');
// Elapsed time: 13 seconds
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 190, 482); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 59, 504); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 58, 519); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 55, 532); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 70, 552); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 78, 486); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 55, 504); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 60, 518); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 87, 533); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 59, 443); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 30, 425); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 30, 425, true, false, false, false, false); // ce (w, ck) - Shift Key
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 26, 460); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 26, 425, true, true, false, false, false); // ce (w, ck) - Shift Key - Control Key
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 184, 536); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 28, 424); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 28, 424, true, true, false, false, false); // ce (w, ck) - Shift Key - Control Key
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 12, 433); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 1, 427, true, true, false, false, false); // ce (w, ck) - Shift Key - Control Key
// Elapsed time: 10 seconds
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 78, 426); // ce (w, ck)
// Elapsed time: 21 seconds
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 48, 534); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 59, 535); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 56, 534, true, true, false, false, false); // ce (w, ck) - Shift Key - Control Key
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 305, 521); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 85, 433); // ce (w, ck)
typeControlKey((HResource) null, "posit_adder_es2_v1_0_S00_AXI.v", 'c'); // ce (w, ck)
typeControlKey((HResource) null, "posit_adder_es2_v1_0_S00_AXI.v", 'v'); // ce (w, ck)
typeControlKey((HResource) null, "posit_adder_es2_v1_0_S00_AXI.v", 'v'); // ce (w, ck)
typeControlKey((HResource) null, "posit_adder_es2_v1_0_S00_AXI.v", 'v'); // ce (w, ck)
typeControlKey((HResource) null, "posit_adder_es2_v1_0_S00_AXI.v", 'v'); // ce (w, ck)
typeControlKey((HResource) null, "posit_adder_es2_v1_0_S00_AXI.v", 'v'); // ce (w, ck)
typeControlKey((HResource) null, "posit_adder_es2_v1_0_S00_AXI.v", 'v'); // ce (w, ck)
typeControlKey((HResource) null, "posit_adder_es2_v1_0_S00_AXI.v", 'v'); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 103, 476); // ce (w, ck)
// Elapsed time: 19 seconds
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 24, 438); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 216, 458); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 123, 425); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 186, 98); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 186, 98, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "posit_adder_es2_v1_0_S00_AXI.v", 'c'); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 128, 432); // ce (w, ck)
typeControlKey((HResource) null, "posit_adder_es2_v1_0_S00_AXI.v", 'v'); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 119, 442); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 299, 365); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 299, 365, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "posit_adder_es2_v1_0_S00_AXI.v", 'c'); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 121, 447); // ce (w, ck)
typeControlKey((HResource) null, "posit_adder_es2_v1_0_S00_AXI.v", 'v'); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 122, 458); // ce (w, ck)
typeControlKey((HResource) null, "posit_adder_es2_v1_0_S00_AXI.v", 'v'); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 119, 469); // ce (w, ck)
// Elapsed time: 22 seconds
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 170, 138); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 170, 138, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 120, 64); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 120, 64, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "posit_adder_es2_v1_0_S00_AXI.v", 'c'); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 125, 425); // ce (w, ck)
typeControlKey((HResource) null, "posit_adder_es2_v1_0_S00_AXI.v", 'v'); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 187, 407); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 188, 399); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 200, 383); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 161, 413); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 161, 413, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "posit_adder_es2_v1_0_S00_AXI.v", 'c'); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 154, 463); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 123, 440); // ce (w, ck)
typeControlKey((HResource) null, "posit_adder_es2_v1_0_S00_AXI.v", 'v'); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 120, 457); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 121, 492); // ce (w, ck)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: current_project edit_posit_adder_es2_v1_0 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// HMemoryUtils.trashcanNow. Engine heap size: 2,607 MB. GUI used memory: 122 MB. Current time: 10/24/18 5:26:32 PM CEST
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 16 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, posit_adder_es2_v1_0 (posit_adder_es2_v1_0.v), posit_adder_es2_v1_0_S00_AXI_inst : posit_adder_es2_v1_0_S00_AXI (posit_adder_es2_v1_0_S00_AXI.v)]", 2); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, posit_adder_es2_v1_0 (posit_adder_es2_v1_0.v), posit_adder_es2_v1_0_S00_AXI_inst : posit_adder_es2_v1_0_S00_AXI (posit_adder_es2_v1_0_S00_AXI.v), positadd_inst : positadd (positadd.sv)]", 3); // B (D, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // k (j, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP-XACT]", 11); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP-XACT, component.xml]", 12, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP-XACT, component.xml]", 12, false, false, false, false, false, true); // B (D, ck) - Double Click
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // ao (O, ck)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // h (M, ck)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Identification", 0); // ao (O, ck)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
setText(PAResourceItoN.IdentificationContentPanel_VENDOR, "bsc"); // z (al, ck)
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Compatibility", 1); // ao (O, ck)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // ao (O, ck)
selectButton(PAResourceQtoS.ReviewContentPanel_PACKAGE_IP, "Package IP"); // a (c, ck)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property previous_version_for_upgrade user.org:user:posit_adder_es2:1.0 [ipx::current_core] 
// Tcl Message: set_property core_revision 1 [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// Tcl Message: ipx::save_core [ipx::current_core] 
// TclEventType: IP_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// bx (ck):  Package IP : addNotify
selectButton("PAResourceQtoS.ReviewContentPanel_FINISHED_PACKAGING_SUCCESSFULLY_DO_Yes", "Yes"); // JButton (A, G)
// Tcl Message: ipx::move_temp_component_back -component [ipx::current_core] 
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 2,587 MB. GUI used memory: 127 MB. Current time: 10/24/18 5:27:11 PM CEST
// Tcl Message: close_project -delete 
dismissDialog("Package IP"); // bx (ck)
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// Tcl Message: set_property  ip_repo_paths  /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0 [current_project] 
// TclEventType: CREATE_IP_CATALOG
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: update_ip_catalog 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0'. 
selectButton(PAResourceQtoS.SystemBuilderView_ADD_IP, "System_RSB_ADD_IP"); // B (f, ck)
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "pos"); // OverlayTextField (Q, ResizableWindow)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "posit_adder_es2", 0, "posit_adder_es2", 0, false); // O (O, ResizableWindow)
expandTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "posit_adder_es2", 0); // O (O, ResizableWindow)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "posit_adder_es2", 0, "posit_adder_es2", 0, false, false, false, false, false, true); // O (O, ResizableWindow) - Double Click
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: create_bd_cell -type ip -vlnv user.org:user:posit_adder_es2:1.0 posit_adder_es2_0 
// Tcl Message: endgroup 
// Tcl Message: startgroup 
// Tcl Message: current_project posit_overlay 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectButton(PAResourceQtoS.RSBApplyAutomationBar_RUN_CONNECTION_AUTOMATION, "Run Connection Automation"); // h (cs, ck)
// w (ck): Run Connection Automation: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (w)
dismissDialog("Run Connection Automation"); // w (ck)
// TclEventType: XGUI_UPDATE_GUI_ELEMENT
// TclEventType: IP_LOCK_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_CONNECTION_CHANGE
// bx (ck):  Run Connection Automation : addNotify
// TclEventType: REPORT_IP_STATUS_STALE
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/posit_adder_es2_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins posit_adder_es2_0/S00_AXI] 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: XGUI_RESET_GUI_ELEMENT
// Tcl Message: INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI 
// Tcl Message: </posit_adder_es2_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]> 
dismissDialog("Run Connection Automation"); // bx (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
selectButton(PAResourceCommand.PACommandNames_REGENERATE_LAYOUT, "System_regenerate_rsb_layout"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_REGENERATE_LAYOUT
// Tcl Command: 'regenerate_bd_layout'
// TclEventType: RSB_LAYOUT_STATE
// TclEventType: RSB_REGENERATE_LAYOUT
// Tcl Message: regenerate_bd_layout 
selectButton(PAResourceQtoS.SystemBuilderView_OPTIMIZE_ROUTING, "System_RSB_OPTIMIZE_LAYOUT"); // B (f, ck)
// Tcl Command: 'regenerate_bd_layout -routing'
// TclEventType: RSB_LAYOUT_STATE
// CommandFailedException: ERROR: [BD 41-45] Cell path not found: /design_1 
// TclEventType: RSB_ROUTE_LAYOUT
// Tcl Message: regenerate_bd_layout -routing 
selectButton(PAResourceCommand.PACommandNames_REGENERATE_LAYOUT, "System_regenerate_rsb_layout"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_REGENERATE_LAYOUT
// Tcl Command: 'regenerate_bd_layout'
// TclEventType: RSB_LAYOUT_STATE
// TclEventType: RSB_REGENERATE_LAYOUT
// Tcl Message: regenerate_bd_layout 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /rst_ps7_0_100M_peripheral_aresetn 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /rst_ps7_0_100M_peripheral_aresetn 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// aj (ck): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (aj)
// bx (ck):  Save Constraints : addNotify
dismissDialog("Save Project"); // aj (ck)
// TclEventType: RSB_SAVE_DIAGRAM
// CommandFailedException: ERROR: [BD 41-45] Cell path not found: /design_1 
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: save_bd_design 
// Tcl Message: Wrote  : </home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/design_1.bd>  Wrote  : </home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui>  
// A (ck): No Implementation Results Available: addNotify
dismissDialog("Save Constraints"); // bx (ck)
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bx (ck):  Resetting Runs : addNotify
// f (ck): Launch Runs: addNotify
dismissDialog("No Implementation Results Available"); // A (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// 'cv' command handler elapsed time: 7 seconds
// TclEventType: RSB_SCRIPT_TASK
dismissDialog("Launch Runs"); // f (ck)
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// CommandFailedException: ERROR: [BD 41-45] Cell path not found: /design_1 
// bx (ck):  Generate Bitstream : addNotify
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// CommandFailedException: ERROR: [BD 41-45] Cell path not found: /design_1 
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 8 
// Tcl Message: Wrote  : </home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/design_1.bd>  VHDL Output written to : /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/synth/design_1.v VHDL Output written to : /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/sim/design_1.v VHDL Output written to : /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v 
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: DG_ANALYSIS_MSG_RESET
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block posit_adder_es2_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: Exporting to file /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh Generated Block Design Tcl file /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl Generated Hardware Definition File /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/synth/design_1.hwdef 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// Tcl Message: ERROR: [Common 17-70] Application Exception: Top module not set for fileset 'sources_1'. Please ensure that a valid value is provided for 'top'. The value for 'top' can be set/changed using the 'Top Module Name' field under 'Project Settings', or using the 'set_property top' Tcl command (e.g. set_property top <name> [current_fileset]). 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-70] Application Exception: Top module not set for fileset 'sources_1'. Please ensure that a valid value is provided for 'top'. The value for 'top' can be set/changed using the 'Top Module Name' field under 'Project Settings', or using the 'set_property top' Tcl command (e.g. set_property top <name> [current_fileset]).  
// aP (ck): Launch Run Critical Messages: addNotify
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 19 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (aP)
dismissDialog("Launch Run Critical Messages"); // aP (ck)
selectTab((HResource) null, (HResource) null, "Sources", 0); // aE (Q, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1 (design_1.bd)]", 1, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1 (design_1.bd)]", 1, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_CREATE_TOP_HDL
// a (ck): Create HDL Wrapper: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (a)
dismissDialog("Create HDL Wrapper"); // a (ck)
// Tcl Message: make_wrapper -files [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/design_1.bd] -top 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v 
// TclEventType: DG_ANALYSIS_MSG_RESET
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (ck): No Implementation Results Available: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bx (ck):  Resetting Runs : addNotify
// f (ck): Launch Runs: addNotify
dismissDialog("No Implementation Results Available"); // A (ck)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// TclEventType: RUN_LAUNCH
dismissDialog("Launch Runs"); // f (ck)
// TclEventType: RUN_MODIFY
// bx (ck):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 8 
dismissDialog("Generate Bitstream"); // bx (ck)
// TclEventType: RUN_FAILED
// HMemoryUtils.trashcanNow. Engine heap size: 2,665 MB. GUI used memory: 132 MB. Current time: 10/24/18 5:28:52 PM CEST
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 250ms to process. Increasing delay to 2000 ms.
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 58 seconds
selectTab((HResource) null, (HResource) null, "Design Runs", 4); // aE (Q, ck)
// [GUI Memory]: 195 MB (+12632kb) [00:19:28]
// [GUI Memory]: 208 MB (+2961kb) [00:19:29]
expandTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "design_1 ;  ; Submodule Runs Failed ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Wed Oct 24 17:28:23 CEST 2018 ; 00:00:50 ;  ;  ;  ;  ; ", 3); // ax (O, ck)
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "design_1_posit_adder_es2_0_0_synth_1 ; design_1_posit_adder_es2_0_0 ; synth_design ERROR ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Wed Oct 24 17:28:23 CEST 2018 ; 00:00:11 ; Vivado Synthesis Defaults (Vivado Synthesis 2018) ; Vivado Synthesis Default Reports (Vivado Synthesis 2018) ; xc7z020clg400-1 ;  ; Vivado Synthesis Defaults", 4, "design_1_posit_adder_es2_0_0_synth_1", 0, false); // ax (O, ck)
selectTreeTableHeader(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "Constraints", 1); // ax (O, ck)
selectTab((HResource) null, (HResource) null, "Messages", 1); // aE (Q, ck)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, design_1, design_1_posit_adder_es2_0_0_synth_1, [Synth 8-6156] failed synthesizing module 'posit_adder_es2_v1_0_S00_AXI' [/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/ipshared/5dbe/hdl/posit_adder_es2_v1_0_S00_AXI.v:4]. ]", 25, true); // ah (O, ck) - Node
// TclEventType: RUN_COMPLETED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 34 seconds
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, design_1, design_1_auto_pc_0_synth_1]", 76); // ah (O, ck)
// [GUI Memory]: 225 MB (+7427kb) [00:20:20]
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, design_1, design_1_processing_system7_0_0_synth_1]", 56); // ah (O, ck)
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, design_1, design_1_rst_ps7_0_100M_0_synth_1]", 29); // ah (O, ck)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, design_1, design_1_posit_adder_es2_0_0_synth_1, [Synth 8-439] module 'positadd' not found [/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/ipshared/5dbe/hdl/posit_adder_es2_v1_0_S00_AXI.v:403]. ]", 24, false); // ah (O, ck)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, design_1, design_1_posit_adder_es2_0_0_synth_1, [Synth 8-439] module 'positadd' not found [/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/ipshared/5dbe/hdl/posit_adder_es2_v1_0_S00_AXI.v:403]. ]", 24, false); // ah (O, ck)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/ipshared/5dbe/hdl/posit_adder_es2_v1_0_S00_AXI.v;-;;-;16;-;line;-;403;-;;-;16;-;"); // ah (O, ck)
// Elapsed time: 13 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v)]", 1); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd), design_1 (design_1.v)]", 3); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd), design_1 (design_1.v), posit_adder_es2_0 : design_1_posit_adder_es2_0_0 (design_1_posit_adder_es2_0_0.xci)]", 4); // B (D, ck)
// A (ck): Show IP Hierarchy: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// TclEventType: DG_GRAPH_STALE
dismissDialog("Show IP Hierarchy"); // A (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// [Engine Memory]: 2,743 MB (+51091kb) [00:20:56]
// TclEventType: DG_GRAPH_GENERATED
// [GUI Memory]: 238 MB (+1956kb) [00:20:58]
// HMemoryUtils.trashcanNow. Engine heap size: 2,706 MB. GUI used memory: 195 MB. Current time: 10/24/18 5:30:52 PM CEST
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd), design_1 (design_1.v), posit_adder_es2_0 : design_1_posit_adder_es2_0_0 (design_1_posit_adder_es2_0_0.xci), design_1_posit_adder_es2_0_0 (design_1_posit_adder_es2_0_0.v)]", 5); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd), design_1 (design_1.v), posit_adder_es2_0 : design_1_posit_adder_es2_0_0 (design_1_posit_adder_es2_0_0.xci), design_1_posit_adder_es2_0_0 (design_1_posit_adder_es2_0_0.v), inst : posit_adder_es2_v1_0 (posit_adder_es2_v1_0.v), posit_adder_es2_v1_0_S00_AXI_inst : posit_adder_es2_v1_0_S00_AXI (posit_adder_es2_v1_0_S00_AXI.v), positadd_inst : xil_defaultlib.positadd]", 8, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd), design_1 (design_1.v), posit_adder_es2_0 : design_1_posit_adder_es2_0_0 (design_1_posit_adder_es2_0_0.xci), design_1_posit_adder_es2_0_0 (design_1_posit_adder_es2_0_0.v), inst : posit_adder_es2_v1_0 (posit_adder_es2_v1_0.v), posit_adder_es2_v1_0_S00_AXI_inst : posit_adder_es2_v1_0_S00_AXI (posit_adder_es2_v1_0_S00_AXI.v), positadd_inst : xil_defaultlib.positadd]", 8, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 758, 360); // D (w, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd), design_1 (design_1.v), posit_adder_es2_0 : design_1_posit_adder_es2_0_0 (design_1_posit_adder_es2_0_0.xci), design_1_posit_adder_es2_0_0 (design_1_posit_adder_es2_0_0.v), inst : posit_adder_es2_v1_0 (posit_adder_es2_v1_0.v), posit_adder_es2_v1_0_S00_AXI_inst : posit_adder_es2_v1_0_S00_AXI (posit_adder_es2_v1_0_S00_AXI.v)]", 7, true); // B (D, ck) - Node
// Elapsed time: 10 seconds
selectTab((HResource) null, (HResource) null, "Design Runs", 4); // aE (Q, ck)
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "synth_1 ; constrs_1 ; Scripts Generated ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; 00:00:00 ; Vivado Synthesis Defaults (Vivado Synthesis 2018) ; Vivado Synthesis Default Reports (Vivado Synthesis 2018) ; xc7z020clg400-1 ;  ; Vivado Synthesis Defaults", 0, "synth_1", 0, true, false, false, false, true, false); // ax (O, ck) - Popup Trigger - Node
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "synth_1 ; constrs_1 ; Scripts Generated ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; 00:00:00 ; Vivado Synthesis Defaults (Vivado Synthesis 2018) ; Vivado Synthesis Default Reports (Vivado Synthesis 2018) ; xc7z020clg400-1 ;  ; Vivado Synthesis Defaults", 0, (String) null, 7, true); // ax (O, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd), design_1 (design_1.v), posit_adder_es2_0 : design_1_posit_adder_es2_0_0 (design_1_posit_adder_es2_0_0.xci)]", 4, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd), design_1 (design_1.v), posit_adder_es2_0 : design_1_posit_adder_es2_0_0 (design_1_posit_adder_es2_0_0.xci)]", 4, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER
// k (ck): Edit in IP Packager: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (k)
// bx (ck):  Edit in IP Packager : addNotify
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name posit_adder_es2_v1_0_project -directory /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.tmp/posit_adder_es2_v1_0_project /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0/component.xml 
// TclEventType: PROJECT_NEW
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lledoux/opt/Xilinx/Vivado/2018.2/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_CURRENT_CORE
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0'. INFO: [IP_Flow 19-795] Syncing license key meta-data 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// 'i' command handler elapsed time: 11 seconds
dismissDialog("Edit in IP Packager"); // bx (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// [GUI Memory]: 252 MB (+1386kb) [00:21:56]
// HMemoryUtils.trashcanNow. Engine heap size: 2,737 MB. GUI used memory: 151 MB. Current time: 10/24/18 5:31:52 PM CEST
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // ao (O, ck)
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ;  ; posit_adder_es2_v1_0", 2); // M (O, ck)
// Elapsed time: 42 seconds
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // ao (O, ck)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // ao (O, ck)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Addressing and Memory", 5); // ao (O, ck)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization GUI", 6); // ao (O, ck)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // ao (O, ck)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Compatibility", 1); // ao (O, ck)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Identification", 0); // ao (O, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, posit_adder_es2_v1_0 (posit_adder_es2_v1_0.v)]", 1); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, posit_adder_es2_v1_0 (posit_adder_es2_v1_0.v), posit_adder_es2_v1_0_S00_AXI_inst : posit_adder_es2_v1_0_S00_AXI (posit_adder_es2_v1_0_S00_AXI.v), positadd_inst : positadd (positadd.sv)]", 3); // B (D, ck)
// Elapsed time: 20 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd), design_1 (design_1.v), posit_adder_es2_0 : design_1_posit_adder_es2_0_0 (design_1_posit_adder_es2_0_0.xci), design_1_posit_adder_es2_0_0 (design_1_posit_adder_es2_0_0.v), inst : posit_adder_es2_v1_0 (posit_adder_es2_v1_0.v), posit_adder_es2_v1_0_S00_AXI_inst : posit_adder_es2_v1_0_S00_AXI (posit_adder_es2_v1_0_S00_AXI.v)]", 7, true); // B (D, ck) - Node
// Tcl Message: current_project posit_overlay 
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (ck): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
// Elapsed time: 19 seconds
String[] filenames16706 = {"/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_defines.sv", "/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_extract.sv", "/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd.sv"};
setFileChooser(filenames16706);
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
String[] filenames29306 = {"/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/LOD_N.sv", "/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/LZD_N.sv", "/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/posit_common.vhd", "/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/shift_left.v", "/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/shift_right.v"};
setFileChooser(filenames29306);
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 34 seconds
dismissDialog("Add Sources"); // c (ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// HMemoryUtils.trashcanNow. Engine heap size: 2,771 MB. GUI used memory: 151 MB. Current time: 10/24/18 5:34:07 PM CEST
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 36 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd), design_1 (design_1.v), posit_adder_es2_0 : design_1_posit_adder_es2_0_0 (design_1_posit_adder_es2_0_0.xci), design_1_posit_adder_es2_0_0 (design_1_posit_adder_es2_0_0.v), inst : posit_adder_es2_v1_0 (posit_adder_es2_v1_0.v), posit_adder_es2_v1_0_S00_AXI_inst : posit_adder_es2_v1_0_S00_AXI (posit_adder_es2_v1_0_S00_AXI.v), positadd_inst : xil_defaultlib.positadd]", 8, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd), design_1 (design_1.v), posit_adder_es2_0 : design_1_posit_adder_es2_0_0 (design_1_posit_adder_es2_0_0.xci), design_1_posit_adder_es2_0_0 (design_1_posit_adder_es2_0_0.v), inst : posit_adder_es2_v1_0 (posit_adder_es2_v1_0.v), posit_adder_es2_v1_0_S00_AXI_inst : posit_adder_es2_v1_0_S00_AXI (posit_adder_es2_v1_0_S00_AXI.v)]", 7, true); // B (D, ck) - Node
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 586, 173); // D (w, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd), design_1 (design_1.v), posit_adder_es2_0 : design_1_posit_adder_es2_0_0 (design_1_posit_adder_es2_0_0.xci), design_1_posit_adder_es2_0_0 (design_1_posit_adder_es2_0_0.v), inst : posit_adder_es2_v1_0 (posit_adder_es2_v1_0.v), posit_adder_es2_v1_0_S00_AXI_inst : posit_adder_es2_v1_0_S00_AXI (posit_adder_es2_v1_0_S00_AXI.v)]", 7, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenuItem(PAResourceQtoS.SrcMenu_REFRESH_HIERARCHY, "Refresh Hierarchy"); // ad (aj, ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_ANALYSIS_MSG_RESET
// HMemoryUtils.trashcanNow. Engine heap size: 2,875 MB. GUI used memory: 152 MB. Current time: 10/24/18 5:34:47 PM CEST
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv)]", 13, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv)]", 13, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd), design_1 (design_1.v), posit_adder_es2_0 : design_1_posit_adder_es2_0_0 (design_1_posit_adder_es2_0_0.xci), design_1_posit_adder_es2_0_0 (design_1_posit_adder_es2_0_0.v), inst : posit_adder_es2_v1_0 (posit_adder_es2_v1_0.v), posit_adder_es2_v1_0_S00_AXI_inst : posit_adder_es2_v1_0_S00_AXI (posit_adder_es2_v1_0_S00_AXI.v)]", 7, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd), design_1 (design_1.v), posit_adder_es2_0 : design_1_posit_adder_es2_0_0 (design_1_posit_adder_es2_0_0.xci), design_1_posit_adder_es2_0_0 (design_1_posit_adder_es2_0_0.v), inst : posit_adder_es2_v1_0 (posit_adder_es2_v1_0.v), posit_adder_es2_v1_0_S00_AXI_inst : posit_adder_es2_v1_0_S00_AXI (posit_adder_es2_v1_0_S00_AXI.v)]", 7, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
// Elapsed time: 98 seconds
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 472, 380); // D (w, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd), design_1 (design_1.v), posit_adder_es2_0 : design_1_posit_adder_es2_0_0 (design_1_posit_adder_es2_0_0.xci), design_1_posit_adder_es2_0_0 (design_1_posit_adder_es2_0_0.v), inst : posit_adder_es2_v1_0 (posit_adder_es2_v1_0.v), posit_adder_es2_v1_0_S00_AXI_inst : posit_adder_es2_v1_0_S00_AXI (posit_adder_es2_v1_0_S00_AXI.v)]", 7); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv)]", 13); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv)]", 13, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv)]", 13, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenuItem(PAResourceQtoS.SrcMenu_SET_LIBRARY, "Set Library..."); // ad (aj, ck)
// Z (ck): Set Library: addNotify
selectComboBox(PAResourceQtoS.SpecifyLibraryDialog_LIBRARY_NAME, "work", 1); // F (Q, Z)
selectComboBox(PAResourceQtoS.SpecifyLibraryDialog_LIBRARY_NAME, "xil_defaultlib", 0); // F (Q, Z)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (Z)
dismissDialog("Set Library"); // Z (ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv), a_extract : posit_extract (posit_extract.sv)]", 14, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv), a_extract : posit_extract (posit_extract.sv)]", 14, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenuItem(PAResourceQtoS.SrcMenu_SET_LIBRARY, "Set Library..."); // ad (aj, ck)
// Z (ck): Set Library: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (Z)
dismissDialog("Set Library"); // Z (ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv), a_extract : posit_extract (posit_extract.sv)]", 14); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv), a_extract : posit_extract (posit_extract.sv), reg_pos_lod : LOD_N (LOD_N.sv)]", 15); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv), a_extract : posit_extract (posit_extract.sv), reg_pos_lod : LOD_N (LOD_N.sv), l1 : LOD (LOD_N.sv)]", 16); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv), a_extract : posit_extract (posit_extract.sv), reg_pos_lod : LOD_N (LOD_N.sv), l1 : LOD (LOD_N.sv), genblk1.l : LOD (LOD_N.sv)]", 17); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd), design_1 (design_1.v), ps7_0_axi_periph : design_1_ps7_0_axi_periph_0 (design_1.v)]", 10, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenuItem(PAResourceQtoS.SrcMenu_REFRESH_HIERARCHY, "Refresh Hierarchy"); // ad (aj, ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// [Engine Memory]: 2,884 MB (+4478kb) [00:27:28]
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv)]", 13, true); // B (D, ck) - Node
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Libraries", 2); // i (N, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Sources]", 1); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Sources, design_1_posit_adder_es2_0_0]", 5); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Sources, design_1_posit_adder_es2_0_0, IP, design_1_posit_adder_es2_0_0]", 7); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Sources, design_1_posit_adder_es2_0_0, IP, design_1_posit_adder_es2_0_0, Verilog]", 8); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Sources, design_1_posit_adder_es2_0_0, IP, design_1_posit_adder_es2_0_0, Verilog, xil_defaultlib]", 9); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Sources, design_1_posit_adder_es2_0_0, IP, design_1_posit_adder_es2_0_0, Design Checkpoint]", 13); // B (D, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Sources, design_1_posit_adder_es2_0_0, IP, design_1_posit_adder_es2_0_0]", 7); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Sources]", 1, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Sources]", 1, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // i (N, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv)]", 13, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv), shift_in_regime : shift_right (shift_right.v)]", 28, false, true, false, false, false, false); // B (D, ck) - Shift Key
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectCheckBox(PAResourceQtoS.RemoveSourcesDialog_ALSO_DELETE, "Also delete  project local files/directories from disk", true); // g (Q, aE): TRUE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
// 'c' command handler elapsed time: 5 seconds
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/positadd.sv] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/posit_extract.sv] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/LOD_N.sv] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/LZD_N.sv] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/shift_left.v] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/shift_right.v] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// aE (ck): Remove Sources: addNotify
// bx (aE):  Remove Sources : addNotify
dismissDialog("Remove Sources"); // bx (aE)
// TclEventType: DG_ANALYSIS_MSG_RESET
// HMemoryUtils.trashcanNow. Engine heap size: 2,933 MB. GUI used memory: 151 MB. Current time: 10/24/18 5:38:07 PM CEST
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 15 seconds
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Libraries", 2); // i (N, ck)
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "IP Sources", 1); // i (N, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Designs, design_1]", 1); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Designs, design_1, Synthesis]", 2); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Designs, design_1, Synthesis, design_1_posit_adder_es2_0_0]", 4, true); // B (D, ck) - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Designs, design_1, Synthesis, design_1_posit_adder_es2_0_0]", 4); // B (D, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Designs, design_1, Synthesis, design_1_posit_adder_es2_0_0]", 4); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Designs, design_1, Synthesis, design_1_posit_adder_es2_0_0]", 4, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Libraries", 2); // i (N, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Sources]", 1); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0, true); // B (D, ck) - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog]", 1); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SystemVerilog]", 4); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_ADD_SOURCES, "Add Sources..."); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (ck): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
String[] filenames17995 = {"/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/LOD_N.sv", "/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/LZD_N.sv", "/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/posit_common.vhd", "/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/shift_left.v", "/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/shift_right.v"};
setFileChooser(filenames17995);
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
String[] filenames2600 = {"/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_defines.sv", "/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_extract.sv", "/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd.sv"};
setFileChooser(filenames2600);
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 17 seconds
dismissDialog("Add Sources"); // c (ck)
// c (ck): Add Sources: addNotify
// bU (c): Import Source Conflicts: addNotify
selectRadioButton(PAResourceQtoS.SrcConflictDialog_DONT_OVERWRITE_EXISTING_FILES, "Don't overwrite existing files"); // a (Q, bU)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (bU)
// TclEventType: DG_GRAPH_STALE
dismissDialog("Import Source Conflicts"); // bU (c)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // i (N, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 12 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 14, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// bx (ck):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run design_1_posit_adder_es2_0_0_synth_1 
// bx (ck):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// f (ck): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// bx (ck):  Starting Design Runs : addNotify
dismissDialog("Launch Runs"); // f (ck)
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 -jobs 8 
// Tcl Message: [Wed Oct 24 17:39:27 2018] Launched design_1_posit_adder_es2_0_0_synth_1... Run output will be captured here: /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.runs/design_1_posit_adder_es2_0_0_synth_1/runme.log [Wed Oct 24 17:39:27 2018] Launched synth_1... Run output will be captured here: /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bx (ck)
// TclEventType: RUN_FAILED
// Elapsed time: 16 seconds
selectTab((HResource) null, (HResource) null, "Messages", 1); // aE (Q, ck)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, design_1, General Messages, [Common 17-70] Application Exception: Top module not set for fileset 'sources_1'. Please ensure that a valid value is provided for 'top'. The value for 'top' can be set/changed using the 'Top Module Name' field under 'Project Settings', or using the 'set_property top' Tcl command (e.g. set_property top <name> [current_fileset]).. ]", 16, false); // ah (O, ck)
// Elapsed time: 16 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, design_1, design_1_posit_adder_es2_0_0_synth_1, [IP_Flow 19-2162] IP 'design_1_posit_adder_es2_0_0' is locked:. * IP definition 'posit_adder_es2 (1.0)' for IP 'design_1_posit_adder_es2_0_0' has been replaced in the IP Catalog by 'posit_adder_es2 (1.0)'.. Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.. ]", 24, false); // ah (O, ck)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, design_1, design_1_posit_adder_es2_0_0_synth_1, [Synth 8-439] module 'positadd' not found [/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/ipshared/5dbe/hdl/posit_adder_es2_v1_0_S00_AXI.v:403]. ]", 28, false); // ah (O, ck)
// Elapsed time: 77 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv)]", 13); // B (D, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv)]", 13); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources,  (posit_defines.sv)]", 14, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv)]", 13, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources,  (posit_defines.sv)]", 14, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv)]", 13, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources,  (posit_defines.sv)]", 14, false, false, true, false, false, false); // B (D, ck) - Control Key
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/positadd.sv] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/posit_defines.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  {/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/positadd.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/posit_defines.sv} 
// Tcl Message: file delete -force /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/positadd.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/posit_defines.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, posit_extract (posit_extract.sv)]", 13, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, shift_right (shift_right.v)]", 14, false, false, true, false, false, false); // B (D, ck) - Control Key
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/posit_extract.sv] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/shift_right.v] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  {/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/posit_extract.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/shift_right.v} 
// Tcl Message: file delete -force /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/posit_extract.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/shift_right.v 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, LOD_N (LOD_N.sv)]", 13, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, LZD_N (LZD_N.sv)]", 14, true, false, true, false, false, false); // B (D, ck) - Control Key - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, shift_left (shift_left.v)]", 15, false, false, true, false, false, false); // B (D, ck) - Control Key
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/LOD_N.sv] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/LZD_N.sv] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/shift_left.v] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  {/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/LOD_N.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/LZD_N.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/shift_left.v} 
// aE (ck): Remove Sources: addNotify
// bx (aE):  Remove Sources : addNotify
// Tcl Message: file delete -force /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/LOD_N.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/LZD_N.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/shift_left.v 
dismissDialog("Remove Sources"); // bx (aE)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 288, 422); // D (w, ck)
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "IP Sources", 1); // i (N, ck)
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Libraries", 2); // i (N, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, VHDL]", 8); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, VHDL, xil_defaultlib, Unreferenced]", 10); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, VHDL, xil_defaultlib, Unreferenced, posit_common.vhd]", 11, false); // B (D, ck)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/posit_common.vhd] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/posit_common.vhd 
// Tcl Message: file delete -force /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/posit_common.vhd 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
// TclEventType: DG_GRAPH_GENERATED
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/posit_common.vhd] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/posit_common.vhd 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SystemVerilog, xil_defaultlib, Unreferenced, posit_defines.sv]", 7, false); // B (D, ck)
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SystemVerilog, xil_defaultlib, Unreferenced, posit_defines.sv]", 7, false); // B (D, ck)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_defines.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_defines.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_ANALYSIS_MSG_RESET
// HMemoryUtils.trashcanNow. Engine heap size: 3,049 MB. GUI used memory: 152 MB. Current time: 10/24/18 5:42:37 PM CEST
// TclEventType: DG_GRAPH_GENERATED
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "IP Sources", 1); // i (N, ck)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "System", 0); // k (j, ck)
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /rst_ps7_0_100M_interconnect_aresetn 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /rst_ps7_0_100M_interconnect_aresetn 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /rst_ps7_0_100M_peripheral_aresetn 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /rst_ps7_0_100M_peripheral_aresetn 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /rst_ps7_0_100M_peripheral_aresetn 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /rst_ps7_0_100M_peripheral_aresetn 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// Elapsed time: 40 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 15, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// f (ck): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// bx (ck):  Starting Design Runs : addNotify
dismissDialog("Launch Runs"); // f (ck)
// Tcl Message: current_project posit_adder_es2_v1_0_project 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 -jobs 8 
// Tcl Message: [Wed Oct 24 17:43:29 2018] Launched synth_1... Run output will be captured here: /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.tmp/posit_adder_es2_v1_0_project/posit_adder_es2_v1_0_project.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bx (ck)
// TclEventType: RUN_FAILED
// ah (ck): Synthesis Failed: addNotify
// Elapsed time: 59 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Synthesis Failed"); // ah (ck)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-448] named port connection 'n1' does not exist for instance 'positadd_inst' of module 'positadd' [/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0/hdl/posit_adder_es2_v1_0_S00_AXI.v:405]. ]", 1, true); // ah (O, ck) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-448] named port connection 'n1' does not exist for instance 'positadd_inst' of module 'positadd' [/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0/hdl/posit_adder_es2_v1_0_S00_AXI.v:405]. ]", 1, true); // ah (O, ck) - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0/hdl/posit_adder_es2_v1_0_S00_AXI.v;-;;-;16;-;line;-;405;-;;-;16;-;"); // ah (O, ck)
// Elapsed time: 10 seconds
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 170, 429); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 170, 429, false, false, false, false, true); // ce (w, ck) - Double Click
// Elapsed time: 19 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, posit_adder_es2_v1_0 (posit_adder_es2_v1_0.v), posit_adder_es2_v1_0_S00_AXI_inst : posit_adder_es2_v1_0_S00_AXI (posit_adder_es2_v1_0_S00_AXI.v), positadd_inst : positadd (positadd.sv)]", 3, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, posit_adder_es2_v1_0 (posit_adder_es2_v1_0.v), posit_adder_es2_v1_0_S00_AXI_inst : posit_adder_es2_v1_0_S00_AXI (posit_adder_es2_v1_0_S00_AXI.v), positadd_inst : positadd (positadd.sv)]", 3, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "posit_adder_es2_v1_0_S00_AXI.v", 2); // k (j, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 66, 513); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 114, 520); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 325, 541); // ce (w, ck)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 15, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// bx (ck):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// f (ck): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// bx (ck):  Starting Design Runs : addNotify
dismissDialog("Launch Runs"); // f (ck)
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 -jobs 8 
// Tcl Message: [Wed Oct 24 17:45:29 2018] Launched synth_1... Run output will be captured here: /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.tmp/posit_adder_es2_v1_0_project/posit_adder_es2_v1_0_project.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bx (ck)
// TclEventType: RUN_FAILED
// ah (ck): Synthesis Failed: addNotify
// Elapsed time: 14 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Synthesis Failed"); // ah (ck)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-685] variable 'slv_reg2' should not be used in output port connection [/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0/hdl/posit_adder_es2_v1_0_S00_AXI.v:408]. ]", 1, false); // ah (O, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 277, 556); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 159, 566); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 159, 566, false, false, false, false, true); // ce (w, ck) - Double Click
// Elapsed time: 11 seconds
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 211, 468); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 234, 454); // ce (w, ck)
// Elapsed time: 31 seconds
typeControlKey((HResource) null, "posit_adder_es2_v1_0_S00_AXI.v", 'v'); // ce (w, ck)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 126, 461); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 128, 460, false, false, false, false, true); // ce (w, ck) - Double Click
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 130, 467); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 130, 467, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "posit_adder_es2_v1_0_S00_AXI.v", 'c'); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 150, 485); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 150, 485, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "posit_adder_es2_v1_0_S00_AXI.v", 'v'); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 291, 72); // ce (w, ck)
selectCodeEditor("posit_adder_es2_v1_0_S00_AXI.v", 291, 72, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "posit_adder_es2_v1_0_S00_AXI.v", 'v'); // ce (w, ck)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 15, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// bx (ck):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// f (ck): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// bx (ck):  Starting Design Runs : addNotify
dismissDialog("Launch Runs"); // f (ck)
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 -jobs 8 
// Tcl Message: [Wed Oct 24 17:46:51 2018] Launched synth_1... Run output will be captured here: /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.tmp/posit_adder_es2_v1_0_project/posit_adder_es2_v1_0_project.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bx (ck)
// Elapsed time: 31 seconds
selectTab((HResource) null, (HResource) null, "Design Runs", 4); // aE (Q, ck)
// TclEventType: RUN_COMPLETED
// ah (ck): Synthesis Completed: addNotify
// Elapsed time: 28 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Synthesis Completed"); // ah (ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP-XACT]", 4, true); // B (D, ck) - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP-XACT]", 4); // B (D, ck)
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V (q, ck)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // aa (ck, Popup.HeavyWeightWindow)
selectMenu(PAResourceItoN.MainMenuMgr_CHECKPOINT, "Checkpoint"); // aa (ck, Popup.HeavyWeightWindow)
selectMenu(PAResourceItoN.MainMenuMgr_IP, "IP"); // aa (ck, Popup.HeavyWeightWindow)
selectMenu(PAResourceItoN.MainMenuMgr_EXPORT, "Export"); // aa (ck, Popup.HeavyWeightWindow)
selectMenu(PAResourceItoN.MainMenuMgr_TEXT_EDITOR, "Text Editor"); // aa (ck, Popup.HeavyWeightWindow)
selectMenu(PAResourceItoN.MainMenuMgr_IP, "IP"); // aa (ck, Popup.HeavyWeightWindow)
selectMenuItem(PAResourceCommand.PACommandNames_PACKAGER_OPEN_COMPONENT, "Open IP-XACT File..."); // ad (ck, Popup.HeavyWeightWindow)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V (q, ck)
// Run Command: PAResourceCommand.PACommandNames_PACKAGER_OPEN_COMPONENT
dismissFileChooser();
// 't' command handler elapsed time: 5 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP-XACT, component.xml]", 5, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP-XACT, component.xml]", 5, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP-XACT]", 4, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP-XACT]", 4, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP-XACT]", 4, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP-XACT]", 4, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP-XACT, component.xml]", 5, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP-XACT, component.xml]", 5, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, posit_adder_es2_v1_0 (posit_adder_es2_v1_0.v), posit_adder_es2_v1_0_S00_AXI_inst : posit_adder_es2_v1_0_S00_AXI (posit_adder_es2_v1_0_S00_AXI.v), positadd_inst : positadd (positadd.sv)]", 3, true); // B (D, ck) - Node
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // ao (O, ck)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // h (M, ck)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Block Diagram ;  ;  ; false ;  ;  ; ", 6); // M (O, ck)
collapseTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Block Diagram ;  ;  ; false ;  ;  ; ", 6); // M (O, ck)
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ;  ; posit_adder_es2_v1_0", 2); // M (O, ck)
collapseTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ;  ; posit_adder_es2_v1_0", 2); // M (O, ck)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // ao (O, ck)
selectButton(PAResourceQtoS.ReviewContentPanel_EDIT_PACKAGING_SETTINGS, "Edit packaging settings"); // h (Q, ck)
// Run Command: PAResourceCommand.PACommandNames_IP_SETTINGS
// Tcl Command: 'rdi::info_commands {device::*}'
// Tcl Command: 'rdi::info_commands {debug::*}'
// Tcl Command: 'rdi::info_commands {*}'
// C (ck): Settings: addNotify
selectCheckBox(PAResourceQtoS.SettingsProjectIPPackagerPage_CREATE_ARCHIVE_OF_IP, "Create archive of IP", true); // g (g, C): TRUE
selectCheckBox(PAResourceQtoS.SettingsProjectIPPackagerPage_INCLUDE_SOURCE_PROJECT_ARCHIVE, "Include Source project archive", true); // g (g, C): TRUE
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, IP, Repository]", 7, false); // M (C)
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, IP, Packager]", 8, false); // M (C)
selectButton(RDIResource.BaseDialog_APPLY, "Apply"); // a (C)
// Tcl Command: 'config_webtalk -user on'
// bx (ck):  Change Settings : addNotify
// Tcl Message: config_webtalk -user on 
// [GUI Memory]: 270 MB (+6065kb) [00:39:29]
// TclEventType: CREATE_IP_CATALOG
dismissDialog("Change Settings"); // bx (ck)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: CREATE_IP_CATALOG
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: update_ip_catalog 
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (C)
// [GUI Memory]: 284 MB (+811kb) [00:39:31]
// bx (ck):  Change Settings : addNotify
// TclEventType: CREATE_IP_CATALOG
dismissDialog("Change Settings"); // bx (ck)
dismissDialog("Settings"); // C (ck)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: CREATE_IP_CATALOG
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: update_ip_catalog 
// [GUI Memory]: 304 MB (+6215kb) [00:39:32]
// [GUI Memory]: 330 MB (+11060kb) [00:39:36]
// Elapsed time: 10 seconds
selectButton(PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a (c, ck)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property core_revision 2 [ipx::current_core] 
// Tcl Message: ipx::update_source_project_archive -component [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// Tcl Message: ipx::save_core [ipx::current_core] 
// Tcl Message: ipx::check_integrity -quiet [ipx::current_core] 
// Tcl Message: ipx::archive_core /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0/bsc_user_posit_adder_es2_1.0.zip [ipx::current_core] 
// TclEventType: FILE_SET_CHANGE
// bx (ck):  Package IP : addNotify
selectButton("PAResourceQtoS.ReviewContentPanel_FINISHED_PACKAGING_SUCCESSFULLY_DO_Yes", "Yes"); // JButton (A, G)
// Tcl Message: ipx::move_temp_component_back -component [ipx::current_core] 
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 2,988 MB. GUI used memory: 180 MB. Current time: 10/24/18 5:49:39 PM CEST
// Tcl Message: close_project -delete 
dismissDialog("Package IP"); // bx (ck)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: update_ip_catalog -rebuild -repo_path /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0 
// Tcl Message: INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0' 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
selectButton(PAResourceOtoP.PlanAheadTab_REFRESH_IP_CATALOG, "Refresh IP Catalog"); // h (cM, ck)
// Tcl Message: current_project posit_overlay 
// TclEventType: CREATE_IP_CATALOG
// TclEventType: IP_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: update_ip_catalog -rebuild -scan_changes 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0'. 
// TclEventType: IP_SUMMARY_RESULTS
// HOptionPane Warning: 'The design contains IP with major version changes. Please refer to the Change Log to understand the impact of upgrading an IP with major version change in your design, prior to upgrading. (Report IP Status)'
// bx (ck):  Refresh IP Catalog : addNotify
// Tcl Message: report_ip_status -name ip_status 
// Tcl Message: current_project posit_waveforms 
dismissDialog("Refresh IP Catalog"); // bx (ck)
selectButton("PAResourceItoN.IPStatusResultsView_DESIGN_CONTAINS_IP_WITH_MAJOR_VERSION_OK", "OK"); // JButton (A, G)
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
 // selectButton(PAResourceItoN.IPStatusTablePanel_MORE_INFO, "Upgrade to alternative IP"); // N (B, ck)
selectTreeTable(PAResourceItoN.IPStatusTablePanel_IP_STATUS_TABLE, "/posit_adder_es2_0 ; true ; design_1_posit_adder_es2_0_0 [posit_adder_es2] (IP definition has been replaced. IP definition 'posit_adder_es2 (1.0)' changed on disk) ; design_1_posit_adder_es2_0_0 [posit_adder_es2] (IP definition has been replaced. IP definition 'posit_adder_es2 (1.0)' changed on disk) ;  ; posit_adder_es2 ; 1.0 (Rev. 1) ; posit_adder_es2 (1.0) ; design_1_posit_adder_es2_0_0 [posit_adder_es2] (IP definition has been replaced. IP definition 'posit_adder_es2 (1.0)' changed on disk) ; xc7z020clg400-1", 1, "design_1_posit_adder_es2_0_0 [posit_adder_es2] (IP definition has been replaced. IP definition 'posit_adder_es2 (1.0)' changed on disk)", 3, false); // B (O, ck)
// Tcl Message: current_project posit_overlay 
// Elapsed time: 16 seconds
 // selectButton(PAResourceItoN.IPStatusTablePanel_MORE_INFO, "Upgrade to alternative IP"); // N (B, ck)
selectTreeTable(PAResourceItoN.IPStatusTablePanel_IP_STATUS_TABLE, "/posit_adder_es2_0 ; true ; design_1_posit_adder_es2_0_0 [posit_adder_es2] (IP definition has been replaced. IP definition 'posit_adder_es2 (1.0)' changed on disk) ; design_1_posit_adder_es2_0_0 [posit_adder_es2] (IP definition has been replaced. IP definition 'posit_adder_es2 (1.0)' changed on disk) ;  ; posit_adder_es2 ; 1.0 (Rev. 1) ; posit_adder_es2 (1.0) ; design_1_posit_adder_es2_0_0 [posit_adder_es2] (IP definition has been replaced. IP definition 'posit_adder_es2 (1.0)' changed on disk) ; xc7z020clg400-1", 1, "design_1_posit_adder_es2_0_0 [posit_adder_es2] (IP definition has been replaced. IP definition 'posit_adder_es2 (1.0)' changed on disk)", 3, false); // B (O, ck)
// Recommendation for posit_adder_es2: hide
selectButton(PAResourceItoN.IPStatusSectionPanel_UPGRADE_SELECTED, "Upgrade Selected"); // a (g, ck)
// Run Command: PAResourceCommand.PACommandNames_UPGRADE_IP
// TclEventType: RSB_OPEN_DIAGRAM
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// TclEventType: RUN_DELETE
// Tcl Message: upgrade_ip -vlnv bsc:user:posit_adder_es2:1.0 [get_ips  design_1_posit_adder_es2_0_0] -log ip_upgrade.log 
// TclEventType: RUN_DELETE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_DELETE
// TclEventType: RSB_SCRIPT_TASK
// bx (ck):  Upgrade IP : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: Upgrading '/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/design_1.bd' 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// CommandFailedException: ERROR: [BD 41-45] Cell path not found: /design_1 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// TclEventType: IP_UPGRADE_COMPLETE
// Tcl Message: INFO: [IP_Flow 19-1972] Upgraded design_1_posit_adder_es2_0_0 from posit_adder_es2 1.0 to posit_adder_es2 1.0 
// Tcl Message: Wrote  : </home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/design_1.bd>  Wrote  : </home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui>  
// Tcl Message: INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/ip_upgrade.log'. 
// Tcl Message: export_ip_user_files -of_objects [get_ips design_1_posit_adder_es2_0_0] -no_script -sync -force -quiet 
// aI (ck): Generate Output Products: addNotify
selectButton("PAResourceTtoZ.UpgradeIP_IP_UPGRADE_COMPLETED_OK", "OK"); // JButton (A, G)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (aI)
// bx (ck):  Managing Output Products : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_DELETE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_DELETE
// Tcl Message: generate_target all [get_files  /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/design_1.bd] 
// TclEventType: FILE_SET_DELETE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// CommandFailedException: ERROR: [BD 41-45] Cell path not found: /design_1 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// CommandFailedException: ERROR: [BD 41-45] Cell path not found: /design_1 
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Wrote  : </home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/design_1.bd>  VHDL Output written to : /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/synth/design_1.v VHDL Output written to : /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/sim/design_1.v VHDL Output written to : /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block posit_adder_es2_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: Exporting to file /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh Generated Block Design Tcl file /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl Generated Hardware Definition File /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/synth/design_1.hwdef 
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_posit_adder_es2_0_0] } 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] } 
// TclEventType: OOC_IP_CACHE_USED
// TclEventType: PROJ_DESIGN_MODE_SET
// Tcl Message: INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = e2e5db731179781d; cache size = 2.121 MB. 
// TclEventType: PROJ_DESIGN_MODE_SET
// Tcl Message: export_ip_user_files -of_objects [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet 
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// Tcl Message: create_ip_run [get_files -of_objects [get_fileset sources_1] /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/design_1.bd] 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs -jobs 8 design_1_posit_adder_es2_0_0_synth_1 
// Tcl Message: [Wed Oct 24 17:50:23 2018] Launched design_1_posit_adder_es2_0_0_synth_1... Run output will be captured here: /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.runs/design_1_posit_adder_es2_0_0_synth_1/runme.log 
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 11 seconds
selectButton("PAResourceQtoS.SimpleOutputProductDialog_OUT_OF_CONTEXT_MODULE_RUNS_WERE_LAUNCHED_OK", "OK"); // JButton (A, G)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectButton(RDIResource.HPopupTitle_CLOSE, (String) null); // k (n, ResizableWindow)
// Recommendation for posit_adder_es2: hide
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // i (N, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd), design_1 (design_1.v), posit_adder_es2_0 : design_1_posit_adder_es2_0_0 (design_1_posit_adder_es2_0_0.xci)]", 4); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd), design_1 (design_1.v), posit_adder_es2_0 : design_1_posit_adder_es2_0_0 (design_1_posit_adder_es2_0_0.xci), design_1_posit_adder_es2_0_0 (design_1_posit_adder_es2_0_0.sv), inst : posit_adder_es2_v1_0 (posit_adder_es2_v1_0.v), posit_adder_es2_v1_0_S00_AXI_inst : posit_adder_es2_v1_0_S00_AXI (posit_adder_es2_v1_0_S00_AXI.v), positadd_inst : positadd (positadd.sv)]", 8); // B (D, ck)
selectButton(RDIResource.BaseReportTab_RERUN, "Rerun"); // h (cM, ck)
// Tcl Command: 'report_ip_status -name ip_status '
// TclEventType: IP_SUMMARY_RESULTS
// Recommendation for posit_adder_es2: hide
// Tcl Message: report_ip_status -name ip_status  
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (ck): No Implementation Results Available: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bx (ck):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("No Implementation Results Available"); // A (ck)
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// f (ck): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// TclEventType: RUN_RESET
dismissDialog("Launch Runs"); // f (ck)
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 8 
// TclEventType: RUN_MODIFY
// Tcl Message: [Wed Oct 24 17:50:51 2018] Launched design_1_posit_adder_es2_0_0_synth_1, synth_1... Run output will be captured here: design_1_posit_adder_es2_0_0_synth_1: /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.runs/design_1_posit_adder_es2_0_0_synth_1/runme.log synth_1: /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.runs/synth_1/runme.log [Wed Oct 24 17:50:51 2018] Launched impl_1... Run output will be captured here: /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.runs/impl_1/runme.log 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
selectTab((HResource) null, (HResource) null, "Design Runs", 5); // aE (Q, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: DG_ANALYSIS_MSG_RESET
// [Engine Memory]: 3,033 MB (+4718kb) [00:42:03]
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 232 seconds
selectTreeTableHeader(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "WNS", 3); // ax (O, ck)
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_1 ; constrs_1 ; Running write_bitstream... ; -22.09494400024414 ; -686.9401245117188 ; 0.041370686143636703 ; 0.0 ; 0.0 ; 1.3971396684646606 ; 0 ; 1800 ; 607 ; 0.0 ; 0 ; 0 ; Wed Oct 24 17:52:38 CEST 2018 ; 00:02:14 ; Vivado Implementation Defaults (Vivado Implementation 2018) ; Vivado Implementation Default Reports (Vivado Implementation 2018) ; xc7z020clg400-1 ;  ; Default settings for Implementation.", 1, "80", 3, false); // ax (O, ck)
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_1 ; constrs_1 ; Running write_bitstream... ; -22.09494400024414 ; -686.9401245117188 ; 0.041370686143636703 ; 0.0 ; 0.0 ; 1.3971396684646606 ; 0 ; 1800 ; 607 ; 0.0 ; 0 ; 0 ; Wed Oct 24 17:52:38 CEST 2018 ; 00:02:17 ; Vivado Implementation Defaults (Vivado Implementation 2018) ; Vivado Implementation Default Reports (Vivado Implementation 2018) ; xc7z020clg400-1 ;  ; Default settings for Implementation.", 1, "-22.09494400024414", 4, false); // ax (O, ck)
// TclEventType: RUN_COMPLETED
// ah (ck): Bitstream Generation Completed: addNotify
// Elapsed time: 11 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Bitstream Generation Completed"); // ah (ck)
selectTab((HResource) null, (HResource) null, "Tcl Console", 0); // aE (Q, ck)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Open Implemented Design]", 18, true); // u (O, ck) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_IMPLEMENTED_DESIGN
// bx (ck):  Open Implemented Design : addNotify
// Tcl Message: open_run impl_1 
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 3,110 MB. GUI used memory: 173 MB. Current time: 10/24/18 5:55:18 PM CEST
// TclEventType: DESIGN_NEW
// [Engine Memory]: 3,221 MB (+37998kb) [00:45:25]
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Device: addNotify
// DeviceView Instantiated
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2018.2 INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Timing 38-478] Restoring timing data from binary archive. INFO: [Timing 38-479] Binary timing data restore complete. INFO: [Project 1-856] Restoring constraints from binary archive. INFO: [Project 1-853] Binary constraint restore complete. 
// Tcl Message: Reading XDEF placement. Reading placer database... Reading XDEF routing. 
// Tcl Message: Read XDEF File: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.24 . Memory (MB): peak = 8042.719 ; gain = 0.000 ; free physical = 1649 ; free virtual = 13767 
// Tcl Message: Restored from archive | CPU: 0.250000 secs | Memory: 3.179253 MB | 
// Tcl Message: Finished XDEF File Restore: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.24 . Memory (MB): peak = 8042.719 ; gain = 0.000 ; free physical = 1649 ; free virtual = 13767 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// RouteApi: Init Delay Mediator Swing Worker Finished
// Device view-level: 0.0
// TclEventType: DRC_ADDED
// TclEventType: METHODOLOGY_ADDED
// TclEventType: POWER_UPDATED
// TclEventType: TIMING_SUMMARY_UPDATED
// 'dP' command handler elapsed time: 4 seconds
// S (ck): Critical Messages: addNotify
dismissDialog("Open Implemented Design"); // bx (ck)
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (S)
dismissDialog("Critical Messages"); // S (ck)
// HMemoryUtils.trashcanNow. Engine heap size: 3,222 MB. GUI used memory: 221 MB. Current time: 10/24/18 5:55:40 PM CEST
// Elapsed time: 13 seconds
floatView(PAResourceOtoP.PAViews_DEVICE, "Device"); // aw (aE, ck)
// PAResourceOtoP.PAViews_DEVICE: Device: float view
maximizeFrame(PAResourceOtoP.PAViews_DEVICE, "Device"); // aw (aE, aG)
// Device view-level: 0.3
unMaximizeFrame(PAResourceOtoP.PAViews_DEVICE, "Device"); // aw (aE, aG)
// Device view-level: 0.0
// HMemoryUtils.trashcanNow. Engine heap size: 3,222 MB. GUI used memory: 314 MB. Current time: 10/24/18 5:55:46 PM CEST
maximizeFrame(PAResourceOtoP.PAViews_DEVICE, "Device"); // aw (aE, aG)
// Device view-level: 0.3
// Device view-level: 0.6
// Device view-level: 0.9
// Device view-level: 1.2
// HMemoryUtils.trashcanNow. Engine heap size: 3,333 MB. GUI used memory: 271 MB. Current time: 10/24/18 5:55:48 PM CEST
// Device view-level: 1.5
// Device view-level: 1.8
// Device view-level: 2.1
// Device view-level: 2.7
// Device view-level: 3.0
// [GUI Memory]: 355 MB (+8374kb) [00:45:57]
// HMemoryUtils.trashcanNow. Engine heap size: 3,335 MB. GUI used memory: 360 MB. Current time: 10/24/18 5:55:51 PM CEST
// Device view-level: 3.2
// [GUI Memory]: 373 MB (+786kb) [00:45:57]
// [GUI Memory]: 392 MB (+350kb) [00:45:57]
// HMemoryUtils.trashcanNow. Engine heap size: 3,335 MB. GUI used memory: 237 MB. Current time: 10/24/18 5:55:52 PM CEST
// Device view-level: 3.0
// Device view-level: 2.1
// Device view-level: 1.8
// Device view-level: 1.5
// HMemoryUtils.trashcanNow. Engine heap size: 3,335 MB. GUI used memory: 288 MB. Current time: 10/24/18 5:55:53 PM CEST
// Device view-level: 1.2
// Device view-level: 0.9
// Elapsed time: 15 seconds
selectTab((HResource) null, (HResource) null, "Methodology", 7); // aE (Q, ck)
selectTab((HResource) null, (HResource) null, "Timing", 8); // aE (Q, ck)
selectTab((HResource) null, (HResource) null, "Methodology", 7); // aE (Q, ck)
selectTab((HResource) null, (HResource) null, "Timing", 8); // aE (Q, ck)
expandTree(PAResourceItoN.NavigableTimingReportTab_TIMING_REPORT_NAVIGATION_TREE, "[Root, Intra-Clock Paths]", 5); // a (O, ck)
selectTree(PAResourceItoN.NavigableTimingReportTab_TIMING_REPORT_NAVIGATION_TREE, "[Root, Intra-Clock Paths, clk_fpga_0]", 6, true); // a (O, ck) - Node
expandTree(PAResourceItoN.NavigableTimingReportTab_TIMING_REPORT_NAVIGATION_TREE, "[Root, Intra-Clock Paths, clk_fpga_0]", 6); // a (O, ck)
selectTree(PAResourceItoN.NavigableTimingReportTab_TIMING_REPORT_NAVIGATION_TREE, "[Root, Clock Summary]", 3, false); // a (O, ck)
selectTreeTable(PAResourceAtoD.ClockSummaryTreeTablePanel_CLOCK_SUMMARY_TREE_TABLE, "clk_fpga_0 ; {0.000 5.000} ; 10.0 ; 100.0", 0, "10.0", 2, false); // e (O, ck)
selectTreeTable(PAResourceAtoD.ClockSummaryTreeTablePanel_CLOCK_SUMMARY_TREE_TABLE, "clk_fpga_0 ; {0.000 5.000} ; 10.0 ; 100.0", 0, "100.0", 3, false); // e (O, ck)
selectTree(PAResourceItoN.NavigableTimingReportTab_TIMING_REPORT_NAVIGATION_TREE, "[Root, Design Timing Summary]", 2, false); // a (O, ck)
selectGraphicalView(PAResourceOtoP.PAViews_DEVICE, 197583, 218225); // D (I, aG)
// Device select: 'Site - DSP48_X2Y36'
selectView(PAResourceOtoP.PAViews_DEVICE, "Device", 804, 888, 1849, 1008); // U (aw, aG)
// Device view-level: 1.5
// Device view-level: 1.8
// HMemoryUtils.trashcanNow. Engine heap size: 3,337 MB. GUI used memory: 361 MB. Current time: 10/24/18 5:56:40 PM CEST
// Device view-level: 2.1
// Device view-level: 2.4
// Device view-level: 3.0
// [GUI Memory]: 412 MB (+255kb) [00:46:47]
// Device view-level: 3.2
// Device view-level: 3.5
// HMemoryUtils.trashcanNow. Engine heap size: 3,337 MB. GUI used memory: 412 MB. Current time: 10/24/18 5:56:41 PM CEST
// Device view-level: 3.8
// Device view-level: 4.1
// [GUI Memory]: 433 MB (+377kb) [00:46:48]
// [Engine Memory]: 3,398 MB (+17050kb) [00:46:50]
// Device view-level: 4.4
// Device view-level: 4.7
// Device view-level: 5.0
// HMemoryUtils.trashcanNow. Engine heap size: 3,405 MB. GUI used memory: 308 MB. Current time: 10/24/18 5:56:46 PM CEST
// Device view-level: 4.7
// Elapsed time: 16 seconds
selectTree(PAResourceItoN.NavigableTimingReportTab_TIMING_REPORT_NAVIGATION_TREE, "[Root, Intra-Clock Paths, clk_fpga_0, Setup -22.095 ns]", 7, false); // a (O, ck)
// PAPropertyPanels.initPanels (Path 1) elapsed time: 0.4s
selectTable(PAResourceTtoZ.TimingItemFlatTablePanel_TABLE, "Path 1 ; -22.094944 ; 49 ; 50 ; design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C ; design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D ; 31.991934 ; 10.253001 ; 21.738922 ; 10.0 ; clk_fpga_0 ; clk_fpga_0 ; ", 0, "Path 1", 0); // i (O, ck)
// Device view-level: 4.4
// HMemoryUtils.trashcanNow. Engine heap size: 3,408 MB. GUI used memory: 392 MB. Current time: 10/24/18 5:57:01 PM CEST
// Device view-level: 3.5
// Device view-level: 3.2
// Device view-level: 3.0
// Device view-level: 2.1
// Device view-level: 1.5
// HMemoryUtils.trashcanNow. Engine heap size: 3,414 MB. GUI used memory: 427 MB. Current time: 10/24/18 5:57:01 PM CEST
// Device view-level: 1.2
// Device view-level: 0.9
// [GUI Memory]: 455 MB (+326kb) [00:47:08]
// Device view-level: 0.6
// [GUI Memory]: 478 MB (+296kb) [00:47:13]
// Elapsed time: 14 seconds
selectTable(PAResourceTtoZ.TimingItemFlatTablePanel_TABLE, "Path 2 ; -22.056078 ; 49 ; 50 ; design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C ; design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D ; 31.953068 ; 10.235001 ; 21.718058 ; 10.0 ; clk_fpga_0 ; clk_fpga_0 ; ", 1, "Path 2", 0); // i (O, ck)
// [GUI Memory]: 503 MB (+478kb) [00:47:20]
// HMemoryUtils.trashcanNow. Engine heap size: 3,415 MB. GUI used memory: 487 MB. Current time: 10/24/18 5:57:14 PM CEST
selectTable(PAResourceTtoZ.TimingItemFlatTablePanel_TABLE, "Path 3 ; -22.04308 ; 50 ; 50 ; design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C ; design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D ; 31.94007 ; 10.367002 ; 21.57306 ; 10.0 ; clk_fpga_0 ; clk_fpga_0 ; ", 2, "Path 3", 0); // i (O, ck)
selectTable(PAResourceTtoZ.TimingItemFlatTablePanel_TABLE, "Path 3 ; -22.04308 ; 50 ; 50 ; design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C ; design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D ; 31.94007 ; 10.367002 ; 21.57306 ; 10.0 ; clk_fpga_0 ; clk_fpga_0 ; ", 2, "Path 3", 0); // i (O, ck)
selectTable(PAResourceTtoZ.TimingItemFlatTablePanel_TABLE, "Path 3 ; -22.04308 ; 50 ; 50 ; design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C ; design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D ; 31.94007 ; 10.367002 ; 21.57306 ; 10.0 ; clk_fpga_0 ; clk_fpga_0 ; ", 2, "Path 3", 0, false, false, false, false, true); // i (O, ck) - Double Click
// HMemoryUtils.trashcanNow. Engine heap size: 3,415 MB. GUI used memory: 491 MB. Current time: 10/24/18 5:57:17 PM CEST
selectTable(PAResourceTtoZ.TimingItemFlatTablePanel_TABLE, "Path 3 ; -22.04308 ; 50 ; 50 ; design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C ; design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D ; 31.94007 ; 10.367002 ; 21.57306 ; 10.0 ; clk_fpga_0 ; clk_fpga_0 ; ", 2, "Path 3", 0); // i (O, ck)
// [GUI Memory]: 529 MB (+898kb) [00:47:24]
// Device view-level: 0.9
// Device view-level: 1.2
// HMemoryUtils.trashcanNow. Engine heap size: 3,446 MB. GUI used memory: 317 MB. Current time: 10/24/18 5:57:22 PM CEST
// Device view-level: 1.5
// Device view-level: 1.8
// Device view-level: 2.1
// Device view-level: 1.8
// HMemoryUtils.trashcanNow. Engine heap size: 3,446 MB. GUI used memory: 359 MB. Current time: 10/24/18 5:57:26 PM CEST
// Device view-level: 2.1
// Device view-level: 2.4
// Device view-level: 2.7
// Device view-level: 2.4
// Device view-level: 2.1
// HMemoryUtils.trashcanNow. Engine heap size: 3,446 MB. GUI used memory: 482 MB. Current time: 10/24/18 5:57:33 PM CEST
// Device view-level: 1.5
// Device view-level: 1.2
// Device view-level: 0.9
// Elapsed time: 17 seconds
selectTable(PAResourceTtoZ.TimingItemFlatTablePanel_TABLE, "Path 4 ; -22.03198 ; 45 ; 50 ; design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C ; design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D ; 31.927967 ; 9.778999 ; 22.148952 ; 10.0 ; clk_fpga_0 ; clk_fpga_0 ; ", 3, "Path 4", 0); // i (O, ck)
// HMemoryUtils.trashcanNow. Engine heap size: 3,469 MB. GUI used memory: 302 MB. Current time: 10/24/18 5:57:36 PM CEST
selectTable(PAResourceTtoZ.TimingItemFlatTablePanel_TABLE, "Path 5 ; -22.002531 ; 47 ; 50 ; design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C ; design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D ; 31.89852 ; 10.025001 ; 21.873507 ; 10.0 ; clk_fpga_0 ; clk_fpga_0 ; ", 4, "Path 5", 0); // i (O, ck)
selectTable(PAResourceTtoZ.TimingItemFlatTablePanel_TABLE, "Path 6 ; -21.999207 ; 49 ; 50 ; design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C ; design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D ; 31.896196 ; 10.157001 ; 21.739187 ; 10.0 ; clk_fpga_0 ; clk_fpga_0 ; ", 5, "Path 6", 0); // i (O, ck)
selectTable(PAResourceTtoZ.TimingItemFlatTablePanel_TABLE, "Path 7 ; -21.976627 ; 48 ; 50 ; design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C ; design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D ; 31.921616 ; 10.043 ; 21.878605 ; 10.0 ; clk_fpga_0 ; clk_fpga_0 ; ", 6, "Path 7", 0); // i (O, ck)
// HMemoryUtils.trashcanNow. Engine heap size: 3,470 MB. GUI used memory: 341 MB. Current time: 10/24/18 5:57:38 PM CEST
selectTable(PAResourceTtoZ.TimingItemFlatTablePanel_TABLE, "Path 8 ; -21.968304 ; 48 ; 50 ; design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C ; design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D ; 31.911291 ; 10.121 ; 21.790281 ; 10.0 ; clk_fpga_0 ; clk_fpga_0 ; ", 7, "Path 8", 0); // i (O, ck)
// HMemoryUtils.trashcanNow. Engine heap size: 3,470 MB. GUI used memory: 248 MB. Current time: 10/24/18 5:57:40 PM CEST
// Elapsed time: 23 seconds
closeView(PAResourceOtoP.PAViews_PATH_TABLE, "Path Table"); // j
selectTab((HResource) null, (HResource) null, "Sources", 0); // aE (Q, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v)]", 1, true); // B (D, ck) - Node
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V (q, ck)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // aa (ck)
selectMenu(PAResourceItoN.MainMenuMgr_CONSTRAINTS, "Constraints"); // aa (ck)
selectMenu(PAResourceItoN.MainMenuMgr_CHECKPOINT, "Checkpoint"); // aa (ck)
selectMenu(PAResourceItoN.MainMenuMgr_IP, "IP"); // aa (ck)
selectMenu(PAResourceItoN.MainMenuMgr_TEXT_EDITOR, "Text Editor"); // aa (ck)
selectMenu(PAResourceItoN.MainMenuMgr_IMPORT, "Import"); // aa (ck)
selectMenu(PAResourceItoN.MainMenuMgr_EXPORT, "Export"); // aa (ck)
selectMenu(PAResourceItoN.MainMenuMgr_IMPORT, "Import"); // aa (ck)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V (q, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd)]", 2); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd)]", 2, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd), design_1 (design_1.v), posit_adder_es2_0 : design_1_posit_adder_es2_0_0 (design_1_posit_adder_es2_0_0.xci)]", 4, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
// bx (ck):  Open Block Design : addNotify
// TclEventType: RSB_OPEN_DIAGRAM
dockFrame(PAResourceOtoP.PAViews_DEVICE, "Device"); // aw (aE, aG)
maximizeFrame(PAResourceOtoP.PAViews_DEVICE, "Device"); // aw (aE, aG)
// Tcl Message: open_bd_design {/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/design_1.bd} 
dismissDialog("Open Block Design"); // bx (ck)
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V (q, ck)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // aa (ck)
selectMenu(PAResourceItoN.MainMenuMgr_CHECKPOINT, "Checkpoint"); // aa (ck)
selectMenu(PAResourceItoN.MainMenuMgr_IP, "IP"); // aa (ck)
selectMenu(PAResourceItoN.MainMenuMgr_TEXT_EDITOR, "Text Editor"); // aa (ck)
selectMenu(PAResourceItoN.MainMenuMgr_EXPORT, "Export"); // aa (ck)
selectMenu(PAResourceItoN.MainMenuMgr_EXPORT, "Export"); // aa (ck)
selectMenuItem(PAResourceCommand.PACommandNames_EXPORT_BD_TCL, "Export Block Design..."); // ad (ck)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V (q, ck)
// Run Command: PAResourceCommand.PACommandNames_EXPORT_BD_TCL
// bx (ck): Export Block Design: addNotify
selectButton(PAResourceEtoH.ExportRSBTclScriptDialog_SPECIFY_FILE, (String) null); // q (ak, bx)
// Elapsed time: 25 seconds
setFileChooser("/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit.tcl");
selectButton("RDIResource.HChooserHelpers_FILE_ALREADY_EXISTS_OK_TO_OVERWRITE_OK", "OK"); // JButton (A, H)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (bx)
// 'az' command handler elapsed time: 36 seconds
// Tcl Command: 'write_bd_tcl -force /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit.tcl'
selectButton("RDIResource.HFileUtils_OK_TO_OVERWRITE_EXISTING_FILE_Yes", "Yes"); // JButton (A, H)
dismissDialog("Export Block Design"); // bx (ck)
// Tcl Message: write_bd_tcl -force /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit.tcl 
// Tcl Message: INFO: [BD 5-148] Tcl file written out </home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit.tcl>.  
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V (q, ck)
selectMenu(PAResourceItoN.MainMenuMgr_CHECKPOINT, "Checkpoint"); // aa (ck)
selectMenu(PAResourceItoN.MainMenuMgr_IP, "IP"); // aa (ck)
selectMenu(PAResourceItoN.MainMenuMgr_TEXT_EDITOR, "Text Editor"); // aa (ck)
selectMenu(PAResourceItoN.MainMenuMgr_EXPORT, "Export"); // aa (ck)
selectMenu(PAResourceItoN.MainMenuMgr_EXPORT, "Export"); // aa (ck)
selectMenuItem(PAResourceCommand.PACommandNames_EXPORT_BITSTREAM_FILES, "Export Bitstream File..."); // ad (ck)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V (q, ck)
// Run Command: PAResourceCommand.PACommandNames_EXPORT_BITSTREAM_FILES
setFileChooser("/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit.bit");
// 'a' command handler elapsed time: 6 seconds
selectButton("RDIResource.HChooserHelpers_FILE_ALREADY_EXISTS_OK_TO_OVERWRITE_OK", "OK"); // JButton (A, G)
// Tcl Message: file copy -force /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.runs/impl_1/design_1_wrapper.bit /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit.bit 
selectButton("PAResourceEtoH.ExportBitstreamFile_BITSTREAM_EXPORT_SUCCESSFUL_OK", "OK"); // JButton (A, G)
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_CLK0 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /processing_system7_0_FCLK_RESET0_N 
