

================================================================
== Vitis HLS Report for 'mp_mul_6_Pipeline_VITIS_LOOP_144_2'
================================================================
* Date:           Tue May 20 14:37:30 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       10|       17|  0.100 us|  0.170 us|    2|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_144_2  |        8|       15|         9|          1|          1|  1 ~ 8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1179|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      64|      8|    -|
|Multiplexer      |        -|    -|       0|     73|    -|
|Register         |        -|    -|    1149|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1213|   1356|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------------+----------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |                             Module                             | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Montgomery_R2_1_U  |mp_mul_6_Pipeline_VITIS_LOOP_144_2_Montgomery_R2_1_ROM_AUTO_1R  |        0|  64|   8|    0|     8|   64|     1|          512|
    +-------------------+----------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                                                                |        0|  64|   8|    0|     8|   64|     1|          512|
    +-------------------+----------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln123_fu_338_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln130_77_fu_386_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln130_fu_374_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln133_fu_442_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln144_fu_194_p2     |         +|   0|  0|  13|           4|           1|
    |tempReg_fu_514_p2       |         +|   0|  0|  71|          64|          64|
    |temp_36_fu_395_p2       |         +|   0|  0|  41|          34|          34|
    |temp_fu_348_p2          |         +|   0|  0|  41|          34|          34|
    |u_fu_610_p2             |         +|   0|  0|  13|           4|           4|
    |v_126_fu_454_p2         |         +|   0|  0|  71|          64|          64|
    |v_fu_529_p2             |         +|   0|  0|  71|          64|          64|
    |sub_ln145_fu_209_p2     |         -|   0|  0|  11|           3|           3|
    |and_ln147_fu_582_p2     |       and|   0|  0|  64|          64|          64|
    |icmp_ln144_fu_188_p2    |      icmp|   0|  0|  13|           4|           4|
    |or_ln105_fu_472_p2      |        or|   0|  0|  64|          64|          64|
    |or_ln147_5_fu_592_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln147_fu_552_p2      |        or|   0|  0|  64|          64|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_26_fu_466_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_27_fu_478_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_460_p2     |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_13_fu_548_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_14_fu_565_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln147_15_fu_587_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_fu_544_p2     |       xor|   0|  0|  64|          64|          64|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1179|        1079|        1078|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_20    |   9|          2|    4|          8|
    |j_fu_82                  |   9|          2|    4|          8|
    |t_out_o                  |  14|          3|    4|         12|
    |u_74_out_o               |  14|          3|   64|        192|
    |v_101_fu_78              |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  73|         16|  142|        352|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln130_reg_750                    |  33|   0|   33|          0|
    |add_ln133_reg_765                    |  32|   0|   64|         32|
    |add_ln133_reg_765_pp0_iter7_reg      |  32|   0|   64|         32|
    |ah_reg_665                           |  32|   0|   32|          0|
    |al_reg_655                           |  32|   0|   32|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |   1|   0|    1|          0|
    |bh_reg_670                           |  32|   0|   32|          0|
    |bl_reg_660                           |  32|   0|   32|          0|
    |icmp_ln144_reg_641                   |   1|   0|    1|          0|
    |j_fu_82                              |   4|   0|    4|          0|
    |tempReg_reg_770                      |  64|   0|   64|          0|
    |tempReg_reg_770_pp0_iter7_reg        |  64|   0|   64|          0|
    |temp_36_reg_755                      |  34|   0|   34|          0|
    |tmp_183_reg_719                      |  32|   0|   32|          0|
    |tmp_184_reg_739                      |   2|   0|    2|          0|
    |tmp_185_reg_724                      |  32|   0|   32|          0|
    |tmp_186_reg_734                      |  32|   0|   32|          0|
    |tmp_187_reg_760                      |   2|   0|    2|          0|
    |trunc_ln106_111_reg_704              |  32|   0|   32|          0|
    |trunc_ln106_112_reg_709              |  32|   0|   32|          0|
    |trunc_ln106_113_reg_714              |  32|   0|   32|          0|
    |trunc_ln106_reg_699                  |  32|   0|   32|          0|
    |trunc_ln106_s_reg_729                |  32|   0|   32|          0|
    |trunc_ln106_s_reg_729_pp0_iter4_reg  |  32|   0|   32|          0|
    |trunc_ln125_reg_744                  |  32|   0|   32|          0|
    |trunc_ln125_reg_744_pp0_iter5_reg    |  32|   0|   32|          0|
    |u_74_out_load_reg_779                |  64|   0|   64|          0|
    |v_101_fu_78                          |  64|   0|   64|          0|
    |v_reg_784                            |  64|   0|   64|          0|
    |icmp_ln144_reg_641                   |  64|  32|    1|          0|
    |tmp_186_reg_734                      |  64|  32|   32|          0|
    |trunc_ln106_reg_699                  |  64|  32|   32|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1149|  96| 1086|         64|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+--------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_433_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_433_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_433_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_433_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_437_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_437_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_437_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_437_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_441_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_441_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_441_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_441_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_445_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_445_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_445_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_445_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|v_017               |   in|   64|     ap_none|                               v_017|        scalar|
|zext_ln143          |   in|    4|     ap_none|                          zext_ln143|        scalar|
|indvars_iv31        |   in|    4|     ap_none|                        indvars_iv31|        scalar|
|PKB_address0        |  out|    6|   ap_memory|                                 PKB|         array|
|PKB_ce0             |  out|    1|   ap_memory|                                 PKB|         array|
|PKB_q0              |   in|   64|   ap_memory|                                 PKB|         array|
|empty               |   in|    3|     ap_none|                               empty|        scalar|
|v_101_out           |  out|   64|      ap_vld|                           v_101_out|       pointer|
|v_101_out_ap_vld    |  out|    1|      ap_vld|                           v_101_out|       pointer|
|u_74_out_i          |   in|   64|     ap_ovld|                            u_74_out|       pointer|
|u_74_out_o          |  out|   64|     ap_ovld|                            u_74_out|       pointer|
|u_74_out_o_ap_vld   |  out|    1|     ap_ovld|                            u_74_out|       pointer|
|t_out_i             |   in|    4|     ap_ovld|                               t_out|       pointer|
|t_out_o             |  out|    4|     ap_ovld|                               t_out|       pointer|
|t_out_o_ap_vld      |  out|    1|     ap_ovld|                               t_out|       pointer|
+--------------------+-----+-----+------------+------------------------------------+--------------+

