// Seed: 2715637094
module module_0 ();
  assign id_1 = 1'h0,
      id_1 = id_1,
      id_1 = !id_1,
      id_1 = id_1 < id_1,
      id_1 = id_1,
      id_1 = 1 / id_1,
      id_1 = 1 == id_1,
      id_1 = 1'b0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input tri0 id_2,
    output supply0 id_3,
    input tri id_4,
    input tri1 id_5,
    input tri1 id_6,
    input supply0 id_7,
    input wor id_8,
    input wor id_9
);
  assign id_3 = 1;
  module_0();
  always @(1'b0 - id_0.id_8 or id_8) begin
    id_3 = 1;
  end
endmodule
