# -------------------------------------------------------------------------- #
#
# Copyright (C) 2021  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
# Date created = 00:31:06  March 12, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		logisimTopLevelShell_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Intel recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "MAX 10"
set_global_assignment -name DEVICE 10M50DAF484C7G
set_global_assignment -name TOP_LEVEL_ENTITY logisimTopLevelShell
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 21.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "00:31:06  MARCH 12, 2024"
set_global_assignment -name LAST_QUARTUS_VERSION "21.1.0 Lite Edition"
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 484
set_global_assignment -name RESERVE_ALL_UNUSED_PINS "AS INPUT TRI-STATED"
set_global_assignment -name FMAX_REQUIREMENT "10 MHz"
set_global_assignment -name RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//Inshallah/main/vhdl/base/LogisimClockComponent_entity.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//Inshallah/main/vhdl/base/logisimTickGenerator_entity.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//Inshallah/main/vhdl/circuit/accel_entity.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//Inshallah/main/vhdl/circuit/main_entity.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//Inshallah/main/vhdl/toplevel/logisimTopLevelShell_entity.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//Inshallah/main/vhdl/base/LogisimClockComponent_behavior.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//Inshallah/main/vhdl/base/logisimTickGenerator_behavior.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//Inshallah/main/vhdl/circuit/accel_behavior.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//Inshallah/main/vhdl/circuit/main_behavior.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//Inshallah/main/vhdl/toplevel/logisimTopLevelShell_behavior.vhd"
set_location_assignment PIN_N5 -to fpgaGlobalClock
set_location_assignment PIN_C14 -to n_Output_bus_1_0
set_location_assignment PIN_E15 -to n_Output_bus_1_1
set_location_assignment PIN_C15 -to n_Output_bus_1_2
set_location_assignment PIN_C16 -to n_Output_bus_1_3
set_location_assignment PIN_E16 -to n_Output_bus_1_4
set_location_assignment PIN_D17 -to n_Output_bus_1_5
set_location_assignment PIN_C17 -to n_Output_bus_1_6
set_location_assignment PIN_D15 -to n_Output_bus_1_7
set_location_assignment PIN_B8 -to n_Input_bus_1_0
set_location_assignment PIN_A7 -to n_Input_bus_1_1