Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Thu Feb  8 09:45:29 2018
| Host         : ubuntu running 64-bit Ubuntu 17.10
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.637        0.000                      0                 3634        0.027        0.000                      0                 3606        1.845        0.000                       0                  1700  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                             ------------         ----------      --------------
adc_clk                                           {0.000 4.000}        8.000           125.000         
rx_clk                                            {0.000 2.000}        4.000           250.000         
system_i/clocking_system/clk_wiz_0/inst/clk_in1   {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_1                     {0.000 4.000}        8.000           125.000         
  clkfbout_system_clk_wiz_0_1                     {0.000 4.000}        8.000           125.000         
system_i/signal_generator/clk_wiz_1/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0_1                   {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0_1                   {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
system_i/clocking_system/clk_wiz_0/inst/clk_in1                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_1                           0.866        0.000                      0                 3604        0.027        0.000                      0                 3604        3.020        0.000                       0                  1688  
  clkfbout_system_clk_wiz_0_1                                                                                                                                                                       5.845        0.000                       0                     3  
system_i/signal_generator/clk_wiz_1/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0_1                                                                                                                                                                     1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0_1                                                                                                                                                                     5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk                      clk_out1_system_clk_wiz_0_1        0.637        0.000                      0                   28                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out1_system_clk_wiz_0_1  clk_out1_system_clk_wiz_0_1        1.795        0.000                      0                    2        1.771        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  system_i/clocking_system/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/clocking_system/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clocking_system/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/clocking_system/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_1
  To Clock:  clk_out1_system_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.181ns  (logic 1.954ns (31.612%)  route 4.227ns (68.388%))
  Logic Levels:           5  (LUT2=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.677ns = ( 5.323 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.099ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.285     1.285    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        1.765    -2.099    system_i/processing_system/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    -0.765 r  system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.462     0.697    system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X14Y37         LUT5 (Prop_lut5_I4_O)        0.124     0.821 r  system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=6, routed)           0.473     1.294    system_i/gpio_interface/gpio_register/s_axi_wvalid
    SLICE_X17Y36         LUT2 (Prop_lut2_I1_O)        0.124     1.418 r  system_i/gpio_interface/gpio_register/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.436     1.854    system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[2]
    SLICE_X19Y37         LUT5 (Prop_lut5_I2_O)        0.124     1.978 r  system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.287     2.265    system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_wready_i_reg
    SLICE_X17Y37         LUT6 (Prop_lut6_I5_O)        0.124     2.389 f  system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.100     3.488    system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1_n_0
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.124     3.612 r  system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.470     4.082    system_i/processing_system/ps_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        1.589     5.323    system_i/processing_system/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.578     5.901    
                         clock uncertainty           -0.069     5.831    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883     4.948    system_i/processing_system/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          4.948    
                         arrival time                          -4.082    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[11].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gpio_interface/frequency_divider/inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.969ns  (logic 2.959ns (49.572%)  route 3.010ns (50.428%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.768ns = ( 5.232 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.285     1.285    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        1.673    -2.191    system_i/gpio_interface/gpio_register/inst/aclk
    SLICE_X16Y41         FDRE                                         r  system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[11].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.673 f  system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[11].FDRE_inst/Q
                         net (fo=5, routed)           0.616    -1.057    system_i/gpio_interface/frequency_divider/inst/divisor[2]
    SLICE_X21Y41         LUT1 (Prop_lut1_I0_O)        0.124    -0.933 r  system_i/gpio_interface/frequency_divider/inst/count1_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.933    system_i/gpio_interface/frequency_divider/inst/count1_carry_i_3_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.383 r  system_i/gpio_interface/frequency_divider/inst/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.383    system_i/gpio_interface/frequency_divider/inst/count1_carry_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.269 r  system_i/gpio_interface/frequency_divider/inst/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.269    system_i/gpio_interface/frequency_divider/inst/count1_carry__0_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.155 r  system_i/gpio_interface/frequency_divider/inst/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.155    system_i/gpio_interface/frequency_divider/inst/count1_carry__1_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.041 r  system_i/gpio_interface/frequency_divider/inst/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.041    system_i/gpio_interface/frequency_divider/inst/count1_carry__2_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.293 r  system_i/gpio_interface/frequency_divider/inst/count1_carry__3/O[1]
                         net (fo=2, routed)           0.742     1.035    system_i/gpio_interface/frequency_divider/inst/count1[18]
    SLICE_X19Y44         LUT4 (Prop_lut4_I1_O)        0.303     1.338 r  system_i/gpio_interface/frequency_divider/inst/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     1.338    system_i/gpio_interface/frequency_divider/inst/count0_carry__1_i_7_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.888 r  system_i/gpio_interface/frequency_divider/inst/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.888    system_i/gpio_interface/frequency_divider/inst/count0_carry__1_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.002 r  system_i/gpio_interface/frequency_divider/inst/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.605     2.607    system_i/gpio_interface/frequency_divider/inst/count0_carry__2_n_0
    SLICE_X19Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.731 r  system_i/gpio_interface/frequency_divider/inst/count[0]_i_1/O
                         net (fo=23, routed)          1.047     3.778    system_i/gpio_interface/frequency_divider/inst/count[0]_i_1_n_0
    SLICE_X18Y40         FDRE                                         r  system_i/gpio_interface/frequency_divider/inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        1.498     5.232    system_i/gpio_interface/frequency_divider/inst/clk_in
    SLICE_X18Y40         FDRE                                         r  system_i/gpio_interface/frequency_divider/inst/count_reg[0]/C
                         clock pessimism              0.551     5.783    
                         clock uncertainty           -0.069     5.714    
    SLICE_X18Y40         FDRE (Setup_fdre_C_R)       -0.429     5.285    system_i/gpio_interface/frequency_divider/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          5.285    
                         arrival time                          -3.778    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[11].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gpio_interface/frequency_divider/inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.969ns  (logic 2.959ns (49.572%)  route 3.010ns (50.428%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.768ns = ( 5.232 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.285     1.285    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        1.673    -2.191    system_i/gpio_interface/gpio_register/inst/aclk
    SLICE_X16Y41         FDRE                                         r  system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[11].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.673 f  system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[11].FDRE_inst/Q
                         net (fo=5, routed)           0.616    -1.057    system_i/gpio_interface/frequency_divider/inst/divisor[2]
    SLICE_X21Y41         LUT1 (Prop_lut1_I0_O)        0.124    -0.933 r  system_i/gpio_interface/frequency_divider/inst/count1_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.933    system_i/gpio_interface/frequency_divider/inst/count1_carry_i_3_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.383 r  system_i/gpio_interface/frequency_divider/inst/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.383    system_i/gpio_interface/frequency_divider/inst/count1_carry_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.269 r  system_i/gpio_interface/frequency_divider/inst/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.269    system_i/gpio_interface/frequency_divider/inst/count1_carry__0_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.155 r  system_i/gpio_interface/frequency_divider/inst/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.155    system_i/gpio_interface/frequency_divider/inst/count1_carry__1_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.041 r  system_i/gpio_interface/frequency_divider/inst/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.041    system_i/gpio_interface/frequency_divider/inst/count1_carry__2_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.293 r  system_i/gpio_interface/frequency_divider/inst/count1_carry__3/O[1]
                         net (fo=2, routed)           0.742     1.035    system_i/gpio_interface/frequency_divider/inst/count1[18]
    SLICE_X19Y44         LUT4 (Prop_lut4_I1_O)        0.303     1.338 r  system_i/gpio_interface/frequency_divider/inst/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     1.338    system_i/gpio_interface/frequency_divider/inst/count0_carry__1_i_7_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.888 r  system_i/gpio_interface/frequency_divider/inst/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.888    system_i/gpio_interface/frequency_divider/inst/count0_carry__1_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.002 r  system_i/gpio_interface/frequency_divider/inst/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.605     2.607    system_i/gpio_interface/frequency_divider/inst/count0_carry__2_n_0
    SLICE_X19Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.731 r  system_i/gpio_interface/frequency_divider/inst/count[0]_i_1/O
                         net (fo=23, routed)          1.047     3.778    system_i/gpio_interface/frequency_divider/inst/count[0]_i_1_n_0
    SLICE_X18Y40         FDRE                                         r  system_i/gpio_interface/frequency_divider/inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        1.498     5.232    system_i/gpio_interface/frequency_divider/inst/clk_in
    SLICE_X18Y40         FDRE                                         r  system_i/gpio_interface/frequency_divider/inst/count_reg[1]/C
                         clock pessimism              0.551     5.783    
                         clock uncertainty           -0.069     5.714    
    SLICE_X18Y40         FDRE (Setup_fdre_C_R)       -0.429     5.285    system_i/gpio_interface/frequency_divider/inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.285    
                         arrival time                          -3.778    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[11].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gpio_interface/frequency_divider/inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.969ns  (logic 2.959ns (49.572%)  route 3.010ns (50.428%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.768ns = ( 5.232 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.285     1.285    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        1.673    -2.191    system_i/gpio_interface/gpio_register/inst/aclk
    SLICE_X16Y41         FDRE                                         r  system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[11].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.673 f  system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[11].FDRE_inst/Q
                         net (fo=5, routed)           0.616    -1.057    system_i/gpio_interface/frequency_divider/inst/divisor[2]
    SLICE_X21Y41         LUT1 (Prop_lut1_I0_O)        0.124    -0.933 r  system_i/gpio_interface/frequency_divider/inst/count1_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.933    system_i/gpio_interface/frequency_divider/inst/count1_carry_i_3_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.383 r  system_i/gpio_interface/frequency_divider/inst/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.383    system_i/gpio_interface/frequency_divider/inst/count1_carry_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.269 r  system_i/gpio_interface/frequency_divider/inst/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.269    system_i/gpio_interface/frequency_divider/inst/count1_carry__0_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.155 r  system_i/gpio_interface/frequency_divider/inst/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.155    system_i/gpio_interface/frequency_divider/inst/count1_carry__1_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.041 r  system_i/gpio_interface/frequency_divider/inst/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.041    system_i/gpio_interface/frequency_divider/inst/count1_carry__2_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.293 r  system_i/gpio_interface/frequency_divider/inst/count1_carry__3/O[1]
                         net (fo=2, routed)           0.742     1.035    system_i/gpio_interface/frequency_divider/inst/count1[18]
    SLICE_X19Y44         LUT4 (Prop_lut4_I1_O)        0.303     1.338 r  system_i/gpio_interface/frequency_divider/inst/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     1.338    system_i/gpio_interface/frequency_divider/inst/count0_carry__1_i_7_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.888 r  system_i/gpio_interface/frequency_divider/inst/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.888    system_i/gpio_interface/frequency_divider/inst/count0_carry__1_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.002 r  system_i/gpio_interface/frequency_divider/inst/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.605     2.607    system_i/gpio_interface/frequency_divider/inst/count0_carry__2_n_0
    SLICE_X19Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.731 r  system_i/gpio_interface/frequency_divider/inst/count[0]_i_1/O
                         net (fo=23, routed)          1.047     3.778    system_i/gpio_interface/frequency_divider/inst/count[0]_i_1_n_0
    SLICE_X18Y40         FDRE                                         r  system_i/gpio_interface/frequency_divider/inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        1.498     5.232    system_i/gpio_interface/frequency_divider/inst/clk_in
    SLICE_X18Y40         FDRE                                         r  system_i/gpio_interface/frequency_divider/inst/count_reg[2]/C
                         clock pessimism              0.551     5.783    
                         clock uncertainty           -0.069     5.714    
    SLICE_X18Y40         FDRE (Setup_fdre_C_R)       -0.429     5.285    system_i/gpio_interface/frequency_divider/inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.285    
                         arrival time                          -3.778    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[11].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gpio_interface/frequency_divider/inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.969ns  (logic 2.959ns (49.572%)  route 3.010ns (50.428%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.768ns = ( 5.232 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.285     1.285    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        1.673    -2.191    system_i/gpio_interface/gpio_register/inst/aclk
    SLICE_X16Y41         FDRE                                         r  system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[11].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.673 f  system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[11].FDRE_inst/Q
                         net (fo=5, routed)           0.616    -1.057    system_i/gpio_interface/frequency_divider/inst/divisor[2]
    SLICE_X21Y41         LUT1 (Prop_lut1_I0_O)        0.124    -0.933 r  system_i/gpio_interface/frequency_divider/inst/count1_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.933    system_i/gpio_interface/frequency_divider/inst/count1_carry_i_3_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.383 r  system_i/gpio_interface/frequency_divider/inst/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.383    system_i/gpio_interface/frequency_divider/inst/count1_carry_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.269 r  system_i/gpio_interface/frequency_divider/inst/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.269    system_i/gpio_interface/frequency_divider/inst/count1_carry__0_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.155 r  system_i/gpio_interface/frequency_divider/inst/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.155    system_i/gpio_interface/frequency_divider/inst/count1_carry__1_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.041 r  system_i/gpio_interface/frequency_divider/inst/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.041    system_i/gpio_interface/frequency_divider/inst/count1_carry__2_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.293 r  system_i/gpio_interface/frequency_divider/inst/count1_carry__3/O[1]
                         net (fo=2, routed)           0.742     1.035    system_i/gpio_interface/frequency_divider/inst/count1[18]
    SLICE_X19Y44         LUT4 (Prop_lut4_I1_O)        0.303     1.338 r  system_i/gpio_interface/frequency_divider/inst/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     1.338    system_i/gpio_interface/frequency_divider/inst/count0_carry__1_i_7_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.888 r  system_i/gpio_interface/frequency_divider/inst/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.888    system_i/gpio_interface/frequency_divider/inst/count0_carry__1_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.002 r  system_i/gpio_interface/frequency_divider/inst/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.605     2.607    system_i/gpio_interface/frequency_divider/inst/count0_carry__2_n_0
    SLICE_X19Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.731 r  system_i/gpio_interface/frequency_divider/inst/count[0]_i_1/O
                         net (fo=23, routed)          1.047     3.778    system_i/gpio_interface/frequency_divider/inst/count[0]_i_1_n_0
    SLICE_X18Y40         FDRE                                         r  system_i/gpio_interface/frequency_divider/inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        1.498     5.232    system_i/gpio_interface/frequency_divider/inst/clk_in
    SLICE_X18Y40         FDRE                                         r  system_i/gpio_interface/frequency_divider/inst/count_reg[3]/C
                         clock pessimism              0.551     5.783    
                         clock uncertainty           -0.069     5.714    
    SLICE_X18Y40         FDRE (Setup_fdre_C_R)       -0.429     5.285    system_i/gpio_interface/frequency_divider/inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          5.285    
                         arrival time                          -3.778    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.526ns  (required time - arrival time)
  Source:                 system_i/signal_generator/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/signal_generator/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_system_clk_wiz_0_1 fall@4.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.502ns  (logic 0.518ns (34.476%)  route 0.984ns (65.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.726ns = ( 1.274 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.285     1.285    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        1.723    -2.141    system_i/signal_generator/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y74         FDRE                                         r  system_i/signal_generator/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.623 r  system_i/signal_generator/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[1]/Q
                         net (fo=1, routed)           0.984    -0.639    system_i/signal_generator/axis_red_pitaya_dac_0/inst/int_dat_b_reg[1]
    OLOGIC_X0Y85         ODDR                                         r  system_i/signal_generator/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 fall edge)
                                                      4.000     4.000 f  
    U18                  IBUFDS                       0.000     4.000 f  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     5.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -1.957 f  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.357    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.266 f  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        1.540     1.274    system_i/signal_generator/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y85         ODDR                                         f  system_i/signal_generator/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
                         clock pessimism              0.517     1.790    
                         clock uncertainty           -0.069     1.721    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_D2)      -0.834     0.887    system_i/signal_generator/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                          0.887    
                         arrival time                           0.639    
  -------------------------------------------------------------------
                         slack                                  1.526    

Slack (MET) :             1.576ns  (required time - arrival time)
  Source:                 system_i/signal_generator/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/signal_generator/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_system_clk_wiz_0_1 fall@4.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.518ns (35.674%)  route 0.934ns (64.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.726ns = ( 1.274 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.285     1.285    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        1.723    -2.141    system_i/signal_generator/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y74         FDRE                                         r  system_i/signal_generator/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.623 r  system_i/signal_generator/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[0]/Q
                         net (fo=1, routed)           0.934    -0.689    system_i/signal_generator/axis_red_pitaya_dac_0/inst/int_dat_b_reg[0]
    OLOGIC_X0Y86         ODDR                                         r  system_i/signal_generator/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 fall edge)
                                                      4.000     4.000 f  
    U18                  IBUFDS                       0.000     4.000 f  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     5.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -1.957 f  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.357    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.266 f  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        1.540     1.274    system_i/signal_generator/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y86         ODDR                                         f  system_i/signal_generator/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
                         clock pessimism              0.517     1.790    
                         clock uncertainty           -0.069     1.721    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_D2)      -0.834     0.887    system_i/signal_generator/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                          0.887    
                         arrival time                           0.689    
  -------------------------------------------------------------------
                         slack                                  1.576    

Slack (MET) :             1.629ns  (required time - arrival time)
  Source:                 system_i/signal_generator/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/signal_generator/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_system_clk_wiz_0_1 fall@4.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.518ns (37.235%)  route 0.873ns (62.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.731ns = ( 1.269 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.285     1.285    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        1.726    -2.138    system_i/signal_generator/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y72         FDRE                                         r  system_i/signal_generator/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.518    -1.620 r  system_i/signal_generator/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[5]/Q
                         net (fo=1, routed)           0.873    -0.747    system_i/signal_generator/axis_red_pitaya_dac_0/inst/int_dat_b_reg[5]
    OLOGIC_X0Y79         ODDR                                         r  system_i/signal_generator/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 fall edge)
                                                      4.000     4.000 f  
    U18                  IBUFDS                       0.000     4.000 f  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     5.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -1.957 f  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.357    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.266 f  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        1.535     1.269    system_i/signal_generator/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y79         ODDR                                         f  system_i/signal_generator/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/C
                         clock pessimism              0.517     1.785    
                         clock uncertainty           -0.069     1.716    
    OLOGIC_X0Y79         ODDR (Setup_oddr_C_D2)      -0.834     0.882    system_i/signal_generator/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                          0.882    
                         arrival time                           0.747    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.652ns  (required time - arrival time)
  Source:                 system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[11].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gpio_interface/frequency_divider/inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 2.959ns (50.798%)  route 2.866ns (49.202%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.767ns = ( 5.233 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.285     1.285    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        1.673    -2.191    system_i/gpio_interface/gpio_register/inst/aclk
    SLICE_X16Y41         FDRE                                         r  system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[11].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.673 f  system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[11].FDRE_inst/Q
                         net (fo=5, routed)           0.616    -1.057    system_i/gpio_interface/frequency_divider/inst/divisor[2]
    SLICE_X21Y41         LUT1 (Prop_lut1_I0_O)        0.124    -0.933 r  system_i/gpio_interface/frequency_divider/inst/count1_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.933    system_i/gpio_interface/frequency_divider/inst/count1_carry_i_3_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.383 r  system_i/gpio_interface/frequency_divider/inst/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.383    system_i/gpio_interface/frequency_divider/inst/count1_carry_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.269 r  system_i/gpio_interface/frequency_divider/inst/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.269    system_i/gpio_interface/frequency_divider/inst/count1_carry__0_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.155 r  system_i/gpio_interface/frequency_divider/inst/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.155    system_i/gpio_interface/frequency_divider/inst/count1_carry__1_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.041 r  system_i/gpio_interface/frequency_divider/inst/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.041    system_i/gpio_interface/frequency_divider/inst/count1_carry__2_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.293 r  system_i/gpio_interface/frequency_divider/inst/count1_carry__3/O[1]
                         net (fo=2, routed)           0.742     1.035    system_i/gpio_interface/frequency_divider/inst/count1[18]
    SLICE_X19Y44         LUT4 (Prop_lut4_I1_O)        0.303     1.338 r  system_i/gpio_interface/frequency_divider/inst/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     1.338    system_i/gpio_interface/frequency_divider/inst/count0_carry__1_i_7_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.888 r  system_i/gpio_interface/frequency_divider/inst/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.888    system_i/gpio_interface/frequency_divider/inst/count0_carry__1_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.002 r  system_i/gpio_interface/frequency_divider/inst/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.605     2.607    system_i/gpio_interface/frequency_divider/inst/count0_carry__2_n_0
    SLICE_X19Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.731 r  system_i/gpio_interface/frequency_divider/inst/count[0]_i_1/O
                         net (fo=23, routed)          0.903     3.634    system_i/gpio_interface/frequency_divider/inst/count[0]_i_1_n_0
    SLICE_X18Y42         FDRE                                         r  system_i/gpio_interface/frequency_divider/inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        1.499     5.233    system_i/gpio_interface/frequency_divider/inst/clk_in
    SLICE_X18Y42         FDRE                                         r  system_i/gpio_interface/frequency_divider/inst/count_reg[10]/C
                         clock pessimism              0.551     5.784    
                         clock uncertainty           -0.069     5.715    
    SLICE_X18Y42         FDRE (Setup_fdre_C_R)       -0.429     5.286    system_i/gpio_interface/frequency_divider/inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          5.286    
                         arrival time                          -3.634    
  -------------------------------------------------------------------
                         slack                                  1.652    

Slack (MET) :             1.652ns  (required time - arrival time)
  Source:                 system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[11].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gpio_interface/frequency_divider/inst/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 2.959ns (50.798%)  route 2.866ns (49.202%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.767ns = ( 5.233 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.285     1.285    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        1.673    -2.191    system_i/gpio_interface/gpio_register/inst/aclk
    SLICE_X16Y41         FDRE                                         r  system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[11].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.673 f  system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[11].FDRE_inst/Q
                         net (fo=5, routed)           0.616    -1.057    system_i/gpio_interface/frequency_divider/inst/divisor[2]
    SLICE_X21Y41         LUT1 (Prop_lut1_I0_O)        0.124    -0.933 r  system_i/gpio_interface/frequency_divider/inst/count1_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.933    system_i/gpio_interface/frequency_divider/inst/count1_carry_i_3_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.383 r  system_i/gpio_interface/frequency_divider/inst/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.383    system_i/gpio_interface/frequency_divider/inst/count1_carry_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.269 r  system_i/gpio_interface/frequency_divider/inst/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.269    system_i/gpio_interface/frequency_divider/inst/count1_carry__0_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.155 r  system_i/gpio_interface/frequency_divider/inst/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.155    system_i/gpio_interface/frequency_divider/inst/count1_carry__1_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.041 r  system_i/gpio_interface/frequency_divider/inst/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.041    system_i/gpio_interface/frequency_divider/inst/count1_carry__2_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.293 r  system_i/gpio_interface/frequency_divider/inst/count1_carry__3/O[1]
                         net (fo=2, routed)           0.742     1.035    system_i/gpio_interface/frequency_divider/inst/count1[18]
    SLICE_X19Y44         LUT4 (Prop_lut4_I1_O)        0.303     1.338 r  system_i/gpio_interface/frequency_divider/inst/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     1.338    system_i/gpio_interface/frequency_divider/inst/count0_carry__1_i_7_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.888 r  system_i/gpio_interface/frequency_divider/inst/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.888    system_i/gpio_interface/frequency_divider/inst/count0_carry__1_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.002 r  system_i/gpio_interface/frequency_divider/inst/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.605     2.607    system_i/gpio_interface/frequency_divider/inst/count0_carry__2_n_0
    SLICE_X19Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.731 r  system_i/gpio_interface/frequency_divider/inst/count[0]_i_1/O
                         net (fo=23, routed)          0.903     3.634    system_i/gpio_interface/frequency_divider/inst/count[0]_i_1_n_0
    SLICE_X18Y42         FDRE                                         r  system_i/gpio_interface/frequency_divider/inst/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        1.499     5.233    system_i/gpio_interface/frequency_divider/inst/clk_in
    SLICE_X18Y42         FDRE                                         r  system_i/gpio_interface/frequency_divider/inst/count_reg[11]/C
                         clock pessimism              0.551     5.784    
                         clock uncertainty           -0.069     5.715    
    SLICE_X18Y42         FDRE (Setup_fdre_C_R)       -0.429     5.286    system_i/gpio_interface/frequency_divider/inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                          5.286    
                         arrival time                          -3.634    
  -------------------------------------------------------------------
                         slack                                  1.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 system_i/receive_chain/channel_a/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/channel_a/ch_a_writer/inst/fifo_0/DI[14]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.843%)  route 0.219ns (57.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.137ns
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.440     0.440    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        0.565    -0.759    system_i/receive_chain/channel_a/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X6Y9           FDRE                                         r  system_i/receive_chain/channel_a/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.164    -0.595 r  system_i/receive_chain/channel_a/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[14]/Q
                         net (fo=1, routed)           0.219    -0.376    system_i/receive_chain/channel_a/ch_a_writer/inst/s_axis_tdata[14]
    RAMB36_X0Y1          FIFO36E1                                     r  system_i/receive_chain/channel_a/ch_a_writer/inst/fifo_0/DI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.480     0.480    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        0.876    -1.137    system_i/receive_chain/channel_a/ch_a_writer/inst/aclk
    RAMB36_X0Y1          FIFO36E1                                     r  system_i/receive_chain/channel_a/ch_a_writer/inst/fifo_0/WRCLK
                         clock pessimism              0.437    -0.699    
    RAMB36_X0Y1          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[14])
                                                      0.296    -0.403    system_i/receive_chain/channel_a/ch_a_writer/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system_i/signal_generator/ref_cfg/inst/WORDS[0].BITS[20].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/signal_generator/reference_signal/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.828%)  route 0.232ns (62.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.185ns
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    -0.685ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.440     0.440    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        0.563    -0.761    system_i/signal_generator/ref_cfg/inst/aclk
    SLICE_X17Y44         FDRE                                         r  system_i/signal_generator/ref_cfg/inst/WORDS[0].BITS[20].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.620 r  system_i/signal_generator/ref_cfg/inst/WORDS[0].BITS[20].FDRE_inst/Q
                         net (fo=2, routed)           0.232    -0.388    system_i/signal_generator/reference_signal/U0/i_synth/s_axis_config_tdata[20]
    SLICE_X22Y44         FDRE                                         r  system_i/signal_generator/reference_signal/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.480     0.480    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        0.828    -1.185    system_i/signal_generator/reference_signal/U0/i_synth/aclk
    SLICE_X22Y44         FDRE                                         r  system_i/signal_generator/reference_signal/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/C
                         clock pessimism              0.685    -0.500    
    SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.070    -0.430    system_i/signal_generator/reference_signal/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.163ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.440     0.440    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        0.584    -0.740    system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y41          FDRE                                         r  system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.599 r  system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.118    -0.481    system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X0Y40          SRLC32E                                      r  system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.480     0.480    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        0.850    -1.163    system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y40          SRLC32E                                      r  system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism              0.456    -0.707    
    SLICE_X0Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.524    system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/signal_generator/reference_signal/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/signal_generator/reference_signal/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.826%)  route 0.202ns (49.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.185ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.685ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.440     0.440    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        0.560    -0.764    system_i/signal_generator/reference_signal/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X20Y44         FDRE                                         r  system_i/signal_generator/reference_signal/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.600 r  system_i/signal_generator/reference_signal/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]/Q
                         net (fo=3, routed)           0.202    -0.398    system_i/signal_generator/reference_signal/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/out[4]
    SLICE_X22Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.353 r  system_i/signal_generator/reference_signal/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.353    system_i/signal_generator/reference_signal/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/asyn_mod_sin_addr[4]
    SLICE_X22Y45         FDRE                                         r  system_i/signal_generator/reference_signal/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.480     0.480    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        0.828    -1.185    system_i/signal_generator/reference_signal/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X22Y45         FDRE                                         r  system_i/signal_generator/reference_signal/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]/C
                         clock pessimism              0.685    -0.500    
    SLICE_X22Y45         FDRE (Hold_fdre_C_D)         0.092    -0.408    system_i/signal_generator/reference_signal/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.000%)  route 0.230ns (62.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.120ns
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.440     0.440    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        0.582    -0.742    system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.601 r  system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.230    -0.371    system_i/processing_system/ps_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.480     0.480    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        0.893    -1.120    system_i/processing_system/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.690    -0.431    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000    -0.431    system_i/processing_system/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 system_i/signal_generator/cancellation_signal/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/signal_generator/cancellation_signal/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.101%)  route 0.261ns (64.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.440     0.440    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        0.567    -0.757    system_i/signal_generator/cancellation_signal/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/aclk
    SLICE_X13Y49         FDRE                                         r  system_i/signal_generator/cancellation_signal/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.616 r  system_i/signal_generator/cancellation_signal/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[31]/Q
                         net (fo=1, routed)           0.261    -0.355    system_i/signal_generator/cancellation_signal/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[31][1]
    SLICE_X21Y52         FDRE                                         r  system_i/signal_generator/cancellation_signal/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.480     0.480    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        0.830    -1.183    system_i/signal_generator/cancellation_signal/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/aclk
    SLICE_X21Y52         FDRE                                         r  system_i/signal_generator/cancellation_signal/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.690    -0.493    
    SLICE_X21Y52         FDRE (Hold_fdre_C_D)         0.070    -0.423    system_i/signal_generator/cancellation_signal/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[29].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gpio_interface/gpio_register/inst/int_rdata_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.340%)  route 0.224ns (63.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.440     0.440    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        0.561    -0.763    system_i/gpio_interface/gpio_register/inst/aclk
    SLICE_X21Y47         FDRE                                         r  system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[29].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.635 r  system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[29].FDRE_inst/Q
                         net (fo=5, routed)           0.224    -0.411    system_i/gpio_interface/gpio_register/inst/cfg_data[29]
    SLICE_X19Y51         FDRE                                         r  system_i/gpio_interface/gpio_register/inst/int_rdata_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.480     0.480    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        0.831    -1.182    system_i/gpio_interface/gpio_register/inst/aclk
    SLICE_X19Y51         FDRE                                         r  system_i/gpio_interface/gpio_register/inst/int_rdata_reg_reg[29]/C
                         clock pessimism              0.690    -0.492    
    SLICE_X19Y51         FDRE (Hold_fdre_C_D)         0.013    -0.479    system_i/gpio_interface/gpio_register/inst/int_rdata_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 system_i/signal_generator/canc_cfg/inst/WORDS[0].BITS[30].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/signal_generator/canc_cfg/inst/int_rdata_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.751%)  route 0.220ns (63.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.440     0.440    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        0.562    -0.762    system_i/signal_generator/canc_cfg/inst/aclk
    SLICE_X17Y50         FDRE                                         r  system_i/signal_generator/canc_cfg/inst/WORDS[0].BITS[30].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.634 r  system_i/signal_generator/canc_cfg/inst/WORDS[0].BITS[30].FDRE_inst/Q
                         net (fo=2, routed)           0.220    -0.413    system_i/signal_generator/canc_cfg/inst/cfg_data[30]
    SLICE_X17Y49         FDRE                                         r  system_i/signal_generator/canc_cfg/inst/int_rdata_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.480     0.480    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        0.832    -1.181    system_i/signal_generator/canc_cfg/inst/aclk
    SLICE_X17Y49         FDRE                                         r  system_i/signal_generator/canc_cfg/inst/int_rdata_reg_reg[30]/C
                         clock pessimism              0.690    -0.491    
    SLICE_X17Y49         FDRE (Hold_fdre_C_D)         0.007    -0.484    system_i/signal_generator/canc_cfg/inst/int_rdata_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.647%)  route 0.244ns (63.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.120ns
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.440     0.440    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        0.582    -0.742    system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.601 r  system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.244    -0.357    system_i/processing_system/ps_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.480     0.480    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        0.893    -1.120    system_i/processing_system/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.690    -0.431    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                      0.000    -0.431    system_i/processing_system/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[22].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/config_settings/cfg/inst/int_rdata_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.843%)  route 0.276ns (66.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.440     0.440    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        0.563    -0.761    system_i/receive_chain/config_settings/cfg/inst/aclk
    SLICE_X17Y46         FDRE                                         r  system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[22].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.620 r  system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[22].FDRE_inst/Q
                         net (fo=5, routed)           0.276    -0.344    system_i/receive_chain/config_settings/cfg/inst/cfg_data[22]
    SLICE_X18Y50         FDRE                                         r  system_i/receive_chain/config_settings/cfg/inst/int_rdata_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.480     0.480    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        0.831    -1.182    system_i/receive_chain/config_settings/cfg/inst/aclk
    SLICE_X18Y50         FDRE                                         r  system_i/receive_chain/config_settings/cfg/inst/int_rdata_reg_reg[22]/C
                         clock pessimism              0.690    -0.492    
    SLICE_X18Y50         FDRE (Hold_fdre_C_D)         0.070    -0.422    system_i/receive_chain/config_settings/cfg/inst/int_rdata_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y10     system_i/signal_generator/reference_signal/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         8.000       5.424      RAMB36_X0Y2      system_i/receive_chain/channel_b/ch_b_writer/inst/fifo_0/RDCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         8.000       5.424      RAMB36_X0Y2      system_i/receive_chain/channel_b/ch_b_writer/inst/fifo_0/WRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y12     system_i/signal_generator/cancellation_signal/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         8.000       5.424      RAMB36_X0Y1      system_i/receive_chain/channel_a/ch_a_writer/inst/fifo_0/RDCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         8.000       5.424      RAMB36_X0Y1      system_i/receive_chain/channel_a/ch_a_writer/inst/fifo_0/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y35     system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y39     system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y30     system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y35     system_i/processing_system/sys_reset_controller/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y35     system_i/processing_system/sys_reset_controller/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y51     system_i/signal_generator/cancellation_signal/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5___i_has_nd_rdy_pipe.valid_phase_read_del_opt_has_pipe.i_pipe_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y51     system_i/signal_generator/cancellation_signal/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5___i_has_nd_rdy_pipe.valid_phase_read_del_opt_has_pipe.i_pipe_r_3/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y35      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y38      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y38      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y38      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y39      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y39      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y35     system_i/processing_system/sys_reset_controller/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y51     system_i/signal_generator/cancellation_signal/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5___i_has_nd_rdy_pipe.valid_phase_read_del_opt_has_pipe.i_pipe_r_3/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y35      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y38      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y38      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y38      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y39      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y39      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y39      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y44      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_1
  To Clock:  clkfbout_system_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    system_i/clocking_system/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  system_i/signal_generator/clk_wiz_1/inst/clk_in1
  To Clock:  system_i/signal_generator/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/signal_generator/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/signal_generator/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0_1
  To Clock:  clk_out1_system_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y16   system_i/signal_generator/clk_wiz_1/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/signal_generator/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/signal_generator/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y1  system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y1  system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0_1
  To Clock:  clkfbout_system_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   system_i/signal_generator/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  clk_out1_system_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.637ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 adc_dat_a_i[5]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 1.070ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -2.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.717ns = ( 5.283 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y14                                               0.000     3.400 r  adc_dat_a_i[5] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[5]
    Y14                  IBUF (Prop_ibuf_I_O)         1.070     4.470 r  adc_dat_a_i_IBUF[5]_inst/O
                         net (fo=1, routed)           0.000     4.470    system_i/receive_chain/adc_streamer/inst/adc_dat_a[5]
    ILOGIC_X0Y33         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        1.550     5.283    system_i/receive_chain/adc_streamer/inst/int_clk
    ILOGIC_X0Y33         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[5]/C
                         clock pessimism              0.000     5.283    
                         clock uncertainty           -0.166     5.117    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.010     5.107    system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          5.107    
                         arrival time                          -4.470    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 adc_dat_a_i[4]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 1.068ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -2.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.717ns = ( 5.283 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W14                                               0.000     3.400 r  adc_dat_a_i[4] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[4]
    W14                  IBUF (Prop_ibuf_I_O)         1.068     4.468 r  adc_dat_a_i_IBUF[4]_inst/O
                         net (fo=1, routed)           0.000     4.468    system_i/receive_chain/adc_streamer/inst/adc_dat_a[4]
    ILOGIC_X0Y34         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        1.550     5.283    system_i/receive_chain/adc_streamer/inst/int_clk
    ILOGIC_X0Y34         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[4]/C
                         clock pessimism              0.000     5.283    
                         clock uncertainty           -0.166     5.117    
    ILOGIC_X0Y34         FDRE (Setup_fdre_C_D)       -0.010     5.107    system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.107    
                         arrival time                          -4.468    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 adc_dat_a_i[11]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 1.054ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -2.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.721ns = ( 5.279 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V15                                               0.000     3.400 r  adc_dat_a_i[11] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[11]
    V15                  IBUF (Prop_ibuf_I_O)         1.054     4.454 r  adc_dat_a_i_IBUF[11]_inst/O
                         net (fo=1, routed)           0.000     4.454    system_i/receive_chain/adc_streamer/inst/adc_dat_a[11]
    ILOGIC_X0Y30         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        1.546     5.279    system_i/receive_chain/adc_streamer/inst/int_clk
    ILOGIC_X0Y30         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[11]/C
                         clock pessimism              0.000     5.279    
                         clock uncertainty           -0.166     5.113    
    ILOGIC_X0Y30         FDRE (Setup_fdre_C_D)       -0.010     5.103    system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          5.103    
                         arrival time                          -4.454    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 adc_dat_a_i[3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 1.048ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -2.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.721ns = ( 5.279 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W15                                               0.000     3.400 r  adc_dat_a_i[3] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[3]
    W15                  IBUF (Prop_ibuf_I_O)         1.048     4.448 r  adc_dat_a_i_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     4.448    system_i/receive_chain/adc_streamer/inst/adc_dat_a[3]
    ILOGIC_X0Y29         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        1.546     5.279    system_i/receive_chain/adc_streamer/inst/int_clk
    ILOGIC_X0Y29         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[3]/C
                         clock pessimism              0.000     5.279    
                         clock uncertainty           -0.166     5.113    
    ILOGIC_X0Y29         FDRE (Setup_fdre_C_D)       -0.010     5.103    system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.103    
                         arrival time                          -4.448    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 adc_dat_a_i[2]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 1.052ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -2.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.716ns = ( 5.284 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y16                                               0.000     3.400 r  adc_dat_a_i[2] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[2]
    Y16                  IBUF (Prop_ibuf_I_O)         1.052     4.452 r  adc_dat_a_i_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     4.452    system_i/receive_chain/adc_streamer/inst/adc_dat_a[2]
    ILOGIC_X0Y36         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        1.551     5.284    system_i/receive_chain/adc_streamer/inst/int_clk
    ILOGIC_X0Y36         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[2]/C
                         clock pessimism              0.000     5.284    
                         clock uncertainty           -0.166     5.118    
    ILOGIC_X0Y36         FDRE (Setup_fdre_C_D)       -0.010     5.108    system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.108    
                         arrival time                          -4.452    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 adc_dat_a_i[0]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 1.045ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -2.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.716ns = ( 5.284 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y17                                               0.000     3.400 r  adc_dat_a_i[0] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[0]
    Y17                  IBUF (Prop_ibuf_I_O)         1.045     4.445 r  adc_dat_a_i_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     4.445    system_i/receive_chain/adc_streamer/inst/adc_dat_a[0]
    ILOGIC_X0Y35         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        1.551     5.284    system_i/receive_chain/adc_streamer/inst/int_clk
    ILOGIC_X0Y35         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[0]/C
                         clock pessimism              0.000     5.284    
                         clock uncertainty           -0.166     5.118    
    ILOGIC_X0Y35         FDRE (Setup_fdre_C_D)       -0.010     5.108    system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.108    
                         arrival time                          -4.445    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 adc_dat_a_i[6]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 1.024ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns = ( 5.288 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W13                                               0.000     3.400 r  adc_dat_a_i[6] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[6]
    W13                  IBUF (Prop_ibuf_I_O)         1.024     4.424 r  adc_dat_a_i_IBUF[6]_inst/O
                         net (fo=1, routed)           0.000     4.424    system_i/receive_chain/adc_streamer/inst/adc_dat_a[6]
    ILOGIC_X0Y41         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        1.555     5.288    system_i/receive_chain/adc_streamer/inst/int_clk
    ILOGIC_X0Y41         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[6]/C
                         clock pessimism              0.000     5.288    
                         clock uncertainty           -0.166     5.122    
    ILOGIC_X0Y41         FDRE (Setup_fdre_C_D)       -0.010     5.112    system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          5.112    
                         arrival time                          -4.424    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 adc_dat_a_i[12]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 1.013ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -2.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.718ns = ( 5.282 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    T16                                               0.000     3.400 r  adc_dat_a_i[12] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[12]
    T16                  IBUF (Prop_ibuf_I_O)         1.013     4.413 r  adc_dat_a_i_IBUF[12]_inst/O
                         net (fo=1, routed)           0.000     4.413    system_i/receive_chain/adc_streamer/inst/adc_dat_a[12]
    ILOGIC_X0Y32         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        1.549     5.282    system_i/receive_chain/adc_streamer/inst/int_clk
    ILOGIC_X0Y32         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[12]/C
                         clock pessimism              0.000     5.282    
                         clock uncertainty           -0.166     5.116    
    ILOGIC_X0Y32         FDRE (Setup_fdre_C_D)       -0.010     5.106    system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          5.106    
                         arrival time                          -4.413    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 adc_dat_a_i[7]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 1.018ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns = ( 5.288 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V12                                               0.000     3.400 r  adc_dat_a_i[7] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[7]
    V12                  IBUF (Prop_ibuf_I_O)         1.018     4.418 r  adc_dat_a_i_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000     4.418    system_i/receive_chain/adc_streamer/inst/adc_dat_a[7]
    ILOGIC_X0Y42         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        1.555     5.288    system_i/receive_chain/adc_streamer/inst/int_clk
    ILOGIC_X0Y42         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[7]/C
                         clock pessimism              0.000     5.288    
                         clock uncertainty           -0.166     5.122    
    ILOGIC_X0Y42         FDRE (Setup_fdre_C_D)       -0.010     5.112    system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          5.112    
                         arrival time                          -4.418    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 adc_dat_a_i[8]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 1.004ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns = ( 5.288 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V13                                               0.000     3.400 r  adc_dat_a_i[8] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[8]
    V13                  IBUF (Prop_ibuf_I_O)         1.004     4.404 r  adc_dat_a_i_IBUF[8]_inst/O
                         net (fo=1, routed)           0.000     4.404    system_i/receive_chain/adc_streamer/inst/adc_dat_a[8]
    ILOGIC_X0Y43         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        1.555     5.288    system_i/receive_chain/adc_streamer/inst/int_clk
    ILOGIC_X0Y43         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[8]/C
                         clock pessimism              0.000     5.288    
                         clock uncertainty           -0.166     5.122    
    ILOGIC_X0Y43         FDRE (Setup_fdre_C_D)       -0.010     5.112    system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          5.112    
                         arrival time                          -4.404    
  -------------------------------------------------------------------
                         slack                                  0.708    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_clk_wiz_0_1
  To Clock:  clk_out1_system_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.771ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[8].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/channel_a/ch_a_writer/inst/fifo_0/RST
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.478ns (13.379%)  route 3.095ns (86.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.726ns = ( 5.274 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.285     1.285    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        1.673    -2.191    system_i/gpio_interface/gpio_register/inst/aclk
    SLICE_X16Y41         FDRE                                         r  system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[8].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.478    -1.713 r  system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[8].FDRE_inst/Q
                         net (fo=13, routed)          3.095     1.382    system_i/receive_chain/channel_a/ch_a_writer/inst/aresetn
    RAMB36_X0Y1          FIFO36E1                                     f  system_i/receive_chain/channel_a/ch_a_writer/inst/fifo_0/RST  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        1.541     5.274    system_i/receive_chain/channel_a/ch_a_writer/inst/aclk
    RAMB36_X0Y1          FIFO36E1                                     r  system_i/receive_chain/channel_a/ch_a_writer/inst/fifo_0/RDCLK
                         clock pessimism              0.517     5.791    
                         clock uncertainty           -0.069     5.722    
    RAMB36_X0Y1          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.545     3.177    system_i/receive_chain/channel_a/ch_a_writer/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          3.177    
                         arrival time                          -1.382    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             2.635ns  (required time - arrival time)
  Source:                 system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[8].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/channel_b/ch_b_writer/inst/fifo_0/RST
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.478ns (17.507%)  route 2.252ns (82.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.729ns = ( 5.271 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.285     1.285    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        1.673    -2.191    system_i/gpio_interface/gpio_register/inst/aclk
    SLICE_X16Y41         FDRE                                         r  system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[8].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.478    -1.713 r  system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[8].FDRE_inst/Q
                         net (fo=13, routed)          2.252     0.539    system_i/receive_chain/channel_b/ch_b_writer/inst/aresetn
    RAMB36_X0Y2          FIFO36E1                                     f  system_i/receive_chain/channel_b/ch_b_writer/inst/fifo_0/RST  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        1.538     5.271    system_i/receive_chain/channel_b/ch_b_writer/inst/aclk
    RAMB36_X0Y2          FIFO36E1                                     r  system_i/receive_chain/channel_b/ch_b_writer/inst/fifo_0/RDCLK
                         clock pessimism              0.517     5.788    
                         clock uncertainty           -0.069     5.719    
    RAMB36_X0Y2          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.545     3.174    system_i/receive_chain/channel_b/ch_b_writer/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          3.174    
                         arrival time                          -0.539    
  -------------------------------------------------------------------
                         slack                                  2.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.771ns  (arrival time - required time)
  Source:                 system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[8].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/channel_b/ch_b_writer/inst/fifo_0/RST
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.148ns (12.258%)  route 1.059ns (87.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.139ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.440     0.440    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        0.562    -0.762    system_i/gpio_interface/gpio_register/inst/aclk
    SLICE_X16Y41         FDRE                                         r  system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[8].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.148    -0.614 r  system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[8].FDRE_inst/Q
                         net (fo=13, routed)          1.059     0.446    system_i/receive_chain/channel_b/ch_b_writer/inst/aresetn
    RAMB36_X0Y2          FIFO36E1                                     f  system_i/receive_chain/channel_b/ch_b_writer/inst/fifo_0/RST  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.480     0.480    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        0.874    -1.139    system_i/receive_chain/channel_b/ch_b_writer/inst/aclk
    RAMB36_X0Y2          FIFO36E1                                     r  system_i/receive_chain/channel_b/ch_b_writer/inst/fifo_0/WRCLK
                         clock pessimism              0.456    -0.682    
    RAMB36_X0Y2          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.643    -1.325    system_i/receive_chain/channel_b/ch_b_writer/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          1.325    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             2.234ns  (arrival time - required time)
  Source:                 system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[8].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/channel_a/ch_a_writer/inst/fifo_0/RST
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.148ns (8.848%)  route 1.525ns (91.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.137ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.440     0.440    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        0.562    -0.762    system_i/gpio_interface/gpio_register/inst/aclk
    SLICE_X16Y41         FDRE                                         r  system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[8].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.148    -0.614 r  system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[8].FDRE_inst/Q
                         net (fo=13, routed)          1.525     0.911    system_i/receive_chain/channel_a/ch_a_writer/inst/aresetn
    RAMB36_X0Y1          FIFO36E1                                     f  system_i/receive_chain/channel_a/ch_a_writer/inst/fifo_0/RST  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.480     0.480    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1690, routed)        0.876    -1.137    system_i/receive_chain/channel_a/ch_a_writer/inst/aclk
    RAMB36_X0Y1          FIFO36E1                                     r  system_i/receive_chain/channel_a/ch_a_writer/inst/fifo_0/WRCLK
                         clock pessimism              0.456    -0.680    
    RAMB36_X0Y1          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.643    -1.323    system_i/receive_chain/channel_a/ch_a_writer/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          1.323    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  2.234    





