{
  "Header": {
    "Copyright": "Copyright (c) 2001 - 2025 Intel Corporation. All rights reserved.",
    "Info": "Performance Monitoring Events for 12th and 13th Generation Intel(R) Core(TM) Processor - V1.36",
    "DatePublished": "11/17/2025",
    "Version": "1.36",
    "Legend": ""
  },
  "Events": [
    {
      "Unit": "ARB",
      "EventCode": "0x81",
      "UMask": "0x01",
      "EventName": "UNC_ARB_TRK_REQUESTS.ALL",
      "BriefDescription": "Counts the number of coherent and in-coherent requests initiated by IA cores, processor graphic units, or LLC.",
      "PublicDescription": "Counts the number of coherent and in-coherent requests initiated by IA cores, processor graphic units, or LLC.",
      "Counter": "0,1",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "ARB",
      "EventCode": "0x81",
      "UMask": "0x02",
      "EventName": "UNC_ARB_REQ_TRK_REQUEST.DRD",
      "BriefDescription": "Number of all coherent Data Read entries. Doesn't include prefetches [This event is alias to UNC_ARB_TRK_REQUESTS.RD]",
      "PublicDescription": "Number of all coherent Data Read entries. Doesn't include prefetches [This event is alias to UNC_ARB_TRK_REQUESTS.RD]",
      "Counter": "0,1",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "ARB",
      "EventCode": "0x84",
      "UMask": "0x01",
      "EventName": "UNC_ARB_COH_TRK_REQUESTS.ALL",
      "BriefDescription": "Number of requests allocated in Coherency Tracker.",
      "PublicDescription": "Number of requests allocated in Coherency Tracker.",
      "Counter": "0,1",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "NCU",
      "EventCode": "0x00",
      "UMask": "0x01",
      "EventName": "UNC_CLOCK.SOCKET",
      "BriefDescription": "This 48-bit fixed counter counts the UCLK cycles.",
      "PublicDescription": "This 48-bit fixed counter counts the UCLK cycles.",
      "Counter": "FIXED",
      "Deprecated": "0",
      "CounterType": "FIXED"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x01",
      "UMask": "0x00",
      "EventName": "UNC_M_CLOCKTICKS",
      "BriefDescription": "Number of clocks",
      "PublicDescription": "Number of clocks",
      "Counter": "0,1,2,3,4",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x02",
      "UMask": "0x00",
      "EventName": "UNC_M_VC0_REQUESTS_RD",
      "BriefDescription": "Incoming VC0 read request",
      "PublicDescription": "Incoming VC0 read request",
      "Counter": "0,1,2,3,4",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x03",
      "UMask": "0x00",
      "EventName": "UNC_M_VC0_REQUESTS_WR",
      "BriefDescription": "Incoming VC0 write request",
      "PublicDescription": "Incoming VC0 write request",
      "Counter": "0,1,2,3,4",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x04",
      "UMask": "0x00",
      "EventName": "UNC_M_VC1_REQUESTS_RD",
      "BriefDescription": "Incoming VC1 read request",
      "PublicDescription": "Incoming VC1 read request",
      "Counter": "0,1,2,3,4",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x05",
      "UMask": "0x00",
      "EventName": "UNC_M_VC1_REQUESTS_WR",
      "BriefDescription": "Incoming VC1 write request",
      "PublicDescription": "Incoming VC1 write request",
      "Counter": "0,1,2,3,4",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x0A",
      "UMask": "0x00",
      "EventName": "UNC_M_PREFETCH_RD",
      "BriefDescription": "Incoming read prefetch request from IA.",
      "PublicDescription": "Incoming read prefetch request from IA.",
      "Counter": "0,1,2,3,4",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x19",
      "UMask": "0x00",
      "EventName": "UNC_M_DRAM_THERMAL_HOT",
      "BriefDescription": "Any Rank at Hot state",
      "PublicDescription": "Any Rank at Hot state",
      "Counter": "0,1,2,3,4",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x1A",
      "UMask": "0x00",
      "EventName": "UNC_M_DRAM_THERMAL_WARM",
      "BriefDescription": "Any Rank at Warm state",
      "PublicDescription": "Any Rank at Warm state",
      "Counter": "0,1,2,3,4",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x1C",
      "UMask": "0x00",
      "EventName": "UNC_M_DRAM_PAGE_HIT_RD",
      "BriefDescription": "incoming read request page status is Page Hit",
      "PublicDescription": "incoming read request page status is Page Hit",
      "Counter": "0,1,2,3,4",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x1D",
      "UMask": "0x00",
      "EventName": "UNC_M_DRAM_PAGE_EMPTY_RD",
      "BriefDescription": "incoming read request page status is Page Empty",
      "PublicDescription": "incoming read request page status is Page Empty",
      "Counter": "0,1,2,3,4",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x1E",
      "UMask": "0x00",
      "EventName": "UNC_M_DRAM_PAGE_MISS_RD",
      "BriefDescription": "incoming read request page status is Page Miss",
      "PublicDescription": "incoming read request page status is Page Miss",
      "Counter": "0,1,2,3,4",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x1F",
      "UMask": "0x00",
      "EventName": "UNC_M_DRAM_PAGE_HIT_WR",
      "BriefDescription": "incoming write request page status is Page Hit",
      "PublicDescription": "incoming write request page status is Page Hit",
      "Counter": "0,1,2,3,4",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x20",
      "UMask": "0x00",
      "EventName": "UNC_M_DRAM_PAGE_EMPTY_WR",
      "BriefDescription": "incoming write request page status is Page Empty",
      "PublicDescription": "incoming write request page status is Page Empty",
      "Counter": "0,1,2,3,4",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x21",
      "UMask": "0x00",
      "EventName": "UNC_M_DRAM_PAGE_MISS_WR",
      "BriefDescription": "incoming write request page status is Page Miss",
      "PublicDescription": "incoming write request page status is Page Miss",
      "Counter": "0,1,2,3,4",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x22",
      "UMask": "0x00",
      "EventName": "UNC_M_CAS_COUNT_RD",
      "BriefDescription": "Read CAS command sent to DRAM",
      "PublicDescription": "Read CAS command sent to DRAM",
      "Counter": "0,1,2,3,4",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x23",
      "UMask": "0x00",
      "EventName": "UNC_M_CAS_COUNT_WR",
      "BriefDescription": "Write CAS command sent to DRAM",
      "PublicDescription": "Write CAS command sent to DRAM",
      "Counter": "0,1,2,3,4",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x24",
      "UMask": "0x00",
      "EventName": "UNC_M_ACT_COUNT_RD",
      "BriefDescription": "ACT command for a read request sent to DRAM",
      "PublicDescription": "ACT command for a read request sent to DRAM",
      "Counter": "0,1,2,3,4",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x25",
      "UMask": "0x00",
      "EventName": "UNC_M_ACT_COUNT_WR",
      "BriefDescription": "ACT command for a write request sent to DRAM",
      "PublicDescription": "ACT command for a write request sent to DRAM",
      "Counter": "0,1,2,3,4",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x26",
      "UMask": "0x00",
      "EventName": "UNC_M_ACT_COUNT_TOTAL",
      "BriefDescription": "ACT command sent to DRAM",
      "PublicDescription": "ACT command sent to DRAM",
      "Counter": "0,1,2,3,4",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x27",
      "UMask": "0x00",
      "EventName": "UNC_M_PRE_COUNT_PAGE_MISS",
      "BriefDescription": "PRE command sent to DRAM for a read/write request",
      "PublicDescription": "PRE command sent to DRAM for a read/write request",
      "Counter": "0,1,2,3,4",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x28",
      "UMask": "0x00",
      "EventName": "UNC_M_PRE_COUNT_IDLE",
      "BriefDescription": "PRE command sent to DRAM due to page table idle timer expiration",
      "PublicDescription": "PRE command sent to DRAM due to page table idle timer expiration",
      "Counter": "0,1,2,3,4",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x00",
      "UMask": "0x00",
      "EventName": "UNC_MC0_RDCAS_COUNT_FREERUN",
      "BriefDescription": "Counts every 64B read  request entering the Memory Controller 0 to DRAM (sum of all channels).",
      "PublicDescription": "Counts every 64B read request entering the Memory Controller 0 to DRAM (sum of all channels).",
      "Counter": "0",
      "Deprecated": "0",
      "CounterType": "FREERUN"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x00",
      "UMask": "0x00",
      "EventName": "UNC_MC1_RDCAS_COUNT_FREERUN",
      "BriefDescription": "Counts every 64B read request entering the Memory Controller 1 to DRAM (sum of all channels).",
      "PublicDescription": "Counts every 64B read entering the Memory Controller 1 to DRAM (sum of all channels).",
      "Counter": "3",
      "Deprecated": "0",
      "CounterType": "FREERUN"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x00",
      "UMask": "0x00",
      "EventName": "UNC_MC0_WRCAS_COUNT_FREERUN",
      "BriefDescription": "Counts every 64B write request entering the Memory Controller 0 to DRAM (sum of all channels). Each write request counts as a new request incrementing this counter. However, same cache line write requests (both full and partial) are combined to a single 64 byte data transfer to DRAM.",
      "PublicDescription": "Counts every 64B write request entering the Memory Controller 0 to DRAM (sum of all channels).",
      "Counter": "1",
      "Deprecated": "0",
      "CounterType": "FREERUN"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x00",
      "UMask": "0x00",
      "EventName": "UNC_MC1_WRCAS_COUNT_FREERUN",
      "BriefDescription": "Counts every 64B write request entering the Memory Controller 1 to DRAM (sum of all channels). Each write request counts as a new request incrementing this counter. However, same cache line write requests (both full and partial) are combined to a single 64 byte data transfer to DRAM.",
      "PublicDescription": "Counts every 64B write request entering the Memory Controller 1 to DRAM (sum of all channels).",
      "Counter": "4",
      "Deprecated": "0",
      "CounterType": "FREERUN"
    },
    {
      "Unit": "ARB",
      "EventCode": "0x80",
      "UMask": "0x01",
      "EventName": "UNC_ARB_TRK_OCCUPANCY.ALL",
      "BriefDescription": "Each cycle counts number of all outgoing valid entries in ReqTrk. Such entry is defined as valid from its allocation in ReqTrk till deallocation. Accounts for Coherent and non-coherent traffic.",
      "PublicDescription": "Each cycle counts number of all outgoing valid entries in ReqTrk. Such entry is defined as valid from its allocation in ReqTrk till deallocation. Accounts for Coherent and non-coherent traffic.",
      "Counter": "0",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "ARB",
      "EventCode": "0x81",
      "UMask": "0x02",
      "EventName": "UNC_ARB_TRK_REQUESTS.RD",
      "BriefDescription": "Number of all coherent Data Read entries. Doesn't include prefetches [This event is alias to UNC_ARB_REQ_TRK_REQUEST.DRD]",
      "PublicDescription": "Number of all coherent Data Read entries. Doesn't include prefetches [This event is alias to UNC_ARB_REQ_TRK_REQUEST.DRD]",
      "Counter": "0,1",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    }
  ]
}