-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity layernorm_p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    cols_log : IN STD_LOGIC_VECTOR (31 downto 0);
    rows : IN STD_LOGIC_VECTOR (31 downto 0);
    addr : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_ln_data_AWVALID : OUT STD_LOGIC;
    m_axi_ln_data_AWREADY : IN STD_LOGIC;
    m_axi_ln_data_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_ln_data_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_ln_data_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_ln_data_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_ln_data_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_ln_data_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_ln_data_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_ln_data_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_ln_data_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_ln_data_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_ln_data_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_ln_data_WVALID : OUT STD_LOGIC;
    m_axi_ln_data_WREADY : IN STD_LOGIC;
    m_axi_ln_data_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_ln_data_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_ln_data_WLAST : OUT STD_LOGIC;
    m_axi_ln_data_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_ln_data_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_ln_data_ARVALID : OUT STD_LOGIC;
    m_axi_ln_data_ARREADY : IN STD_LOGIC;
    m_axi_ln_data_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_ln_data_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_ln_data_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_ln_data_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_ln_data_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_ln_data_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_ln_data_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_ln_data_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_ln_data_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_ln_data_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_ln_data_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_ln_data_RVALID : IN STD_LOGIC;
    m_axi_ln_data_RREADY : OUT STD_LOGIC;
    m_axi_ln_data_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_ln_data_RLAST : IN STD_LOGIC;
    m_axi_ln_data_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_ln_data_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_ln_data_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_ln_data_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_ln_data_BVALID : IN STD_LOGIC;
    m_axi_ln_data_BREADY : OUT STD_LOGIC;
    m_axi_ln_data_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_ln_data_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_ln_data_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    inputs : IN STD_LOGIC_VECTOR (63 downto 0);
    data_copy_a1_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    data_copy_a1_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    data_copy_a1_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    data_copy_a1_full_n : IN STD_LOGIC;
    data_copy_a1_write : OUT STD_LOGIC;
    data_copy_b2_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    data_copy_b2_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    data_copy_b2_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    data_copy_b2_full_n : IN STD_LOGIC;
    data_copy_b2_write : OUT STD_LOGIC;
    data_copy_c3_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    data_copy_c3_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    data_copy_c3_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    data_copy_c3_full_n : IN STD_LOGIC;
    data_copy_c3_write : OUT STD_LOGIC;
    rows_c19_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    rows_c19_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    rows_c19_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    rows_c19_full_n : IN STD_LOGIC;
    rows_c19_write : OUT STD_LOGIC;
    cols_log_c22_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    cols_log_c22_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    cols_log_c22_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    cols_log_c22_full_n : IN STD_LOGIC;
    cols_log_c22_write : OUT STD_LOGIC );
end;


architecture behav of layernorm_p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (42 downto 0) := "0000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (42 downto 0) := "0000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (42 downto 0) := "0000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (42 downto 0) := "0000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (42 downto 0) := "0000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (42 downto 0) := "0000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (42 downto 0) := "0001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (42 downto 0) := "0010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (42 downto 0) := "0100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (42 downto 0) := "1000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv256_lc_1 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv27_0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv27_1 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal ln_data_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal rows_c19_blk_n : STD_LOGIC;
    signal cols_log_c22_blk_n : STD_LOGIC;
    signal ram_depth_reg_360 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln27_fu_217_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln27_reg_365 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln_reg_370 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln28_1_reg_375 : STD_LOGIC_VECTOR (26 downto 0);
    signal cmp92_fu_241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp92_reg_380 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_4_fu_265_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal j_4_reg_387 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal trunc_ln33_fu_274_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln33_reg_392 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln33_fu_260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln5_reg_397 : STD_LOGIC_VECTOR (58 downto 0);
    signal ram_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal ram_V_ce0 : STD_LOGIC;
    signal ram_V_we0 : STD_LOGIC;
    signal ram_V_q0 : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_start : STD_LOGIC;
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_done : STD_LOGIC;
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_idle : STD_LOGIC;
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_ready : STD_LOGIC;
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_data_copy_a1_din : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_data_copy_a1_write : STD_LOGIC;
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_data_copy_c3_din : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_data_copy_c3_write : STD_LOGIC;
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_data_copy_b2_din : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_data_copy_b2_write : STD_LOGIC;
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ram_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ram_V_ce0 : STD_LOGIC;
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ap_start : STD_LOGIC;
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ap_done : STD_LOGIC;
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ap_idle : STD_LOGIC;
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ap_ready : STD_LOGIC;
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWVALID : STD_LOGIC;
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_WVALID : STD_LOGIC;
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_WLAST : STD_LOGIC;
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARVALID : STD_LOGIC;
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_RREADY : STD_LOGIC;
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_BREADY : STD_LOGIC;
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ram_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ram_V_ce0 : STD_LOGIC;
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ram_V_we0 : STD_LOGIC;
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ram_V_d0 : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal sext_ln35_fu_320_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_fu_104 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_block_state42_on_subcall_done : BOOLEAN;
    signal ap_block_state1 : BOOLEAN;
    signal dram_idx_fu_108 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln35_2_fu_310_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln26_fu_191_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal src_base_idx_fu_207_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal cols_fu_185_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln35_fu_278_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln_fu_283_p3 : STD_LOGIC_VECTOR (36 downto 0);
    signal zext_ln35_fu_291_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln35_1_fu_295_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (42 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component layernorm_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_copy_a1_din : OUT STD_LOGIC_VECTOR (255 downto 0);
        data_copy_a1_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        data_copy_a1_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        data_copy_a1_full_n : IN STD_LOGIC;
        data_copy_a1_write : OUT STD_LOGIC;
        data_copy_c3_din : OUT STD_LOGIC_VECTOR (255 downto 0);
        data_copy_c3_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        data_copy_c3_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        data_copy_c3_full_n : IN STD_LOGIC;
        data_copy_c3_write : OUT STD_LOGIC;
        data_copy_b2_din : OUT STD_LOGIC_VECTOR (255 downto 0);
        data_copy_b2_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        data_copy_b2_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        data_copy_b2_full_n : IN STD_LOGIC;
        data_copy_b2_write : OUT STD_LOGIC;
        ram_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        ram_V_ce0 : OUT STD_LOGIC;
        ram_V_q0 : IN STD_LOGIC_VECTOR (255 downto 0);
        ram_depth_1 : IN STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component layernorm_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_ln_data_AWVALID : OUT STD_LOGIC;
        m_axi_ln_data_AWREADY : IN STD_LOGIC;
        m_axi_ln_data_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_ln_data_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ln_data_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_ln_data_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_ln_data_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_ln_data_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_ln_data_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_ln_data_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_ln_data_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_ln_data_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_ln_data_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ln_data_WVALID : OUT STD_LOGIC;
        m_axi_ln_data_WREADY : IN STD_LOGIC;
        m_axi_ln_data_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_ln_data_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_ln_data_WLAST : OUT STD_LOGIC;
        m_axi_ln_data_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ln_data_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ln_data_ARVALID : OUT STD_LOGIC;
        m_axi_ln_data_ARREADY : IN STD_LOGIC;
        m_axi_ln_data_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_ln_data_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ln_data_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_ln_data_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_ln_data_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_ln_data_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_ln_data_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_ln_data_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_ln_data_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_ln_data_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_ln_data_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ln_data_RVALID : IN STD_LOGIC;
        m_axi_ln_data_RREADY : OUT STD_LOGIC;
        m_axi_ln_data_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_ln_data_RLAST : IN STD_LOGIC;
        m_axi_ln_data_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ln_data_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_ln_data_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ln_data_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_ln_data_BVALID : IN STD_LOGIC;
        m_axi_ln_data_BREADY : OUT STD_LOGIC;
        m_axi_ln_data_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_ln_data_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ln_data_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln35 : IN STD_LOGIC_VECTOR (58 downto 0);
        rows : IN STD_LOGIC_VECTOR (31 downto 0);
        trunc_ln : IN STD_LOGIC_VECTOR (8 downto 0);
        trunc_ln4 : IN STD_LOGIC_VECTOR (8 downto 0);
        ram_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        ram_V_ce0 : OUT STD_LOGIC;
        ram_V_we0 : OUT STD_LOGIC;
        ram_V_d0 : OUT STD_LOGIC_VECTOR (255 downto 0) );
    end component;


    component layernorm_p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s_ram_V_RAM_1P_BRAMbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (255 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (255 downto 0) );
    end component;



begin
    ram_V_U : component layernorm_p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s_ram_V_RAM_1P_BRAMbkb
    generic map (
        DataWidth => 256,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ram_V_address0,
        ce0 => ram_V_ce0,
        we0 => ram_V_we0,
        d0 => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ram_V_d0,
        q0 => ram_V_q0);

    grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162 : component layernorm_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_start,
        ap_done => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_done,
        ap_idle => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_idle,
        ap_ready => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_ready,
        data_copy_a1_din => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_data_copy_a1_din,
        data_copy_a1_num_data_valid => ap_const_lv5_0,
        data_copy_a1_fifo_cap => ap_const_lv5_0,
        data_copy_a1_full_n => data_copy_a1_full_n,
        data_copy_a1_write => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_data_copy_a1_write,
        data_copy_c3_din => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_data_copy_c3_din,
        data_copy_c3_num_data_valid => ap_const_lv5_0,
        data_copy_c3_fifo_cap => ap_const_lv5_0,
        data_copy_c3_full_n => data_copy_c3_full_n,
        data_copy_c3_write => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_data_copy_c3_write,
        data_copy_b2_din => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_data_copy_b2_din,
        data_copy_b2_num_data_valid => ap_const_lv5_0,
        data_copy_b2_fifo_cap => ap_const_lv5_0,
        data_copy_b2_full_n => data_copy_b2_full_n,
        data_copy_b2_write => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_data_copy_b2_write,
        ram_V_address0 => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ram_V_address0,
        ram_V_ce0 => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ram_V_ce0,
        ram_V_q0 => ram_V_q0,
        ram_depth_1 => ram_depth_reg_360);

    grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174 : component layernorm_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ap_start,
        ap_done => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ap_done,
        ap_idle => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ap_idle,
        ap_ready => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ap_ready,
        m_axi_ln_data_AWVALID => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWVALID,
        m_axi_ln_data_AWREADY => ap_const_logic_0,
        m_axi_ln_data_AWADDR => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWADDR,
        m_axi_ln_data_AWID => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWID,
        m_axi_ln_data_AWLEN => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWLEN,
        m_axi_ln_data_AWSIZE => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWSIZE,
        m_axi_ln_data_AWBURST => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWBURST,
        m_axi_ln_data_AWLOCK => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWLOCK,
        m_axi_ln_data_AWCACHE => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWCACHE,
        m_axi_ln_data_AWPROT => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWPROT,
        m_axi_ln_data_AWQOS => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWQOS,
        m_axi_ln_data_AWREGION => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWREGION,
        m_axi_ln_data_AWUSER => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWUSER,
        m_axi_ln_data_WVALID => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_WVALID,
        m_axi_ln_data_WREADY => ap_const_logic_0,
        m_axi_ln_data_WDATA => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_WDATA,
        m_axi_ln_data_WSTRB => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_WSTRB,
        m_axi_ln_data_WLAST => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_WLAST,
        m_axi_ln_data_WID => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_WID,
        m_axi_ln_data_WUSER => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_WUSER,
        m_axi_ln_data_ARVALID => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARVALID,
        m_axi_ln_data_ARREADY => m_axi_ln_data_ARREADY,
        m_axi_ln_data_ARADDR => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARADDR,
        m_axi_ln_data_ARID => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARID,
        m_axi_ln_data_ARLEN => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARLEN,
        m_axi_ln_data_ARSIZE => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARSIZE,
        m_axi_ln_data_ARBURST => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARBURST,
        m_axi_ln_data_ARLOCK => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARLOCK,
        m_axi_ln_data_ARCACHE => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARCACHE,
        m_axi_ln_data_ARPROT => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARPROT,
        m_axi_ln_data_ARQOS => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARQOS,
        m_axi_ln_data_ARREGION => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARREGION,
        m_axi_ln_data_ARUSER => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARUSER,
        m_axi_ln_data_RVALID => m_axi_ln_data_RVALID,
        m_axi_ln_data_RREADY => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_RREADY,
        m_axi_ln_data_RDATA => m_axi_ln_data_RDATA,
        m_axi_ln_data_RLAST => m_axi_ln_data_RLAST,
        m_axi_ln_data_RID => m_axi_ln_data_RID,
        m_axi_ln_data_RFIFONUM => m_axi_ln_data_RFIFONUM,
        m_axi_ln_data_RUSER => m_axi_ln_data_RUSER,
        m_axi_ln_data_RRESP => m_axi_ln_data_RRESP,
        m_axi_ln_data_BVALID => ap_const_logic_0,
        m_axi_ln_data_BREADY => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_BREADY,
        m_axi_ln_data_BRESP => ap_const_lv2_0,
        m_axi_ln_data_BID => ap_const_lv1_0,
        m_axi_ln_data_BUSER => ap_const_lv1_0,
        sext_ln35 => trunc_ln5_reg_397,
        rows => rows,
        trunc_ln => trunc_ln_reg_370,
        trunc_ln4 => trunc_ln33_reg_392,
        ram_V_address0 => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ram_V_address0,
        ram_V_ce0 => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ram_V_ce0,
        ram_V_we0 => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ram_V_we0,
        ram_V_d0 => grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ram_V_d0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
                    grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ap_ready = ap_const_logic_1)) then 
                    grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln33_fu_260_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_ready = ap_const_logic_1)) then 
                    grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    dram_idx_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (cols_log_c22_full_n = ap_const_logic_0) or (rows_c19_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                dram_idx_fu_108 <= ap_const_lv32_0;
            elsif (((icmp_ln33_fu_260_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (cmp92_reg_380 = ap_const_lv1_0))) then 
                dram_idx_fu_108 <= add_ln35_2_fu_310_p2;
            end if; 
        end if;
    end process;

    j_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (cols_log_c22_full_n = ap_const_logic_0) or (rows_c19_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                j_fu_104 <= ap_const_lv27_0;
            elsif (((ap_const_boolean_0 = ap_block_state42_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state42))) then 
                j_fu_104 <= j_4_reg_387;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                cmp92_reg_380 <= cmp92_fu_241_p2;
                ram_depth_reg_360 <= shl_ln26_fu_191_p2(31 downto 5);
                trunc_ln28_1_reg_375 <= cols_fu_185_p2(31 downto 5);
                trunc_ln_reg_370 <= cols_fu_185_p2(13 downto 5);
                    zext_ln27_reg_365(26 downto 0) <= zext_ln27_fu_217_p1(26 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                j_4_reg_387 <= j_4_fu_265_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln33_fu_260_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                trunc_ln33_reg_392 <= trunc_ln33_fu_274_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln33_fu_260_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (cmp92_reg_380 = ap_const_lv1_0))) then
                trunc_ln5_reg_397 <= add_ln35_1_fu_295_p2(63 downto 5);
            end if;
        end if;
    end process;
    zext_ln27_reg_365(31 downto 27) <= "00000";

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, m_axi_ln_data_ARREADY, rows_c19_full_n, cols_log_c22_full_n, ap_CS_fsm_state3, cmp92_reg_380, ap_CS_fsm_state2, icmp_ln33_fu_260_p2, grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_done, ap_CS_fsm_state43, ap_CS_fsm_state42, ap_block_state42_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (cols_log_c22_full_n = ap_const_logic_0) or (rows_c19_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln33_fu_260_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (cmp92_reg_380 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state42;
                elsif (((icmp_ln33_fu_260_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (cmp92_reg_380 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state43;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (m_axi_ln_data_ARREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                if (((ap_const_boolean_0 = ap_block_state42_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state42))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state42;
                end if;
            when ap_ST_fsm_state43 => 
                if (((grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state43;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln35_1_fu_295_p2 <= std_logic_vector(unsigned(zext_ln35_fu_291_p1) + unsigned(inputs));
    add_ln35_2_fu_310_p2 <= std_logic_vector(unsigned(dram_idx_fu_108) + unsigned(rows));
    add_ln35_fu_278_p2 <= std_logic_vector(unsigned(dram_idx_fu_108) + unsigned(zext_ln27_reg_365));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(real_start, ap_done_reg, rows_c19_full_n, cols_log_c22_full_n)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (cols_log_c22_full_n = ap_const_logic_0) or (rows_c19_full_n = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(m_axi_ln_data_ARREADY)
    begin
        if ((m_axi_ln_data_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;

    ap_ST_fsm_state42_blk_assign_proc : process(ap_block_state42_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state42_on_subcall_done)) then 
            ap_ST_fsm_state42_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state42_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state43_blk_assign_proc : process(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_done)
    begin
        if ((grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state43_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state43_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(real_start, ap_done_reg, rows_c19_full_n, cols_log_c22_full_n)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (cols_log_c22_full_n = ap_const_logic_0) or (rows_c19_full_n = ap_const_logic_0));
    end process;


    ap_block_state42_on_subcall_done_assign_proc : process(cmp92_reg_380, grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ap_done)
    begin
                ap_block_state42_on_subcall_done <= ((grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ap_done = ap_const_logic_0) and (cmp92_reg_380 = ap_const_lv1_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_done, ap_CS_fsm_state43)
    begin
        if (((grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    cmp92_fu_241_p2 <= "1" when (rows = ap_const_lv32_0) else "0";
    cols_fu_185_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv32_1),to_integer(unsigned('0' & cols_log(31-1 downto 0)))));

    cols_log_c22_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, cols_log_c22_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cols_log_c22_blk_n <= cols_log_c22_full_n;
        else 
            cols_log_c22_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cols_log_c22_din <= cols_log;

    cols_log_c22_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, rows_c19_full_n, cols_log_c22_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (cols_log_c22_full_n = ap_const_logic_0) or (rows_c19_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cols_log_c22_write <= ap_const_logic_1;
        else 
            cols_log_c22_write <= ap_const_logic_0;
        end if; 
    end process;

    data_copy_a1_din <= grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_data_copy_a1_din;

    data_copy_a1_write_assign_proc : process(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_data_copy_a1_write, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            data_copy_a1_write <= grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_data_copy_a1_write;
        else 
            data_copy_a1_write <= ap_const_logic_0;
        end if; 
    end process;

    data_copy_b2_din <= grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_data_copy_b2_din;

    data_copy_b2_write_assign_proc : process(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_data_copy_b2_write, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            data_copy_b2_write <= grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_data_copy_b2_write;
        else 
            data_copy_b2_write <= ap_const_logic_0;
        end if; 
    end process;

    data_copy_c3_din <= grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_data_copy_c3_din;

    data_copy_c3_write_assign_proc : process(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_data_copy_c3_write, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            data_copy_c3_write <= grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_data_copy_c3_write;
        else 
            data_copy_c3_write <= ap_const_logic_0;
        end if; 
    end process;

    grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ap_start <= grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ap_start_reg;
    grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_start <= grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_start_reg;
    icmp_ln33_fu_260_p2 <= "1" when (j_fu_104 = trunc_ln28_1_reg_375) else "0";

    internal_ap_ready_assign_proc : process(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_done, ap_CS_fsm_state43)
    begin
        if (((grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    j_4_fu_265_p2 <= std_logic_vector(unsigned(j_fu_104) + unsigned(ap_const_lv27_1));

    ln_data_blk_n_AR_assign_proc : process(m_axi_ln_data_ARREADY, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            ln_data_blk_n_AR <= m_axi_ln_data_ARREADY;
        else 
            ln_data_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    m_axi_ln_data_ARADDR_assign_proc : process(m_axi_ln_data_ARREADY, ap_CS_fsm_state3, cmp92_reg_380, grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARADDR, ap_CS_fsm_state41, ap_CS_fsm_state42, sext_ln35_fu_320_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (m_axi_ln_data_ARREADY = ap_const_logic_1))) then 
            m_axi_ln_data_ARADDR <= sext_ln35_fu_320_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_const_logic_1 = ap_CS_fsm_state42) and (cmp92_reg_380 = ap_const_lv1_0)))) then 
            m_axi_ln_data_ARADDR <= grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARADDR;
        else 
            m_axi_ln_data_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_ln_data_ARBURST_assign_proc : process(cmp92_reg_380, grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARBURST, ap_CS_fsm_state41, ap_CS_fsm_state42)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_const_logic_1 = ap_CS_fsm_state42) and (cmp92_reg_380 = ap_const_lv1_0)))) then 
            m_axi_ln_data_ARBURST <= grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARBURST;
        else 
            m_axi_ln_data_ARBURST <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_ln_data_ARCACHE_assign_proc : process(cmp92_reg_380, grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARCACHE, ap_CS_fsm_state41, ap_CS_fsm_state42)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_const_logic_1 = ap_CS_fsm_state42) and (cmp92_reg_380 = ap_const_lv1_0)))) then 
            m_axi_ln_data_ARCACHE <= grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARCACHE;
        else 
            m_axi_ln_data_ARCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_ln_data_ARID_assign_proc : process(cmp92_reg_380, grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARID, ap_CS_fsm_state41, ap_CS_fsm_state42)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_const_logic_1 = ap_CS_fsm_state42) and (cmp92_reg_380 = ap_const_lv1_0)))) then 
            m_axi_ln_data_ARID <= grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARID;
        else 
            m_axi_ln_data_ARID <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_ln_data_ARLEN_assign_proc : process(rows, m_axi_ln_data_ARREADY, ap_CS_fsm_state3, cmp92_reg_380, grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARLEN, ap_CS_fsm_state41, ap_CS_fsm_state42)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (m_axi_ln_data_ARREADY = ap_const_logic_1))) then 
            m_axi_ln_data_ARLEN <= rows;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_const_logic_1 = ap_CS_fsm_state42) and (cmp92_reg_380 = ap_const_lv1_0)))) then 
            m_axi_ln_data_ARLEN <= grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARLEN;
        else 
            m_axi_ln_data_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_ln_data_ARLOCK_assign_proc : process(cmp92_reg_380, grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARLOCK, ap_CS_fsm_state41, ap_CS_fsm_state42)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_const_logic_1 = ap_CS_fsm_state42) and (cmp92_reg_380 = ap_const_lv1_0)))) then 
            m_axi_ln_data_ARLOCK <= grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARLOCK;
        else 
            m_axi_ln_data_ARLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_ln_data_ARPROT_assign_proc : process(cmp92_reg_380, grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARPROT, ap_CS_fsm_state41, ap_CS_fsm_state42)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_const_logic_1 = ap_CS_fsm_state42) and (cmp92_reg_380 = ap_const_lv1_0)))) then 
            m_axi_ln_data_ARPROT <= grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARPROT;
        else 
            m_axi_ln_data_ARPROT <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_ln_data_ARQOS_assign_proc : process(cmp92_reg_380, grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARQOS, ap_CS_fsm_state41, ap_CS_fsm_state42)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_const_logic_1 = ap_CS_fsm_state42) and (cmp92_reg_380 = ap_const_lv1_0)))) then 
            m_axi_ln_data_ARQOS <= grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARQOS;
        else 
            m_axi_ln_data_ARQOS <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_ln_data_ARREGION_assign_proc : process(cmp92_reg_380, grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARREGION, ap_CS_fsm_state41, ap_CS_fsm_state42)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_const_logic_1 = ap_CS_fsm_state42) and (cmp92_reg_380 = ap_const_lv1_0)))) then 
            m_axi_ln_data_ARREGION <= grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARREGION;
        else 
            m_axi_ln_data_ARREGION <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_ln_data_ARSIZE_assign_proc : process(cmp92_reg_380, grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARSIZE, ap_CS_fsm_state41, ap_CS_fsm_state42)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_const_logic_1 = ap_CS_fsm_state42) and (cmp92_reg_380 = ap_const_lv1_0)))) then 
            m_axi_ln_data_ARSIZE <= grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARSIZE;
        else 
            m_axi_ln_data_ARSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_ln_data_ARUSER_assign_proc : process(cmp92_reg_380, grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARUSER, ap_CS_fsm_state41, ap_CS_fsm_state42)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_const_logic_1 = ap_CS_fsm_state42) and (cmp92_reg_380 = ap_const_lv1_0)))) then 
            m_axi_ln_data_ARUSER <= grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARUSER;
        else 
            m_axi_ln_data_ARUSER <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_ln_data_ARVALID_assign_proc : process(m_axi_ln_data_ARREADY, ap_CS_fsm_state3, cmp92_reg_380, grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARVALID, ap_CS_fsm_state41, ap_CS_fsm_state42)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (m_axi_ln_data_ARREADY = ap_const_logic_1))) then 
            m_axi_ln_data_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_const_logic_1 = ap_CS_fsm_state42) and (cmp92_reg_380 = ap_const_lv1_0)))) then 
            m_axi_ln_data_ARVALID <= grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARVALID;
        else 
            m_axi_ln_data_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_ln_data_AWADDR <= ap_const_lv64_0;
    m_axi_ln_data_AWBURST <= ap_const_lv2_0;
    m_axi_ln_data_AWCACHE <= ap_const_lv4_0;
    m_axi_ln_data_AWID <= ap_const_lv1_0;
    m_axi_ln_data_AWLEN <= ap_const_lv32_0;
    m_axi_ln_data_AWLOCK <= ap_const_lv2_0;
    m_axi_ln_data_AWPROT <= ap_const_lv3_0;
    m_axi_ln_data_AWQOS <= ap_const_lv4_0;
    m_axi_ln_data_AWREGION <= ap_const_lv4_0;
    m_axi_ln_data_AWSIZE <= ap_const_lv3_0;
    m_axi_ln_data_AWUSER <= ap_const_lv1_0;
    m_axi_ln_data_AWVALID <= ap_const_logic_0;
    m_axi_ln_data_BREADY <= ap_const_logic_0;

    m_axi_ln_data_RREADY_assign_proc : process(cmp92_reg_380, grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_RREADY, ap_CS_fsm_state41, ap_CS_fsm_state42)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_const_logic_1 = ap_CS_fsm_state42) and (cmp92_reg_380 = ap_const_lv1_0)))) then 
            m_axi_ln_data_RREADY <= grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_RREADY;
        else 
            m_axi_ln_data_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_ln_data_WDATA <= ap_const_lv256_lc_1;
    m_axi_ln_data_WID <= ap_const_lv1_0;
    m_axi_ln_data_WLAST <= ap_const_logic_0;
    m_axi_ln_data_WSTRB <= ap_const_lv32_0;
    m_axi_ln_data_WUSER <= ap_const_lv1_0;
    m_axi_ln_data_WVALID <= ap_const_logic_0;

    ram_V_address0_assign_proc : process(cmp92_reg_380, grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ram_V_address0, grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ram_V_address0, ap_CS_fsm_state43, ap_CS_fsm_state42)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) and (cmp92_reg_380 = ap_const_lv1_0))) then 
            ram_V_address0 <= grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ram_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            ram_V_address0 <= grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ram_V_address0;
        else 
            ram_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    ram_V_ce0_assign_proc : process(cmp92_reg_380, grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ram_V_ce0, grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ram_V_ce0, ap_CS_fsm_state43, ap_CS_fsm_state42)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) and (cmp92_reg_380 = ap_const_lv1_0))) then 
            ram_V_ce0 <= grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ram_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            ram_V_ce0 <= grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ram_V_ce0;
        else 
            ram_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ram_V_we0_assign_proc : process(cmp92_reg_380, grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ram_V_we0, ap_CS_fsm_state42)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) and (cmp92_reg_380 = ap_const_lv1_0))) then 
            ram_V_we0 <= grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ram_V_we0;
        else 
            ram_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;


    rows_c19_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, rows_c19_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            rows_c19_blk_n <= rows_c19_full_n;
        else 
            rows_c19_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rows_c19_din <= rows;

    rows_c19_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, rows_c19_full_n, cols_log_c22_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (cols_log_c22_full_n = ap_const_logic_0) or (rows_c19_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            rows_c19_write <= ap_const_logic_1;
        else 
            rows_c19_write <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln35_fu_320_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln5_reg_397),64));

    shl_ln26_fu_191_p2 <= std_logic_vector(shift_left(unsigned(rows),to_integer(unsigned('0' & cols_log(31-1 downto 0)))));
    shl_ln_fu_283_p3 <= (add_ln35_fu_278_p2 & ap_const_lv5_0);
    src_base_idx_fu_207_p4 <= addr(31 downto 5);
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln33_fu_274_p1 <= j_fu_104(9 - 1 downto 0);
    zext_ln27_fu_217_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_base_idx_fu_207_p4),32));
    zext_ln35_fu_291_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_283_p3),64));
end behav;
