<!DOCTYPE html >
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1633" style="overflow: hidden; position: relative; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	-webkit-transform-origin: top left;
	-moz-transform-origin: top left;
	-o-transform-origin: top left;
	-ms-transform-origin: top left;
	-webkit-transform: scale(0.25);
	-moz-transform: scale(0.25);
	-o-transform: scale(0.25);
	-ms-transform: scale(0.25);
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1633{left:69px;top:1124px;}
#t2_1633{left:649px;top:49px;letter-spacing:-0.3px;word-spacing:0.1px;}
#t3_1633{left:778px;top:1124px;letter-spacing:0.1px;word-spacing:-0.4px;}
#t4_1633{left:823px;top:1124px;letter-spacing:0.1px;}
#t5_1633{left:70px;top:101px;letter-spacing:-0.4px;word-spacing:0.4px;}
#t6_1633{left:360px;top:430px;word-spacing:0.2px;}
#t7_1633{left:70px;top:533px;letter-spacing:-0.1px;}
#t8_1633{left:70px;top:556px;letter-spacing:-0.1px;word-spacing:-4.4px;}
#t9_1633{left:70px;top:573px;word-spacing:-3.1px;}
#ta_1633{left:70px;top:590px;letter-spacing:-0.1px;word-spacing:-4px;}
#tb_1633{left:70px;top:607px;letter-spacing:-0.1px;word-spacing:-2.6px;}
#tc_1633{left:70px;top:623px;word-spacing:-1.9px;}
#td_1633{left:70px;top:646px;letter-spacing:-0.1px;word-spacing:-3.8px;}
#te_1633{left:70px;top:663px;word-spacing:-3.4px;}
#tf_1633{left:70px;top:680px;letter-spacing:-0.1px;word-spacing:-3.3px;}
#tg_1633{left:70px;top:697px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#th_1633{left:70px;top:714px;letter-spacing:-0.1px;word-spacing:-4.2px;}
#ti_1633{left:70px;top:730px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#tj_1633{left:70px;top:753px;word-spacing:-5px;}
#tk_1633{left:70px;top:770px;letter-spacing:-0.1px;word-spacing:-4px;}
#tl_1633{left:70px;top:787px;word-spacing:-1.9px;}
#tm_1633{left:70px;top:804px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#tn_1633{left:70px;top:827px;letter-spacing:-0.1px;word-spacing:-1.7px;}
#to_1633{left:70px;top:842px;}
#tp_1633{left:96px;top:849px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#tq_1633{left:96px;top:866px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#tr_1633{left:70px;top:882px;}
#ts_1633{left:96px;top:889px;letter-spacing:-0.2px;word-spacing:-1.8px;}
#tt_1633{left:96px;top:906px;word-spacing:-1.9px;}
#tu_1633{left:96px;top:923px;letter-spacing:-0.1px;word-spacing:-3.1px;}
#tv_1633{left:96px;top:940px;letter-spacing:-0.4px;word-spacing:-2.1px;}
#tw_1633{left:70px;top:955px;}
#tx_1633{left:96px;top:963px;letter-spacing:-0.2px;word-spacing:-3px;}
#ty_1633{left:96px;top:979px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#tz_1633{left:96px;top:996px;letter-spacing:-0.1px;word-spacing:-3.6px;}
#t10_1633{left:96px;top:1013px;word-spacing:-1.9px;}
#t11_1633{left:70px;top:1028px;}
#t12_1633{left:96px;top:1036px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#t13_1633{left:70px;top:1051px;}
#t14_1633{left:96px;top:1059px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#t15_1633{left:70px;top:1074px;}
#t16_1633{left:96px;top:1082px;word-spacing:-1.9px;}
#t17_1633{left:79px;top:125px;letter-spacing:-0.2px;}
#t18_1633{left:79px;top:141px;letter-spacing:-0.1px;}
#t19_1633{left:300px;top:125px;}
#t1a_1633{left:300px;top:141px;letter-spacing:0.2px;}
#t1b_1633{left:347px;top:125px;}
#t1c_1633{left:347px;top:141px;word-spacing:-2px;}
#t1d_1633{left:347px;top:156px;letter-spacing:-0.1px;}
#t1e_1633{left:421px;top:125px;}
#t1f_1633{left:421px;top:141px;letter-spacing:-0.5px;}
#t1g_1633{left:421px;top:156px;}
#t1h_1633{left:508px;top:125px;letter-spacing:-0.1px;}
#t1i_1633{left:79px;top:176px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1j_1633{left:79px;top:193px;letter-spacing:-0.2px;word-spacing:0.3px;}
#t1k_1633{left:300px;top:176px;}
#t1l_1633{left:347px;top:176px;}
#t1m_1633{left:421px;top:176px;letter-spacing:-0.4px;}
#t1n_1633{left:421px;top:193px;letter-spacing:-0.5px;}
#t1o_1633{left:508px;top:176px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t1p_1633{left:508px;top:193px;letter-spacing:-0.1px;}
#t1q_1633{left:79px;top:212px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1r_1633{left:79px;top:229px;letter-spacing:-0.2px;word-spacing:0.3px;}
#t1s_1633{left:300px;top:212px;}
#t1t_1633{left:347px;top:212px;}
#t1u_1633{left:421px;top:212px;letter-spacing:-0.4px;}
#t1v_1633{left:421px;top:229px;letter-spacing:-0.5px;}
#t1w_1633{left:508px;top:212px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t1x_1633{left:508px;top:229px;letter-spacing:-0.1px;}
#t1y_1633{left:79px;top:249px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1z_1633{left:79px;top:266px;letter-spacing:-0.2px;word-spacing:0.3px;}
#t20_1633{left:300px;top:249px;letter-spacing:-0.1px;}
#t21_1633{left:347px;top:249px;letter-spacing:-0.1px;}
#t22_1633{left:421px;top:249px;letter-spacing:-0.5px;}
#t23_1633{left:508px;top:249px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t24_1633{left:508px;top:266px;letter-spacing:-0.1px;}
#t25_1633{left:79px;top:286px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t26_1633{left:79px;top:303px;letter-spacing:-0.2px;word-spacing:0.3px;}
#t27_1633{left:300px;top:286px;}
#t28_1633{left:347px;top:286px;}
#t29_1633{left:421px;top:286px;letter-spacing:-0.4px;}
#t2a_1633{left:421px;top:303px;letter-spacing:-0.5px;}
#t2b_1633{left:508px;top:286px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t2c_1633{left:508px;top:303px;letter-spacing:-0.1px;}
#t2d_1633{left:79px;top:322px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t2e_1633{left:79px;top:339px;letter-spacing:-0.2px;word-spacing:0.3px;}
#t2f_1633{left:300px;top:322px;}
#t2g_1633{left:347px;top:322px;}
#t2h_1633{left:421px;top:322px;letter-spacing:-0.4px;}
#t2i_1633{left:421px;top:339px;letter-spacing:-0.5px;}
#t2j_1633{left:508px;top:322px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t2k_1633{left:508px;top:339px;letter-spacing:-0.1px;}
#t2l_1633{left:79px;top:359px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t2m_1633{left:79px;top:376px;letter-spacing:-0.2px;word-spacing:0.3px;}
#t2n_1633{left:300px;top:359px;letter-spacing:-0.1px;}
#t2o_1633{left:347px;top:359px;letter-spacing:-0.1px;}
#t2p_1633{left:421px;top:359px;letter-spacing:-0.5px;}
#t2q_1633{left:508px;top:359px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t2r_1633{left:508px;top:376px;letter-spacing:-0.1px;}
#t2s_1633{left:104px;top:454px;}
#t2t_1633{left:222px;top:454px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t2u_1633{left:388px;top:454px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t2v_1633{left:560px;top:454px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t2w_1633{left:735px;top:454px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t2x_1633{left:110px;top:487px;}
#t2y_1633{left:209px;top:487px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t2z_1633{left:350px;top:478px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t30_1633{left:346px;top:495px;letter-spacing:-0.3px;word-spacing:0.3px;}
#t31_1633{left:582px;top:487px;letter-spacing:0.2px;}
#t32_1633{left:756px;top:487px;letter-spacing:-0.2px;}

.s1_1633{
	FONT-SIZE: 48.8px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

.s2_1633{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(8,96,168);
}

.s3_1633{
	FONT-SIZE: 73.3px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(8,96,168);
}

.s4_1633{
	FONT-SIZE: 60.9px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(8,96,168);
}

.s5_1633{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(8,96,168);
}

.s6_1633{
	FONT-SIZE: 55px;
	FONT-FAMILY: Verdana_9zn;
	color: rgb(0,0,0);
}

.s7_1633{
	FONT-SIZE: 85.4px;
	FONT-FAMILY: TimesNewRoman_9zw;
	color: rgb(0,0,0);
}

.s8_1633{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(0,0,0);
}

.s9_1633{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1633" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_2kog;
	src: url("fonts/NeoSansIntelMedium_2kog.woff") format("woff");
}

@font-face {
	font-family: Verdana_9zn;
	src: url("fonts/Verdana_9zn.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_2koi;
	src: url("fonts/NeoSansIntel_2koi.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_9zw;
	src: url("fonts/TimesNewRoman_9zw.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1633Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1633" style="-webkit-user-select: none;"><object width="935" height="1210" data="1633/1633.svg" type="image/svg+xml" id="pdf1633" style="width:935px; height:1210px; background-color:white; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div id="t1_1633" class="t s1_1633">VPGATHERDD/VPGATHERDQ—Gather Packed Dword, Packed Qword with Signed Dword Indices</div>
<div id="t2_1633" class="t s2_1633">INSTRUCTION SET REFERENCE, V-Z</div>
<div id="t3_1633" class="t s1_1633">Vol. 2C</div>
<div id="t4_1633" class="t s1_1633">5-277</div>
<div id="t5_1633" class="t s3_1633">VPGATHERDD/VPGATHERDQ—Gather Packed Dword, Packed Qword with Signed Dword Indices</div>
<div id="t6_1633" class="t s4_1633">Instruction Operand Encoding</div>
<div id="t7_1633" class="t s5_1633">Description</div>
<div id="t8_1633" class="t s6_1633">A set of 16 or 8 doubleword/quadword memory locations pointed to by base address BASE_ADDR and index vector </div>
<div id="t9_1633" class="t s6_1633">VINDEX with scale SCALE are gathered. The result is written into vector zmm1. The elements are specified via the </div>
<div id="ta_1633" class="t s6_1633">VSIB (i.e., the index register is a zmm, holding packed indices). Elements will only be loaded if their corresponding </div>
<div id="tb_1633" class="t s6_1633">mask bit is one. If an element’s mask bit is not set, the corresponding element of the destination register (zmm1) </div>
<div id="tc_1633" class="t s6_1633">is left unchanged. The entire mask register will be set to zero by this instruction unless it triggers an exception.</div>
<div id="td_1633" class="t s6_1633">This instruction can be suspended by an exception if at least one element is already gathered (i.e., if the exception </div>
<div id="te_1633" class="t s6_1633">is triggered by an element other than the rightmost one with its mask bit set). When this happens, the destination </div>
<div id="tf_1633" class="t s6_1633">register and the mask register (k1) are partially updated; those elements that have been gathered are placed into </div>
<div id="tg_1633" class="t s6_1633">the destination register and have their mask bits set to zero. If any traps or interrupts are pending from already </div>
<div id="th_1633" class="t s6_1633">gathered elements, they will be delivered in lieu of the exception; in this case, EFLAG.RF is set to one so an instruc-</div>
<div id="ti_1633" class="t s6_1633">tion breakpoint is not re-triggered when the instruction is continued.</div>
<div id="tj_1633" class="t s6_1633">If the data element size is less than the index element size, the higher part of the destination register and the mask </div>
<div id="tk_1633" class="t s6_1633">register do not correspond to any elements being gathered. This instruction sets those higher parts to zero. It may </div>
<div id="tl_1633" class="t s6_1633">update these unused elements to one or both of those registers even if the instruction triggers an exception, and </div>
<div id="tm_1633" class="t s6_1633">even if the instruction triggers the exception before gathering any elements.</div>
<div id="tn_1633" class="t s6_1633">Note that:</div>
<div id="to_1633" class="t s7_1633">•</div>
<div id="tp_1633" class="t s6_1633">The values may be read from memory in any order. Memory ordering with other instructions follows the Intel-</div>
<div id="tq_1633" class="t s6_1633">64 memory-ordering model.</div>
<div id="tr_1633" class="t s7_1633">•</div>
<div id="ts_1633" class="t s6_1633">Faults are delivered in a right-to-left manner. That is, if a fault is triggered by an element and delivered, all </div>
<div id="tt_1633" class="t s6_1633">elements closer to the LSB of the destination zmm will be completed (and non-faulting). Individual elements </div>
<div id="tu_1633" class="t s6_1633">closer to the MSB may or may not be completed. If a given element triggers multiple faults, they are delivered </div>
<div id="tv_1633" class="t s6_1633">in the conventional order.</div>
<div id="tw_1633" class="t s7_1633">•</div>
<div id="tx_1633" class="t s6_1633">Elements may be gathered in any order, but faults must be delivered in a right-to-left order; thus, elements to </div>
<div id="ty_1633" class="t s6_1633">the left of a faulting one may be gathered before the fault is delivered. A given implementation of this </div>
<div id="tz_1633" class="t s6_1633">instruction is repeatable - given the same input values and architectural state, the same set of elements to the </div>
<div id="t10_1633" class="t s6_1633">left of the faulting one will be gathered.</div>
<div id="t11_1633" class="t s7_1633">•</div>
<div id="t12_1633" class="t s6_1633">This instruction does not perform AC checks, and so will never deliver an AC fault.</div>
<div id="t13_1633" class="t s7_1633">•</div>
<div id="t14_1633" class="t s6_1633">Not valid with 16-bit effective addresses. Will deliver a #UD fault.</div>
<div id="t15_1633" class="t s7_1633">•</div>
<div id="t16_1633" class="t s6_1633">These instructions do not accept zeroing-masking since the 0 values in k1 are used to determine completion.</div>
<div id="t17_1633" class="t s8_1633">Opcode/</div>
<div id="t18_1633" class="t s8_1633">Instruction</div>
<div id="t19_1633" class="t s8_1633">Op/</div>
<div id="t1a_1633" class="t s8_1633">En</div>
<div id="t1b_1633" class="t s8_1633">64/32 </div>
<div id="t1c_1633" class="t s8_1633">bit Mode </div>
<div id="t1d_1633" class="t s8_1633">Support</div>
<div id="t1e_1633" class="t s8_1633">CPUID </div>
<div id="t1f_1633" class="t s8_1633">Feature </div>
<div id="t1g_1633" class="t s8_1633">Flag</div>
<div id="t1h_1633" class="t s8_1633">Description</div>
<div id="t1i_1633" class="t s9_1633">EVEX.128.66.0F38.W0 90 /vsib </div>
<div id="t1j_1633" class="t s9_1633">VPGATHERDD xmm1 {k1}, vm32x</div>
<div id="t1k_1633" class="t s9_1633">T1S</div>
<div id="t1l_1633" class="t s9_1633">V/V</div>
<div id="t1m_1633" class="t s9_1633">AVX512VL</div>
<div id="t1n_1633" class="t s9_1633">AVX512F</div>
<div id="t1o_1633" class="t s9_1633">Using signed dword indices, gather dword values from </div>
<div id="t1p_1633" class="t s9_1633">memory using writemask k1 for merging-masking.</div>
<div id="t1q_1633" class="t s9_1633">EVEX.256.66.0F38.W0 90 /vsib </div>
<div id="t1r_1633" class="t s9_1633">VPGATHERDD ymm1 {k1}, vm32y</div>
<div id="t1s_1633" class="t s9_1633">T1S</div>
<div id="t1t_1633" class="t s9_1633">V/V</div>
<div id="t1u_1633" class="t s9_1633">AVX512VL</div>
<div id="t1v_1633" class="t s9_1633">AVX512F</div>
<div id="t1w_1633" class="t s9_1633">Using signed dword indices, gather dword values from </div>
<div id="t1x_1633" class="t s9_1633">memory using writemask k1 for merging-masking.</div>
<div id="t1y_1633" class="t s9_1633">EVEX.512.66.0F38.W0 90 /vsib </div>
<div id="t1z_1633" class="t s9_1633">VPGATHERDD zmm1 {k1}, vm32z</div>
<div id="t20_1633" class="t s9_1633">T1S</div>
<div id="t21_1633" class="t s9_1633">V/V</div>
<div id="t22_1633" class="t s9_1633">AVX512F</div>
<div id="t23_1633" class="t s9_1633">Using signed dword indices, gather dword values from </div>
<div id="t24_1633" class="t s9_1633">memory using writemask k1 for merging-masking.</div>
<div id="t25_1633" class="t s9_1633">EVEX.128.66.0F38.W1 90 /vsib </div>
<div id="t26_1633" class="t s9_1633">VPGATHERDQ xmm1 {k1}, vm32x</div>
<div id="t27_1633" class="t s9_1633">T1S</div>
<div id="t28_1633" class="t s9_1633">V/V</div>
<div id="t29_1633" class="t s9_1633">AVX512VL</div>
<div id="t2a_1633" class="t s9_1633">AVX512F</div>
<div id="t2b_1633" class="t s9_1633">Using signed dword indices, gather quadword values from </div>
<div id="t2c_1633" class="t s9_1633">memory using writemask k1 for merging-masking.</div>
<div id="t2d_1633" class="t s9_1633">EVEX.256.66.0F38.W1 90 /vsib </div>
<div id="t2e_1633" class="t s9_1633">VPGATHERDQ ymm1 {k1}, vm32x</div>
<div id="t2f_1633" class="t s9_1633">T1S</div>
<div id="t2g_1633" class="t s9_1633">V/V</div>
<div id="t2h_1633" class="t s9_1633">AVX512VL</div>
<div id="t2i_1633" class="t s9_1633">AVX512F</div>
<div id="t2j_1633" class="t s9_1633">Using signed dword indices, gather quadword values from </div>
<div id="t2k_1633" class="t s9_1633">memory using writemask k1 for merging-masking.</div>
<div id="t2l_1633" class="t s9_1633">EVEX.512.66.0F38.W1 90 /vsib </div>
<div id="t2m_1633" class="t s9_1633">VPGATHERDQ zmm1 {k1}, vm32y</div>
<div id="t2n_1633" class="t s9_1633">T1S</div>
<div id="t2o_1633" class="t s9_1633">V/V</div>
<div id="t2p_1633" class="t s9_1633">AVX512F</div>
<div id="t2q_1633" class="t s9_1633">Using signed dword indices, gather quadword values from </div>
<div id="t2r_1633" class="t s9_1633">memory using writemask k1 for merging-masking.</div>
<div id="t2s_1633" class="t s9_1633">Op/En</div>
<div id="t2t_1633" class="t s9_1633">Operand 1</div>
<div id="t2u_1633" class="t s9_1633">Operand 2</div>
<div id="t2v_1633" class="t s9_1633">Operand 3</div>
<div id="t2w_1633" class="t s9_1633">Operand 4</div>
<div id="t2x_1633" class="t s9_1633">T1S</div>
<div id="t2y_1633" class="t s9_1633">ModRM:reg (w)</div>
<div id="t2z_1633" class="t s9_1633">BaseReg (R): VSIB:base,</div>
<div id="t30_1633" class="t s9_1633">VectorReg(R): VSIB:index</div>
<div id="t31_1633" class="t s9_1633">NA</div>
<div id="t32_1633" class="t s9_1633">NA</div>

<!-- End text definitions -->


</div>
</body>
</html>
