============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Mon Oct 31 20:42:18 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../al_ip/Divder_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(401)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(408)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(415)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(422)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(429)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(436)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(443)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(450)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(457)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(464)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(471)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(478)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(485)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(492)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(499)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(506)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(513)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(520)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(527)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(534)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(541)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(548)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(555)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(562)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(569)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(576)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(583)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(590)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(597)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(604)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(611)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(618)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(625)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(632)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(639)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(646)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(653)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(660)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(667)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(674)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(681)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(688)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(695)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(702)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(709)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(716)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(723)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(730)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(737)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2384)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2433)
HDL-1007 : analyze verilog file ../../al_ip/Divider_32_gate.v
HDL-1007 : undeclared symbol 'open_n0', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(159)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(164)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(522)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(529)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(536)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(543)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(550)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(557)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(564)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(571)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(578)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(585)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(592)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(599)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(606)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(613)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(620)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(627)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(634)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(641)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(648)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(655)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(662)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(669)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(676)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(683)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(690)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(697)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(704)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(711)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(718)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(725)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(732)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(739)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(746)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(753)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(760)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(767)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(774)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(781)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(788)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(795)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(802)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(809)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(816)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(823)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(830)
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(837)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(844)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(851)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(858)
HDL-1007 : undeclared symbol 'open_n55', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(865)
HDL-1007 : undeclared symbol 'open_n56', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(872)
HDL-1007 : undeclared symbol 'open_n57', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(879)
HDL-1007 : undeclared symbol 'open_n58', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(886)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(893)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(900)
HDL-1007 : undeclared symbol 'open_n61', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(907)
HDL-1007 : undeclared symbol 'open_n62', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(914)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(921)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(928)
HDL-1007 : undeclared symbol 'open_n65', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(935)
HDL-1007 : undeclared symbol 'open_n66', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(942)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(949)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(956)
HDL-1007 : undeclared symbol 'open_n69', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(963)
HDL-1007 : undeclared symbol 'open_n70', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(970)
HDL-1007 : undeclared symbol 'open_n73', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3138)
HDL-1007 : undeclared symbol 'open_n74', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3250)
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in ../../RTL/image_process.v(207)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in ../../RTL/image_process.v(209)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in ../../RTL/image_process.v(210)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in ../../RTL/image_process.v(211)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 207 in ../../RTL/image_process.v(241)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 209 in ../../RTL/image_process.v(242)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 210 in ../../RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 211 in ../../RTL/image_process.v(244)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(54)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(58)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(64)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(68)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(69)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(75)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(79)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(80)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/image_select.v(54)
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/vga_display.v
HDL-1007 : analyze verilog file ../../RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Hu_Invariant_moment.v(40)
HDL-5007 WARNING: redeclaration of ANSI port 'X_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(141)
HDL-5007 WARNING: redeclaration of ANSI port 'Y_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(142)
HDL-5007 WARNING: identifier 'ok_flag_n02' is used before its declaration in ../../RTL/Hu_Invariant_moment.v(217)
HDL-1007 : analyze verilog file ../../RTL/Perimeter_aera.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Perimeter_aera.v(39)
HDL-5007 WARNING: identifier 'ok_flag_Perimeter_Aera' is used before its declaration in ../../RTL/Perimeter_aera.v(100)
HDL-5007 WARNING: identifier 'quotient' is used before its declaration in ../../RTL/Perimeter_aera.v(102)
HDL-1007 : analyze verilog file ../../RTL/Gesture_recognition.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 34 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/ov2640_sdram_gate.db" in  1.234008s wall, 1.140625s user + 0.093750s system = 1.234375s CPU (100.0%)

RUN-1004 : used memory is 239 MB, reserved memory is 220 MB, peak memory is 242 MB
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../123.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 6 view nodes, 173 trigger nets, 173 data nets.
KIT-1004 : Chipwatcher code = 0011000101111000
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.59063/cw/ -file ov2640_sdram_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\trigger.sv
HDL-1007 : analyze verilog file ov2640_sdram_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in ov2640_sdram_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=6,BUS_DIN_NUM=173,BUS_CTRL_NUM=370,BUS_WIDTH='{32'sb011000,32'sb0100000,32'sb011100,32'sb011110,32'sb011011,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb011000,32'sb0111000,32'sb01010100,32'sb01110010,32'sb010001101},BUS_CTRL_POS='{32'sb0,32'sb0110100,32'sb01111000,32'sb010110100,32'sb011110100,32'sb0100101110}) in C:/Anlogic/TD5.6.59063/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=392) in C:/Anlogic/TD5.6.59063/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=392) in C:/Anlogic/TD5.6.59063/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.59063/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=6,BUS_DIN_NUM=173,BUS_CTRL_NUM=370,BUS_WIDTH='{32'sb011000,32'sb0100000,32'sb011100,32'sb011110,32'sb011011,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb011000,32'sb0111000,32'sb01010100,32'sb01110010,32'sb010001101},BUS_CTRL_POS='{32'sb0,32'sb0110100,32'sb01111000,32'sb010110100,32'sb011110100,32'sb0100101110}) in C:/Anlogic/TD5.6.59063/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=173,BUS_CTRL_NUM=370,BUS_WIDTH='{32'sb011000,32'sb0100000,32'sb011100,32'sb011110,32'sb011011,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb011000,32'sb0111000,32'sb01010100,32'sb01110010,32'sb010001101},BUS_CTRL_POS='{32'sb0,32'sb0110100,32'sb01111000,32'sb010110100,32'sb011110100,32'sb0100101110}) in C:/Anlogic/TD5.6.59063/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb011000) in C:/Anlogic/TD5.6.59063/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in C:/Anlogic/TD5.6.59063/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb011100) in C:/Anlogic/TD5.6.59063/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb011110) in C:/Anlogic/TD5.6.59063/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb011011) in C:/Anlogic/TD5.6.59063/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.59063/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=6,BUS_DIN_NUM=173,BUS_CTRL_NUM=370,BUS_WIDTH='{32'sb011000,32'sb0100000,32'sb011100,32'sb011110,32'sb011011,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb011000,32'sb0111000,32'sb01010100,32'sb01110010,32'sb010001101},BUS_CTRL_POS='{32'sb0,32'sb0110100,32'sb01111000,32'sb010110100,32'sb011110100,32'sb0100101110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=392)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=392)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=6,BUS_DIN_NUM=173,BUS_CTRL_NUM=370,BUS_WIDTH='{32'sb011000,32'sb0100000,32'sb011100,32'sb011110,32'sb011011,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb011000,32'sb0111000,32'sb01010100,32'sb01110010,32'sb010001101},BUS_CTRL_POS='{32'sb0,32'sb0110100,32'sb01111000,32'sb010110100,32'sb011110100,32'sb0100101110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=173,BUS_CTRL_NUM=370,BUS_WIDTH='{32'sb011000,32'sb0100000,32'sb011100,32'sb011110,32'sb011011,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb011000,32'sb0111000,32'sb01010100,32'sb01110010,32'sb010001101},BUS_CTRL_POS='{32'sb0,32'sb0110100,32'sb01111000,32'sb010110100,32'sb011110100,32'sb0100101110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb011000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb011100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb011110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb011011)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1011 : Flatten model test_camera
SYN-1032 : 17445/32 useful/useless nets, 12846/0 useful/useless insts
SYN-1016 : Merged 36 instances.
SYN-1032 : 16574/16 useful/useless nets, 13928/12 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 6 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 6 mux instances.
SYN-1015 : Optimize round 1, 1068 better
SYN-1014 : Optimize round 2
SYN-1032 : 15669/90 useful/useless nets, 13023/96 useful/useless insts
SYN-1015 : Optimize round 2, 192 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  2.637320s wall, 2.453125s user + 0.187500s system = 2.640625s CPU (100.1%)

RUN-1004 : used memory is 278 MB, reserved memory is 256 MB, peak memory is 280 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 89 IOs to PADs
RUN-1002 : start command "update_pll_param -module test_camera"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 173 instances.
SYN-2501 : Optimize round 1, 348 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1019 : Optimized 25 mux instances.
SYN-1016 : Merged 14 instances.
SYN-1032 : 16845/27 useful/useless nets, 14218/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 59155, tnet num: 16845, tinst num: 14217, tnode num: 78808, tedge num: 108857.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.491490s wall, 1.468750s user + 0.031250s system = 1.500000s CPU (100.6%)

RUN-1004 : used memory is 380 MB, reserved memory is 359 MB, peak memory is 380 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 16845 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 625 (2.98), #lev = 8 (1.30)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 625 (2.98), #lev = 8 (1.30)
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1200 instances into 625 LUTs, name keeping = 72%.
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1055 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 406 adder to BLE ...
SYN-4008 : Packed 406 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  4.226225s wall, 4.171875s user + 0.062500s system = 4.234375s CPU (100.2%)

RUN-1004 : used memory is 293 MB, reserved memory is 282 MB, peak memory is 394 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  7.133449s wall, 6.859375s user + 0.265625s system = 7.125000s CPU (99.9%)

RUN-1004 : used memory is 293 MB, reserved memory is 282 MB, peak memory is 394 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net figuredata[19] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net figuredata[18] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net figuredata[17] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net figuredata[16] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net figuredata[15] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net figuredata[14] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net figuredata[13] will be merged to another kept net figuredata[12]
SYN-5055 WARNING: The kept net figuredata[12] will be merged to another kept net figuredata[11]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (564 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (805 clock/control pins, 0 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 10237 instances
RUN-0007 : 3519 luts, 4372 seqs, 1420 mslices, 709 lslices, 144 pads, 34 brams, 29 dsps
RUN-1001 : There are total 13075 nets
RUN-6004 WARNING: There are 45 nets with only 1 pin.
RUN-1001 : 8513 nets have 2 pins
RUN-1001 : 3349 nets have [3 - 5] pins
RUN-1001 : 960 nets have [6 - 10] pins
RUN-1001 : 102 nets have [11 - 20] pins
RUN-1001 : 91 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     332     
RUN-1001 :   No   |  No   |  Yes  |    2241     
RUN-1001 :   No   |  Yes  |  No   |     248     
RUN-1001 :   Yes  |  No   |  No   |     32      
RUN-1001 :   Yes  |  No   |  Yes  |    1495     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    61   |  43   |    108     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 210
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10235 instances, 3519 luts, 4372 seqs, 2129 slices, 326 macros(2129 instances: 1420 mslices 709 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 2492 pins
PHY-0007 : Cell area utilization is 39%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 50970, tnet num: 13073, tinst num: 10235, tnode num: 65454, tedge num: 95796.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.459625s wall, 1.437500s user + 0.031250s system = 1.468750s CPU (100.6%)

RUN-1004 : used memory is 404 MB, reserved memory is 384 MB, peak memory is 404 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 13073 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.734813s wall, 1.703125s user + 0.031250s system = 1.734375s CPU (100.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.27882e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10235.
PHY-3001 : Level 1 #clusters 2081.
PHY-3001 : End clustering;  0.038716s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (161.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.13272e+06, overlap = 373.375
PHY-3002 : Step(2): len = 1.02084e+06, overlap = 398.375
PHY-3002 : Step(3): len = 675102, overlap = 500.312
PHY-3002 : Step(4): len = 600341, overlap = 542.844
PHY-3002 : Step(5): len = 459964, overlap = 594.344
PHY-3002 : Step(6): len = 415162, overlap = 624.469
PHY-3002 : Step(7): len = 331141, overlap = 702.844
PHY-3002 : Step(8): len = 294517, overlap = 721.375
PHY-3002 : Step(9): len = 251108, overlap = 787.75
PHY-3002 : Step(10): len = 229829, overlap = 804.281
PHY-3002 : Step(11): len = 201212, overlap = 853.781
PHY-3002 : Step(12): len = 185904, overlap = 886.75
PHY-3002 : Step(13): len = 166096, overlap = 885.25
PHY-3002 : Step(14): len = 152383, overlap = 910.5
PHY-3002 : Step(15): len = 138928, overlap = 946.125
PHY-3002 : Step(16): len = 130446, overlap = 972.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.23962e-07
PHY-3002 : Step(17): len = 130914, overlap = 927.844
PHY-3002 : Step(18): len = 146169, overlap = 917.719
PHY-3002 : Step(19): len = 134547, overlap = 915.531
PHY-3002 : Step(20): len = 136957, overlap = 906.438
PHY-3002 : Step(21): len = 130008, overlap = 882.656
PHY-3002 : Step(22): len = 133168, overlap = 866.562
PHY-3002 : Step(23): len = 126368, overlap = 850.5
PHY-3002 : Step(24): len = 128915, overlap = 785.312
PHY-3002 : Step(25): len = 122615, overlap = 813.719
PHY-3002 : Step(26): len = 122654, overlap = 823.594
PHY-3002 : Step(27): len = 118571, overlap = 819.875
PHY-3002 : Step(28): len = 118121, overlap = 839.562
PHY-3002 : Step(29): len = 112838, overlap = 821
PHY-3002 : Step(30): len = 112899, overlap = 822.219
PHY-3002 : Step(31): len = 110342, overlap = 822.344
PHY-3002 : Step(32): len = 110701, overlap = 815.781
PHY-3002 : Step(33): len = 107493, overlap = 831.281
PHY-3002 : Step(34): len = 108298, overlap = 839.094
PHY-3002 : Step(35): len = 105510, overlap = 825.062
PHY-3002 : Step(36): len = 106485, overlap = 793.062
PHY-3002 : Step(37): len = 103364, overlap = 788.375
PHY-3002 : Step(38): len = 104355, overlap = 756.594
PHY-3002 : Step(39): len = 100874, overlap = 733.25
PHY-3002 : Step(40): len = 101367, overlap = 724
PHY-3002 : Step(41): len = 99897.7, overlap = 747.031
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.44792e-06
PHY-3002 : Step(42): len = 102812, overlap = 736.281
PHY-3002 : Step(43): len = 108672, overlap = 728
PHY-3002 : Step(44): len = 107704, overlap = 730.25
PHY-3002 : Step(45): len = 110168, overlap = 722.25
PHY-3002 : Step(46): len = 107279, overlap = 742.594
PHY-3002 : Step(47): len = 109558, overlap = 733.625
PHY-3002 : Step(48): len = 107346, overlap = 723.875
PHY-3002 : Step(49): len = 108863, overlap = 722.938
PHY-3002 : Step(50): len = 107341, overlap = 713.688
PHY-3002 : Step(51): len = 109113, overlap = 709.844
PHY-3002 : Step(52): len = 107450, overlap = 699.281
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.89585e-06
PHY-3002 : Step(53): len = 114382, overlap = 683.438
PHY-3002 : Step(54): len = 122970, overlap = 628.031
PHY-3002 : Step(55): len = 119886, overlap = 614.75
PHY-3002 : Step(56): len = 123295, overlap = 587.094
PHY-3002 : Step(57): len = 123837, overlap = 547.75
PHY-3002 : Step(58): len = 125854, overlap = 545.938
PHY-3002 : Step(59): len = 125177, overlap = 550.25
PHY-3002 : Step(60): len = 125564, overlap = 532.969
PHY-3002 : Step(61): len = 126196, overlap = 529.469
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.79169e-06
PHY-3002 : Step(62): len = 131912, overlap = 534.75
PHY-3002 : Step(63): len = 139296, overlap = 520.344
PHY-3002 : Step(64): len = 138140, overlap = 484.188
PHY-3002 : Step(65): len = 142386, overlap = 470.656
PHY-3002 : Step(66): len = 143092, overlap = 465.5
PHY-3002 : Step(67): len = 145838, overlap = 463.562
PHY-3002 : Step(68): len = 143808, overlap = 454.906
PHY-3002 : Step(69): len = 145025, overlap = 452.438
PHY-3002 : Step(70): len = 143882, overlap = 461.094
PHY-3002 : Step(71): len = 145136, overlap = 453.625
PHY-3002 : Step(72): len = 142728, overlap = 437.656
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.15834e-05
PHY-3002 : Step(73): len = 154294, overlap = 384.438
PHY-3002 : Step(74): len = 163384, overlap = 367.594
PHY-3002 : Step(75): len = 162520, overlap = 336.938
PHY-3002 : Step(76): len = 163835, overlap = 354.156
PHY-3002 : Step(77): len = 164204, overlap = 345.781
PHY-3002 : Step(78): len = 166469, overlap = 341.875
PHY-3002 : Step(79): len = 165050, overlap = 346.844
PHY-3002 : Step(80): len = 164700, overlap = 340.594
PHY-3002 : Step(81): len = 162638, overlap = 336.406
PHY-3002 : Step(82): len = 162648, overlap = 333.75
PHY-3002 : Step(83): len = 161361, overlap = 337.031
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.31668e-05
PHY-3002 : Step(84): len = 171303, overlap = 322.062
PHY-3002 : Step(85): len = 177665, overlap = 288.656
PHY-3002 : Step(86): len = 178134, overlap = 267.031
PHY-3002 : Step(87): len = 179141, overlap = 251.781
PHY-3002 : Step(88): len = 179979, overlap = 246.062
PHY-3002 : Step(89): len = 181843, overlap = 241.5
PHY-3002 : Step(90): len = 178551, overlap = 236.531
PHY-3002 : Step(91): len = 178481, overlap = 240.781
PHY-3002 : Step(92): len = 178521, overlap = 229.438
PHY-3002 : Step(93): len = 179600, overlap = 241.75
PHY-3002 : Step(94): len = 178040, overlap = 232.625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 4.63335e-05
PHY-3002 : Step(95): len = 186703, overlap = 215.375
PHY-3002 : Step(96): len = 193136, overlap = 209.906
PHY-3002 : Step(97): len = 194406, overlap = 207.938
PHY-3002 : Step(98): len = 195777, overlap = 200.531
PHY-3002 : Step(99): len = 195141, overlap = 205.812
PHY-3002 : Step(100): len = 195920, overlap = 209.094
PHY-3002 : Step(101): len = 194289, overlap = 189.812
PHY-3002 : Step(102): len = 194148, overlap = 198.062
PHY-3002 : Step(103): len = 193921, overlap = 193.438
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 9.26671e-05
PHY-3002 : Step(104): len = 202143, overlap = 171.844
PHY-3002 : Step(105): len = 207611, overlap = 155.781
PHY-3002 : Step(106): len = 206589, overlap = 158.281
PHY-3002 : Step(107): len = 207108, overlap = 158.594
PHY-3002 : Step(108): len = 208995, overlap = 159.906
PHY-3002 : Step(109): len = 211117, overlap = 165.344
PHY-3002 : Step(110): len = 208386, overlap = 168.031
PHY-3002 : Step(111): len = 208094, overlap = 164.156
PHY-3002 : Step(112): len = 209428, overlap = 162.031
PHY-3002 : Step(113): len = 210322, overlap = 166.125
PHY-3002 : Step(114): len = 208680, overlap = 165.812
PHY-3002 : Step(115): len = 208551, overlap = 159.438
PHY-3002 : Step(116): len = 209209, overlap = 161.562
PHY-3002 : Step(117): len = 210001, overlap = 157
PHY-3002 : Step(118): len = 208657, overlap = 166.625
PHY-3002 : Step(119): len = 208309, overlap = 170.938
PHY-3002 : Step(120): len = 208245, overlap = 173.219
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000185334
PHY-3002 : Step(121): len = 213163, overlap = 174.688
PHY-3002 : Step(122): len = 217294, overlap = 178.031
PHY-3002 : Step(123): len = 218546, overlap = 168.75
PHY-3002 : Step(124): len = 220329, overlap = 160.781
PHY-3002 : Step(125): len = 221806, overlap = 154.812
PHY-3002 : Step(126): len = 222897, overlap = 152.031
PHY-3002 : Step(127): len = 221655, overlap = 147.25
PHY-3002 : Step(128): len = 221247, overlap = 155.219
PHY-3002 : Step(129): len = 222056, overlap = 155
PHY-3002 : Step(130): len = 223306, overlap = 158.125
PHY-3002 : Step(131): len = 223510, overlap = 160.719
PHY-3002 : Step(132): len = 224596, overlap = 154.406
PHY-3002 : Step(133): len = 226323, overlap = 153.719
PHY-3002 : Step(134): len = 227458, overlap = 156.562
PHY-3002 : Step(135): len = 226363, overlap = 154.188
PHY-3002 : Step(136): len = 226151, overlap = 152.188
PHY-3002 : Step(137): len = 225705, overlap = 150.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000367342
PHY-3002 : Step(138): len = 229543, overlap = 149.125
PHY-3002 : Step(139): len = 233002, overlap = 149.281
PHY-3002 : Step(140): len = 233552, overlap = 149.094
PHY-3002 : Step(141): len = 234097, overlap = 147.469
PHY-3002 : Step(142): len = 235136, overlap = 142.625
PHY-3002 : Step(143): len = 235761, overlap = 138.75
PHY-3002 : Step(144): len = 235592, overlap = 135.656
PHY-3002 : Step(145): len = 235867, overlap = 140.438
PHY-3002 : Step(146): len = 236525, overlap = 137.5
PHY-3002 : Step(147): len = 237060, overlap = 131.938
PHY-3002 : Step(148): len = 236851, overlap = 135.969
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000675289
PHY-3002 : Step(149): len = 239044, overlap = 130.906
PHY-3002 : Step(150): len = 241001, overlap = 126.344
PHY-3002 : Step(151): len = 241493, overlap = 127.406
PHY-3002 : Step(152): len = 242309, overlap = 127.031
PHY-3002 : Step(153): len = 243672, overlap = 120.594
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00119395
PHY-3002 : Step(154): len = 244545, overlap = 124.438
PHY-3002 : Step(155): len = 246698, overlap = 110.844
PHY-3002 : Step(156): len = 248312, overlap = 107.531
PHY-3002 : Step(157): len = 249870, overlap = 100.812
PHY-3002 : Step(158): len = 250621, overlap = 105.625
PHY-3002 : Step(159): len = 251307, overlap = 106.938
PHY-3002 : Step(160): len = 251433, overlap = 102.25
PHY-3002 : Step(161): len = 251361, overlap = 101.938
PHY-3002 : Step(162): len = 251304, overlap = 101.812
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.033543s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (186.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/13075.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 364792, over cnt = 1192(3%), over = 6765, worst = 40
PHY-1001 : End global iterations;  0.421396s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (178.0%)

PHY-1001 : Congestion index: top1 = 81.79, top5 = 58.70, top10 = 46.75, top15 = 39.61.
PHY-3001 : End congestion estimation;  0.580222s wall, 0.875000s user + 0.031250s system = 0.906250s CPU (156.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13073 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.306225s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (102.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.30825e-05
PHY-3002 : Step(163): len = 324407, overlap = 49.9688
PHY-3002 : Step(164): len = 323695, overlap = 43.0938
PHY-3002 : Step(165): len = 317897, overlap = 36.8125
PHY-3002 : Step(166): len = 307716, overlap = 40.625
PHY-3002 : Step(167): len = 306138, overlap = 41.0312
PHY-3002 : Step(168): len = 299748, overlap = 41.375
PHY-3002 : Step(169): len = 299111, overlap = 43.7188
PHY-3002 : Step(170): len = 296733, overlap = 41.4688
PHY-3002 : Step(171): len = 293942, overlap = 40.0312
PHY-3002 : Step(172): len = 290644, overlap = 37.0312
PHY-3002 : Step(173): len = 289736, overlap = 37.4688
PHY-3002 : Step(174): len = 288602, overlap = 40.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000166165
PHY-3002 : Step(175): len = 290002, overlap = 40.2812
PHY-3002 : Step(176): len = 291450, overlap = 41.625
PHY-3002 : Step(177): len = 295083, overlap = 43.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00033233
PHY-3002 : Step(178): len = 296454, overlap = 44.9062
PHY-3002 : Step(179): len = 297467, overlap = 44.4375
PHY-3002 : Step(180): len = 301673, overlap = 43.7812
PHY-3002 : Step(181): len = 306843, overlap = 43.4375
PHY-3002 : Step(182): len = 313114, overlap = 44.125
PHY-3002 : Step(183): len = 315868, overlap = 42.7812
PHY-3002 : Step(184): len = 316799, overlap = 43.6562
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 103/13075.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 356200, over cnt = 1604(4%), over = 7745, worst = 38
PHY-1001 : End global iterations;  0.560559s wall, 1.000000s user + 0.093750s system = 1.093750s CPU (195.1%)

PHY-1001 : Congestion index: top1 = 72.89, top5 = 53.13, top10 = 44.18, top15 = 38.66.
PHY-3001 : End congestion estimation;  0.731498s wall, 1.171875s user + 0.093750s system = 1.265625s CPU (173.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13073 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.315015s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (99.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.6093e-05
PHY-3002 : Step(185): len = 311888, overlap = 242.031
PHY-3002 : Step(186): len = 314559, overlap = 221.562
PHY-3002 : Step(187): len = 313702, overlap = 181.688
PHY-3002 : Step(188): len = 314683, overlap = 167.438
PHY-3002 : Step(189): len = 313108, overlap = 148.844
PHY-3002 : Step(190): len = 305827, overlap = 150.875
PHY-3002 : Step(191): len = 303232, overlap = 143.781
PHY-3002 : Step(192): len = 301079, overlap = 166.438
PHY-3002 : Step(193): len = 299772, overlap = 165.031
PHY-3002 : Step(194): len = 294770, overlap = 167.094
PHY-3002 : Step(195): len = 294592, overlap = 164.094
PHY-3002 : Step(196): len = 291642, overlap = 164.625
PHY-3002 : Step(197): len = 291642, overlap = 164.625
PHY-3002 : Step(198): len = 290330, overlap = 166.062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.2186e-05
PHY-3002 : Step(199): len = 297526, overlap = 149.375
PHY-3002 : Step(200): len = 299061, overlap = 144.312
PHY-3002 : Step(201): len = 304157, overlap = 138.031
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000184372
PHY-3002 : Step(202): len = 310402, overlap = 114.75
PHY-3002 : Step(203): len = 316623, overlap = 106.906
PHY-3002 : Step(204): len = 324482, overlap = 100.312
PHY-3002 : Step(205): len = 325328, overlap = 99.375
PHY-3002 : Step(206): len = 323256, overlap = 88.9688
PHY-3002 : Step(207): len = 322847, overlap = 91.125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 50970, tnet num: 13073, tinst num: 10235, tnode num: 65454, tedge num: 95796.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.550391s wall, 1.531250s user + 0.015625s system = 1.546875s CPU (99.8%)

RUN-1004 : used memory is 446 MB, reserved memory is 428 MB, peak memory is 470 MB
OPT-1001 : Total overflow 461.62 peak overflow 3.25
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 576/13075.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 378096, over cnt = 1735(4%), over = 6426, worst = 28
PHY-1001 : End global iterations;  0.574836s wall, 1.062500s user + 0.062500s system = 1.125000s CPU (195.7%)

PHY-1001 : Congestion index: top1 = 61.55, top5 = 46.14, top10 = 38.94, top15 = 35.00.
PHY-1001 : End incremental global routing;  0.737586s wall, 1.218750s user + 0.062500s system = 1.281250s CPU (173.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13073 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.340088s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (101.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.291114s wall, 1.781250s user + 0.062500s system = 1.843750s CPU (142.8%)

OPT-1001 : Current memory(MB): used = 457, reserve = 440, peak = 470.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10051/13075.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 378096, over cnt = 1735(4%), over = 6426, worst = 28
PHY-1002 : len = 403600, over cnt = 1278(3%), over = 3721, worst = 19
PHY-1002 : len = 426376, over cnt = 688(1%), over = 1906, worst = 17
PHY-1002 : len = 443392, over cnt = 139(0%), over = 385, worst = 17
PHY-1002 : len = 448512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.849559s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (126.9%)

PHY-1001 : Congestion index: top1 = 50.11, top5 = 40.11, top10 = 35.53, top15 = 32.81.
OPT-1001 : End congestion update;  1.008116s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (122.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13073 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.264173s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (100.5%)

OPT-0007 : Start: WNS 4370 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  1.272436s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (117.9%)

OPT-1001 : Current memory(MB): used = 461, reserve = 445, peak = 470.
OPT-1001 : End physical optimization;  4.217231s wall, 4.921875s user + 0.078125s system = 5.000000s CPU (118.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3519 LUT to BLE ...
SYN-4008 : Packed 3519 LUT and 1749 SEQ to BLE.
SYN-4003 : Packing 2623 remaining SEQ's ...
SYN-4005 : Packed 1333 SEQ with LUT/SLICE
SYN-4006 : 737 single LUT's are left
SYN-4006 : 1290 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 4809/9835 primitive instances ...
PHY-3001 : End packing;  0.531488s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (100.0%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 4999 instances
RUN-1001 : 2391 mslices, 2391 lslices, 144 pads, 34 brams, 29 dsps
RUN-1001 : There are total 11400 nets
RUN-6004 WARNING: There are 45 nets with only 1 pin.
RUN-1001 : 6772 nets have 2 pins
RUN-1001 : 3398 nets have [3 - 5] pins
RUN-1001 : 986 nets have [6 - 10] pins
RUN-1001 : 96 nets have [11 - 20] pins
RUN-1001 : 90 nets have [21 - 99] pins
RUN-1001 : 13 nets have 100+ pins
PHY-3001 : design contains 4997 instances, 4782 slices, 326 macros(2129 instances: 1420 mslices 709 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1395 pins
PHY-3001 : Cell area utilization is 55%
PHY-3001 : After packing: Len = 325285, Over = 180.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5921/11400.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 425032, over cnt = 812(2%), over = 1241, worst = 7
PHY-1002 : len = 428040, over cnt = 467(1%), over = 646, worst = 7
PHY-1002 : len = 432016, over cnt = 197(0%), over = 264, worst = 4
PHY-1002 : len = 434984, over cnt = 35(0%), over = 37, worst = 2
PHY-1002 : len = 435600, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End global iterations;  0.744839s wall, 1.140625s user + 0.078125s system = 1.218750s CPU (163.6%)

PHY-1001 : Congestion index: top1 = 50.54, top5 = 39.65, top10 = 34.89, top15 = 32.15.
PHY-3001 : End congestion estimation;  0.941752s wall, 1.312500s user + 0.093750s system = 1.406250s CPU (149.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 43825, tnet num: 11398, tinst num: 4997, tnode num: 54005, tedge num: 86884.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.670612s wall, 1.656250s user + 0.015625s system = 1.671875s CPU (100.1%)

RUN-1004 : used memory is 467 MB, reserved memory is 450 MB, peak memory is 470 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11398 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.990846s wall, 1.953125s user + 0.031250s system = 1.984375s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.83202e-05
PHY-3002 : Step(208): len = 312105, overlap = 190.25
PHY-3002 : Step(209): len = 308328, overlap = 197.25
PHY-3002 : Step(210): len = 298854, overlap = 192.5
PHY-3002 : Step(211): len = 295486, overlap = 205.5
PHY-3002 : Step(212): len = 292412, overlap = 217.5
PHY-3002 : Step(213): len = 290836, overlap = 215.25
PHY-3002 : Step(214): len = 288586, overlap = 224
PHY-3002 : Step(215): len = 287873, overlap = 224.75
PHY-3002 : Step(216): len = 287439, overlap = 231.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.66404e-05
PHY-3002 : Step(217): len = 293448, overlap = 218.5
PHY-3002 : Step(218): len = 296501, overlap = 212.75
PHY-3002 : Step(219): len = 303939, overlap = 198.5
PHY-3002 : Step(220): len = 304866, overlap = 191.25
PHY-3002 : Step(221): len = 305114, overlap = 190.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.32808e-05
PHY-3002 : Step(222): len = 316139, overlap = 166.5
PHY-3002 : Step(223): len = 320095, overlap = 159.75
PHY-3002 : Step(224): len = 324796, overlap = 147.25
PHY-3002 : Step(225): len = 326626, overlap = 143.25
PHY-3002 : Step(226): len = 328075, overlap = 140.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.771770s wall, 0.546875s user + 1.250000s system = 1.796875s CPU (232.8%)

PHY-3001 : Trial Legalized: Len = 385180
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 599/11400.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 462448, over cnt = 1327(3%), over = 2276, worst = 9
PHY-1002 : len = 471216, over cnt = 721(2%), over = 1095, worst = 8
PHY-1002 : len = 479424, over cnt = 258(0%), over = 374, worst = 7
PHY-1002 : len = 481640, over cnt = 127(0%), over = 162, worst = 6
PHY-1002 : len = 483576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.453204s wall, 2.250000s user + 0.031250s system = 2.281250s CPU (157.0%)

PHY-1001 : Congestion index: top1 = 47.20, top5 = 37.86, top10 = 34.16, top15 = 31.92.
PHY-3001 : End congestion estimation;  1.672243s wall, 2.468750s user + 0.031250s system = 2.500000s CPU (149.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11398 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.300676s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (103.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.76336e-05
PHY-3002 : Step(227): len = 365910, overlap = 8.25
PHY-3002 : Step(228): len = 352410, overlap = 36.75
PHY-3002 : Step(229): len = 346823, overlap = 44
PHY-3002 : Step(230): len = 346028, overlap = 45.5
PHY-3002 : Step(231): len = 343423, overlap = 53.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012132s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (128.8%)

PHY-3001 : Legalized: Len = 360155, Over = 0
PHY-3001 : Spreading special nets. 73 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.044678s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (104.9%)

PHY-3001 : 87 instances has been re-located, deltaX = 26, deltaY = 54, maxDist = 2.
PHY-3001 : Final: Len = 362078, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 43825, tnet num: 11398, tinst num: 4997, tnode num: 54005, tedge num: 86884.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.805416s wall, 1.812500s user + 0.000000s system = 1.812500s CPU (100.4%)

RUN-1004 : used memory is 467 MB, reserved memory is 456 MB, peak memory is 482 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5048/11400.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 452424, over cnt = 1023(2%), over = 1510, worst = 7
PHY-1002 : len = 456856, over cnt = 576(1%), over = 776, worst = 4
PHY-1002 : len = 461056, over cnt = 323(0%), over = 427, worst = 4
PHY-1002 : len = 465632, over cnt = 55(0%), over = 66, worst = 3
PHY-1002 : len = 466368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.089370s wall, 1.468750s user + 0.046875s system = 1.515625s CPU (139.1%)

PHY-1001 : Congestion index: top1 = 47.26, top5 = 37.52, top10 = 33.74, top15 = 31.56.
PHY-1001 : End incremental global routing;  1.293133s wall, 1.671875s user + 0.046875s system = 1.718750s CPU (132.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11398 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.319261s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (97.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.826916s wall, 2.203125s user + 0.046875s system = 2.250000s CPU (123.2%)

OPT-1001 : Current memory(MB): used = 477, reserve = 462, peak = 482.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9882/11400.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 466368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.070384s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (111.0%)

PHY-1001 : Congestion index: top1 = 47.26, top5 = 37.52, top10 = 33.74, top15 = 31.56.
OPT-1001 : End congestion update;  0.255390s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (97.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11398 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.229546s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (102.1%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.485073s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (99.9%)

OPT-1001 : Current memory(MB): used = 478, reserve = 462, peak = 482.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11398 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.228837s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (102.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9882/11400.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 466368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.070670s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (110.5%)

PHY-1001 : Congestion index: top1 = 47.26, top5 = 37.52, top10 = 33.74, top15 = 31.56.
PHY-1001 : End incremental global routing;  0.257319s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (97.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11398 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.299036s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (99.3%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9882/11400.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 466368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.071173s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (87.8%)

PHY-1001 : Congestion index: top1 = 47.26, top5 = 37.52, top10 = 33.74, top15 = 31.56.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11398 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.233020s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (100.6%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 46.793103
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  5.483199s wall, 5.843750s user + 0.062500s system = 5.906250s CPU (107.7%)

RUN-1003 : finish command "place" in  27.616866s wall, 45.687500s user + 9.312500s system = 55.000000s CPU (199.2%)

RUN-1004 : used memory is 444 MB, reserved memory is 426 MB, peak memory is 482 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db ov2640_sdram_place.db" in  1.313160s wall, 2.109375s user + 0.015625s system = 2.125000s CPU (161.8%)

RUN-1004 : used memory is 445 MB, reserved memory is 428 MB, peak memory is 498 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 4999 instances
RUN-1001 : 2391 mslices, 2391 lslices, 144 pads, 34 brams, 29 dsps
RUN-1001 : There are total 11400 nets
RUN-6004 WARNING: There are 45 nets with only 1 pin.
RUN-1001 : 6772 nets have 2 pins
RUN-1001 : 3398 nets have [3 - 5] pins
RUN-1001 : 986 nets have [6 - 10] pins
RUN-1001 : 96 nets have [11 - 20] pins
RUN-1001 : 90 nets have [21 - 99] pins
RUN-1001 : 13 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 43825, tnet num: 11398, tinst num: 4997, tnode num: 54005, tedge num: 86884.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.715307s wall, 1.718750s user + 0.000000s system = 1.718750s CPU (100.2%)

RUN-1004 : used memory is 458 MB, reserved memory is 443 MB, peak memory is 498 MB
PHY-1001 : 2391 mslices, 2391 lslices, 144 pads, 34 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11398 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 431448, over cnt = 1353(3%), over = 2377, worst = 8
PHY-1002 : len = 440520, over cnt = 803(2%), over = 1249, worst = 8
PHY-1002 : len = 448224, over cnt = 414(1%), over = 631, worst = 8
PHY-1002 : len = 456232, over cnt = 4(0%), over = 10, worst = 6
PHY-1002 : len = 456400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.389814s wall, 2.187500s user + 0.046875s system = 2.234375s CPU (160.8%)

PHY-1001 : Congestion index: top1 = 46.81, top5 = 37.15, top10 = 33.32, top15 = 31.02.
PHY-1001 : End global routing;  1.594089s wall, 2.390625s user + 0.046875s system = 2.437500s CPU (152.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 495, reserve = 478, peak = 498.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-5010 WARNING: Net u_image_process/u_Gesture_recognition/Hu_2_mult_Hu_2[24] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Gesture_recognition/Hu_2_mult_Hu_2[23] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Gesture_recognition/Hu_2_mult_Hu_2[22] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Gesture_recognition/Hu_2_mult_Hu_2[21] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Gesture_recognition/Hu_2_mult_Hu_2[20] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Gesture_recognition/Hu_2_mult_Hu_2[19] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 751, reserve = 738, peak = 751.
PHY-1001 : End build detailed router design. 4.114386s wall, 3.937500s user + 0.171875s system = 4.109375s CPU (99.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 138032, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.615882s wall, 4.609375s user + 0.000000s system = 4.609375s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 785, reserve = 772, peak = 785.
PHY-1001 : End phase 1; 4.622275s wall, 4.625000s user + 0.000000s system = 4.625000s CPU (100.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Patch 4994 net; 5.410151s wall, 5.406250s user + 0.000000s system = 5.406250s CPU (99.9%)

PHY-1022 : len = 988680, over cnt = 697(0%), over = 699, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 792, reserve = 779, peak = 792.
PHY-1001 : End initial routed; 16.184283s wall, 25.125000s user + 0.093750s system = 25.218750s CPU (155.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/9483(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.234182s wall, 2.234375s user + 0.000000s system = 2.234375s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 803, reserve = 791, peak = 803.
PHY-1001 : End phase 2; 18.418534s wall, 27.359375s user + 0.093750s system = 27.453125s CPU (149.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 988680, over cnt = 697(0%), over = 699, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.039062s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (80.0%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 985768, over cnt = 166(0%), over = 166, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.689609s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (181.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 986200, over cnt = 24(0%), over = 24, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.209017s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (112.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 986336, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.106691s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (102.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 986416, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.097706s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (96.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/9483(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.254428s wall, 2.265625s user + 0.000000s system = 2.265625s CPU (100.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 169 feed throughs used by 90 nets
PHY-1001 : End commit to database; 1.158647s wall, 1.125000s user + 0.031250s system = 1.156250s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 852, reserve = 841, peak = 852.
PHY-1001 : End phase 3; 4.761707s wall, 5.312500s user + 0.031250s system = 5.343750s CPU (112.2%)

PHY-1003 : Routed, final wirelength = 986416
PHY-1001 : Current memory(MB): used = 855, reserve = 844, peak = 855.
PHY-1001 : End export database. 0.084118s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (92.9%)

PHY-1001 : End detail routing;  32.325795s wall, 41.640625s user + 0.296875s system = 41.937500s CPU (129.7%)

RUN-1003 : finish command "route" in  36.067008s wall, 46.171875s user + 0.343750s system = 46.515625s CPU (129.0%)

RUN-1004 : used memory is 804 MB, reserved memory is 795 MB, peak memory is 855 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     7925   out of  19600   40.43%
#reg                     4402   out of  19600   22.46%
#le                      9208
  #lut only              4806   out of   9208   52.19%
  #reg only              1283   out of   9208   13.93%
  #lut&reg               3119   out of   9208   33.87%
#dsp                       29   out of     29  100.00%
#bram                      32   out of     64   50.00%
  #bram9k                  20
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                                          Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                               1601
#2        config_inst_syn_9                                          GCLK               config             config_inst.jtck                                                                438
#3        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                                            340
#4        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                                            43
#5        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                                            23
#6        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/add2_syn_56.q1                                                    22
#7        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/add2_syn_56.q0                                                    16
#8        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_Median_Gray/u_Median_Filter_3X3_8Bit_median/reg1_syn_17.f0    10
#9        u_image_process/wrreq                                      GCLK               lslice             u_image_process/u_RGBYCbCr/reg7_syn_20.f1                                       9
#10       clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                                6
#11       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                                            0
#12       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                                            0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |9208   |5796    |2129    |4402    |34      |29      |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |818    |530     |195     |409     |2       |0       |
|    command1                          |command                                    |58     |57      |0       |46      |0       |0       |
|    control1                          |control_interface                          |101    |72      |24      |51      |0       |0       |
|    data_path1                        |sdr_data_path                              |11     |11      |0       |1       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |122    |65      |18      |96      |1       |0       |
|      dcfifo_component                |softfifo                                   |122    |65      |18      |96      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |37     |24      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |29     |23      |0       |29      |0       |0       |
|    sdram1                            |sdram                                      |0      |0       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |122    |70      |18      |95      |1       |0       |
|      dcfifo_component                |softfifo                                   |122    |70      |18      |95      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |37     |23      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |33     |25      |0       |33      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |152    |88      |64      |24      |0       |0       |
|  u_camera_init                       |camera_init                                |564    |549     |9       |86      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |179    |179     |0       |45      |0       |0       |
|  u_camera_reader                     |camera_reader                              |99     |75      |17      |63      |0       |0       |
|  u_image_process                     |image_process                              |5743   |3449    |1523    |2696    |12      |29      |
|    u_Dilation_Detector               |Dilation_Detector                          |176    |114     |45      |81      |2       |0       |
|      u_three_martix_4                |three_martix                               |164    |106     |45      |69      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |177    |116     |45      |80      |2       |0       |
|      u_three_martix_3                |three_martix                               |165    |111     |45      |68      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Gesture_recognition             |Gesture_recognition                        |795    |336     |260     |330     |0       |9       |
|    u_Hu_Invariant_moment             |Hu_Invariant_moment                        |1914   |1223    |449     |927     |0       |20      |
|      u_Divider_1                     |Divider                                    |165    |101     |32      |89      |0       |0       |
|      u_Divider_2                     |Divider                                    |112    |72      |32      |41      |0       |0       |
|      u_Divider_3                     |Divider_32                                 |278    |142     |46      |174     |0       |0       |
|      u_Divider_4                     |Divider_32                                 |171    |95      |46      |74      |0       |0       |
|      u_Divider_5                     |Divider_32                                 |193    |97      |46      |91      |0       |0       |
|    u_Median_Gray                     |Median_Gray                                |166    |112     |45      |75      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |8      |3       |0       |8       |0       |0       |
|      u_three_martix                  |three_martix                               |158    |109     |45      |67      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |714    |436     |235     |255     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |494    |304     |190     |131     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |28      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |33      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |26      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |10      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |16      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |72     |42      |30      |10      |0       |0       |
|      u_three_martix                  |three_martix                               |220    |132     |45      |124     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |705    |427     |235     |279     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |486    |296     |190     |154     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |36      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |29      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |36      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |12      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |13      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |16      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |12      |0       |0       |
|      u_three_martix                  |three_martix                               |219    |131     |45      |125     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Perimeter_aera                  |Perimeter_aera                             |408    |270     |81      |230     |0       |0       |
|      u_Divider_1                     |Divider                                    |196    |107     |32      |124     |0       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |155    |65      |14      |133     |0       |0       |
|    u_Sobel_Process                   |Sobel_Process                              |359    |203     |94      |180     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |139    |89      |49      |51      |0       |0       |
|      u_three_martix_2                |three_martix                               |220    |114     |45      |129     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |131    |95      |36      |54      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_vga_display                       |vga_display                                |104    |80      |24      |24      |0       |0       |
|  cw_top                              |CW_TOP_WRAPPER                             |1524   |875     |243     |1024    |0       |0       |
|    wrapper_cwc_top                   |cwc_top                                    |1524   |875     |243     |1024    |0       |0       |
|      cfg_int_inst                    |cwc_cfg_int                                |760    |422     |0       |755     |0       |0       |
|        reg_inst                      |register                                   |759    |421     |0       |754     |0       |0       |
|        tap_inst                      |tap                                        |1      |1       |0       |1       |0       |0       |
|      trigger_inst                    |trigger                                    |764    |453     |243     |269     |0       |0       |
|        bus_inst                      |bus_top                                    |535    |293     |186     |178     |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes   |bus_det                                    |72     |26      |26      |23      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes   |bus_det                                    |98     |62      |34      |34      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes   |bus_det                                    |85     |40      |30      |26      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes   |bus_det                                    |94     |58      |32      |34      |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes   |bus_det                                    |88     |43      |30      |31      |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes   |bus_det                                    |98     |64      |34      |30      |0       |0       |
|        emb_ctrl_inst                 |emb_ctrl                                   |113    |84      |29      |54      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       6703  
    #2          2       1775  
    #3          3       1065  
    #4          4       510   
    #5        5-10      998   
    #6        11-50     148   
    #7       51-100      18   
    #8       101-500     7    
    #9        >500       1    
  Average     2.64            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db ov2640_sdram_pr.db" in  1.494028s wall, 2.437500s user + 0.000000s system = 2.437500s CPU (163.1%)

RUN-1004 : used memory is 805 MB, reserved memory is 796 MB, peak memory is 858 MB
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 4997
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 11400, pip num: 93513
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 169
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3113 valid insts, and 279216 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011011000011000101111000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  7.518637s wall, 94.734375s user + 1.078125s system = 95.812500s CPU (1274.3%)

RUN-1004 : used memory is 809 MB, reserved memory is 810 MB, peak memory is 988 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221031_204218.log"
