
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version V-2023.12-SP1 for linux64 - Jan 16, 2024 

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Wed Nov  6 16:35:52 2024
Hostname:           n01-zeus.olympus.ece.tamu.edu
CPU Model:          Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz
CPU Details:        Cores = 40 : Sockets = 2 : Cache Size = 25600 KB : Freq = 3.00 GHz
OS:                 Linux 4.18.0-553.16.1.el8_10.x86_64
RAM:                503 GB (Free 140 GB)
Swap:                31 GB (Free  31 GB)
Work Filesystem:    /home/grads mounted to coe-fs.engr.tamu.edu:/ifs/home/Grads
Tmp Filesystem:     / mounted to /dev/mapper/vg0-root
Work Disk:           50 GB (Free  31 GB)
Tmp Disk:           7358 GB (Free 6627 GB)

CPU Load: 0%, Ram Free: 140 GB, Swap Free: 31 GB, Work Disk Free: 31 GB, Tmp Disk Free: 6627 GB
# TCL script to automate synthesis, netlist generation, and SDF generation
# Step 1: Set the directory path for the standard cell library
#set DB_Dir "/path/to/library"  # Replace with the actual path to your library directory
set DB_Dir "/home/grads/k/k3sh4v/ECEN468/Lab10/src"
/home/grads/k/k3sh4v/ECEN468/Lab10/src
# Step 2: Set the target and link libraries using the DB_Dir variable
set target_library   "$DB_Dir/osu018_stdcells.db"
/home/grads/k/k3sh4v/ECEN468/Lab10/src/osu018_stdcells.db
set symbol_library   "$DB_Dir/osu018_stdcells.db"
/home/grads/k/k3sh4v/ECEN468/Lab10/src/osu018_stdcells.db
set link_path        "$DB_Dir/osu018_stdcells.db"
/home/grads/k/k3sh4v/ECEN468/Lab10/src/osu018_stdcells.db
# Step 3: Define the design and SDF output file names
set design_name "CannyEdge"           # Top module name
Error: wrong # args: should be "set varName ?newValue?"
	Use error_info for more info. (CMD-013)
set gate_level_netlist "CannyEdge_gate.v"  # Output gate-level netlist
Error: wrong # args: should be "set varName ?newValue?"
	Use error_info for more info. (CMD-013)
set sdf_output "CannyEdge.sdf"        # Output SDF file
Error: wrong # args: should be "set varName ?newValue?"
	Use error_info for more info. (CMD-013)
# Step 4: Read the Verilog source files (design and testbench)
read_verilog CannyEdge.v
Loading db file '/home/grads/k/k3sh4v/ECEN468/Lab10/src/osu018_stdcells.db'
Loading db file '/opt/coe/synopsys/syn/V-2023.12-SP1/libraries/syn/gtech.db'
Loading db file '/opt/coe/synopsys/syn/V-2023.12-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu018_stdcells'
  Loading link library 'gtech'
Loading verilog file '/home/grads/k/k3sh4v/ECEN468/Lab10/src/CannyEdge.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/grads/k/k3sh4v/ECEN468/Lab10/src/CannyEdge.v
Warning:  /home/grads/k/k3sh4v/ECEN468/Lab10/src/CannyEdge.v:198: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/grads/k/k3sh4v/ECEN468/Lab10/src/CannyEdge.v:201: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/grads/k/k3sh4v/ECEN468/Lab10/src/CannyEdge.v:214: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/grads/k/k3sh4v/ECEN468/Lab10/src/CannyEdge.v:239: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/grads/k/k3sh4v/ECEN468/Lab10/src/CannyEdge.v:247: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 103 in file
	'/home/grads/k/k3sh4v/ECEN468/Lab10/src/CannyEdge.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           315            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine CannyEdge line 64 in file
		'/home/grads/k/k3sh4v/ECEN468/Lab10/src/CannyEdge.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|       gf_reg        | Latch |  200  |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine CannyEdge line 103 in file
		'/home/grads/k/k3sh4v/ECEN468/Lab10/src/CannyEdge.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      regZ_reg       | Flip-flop |  200  |  Y  | N  | N  | N  | N  | N  | N  |
|       Gx_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       Gy_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       fGx_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  Out_gradient_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       fGy_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      regX_reg       | Flip-flop |  200  |  Y  | N  | N  | N  | N  | N  | N  |
|      regY_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   Out_bThres_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      tpSum_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  Out_direction_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     Out_gf_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       dy_reg        | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    IntSignal_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|       dx_reg        | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     OutData_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/grads/k/k3sh4v/ECEN468/Lab10/src/CannyEdge.db:CannyEdge'
Loaded 1 design.
Current design is 'CannyEdge'.
CannyEdge
# Step 5: Set the top-level module of the design
elaborate $design_name
Error: can't read "design_name": no such variable
	Use error_info for more info. (CMD-013)
# Step 6: Compile the design (synthesize the design)
compile
CPU Load: 0%, Ram Free: 140 GB, Swap Free: 31 GB, Work Disk Free: 31 GB, Tmp Disk Free: 6627 GB
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | V-2023.12-DWBB_202312.1 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 2680                                   |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 790                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 1                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 0                                      |
| Number of Dont Touch Cells                              | 577                                    |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================

Information: There are 13 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CannyEdge'
Information: The register 'gf_reg[0][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[0][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[0][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[0][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[1][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[2][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[2][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[2][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[2][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[2][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[2][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[3][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[3][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[3][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[3][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[3][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[3][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[3][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[4][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[4][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[4][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[4][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[4][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[4][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[4][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[5][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[5][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[5][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[5][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[5][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[5][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[5][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[5][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[6][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[6][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[6][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[6][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[6][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[6][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[6][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[6][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[7][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[7][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[7][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[7][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[7][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[7][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[7][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[7][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[8][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[8][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[8][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[8][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[8][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[8][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[8][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[8][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[9][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[9][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[9][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[9][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[9][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[9][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[9][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[9][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[10][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[10][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[10][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[10][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[10][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[10][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[10][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[10][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[11][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[11][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[11][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[11][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[11][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[11][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[11][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[11][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[12][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[12][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[12][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[12][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[12][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[12][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[12][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[12][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[13][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[13][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[13][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[13][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[13][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[13][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[13][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[13][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[14][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[14][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[14][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[14][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[14][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[14][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[14][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[14][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[15][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[15][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[15][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[15][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[15][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[15][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[15][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[15][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[16][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[16][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[16][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[16][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[16][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[16][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[16][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[16][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[17][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[17][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[17][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[17][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[17][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[17][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[17][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[17][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[18][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[18][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[18][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[18][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[18][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[18][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[18][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[18][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[19][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[19][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[19][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[19][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[19][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[19][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[19][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[19][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[20][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[20][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[20][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[20][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[20][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[20][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[20][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[20][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[21][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[21][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[21][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[21][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[21][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[21][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[21][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[21][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[22][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[22][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[22][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[22][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[22][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[22][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[22][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[22][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[23][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[23][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[23][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[23][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[23][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[23][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[23][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[23][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[24][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[24][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[24][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[24][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[24][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[24][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[24][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gf_reg[24][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'Out_bThres_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'Out_bThres_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'Out_bThres_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'Out_bThres_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'Out_bThres_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'Out_bThres_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Out_bThres_reg[1]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'CannyEdge' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'CannyEdge_DW01_add_0_DW01_add_1'
  Processing 'CannyEdge_DW01_add_1_DW01_add_2'
  Processing 'CannyEdge_DW01_sub_0'
  Processing 'CannyEdge_DW01_sub_1'
  Processing 'CannyEdge_DW01_sub_2'
  Processing 'CannyEdge_DW01_sub_3'
  Processing 'CannyEdge_DW01_add_2_DW01_add_3'
  Processing 'CannyEdge_DW01_add_3_DW01_add_4'
  Processing 'CannyEdge_DW01_cmp2_0'
  Processing 'CannyEdge_DW01_cmp2_1'
  Processing 'CannyEdge_DW01_cmp2_2'
  Processing 'CannyEdge_DW01_sub_4'
  Processing 'CannyEdge_DW01_cmp2_3'
  Processing 'CannyEdge_DW01_sub_5'
  Processing 'CannyEdge_DW01_sub_6'
  Processing 'CannyEdge_DW01_sub_7'
  Processing 'CannyEdge_DW01_add_4_DW01_add_5'
  Processing 'CannyEdge_DW01_add_5_DW01_add_6'
  Processing 'CannyEdge_DW01_add_6_DW01_add_7'
  Processing 'CannyEdge_DW01_add_7_DW01_add_8'
  Processing 'CannyEdge_DW02_mult_0'
  Processing 'CannyEdge_DW01_add_8_DW01_add_9'
  Processing 'CannyEdge_DW02_mult_1'
  Processing 'CannyEdge_DW01_add_9_DW01_add_10'
  Processing 'CannyEdge_DW01_add_10_DW01_add_11'
  Processing 'CannyEdge_DW01_add_11_DW01_add_12'
  Processing 'CannyEdge_DW01_add_12_DW01_add_13'
  Processing 'CannyEdge_DW01_add_13_DW01_add_14'
  Processing 'CannyEdge_DW01_add_14_DW01_add_15'
  Processing 'CannyEdge_DW01_add_15_DW01_add_16'
  Processing 'CannyEdge_DW02_mult_2'
  Processing 'CannyEdge_DW01_add_16_DW01_add_17'
  Processing 'CannyEdge_DW01_add_17_DW01_add_18'
  Processing 'CannyEdge_DW02_mult_3'
  Processing 'CannyEdge_DW01_add_18_DW01_add_19'
  Processing 'CannyEdge_DW01_add_19_DW01_add_20'
  Processing 'CannyEdge_DW01_add_20_DW01_add_21'
  Processing 'CannyEdge_DW01_add_21_DW01_add_22'
  Processing 'CannyEdge_DW01_add_22_DW01_add_23'
  Processing 'CannyEdge_DW01_add_23_DW01_add_24'
  Processing 'CannyEdge_DW01_add_24_DW01_add_25'
  Processing 'CannyEdge_DW01_add_25_DW01_add_26'
  Processing 'CannyEdge_DW01_add_26_DW01_add_27'
  Processing 'CannyEdge_DW01_add_27_DW01_add_28'
  Processing 'CannyEdge_DW01_add_28_DW01_add_29'
  Processing 'CannyEdge_DW01_add_29_DW01_add_30'
  Processing 'CannyEdge_DW01_add_30_DW01_add_31'
  Processing 'CannyEdge_DW02_mult_4'
  Processing 'CannyEdge_DW01_add_31_DW01_add_32'
  Processing 'CannyEdge_DW01_add_32_DW01_add_33'
  Processing 'CannyEdge_DW02_mult_5'
  Processing 'CannyEdge_DW01_add_33_DW01_add_34'
  Processing 'CannyEdge_DW02_mult_6'
  Processing 'CannyEdge_DW01_add_34_DW01_add_35'
  Processing 'CannyEdge_DW01_add_35_DW01_add_36'
  Processing 'CannyEdge_DW02_mult_7'
  Processing 'CannyEdge_DW01_add_36_DW01_add_37'
  Processing 'CannyEdge_DW02_mult_8'
  Processing 'CannyEdge_DW01_add_37_DW01_add_38'
  Processing 'CannyEdge_DW01_add_38_DW01_add_39'
  Processing 'CannyEdge_DW02_mult_9'
  Processing 'CannyEdge_DW01_add_39_DW01_add_40'
  Processing 'CannyEdge_DW02_mult_10'
  Processing 'CannyEdge_DW01_add_40_DW01_add_41'
  Processing 'CannyEdge_DW01_add_41_DW01_add_42'
  Processing 'CannyEdge_DW02_mult_11'
  Processing 'CannyEdge_DW01_add_42_DW01_add_43'
  Processing 'CannyEdge_DW02_mult_12'
  Processing 'CannyEdge_DW01_add_43_DW01_add_44'
  Processing 'CannyEdge_DW01_add_44_DW01_add_45'
  Processing 'CannyEdge_DW02_mult_13'
  Processing 'CannyEdge_DW01_add_45_DW01_add_46'
  Processing 'CannyEdge_DW02_mult_14'
  Processing 'CannyEdge_DW01_add_46_DW01_add_47'
  Processing 'CannyEdge_DW01_add_47_DW01_add_48'
  Processing 'CannyEdge_DW02_mult_15'
  Processing 'CannyEdge_DW01_add_48_DW01_add_49'
  Processing 'CannyEdge_DW02_mult_16'
  Processing 'CannyEdge_DW01_add_49_DW01_add_50'
  Processing 'CannyEdge_DW01_add_50_DW01_add_51'
  Processing 'CannyEdge_DW02_mult_17'
  Processing 'CannyEdge_DW01_add_51_DW01_add_52'
  Processing 'CannyEdge_DW02_mult_18'
  Processing 'CannyEdge_DW01_add_52_DW01_add_53'
  Processing 'CannyEdge_DW01_add_53_DW01_add_54'
  Processing 'CannyEdge_DW02_mult_19'
  Processing 'CannyEdge_DW01_add_54_DW01_add_55'
  Processing 'CannyEdge_DW02_mult_20'
  Processing 'CannyEdge_DW01_add_55_DW01_add_56'
  Processing 'CannyEdge_DW01_add_56_DW01_add_57'
  Processing 'CannyEdge_DW02_mult_21'
  Processing 'CannyEdge_DW01_add_57_DW01_add_58'
  Processing 'CannyEdge_DW02_mult_22'
  Processing 'CannyEdge_DW01_add_58_DW01_add_59'
  Processing 'CannyEdge_DW01_add_59_DW01_add_60'
  Processing 'CannyEdge_DW02_mult_23'
  Processing 'CannyEdge_DW01_add_60_DW01_add_61'
  Processing 'CannyEdge_DW02_mult_24'
  Processing 'CannyEdge_DW01_add_61_DW01_add_62'
  Processing 'CannyEdge_DW01_add_62_DW01_add_63'
  Processing 'CannyEdge_DW02_mult_25'
  Processing 'CannyEdge_DW01_add_63_DW01_add_64'
  Processing 'CannyEdge_DW02_mult_26'
  Processing 'CannyEdge_DW01_add_64_DW01_add_65'
  Processing 'CannyEdge_DW01_add_65_DW01_add_66'
  Processing 'CannyEdge_DW02_mult_27'
  Processing 'CannyEdge_DW01_add_66_DW01_add_67'
  Processing 'CannyEdge_DW02_mult_28'
  Processing 'CannyEdge_DW01_add_67_DW01_add_68'
  Processing 'CannyEdge_DW01_add_68_DW01_add_69'
  Processing 'CannyEdge_DW01_sub_8'
  Processing 'CannyEdge_DW01_sub_9'
  Processing 'CannyEdge_DW01_cmp2_4'
  Processing 'CannyEdge_DW02_mult_29'
  Processing 'CannyEdge_DW01_inc_0_DW01_inc_3'
  Processing 'CannyEdge_DW01_cmp2_5'
  Processing 'CannyEdge_DW01_add_69_DW01_add_70'
  Processing 'CannyEdge_DW01_add_70_DW01_add_71'
  Processing 'CannyEdge_DW01_cmp2_6'
  Processing 'CannyEdge_DW01_sub_10'
  Processing 'CannyEdge_DW01_sub_11'
  Processing 'CannyEdge_DW01_cmp2_7'
  Processing 'CannyEdge_DW01_sub_12'
  Processing 'CannyEdge_DW01_sub_13'
  Processing 'CannyEdge_DW01_cmp2_8'
  Processing 'CannyEdge_DW01_add_71_DW01_add_72'
  Processing 'CannyEdge_DW01_add_72_DW01_add_73'
  Processing 'CannyEdge_DW02_mult_30'
  Processing 'CannyEdge_DW01_inc_1_DW01_inc_4'
  Processing 'CannyEdge_DW01_cmp2_9'
  Processing 'CannyEdge_DW01_cmp2_10'
  Processing 'CannyEdge_DW02_mult_31'
  Processing 'CannyEdge_DW01_add_73_DW01_add_74'
  Processing 'CannyEdge_DW01_cmp2_11'
  Processing 'CannyEdge_DW02_mult_32'
  Processing 'CannyEdge_DW01_add_74_DW01_add_75'
  Processing 'CannyEdge_DW01_add_75_DW01_add_76'
  Processing 'DW02_mult_A_width3_B_width3_DW02_mult_33'
  Processing 'CannyEdge_DW01_add_76_DW01_add_77'
  Processing 'CannyEdge_DW01_cmp2_12'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'CannyEdge'
  Mapping 'CannyEdge'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:22  480346.0      0.00       0.0    4760.1                          
    0:00:22  480346.0      0.00       0.0    4760.1                          
    0:00:22  480346.0      0.00       0.0    4760.1                          
    0:00:22  480346.0      0.00       0.0    4760.1                          
    0:00:22  480346.0      0.00       0.0    4760.1                          
    0:00:22  480346.0      0.00       0.0    4760.1                          
    0:00:22  480346.0      0.00       0.0    4760.1                          
    0:00:22  480346.0      0.00       0.0    4760.1                          
    0:00:22  480346.0      0.00       0.0    4760.1                          
    0:00:23  481306.0      0.00       0.0     311.2                          
    0:00:23  481306.0      0.00       0.0     311.2                          
    0:00:23  481306.0      0.00       0.0     311.2                          
    0:00:23  481306.0      0.00       0.0     311.2                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:23  481306.0      0.00       0.0     311.2                          
    0:00:23  481306.0      0.00       0.0     311.2                          
    0:00:23  481306.0      0.00       0.0     311.2                          
    0:00:23  481306.0      0.00       0.0     311.2                          
    0:00:23  481306.0      0.00       0.0     311.2                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:23  481306.0      0.00       0.0     311.2                          
    0:00:23  481466.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:23  481466.0      0.00       0.0       0.0                          
    0:00:23  481466.0      0.00       0.0       0.0                          
    0:00:24  474650.0      0.00       0.0       0.0                          
    0:00:24  471826.0      0.00       0.0       0.0                          
    0:00:24  471522.0      0.00       0.0       0.0                          
    0:00:24  471322.0      0.00       0.0       0.0                          
    0:00:24  471122.0      0.00       0.0       0.0                          
    0:00:24  470922.0      0.00       0.0       0.0                          
    0:00:24  470722.0      0.00       0.0       0.0                          
    0:00:24  470522.0      0.00       0.0       0.0                          
    0:00:24  470322.0      0.00       0.0       0.0                          
    0:00:24  470122.0      0.00       0.0       0.0                          
    0:00:24  469922.0      0.00       0.0       0.0                          
    0:00:24  469922.0      0.00       0.0       0.0                          
    0:00:24  469586.0      0.00       0.0       0.0                          
    0:00:24  469586.0      0.00       0.0       0.0                          
    0:00:24  469586.0      0.00       0.0       0.0                          
    0:00:24  469586.0      0.00       0.0       0.0                          
    0:00:24  469586.0      0.00       0.0       0.0                          
    0:00:24  469586.0      0.00       0.0       0.0                          
Loading db file '/home/grads/k/k3sh4v/ECEN468/Lab10/src/osu018_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
CPU Load: 1%, Ram Free: 140 GB, Swap Free: 31 GB, Work Disk Free: 31 GB, Tmp Disk Free: 6627 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
# Step 7: Write the gate-level netlist to a Verilog file
write -format verilog -hierarchy -output CannyEdge_gate.v
Writing verilog file '/home/grads/k/k3sh4v/ECEN468/Lab10/src/CannyEdge_gate.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 8 nets to module CannyEdge_DW02_mult_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 8 nets to module CannyEdge_DW02_mult_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 8 nets to module CannyEdge_DW02_mult_2 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 8 nets to module CannyEdge_DW02_mult_3 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 4 nets to module CannyEdge_DW02_mult_31 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 8 nets to module CannyEdge_DW02_mult_32 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 95 nets to module CannyEdge using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
# Step 8: Write the SDF file with timing information
write_sdf   CannyEdge.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/grads/k/k3sh4v/ECEN468/Lab10/src/CannyEdge.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
1
dc_shell> 