// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conrr_layer6 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        corr5_out_V_valid_V_dout,
        corr5_out_V_valid_V_empty_n,
        corr5_out_V_valid_V_read,
        corr5_out_V_data_V_dout,
        corr5_out_V_data_V_empty_n,
        corr5_out_V_data_V_read,
        corr5_out_V_keep_V_dout,
        corr5_out_V_keep_V_empty_n,
        corr5_out_V_keep_V_read,
        corr5_out_V_user_V_dout,
        corr5_out_V_user_V_empty_n,
        corr5_out_V_user_V_read,
        corr5_out_V_last_V_dout,
        corr5_out_V_last_V_empty_n,
        corr5_out_V_last_V_read,
        corr5_out_V_id_V_dout,
        corr5_out_V_id_V_empty_n,
        corr5_out_V_id_V_read,
        corr5_out_V_dest_V_dout,
        corr5_out_V_dest_V_empty_n,
        corr5_out_V_dest_V_read,
        corr6_out_V_valid_V_din,
        corr6_out_V_valid_V_full_n,
        corr6_out_V_valid_V_write,
        corr6_out_V_data_V_din,
        corr6_out_V_data_V_full_n,
        corr6_out_V_data_V_write,
        corr6_out_V_keep_V_din,
        corr6_out_V_keep_V_full_n,
        corr6_out_V_keep_V_write,
        corr6_out_V_user_V_din,
        corr6_out_V_user_V_full_n,
        corr6_out_V_user_V_write,
        corr6_out_V_last_V_din,
        corr6_out_V_last_V_full_n,
        corr6_out_V_last_V_write,
        corr6_out_V_id_V_din,
        corr6_out_V_id_V_full_n,
        corr6_out_V_id_V_write,
        corr6_out_V_dest_V_din,
        corr6_out_V_dest_V_full_n,
        corr6_out_V_dest_V_write
);

parameter    ap_ST_fsm_state1 = 56'd1;
parameter    ap_ST_fsm_state2 = 56'd2;
parameter    ap_ST_fsm_state3 = 56'd4;
parameter    ap_ST_fsm_state4 = 56'd8;
parameter    ap_ST_fsm_state5 = 56'd16;
parameter    ap_ST_fsm_state6 = 56'd32;
parameter    ap_ST_fsm_state7 = 56'd64;
parameter    ap_ST_fsm_state8 = 56'd128;
parameter    ap_ST_fsm_state9 = 56'd256;
parameter    ap_ST_fsm_state10 = 56'd512;
parameter    ap_ST_fsm_state11 = 56'd1024;
parameter    ap_ST_fsm_state12 = 56'd2048;
parameter    ap_ST_fsm_state13 = 56'd4096;
parameter    ap_ST_fsm_state14 = 56'd8192;
parameter    ap_ST_fsm_state15 = 56'd16384;
parameter    ap_ST_fsm_state16 = 56'd32768;
parameter    ap_ST_fsm_state17 = 56'd65536;
parameter    ap_ST_fsm_state18 = 56'd131072;
parameter    ap_ST_fsm_state19 = 56'd262144;
parameter    ap_ST_fsm_state20 = 56'd524288;
parameter    ap_ST_fsm_state21 = 56'd1048576;
parameter    ap_ST_fsm_state22 = 56'd2097152;
parameter    ap_ST_fsm_state23 = 56'd4194304;
parameter    ap_ST_fsm_state24 = 56'd8388608;
parameter    ap_ST_fsm_state25 = 56'd16777216;
parameter    ap_ST_fsm_state26 = 56'd33554432;
parameter    ap_ST_fsm_state27 = 56'd67108864;
parameter    ap_ST_fsm_state28 = 56'd134217728;
parameter    ap_ST_fsm_state29 = 56'd268435456;
parameter    ap_ST_fsm_state30 = 56'd536870912;
parameter    ap_ST_fsm_state31 = 56'd1073741824;
parameter    ap_ST_fsm_state32 = 56'd2147483648;
parameter    ap_ST_fsm_state33 = 56'd4294967296;
parameter    ap_ST_fsm_state34 = 56'd8589934592;
parameter    ap_ST_fsm_state35 = 56'd17179869184;
parameter    ap_ST_fsm_state36 = 56'd34359738368;
parameter    ap_ST_fsm_state37 = 56'd68719476736;
parameter    ap_ST_fsm_state38 = 56'd137438953472;
parameter    ap_ST_fsm_state39 = 56'd274877906944;
parameter    ap_ST_fsm_state40 = 56'd549755813888;
parameter    ap_ST_fsm_state41 = 56'd1099511627776;
parameter    ap_ST_fsm_state42 = 56'd2199023255552;
parameter    ap_ST_fsm_state43 = 56'd4398046511104;
parameter    ap_ST_fsm_state44 = 56'd8796093022208;
parameter    ap_ST_fsm_state45 = 56'd17592186044416;
parameter    ap_ST_fsm_state46 = 56'd35184372088832;
parameter    ap_ST_fsm_state47 = 56'd70368744177664;
parameter    ap_ST_fsm_state48 = 56'd140737488355328;
parameter    ap_ST_fsm_state49 = 56'd281474976710656;
parameter    ap_ST_fsm_state50 = 56'd562949953421312;
parameter    ap_ST_fsm_state51 = 56'd1125899906842624;
parameter    ap_ST_fsm_state52 = 56'd2251799813685248;
parameter    ap_ST_fsm_state53 = 56'd4503599627370496;
parameter    ap_ST_fsm_state54 = 56'd9007199254740992;
parameter    ap_ST_fsm_state55 = 56'd18014398509481984;
parameter    ap_ST_fsm_state56 = 56'd36028797018963968;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [0:0] corr5_out_V_valid_V_dout;
input   corr5_out_V_valid_V_empty_n;
output   corr5_out_V_valid_V_read;
input  [11:0] corr5_out_V_data_V_dout;
input   corr5_out_V_data_V_empty_n;
output   corr5_out_V_data_V_read;
input  [3:0] corr5_out_V_keep_V_dout;
input   corr5_out_V_keep_V_empty_n;
output   corr5_out_V_keep_V_read;
input  [0:0] corr5_out_V_user_V_dout;
input   corr5_out_V_user_V_empty_n;
output   corr5_out_V_user_V_read;
input  [0:0] corr5_out_V_last_V_dout;
input   corr5_out_V_last_V_empty_n;
output   corr5_out_V_last_V_read;
input  [0:0] corr5_out_V_id_V_dout;
input   corr5_out_V_id_V_empty_n;
output   corr5_out_V_id_V_read;
input  [0:0] corr5_out_V_dest_V_dout;
input   corr5_out_V_dest_V_empty_n;
output   corr5_out_V_dest_V_read;
output  [0:0] corr6_out_V_valid_V_din;
input   corr6_out_V_valid_V_full_n;
output   corr6_out_V_valid_V_write;
output  [11:0] corr6_out_V_data_V_din;
input   corr6_out_V_data_V_full_n;
output   corr6_out_V_data_V_write;
output  [3:0] corr6_out_V_keep_V_din;
input   corr6_out_V_keep_V_full_n;
output   corr6_out_V_keep_V_write;
output  [0:0] corr6_out_V_user_V_din;
input   corr6_out_V_user_V_full_n;
output   corr6_out_V_user_V_write;
output  [0:0] corr6_out_V_last_V_din;
input   corr6_out_V_last_V_full_n;
output   corr6_out_V_last_V_write;
output  [0:0] corr6_out_V_id_V_din;
input   corr6_out_V_id_V_full_n;
output   corr6_out_V_id_V_write;
output  [0:0] corr6_out_V_dest_V_din;
input   corr6_out_V_dest_V_full_n;
output   corr6_out_V_dest_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg corr5_out_V_valid_V_read;
reg corr5_out_V_data_V_read;
reg corr5_out_V_keep_V_read;
reg corr5_out_V_user_V_read;
reg corr5_out_V_last_V_read;
reg corr5_out_V_id_V_read;
reg corr5_out_V_dest_V_read;
reg corr6_out_V_valid_V_write;
reg corr6_out_V_data_V_write;
reg corr6_out_V_keep_V_write;
reg corr6_out_V_user_V_write;
reg corr6_out_V_last_V_write;
reg corr6_out_V_id_V_write;
reg corr6_out_V_dest_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [55:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [5:0] out_layer_data_V_4_0_address0;
reg    out_layer_data_V_4_0_ce0;
reg    out_layer_data_V_4_0_we0;
reg   [11:0] out_layer_data_V_4_0_d0;
wire   [11:0] out_layer_data_V_4_0_q0;
reg   [5:0] out_layer_data_V_4_1_address0;
reg    out_layer_data_V_4_1_ce0;
reg    out_layer_data_V_4_1_we0;
reg   [11:0] out_layer_data_V_4_1_d0;
wire   [11:0] out_layer_data_V_4_1_q0;
reg   [5:0] out_layer_data_V_4_2_address0;
reg    out_layer_data_V_4_2_ce0;
reg    out_layer_data_V_4_2_we0;
reg   [11:0] out_layer_data_V_4_2_d0;
wire   [11:0] out_layer_data_V_4_2_q0;
reg   [5:0] out_layer_data_V_4_3_address0;
reg    out_layer_data_V_4_3_ce0;
reg    out_layer_data_V_4_3_we0;
reg   [11:0] out_layer_data_V_4_3_d0;
wire   [11:0] out_layer_data_V_4_3_q0;
reg   [5:0] out_layer_data_V_4_4_address0;
reg    out_layer_data_V_4_4_ce0;
reg    out_layer_data_V_4_4_we0;
reg   [11:0] out_layer_data_V_4_4_d0;
wire   [11:0] out_layer_data_V_4_4_q0;
reg   [5:0] out_layer_data_V_4_5_address0;
reg    out_layer_data_V_4_5_ce0;
reg    out_layer_data_V_4_5_we0;
reg   [11:0] out_layer_data_V_4_5_d0;
wire   [11:0] out_layer_data_V_4_5_q0;
reg   [5:0] out_layer_data_V_4_6_address0;
reg    out_layer_data_V_4_6_ce0;
reg    out_layer_data_V_4_6_we0;
reg   [11:0] out_layer_data_V_4_6_d0;
wire   [11:0] out_layer_data_V_4_6_q0;
reg   [5:0] out_layer_data_V_4_7_address0;
reg    out_layer_data_V_4_7_ce0;
reg    out_layer_data_V_4_7_we0;
reg   [11:0] out_layer_data_V_4_7_d0;
wire   [11:0] out_layer_data_V_4_7_q0;
reg   [5:0] out_layer_data_V_4_8_address0;
reg    out_layer_data_V_4_8_ce0;
reg    out_layer_data_V_4_8_we0;
reg   [11:0] out_layer_data_V_4_8_d0;
wire   [11:0] out_layer_data_V_4_8_q0;
reg   [5:0] out_layer_data_V_4_9_address0;
reg    out_layer_data_V_4_9_ce0;
reg    out_layer_data_V_4_9_we0;
reg   [11:0] out_layer_data_V_4_9_d0;
wire   [11:0] out_layer_data_V_4_9_q0;
reg   [5:0] out_layer_data_V_4_10_address0;
reg    out_layer_data_V_4_10_ce0;
reg    out_layer_data_V_4_10_we0;
reg   [11:0] out_layer_data_V_4_10_d0;
wire   [11:0] out_layer_data_V_4_10_q0;
reg   [5:0] out_layer_data_V_4_11_address0;
reg    out_layer_data_V_4_11_ce0;
reg    out_layer_data_V_4_11_we0;
reg   [11:0] out_layer_data_V_4_11_d0;
wire   [11:0] out_layer_data_V_4_11_q0;
wire   [3:0] biases_layer6_V_address0;
reg    biases_layer6_V_ce0;
wire   [2:0] biases_layer6_V_q0;
wire   [10:0] weights_layer6_V_address0;
reg    weights_layer6_V_ce0;
wire   [4:0] weights_layer6_V_q0;
reg    corr5_out_V_valid_V_blk_n;
wire    ap_CS_fsm_state31;
wire   [0:0] icmp_ln765_fu_2753_p2;
wire    ap_CS_fsm_state33;
wire   [0:0] icmp_ln784_fu_2887_p2;
reg    corr5_out_V_data_V_blk_n;
reg    corr5_out_V_keep_V_blk_n;
reg    corr5_out_V_user_V_blk_n;
reg    corr5_out_V_last_V_blk_n;
reg    corr5_out_V_id_V_blk_n;
reg    corr5_out_V_dest_V_blk_n;
reg    corr6_out_V_valid_V_blk_n;
wire    ap_CS_fsm_state56;
reg    corr6_out_V_data_V_blk_n;
reg    corr6_out_V_keep_V_blk_n;
reg    corr6_out_V_user_V_blk_n;
reg    corr6_out_V_last_V_blk_n;
reg    corr6_out_V_id_V_blk_n;
reg    corr6_out_V_dest_V_blk_n;
wire   [0:0] icmp_ln728_fu_2165_p2;
wire    ap_CS_fsm_state2;
wire   [6:0] current_line_fu_2171_p2;
reg   [6:0] current_line_reg_3589;
wire   [6:0] add_ln740_fu_2183_p2;
wire    ap_CS_fsm_state3;
wire   [6:0] add_ln740_1_fu_2200_p2;
wire    ap_CS_fsm_state5;
wire   [6:0] add_ln740_2_fu_2217_p2;
wire    ap_CS_fsm_state7;
wire   [6:0] add_ln740_3_fu_2234_p2;
wire    ap_CS_fsm_state9;
wire   [6:0] add_ln740_4_fu_2251_p2;
wire    ap_CS_fsm_state11;
wire   [6:0] add_ln740_5_fu_2268_p2;
wire    ap_CS_fsm_state13;
wire   [6:0] add_ln740_6_fu_2285_p2;
wire    ap_CS_fsm_state15;
wire   [6:0] add_ln740_7_fu_2302_p2;
wire    ap_CS_fsm_state17;
wire   [6:0] add_ln740_8_fu_2319_p2;
wire    ap_CS_fsm_state19;
wire   [6:0] add_ln740_9_fu_2336_p2;
wire    ap_CS_fsm_state21;
wire   [6:0] add_ln740_10_fu_2353_p2;
wire    ap_CS_fsm_state23;
wire   [6:0] add_ln740_11_fu_2370_p2;
wire    ap_CS_fsm_state25;
wire   [0:0] icmp_ln749_fu_2381_p2;
reg   [0:0] icmp_ln749_reg_3690;
wire    ap_CS_fsm_state26;
wire   [0:0] icmp_ln762_fu_2387_p2;
reg   [0:0] icmp_ln762_reg_3694;
wire   [0:0] icmp_ln781_fu_2393_p2;
reg   [0:0] icmp_ln781_reg_3698;
wire   [0:0] and_ln800_fu_2405_p2;
reg   [0:0] and_ln800_reg_3702;
wire  signed [12:0] sext_ln321_fu_2441_p1;
reg  signed [12:0] sext_ln321_reg_3706;
wire   [0:0] or_ln781_fu_2445_p2;
reg   [0:0] or_ln781_reg_3712;
wire   [3:0] current_input_channe_4_fu_2457_p2;
reg   [3:0] current_input_channe_4_reg_3719;
wire    ap_CS_fsm_state27;
wire   [7:0] zext_ln751_fu_2463_p1;
reg   [7:0] zext_ln751_reg_3724;
wire   [0:0] icmp_ln746_fu_2451_p2;
wire   [0:0] grp_fu_2087_p2;
reg   [0:0] icmp_ln817_reg_3730;
wire   [1:0] filter_line_fu_2473_p2;
reg   [1:0] filter_line_reg_3737;
wire    ap_CS_fsm_state28;
wire   [12:0] add_ln321_29_fu_2542_p2;
reg   [12:0] add_ln321_29_reg_3742;
wire   [0:0] icmp_ln751_fu_2467_p2;
wire   [12:0] add_ln321_31_fu_2611_p2;
reg   [12:0] add_ln321_31_reg_3747;
wire   [12:0] add_ln321_33_fu_2638_p2;
reg   [12:0] add_ln321_33_reg_3752;
reg   [11:0] img_channel_valid_V_25_reg_3757;
reg   [11:0] img_channel_valid_V_26_reg_3762;
reg   [11:0] img_channel_valid_V_27_reg_3767;
reg   [11:0] img_channel_valid_V_28_reg_3772;
reg   [11:0] img_channel_data_V_a_18_reg_3777;
reg   [11:0] img_channel_data_V_a_19_reg_3782;
reg   [11:0] img_channel_data_V_a_20_reg_3787;
reg   [11:0] img_channel_data_V_a_21_reg_3792;
reg   [11:0] img_channel_keep_V_a_19_reg_3797;
reg   [11:0] img_channel_keep_V_a_20_reg_3802;
reg   [11:0] img_channel_keep_V_a_21_reg_3807;
reg   [11:0] img_channel_keep_V_a_22_reg_3812;
reg   [11:0] img_channel_user_V_a_17_reg_3817;
reg   [11:0] img_channel_user_V_a_18_reg_3822;
reg   [11:0] img_channel_user_V_a_19_reg_3827;
reg   [11:0] img_channel_user_V_a_20_reg_3832;
reg   [11:0] img_channel_last_V_a_19_reg_3837;
reg   [11:0] img_channel_last_V_a_20_reg_3842;
reg   [11:0] img_channel_last_V_a_21_reg_3847;
reg   [11:0] img_channel_last_V_a_22_reg_3852;
reg   [11:0] img_channel_id_V_add_19_reg_3857;
reg   [11:0] img_channel_id_V_add_20_reg_3862;
reg   [11:0] img_channel_id_V_add_21_reg_3867;
reg   [11:0] img_channel_id_V_add_22_reg_3872;
reg   [11:0] img_channel_dest_V_a_19_reg_3877;
reg   [11:0] img_channel_dest_V_a_20_reg_3882;
reg   [11:0] img_channel_dest_V_a_21_reg_3887;
reg   [11:0] img_channel_dest_V_a_22_reg_3892;
wire   [6:0] index_input_element_fu_2712_p2;
reg   [6:0] index_input_element_reg_3900;
wire    ap_CS_fsm_state29;
wire   [0:0] icmp_ln753_fu_2706_p2;
wire   [12:0] add_ln321_37_fu_2738_p2;
reg   [12:0] add_ln321_37_reg_3910;
wire   [6:0] index_input_element_8_fu_2779_p2;
wire    io_acc_block_signal_op430;
reg    ap_block_state31;
wire   [11:0] add_ln321_41_fu_2819_p2;
reg   [11:0] add_ln321_41_reg_3953;
wire    ap_CS_fsm_state32;
reg   [11:0] img_channel_valid_V_32_reg_3958;
reg   [11:0] img_channel_valid_V_33_reg_3963;
reg   [11:0] img_channel_valid_V_34_reg_3968;
reg   [11:0] img_channel_valid_V_35_reg_3973;
reg   [11:0] img_channel_data_V_a_23_reg_3978;
reg   [11:0] img_channel_data_V_a_24_reg_3983;
reg   [11:0] img_channel_data_V_a_25_reg_3988;
reg   [11:0] img_channel_data_V_a_26_reg_3993;
reg   [11:0] img_channel_keep_V_a_24_reg_3998;
reg   [11:0] img_channel_keep_V_a_25_reg_4003;
reg   [11:0] img_channel_keep_V_a_26_reg_4008;
reg   [11:0] img_channel_keep_V_a_27_reg_4013;
reg   [11:0] img_channel_user_V_a_22_reg_4018;
reg   [11:0] img_channel_user_V_a_23_reg_4023;
reg   [11:0] img_channel_user_V_a_24_reg_4028;
reg   [11:0] img_channel_user_V_a_25_reg_4033;
reg   [11:0] img_channel_last_V_a_24_reg_4038;
reg   [11:0] img_channel_last_V_a_25_reg_4043;
reg   [11:0] img_channel_last_V_a_26_reg_4048;
reg   [11:0] img_channel_last_V_a_27_reg_4053;
reg   [11:0] img_channel_id_V_add_24_reg_4058;
reg   [11:0] img_channel_id_V_add_25_reg_4063;
reg   [11:0] img_channel_id_V_add_26_reg_4068;
reg   [11:0] img_channel_id_V_add_27_reg_4073;
reg   [11:0] img_channel_dest_V_a_24_reg_4078;
reg   [11:0] img_channel_dest_V_a_25_reg_4083;
reg   [11:0] img_channel_dest_V_a_26_reg_4088;
reg   [11:0] img_channel_dest_V_a_27_reg_4093;
wire   [6:0] index_input_element_11_fu_2913_p2;
wire    io_acc_block_signal_op548;
reg    ap_block_state33;
wire   [10:0] add_ln321_46_fu_2947_p2;
reg   [10:0] add_ln321_46_reg_4106;
wire    ap_CS_fsm_state34;
wire   [12:0] add_ln321_48_fu_2970_p2;
reg   [12:0] add_ln321_48_reg_4111;
wire   [6:0] index_input_element_13_fu_2982_p2;
reg   [6:0] index_input_element_13_reg_4119;
wire    ap_CS_fsm_state35;
wire   [0:0] icmp_ln802_fu_2976_p2;
wire   [12:0] add_ln321_50_fu_3012_p2;
reg   [12:0] add_ln321_50_reg_4129;
wire   [10:0] add_ln321_52_fu_3051_p2;
reg   [10:0] add_ln321_52_reg_4164;
wire   [11:0] add_ln321_53_fu_3057_p2;
reg   [11:0] add_ln321_53_reg_4169;
wire   [6:0] index_input_element_14_fu_3079_p2;
reg   [6:0] index_input_element_14_reg_4177;
wire    ap_CS_fsm_state37;
wire   [0:0] icmp_ln810_fu_3073_p2;
wire   [11:0] add_ln321_55_fu_3109_p2;
reg   [11:0] add_ln321_55_reg_4187;
wire   [3:0] current_filter_fu_3130_p2;
reg   [3:0] current_filter_reg_4225;
wire    ap_CS_fsm_state39;
wire   [63:0] zext_ln825_fu_3136_p1;
reg   [63:0] zext_ln825_reg_4230;
wire   [0:0] icmp_ln819_fu_3124_p2;
wire   [11:0] zext_ln821_fu_3140_p1;
reg   [11:0] zext_ln821_reg_4235;
wire   [3:0] current_input_channe_5_fu_3150_p2;
reg   [3:0] current_input_channe_5_reg_4243;
wire    ap_CS_fsm_state40;
wire   [7:0] zext_ln203_fu_3156_p1;
reg   [7:0] zext_ln203_reg_4248;
wire   [0:0] icmp_ln821_fu_3144_p2;
wire   [7:0] add_ln203_16_fu_3172_p2;
reg   [7:0] add_ln203_16_reg_4253;
wire   [3:0] subfilter_element_fu_3184_p2;
reg   [3:0] subfilter_element_reg_4266;
wire    ap_CS_fsm_state41;
wire   [11:0] add_ln203_18_fu_3225_p2;
reg   [11:0] add_ln203_18_reg_4271;
wire   [0:0] icmp_ln823_fu_3178_p2;
wire    ap_CS_fsm_state42;
wire   [1:0] input_line_fu_3250_p2;
reg   [1:0] input_line_reg_4284;
wire    ap_CS_fsm_state44;
wire   [12:0] add_ln203_20_fu_3323_p2;
reg   [12:0] add_ln203_20_reg_4289;
wire   [0:0] icmp_ln827_fu_3244_p2;
wire   [8:0] add_ln203_21_fu_3341_p2;
reg   [8:0] add_ln203_21_reg_4294;
wire   [6:0] index_input_element_10_fu_3353_p2;
reg   [6:0] index_input_element_10_reg_4302;
wire    ap_CS_fsm_state45;
wire   [0:0] icmp_ln829_fu_3347_p2;
wire   [8:0] add_ln203_23_fu_3377_p2;
reg   [8:0] add_ln203_23_reg_4312;
wire   [6:0] index_input_element_12_fu_3392_p2;
reg   [6:0] index_input_element_12_reg_4320;
wire    ap_CS_fsm_state48;
reg   [5:0] out_layer_data_V_4_0_2_reg_4325;
wire   [0:0] icmp_ln835_fu_3386_p2;
reg   [5:0] out_layer_data_V_4_1_4_reg_4330;
reg   [5:0] out_layer_data_V_4_2_2_reg_4335;
reg   [5:0] out_layer_data_V_4_3_2_reg_4340;
reg   [5:0] out_layer_data_V_4_4_2_reg_4345;
reg   [5:0] out_layer_data_V_4_5_2_reg_4350;
reg   [5:0] out_layer_data_V_4_6_2_reg_4355;
reg   [5:0] out_layer_data_V_4_7_2_reg_4360;
reg   [5:0] out_layer_data_V_4_8_2_reg_4365;
reg   [5:0] out_layer_data_V_4_9_2_reg_4370;
reg   [5:0] out_layer_data_V_4_1_5_reg_4375;
reg   [5:0] out_layer_data_V_4_1_6_reg_4380;
wire   [11:0] add_ln703_fu_3415_p2;
reg   [11:0] add_ln703_reg_4390;
wire    ap_CS_fsm_state49;
wire  signed [11:0] sext_ln1265_fu_3421_p1;
reg  signed [11:0] sext_ln1265_reg_4406;
wire    ap_CS_fsm_state51;
wire  signed [10:0] sext_ln703_fu_3425_p1;
reg  signed [10:0] sext_ln703_reg_4411;
wire   [6:0] index_input_element_9_fu_3435_p2;
reg   [6:0] index_input_element_9_reg_4419;
wire    ap_CS_fsm_state52;
reg   [5:0] out_layer_data_V_4_0_4_reg_4425;
wire   [0:0] icmp_ln840_fu_3429_p2;
reg   [5:0] out_layer_data_V_4_1_10_reg_4430;
reg   [5:0] out_layer_data_V_4_2_4_reg_4435;
reg   [5:0] out_layer_data_V_4_3_4_reg_4440;
reg   [5:0] out_layer_data_V_4_4_4_reg_4445;
reg   [5:0] out_layer_data_V_4_5_4_reg_4450;
reg   [5:0] out_layer_data_V_4_6_4_reg_4455;
reg   [5:0] out_layer_data_V_4_7_4_reg_4460;
reg   [5:0] out_layer_data_V_4_8_4_reg_4465;
reg   [5:0] out_layer_data_V_4_9_4_reg_4470;
reg   [5:0] out_layer_data_V_4_1_11_reg_4475;
reg   [5:0] out_layer_data_V_4_1_12_reg_4480;
wire   [10:0] add_ln203_fu_3466_p2;
reg   [10:0] add_ln203_reg_4485;
wire    ap_CS_fsm_state53;
wire   [0:0] icmp_ln1494_fu_3471_p2;
reg   [0:0] icmp_ln1494_reg_4490;
wire   [11:0] select_ln6_fu_3485_p3;
reg   [11:0] select_ln6_reg_4495;
reg   [11:0] tmp_data_V_reg_4501;
wire    ap_CS_fsm_state54;
wire    ap_CS_fsm_state55;
reg   [3:0] subfilter_layer_V_address0;
reg    subfilter_layer_V_ce0;
reg    subfilter_layer_V_we0;
wire   [11:0] subfilter_layer_V_d0;
wire   [11:0] subfilter_layer_V_q0;
reg   [5:0] correlate_img_address0;
reg    correlate_img_ce0;
reg    correlate_img_we0;
wire   [11:0] correlate_img_q0;
reg   [11:0] img_channel_valid_V_address0;
reg    img_channel_valid_V_ce0;
reg    img_channel_valid_V_we0;
reg   [0:0] img_channel_valid_V_d0;
wire   [0:0] img_channel_valid_V_q0;
reg   [11:0] img_channel_valid_V_address1;
reg    img_channel_valid_V_ce1;
reg    img_channel_valid_V_we1;
reg   [0:0] img_channel_valid_V_d1;
wire   [0:0] img_channel_valid_V_q1;
reg   [11:0] img_channel_data_V_address0;
reg    img_channel_data_V_ce0;
reg    img_channel_data_V_we0;
reg   [11:0] img_channel_data_V_d0;
wire   [11:0] img_channel_data_V_q0;
reg   [11:0] img_channel_data_V_address1;
reg    img_channel_data_V_ce1;
reg    img_channel_data_V_we1;
reg   [11:0] img_channel_data_V_d1;
wire   [11:0] img_channel_data_V_q1;
reg   [11:0] img_channel_keep_V_address0;
reg    img_channel_keep_V_ce0;
reg    img_channel_keep_V_we0;
reg   [3:0] img_channel_keep_V_d0;
wire   [3:0] img_channel_keep_V_q0;
reg   [11:0] img_channel_keep_V_address1;
reg    img_channel_keep_V_ce1;
reg    img_channel_keep_V_we1;
reg   [3:0] img_channel_keep_V_d1;
wire   [3:0] img_channel_keep_V_q1;
reg   [11:0] img_channel_user_V_address0;
reg    img_channel_user_V_ce0;
reg    img_channel_user_V_we0;
reg   [0:0] img_channel_user_V_d0;
wire   [0:0] img_channel_user_V_q0;
reg   [11:0] img_channel_user_V_address1;
reg    img_channel_user_V_ce1;
reg    img_channel_user_V_we1;
reg   [0:0] img_channel_user_V_d1;
wire   [0:0] img_channel_user_V_q1;
reg   [11:0] img_channel_last_V_address0;
reg    img_channel_last_V_ce0;
reg    img_channel_last_V_we0;
reg   [0:0] img_channel_last_V_d0;
wire   [0:0] img_channel_last_V_q0;
reg   [11:0] img_channel_last_V_address1;
reg    img_channel_last_V_ce1;
reg    img_channel_last_V_we1;
reg   [0:0] img_channel_last_V_d1;
wire   [0:0] img_channel_last_V_q1;
reg   [11:0] img_channel_id_V_address0;
reg    img_channel_id_V_ce0;
reg    img_channel_id_V_we0;
reg   [0:0] img_channel_id_V_d0;
wire   [0:0] img_channel_id_V_q0;
reg   [11:0] img_channel_id_V_address1;
reg    img_channel_id_V_ce1;
reg    img_channel_id_V_we1;
reg   [0:0] img_channel_id_V_d1;
wire   [0:0] img_channel_id_V_q1;
reg   [11:0] img_channel_dest_V_address0;
reg    img_channel_dest_V_ce0;
reg    img_channel_dest_V_we0;
reg   [0:0] img_channel_dest_V_d0;
wire   [0:0] img_channel_dest_V_q0;
reg   [11:0] img_channel_dest_V_address1;
reg    img_channel_dest_V_ce1;
reg    img_channel_dest_V_we1;
reg   [0:0] img_channel_dest_V_d1;
wire   [0:0] img_channel_dest_V_q1;
reg   [12:0] channel_from_prev_ou_address0;
reg    channel_from_prev_ou_ce0;
reg    channel_from_prev_ou_we0;
wire   [11:0] channel_from_prev_ou_q0;
wire    grp_CORRELATE_1_fu_2070_ap_start;
wire    grp_CORRELATE_1_fu_2070_ap_done;
wire    grp_CORRELATE_1_fu_2070_ap_idle;
wire    grp_CORRELATE_1_fu_2070_ap_ready;
wire   [12:0] grp_CORRELATE_1_fu_2070_prev_output_channel_V_address0;
wire    grp_CORRELATE_1_fu_2070_prev_output_channel_V_ce0;
wire   [3:0] grp_CORRELATE_1_fu_2070_filter_V_address0;
wire    grp_CORRELATE_1_fu_2070_filter_V_ce0;
wire   [5:0] grp_CORRELATE_1_fu_2070_correlate_img_V_address0;
wire    grp_CORRELATE_1_fu_2070_correlate_img_V_ce0;
wire    grp_CORRELATE_1_fu_2070_correlate_img_V_we0;
wire   [11:0] grp_CORRELATE_1_fu_2070_correlate_img_V_d0;
reg   [6:0] current_line_0_reg_1769;
reg    ap_block_state1;
reg   [6:0] j_0_0_reg_1781;
wire   [0:0] icmp_ln740_fu_2177_p2;
reg   [6:0] j_0_1_reg_1792;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln740_1_fu_2194_p2;
reg   [6:0] j_0_2_reg_1803;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln740_2_fu_2211_p2;
reg   [6:0] j_0_3_reg_1814;
wire    ap_CS_fsm_state8;
wire   [0:0] icmp_ln740_3_fu_2228_p2;
reg   [6:0] j_0_4_reg_1825;
wire    ap_CS_fsm_state10;
wire   [0:0] icmp_ln740_4_fu_2245_p2;
reg   [6:0] j_0_5_reg_1836;
wire    ap_CS_fsm_state12;
wire   [0:0] icmp_ln740_5_fu_2262_p2;
reg   [6:0] j_0_6_reg_1847;
wire    ap_CS_fsm_state14;
wire   [0:0] icmp_ln740_6_fu_2279_p2;
reg   [6:0] j_0_7_reg_1858;
wire    ap_CS_fsm_state16;
wire   [0:0] icmp_ln740_7_fu_2296_p2;
reg   [6:0] j_0_8_reg_1869;
wire    ap_CS_fsm_state18;
wire   [0:0] icmp_ln740_8_fu_2313_p2;
reg   [6:0] j_0_9_reg_1880;
wire    ap_CS_fsm_state20;
wire   [0:0] icmp_ln740_9_fu_2330_p2;
reg   [6:0] j_0_10_reg_1891;
wire    ap_CS_fsm_state22;
wire   [0:0] icmp_ln740_10_fu_2347_p2;
reg   [6:0] j_0_11_reg_1902;
wire    ap_CS_fsm_state24;
wire   [0:0] icmp_ln740_11_fu_2364_p2;
reg   [3:0] current_input_channe_reg_1913;
reg   [1:0] filter_line_0_reg_1925;
reg   [6:0] index_input_element_s_reg_1936;
wire    ap_CS_fsm_state30;
reg   [6:0] index_input_element1_reg_1947;
reg   [6:0] index_input_element1_2_reg_1958;
reg   [6:0] index_input_element1_3_reg_1969;
wire    ap_CS_fsm_state36;
reg   [6:0] index_input_element2_reg_1980;
wire    ap_CS_fsm_state38;
reg   [3:0] current_filter_0_reg_1991;
reg   [3:0] current_input_channe_7_reg_2003;
reg   [3:0] subfilter_element_0_reg_2014;
wire    ap_CS_fsm_state43;
reg   [1:0] input_line_0_reg_2026;
reg   [6:0] index_input_element2_6_reg_2037;
wire    ap_CS_fsm_state46;
reg   [6:0] index_input_element2_7_reg_2048;
wire    ap_CS_fsm_state47;
wire    ap_CS_fsm_state50;
reg   [6:0] index_input_element2_8_reg_2059;
wire    io_acc_block_signal_op996;
reg    grp_CORRELATE_1_fu_2070_ap_start_reg;
wire   [63:0] zext_ln742_fu_2189_p1;
wire   [63:0] zext_ln742_1_fu_2206_p1;
wire   [63:0] zext_ln742_2_fu_2223_p1;
wire   [63:0] zext_ln742_3_fu_2240_p1;
wire   [63:0] zext_ln742_4_fu_2257_p1;
wire   [63:0] zext_ln742_5_fu_2274_p1;
wire   [63:0] zext_ln742_6_fu_2291_p1;
wire   [63:0] zext_ln742_7_fu_2308_p1;
wire   [63:0] zext_ln742_8_fu_2325_p1;
wire   [63:0] zext_ln742_9_fu_2342_p1;
wire   [63:0] zext_ln742_10_fu_2359_p1;
wire   [63:0] zext_ln742_11_fu_2376_p1;
wire   [63:0] zext_ln321_53_fu_2661_p1;
wire   [63:0] zext_ln321_52_fu_2644_p1;
wire   [63:0] zext_ln321_54_fu_2678_p1;
wire   [63:0] zext_ln321_55_fu_2695_p1;
wire   [63:0] zext_ln321_57_fu_2727_p1;
wire   [63:0] zext_ln321_58_fu_2743_p1;
wire   [63:0] zext_ln321_60_fu_2768_p1;
wire   [63:0] zext_ln321_67_fu_2842_p1;
wire   [63:0] zext_ln321_66_fu_2825_p1;
wire   [63:0] zext_ln321_68_fu_2859_p1;
wire   [63:0] zext_ln321_69_fu_2876_p1;
wire   [63:0] zext_ln321_71_fu_2902_p1;
wire   [63:0] zext_ln321_77_fu_3001_p1;
wire   [63:0] zext_ln321_78_fu_3063_p1;
wire   [63:0] zext_ln321_84_fu_3098_p1;
wire   [63:0] zext_ln321_85_fu_3114_p1;
wire   [63:0] zext_ln203_33_fu_3230_p1;
wire   [63:0] zext_ln825_1_fu_3234_p1;
wire   [63:0] zext_ln203_40_fu_3372_p1;
wire   [63:0] zext_ln203_41_fu_3382_p1;
wire   [63:0] zext_ln837_fu_3398_p1;
wire   [63:0] zext_ln842_fu_3441_p1;
wire   [63:0] zext_ln321_62_fu_3576_p1;
wire   [5:0] grp_fu_2077_p4;
wire   [0:0] icmp_ln800_fu_2399_p2;
wire   [10:0] tmp_31_fu_2411_p3;
wire   [8:0] tmp_32_fu_2423_p3;
wire   [11:0] zext_ln321_fu_2419_p1;
wire   [11:0] zext_ln321_46_fu_2431_p1;
wire   [11:0] sub_ln321_fu_2435_p2;
wire   [5:0] tmp_33_fu_2479_p3;
wire   [3:0] tmp_34_fu_2491_p3;
wire   [6:0] zext_ln321_47_fu_2487_p1;
wire   [6:0] zext_ln321_48_fu_2499_p1;
wire   [6:0] sub_ln321_3_fu_2503_p2;
wire  signed [7:0] sext_ln321_6_fu_2509_p1;
wire   [7:0] add_ln321_fu_2513_p2;
wire   [6:0] trunc_ln321_fu_2518_p1;
wire   [8:0] tmp_26_fu_2530_p3;
wire  signed [12:0] sext_ln321_7_fu_2538_p1;
wire   [12:0] p_shl_cast_fu_2522_p3;
wire   [5:0] tmp_35_fu_2548_p3;
wire   [3:0] tmp_36_fu_2560_p3;
wire   [6:0] zext_ln321_49_fu_2556_p1;
wire   [6:0] zext_ln321_50_fu_2568_p1;
wire   [6:0] sub_ln321_4_fu_2572_p2;
wire  signed [7:0] sext_ln321_8_fu_2578_p1;
wire   [7:0] add_ln321_30_fu_2582_p2;
wire   [6:0] trunc_ln321_4_fu_2587_p1;
wire   [8:0] tmp_27_fu_2599_p3;
wire  signed [12:0] sext_ln321_9_fu_2607_p1;
wire   [12:0] p_shl11_cast_fu_2591_p3;
wire   [12:0] zext_ln321_51_fu_2617_p1;
wire   [12:0] add_ln321_32_fu_2621_p2;
wire   [12:0] shl_ln321_fu_2626_p2;
wire   [12:0] shl_ln321_1_fu_2632_p2;
wire   [12:0] or_ln321_fu_2655_p2;
wire   [12:0] add_ln321_34_fu_2672_p2;
wire   [12:0] add_ln321_35_fu_2689_p2;
wire   [12:0] zext_ln321_56_fu_2718_p1;
wire   [12:0] add_ln321_36_fu_2722_p2;
wire   [12:0] zext_ln321_59_fu_2759_p1;
wire   [12:0] add_ln321_38_fu_2763_p2;
wire   [9:0] tmp_41_fu_2785_p3;
wire   [4:0] tmp_42_fu_2797_p3;
wire   [10:0] zext_ln321_64_fu_2805_p1;
wire   [10:0] zext_ln321_63_fu_2793_p1;
wire   [10:0] add_ln321_40_fu_2809_p2;
wire   [11:0] zext_ln321_65_fu_2815_p1;
wire   [11:0] add_ln321_42_fu_2836_p2;
wire   [11:0] add_ln321_43_fu_2853_p2;
wire   [11:0] add_ln321_44_fu_2870_p2;
wire   [11:0] zext_ln321_70_fu_2893_p1;
wire   [11:0] add_ln321_45_fu_2897_p2;
wire   [9:0] tmp_43_fu_2923_p3;
wire   [4:0] tmp_44_fu_2935_p3;
wire   [10:0] zext_ln321_73_fu_2931_p1;
wire   [10:0] zext_ln321_74_fu_2943_p1;
wire   [12:0] zext_ln321_72_fu_2919_p1;
wire   [12:0] add_ln321_47_fu_2953_p2;
wire   [12:0] shl_ln321_2_fu_2958_p2;
wire   [12:0] shl_ln321_3_fu_2964_p2;
wire   [10:0] zext_ln321_76_fu_2992_p1;
wire   [10:0] add_ln321_49_fu_2996_p2;
wire   [12:0] zext_ln321_75_fu_2988_p1;
wire   [9:0] tmp_45_fu_3017_p3;
wire   [4:0] tmp_46_fu_3029_p3;
wire   [10:0] zext_ln321_80_fu_3037_p1;
wire   [10:0] zext_ln321_79_fu_3025_p1;
wire   [10:0] add_ln321_51_fu_3041_p2;
wire   [11:0] zext_ln321_81_fu_3047_p1;
wire   [10:0] zext_ln321_83_fu_3089_p1;
wire   [10:0] add_ln321_54_fu_3093_p2;
wire   [11:0] zext_ln321_82_fu_3085_p1;
wire   [6:0] tmp_37_fu_3160_p3;
wire   [7:0] zext_ln203_30_fu_3168_p1;
wire   [7:0] zext_ln203_31_fu_3190_p1;
wire   [7:0] add_ln203_17_fu_3194_p2;
wire   [9:0] tmp_29_fu_3207_p3;
wire   [11:0] p_shl15_cast_fu_3199_p3;
wire   [11:0] zext_ln203_32_fu_3215_p1;
wire   [11:0] sub_ln203_fu_3219_p2;
wire   [5:0] tmp_38_fu_3256_p3;
wire   [3:0] tmp_39_fu_3268_p3;
wire   [6:0] zext_ln203_34_fu_3264_p1;
wire   [6:0] zext_ln203_36_fu_3280_p1;
wire   [6:0] sub_ln203_2_fu_3284_p2;
wire  signed [7:0] sext_ln203_4_fu_3290_p1;
wire   [7:0] add_ln203_19_fu_3294_p2;
wire   [6:0] trunc_ln203_fu_3299_p1;
wire   [8:0] tmp_30_fu_3311_p3;
wire  signed [12:0] sext_ln203_5_fu_3319_p1;
wire   [12:0] p_shl17_cast_fu_3303_p3;
wire   [7:0] tmp_40_fu_3329_p3;
wire   [8:0] zext_ln203_35_fu_3276_p1;
wire   [8:0] zext_ln203_37_fu_3337_p1;
wire   [12:0] zext_ln203_39_fu_3363_p1;
wire   [12:0] add_ln203_22_fu_3367_p2;
wire   [8:0] zext_ln203_38_fu_3359_p1;
wire   [11:0] grp_fu_2135_p14;
wire  signed [2:0] sext_ln1265_fu_3421_p0;
wire  signed [2:0] sext_ln703_fu_3425_p0;
wire   [10:0] trunc_ln703_fu_3457_p1;
wire   [11:0] aux_sum_V_fu_3461_p2;
wire   [0:0] tmp_28_fu_3477_p3;
wire   [13:0] shl_ln1118_1_fu_3500_p3;
wire   [15:0] shl_ln_fu_3493_p3;
wire  signed [15:0] sext_ln1118_fu_3507_p1;
wire   [10:0] select_ln13_fu_3517_p3;
wire   [14:0] lhs_V_fu_3523_p3;
wire   [15:0] r_V_fu_3511_p2;
wire   [15:0] zext_ln728_fu_3531_p1;
wire   [15:0] ret_V_fu_3535_p2;
wire   [8:0] zext_ln321_61_fu_3563_p1;
wire   [8:0] add_ln321_39_fu_3566_p2;
wire  signed [9:0] sext_ln321_10_fu_3572_p1;
reg   [55:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 56'd1;
#0 grp_CORRELATE_1_fu_2070_ap_start_reg = 1'b0;
end

conrr_layer6_out_bgk #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_layer_data_V_4_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_data_V_4_0_address0),
    .ce0(out_layer_data_V_4_0_ce0),
    .we0(out_layer_data_V_4_0_we0),
    .d0(out_layer_data_V_4_0_d0),
    .q0(out_layer_data_V_4_0_q0)
);

conrr_layer6_out_bgk #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_layer_data_V_4_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_data_V_4_1_address0),
    .ce0(out_layer_data_V_4_1_ce0),
    .we0(out_layer_data_V_4_1_we0),
    .d0(out_layer_data_V_4_1_d0),
    .q0(out_layer_data_V_4_1_q0)
);

conrr_layer6_out_bgk #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_layer_data_V_4_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_data_V_4_2_address0),
    .ce0(out_layer_data_V_4_2_ce0),
    .we0(out_layer_data_V_4_2_we0),
    .d0(out_layer_data_V_4_2_d0),
    .q0(out_layer_data_V_4_2_q0)
);

conrr_layer6_out_bgk #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_layer_data_V_4_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_data_V_4_3_address0),
    .ce0(out_layer_data_V_4_3_ce0),
    .we0(out_layer_data_V_4_3_we0),
    .d0(out_layer_data_V_4_3_d0),
    .q0(out_layer_data_V_4_3_q0)
);

conrr_layer6_out_bgk #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_layer_data_V_4_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_data_V_4_4_address0),
    .ce0(out_layer_data_V_4_4_ce0),
    .we0(out_layer_data_V_4_4_we0),
    .d0(out_layer_data_V_4_4_d0),
    .q0(out_layer_data_V_4_4_q0)
);

conrr_layer6_out_bgk #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_layer_data_V_4_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_data_V_4_5_address0),
    .ce0(out_layer_data_V_4_5_ce0),
    .we0(out_layer_data_V_4_5_we0),
    .d0(out_layer_data_V_4_5_d0),
    .q0(out_layer_data_V_4_5_q0)
);

conrr_layer6_out_bgk #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_layer_data_V_4_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_data_V_4_6_address0),
    .ce0(out_layer_data_V_4_6_ce0),
    .we0(out_layer_data_V_4_6_we0),
    .d0(out_layer_data_V_4_6_d0),
    .q0(out_layer_data_V_4_6_q0)
);

conrr_layer6_out_bgk #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_layer_data_V_4_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_data_V_4_7_address0),
    .ce0(out_layer_data_V_4_7_ce0),
    .we0(out_layer_data_V_4_7_we0),
    .d0(out_layer_data_V_4_7_d0),
    .q0(out_layer_data_V_4_7_q0)
);

conrr_layer6_out_bgk #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_layer_data_V_4_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_data_V_4_8_address0),
    .ce0(out_layer_data_V_4_8_ce0),
    .we0(out_layer_data_V_4_8_we0),
    .d0(out_layer_data_V_4_8_d0),
    .q0(out_layer_data_V_4_8_q0)
);

conrr_layer6_out_bgk #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_layer_data_V_4_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_data_V_4_9_address0),
    .ce0(out_layer_data_V_4_9_ce0),
    .we0(out_layer_data_V_4_9_we0),
    .d0(out_layer_data_V_4_9_d0),
    .q0(out_layer_data_V_4_9_q0)
);

conrr_layer6_out_bgk #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_layer_data_V_4_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_data_V_4_10_address0),
    .ce0(out_layer_data_V_4_10_ce0),
    .we0(out_layer_data_V_4_10_we0),
    .d0(out_layer_data_V_4_10_d0),
    .q0(out_layer_data_V_4_10_q0)
);

conrr_layer6_out_bgk #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_layer_data_V_4_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_data_V_4_11_address0),
    .ce0(out_layer_data_V_4_11_ce0),
    .we0(out_layer_data_V_4_11_we0),
    .d0(out_layer_data_V_4_11_d0),
    .q0(out_layer_data_V_4_11_q0)
);

conrr_layer6_biasbsm #(
    .DataWidth( 3 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
biases_layer6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(biases_layer6_V_address0),
    .ce0(biases_layer6_V_ce0),
    .q0(biases_layer6_V_q0)
);

conrr_layer6_weigbtn #(
    .DataWidth( 5 ),
    .AddressRange( 1296 ),
    .AddressWidth( 11 ))
weights_layer6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_layer6_V_address0),
    .ce0(weights_layer6_V_ce0),
    .q0(weights_layer6_V_q0)
);

conrr_layer3_subfGfk #(
    .DataWidth( 12 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
subfilter_layer_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(subfilter_layer_V_address0),
    .ce0(subfilter_layer_V_ce0),
    .we0(subfilter_layer_V_we0),
    .d0(subfilter_layer_V_d0),
    .q0(subfilter_layer_V_q0)
);

conrr_layer1_corrfYi #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
correlate_img_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(correlate_img_address0),
    .ce0(correlate_img_ce0),
    .we0(correlate_img_we0),
    .d0(grp_CORRELATE_1_fu_2070_correlate_img_V_d0),
    .q0(correlate_img_q0)
);

conrr_layer3_img_IfE #(
    .DataWidth( 1 ),
    .AddressRange( 2376 ),
    .AddressWidth( 12 ))
img_channel_valid_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_valid_V_address0),
    .ce0(img_channel_valid_V_ce0),
    .we0(img_channel_valid_V_we0),
    .d0(img_channel_valid_V_d0),
    .q0(img_channel_valid_V_q0),
    .address1(img_channel_valid_V_address1),
    .ce1(img_channel_valid_V_ce1),
    .we1(img_channel_valid_V_we1),
    .d1(img_channel_valid_V_d1),
    .q1(img_channel_valid_V_q1)
);

conrr_layer3_img_JfO #(
    .DataWidth( 12 ),
    .AddressRange( 2376 ),
    .AddressWidth( 12 ))
img_channel_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_data_V_address0),
    .ce0(img_channel_data_V_ce0),
    .we0(img_channel_data_V_we0),
    .d0(img_channel_data_V_d0),
    .q0(img_channel_data_V_q0),
    .address1(img_channel_data_V_address1),
    .ce1(img_channel_data_V_ce1),
    .we1(img_channel_data_V_we1),
    .d1(img_channel_data_V_d1),
    .q1(img_channel_data_V_q1)
);

conrr_layer3_img_KfY #(
    .DataWidth( 4 ),
    .AddressRange( 2376 ),
    .AddressWidth( 12 ))
img_channel_keep_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_keep_V_address0),
    .ce0(img_channel_keep_V_ce0),
    .we0(img_channel_keep_V_we0),
    .d0(img_channel_keep_V_d0),
    .q0(img_channel_keep_V_q0),
    .address1(img_channel_keep_V_address1),
    .ce1(img_channel_keep_V_ce1),
    .we1(img_channel_keep_V_we1),
    .d1(img_channel_keep_V_d1),
    .q1(img_channel_keep_V_q1)
);

conrr_layer3_img_IfE #(
    .DataWidth( 1 ),
    .AddressRange( 2376 ),
    .AddressWidth( 12 ))
img_channel_user_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_user_V_address0),
    .ce0(img_channel_user_V_ce0),
    .we0(img_channel_user_V_we0),
    .d0(img_channel_user_V_d0),
    .q0(img_channel_user_V_q0),
    .address1(img_channel_user_V_address1),
    .ce1(img_channel_user_V_ce1),
    .we1(img_channel_user_V_we1),
    .d1(img_channel_user_V_d1),
    .q1(img_channel_user_V_q1)
);

conrr_layer3_img_IfE #(
    .DataWidth( 1 ),
    .AddressRange( 2376 ),
    .AddressWidth( 12 ))
img_channel_last_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_last_V_address0),
    .ce0(img_channel_last_V_ce0),
    .we0(img_channel_last_V_we0),
    .d0(img_channel_last_V_d0),
    .q0(img_channel_last_V_q0),
    .address1(img_channel_last_V_address1),
    .ce1(img_channel_last_V_ce1),
    .we1(img_channel_last_V_we1),
    .d1(img_channel_last_V_d1),
    .q1(img_channel_last_V_q1)
);

conrr_layer3_img_IfE #(
    .DataWidth( 1 ),
    .AddressRange( 2376 ),
    .AddressWidth( 12 ))
img_channel_id_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_id_V_address0),
    .ce0(img_channel_id_V_ce0),
    .we0(img_channel_id_V_we0),
    .d0(img_channel_id_V_d0),
    .q0(img_channel_id_V_q0),
    .address1(img_channel_id_V_address1),
    .ce1(img_channel_id_V_ce1),
    .we1(img_channel_id_V_we1),
    .d1(img_channel_id_V_d1),
    .q1(img_channel_id_V_q1)
);

conrr_layer3_img_IfE #(
    .DataWidth( 1 ),
    .AddressRange( 2376 ),
    .AddressWidth( 12 ))
img_channel_dest_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_dest_V_address0),
    .ce0(img_channel_dest_V_ce0),
    .we0(img_channel_dest_V_we0),
    .d0(img_channel_dest_V_d0),
    .q0(img_channel_dest_V_q0),
    .address1(img_channel_dest_V_address1),
    .ce1(img_channel_dest_V_ce1),
    .we1(img_channel_dest_V_we1),
    .d1(img_channel_dest_V_d1),
    .q1(img_channel_dest_V_q1)
);

conrr_layer2_chanBew #(
    .DataWidth( 12 ),
    .AddressRange( 5508 ),
    .AddressWidth( 13 ))
channel_from_prev_ou_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(channel_from_prev_ou_address0),
    .ce0(channel_from_prev_ou_ce0),
    .we0(channel_from_prev_ou_we0),
    .d0(img_channel_data_V_q0),
    .q0(channel_from_prev_ou_q0)
);

CORRELATE_1 grp_CORRELATE_1_fu_2070(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_CORRELATE_1_fu_2070_ap_start),
    .ap_done(grp_CORRELATE_1_fu_2070_ap_done),
    .ap_idle(grp_CORRELATE_1_fu_2070_ap_idle),
    .ap_ready(grp_CORRELATE_1_fu_2070_ap_ready),
    .prev_output_channel_V_address0(grp_CORRELATE_1_fu_2070_prev_output_channel_V_address0),
    .prev_output_channel_V_ce0(grp_CORRELATE_1_fu_2070_prev_output_channel_V_ce0),
    .prev_output_channel_V_q0(channel_from_prev_ou_q0),
    .filter_V_address0(grp_CORRELATE_1_fu_2070_filter_V_address0),
    .filter_V_ce0(grp_CORRELATE_1_fu_2070_filter_V_ce0),
    .filter_V_q0(subfilter_layer_V_q0),
    .correlate_img_V_address0(grp_CORRELATE_1_fu_2070_correlate_img_V_address0),
    .correlate_img_V_ce0(grp_CORRELATE_1_fu_2070_correlate_img_V_ce0),
    .correlate_img_V_we0(grp_CORRELATE_1_fu_2070_correlate_img_V_we0),
    .correlate_img_V_d0(grp_CORRELATE_1_fu_2070_correlate_img_V_d0)
);

FSRCNN_mux_124_12bEo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 12 ),
    .din3_WIDTH( 12 ),
    .din4_WIDTH( 12 ),
    .din5_WIDTH( 12 ),
    .din6_WIDTH( 12 ),
    .din7_WIDTH( 12 ),
    .din8_WIDTH( 12 ),
    .din9_WIDTH( 12 ),
    .din10_WIDTH( 12 ),
    .din11_WIDTH( 12 ),
    .din12_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
FSRCNN_mux_124_12bEo_U115(
    .din0(out_layer_data_V_4_0_q0),
    .din1(out_layer_data_V_4_1_q0),
    .din2(out_layer_data_V_4_2_q0),
    .din3(out_layer_data_V_4_3_q0),
    .din4(out_layer_data_V_4_4_q0),
    .din5(out_layer_data_V_4_5_q0),
    .din6(out_layer_data_V_4_6_q0),
    .din7(out_layer_data_V_4_7_q0),
    .din8(out_layer_data_V_4_8_q0),
    .din9(out_layer_data_V_4_9_q0),
    .din10(out_layer_data_V_4_10_q0),
    .din11(out_layer_data_V_4_11_q0),
    .din12(current_filter_0_reg_1991),
    .dout(grp_fu_2135_p14)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln728_fu_2165_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_CORRELATE_1_fu_2070_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln827_fu_3244_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state44))) begin
            grp_CORRELATE_1_fu_2070_ap_start_reg <= 1'b1;
        end else if ((grp_CORRELATE_1_fu_2070_ap_ready == 1'b1)) begin
            grp_CORRELATE_1_fu_2070_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln746_fu_2451_p2 == 1'd1) & (grp_fu_2087_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
        current_filter_0_reg_1991 <= 4'd0;
    end else if (((icmp_ln840_fu_3429_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state52))) begin
        current_filter_0_reg_1991 <= current_filter_reg_4225;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln835_fu_3386_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        current_input_channe_7_reg_2003 <= current_input_channe_5_reg_4243;
    end else if (((icmp_ln819_fu_3124_p2 == 1'd0) & (icmp_ln817_reg_3730 == 1'd0) & (1'b1 == ap_CS_fsm_state39))) begin
        current_input_channe_7_reg_2003 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        current_input_channe_reg_1913 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state37) & ((icmp_ln810_fu_3073_p2 == 1'd1) | (icmp_ln781_reg_3698 == 1'd0)))) begin
        current_input_channe_reg_1913 <= current_input_channe_4_reg_3719;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        current_line_0_reg_1769 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state39) & ((icmp_ln819_fu_3124_p2 == 1'd1) | (icmp_ln817_reg_3730 == 1'd1)))) begin
        current_line_0_reg_1769 <= current_line_reg_3589;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln753_fu_2706_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        filter_line_0_reg_1925 <= filter_line_reg_3737;
    end else if (((icmp_ln749_reg_3690 == 1'd1) & (icmp_ln746_fu_2451_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
        filter_line_0_reg_1925 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln781_reg_3712 == 1'd0) & (1'b1 == ap_CS_fsm_state32))) begin
        index_input_element1_2_reg_1958 <= 7'd1;
    end else if ((~((io_acc_block_signal_op548 == 1'b0) & (icmp_ln784_fu_2887_p2 == 1'd0)) & (icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
        index_input_element1_2_reg_1958 <= index_input_element_11_fu_2913_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln800_reg_3702) & (1'b1 == ap_CS_fsm_state34))) begin
        index_input_element1_3_reg_1969 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        index_input_element1_3_reg_1969 <= index_input_element_13_reg_4119;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) & (((icmp_ln762_reg_3694 == 1'd1) & (icmp_ln749_reg_3690 == 1'd0)) | ((icmp_ln751_fu_2467_p2 == 1'd1) & (icmp_ln762_reg_3694 == 1'd1))))) begin
        index_input_element1_reg_1947 <= 7'd1;
    end else if ((~((io_acc_block_signal_op430 == 1'b0) & (icmp_ln765_fu_2753_p2 == 1'd0)) & (icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        index_input_element1_reg_1947 <= index_input_element_8_fu_2779_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln827_fu_3244_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state44))) begin
        index_input_element2_6_reg_2037 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        index_input_element2_6_reg_2037 <= index_input_element_10_reg_4302;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        index_input_element2_7_reg_2048 <= index_input_element_12_reg_4320;
    end else if (((1'b1 == ap_CS_fsm_state47) & (grp_CORRELATE_1_fu_2070_ap_done == 1'b1))) begin
        index_input_element2_7_reg_2048 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        index_input_element2_8_reg_2059 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state56) & (io_acc_block_signal_op996 == 1'b1))) begin
        index_input_element2_8_reg_2059 <= index_input_element_9_reg_4419;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (((icmp_ln781_reg_3698 == 1'd1) & (1'd0 == and_ln800_reg_3702)) | ((icmp_ln802_fu_2976_p2 == 1'd1) & (icmp_ln781_reg_3698 == 1'd1))))) begin
        index_input_element2_reg_1980 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        index_input_element2_reg_1980 <= index_input_element_14_reg_4177;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln749_reg_3690 == 1'd1) & (icmp_ln751_fu_2467_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        index_input_element_s_reg_1936 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        index_input_element_s_reg_1936 <= index_input_element_reg_3900;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln823_fu_3178_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        input_line_0_reg_2026 <= 2'd0;
    end else if (((icmp_ln829_fu_3347_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state45))) begin
        input_line_0_reg_2026 <= input_line_reg_4284;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln740_fu_2177_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        j_0_0_reg_1781 <= add_ln740_fu_2183_p2;
    end else if (((icmp_ln728_fu_2165_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        j_0_0_reg_1781 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln740_10_fu_2347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        j_0_10_reg_1891 <= add_ln740_10_fu_2353_p2;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        j_0_10_reg_1891 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln740_11_fu_2364_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        j_0_11_reg_1902 <= add_ln740_11_fu_2370_p2;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        j_0_11_reg_1902 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln740_1_fu_2194_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        j_0_1_reg_1792 <= add_ln740_1_fu_2200_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        j_0_1_reg_1792 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln740_2_fu_2211_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        j_0_2_reg_1803 <= add_ln740_2_fu_2217_p2;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        j_0_2_reg_1803 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln740_3_fu_2228_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        j_0_3_reg_1814 <= add_ln740_3_fu_2234_p2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        j_0_3_reg_1814 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln740_4_fu_2245_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        j_0_4_reg_1825 <= add_ln740_4_fu_2251_p2;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        j_0_4_reg_1825 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln740_5_fu_2262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        j_0_5_reg_1836 <= add_ln740_5_fu_2268_p2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        j_0_5_reg_1836 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln740_6_fu_2279_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        j_0_6_reg_1847 <= add_ln740_6_fu_2285_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        j_0_6_reg_1847 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln740_7_fu_2296_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        j_0_7_reg_1858 <= add_ln740_7_fu_2302_p2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        j_0_7_reg_1858 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln740_8_fu_2313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        j_0_8_reg_1869 <= add_ln740_8_fu_2319_p2;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        j_0_8_reg_1869 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln740_9_fu_2330_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        j_0_9_reg_1880 <= add_ln740_9_fu_2336_p2;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        j_0_9_reg_1880 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln821_fu_3144_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        subfilter_element_0_reg_2014 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        subfilter_element_0_reg_2014 <= subfilter_element_reg_4266;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln821_fu_3144_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        add_ln203_16_reg_4253 <= add_ln203_16_fu_3172_p2;
        zext_ln203_reg_4248[3 : 0] <= zext_ln203_fu_3156_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln823_fu_3178_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        add_ln203_18_reg_4271 <= add_ln203_18_fu_3225_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln827_fu_3244_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state44))) begin
        add_ln203_20_reg_4289[12 : 1] <= add_ln203_20_fu_3323_p2[12 : 1];
        add_ln203_21_reg_4294[8 : 2] <= add_ln203_21_fu_3341_p2[8 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln829_fu_3347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state45))) begin
        add_ln203_23_reg_4312 <= add_ln203_23_fu_3377_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        add_ln203_reg_4485 <= add_ln203_fu_3466_p2;
        icmp_ln1494_reg_4490 <= icmp_ln1494_fu_3471_p2;
        select_ln6_reg_4495 <= select_ln6_fu_3485_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln749_reg_3690 == 1'd1) & (icmp_ln751_fu_2467_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        add_ln321_29_reg_3742[12 : 1] <= add_ln321_29_fu_2542_p2[12 : 1];
        add_ln321_31_reg_3747[12 : 1] <= add_ln321_31_fu_2611_p2[12 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) & (((icmp_ln762_reg_3694 == 1'd1) & (icmp_ln749_reg_3690 == 1'd0)) | ((icmp_ln751_fu_2467_p2 == 1'd1) & (icmp_ln762_reg_3694 == 1'd1))))) begin
        add_ln321_33_reg_3752[12 : 1] <= add_ln321_33_fu_2638_p2[12 : 1];
        img_channel_data_V_a_18_reg_3777[11 : 1] <= zext_ln321_53_fu_2661_p1[11 : 1];
        img_channel_data_V_a_19_reg_3782[11 : 1] <= zext_ln321_52_fu_2644_p1[11 : 1];
        img_channel_data_V_a_20_reg_3787[11 : 1] <= zext_ln321_54_fu_2678_p1[11 : 1];
        img_channel_data_V_a_21_reg_3792[11 : 1] <= zext_ln321_55_fu_2695_p1[11 : 1];
        img_channel_dest_V_a_19_reg_3877[11 : 1] <= zext_ln321_53_fu_2661_p1[11 : 1];
        img_channel_dest_V_a_20_reg_3882[11 : 1] <= zext_ln321_52_fu_2644_p1[11 : 1];
        img_channel_dest_V_a_21_reg_3887[11 : 1] <= zext_ln321_54_fu_2678_p1[11 : 1];
        img_channel_dest_V_a_22_reg_3892[11 : 1] <= zext_ln321_55_fu_2695_p1[11 : 1];
        img_channel_id_V_add_19_reg_3857[11 : 1] <= zext_ln321_53_fu_2661_p1[11 : 1];
        img_channel_id_V_add_20_reg_3862[11 : 1] <= zext_ln321_52_fu_2644_p1[11 : 1];
        img_channel_id_V_add_21_reg_3867[11 : 1] <= zext_ln321_54_fu_2678_p1[11 : 1];
        img_channel_id_V_add_22_reg_3872[11 : 1] <= zext_ln321_55_fu_2695_p1[11 : 1];
        img_channel_keep_V_a_19_reg_3797[11 : 1] <= zext_ln321_53_fu_2661_p1[11 : 1];
        img_channel_keep_V_a_20_reg_3802[11 : 1] <= zext_ln321_52_fu_2644_p1[11 : 1];
        img_channel_keep_V_a_21_reg_3807[11 : 1] <= zext_ln321_54_fu_2678_p1[11 : 1];
        img_channel_keep_V_a_22_reg_3812[11 : 1] <= zext_ln321_55_fu_2695_p1[11 : 1];
        img_channel_last_V_a_19_reg_3837[11 : 1] <= zext_ln321_53_fu_2661_p1[11 : 1];
        img_channel_last_V_a_20_reg_3842[11 : 1] <= zext_ln321_52_fu_2644_p1[11 : 1];
        img_channel_last_V_a_21_reg_3847[11 : 1] <= zext_ln321_54_fu_2678_p1[11 : 1];
        img_channel_last_V_a_22_reg_3852[11 : 1] <= zext_ln321_55_fu_2695_p1[11 : 1];
        img_channel_user_V_a_17_reg_3817[11 : 1] <= zext_ln321_53_fu_2661_p1[11 : 1];
        img_channel_user_V_a_18_reg_3822[11 : 1] <= zext_ln321_52_fu_2644_p1[11 : 1];
        img_channel_user_V_a_19_reg_3827[11 : 1] <= zext_ln321_54_fu_2678_p1[11 : 1];
        img_channel_user_V_a_20_reg_3832[11 : 1] <= zext_ln321_55_fu_2695_p1[11 : 1];
        img_channel_valid_V_25_reg_3757[11 : 1] <= zext_ln321_53_fu_2661_p1[11 : 1];
        img_channel_valid_V_26_reg_3762[11 : 1] <= zext_ln321_52_fu_2644_p1[11 : 1];
        img_channel_valid_V_27_reg_3767[11 : 1] <= zext_ln321_54_fu_2678_p1[11 : 1];
        img_channel_valid_V_28_reg_3772[11 : 1] <= zext_ln321_55_fu_2695_p1[11 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln753_fu_2706_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        add_ln321_37_reg_3910 <= add_ln321_37_fu_2738_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln781_reg_3712 == 1'd0) & (1'b1 == ap_CS_fsm_state32))) begin
        add_ln321_41_reg_3953[11 : 1] <= add_ln321_41_fu_2819_p2[11 : 1];
        img_channel_data_V_a_23_reg_3978[11 : 1] <= zext_ln321_67_fu_2842_p1[11 : 1];
        img_channel_data_V_a_24_reg_3983[11 : 1] <= zext_ln321_66_fu_2825_p1[11 : 1];
        img_channel_data_V_a_25_reg_3988[11 : 1] <= zext_ln321_68_fu_2859_p1[11 : 1];
        img_channel_data_V_a_26_reg_3993[11 : 1] <= zext_ln321_69_fu_2876_p1[11 : 1];
        img_channel_dest_V_a_24_reg_4078[11 : 1] <= zext_ln321_67_fu_2842_p1[11 : 1];
        img_channel_dest_V_a_25_reg_4083[11 : 1] <= zext_ln321_66_fu_2825_p1[11 : 1];
        img_channel_dest_V_a_26_reg_4088[11 : 1] <= zext_ln321_68_fu_2859_p1[11 : 1];
        img_channel_dest_V_a_27_reg_4093[11 : 1] <= zext_ln321_69_fu_2876_p1[11 : 1];
        img_channel_id_V_add_24_reg_4058[11 : 1] <= zext_ln321_67_fu_2842_p1[11 : 1];
        img_channel_id_V_add_25_reg_4063[11 : 1] <= zext_ln321_66_fu_2825_p1[11 : 1];
        img_channel_id_V_add_26_reg_4068[11 : 1] <= zext_ln321_68_fu_2859_p1[11 : 1];
        img_channel_id_V_add_27_reg_4073[11 : 1] <= zext_ln321_69_fu_2876_p1[11 : 1];
        img_channel_keep_V_a_24_reg_3998[11 : 1] <= zext_ln321_67_fu_2842_p1[11 : 1];
        img_channel_keep_V_a_25_reg_4003[11 : 1] <= zext_ln321_66_fu_2825_p1[11 : 1];
        img_channel_keep_V_a_26_reg_4008[11 : 1] <= zext_ln321_68_fu_2859_p1[11 : 1];
        img_channel_keep_V_a_27_reg_4013[11 : 1] <= zext_ln321_69_fu_2876_p1[11 : 1];
        img_channel_last_V_a_24_reg_4038[11 : 1] <= zext_ln321_67_fu_2842_p1[11 : 1];
        img_channel_last_V_a_25_reg_4043[11 : 1] <= zext_ln321_66_fu_2825_p1[11 : 1];
        img_channel_last_V_a_26_reg_4048[11 : 1] <= zext_ln321_68_fu_2859_p1[11 : 1];
        img_channel_last_V_a_27_reg_4053[11 : 1] <= zext_ln321_69_fu_2876_p1[11 : 1];
        img_channel_user_V_a_22_reg_4018[11 : 1] <= zext_ln321_67_fu_2842_p1[11 : 1];
        img_channel_user_V_a_23_reg_4023[11 : 1] <= zext_ln321_66_fu_2825_p1[11 : 1];
        img_channel_user_V_a_24_reg_4028[11 : 1] <= zext_ln321_68_fu_2859_p1[11 : 1];
        img_channel_user_V_a_25_reg_4033[11 : 1] <= zext_ln321_69_fu_2876_p1[11 : 1];
        img_channel_valid_V_32_reg_3958[11 : 1] <= zext_ln321_67_fu_2842_p1[11 : 1];
        img_channel_valid_V_33_reg_3963[11 : 1] <= zext_ln321_66_fu_2825_p1[11 : 1];
        img_channel_valid_V_34_reg_3968[11 : 1] <= zext_ln321_68_fu_2859_p1[11 : 1];
        img_channel_valid_V_35_reg_3973[11 : 1] <= zext_ln321_69_fu_2876_p1[11 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln800_reg_3702) & (1'b1 == ap_CS_fsm_state34))) begin
        add_ln321_46_reg_4106[10 : 1] <= add_ln321_46_fu_2947_p2[10 : 1];
        add_ln321_48_reg_4111[12 : 1] <= add_ln321_48_fu_2970_p2[12 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln800_reg_3702) & (icmp_ln802_fu_2976_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state35))) begin
        add_ln321_50_reg_4129 <= add_ln321_50_fu_3012_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (((icmp_ln781_reg_3698 == 1'd1) & (1'd0 == and_ln800_reg_3702)) | ((icmp_ln802_fu_2976_p2 == 1'd1) & (icmp_ln781_reg_3698 == 1'd1))))) begin
        add_ln321_52_reg_4164[10 : 1] <= add_ln321_52_fu_3051_p2[10 : 1];
        add_ln321_53_reg_4169[11 : 1] <= add_ln321_53_fu_3057_p2[11 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln781_reg_3698 == 1'd1) & (icmp_ln810_fu_3073_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        add_ln321_55_reg_4187 <= add_ln321_55_fu_3109_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        add_ln703_reg_4390 <= add_ln703_fu_3415_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        and_ln800_reg_3702 <= and_ln800_fu_2405_p2;
        icmp_ln749_reg_3690 <= icmp_ln749_fu_2381_p2;
        icmp_ln762_reg_3694 <= icmp_ln762_fu_2387_p2;
        icmp_ln781_reg_3698 <= icmp_ln781_fu_2393_p2;
        or_ln781_reg_3712 <= or_ln781_fu_2445_p2;
        sext_ln321_reg_3706[12 : 2] <= sext_ln321_fu_2441_p1[12 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln817_reg_3730 == 1'd0) & (1'b1 == ap_CS_fsm_state39))) begin
        current_filter_reg_4225 <= current_filter_fu_3130_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        current_input_channe_4_reg_3719 <= current_input_channe_4_fu_2457_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        current_input_channe_5_reg_4243 <= current_input_channe_5_fu_3150_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        current_line_reg_3589 <= current_line_fu_2171_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln749_reg_3690 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
        filter_line_reg_3737 <= filter_line_fu_2473_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln746_fu_2451_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        icmp_ln817_reg_3730 <= grp_fu_2087_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        index_input_element_10_reg_4302 <= index_input_element_10_fu_3353_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        index_input_element_12_reg_4320 <= index_input_element_12_fu_3392_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln800_reg_3702) & (1'b1 == ap_CS_fsm_state35))) begin
        index_input_element_13_reg_4119 <= index_input_element_13_fu_2982_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln781_reg_3698 == 1'd1) & (1'b1 == ap_CS_fsm_state37))) begin
        index_input_element_14_reg_4177 <= index_input_element_14_fu_3079_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        index_input_element_9_reg_4419 <= index_input_element_9_fu_3435_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        index_input_element_reg_3900 <= index_input_element_fu_2712_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        input_line_reg_4284 <= input_line_fu_3250_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln835_fu_3386_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state48))) begin
        out_layer_data_V_4_0_2_reg_4325 <= zext_ln837_fu_3398_p1;
        out_layer_data_V_4_1_4_reg_4330 <= zext_ln837_fu_3398_p1;
        out_layer_data_V_4_1_5_reg_4375 <= zext_ln837_fu_3398_p1;
        out_layer_data_V_4_1_6_reg_4380 <= zext_ln837_fu_3398_p1;
        out_layer_data_V_4_2_2_reg_4335 <= zext_ln837_fu_3398_p1;
        out_layer_data_V_4_3_2_reg_4340 <= zext_ln837_fu_3398_p1;
        out_layer_data_V_4_4_2_reg_4345 <= zext_ln837_fu_3398_p1;
        out_layer_data_V_4_5_2_reg_4350 <= zext_ln837_fu_3398_p1;
        out_layer_data_V_4_6_2_reg_4355 <= zext_ln837_fu_3398_p1;
        out_layer_data_V_4_7_2_reg_4360 <= zext_ln837_fu_3398_p1;
        out_layer_data_V_4_8_2_reg_4365 <= zext_ln837_fu_3398_p1;
        out_layer_data_V_4_9_2_reg_4370 <= zext_ln837_fu_3398_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln840_fu_3429_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state52))) begin
        out_layer_data_V_4_0_4_reg_4425 <= zext_ln842_fu_3441_p1;
        out_layer_data_V_4_1_10_reg_4430 <= zext_ln842_fu_3441_p1;
        out_layer_data_V_4_1_11_reg_4475 <= zext_ln842_fu_3441_p1;
        out_layer_data_V_4_1_12_reg_4480 <= zext_ln842_fu_3441_p1;
        out_layer_data_V_4_2_4_reg_4435 <= zext_ln842_fu_3441_p1;
        out_layer_data_V_4_3_4_reg_4440 <= zext_ln842_fu_3441_p1;
        out_layer_data_V_4_4_4_reg_4445 <= zext_ln842_fu_3441_p1;
        out_layer_data_V_4_5_4_reg_4450 <= zext_ln842_fu_3441_p1;
        out_layer_data_V_4_6_4_reg_4455 <= zext_ln842_fu_3441_p1;
        out_layer_data_V_4_7_4_reg_4460 <= zext_ln842_fu_3441_p1;
        out_layer_data_V_4_8_4_reg_4465 <= zext_ln842_fu_3441_p1;
        out_layer_data_V_4_9_4_reg_4470 <= zext_ln842_fu_3441_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        sext_ln1265_reg_4406 <= sext_ln1265_fu_3421_p1;
        sext_ln703_reg_4411 <= sext_ln703_fu_3425_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        subfilter_element_reg_4266 <= subfilter_element_fu_3184_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        tmp_data_V_reg_4501 <= {{ret_V_fu_3535_p2[15:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln749_reg_3690 == 1'd1) & (icmp_ln746_fu_2451_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
        zext_ln751_reg_3724[3 : 0] <= zext_ln751_fu_2463_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln819_fu_3124_p2 == 1'd0) & (icmp_ln817_reg_3730 == 1'd0) & (1'b1 == ap_CS_fsm_state39))) begin
        zext_ln821_reg_4235[3 : 0] <= zext_ln821_fu_3140_p1[3 : 0];
        zext_ln825_reg_4230[3 : 0] <= zext_ln825_fu_3136_p1[3 : 0];
    end
end

always @ (*) begin
    if (((icmp_ln728_fu_2165_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        biases_layer6_V_ce0 = 1'b1;
    end else begin
        biases_layer6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        channel_from_prev_ou_address0 = zext_ln203_41_fu_3382_p1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        channel_from_prev_ou_address0 = grp_CORRELATE_1_fu_2070_prev_output_channel_V_address0;
    end else begin
        channel_from_prev_ou_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        channel_from_prev_ou_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        channel_from_prev_ou_ce0 = grp_CORRELATE_1_fu_2070_prev_output_channel_V_ce0;
    end else begin
        channel_from_prev_ou_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        channel_from_prev_ou_we0 = 1'b1;
    end else begin
        channel_from_prev_ou_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33)) | ((icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31)))) begin
        corr5_out_V_data_V_blk_n = corr5_out_V_data_V_empty_n;
    end else begin
        corr5_out_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op548 == 1'b0) & (icmp_ln784_fu_2887_p2 == 1'd0)) & (icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33)) | (~((io_acc_block_signal_op430 == 1'b0) & (icmp_ln765_fu_2753_p2 == 1'd0)) & (icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31)))) begin
        corr5_out_V_data_V_read = 1'b1;
    end else begin
        corr5_out_V_data_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33)) | ((icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31)))) begin
        corr5_out_V_dest_V_blk_n = corr5_out_V_dest_V_empty_n;
    end else begin
        corr5_out_V_dest_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op548 == 1'b0) & (icmp_ln784_fu_2887_p2 == 1'd0)) & (icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33)) | (~((io_acc_block_signal_op430 == 1'b0) & (icmp_ln765_fu_2753_p2 == 1'd0)) & (icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31)))) begin
        corr5_out_V_dest_V_read = 1'b1;
    end else begin
        corr5_out_V_dest_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33)) | ((icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31)))) begin
        corr5_out_V_id_V_blk_n = corr5_out_V_id_V_empty_n;
    end else begin
        corr5_out_V_id_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op548 == 1'b0) & (icmp_ln784_fu_2887_p2 == 1'd0)) & (icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33)) | (~((io_acc_block_signal_op430 == 1'b0) & (icmp_ln765_fu_2753_p2 == 1'd0)) & (icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31)))) begin
        corr5_out_V_id_V_read = 1'b1;
    end else begin
        corr5_out_V_id_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33)) | ((icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31)))) begin
        corr5_out_V_keep_V_blk_n = corr5_out_V_keep_V_empty_n;
    end else begin
        corr5_out_V_keep_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op548 == 1'b0) & (icmp_ln784_fu_2887_p2 == 1'd0)) & (icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33)) | (~((io_acc_block_signal_op430 == 1'b0) & (icmp_ln765_fu_2753_p2 == 1'd0)) & (icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31)))) begin
        corr5_out_V_keep_V_read = 1'b1;
    end else begin
        corr5_out_V_keep_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33)) | ((icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31)))) begin
        corr5_out_V_last_V_blk_n = corr5_out_V_last_V_empty_n;
    end else begin
        corr5_out_V_last_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op548 == 1'b0) & (icmp_ln784_fu_2887_p2 == 1'd0)) & (icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33)) | (~((io_acc_block_signal_op430 == 1'b0) & (icmp_ln765_fu_2753_p2 == 1'd0)) & (icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31)))) begin
        corr5_out_V_last_V_read = 1'b1;
    end else begin
        corr5_out_V_last_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33)) | ((icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31)))) begin
        corr5_out_V_user_V_blk_n = corr5_out_V_user_V_empty_n;
    end else begin
        corr5_out_V_user_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op548 == 1'b0) & (icmp_ln784_fu_2887_p2 == 1'd0)) & (icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33)) | (~((io_acc_block_signal_op430 == 1'b0) & (icmp_ln765_fu_2753_p2 == 1'd0)) & (icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31)))) begin
        corr5_out_V_user_V_read = 1'b1;
    end else begin
        corr5_out_V_user_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33)) | ((icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31)))) begin
        corr5_out_V_valid_V_blk_n = corr5_out_V_valid_V_empty_n;
    end else begin
        corr5_out_V_valid_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op548 == 1'b0) & (icmp_ln784_fu_2887_p2 == 1'd0)) & (icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33)) | (~((io_acc_block_signal_op430 == 1'b0) & (icmp_ln765_fu_2753_p2 == 1'd0)) & (icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31)))) begin
        corr5_out_V_valid_V_read = 1'b1;
    end else begin
        corr5_out_V_valid_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        corr6_out_V_data_V_blk_n = corr6_out_V_data_V_full_n;
    end else begin
        corr6_out_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state56) & (io_acc_block_signal_op996 == 1'b1))) begin
        corr6_out_V_data_V_write = 1'b1;
    end else begin
        corr6_out_V_data_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        corr6_out_V_dest_V_blk_n = corr6_out_V_dest_V_full_n;
    end else begin
        corr6_out_V_dest_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state56) & (io_acc_block_signal_op996 == 1'b1))) begin
        corr6_out_V_dest_V_write = 1'b1;
    end else begin
        corr6_out_V_dest_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        corr6_out_V_id_V_blk_n = corr6_out_V_id_V_full_n;
    end else begin
        corr6_out_V_id_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state56) & (io_acc_block_signal_op996 == 1'b1))) begin
        corr6_out_V_id_V_write = 1'b1;
    end else begin
        corr6_out_V_id_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        corr6_out_V_keep_V_blk_n = corr6_out_V_keep_V_full_n;
    end else begin
        corr6_out_V_keep_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state56) & (io_acc_block_signal_op996 == 1'b1))) begin
        corr6_out_V_keep_V_write = 1'b1;
    end else begin
        corr6_out_V_keep_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        corr6_out_V_last_V_blk_n = corr6_out_V_last_V_full_n;
    end else begin
        corr6_out_V_last_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state56) & (io_acc_block_signal_op996 == 1'b1))) begin
        corr6_out_V_last_V_write = 1'b1;
    end else begin
        corr6_out_V_last_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        corr6_out_V_user_V_blk_n = corr6_out_V_user_V_full_n;
    end else begin
        corr6_out_V_user_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state56) & (io_acc_block_signal_op996 == 1'b1))) begin
        corr6_out_V_user_V_write = 1'b1;
    end else begin
        corr6_out_V_user_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        corr6_out_V_valid_V_blk_n = corr6_out_V_valid_V_full_n;
    end else begin
        corr6_out_V_valid_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state56) & (io_acc_block_signal_op996 == 1'b1))) begin
        corr6_out_V_valid_V_write = 1'b1;
    end else begin
        corr6_out_V_valid_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        correlate_img_address0 = zext_ln837_fu_3398_p1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        correlate_img_address0 = grp_CORRELATE_1_fu_2070_correlate_img_V_address0;
    end else begin
        correlate_img_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        correlate_img_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        correlate_img_ce0 = grp_CORRELATE_1_fu_2070_correlate_img_V_ce0;
    end else begin
        correlate_img_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        correlate_img_we0 = grp_CORRELATE_1_fu_2070_correlate_img_V_we0;
    end else begin
        correlate_img_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        img_channel_data_V_address0 = zext_ln203_40_fu_3372_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        img_channel_data_V_address0 = zext_ln321_84_fu_3098_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        img_channel_data_V_address0 = img_channel_data_V_a_26_reg_3993;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        img_channel_data_V_address0 = img_channel_data_V_a_25_reg_3988;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_data_V_address0 = img_channel_data_V_a_21_reg_3792;
    end else if (((icmp_ln765_fu_2753_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        img_channel_data_V_address0 = img_channel_data_V_a_18_reg_3777;
    end else if (((icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        img_channel_data_V_address0 = zext_ln321_60_fu_2768_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        img_channel_data_V_address0 = zext_ln321_58_fu_2743_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        img_channel_data_V_address0 = zext_ln321_57_fu_2727_p1;
    end else begin
        img_channel_data_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        img_channel_data_V_address1 = zext_ln321_85_fu_3114_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        img_channel_data_V_address1 = zext_ln321_78_fu_3063_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        img_channel_data_V_address1 = zext_ln321_77_fu_3001_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        img_channel_data_V_address1 = img_channel_data_V_a_24_reg_3983;
    end else if (((icmp_ln784_fu_2887_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
        img_channel_data_V_address1 = img_channel_data_V_a_23_reg_3978;
    end else if (((icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
        img_channel_data_V_address1 = zext_ln321_71_fu_2902_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_data_V_address1 = img_channel_data_V_a_19_reg_3782;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        img_channel_data_V_address1 = img_channel_data_V_a_20_reg_3787;
    end else begin
        img_channel_data_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state30) | (~((io_acc_block_signal_op548 == 1'b0) & (icmp_ln784_fu_2887_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33)) | (~((io_acc_block_signal_op430 == 1'b0) & (icmp_ln765_fu_2753_p2 == 1'd0)) & (icmp_ln765_fu_2753_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31)) | (~((io_acc_block_signal_op430 == 1'b0) & (icmp_ln765_fu_2753_p2 == 1'd0)) & (icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31)))) begin
        img_channel_data_V_ce0 = 1'b1;
    end else begin
        img_channel_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | (~((io_acc_block_signal_op548 == 1'b0) & (icmp_ln784_fu_2887_p2 == 1'd0)) & (icmp_ln784_fu_2887_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33)) | (~((io_acc_block_signal_op548 == 1'b0) & (icmp_ln784_fu_2887_p2 == 1'd0)) & (icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33)) | (~((io_acc_block_signal_op430 == 1'b0) & (icmp_ln765_fu_2753_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31)))) begin
        img_channel_data_V_ce1 = 1'b1;
    end else begin
        img_channel_data_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_data_V_d0 = img_channel_data_V_q1;
    end else if (((icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        img_channel_data_V_d0 = corr5_out_V_data_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30))) begin
        img_channel_data_V_d0 = img_channel_data_V_q0;
    end else begin
        img_channel_data_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state36))) begin
        img_channel_data_V_d1 = img_channel_data_V_q1;
    end else if (((icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
        img_channel_data_V_d1 = corr5_out_V_data_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state38))) begin
        img_channel_data_V_d1 = img_channel_data_V_q0;
    end else begin
        img_channel_data_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | ((or_ln781_reg_3712 == 1'd0) & (1'b1 == ap_CS_fsm_state34)) | ((icmp_ln762_reg_3694 == 1'd1) & (1'b1 == ap_CS_fsm_state32)) | (~((io_acc_block_signal_op430 == 1'b0) & (icmp_ln765_fu_2753_p2 == 1'd0)) & (icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31)))) begin
        img_channel_data_V_we0 = 1'b1;
    end else begin
        img_channel_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | ((or_ln781_reg_3712 == 1'd0) & (1'b1 == ap_CS_fsm_state34)) | ((icmp_ln762_reg_3694 == 1'd1) & (1'b1 == ap_CS_fsm_state32)) | (~((io_acc_block_signal_op548 == 1'b0) & (icmp_ln784_fu_2887_p2 == 1'd0)) & (icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33)))) begin
        img_channel_data_V_we1 = 1'b1;
    end else begin
        img_channel_data_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        img_channel_dest_V_address0 = zext_ln321_62_fu_3576_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        img_channel_dest_V_address0 = zext_ln321_84_fu_3098_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        img_channel_dest_V_address0 = img_channel_dest_V_a_27_reg_4093;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        img_channel_dest_V_address0 = img_channel_dest_V_a_26_reg_4088;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_dest_V_address0 = img_channel_dest_V_a_22_reg_3892;
    end else if (((icmp_ln765_fu_2753_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        img_channel_dest_V_address0 = img_channel_dest_V_a_19_reg_3877;
    end else if (((icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        img_channel_dest_V_address0 = zext_ln321_60_fu_2768_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        img_channel_dest_V_address0 = zext_ln321_58_fu_2743_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        img_channel_dest_V_address0 = zext_ln321_57_fu_2727_p1;
    end else begin
        img_channel_dest_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        img_channel_dest_V_address1 = zext_ln321_85_fu_3114_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        img_channel_dest_V_address1 = zext_ln321_78_fu_3063_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        img_channel_dest_V_address1 = zext_ln321_77_fu_3001_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        img_channel_dest_V_address1 = img_channel_dest_V_a_25_reg_4083;
    end else if (((icmp_ln784_fu_2887_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
        img_channel_dest_V_address1 = img_channel_dest_V_a_24_reg_4078;
    end else if (((icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
        img_channel_dest_V_address1 = zext_ln321_71_fu_2902_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_dest_V_address1 = img_channel_dest_V_a_20_reg_3882;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        img_channel_dest_V_address1 = img_channel_dest_V_a_21_reg_3887;
    end else begin
        img_channel_dest_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state30) | (~((io_acc_block_signal_op548 == 1'b0) & (icmp_ln784_fu_2887_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33)) | (~((io_acc_block_signal_op430 == 1'b0) & (icmp_ln765_fu_2753_p2 == 1'd0)) & (icmp_ln765_fu_2753_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31)) | (~((io_acc_block_signal_op430 == 1'b0) & (icmp_ln765_fu_2753_p2 == 1'd0)) & (icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31)))) begin
        img_channel_dest_V_ce0 = 1'b1;
    end else begin
        img_channel_dest_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | (~((io_acc_block_signal_op548 == 1'b0) & (icmp_ln784_fu_2887_p2 == 1'd0)) & (icmp_ln784_fu_2887_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33)) | (~((io_acc_block_signal_op548 == 1'b0) & (icmp_ln784_fu_2887_p2 == 1'd0)) & (icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33)) | (~((io_acc_block_signal_op430 == 1'b0) & (icmp_ln765_fu_2753_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31)))) begin
        img_channel_dest_V_ce1 = 1'b1;
    end else begin
        img_channel_dest_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_dest_V_d0 = img_channel_dest_V_q1;
    end else if (((icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        img_channel_dest_V_d0 = corr5_out_V_dest_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30))) begin
        img_channel_dest_V_d0 = img_channel_dest_V_q0;
    end else begin
        img_channel_dest_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state36))) begin
        img_channel_dest_V_d1 = img_channel_dest_V_q1;
    end else if (((icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
        img_channel_dest_V_d1 = corr5_out_V_dest_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state38))) begin
        img_channel_dest_V_d1 = img_channel_dest_V_q0;
    end else begin
        img_channel_dest_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | ((or_ln781_reg_3712 == 1'd0) & (1'b1 == ap_CS_fsm_state34)) | ((icmp_ln762_reg_3694 == 1'd1) & (1'b1 == ap_CS_fsm_state32)) | (~((io_acc_block_signal_op430 == 1'b0) & (icmp_ln765_fu_2753_p2 == 1'd0)) & (icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31)))) begin
        img_channel_dest_V_we0 = 1'b1;
    end else begin
        img_channel_dest_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | ((or_ln781_reg_3712 == 1'd0) & (1'b1 == ap_CS_fsm_state34)) | ((icmp_ln762_reg_3694 == 1'd1) & (1'b1 == ap_CS_fsm_state32)) | (~((io_acc_block_signal_op548 == 1'b0) & (icmp_ln784_fu_2887_p2 == 1'd0)) & (icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33)))) begin
        img_channel_dest_V_we1 = 1'b1;
    end else begin
        img_channel_dest_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        img_channel_id_V_address0 = zext_ln321_62_fu_3576_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        img_channel_id_V_address0 = zext_ln321_84_fu_3098_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        img_channel_id_V_address0 = img_channel_id_V_add_27_reg_4073;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        img_channel_id_V_address0 = img_channel_id_V_add_26_reg_4068;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_id_V_address0 = img_channel_id_V_add_22_reg_3872;
    end else if (((icmp_ln765_fu_2753_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        img_channel_id_V_address0 = img_channel_id_V_add_19_reg_3857;
    end else if (((icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        img_channel_id_V_address0 = zext_ln321_60_fu_2768_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        img_channel_id_V_address0 = zext_ln321_58_fu_2743_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        img_channel_id_V_address0 = zext_ln321_57_fu_2727_p1;
    end else begin
        img_channel_id_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        img_channel_id_V_address1 = zext_ln321_85_fu_3114_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        img_channel_id_V_address1 = zext_ln321_78_fu_3063_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        img_channel_id_V_address1 = zext_ln321_77_fu_3001_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        img_channel_id_V_address1 = img_channel_id_V_add_25_reg_4063;
    end else if (((icmp_ln784_fu_2887_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
        img_channel_id_V_address1 = img_channel_id_V_add_24_reg_4058;
    end else if (((icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
        img_channel_id_V_address1 = zext_ln321_71_fu_2902_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_id_V_address1 = img_channel_id_V_add_20_reg_3862;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        img_channel_id_V_address1 = img_channel_id_V_add_21_reg_3867;
    end else begin
        img_channel_id_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state30) | (~((io_acc_block_signal_op548 == 1'b0) & (icmp_ln784_fu_2887_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33)) | (~((io_acc_block_signal_op430 == 1'b0) & (icmp_ln765_fu_2753_p2 == 1'd0)) & (icmp_ln765_fu_2753_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31)) | (~((io_acc_block_signal_op430 == 1'b0) & (icmp_ln765_fu_2753_p2 == 1'd0)) & (icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31)))) begin
        img_channel_id_V_ce0 = 1'b1;
    end else begin
        img_channel_id_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | (~((io_acc_block_signal_op548 == 1'b0) & (icmp_ln784_fu_2887_p2 == 1'd0)) & (icmp_ln784_fu_2887_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33)) | (~((io_acc_block_signal_op548 == 1'b0) & (icmp_ln784_fu_2887_p2 == 1'd0)) & (icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33)) | (~((io_acc_block_signal_op430 == 1'b0) & (icmp_ln765_fu_2753_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31)))) begin
        img_channel_id_V_ce1 = 1'b1;
    end else begin
        img_channel_id_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_id_V_d0 = img_channel_id_V_q1;
    end else if (((icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        img_channel_id_V_d0 = corr5_out_V_id_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30))) begin
        img_channel_id_V_d0 = img_channel_id_V_q0;
    end else begin
        img_channel_id_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state36))) begin
        img_channel_id_V_d1 = img_channel_id_V_q1;
    end else if (((icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
        img_channel_id_V_d1 = corr5_out_V_id_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state38))) begin
        img_channel_id_V_d1 = img_channel_id_V_q0;
    end else begin
        img_channel_id_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | ((or_ln781_reg_3712 == 1'd0) & (1'b1 == ap_CS_fsm_state34)) | ((icmp_ln762_reg_3694 == 1'd1) & (1'b1 == ap_CS_fsm_state32)) | (~((io_acc_block_signal_op430 == 1'b0) & (icmp_ln765_fu_2753_p2 == 1'd0)) & (icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31)))) begin
        img_channel_id_V_we0 = 1'b1;
    end else begin
        img_channel_id_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | ((or_ln781_reg_3712 == 1'd0) & (1'b1 == ap_CS_fsm_state34)) | ((icmp_ln762_reg_3694 == 1'd1) & (1'b1 == ap_CS_fsm_state32)) | (~((io_acc_block_signal_op548 == 1'b0) & (icmp_ln784_fu_2887_p2 == 1'd0)) & (icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33)))) begin
        img_channel_id_V_we1 = 1'b1;
    end else begin
        img_channel_id_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        img_channel_keep_V_address0 = zext_ln321_62_fu_3576_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        img_channel_keep_V_address0 = zext_ln321_84_fu_3098_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        img_channel_keep_V_address0 = img_channel_keep_V_a_27_reg_4013;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        img_channel_keep_V_address0 = img_channel_keep_V_a_26_reg_4008;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_keep_V_address0 = img_channel_keep_V_a_22_reg_3812;
    end else if (((icmp_ln765_fu_2753_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        img_channel_keep_V_address0 = img_channel_keep_V_a_19_reg_3797;
    end else if (((icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        img_channel_keep_V_address0 = zext_ln321_60_fu_2768_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        img_channel_keep_V_address0 = zext_ln321_58_fu_2743_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        img_channel_keep_V_address0 = zext_ln321_57_fu_2727_p1;
    end else begin
        img_channel_keep_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        img_channel_keep_V_address1 = zext_ln321_85_fu_3114_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        img_channel_keep_V_address1 = zext_ln321_78_fu_3063_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        img_channel_keep_V_address1 = zext_ln321_77_fu_3001_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        img_channel_keep_V_address1 = img_channel_keep_V_a_25_reg_4003;
    end else if (((icmp_ln784_fu_2887_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
        img_channel_keep_V_address1 = img_channel_keep_V_a_24_reg_3998;
    end else if (((icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
        img_channel_keep_V_address1 = zext_ln321_71_fu_2902_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_keep_V_address1 = img_channel_keep_V_a_20_reg_3802;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        img_channel_keep_V_address1 = img_channel_keep_V_a_21_reg_3807;
    end else begin
        img_channel_keep_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state30) | (~((io_acc_block_signal_op548 == 1'b0) & (icmp_ln784_fu_2887_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33)) | (~((io_acc_block_signal_op430 == 1'b0) & (icmp_ln765_fu_2753_p2 == 1'd0)) & (icmp_ln765_fu_2753_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31)) | (~((io_acc_block_signal_op430 == 1'b0) & (icmp_ln765_fu_2753_p2 == 1'd0)) & (icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31)))) begin
        img_channel_keep_V_ce0 = 1'b1;
    end else begin
        img_channel_keep_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | (~((io_acc_block_signal_op548 == 1'b0) & (icmp_ln784_fu_2887_p2 == 1'd0)) & (icmp_ln784_fu_2887_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33)) | (~((io_acc_block_signal_op548 == 1'b0) & (icmp_ln784_fu_2887_p2 == 1'd0)) & (icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33)) | (~((io_acc_block_signal_op430 == 1'b0) & (icmp_ln765_fu_2753_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31)))) begin
        img_channel_keep_V_ce1 = 1'b1;
    end else begin
        img_channel_keep_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_keep_V_d0 = img_channel_keep_V_q1;
    end else if (((icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        img_channel_keep_V_d0 = corr5_out_V_keep_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30))) begin
        img_channel_keep_V_d0 = img_channel_keep_V_q0;
    end else begin
        img_channel_keep_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state36))) begin
        img_channel_keep_V_d1 = img_channel_keep_V_q1;
    end else if (((icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
        img_channel_keep_V_d1 = corr5_out_V_keep_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state38))) begin
        img_channel_keep_V_d1 = img_channel_keep_V_q0;
    end else begin
        img_channel_keep_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | ((or_ln781_reg_3712 == 1'd0) & (1'b1 == ap_CS_fsm_state34)) | ((icmp_ln762_reg_3694 == 1'd1) & (1'b1 == ap_CS_fsm_state32)) | (~((io_acc_block_signal_op430 == 1'b0) & (icmp_ln765_fu_2753_p2 == 1'd0)) & (icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31)))) begin
        img_channel_keep_V_we0 = 1'b1;
    end else begin
        img_channel_keep_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | ((or_ln781_reg_3712 == 1'd0) & (1'b1 == ap_CS_fsm_state34)) | ((icmp_ln762_reg_3694 == 1'd1) & (1'b1 == ap_CS_fsm_state32)) | (~((io_acc_block_signal_op548 == 1'b0) & (icmp_ln784_fu_2887_p2 == 1'd0)) & (icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33)))) begin
        img_channel_keep_V_we1 = 1'b1;
    end else begin
        img_channel_keep_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        img_channel_last_V_address0 = zext_ln321_62_fu_3576_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        img_channel_last_V_address0 = zext_ln321_84_fu_3098_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        img_channel_last_V_address0 = img_channel_last_V_a_27_reg_4053;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        img_channel_last_V_address0 = img_channel_last_V_a_26_reg_4048;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_last_V_address0 = img_channel_last_V_a_22_reg_3852;
    end else if (((icmp_ln765_fu_2753_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        img_channel_last_V_address0 = img_channel_last_V_a_19_reg_3837;
    end else if (((icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        img_channel_last_V_address0 = zext_ln321_60_fu_2768_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        img_channel_last_V_address0 = zext_ln321_58_fu_2743_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        img_channel_last_V_address0 = zext_ln321_57_fu_2727_p1;
    end else begin
        img_channel_last_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        img_channel_last_V_address1 = zext_ln321_85_fu_3114_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        img_channel_last_V_address1 = zext_ln321_78_fu_3063_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        img_channel_last_V_address1 = zext_ln321_77_fu_3001_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        img_channel_last_V_address1 = img_channel_last_V_a_25_reg_4043;
    end else if (((icmp_ln784_fu_2887_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
        img_channel_last_V_address1 = img_channel_last_V_a_24_reg_4038;
    end else if (((icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
        img_channel_last_V_address1 = zext_ln321_71_fu_2902_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_last_V_address1 = img_channel_last_V_a_20_reg_3842;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        img_channel_last_V_address1 = img_channel_last_V_a_21_reg_3847;
    end else begin
        img_channel_last_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state30) | (~((io_acc_block_signal_op548 == 1'b0) & (icmp_ln784_fu_2887_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33)) | (~((io_acc_block_signal_op430 == 1'b0) & (icmp_ln765_fu_2753_p2 == 1'd0)) & (icmp_ln765_fu_2753_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31)) | (~((io_acc_block_signal_op430 == 1'b0) & (icmp_ln765_fu_2753_p2 == 1'd0)) & (icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31)))) begin
        img_channel_last_V_ce0 = 1'b1;
    end else begin
        img_channel_last_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | (~((io_acc_block_signal_op548 == 1'b0) & (icmp_ln784_fu_2887_p2 == 1'd0)) & (icmp_ln784_fu_2887_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33)) | (~((io_acc_block_signal_op548 == 1'b0) & (icmp_ln784_fu_2887_p2 == 1'd0)) & (icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33)) | (~((io_acc_block_signal_op430 == 1'b0) & (icmp_ln765_fu_2753_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31)))) begin
        img_channel_last_V_ce1 = 1'b1;
    end else begin
        img_channel_last_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_last_V_d0 = img_channel_last_V_q1;
    end else if (((icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        img_channel_last_V_d0 = corr5_out_V_last_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30))) begin
        img_channel_last_V_d0 = img_channel_last_V_q0;
    end else begin
        img_channel_last_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state36))) begin
        img_channel_last_V_d1 = img_channel_last_V_q1;
    end else if (((icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
        img_channel_last_V_d1 = corr5_out_V_last_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state38))) begin
        img_channel_last_V_d1 = img_channel_last_V_q0;
    end else begin
        img_channel_last_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | ((or_ln781_reg_3712 == 1'd0) & (1'b1 == ap_CS_fsm_state34)) | ((icmp_ln762_reg_3694 == 1'd1) & (1'b1 == ap_CS_fsm_state32)) | (~((io_acc_block_signal_op430 == 1'b0) & (icmp_ln765_fu_2753_p2 == 1'd0)) & (icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31)))) begin
        img_channel_last_V_we0 = 1'b1;
    end else begin
        img_channel_last_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | ((or_ln781_reg_3712 == 1'd0) & (1'b1 == ap_CS_fsm_state34)) | ((icmp_ln762_reg_3694 == 1'd1) & (1'b1 == ap_CS_fsm_state32)) | (~((io_acc_block_signal_op548 == 1'b0) & (icmp_ln784_fu_2887_p2 == 1'd0)) & (icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33)))) begin
        img_channel_last_V_we1 = 1'b1;
    end else begin
        img_channel_last_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        img_channel_user_V_address0 = zext_ln321_62_fu_3576_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        img_channel_user_V_address0 = zext_ln321_84_fu_3098_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        img_channel_user_V_address0 = img_channel_user_V_a_25_reg_4033;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        img_channel_user_V_address0 = img_channel_user_V_a_24_reg_4028;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_user_V_address0 = img_channel_user_V_a_20_reg_3832;
    end else if (((icmp_ln765_fu_2753_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        img_channel_user_V_address0 = img_channel_user_V_a_17_reg_3817;
    end else if (((icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        img_channel_user_V_address0 = zext_ln321_60_fu_2768_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        img_channel_user_V_address0 = zext_ln321_58_fu_2743_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        img_channel_user_V_address0 = zext_ln321_57_fu_2727_p1;
    end else begin
        img_channel_user_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        img_channel_user_V_address1 = zext_ln321_85_fu_3114_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        img_channel_user_V_address1 = zext_ln321_78_fu_3063_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        img_channel_user_V_address1 = zext_ln321_77_fu_3001_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        img_channel_user_V_address1 = img_channel_user_V_a_23_reg_4023;
    end else if (((icmp_ln784_fu_2887_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
        img_channel_user_V_address1 = img_channel_user_V_a_22_reg_4018;
    end else if (((icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
        img_channel_user_V_address1 = zext_ln321_71_fu_2902_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_user_V_address1 = img_channel_user_V_a_18_reg_3822;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        img_channel_user_V_address1 = img_channel_user_V_a_19_reg_3827;
    end else begin
        img_channel_user_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state30) | (~((io_acc_block_signal_op548 == 1'b0) & (icmp_ln784_fu_2887_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33)) | (~((io_acc_block_signal_op430 == 1'b0) & (icmp_ln765_fu_2753_p2 == 1'd0)) & (icmp_ln765_fu_2753_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31)) | (~((io_acc_block_signal_op430 == 1'b0) & (icmp_ln765_fu_2753_p2 == 1'd0)) & (icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31)))) begin
        img_channel_user_V_ce0 = 1'b1;
    end else begin
        img_channel_user_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | (~((io_acc_block_signal_op548 == 1'b0) & (icmp_ln784_fu_2887_p2 == 1'd0)) & (icmp_ln784_fu_2887_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33)) | (~((io_acc_block_signal_op548 == 1'b0) & (icmp_ln784_fu_2887_p2 == 1'd0)) & (icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33)) | (~((io_acc_block_signal_op430 == 1'b0) & (icmp_ln765_fu_2753_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31)))) begin
        img_channel_user_V_ce1 = 1'b1;
    end else begin
        img_channel_user_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_user_V_d0 = img_channel_user_V_q1;
    end else if (((icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        img_channel_user_V_d0 = corr5_out_V_user_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30))) begin
        img_channel_user_V_d0 = img_channel_user_V_q0;
    end else begin
        img_channel_user_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state36))) begin
        img_channel_user_V_d1 = img_channel_user_V_q1;
    end else if (((icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
        img_channel_user_V_d1 = corr5_out_V_user_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state38))) begin
        img_channel_user_V_d1 = img_channel_user_V_q0;
    end else begin
        img_channel_user_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | ((or_ln781_reg_3712 == 1'd0) & (1'b1 == ap_CS_fsm_state34)) | ((icmp_ln762_reg_3694 == 1'd1) & (1'b1 == ap_CS_fsm_state32)) | (~((io_acc_block_signal_op430 == 1'b0) & (icmp_ln765_fu_2753_p2 == 1'd0)) & (icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31)))) begin
        img_channel_user_V_we0 = 1'b1;
    end else begin
        img_channel_user_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | ((or_ln781_reg_3712 == 1'd0) & (1'b1 == ap_CS_fsm_state34)) | ((icmp_ln762_reg_3694 == 1'd1) & (1'b1 == ap_CS_fsm_state32)) | (~((io_acc_block_signal_op548 == 1'b0) & (icmp_ln784_fu_2887_p2 == 1'd0)) & (icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33)))) begin
        img_channel_user_V_we1 = 1'b1;
    end else begin
        img_channel_user_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        img_channel_valid_V_address0 = zext_ln321_84_fu_3098_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        img_channel_valid_V_address0 = img_channel_valid_V_35_reg_3973;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        img_channel_valid_V_address0 = img_channel_valid_V_34_reg_3968;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_valid_V_address0 = img_channel_valid_V_28_reg_3772;
    end else if (((icmp_ln765_fu_2753_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        img_channel_valid_V_address0 = img_channel_valid_V_25_reg_3757;
    end else if (((icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        img_channel_valid_V_address0 = zext_ln321_60_fu_2768_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        img_channel_valid_V_address0 = zext_ln321_58_fu_2743_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        img_channel_valid_V_address0 = zext_ln321_57_fu_2727_p1;
    end else begin
        img_channel_valid_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        img_channel_valid_V_address1 = zext_ln321_85_fu_3114_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        img_channel_valid_V_address1 = zext_ln321_78_fu_3063_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        img_channel_valid_V_address1 = zext_ln321_77_fu_3001_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        img_channel_valid_V_address1 = img_channel_valid_V_33_reg_3963;
    end else if (((icmp_ln784_fu_2887_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
        img_channel_valid_V_address1 = img_channel_valid_V_32_reg_3958;
    end else if (((icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
        img_channel_valid_V_address1 = zext_ln321_71_fu_2902_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_valid_V_address1 = img_channel_valid_V_26_reg_3762;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        img_channel_valid_V_address1 = img_channel_valid_V_27_reg_3767;
    end else begin
        img_channel_valid_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state30) | (~((io_acc_block_signal_op548 == 1'b0) & (icmp_ln784_fu_2887_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33)) | (~((io_acc_block_signal_op430 == 1'b0) & (icmp_ln765_fu_2753_p2 == 1'd0)) & (icmp_ln765_fu_2753_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31)) | (~((io_acc_block_signal_op430 == 1'b0) & (icmp_ln765_fu_2753_p2 == 1'd0)) & (icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31)))) begin
        img_channel_valid_V_ce0 = 1'b1;
    end else begin
        img_channel_valid_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | (~((io_acc_block_signal_op548 == 1'b0) & (icmp_ln784_fu_2887_p2 == 1'd0)) & (icmp_ln784_fu_2887_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33)) | (~((io_acc_block_signal_op548 == 1'b0) & (icmp_ln784_fu_2887_p2 == 1'd0)) & (icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33)) | (~((io_acc_block_signal_op430 == 1'b0) & (icmp_ln765_fu_2753_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31)))) begin
        img_channel_valid_V_ce1 = 1'b1;
    end else begin
        img_channel_valid_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_valid_V_d0 = img_channel_valid_V_q1;
    end else if (((icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        img_channel_valid_V_d0 = corr5_out_V_valid_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30))) begin
        img_channel_valid_V_d0 = img_channel_valid_V_q0;
    end else begin
        img_channel_valid_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state36))) begin
        img_channel_valid_V_d1 = img_channel_valid_V_q1;
    end else if (((icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
        img_channel_valid_V_d1 = corr5_out_V_valid_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state38))) begin
        img_channel_valid_V_d1 = img_channel_valid_V_q0;
    end else begin
        img_channel_valid_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | ((or_ln781_reg_3712 == 1'd0) & (1'b1 == ap_CS_fsm_state34)) | ((icmp_ln762_reg_3694 == 1'd1) & (1'b1 == ap_CS_fsm_state32)) | (~((io_acc_block_signal_op430 == 1'b0) & (icmp_ln765_fu_2753_p2 == 1'd0)) & (icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31)))) begin
        img_channel_valid_V_we0 = 1'b1;
    end else begin
        img_channel_valid_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | ((or_ln781_reg_3712 == 1'd0) & (1'b1 == ap_CS_fsm_state34)) | ((icmp_ln762_reg_3694 == 1'd1) & (1'b1 == ap_CS_fsm_state32)) | (~((io_acc_block_signal_op548 == 1'b0) & (icmp_ln784_fu_2887_p2 == 1'd0)) & (icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33)))) begin
        img_channel_valid_V_we1 = 1'b1;
    end else begin
        img_channel_valid_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln728_fu_2165_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_data_V_4_0_address0 = out_layer_data_V_4_0_4_reg_4425;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        out_layer_data_V_4_0_address0 = zext_ln842_fu_3441_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_data_V_4_0_address0 = out_layer_data_V_4_0_2_reg_4325;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        out_layer_data_V_4_0_address0 = zext_ln837_fu_3398_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        out_layer_data_V_4_0_address0 = zext_ln742_fu_2189_p1;
    end else begin
        out_layer_data_V_4_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state50))) begin
        out_layer_data_V_4_0_ce0 = 1'b1;
    end else begin
        out_layer_data_V_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_data_V_4_0_d0 = {{ret_V_fu_3535_p2[15:4]}};
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_data_V_4_0_d0 = add_ln703_reg_4390;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        out_layer_data_V_4_0_d0 = 12'd0;
    end else begin
        out_layer_data_V_4_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state54) & (current_filter_0_reg_1991 == 4'd0)) | ((icmp_ln740_fu_2177_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_CS_fsm_state50) & (current_filter_0_reg_1991 == 4'd0)))) begin
        out_layer_data_V_4_0_we0 = 1'b1;
    end else begin
        out_layer_data_V_4_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_data_V_4_10_address0 = out_layer_data_V_4_1_11_reg_4475;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        out_layer_data_V_4_10_address0 = zext_ln842_fu_3441_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_data_V_4_10_address0 = out_layer_data_V_4_1_5_reg_4375;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        out_layer_data_V_4_10_address0 = zext_ln837_fu_3398_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        out_layer_data_V_4_10_address0 = zext_ln742_10_fu_2359_p1;
    end else begin
        out_layer_data_V_4_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state50))) begin
        out_layer_data_V_4_10_ce0 = 1'b1;
    end else begin
        out_layer_data_V_4_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_data_V_4_10_d0 = {{ret_V_fu_3535_p2[15:4]}};
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_data_V_4_10_d0 = add_ln703_reg_4390;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        out_layer_data_V_4_10_d0 = 12'd0;
    end else begin
        out_layer_data_V_4_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state54) & (current_filter_0_reg_1991 == 4'd10)) | ((icmp_ln740_10_fu_2347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23)) | ((1'b1 == ap_CS_fsm_state50) & (current_filter_0_reg_1991 == 4'd10)))) begin
        out_layer_data_V_4_10_we0 = 1'b1;
    end else begin
        out_layer_data_V_4_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_data_V_4_11_address0 = out_layer_data_V_4_1_12_reg_4480;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        out_layer_data_V_4_11_address0 = zext_ln842_fu_3441_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_data_V_4_11_address0 = out_layer_data_V_4_1_6_reg_4380;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        out_layer_data_V_4_11_address0 = zext_ln837_fu_3398_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        out_layer_data_V_4_11_address0 = zext_ln742_11_fu_2376_p1;
    end else begin
        out_layer_data_V_4_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state50))) begin
        out_layer_data_V_4_11_ce0 = 1'b1;
    end else begin
        out_layer_data_V_4_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_data_V_4_11_d0 = {{ret_V_fu_3535_p2[15:4]}};
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_data_V_4_11_d0 = add_ln703_reg_4390;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        out_layer_data_V_4_11_d0 = 12'd0;
    end else begin
        out_layer_data_V_4_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state54) & ((current_filter_0_reg_1991 == 4'd11) | ((current_filter_0_reg_1991 == 4'd12) | ((current_filter_0_reg_1991 == 4'd13) | ((current_filter_0_reg_1991 == 4'd14) | (current_filter_0_reg_1991 == 4'd15)))))) | ((icmp_ln740_11_fu_2364_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25)) | ((1'b1 == ap_CS_fsm_state50) & ((current_filter_0_reg_1991 == 4'd11) | ((current_filter_0_reg_1991 == 4'd12) | ((current_filter_0_reg_1991 == 4'd13) | ((current_filter_0_reg_1991 == 4'd14) | (current_filter_0_reg_1991 == 4'd15)))))))) begin
        out_layer_data_V_4_11_we0 = 1'b1;
    end else begin
        out_layer_data_V_4_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_data_V_4_1_address0 = out_layer_data_V_4_1_10_reg_4430;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        out_layer_data_V_4_1_address0 = zext_ln842_fu_3441_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_data_V_4_1_address0 = out_layer_data_V_4_1_4_reg_4330;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        out_layer_data_V_4_1_address0 = zext_ln837_fu_3398_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        out_layer_data_V_4_1_address0 = zext_ln742_1_fu_2206_p1;
    end else begin
        out_layer_data_V_4_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state50))) begin
        out_layer_data_V_4_1_ce0 = 1'b1;
    end else begin
        out_layer_data_V_4_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_data_V_4_1_d0 = {{ret_V_fu_3535_p2[15:4]}};
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_data_V_4_1_d0 = add_ln703_reg_4390;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        out_layer_data_V_4_1_d0 = 12'd0;
    end else begin
        out_layer_data_V_4_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state54) & (current_filter_0_reg_1991 == 4'd1)) | ((icmp_ln740_1_fu_2194_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_CS_fsm_state50) & (current_filter_0_reg_1991 == 4'd1)))) begin
        out_layer_data_V_4_1_we0 = 1'b1;
    end else begin
        out_layer_data_V_4_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_data_V_4_2_address0 = out_layer_data_V_4_2_4_reg_4435;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        out_layer_data_V_4_2_address0 = zext_ln842_fu_3441_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_data_V_4_2_address0 = out_layer_data_V_4_2_2_reg_4335;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        out_layer_data_V_4_2_address0 = zext_ln837_fu_3398_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        out_layer_data_V_4_2_address0 = zext_ln742_2_fu_2223_p1;
    end else begin
        out_layer_data_V_4_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state50))) begin
        out_layer_data_V_4_2_ce0 = 1'b1;
    end else begin
        out_layer_data_V_4_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_data_V_4_2_d0 = {{ret_V_fu_3535_p2[15:4]}};
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_data_V_4_2_d0 = add_ln703_reg_4390;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        out_layer_data_V_4_2_d0 = 12'd0;
    end else begin
        out_layer_data_V_4_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state54) & (current_filter_0_reg_1991 == 4'd2)) | ((icmp_ln740_2_fu_2211_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_CS_fsm_state50) & (current_filter_0_reg_1991 == 4'd2)))) begin
        out_layer_data_V_4_2_we0 = 1'b1;
    end else begin
        out_layer_data_V_4_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_data_V_4_3_address0 = out_layer_data_V_4_3_4_reg_4440;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        out_layer_data_V_4_3_address0 = zext_ln842_fu_3441_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_data_V_4_3_address0 = out_layer_data_V_4_3_2_reg_4340;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        out_layer_data_V_4_3_address0 = zext_ln837_fu_3398_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        out_layer_data_V_4_3_address0 = zext_ln742_3_fu_2240_p1;
    end else begin
        out_layer_data_V_4_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state50))) begin
        out_layer_data_V_4_3_ce0 = 1'b1;
    end else begin
        out_layer_data_V_4_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_data_V_4_3_d0 = {{ret_V_fu_3535_p2[15:4]}};
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_data_V_4_3_d0 = add_ln703_reg_4390;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        out_layer_data_V_4_3_d0 = 12'd0;
    end else begin
        out_layer_data_V_4_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state54) & (current_filter_0_reg_1991 == 4'd3)) | ((icmp_ln740_3_fu_2228_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_CS_fsm_state50) & (current_filter_0_reg_1991 == 4'd3)))) begin
        out_layer_data_V_4_3_we0 = 1'b1;
    end else begin
        out_layer_data_V_4_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_data_V_4_4_address0 = out_layer_data_V_4_4_4_reg_4445;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        out_layer_data_V_4_4_address0 = zext_ln842_fu_3441_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_data_V_4_4_address0 = out_layer_data_V_4_4_2_reg_4345;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        out_layer_data_V_4_4_address0 = zext_ln837_fu_3398_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        out_layer_data_V_4_4_address0 = zext_ln742_4_fu_2257_p1;
    end else begin
        out_layer_data_V_4_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state50))) begin
        out_layer_data_V_4_4_ce0 = 1'b1;
    end else begin
        out_layer_data_V_4_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_data_V_4_4_d0 = {{ret_V_fu_3535_p2[15:4]}};
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_data_V_4_4_d0 = add_ln703_reg_4390;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        out_layer_data_V_4_4_d0 = 12'd0;
    end else begin
        out_layer_data_V_4_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state54) & (current_filter_0_reg_1991 == 4'd4)) | ((icmp_ln740_4_fu_2245_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11)) | ((1'b1 == ap_CS_fsm_state50) & (current_filter_0_reg_1991 == 4'd4)))) begin
        out_layer_data_V_4_4_we0 = 1'b1;
    end else begin
        out_layer_data_V_4_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_data_V_4_5_address0 = out_layer_data_V_4_5_4_reg_4450;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        out_layer_data_V_4_5_address0 = zext_ln842_fu_3441_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_data_V_4_5_address0 = out_layer_data_V_4_5_2_reg_4350;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        out_layer_data_V_4_5_address0 = zext_ln837_fu_3398_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        out_layer_data_V_4_5_address0 = zext_ln742_5_fu_2274_p1;
    end else begin
        out_layer_data_V_4_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state50))) begin
        out_layer_data_V_4_5_ce0 = 1'b1;
    end else begin
        out_layer_data_V_4_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_data_V_4_5_d0 = {{ret_V_fu_3535_p2[15:4]}};
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_data_V_4_5_d0 = add_ln703_reg_4390;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        out_layer_data_V_4_5_d0 = 12'd0;
    end else begin
        out_layer_data_V_4_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state54) & (current_filter_0_reg_1991 == 4'd5)) | ((icmp_ln740_5_fu_2262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13)) | ((1'b1 == ap_CS_fsm_state50) & (current_filter_0_reg_1991 == 4'd5)))) begin
        out_layer_data_V_4_5_we0 = 1'b1;
    end else begin
        out_layer_data_V_4_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_data_V_4_6_address0 = out_layer_data_V_4_6_4_reg_4455;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        out_layer_data_V_4_6_address0 = zext_ln842_fu_3441_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_data_V_4_6_address0 = out_layer_data_V_4_6_2_reg_4355;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        out_layer_data_V_4_6_address0 = zext_ln837_fu_3398_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        out_layer_data_V_4_6_address0 = zext_ln742_6_fu_2291_p1;
    end else begin
        out_layer_data_V_4_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state50))) begin
        out_layer_data_V_4_6_ce0 = 1'b1;
    end else begin
        out_layer_data_V_4_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_data_V_4_6_d0 = {{ret_V_fu_3535_p2[15:4]}};
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_data_V_4_6_d0 = add_ln703_reg_4390;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        out_layer_data_V_4_6_d0 = 12'd0;
    end else begin
        out_layer_data_V_4_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state54) & (current_filter_0_reg_1991 == 4'd6)) | ((icmp_ln740_6_fu_2279_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | ((1'b1 == ap_CS_fsm_state50) & (current_filter_0_reg_1991 == 4'd6)))) begin
        out_layer_data_V_4_6_we0 = 1'b1;
    end else begin
        out_layer_data_V_4_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_data_V_4_7_address0 = out_layer_data_V_4_7_4_reg_4460;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        out_layer_data_V_4_7_address0 = zext_ln842_fu_3441_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_data_V_4_7_address0 = out_layer_data_V_4_7_2_reg_4360;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        out_layer_data_V_4_7_address0 = zext_ln837_fu_3398_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        out_layer_data_V_4_7_address0 = zext_ln742_7_fu_2308_p1;
    end else begin
        out_layer_data_V_4_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state50))) begin
        out_layer_data_V_4_7_ce0 = 1'b1;
    end else begin
        out_layer_data_V_4_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_data_V_4_7_d0 = {{ret_V_fu_3535_p2[15:4]}};
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_data_V_4_7_d0 = add_ln703_reg_4390;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        out_layer_data_V_4_7_d0 = 12'd0;
    end else begin
        out_layer_data_V_4_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state54) & (current_filter_0_reg_1991 == 4'd7)) | ((icmp_ln740_7_fu_2296_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_CS_fsm_state50) & (current_filter_0_reg_1991 == 4'd7)))) begin
        out_layer_data_V_4_7_we0 = 1'b1;
    end else begin
        out_layer_data_V_4_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_data_V_4_8_address0 = out_layer_data_V_4_8_4_reg_4465;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        out_layer_data_V_4_8_address0 = zext_ln842_fu_3441_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_data_V_4_8_address0 = out_layer_data_V_4_8_2_reg_4365;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        out_layer_data_V_4_8_address0 = zext_ln837_fu_3398_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        out_layer_data_V_4_8_address0 = zext_ln742_8_fu_2325_p1;
    end else begin
        out_layer_data_V_4_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state50))) begin
        out_layer_data_V_4_8_ce0 = 1'b1;
    end else begin
        out_layer_data_V_4_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_data_V_4_8_d0 = {{ret_V_fu_3535_p2[15:4]}};
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_data_V_4_8_d0 = add_ln703_reg_4390;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        out_layer_data_V_4_8_d0 = 12'd0;
    end else begin
        out_layer_data_V_4_8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state54) & (current_filter_0_reg_1991 == 4'd8)) | ((icmp_ln740_8_fu_2313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state19)) | ((1'b1 == ap_CS_fsm_state50) & (current_filter_0_reg_1991 == 4'd8)))) begin
        out_layer_data_V_4_8_we0 = 1'b1;
    end else begin
        out_layer_data_V_4_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_data_V_4_9_address0 = out_layer_data_V_4_9_4_reg_4470;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        out_layer_data_V_4_9_address0 = zext_ln842_fu_3441_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_data_V_4_9_address0 = out_layer_data_V_4_9_2_reg_4370;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        out_layer_data_V_4_9_address0 = zext_ln837_fu_3398_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        out_layer_data_V_4_9_address0 = zext_ln742_9_fu_2342_p1;
    end else begin
        out_layer_data_V_4_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state50))) begin
        out_layer_data_V_4_9_ce0 = 1'b1;
    end else begin
        out_layer_data_V_4_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_data_V_4_9_d0 = {{ret_V_fu_3535_p2[15:4]}};
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_data_V_4_9_d0 = add_ln703_reg_4390;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        out_layer_data_V_4_9_d0 = 12'd0;
    end else begin
        out_layer_data_V_4_9_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state54) & (current_filter_0_reg_1991 == 4'd9)) | ((icmp_ln740_9_fu_2330_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21)) | ((1'b1 == ap_CS_fsm_state50) & (current_filter_0_reg_1991 == 4'd9)))) begin
        out_layer_data_V_4_9_we0 = 1'b1;
    end else begin
        out_layer_data_V_4_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        subfilter_layer_V_address0 = zext_ln825_1_fu_3234_p1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        subfilter_layer_V_address0 = grp_CORRELATE_1_fu_2070_filter_V_address0;
    end else begin
        subfilter_layer_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        subfilter_layer_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        subfilter_layer_V_ce0 = grp_CORRELATE_1_fu_2070_filter_V_ce0;
    end else begin
        subfilter_layer_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        subfilter_layer_V_we0 = 1'b1;
    end else begin
        subfilter_layer_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        weights_layer6_V_ce0 = 1'b1;
    end else begin
        weights_layer6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln728_fu_2165_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln740_fu_2177_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln740_1_fu_2194_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln740_2_fu_2211_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((icmp_ln740_3_fu_2228_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((icmp_ln740_4_fu_2245_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((icmp_ln740_5_fu_2262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((icmp_ln740_6_fu_2279_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((icmp_ln740_7_fu_2296_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((icmp_ln740_8_fu_2313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((icmp_ln740_9_fu_2330_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((icmp_ln740_10_fu_2347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            if (((icmp_ln740_11_fu_2364_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if (((icmp_ln746_fu_2451_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state28 : begin
            if (((1'b1 == ap_CS_fsm_state28) & (((icmp_ln762_reg_3694 == 1'd1) & (icmp_ln749_reg_3690 == 1'd0)) | ((icmp_ln751_fu_2467_p2 == 1'd1) & (icmp_ln762_reg_3694 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else if (((1'b1 == ap_CS_fsm_state28) & (((icmp_ln762_reg_3694 == 1'd0) & (icmp_ln749_reg_3690 == 1'd0)) | ((icmp_ln751_fu_2467_p2 == 1'd1) & (icmp_ln762_reg_3694 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state29 : begin
            if (((icmp_ln753_fu_2706_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state31 : begin
            if ((~((io_acc_block_signal_op430 == 1'b0) & (icmp_ln765_fu_2753_p2 == 1'd0)) & (icmp_ln765_fu_2753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else if ((~((io_acc_block_signal_op430 == 1'b0) & (icmp_ln765_fu_2753_p2 == 1'd0)) & (icmp_ln765_fu_2753_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            if (((or_ln781_reg_3712 == 1'd0) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state33 : begin
            if ((~((io_acc_block_signal_op548 == 1'b0) & (icmp_ln784_fu_2887_p2 == 1'd0)) & (icmp_ln784_fu_2887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else if ((~((io_acc_block_signal_op548 == 1'b0) & (icmp_ln784_fu_2887_p2 == 1'd0)) & (icmp_ln784_fu_2887_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            if (((1'b1 == ap_CS_fsm_state35) & ((icmp_ln802_fu_2976_p2 == 1'd1) | (1'd0 == and_ln800_reg_3702)))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state37 : begin
            if (((1'b1 == ap_CS_fsm_state37) & ((icmp_ln810_fu_3073_p2 == 1'd1) | (icmp_ln781_reg_3698 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state39 : begin
            if (((1'b1 == ap_CS_fsm_state39) & ((icmp_ln819_fu_3124_p2 == 1'd1) | (icmp_ln817_reg_3730 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state40 : begin
            if (((icmp_ln821_fu_3144_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end
        end
        ap_ST_fsm_state41 : begin
            if (((icmp_ln823_fu_3178_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state44 : begin
            if (((icmp_ln827_fu_3244_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state44))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state45 : begin
            if (((icmp_ln829_fu_3347_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state45))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state47 : begin
            if (((1'b1 == ap_CS_fsm_state47) & (grp_CORRELATE_1_fu_2070_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state48 : begin
            if (((icmp_ln835_fu_3386_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            if (((icmp_ln840_fu_3429_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state52))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            if (((1'b1 == ap_CS_fsm_state56) & (io_acc_block_signal_op996 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln203_16_fu_3172_p2 = (zext_ln203_fu_3156_p1 + zext_ln203_30_fu_3168_p1);

assign add_ln203_17_fu_3194_p2 = (zext_ln203_31_fu_3190_p1 + add_ln203_16_reg_4253);

assign add_ln203_18_fu_3225_p2 = (zext_ln821_reg_4235 + sub_ln203_fu_3219_p2);

assign add_ln203_19_fu_3294_p2 = ($signed(sext_ln203_4_fu_3290_p1) + $signed(zext_ln203_reg_4248));

assign add_ln203_20_fu_3323_p2 = ($signed(sext_ln203_5_fu_3319_p1) + $signed(p_shl17_cast_fu_3303_p3));

assign add_ln203_21_fu_3341_p2 = (zext_ln203_35_fu_3276_p1 + zext_ln203_37_fu_3337_p1);

assign add_ln203_22_fu_3367_p2 = (add_ln203_20_reg_4289 + zext_ln203_39_fu_3363_p1);

assign add_ln203_23_fu_3377_p2 = (add_ln203_21_reg_4294 + zext_ln203_38_fu_3359_p1);

assign add_ln203_fu_3466_p2 = ($signed(trunc_ln703_fu_3457_p1) + $signed(sext_ln703_reg_4411));

assign add_ln321_29_fu_2542_p2 = ($signed(sext_ln321_7_fu_2538_p1) + $signed(p_shl_cast_fu_2522_p3));

assign add_ln321_30_fu_2582_p2 = ($signed(sext_ln321_8_fu_2578_p1) + $signed(zext_ln751_reg_3724));

assign add_ln321_31_fu_2611_p2 = ($signed(sext_ln321_9_fu_2607_p1) + $signed(p_shl11_cast_fu_2591_p3));

assign add_ln321_32_fu_2621_p2 = ($signed(zext_ln321_51_fu_2617_p1) + $signed(sext_ln321_reg_3706));

assign add_ln321_33_fu_2638_p2 = (shl_ln321_fu_2626_p2 + shl_ln321_1_fu_2632_p2);

assign add_ln321_34_fu_2672_p2 = (13'd64 + add_ln321_33_fu_2638_p2);

assign add_ln321_35_fu_2689_p2 = (13'd65 + add_ln321_33_fu_2638_p2);

assign add_ln321_36_fu_2722_p2 = (add_ln321_31_reg_3747 + zext_ln321_56_fu_2718_p1);

assign add_ln321_37_fu_2738_p2 = (add_ln321_29_reg_3742 + zext_ln321_56_fu_2718_p1);

assign add_ln321_38_fu_2763_p2 = (add_ln321_33_reg_3752 + zext_ln321_59_fu_2759_p1);

assign add_ln321_39_fu_3566_p2 = ($signed(zext_ln321_61_fu_3563_p1) + $signed(9'd280));

assign add_ln321_40_fu_2809_p2 = (zext_ln321_64_fu_2805_p1 + zext_ln321_63_fu_2793_p1);

assign add_ln321_41_fu_2819_p2 = (zext_ln321_65_fu_2815_p1 + 12'd1584);

assign add_ln321_42_fu_2836_p2 = (zext_ln321_65_fu_2815_p1 + 12'd1585);

assign add_ln321_43_fu_2853_p2 = (zext_ln321_65_fu_2815_p1 + 12'd1648);

assign add_ln321_44_fu_2870_p2 = (zext_ln321_65_fu_2815_p1 + 12'd1649);

assign add_ln321_45_fu_2897_p2 = (add_ln321_41_reg_3953 + zext_ln321_70_fu_2893_p1);

assign add_ln321_46_fu_2947_p2 = (zext_ln321_73_fu_2931_p1 + zext_ln321_74_fu_2943_p1);

assign add_ln321_47_fu_2953_p2 = ($signed(zext_ln321_72_fu_2919_p1) + $signed(sext_ln321_reg_3706));

assign add_ln321_48_fu_2970_p2 = (shl_ln321_2_fu_2958_p2 + shl_ln321_3_fu_2964_p2);

assign add_ln321_49_fu_2996_p2 = (add_ln321_46_reg_4106 + zext_ln321_76_fu_2992_p1);

assign add_ln321_50_fu_3012_p2 = (add_ln321_48_reg_4111 + zext_ln321_75_fu_2988_p1);

assign add_ln321_51_fu_3041_p2 = (zext_ln321_80_fu_3037_p1 + zext_ln321_79_fu_3025_p1);

assign add_ln321_52_fu_3051_p2 = (add_ln321_51_fu_3041_p2 + 11'd792);

assign add_ln321_53_fu_3057_p2 = (zext_ln321_81_fu_3047_p1 + 12'd1584);

assign add_ln321_54_fu_3093_p2 = (add_ln321_52_reg_4164 + zext_ln321_83_fu_3089_p1);

assign add_ln321_55_fu_3109_p2 = (add_ln321_53_reg_4169 + zext_ln321_82_fu_3085_p1);

assign add_ln321_fu_2513_p2 = ($signed(sext_ln321_6_fu_2509_p1) + $signed(zext_ln751_reg_3724));

assign add_ln703_fu_3415_p2 = (correlate_img_q0 + grp_fu_2135_p14);

assign add_ln740_10_fu_2353_p2 = (j_0_10_reg_1891 + 7'd1);

assign add_ln740_11_fu_2370_p2 = (j_0_11_reg_1902 + 7'd1);

assign add_ln740_1_fu_2200_p2 = (j_0_1_reg_1792 + 7'd1);

assign add_ln740_2_fu_2217_p2 = (j_0_2_reg_1803 + 7'd1);

assign add_ln740_3_fu_2234_p2 = (j_0_3_reg_1814 + 7'd1);

assign add_ln740_4_fu_2251_p2 = (j_0_4_reg_1825 + 7'd1);

assign add_ln740_5_fu_2268_p2 = (j_0_5_reg_1836 + 7'd1);

assign add_ln740_6_fu_2285_p2 = (j_0_6_reg_1847 + 7'd1);

assign add_ln740_7_fu_2302_p2 = (j_0_7_reg_1858 + 7'd1);

assign add_ln740_8_fu_2319_p2 = (j_0_8_reg_1869 + 7'd1);

assign add_ln740_9_fu_2336_p2 = (j_0_9_reg_1880 + 7'd1);

assign add_ln740_fu_2183_p2 = (j_0_0_reg_1781 + 7'd1);

assign and_ln800_fu_2405_p2 = (icmp_ln800_fu_2399_p2 & grp_fu_2087_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state31 = ((io_acc_block_signal_op430 == 1'b0) & (icmp_ln765_fu_2753_p2 == 1'd0));
end

always @ (*) begin
    ap_block_state33 = ((io_acc_block_signal_op548 == 1'b0) & (icmp_ln784_fu_2887_p2 == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign aux_sum_V_fu_3461_p2 = ($signed(grp_fu_2135_p14) + $signed(sext_ln1265_reg_4406));

assign biases_layer6_V_address0 = zext_ln825_reg_4230;

assign corr6_out_V_data_V_din = tmp_data_V_reg_4501;

assign corr6_out_V_dest_V_din = img_channel_dest_V_q0;

assign corr6_out_V_id_V_din = img_channel_id_V_q0;

assign corr6_out_V_keep_V_din = img_channel_keep_V_q0;

assign corr6_out_V_last_V_din = img_channel_last_V_q0;

assign corr6_out_V_user_V_din = img_channel_user_V_q0;

assign corr6_out_V_valid_V_din = 1'd0;

assign current_filter_fu_3130_p2 = (current_filter_0_reg_1991 + 4'd1);

assign current_input_channe_4_fu_2457_p2 = (current_input_channe_reg_1913 + 4'd1);

assign current_input_channe_5_fu_3150_p2 = (current_input_channe_7_reg_2003 + 4'd1);

assign current_line_fu_2171_p2 = (current_line_0_reg_1769 + 7'd1);

assign filter_line_fu_2473_p2 = (filter_line_0_reg_1925 + 2'd1);

assign grp_CORRELATE_1_fu_2070_ap_start = grp_CORRELATE_1_fu_2070_ap_start_reg;

assign grp_fu_2077_p4 = {{current_line_0_reg_1769[6:1]}};

assign grp_fu_2087_p2 = ((grp_fu_2077_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln1494_fu_3471_p2 = (($signed(aux_sum_V_fu_3461_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln728_fu_2165_p2 = ((current_line_0_reg_1769 == 7'd66) ? 1'b1 : 1'b0);

assign icmp_ln740_10_fu_2347_p2 = ((j_0_10_reg_1891 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln740_11_fu_2364_p2 = ((j_0_11_reg_1902 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln740_1_fu_2194_p2 = ((j_0_1_reg_1792 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln740_2_fu_2211_p2 = ((j_0_2_reg_1803 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln740_3_fu_2228_p2 = ((j_0_3_reg_1814 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln740_4_fu_2245_p2 = ((j_0_4_reg_1825 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln740_5_fu_2262_p2 = ((j_0_5_reg_1836 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln740_6_fu_2279_p2 = ((j_0_6_reg_1847 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln740_7_fu_2296_p2 = ((j_0_7_reg_1858 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln740_8_fu_2313_p2 = ((j_0_8_reg_1869 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln740_9_fu_2330_p2 = ((j_0_9_reg_1880 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln740_fu_2177_p2 = ((j_0_0_reg_1781 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln746_fu_2451_p2 = ((current_input_channe_reg_1913 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln749_fu_2381_p2 = ((current_line_0_reg_1769 > 7'd2) ? 1'b1 : 1'b0);

assign icmp_ln751_fu_2467_p2 = ((filter_line_0_reg_1925 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln753_fu_2706_p2 = ((index_input_element_s_reg_1936 == 7'd66) ? 1'b1 : 1'b0);

assign icmp_ln762_fu_2387_p2 = ((current_line_0_reg_1769 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln765_fu_2753_p2 = ((index_input_element1_reg_1947 == 7'd65) ? 1'b1 : 1'b0);

assign icmp_ln781_fu_2393_p2 = ((current_line_0_reg_1769 > 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln784_fu_2887_p2 = ((index_input_element1_2_reg_1958 == 7'd65) ? 1'b1 : 1'b0);

assign icmp_ln800_fu_2399_p2 = ((current_line_0_reg_1769 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln802_fu_2976_p2 = ((index_input_element1_3_reg_1969 == 7'd66) ? 1'b1 : 1'b0);

assign icmp_ln810_fu_3073_p2 = ((index_input_element2_reg_1980 == 7'd66) ? 1'b1 : 1'b0);

assign icmp_ln819_fu_3124_p2 = ((current_filter_0_reg_1991 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln821_fu_3144_p2 = ((current_input_channe_7_reg_2003 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln823_fu_3178_p2 = ((subfilter_element_0_reg_2014 == 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln827_fu_3244_p2 = ((input_line_0_reg_2026 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln829_fu_3347_p2 = ((index_input_element2_6_reg_2037 == 7'd66) ? 1'b1 : 1'b0);

assign icmp_ln835_fu_3386_p2 = ((index_input_element2_7_reg_2048 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln840_fu_3429_p2 = ((index_input_element2_8_reg_2059 == 7'd64) ? 1'b1 : 1'b0);

assign index_input_element_10_fu_3353_p2 = (index_input_element2_6_reg_2037 + 7'd1);

assign index_input_element_11_fu_2913_p2 = (index_input_element1_2_reg_1958 + 7'd1);

assign index_input_element_12_fu_3392_p2 = (index_input_element2_7_reg_2048 + 7'd1);

assign index_input_element_13_fu_2982_p2 = (index_input_element1_3_reg_1969 + 7'd1);

assign index_input_element_14_fu_3079_p2 = (index_input_element2_reg_1980 + 7'd1);

assign index_input_element_8_fu_2779_p2 = (index_input_element1_reg_1947 + 7'd1);

assign index_input_element_9_fu_3435_p2 = (index_input_element2_8_reg_2059 + 7'd1);

assign index_input_element_fu_2712_p2 = (index_input_element_s_reg_1936 + 7'd1);

assign input_line_fu_3250_p2 = (input_line_0_reg_2026 + 2'd1);

assign io_acc_block_signal_op430 = (corr5_out_V_valid_V_empty_n & corr5_out_V_user_V_empty_n & corr5_out_V_last_V_empty_n & corr5_out_V_keep_V_empty_n & corr5_out_V_id_V_empty_n & corr5_out_V_dest_V_empty_n & corr5_out_V_data_V_empty_n);

assign io_acc_block_signal_op548 = (corr5_out_V_valid_V_empty_n & corr5_out_V_user_V_empty_n & corr5_out_V_last_V_empty_n & corr5_out_V_keep_V_empty_n & corr5_out_V_id_V_empty_n & corr5_out_V_dest_V_empty_n & corr5_out_V_data_V_empty_n);

assign io_acc_block_signal_op996 = (corr6_out_V_valid_V_full_n & corr6_out_V_user_V_full_n & corr6_out_V_last_V_full_n & corr6_out_V_keep_V_full_n & corr6_out_V_id_V_full_n & corr6_out_V_dest_V_full_n & corr6_out_V_data_V_full_n);

assign lhs_V_fu_3523_p3 = {{select_ln13_fu_3517_p3}, {4'd0}};

assign or_ln321_fu_2655_p2 = (13'd1 | add_ln321_33_fu_2638_p2);

assign or_ln781_fu_2445_p2 = (icmp_ln781_fu_2393_p2 | grp_fu_2087_p2);

assign p_shl11_cast_fu_2591_p3 = {{trunc_ln321_4_fu_2587_p1}, {6'd0}};

assign p_shl15_cast_fu_3199_p3 = {{add_ln203_17_fu_3194_p2}, {4'd0}};

assign p_shl17_cast_fu_3303_p3 = {{trunc_ln203_fu_3299_p1}, {6'd0}};

assign p_shl_cast_fu_2522_p3 = {{trunc_ln321_fu_2518_p1}, {6'd0}};

assign r_V_fu_3511_p2 = ($signed(shl_ln_fu_3493_p3) - $signed(sext_ln1118_fu_3507_p1));

assign ret_V_fu_3535_p2 = (r_V_fu_3511_p2 + zext_ln728_fu_3531_p1);

assign select_ln13_fu_3517_p3 = ((icmp_ln1494_reg_4490[0:0] === 1'b1) ? add_ln203_reg_4485 : 11'd0);

assign select_ln6_fu_3485_p3 = ((tmp_28_fu_3477_p3[0:0] === 1'b1) ? aux_sum_V_fu_3461_p2 : 12'd0);

assign sext_ln1118_fu_3507_p1 = $signed(shl_ln1118_1_fu_3500_p3);

assign sext_ln1265_fu_3421_p0 = biases_layer6_V_q0;

assign sext_ln1265_fu_3421_p1 = sext_ln1265_fu_3421_p0;

assign sext_ln203_4_fu_3290_p1 = $signed(sub_ln203_2_fu_3284_p2);

assign sext_ln203_5_fu_3319_p1 = $signed(tmp_30_fu_3311_p3);

assign sext_ln321_10_fu_3572_p1 = $signed(add_ln321_39_fu_3566_p2);

assign sext_ln321_6_fu_2509_p1 = $signed(sub_ln321_3_fu_2503_p2);

assign sext_ln321_7_fu_2538_p1 = $signed(tmp_26_fu_2530_p3);

assign sext_ln321_8_fu_2578_p1 = $signed(sub_ln321_4_fu_2572_p2);

assign sext_ln321_9_fu_2607_p1 = $signed(tmp_27_fu_2599_p3);

assign sext_ln321_fu_2441_p1 = $signed(sub_ln321_fu_2435_p2);

assign sext_ln703_fu_3425_p0 = biases_layer6_V_q0;

assign sext_ln703_fu_3425_p1 = sext_ln703_fu_3425_p0;

assign shl_ln1118_1_fu_3500_p3 = {{select_ln6_reg_4495}, {2'd0}};

assign shl_ln321_1_fu_2632_p2 = add_ln321_32_fu_2621_p2 << 13'd1;

assign shl_ln321_2_fu_2958_p2 = add_ln321_47_fu_2953_p2 << 13'd6;

assign shl_ln321_3_fu_2964_p2 = add_ln321_47_fu_2953_p2 << 13'd1;

assign shl_ln321_fu_2626_p2 = add_ln321_32_fu_2621_p2 << 13'd6;

assign shl_ln_fu_3493_p3 = {{select_ln6_reg_4495}, {4'd0}};

assign start_out = real_start;

assign sub_ln203_2_fu_3284_p2 = (zext_ln203_34_fu_3264_p1 - zext_ln203_36_fu_3280_p1);

assign sub_ln203_fu_3219_p2 = (p_shl15_cast_fu_3199_p3 - zext_ln203_32_fu_3215_p1);

assign sub_ln321_3_fu_2503_p2 = (zext_ln321_47_fu_2487_p1 - zext_ln321_48_fu_2499_p1);

assign sub_ln321_4_fu_2572_p2 = (zext_ln321_49_fu_2556_p1 - zext_ln321_50_fu_2568_p1);

assign sub_ln321_fu_2435_p2 = (zext_ln321_fu_2419_p1 - zext_ln321_46_fu_2431_p1);

assign subfilter_element_fu_3184_p2 = (subfilter_element_0_reg_2014 + 4'd1);

assign subfilter_layer_V_d0 = $signed(weights_layer6_V_q0);

assign tmp_26_fu_2530_p3 = {{add_ln321_fu_2513_p2}, {1'd0}};

assign tmp_27_fu_2599_p3 = {{add_ln321_30_fu_2582_p2}, {1'd0}};

assign tmp_28_fu_3477_p3 = aux_sum_V_fu_3461_p2[32'd11];

assign tmp_29_fu_3207_p3 = {{add_ln203_17_fu_3194_p2}, {2'd0}};

assign tmp_30_fu_3311_p3 = {{add_ln203_19_fu_3294_p2}, {1'd0}};

assign tmp_31_fu_2411_p3 = {{current_line_0_reg_1769}, {4'd0}};

assign tmp_32_fu_2423_p3 = {{current_line_0_reg_1769}, {2'd0}};

assign tmp_33_fu_2479_p3 = {{filter_line_0_reg_1925}, {4'd0}};

assign tmp_34_fu_2491_p3 = {{filter_line_0_reg_1925}, {2'd0}};

assign tmp_35_fu_2548_p3 = {{filter_line_fu_2473_p2}, {4'd0}};

assign tmp_36_fu_2560_p3 = {{filter_line_fu_2473_p2}, {2'd0}};

assign tmp_37_fu_3160_p3 = {{current_input_channe_7_reg_2003}, {3'd0}};

assign tmp_38_fu_3256_p3 = {{input_line_0_reg_2026}, {4'd0}};

assign tmp_39_fu_3268_p3 = {{input_line_0_reg_2026}, {2'd0}};

assign tmp_40_fu_3329_p3 = {{input_line_0_reg_2026}, {6'd0}};

assign tmp_41_fu_2785_p3 = {{current_input_channe_reg_1913}, {6'd0}};

assign tmp_42_fu_2797_p3 = {{current_input_channe_reg_1913}, {1'd0}};

assign tmp_43_fu_2923_p3 = {{current_input_channe_reg_1913}, {6'd0}};

assign tmp_44_fu_2935_p3 = {{current_input_channe_reg_1913}, {1'd0}};

assign tmp_45_fu_3017_p3 = {{current_input_channe_reg_1913}, {6'd0}};

assign tmp_46_fu_3029_p3 = {{current_input_channe_reg_1913}, {1'd0}};

assign trunc_ln203_fu_3299_p1 = add_ln203_19_fu_3294_p2[6:0];

assign trunc_ln321_4_fu_2587_p1 = add_ln321_30_fu_2582_p2[6:0];

assign trunc_ln321_fu_2518_p1 = add_ln321_fu_2513_p2[6:0];

assign trunc_ln703_fu_3457_p1 = grp_fu_2135_p14[10:0];

assign weights_layer6_V_address0 = zext_ln203_33_fu_3230_p1;

assign zext_ln203_30_fu_3168_p1 = tmp_37_fu_3160_p3;

assign zext_ln203_31_fu_3190_p1 = subfilter_element_0_reg_2014;

assign zext_ln203_32_fu_3215_p1 = tmp_29_fu_3207_p3;

assign zext_ln203_33_fu_3230_p1 = add_ln203_18_reg_4271;

assign zext_ln203_34_fu_3264_p1 = tmp_38_fu_3256_p3;

assign zext_ln203_35_fu_3276_p1 = tmp_39_fu_3268_p3;

assign zext_ln203_36_fu_3280_p1 = tmp_39_fu_3268_p3;

assign zext_ln203_37_fu_3337_p1 = tmp_40_fu_3329_p3;

assign zext_ln203_38_fu_3359_p1 = index_input_element2_6_reg_2037;

assign zext_ln203_39_fu_3363_p1 = index_input_element2_6_reg_2037;

assign zext_ln203_40_fu_3372_p1 = add_ln203_22_fu_3367_p2;

assign zext_ln203_41_fu_3382_p1 = add_ln203_23_reg_4312;

assign zext_ln203_fu_3156_p1 = current_input_channe_7_reg_2003;

assign zext_ln321_46_fu_2431_p1 = tmp_32_fu_2423_p3;

assign zext_ln321_47_fu_2487_p1 = tmp_33_fu_2479_p3;

assign zext_ln321_48_fu_2499_p1 = tmp_34_fu_2491_p3;

assign zext_ln321_49_fu_2556_p1 = tmp_35_fu_2548_p3;

assign zext_ln321_50_fu_2568_p1 = tmp_36_fu_2560_p3;

assign zext_ln321_51_fu_2617_p1 = current_input_channe_reg_1913;

assign zext_ln321_52_fu_2644_p1 = add_ln321_33_fu_2638_p2;

assign zext_ln321_53_fu_2661_p1 = or_ln321_fu_2655_p2;

assign zext_ln321_54_fu_2678_p1 = add_ln321_34_fu_2672_p2;

assign zext_ln321_55_fu_2695_p1 = add_ln321_35_fu_2689_p2;

assign zext_ln321_56_fu_2718_p1 = index_input_element_s_reg_1936;

assign zext_ln321_57_fu_2727_p1 = add_ln321_36_fu_2722_p2;

assign zext_ln321_58_fu_2743_p1 = add_ln321_37_reg_3910;

assign zext_ln321_59_fu_2759_p1 = index_input_element1_reg_1947;

assign zext_ln321_60_fu_2768_p1 = add_ln321_38_fu_2763_p2;

assign zext_ln321_61_fu_3563_p1 = index_input_element_9_reg_4419;

assign zext_ln321_62_fu_3576_p1 = $unsigned(sext_ln321_10_fu_3572_p1);

assign zext_ln321_63_fu_2793_p1 = tmp_41_fu_2785_p3;

assign zext_ln321_64_fu_2805_p1 = tmp_42_fu_2797_p3;

assign zext_ln321_65_fu_2815_p1 = add_ln321_40_fu_2809_p2;

assign zext_ln321_66_fu_2825_p1 = add_ln321_41_fu_2819_p2;

assign zext_ln321_67_fu_2842_p1 = add_ln321_42_fu_2836_p2;

assign zext_ln321_68_fu_2859_p1 = add_ln321_43_fu_2853_p2;

assign zext_ln321_69_fu_2876_p1 = add_ln321_44_fu_2870_p2;

assign zext_ln321_70_fu_2893_p1 = index_input_element1_2_reg_1958;

assign zext_ln321_71_fu_2902_p1 = add_ln321_45_fu_2897_p2;

assign zext_ln321_72_fu_2919_p1 = current_input_channe_reg_1913;

assign zext_ln321_73_fu_2931_p1 = tmp_43_fu_2923_p3;

assign zext_ln321_74_fu_2943_p1 = tmp_44_fu_2935_p3;

assign zext_ln321_75_fu_2988_p1 = index_input_element1_3_reg_1969;

assign zext_ln321_76_fu_2992_p1 = index_input_element1_3_reg_1969;

assign zext_ln321_77_fu_3001_p1 = add_ln321_49_fu_2996_p2;

assign zext_ln321_78_fu_3063_p1 = add_ln321_50_reg_4129;

assign zext_ln321_79_fu_3025_p1 = tmp_45_fu_3017_p3;

assign zext_ln321_80_fu_3037_p1 = tmp_46_fu_3029_p3;

assign zext_ln321_81_fu_3047_p1 = add_ln321_51_fu_3041_p2;

assign zext_ln321_82_fu_3085_p1 = index_input_element2_reg_1980;

assign zext_ln321_83_fu_3089_p1 = index_input_element2_reg_1980;

assign zext_ln321_84_fu_3098_p1 = add_ln321_54_fu_3093_p2;

assign zext_ln321_85_fu_3114_p1 = add_ln321_55_reg_4187;

assign zext_ln321_fu_2419_p1 = tmp_31_fu_2411_p3;

assign zext_ln728_fu_3531_p1 = lhs_V_fu_3523_p3;

assign zext_ln742_10_fu_2359_p1 = j_0_10_reg_1891;

assign zext_ln742_11_fu_2376_p1 = j_0_11_reg_1902;

assign zext_ln742_1_fu_2206_p1 = j_0_1_reg_1792;

assign zext_ln742_2_fu_2223_p1 = j_0_2_reg_1803;

assign zext_ln742_3_fu_2240_p1 = j_0_3_reg_1814;

assign zext_ln742_4_fu_2257_p1 = j_0_4_reg_1825;

assign zext_ln742_5_fu_2274_p1 = j_0_5_reg_1836;

assign zext_ln742_6_fu_2291_p1 = j_0_6_reg_1847;

assign zext_ln742_7_fu_2308_p1 = j_0_7_reg_1858;

assign zext_ln742_8_fu_2325_p1 = j_0_8_reg_1869;

assign zext_ln742_9_fu_2342_p1 = j_0_9_reg_1880;

assign zext_ln742_fu_2189_p1 = j_0_0_reg_1781;

assign zext_ln751_fu_2463_p1 = current_input_channe_reg_1913;

assign zext_ln821_fu_3140_p1 = current_filter_0_reg_1991;

assign zext_ln825_1_fu_3234_p1 = subfilter_element_0_reg_2014;

assign zext_ln825_fu_3136_p1 = current_filter_0_reg_1991;

assign zext_ln837_fu_3398_p1 = index_input_element2_7_reg_2048;

assign zext_ln842_fu_3441_p1 = index_input_element2_8_reg_2059;

always @ (posedge ap_clk) begin
    sext_ln321_reg_3706[1:0] <= 2'b00;
    zext_ln751_reg_3724[7:4] <= 4'b0000;
    add_ln321_29_reg_3742[0] <= 1'b0;
    add_ln321_31_reg_3747[0] <= 1'b0;
    add_ln321_33_reg_3752[0] <= 1'b0;
    img_channel_valid_V_25_reg_3757[0] <= 1'b1;
    img_channel_valid_V_26_reg_3762[0] <= 1'b0;
    img_channel_valid_V_27_reg_3767[0] <= 1'b0;
    img_channel_valid_V_28_reg_3772[0] <= 1'b1;
    img_channel_data_V_a_18_reg_3777[0] <= 1'b1;
    img_channel_data_V_a_19_reg_3782[0] <= 1'b0;
    img_channel_data_V_a_20_reg_3787[0] <= 1'b0;
    img_channel_data_V_a_21_reg_3792[0] <= 1'b1;
    img_channel_keep_V_a_19_reg_3797[0] <= 1'b1;
    img_channel_keep_V_a_20_reg_3802[0] <= 1'b0;
    img_channel_keep_V_a_21_reg_3807[0] <= 1'b0;
    img_channel_keep_V_a_22_reg_3812[0] <= 1'b1;
    img_channel_user_V_a_17_reg_3817[0] <= 1'b1;
    img_channel_user_V_a_18_reg_3822[0] <= 1'b0;
    img_channel_user_V_a_19_reg_3827[0] <= 1'b0;
    img_channel_user_V_a_20_reg_3832[0] <= 1'b1;
    img_channel_last_V_a_19_reg_3837[0] <= 1'b1;
    img_channel_last_V_a_20_reg_3842[0] <= 1'b0;
    img_channel_last_V_a_21_reg_3847[0] <= 1'b0;
    img_channel_last_V_a_22_reg_3852[0] <= 1'b1;
    img_channel_id_V_add_19_reg_3857[0] <= 1'b1;
    img_channel_id_V_add_20_reg_3862[0] <= 1'b0;
    img_channel_id_V_add_21_reg_3867[0] <= 1'b0;
    img_channel_id_V_add_22_reg_3872[0] <= 1'b1;
    img_channel_dest_V_a_19_reg_3877[0] <= 1'b1;
    img_channel_dest_V_a_20_reg_3882[0] <= 1'b0;
    img_channel_dest_V_a_21_reg_3887[0] <= 1'b0;
    img_channel_dest_V_a_22_reg_3892[0] <= 1'b1;
    add_ln321_41_reg_3953[0] <= 1'b0;
    img_channel_valid_V_32_reg_3958[0] <= 1'b1;
    img_channel_valid_V_33_reg_3963[0] <= 1'b0;
    img_channel_valid_V_34_reg_3968[0] <= 1'b0;
    img_channel_valid_V_35_reg_3973[0] <= 1'b1;
    img_channel_data_V_a_23_reg_3978[0] <= 1'b1;
    img_channel_data_V_a_24_reg_3983[0] <= 1'b0;
    img_channel_data_V_a_25_reg_3988[0] <= 1'b0;
    img_channel_data_V_a_26_reg_3993[0] <= 1'b1;
    img_channel_keep_V_a_24_reg_3998[0] <= 1'b1;
    img_channel_keep_V_a_25_reg_4003[0] <= 1'b0;
    img_channel_keep_V_a_26_reg_4008[0] <= 1'b0;
    img_channel_keep_V_a_27_reg_4013[0] <= 1'b1;
    img_channel_user_V_a_22_reg_4018[0] <= 1'b1;
    img_channel_user_V_a_23_reg_4023[0] <= 1'b0;
    img_channel_user_V_a_24_reg_4028[0] <= 1'b0;
    img_channel_user_V_a_25_reg_4033[0] <= 1'b1;
    img_channel_last_V_a_24_reg_4038[0] <= 1'b1;
    img_channel_last_V_a_25_reg_4043[0] <= 1'b0;
    img_channel_last_V_a_26_reg_4048[0] <= 1'b0;
    img_channel_last_V_a_27_reg_4053[0] <= 1'b1;
    img_channel_id_V_add_24_reg_4058[0] <= 1'b1;
    img_channel_id_V_add_25_reg_4063[0] <= 1'b0;
    img_channel_id_V_add_26_reg_4068[0] <= 1'b0;
    img_channel_id_V_add_27_reg_4073[0] <= 1'b1;
    img_channel_dest_V_a_24_reg_4078[0] <= 1'b1;
    img_channel_dest_V_a_25_reg_4083[0] <= 1'b0;
    img_channel_dest_V_a_26_reg_4088[0] <= 1'b0;
    img_channel_dest_V_a_27_reg_4093[0] <= 1'b1;
    add_ln321_46_reg_4106[0] <= 1'b0;
    add_ln321_48_reg_4111[0] <= 1'b0;
    add_ln321_52_reg_4164[0] <= 1'b0;
    add_ln321_53_reg_4169[0] <= 1'b0;
    zext_ln825_reg_4230[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln821_reg_4235[11:4] <= 8'b00000000;
    zext_ln203_reg_4248[7:4] <= 4'b0000;
    add_ln203_20_reg_4289[0] <= 1'b0;
    add_ln203_21_reg_4294[1:0] <= 2'b00;
end

endmodule //conrr_layer6
