vendor_name = ModelSim
source_file = 1, C:/altera/13.1/Lab2/Lab2_1/SD.bdf
source_file = 1, C:/altera/13.1/Lab2/Lab2_1/NTUEE_LogicDesign_Lib/db/SD.cbx.xml
source_file = 1, c:/altera/13.1/lab2/lab2_1/ntuee_logicdesign_lib/elements/and_2.bdf
source_file = 1, c:/altera/13.1/lab2/lab2_1/ntuee_logicdesign_lib/elements/dff_1.bdf
source_file = 1, c:/altera/13.1/lab2/lab2_1/ntuee_logicdesign_lib/elements/or_2.bdf
source_file = 1, c:/altera/13.1/lab2/lab2_1/ntuee_logicdesign_lib/elements/not_1.bdf
design_name = SD
instance = comp, \Z~output\, Z~output, SD, 1
instance = comp, \clk~input\, clk~input, SD, 1
instance = comp, \X~input\, X~input, SD, 1
instance = comp, \rst_n~input\, rst_n~input, SD, 1
