
*** Running vivado
    with args -log wideband_fft_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source wideband_fft_top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source wideband_fft_top.tcl -notrace
Command: synth_design -top wideband_fft_top -part xc7vx690tffg1927-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.07' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xc7vx690tffg1927-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27226 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1955.121 ; gain = 152.684 ; free physical = 2937 ; free virtual = 15054
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function split_w does not always return a value [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_pkg/common_pkg.vhd:2326]
INFO: [Synth 8-638] synthesizing module 'wideband_fft_top' [/home/talon/Documents/CASPERWORK/casper_dspdevel/wrappers/simulink/wideband_fft_top.vhd:62]
	Parameter use_reorder bound to: 1 - type: bool 
	Parameter use_fft_shift bound to: 1 - type: bool 
	Parameter use_separate bound to: 1 - type: bool 
	Parameter nof_chan bound to: 0 - type: integer 
	Parameter wb_factor bound to: 1 - type: integer 
	Parameter twiddle_offset bound to: 0 - type: integer 
	Parameter nof_points bound to: 1024 - type: integer 
	Parameter in_dat_w bound to: 8 - type: integer 
	Parameter out_dat_w bound to: 13 - type: integer 
	Parameter out_gain_w bound to: 0 - type: integer 
	Parameter stage_dat_w bound to: 18 - type: integer 
	Parameter guard_w bound to: 2 - type: integer 
	Parameter guard_enable bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'fft_wide_unit' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_wb_fft_no_ss/fft_wide_unit.vhd:56]
	Parameter g_fft bound to: 345'b111000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000001101000000000000000000000000000000000000000000000000000000000100100000000000000000000000000000010100000000000000000000000001110000000000000000000000000000000010 
	Parameter g_pft_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter g_fft_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'fft_r2_wide' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_wb_fft_no_ss/fft_r2_wide.vhd:92]
	Parameter g_fft bound to: 345'b111000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000001101000000000000000000000000000000000000000000000000000000000100100000000000000000000000000000010100000000000000000000000001110000000000000000000000000000000010 
	Parameter g_pft_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter g_fft_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'fft_r2_pipe' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_wb_fft_no_ss/fft_r2_pipe.vhd:76]
	Parameter g_fft bound to: 345'b111000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000001101000000000000000000000000000000000000000000000000000000000100100000000000000000000000000000010100000000000000000000000001110000000000000000000000000000000010 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter g_dont_flip_channels bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 10 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'common_counter' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:85]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 10 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_counter' (1#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:85]
INFO: [Synth 8-638] synthesizing module 'rTwoBFStage' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 10 - type: integer 
	Parameter g_bf_lat bound to: 1 - type: integer 
	Parameter g_bf_use_zdly bound to: 1 - type: integer 
	Parameter g_bf_in_a_zdly bound to: 0 - type: integer 
	Parameter g_bf_out_d_zdly bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rTwoBF' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBF.vhd:89]
	Parameter g_in_a_zdly bound to: 0 - type: integer 
	Parameter g_out_d_zdly bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_delay' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
	Parameter g_dat_w bound to: 18 - type: integer 
	Parameter g_depth bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_delay' (2#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'rTwoBF' (3#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBF.vhd:89]
INFO: [Synth 8-638] synthesizing module 'common_delay__parameterized0' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
	Parameter g_dat_w bound to: 36 - type: integer 
	Parameter g_depth bound to: 512 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_delay__parameterized0' (3#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
INFO: [Synth 8-638] synthesizing module 'common_bit_delay' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
	Parameter g_depth bound to: 512 - type: integer 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'gen_reg.shift_reg_reg' in module 'common_bit_delay' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'common_bit_delay' (4#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
INFO: [Synth 8-638] synthesizing module 'common_pipeline' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 1 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 36 - type: integer 
	Parameter g_out_dat_w bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline' (5#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-638] synthesizing module 'common_pipeline_sl' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline_sl.vhd:44]
	Parameter g_pipeline bound to: 1 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_out_invert bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized0' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: UNSIGNED - type: string 
	Parameter g_pipeline bound to: 1 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 1 - type: integer 
	Parameter g_out_dat_w bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized0' (5#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'common_pipeline_sl' (6#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline_sl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'rTwoBFStage' (7#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoWeights' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 10 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights' (8#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-638] synthesizing module 'rTwoWMul' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_stage bound to: 10 - type: integer 
	Parameter g_lat bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_complex_mult' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/common_complex_mult.vhd:78]
	Parameter g_sim bound to: 1 - type: bool 
	Parameter g_sim_level bound to: 0 - type: integer 
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_in_a_w bound to: 18 - type: integer 
	Parameter g_in_b_w bound to: 18 - type: integer 
	Parameter g_out_p_w bound to: 37 - type: integer 
	Parameter g_conjugate_b bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 1 - type: integer 
	Parameter g_pipeline_product bound to: 0 - type: integer 
	Parameter g_pipeline_adder bound to: 1 - type: integer 
	Parameter g_pipeline_output bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_pipeline_sl__parameterized0' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline_sl.vhd:44]
	Parameter g_pipeline bound to: 3 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_out_invert bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized1' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: UNSIGNED - type: string 
	Parameter g_pipeline bound to: 3 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 1 - type: integer 
	Parameter g_out_dat_w bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized1' (8#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'common_pipeline_sl__parameterized0' (8#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline_sl.vhd:44]
INFO: [Synth 8-638] synthesizing module 'tech_complex_mult' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/tech_complex_mult.vhd:55]
	Parameter g_sim bound to: 1 - type: bool 
	Parameter g_sim_level bound to: 0 - type: integer 
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_in_a_w bound to: 18 - type: integer 
	Parameter g_in_b_w bound to: 18 - type: integer 
	Parameter g_out_p_w bound to: 37 - type: integer 
	Parameter g_conjugate_b bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 1 - type: integer 
	Parameter g_pipeline_product bound to: 0 - type: integer 
	Parameter g_pipeline_adder bound to: 1 - type: integer 
	Parameter g_pipeline_output bound to: 1 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_in_a_w bound to: 18 - type: integer 
	Parameter g_in_b_w bound to: 18 - type: integer 
	Parameter g_out_p_w bound to: 37 - type: integer 
	Parameter g_conjugate_b bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 1 - type: integer 
	Parameter g_pipeline_product bound to: 0 - type: integer 
	Parameter g_pipeline_adder bound to: 1 - type: integer 
	Parameter g_pipeline_output bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ip_cmult_rtl_4dsp' declared at '/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:66' bound to instance 'u1' of component 'ip_cmult_rtl_4dsp' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/tech_complex_mult.vhd:72]
INFO: [Synth 8-638] synthesizing module 'ip_cmult_rtl_4dsp' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:93]
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_in_a_w bound to: 18 - type: integer 
	Parameter g_in_b_w bound to: 18 - type: integer 
	Parameter g_out_p_w bound to: 37 - type: integer 
	Parameter g_conjugate_b bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 1 - type: integer 
	Parameter g_pipeline_product bound to: 0 - type: integer 
	Parameter g_pipeline_adder bound to: 1 - type: integer 
	Parameter g_pipeline_output bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element reg_prod_ar_br_reg was removed.  [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:173]
WARNING: [Synth 8-6014] Unused sequential element reg_prod_ai_bi_reg was removed.  [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:174]
WARNING: [Synth 8-6014] Unused sequential element reg_prod_ai_br_reg was removed.  [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:175]
WARNING: [Synth 8-6014] Unused sequential element reg_prod_ar_bi_reg was removed.  [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'ip_cmult_rtl_4dsp' (9#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'tech_complex_mult' (10#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/tech_complex_mult.vhd:55]
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized2' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 0 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 37 - type: integer 
	Parameter g_out_dat_w bound to: 37 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized2' (10#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'common_complex_mult' (11#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/common_complex_mult.vhd:78]
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized3' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 4 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 18 - type: integer 
	Parameter g_out_dat_w bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized3' (11#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-638] synthesizing module 'common_pipeline_sl__parameterized1' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline_sl.vhd:44]
	Parameter g_pipeline bound to: 4 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_out_invert bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized4' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: UNSIGNED - type: string 
	Parameter g_pipeline bound to: 4 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 1 - type: integer 
	Parameter g_out_dat_w bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized4' (11#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'common_pipeline_sl__parameterized1' (11#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline_sl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'rTwoWMul' (12#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
INFO: [Synth 8-638] synthesizing module 'common_requantize' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_requantize.vhd:80]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_lsb_w bound to: 1 - type: integer 
	Parameter g_lsb_round bound to: 1 - type: bool 
	Parameter g_lsb_round_clip bound to: 0 - type: bool 
	Parameter g_msb_clip bound to: 0 - type: bool 
	Parameter g_msb_clip_symmetric bound to: 0 - type: bool 
	Parameter g_gain_w bound to: 0 - type: integer 
	Parameter g_pipeline_remove_lsb bound to: 0 - type: integer 
	Parameter g_pipeline_remove_msb bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 18 - type: integer 
	Parameter g_out_dat_w bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_round' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_round.vhd:57]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_round bound to: 1 - type: bool 
	Parameter g_round_clip bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 0 - type: integer 
	Parameter g_pipeline_output bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 18 - type: integer 
	Parameter g_out_dat_w bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized5' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 0 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 18 - type: integer 
	Parameter g_out_dat_w bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized5' (12#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized6' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 0 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 17 - type: integer 
	Parameter g_out_dat_w bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized6' (12#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'common_round' (13#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_round.vhd:57]
INFO: [Synth 8-638] synthesizing module 'common_resize' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_resize.vhd:47]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_clip bound to: 0 - type: bool 
	Parameter g_clip_symmetric bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 0 - type: integer 
	Parameter g_pipeline_output bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 17 - type: integer 
	Parameter g_out_dat_w bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized7' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 0 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 19 - type: integer 
	Parameter g_out_dat_w bound to: 19 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized7' (13#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'common_resize' (14#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_resize.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'common_requantize' (15#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_requantize.vhd:80]
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized8' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 1 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 18 - type: integer 
	Parameter g_out_dat_w bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized8' (15#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized0' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 9 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'common_counter__parameterized0' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:85]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 9 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_counter__parameterized0' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:85]
INFO: [Synth 8-638] synthesizing module 'rTwoBFStage__parameterized0' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 9 - type: integer 
	Parameter g_bf_lat bound to: 1 - type: integer 
	Parameter g_bf_use_zdly bound to: 1 - type: integer 
	Parameter g_bf_in_a_zdly bound to: 0 - type: integer 
	Parameter g_bf_out_d_zdly bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_delay__parameterized1' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
	Parameter g_dat_w bound to: 36 - type: integer 
	Parameter g_depth bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_delay__parameterized1' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
INFO: [Synth 8-638] synthesizing module 'common_bit_delay__parameterized0' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
	Parameter g_depth bound to: 256 - type: integer 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'gen_reg.shift_reg_reg' in module 'common_bit_delay__parameterized0' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'common_bit_delay__parameterized0' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoBFStage__parameterized0' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized0' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 9 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized0' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-638] synthesizing module 'rTwoWMul__parameterized0' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_stage bound to: 9 - type: integer 
	Parameter g_lat bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWMul__parameterized0' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized0' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized1' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 8 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'common_counter__parameterized1' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:85]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 8 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_counter__parameterized1' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:85]
INFO: [Synth 8-638] synthesizing module 'rTwoBFStage__parameterized1' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 8 - type: integer 
	Parameter g_bf_lat bound to: 1 - type: integer 
	Parameter g_bf_use_zdly bound to: 1 - type: integer 
	Parameter g_bf_in_a_zdly bound to: 0 - type: integer 
	Parameter g_bf_out_d_zdly bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_delay__parameterized2' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
	Parameter g_dat_w bound to: 36 - type: integer 
	Parameter g_depth bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_delay__parameterized2' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
INFO: [Synth 8-638] synthesizing module 'common_bit_delay__parameterized1' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
	Parameter g_depth bound to: 128 - type: integer 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'gen_reg.shift_reg_reg' in module 'common_bit_delay__parameterized1' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'common_bit_delay__parameterized1' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoBFStage__parameterized1' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized1' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 8 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized1' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-638] synthesizing module 'rTwoWMul__parameterized1' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_stage bound to: 8 - type: integer 
	Parameter g_lat bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWMul__parameterized1' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized1' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized2' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 7 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'common_counter__parameterized2' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:85]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 7 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_counter__parameterized2' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:85]
INFO: [Synth 8-638] synthesizing module 'rTwoBFStage__parameterized2' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 7 - type: integer 
	Parameter g_bf_lat bound to: 1 - type: integer 
	Parameter g_bf_use_zdly bound to: 1 - type: integer 
	Parameter g_bf_in_a_zdly bound to: 0 - type: integer 
	Parameter g_bf_out_d_zdly bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_delay__parameterized3' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
	Parameter g_dat_w bound to: 36 - type: integer 
	Parameter g_depth bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_delay__parameterized3' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
INFO: [Synth 8-638] synthesizing module 'common_bit_delay__parameterized2' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
	Parameter g_depth bound to: 64 - type: integer 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'gen_reg.shift_reg_reg' in module 'common_bit_delay__parameterized2' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'common_bit_delay__parameterized2' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoBFStage__parameterized2' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized2' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 7 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized2' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-638] synthesizing module 'rTwoWMul__parameterized2' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_stage bound to: 7 - type: integer 
	Parameter g_lat bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWMul__parameterized2' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized2' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized3' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 6 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'common_counter__parameterized3' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:85]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 6 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_counter__parameterized3' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:85]
INFO: [Synth 8-638] synthesizing module 'rTwoBFStage__parameterized3' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 6 - type: integer 
	Parameter g_bf_lat bound to: 1 - type: integer 
	Parameter g_bf_use_zdly bound to: 1 - type: integer 
	Parameter g_bf_in_a_zdly bound to: 0 - type: integer 
	Parameter g_bf_out_d_zdly bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_delay__parameterized4' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
	Parameter g_dat_w bound to: 36 - type: integer 
	Parameter g_depth bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_delay__parameterized4' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
INFO: [Synth 8-638] synthesizing module 'common_bit_delay__parameterized3' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
	Parameter g_depth bound to: 32 - type: integer 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'gen_reg.shift_reg_reg' in module 'common_bit_delay__parameterized3' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'common_bit_delay__parameterized3' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoBFStage__parameterized3' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized3' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 6 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized3' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-638] synthesizing module 'rTwoWMul__parameterized3' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_stage bound to: 6 - type: integer 
	Parameter g_lat bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWMul__parameterized3' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized3' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized4' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 5 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'common_counter__parameterized4' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:85]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 5 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_counter__parameterized4' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:85]
INFO: [Synth 8-638] synthesizing module 'rTwoBFStage__parameterized4' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 5 - type: integer 
	Parameter g_bf_lat bound to: 1 - type: integer 
	Parameter g_bf_use_zdly bound to: 1 - type: integer 
	Parameter g_bf_in_a_zdly bound to: 0 - type: integer 
	Parameter g_bf_out_d_zdly bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_delay__parameterized5' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
	Parameter g_dat_w bound to: 36 - type: integer 
	Parameter g_depth bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_delay__parameterized5' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
INFO: [Synth 8-638] synthesizing module 'common_bit_delay__parameterized4' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
	Parameter g_depth bound to: 16 - type: integer 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'gen_reg.shift_reg_reg' in module 'common_bit_delay__parameterized4' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'common_bit_delay__parameterized4' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoBFStage__parameterized4' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized4' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 5 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized4' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-638] synthesizing module 'rTwoWMul__parameterized4' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_stage bound to: 5 - type: integer 
	Parameter g_lat bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWMul__parameterized4' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized4' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized5' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 4 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'common_counter__parameterized5' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:85]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 4 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_counter__parameterized5' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:85]
INFO: [Synth 8-638] synthesizing module 'rTwoBFStage__parameterized5' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 4 - type: integer 
	Parameter g_bf_lat bound to: 1 - type: integer 
	Parameter g_bf_use_zdly bound to: 1 - type: integer 
	Parameter g_bf_in_a_zdly bound to: 0 - type: integer 
	Parameter g_bf_out_d_zdly bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_delay__parameterized6' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
	Parameter g_dat_w bound to: 36 - type: integer 
	Parameter g_depth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_delay__parameterized6' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
INFO: [Synth 8-638] synthesizing module 'common_bit_delay__parameterized5' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
	Parameter g_depth bound to: 8 - type: integer 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'gen_reg.shift_reg_reg' in module 'common_bit_delay__parameterized5' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'common_bit_delay__parameterized5' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoBFStage__parameterized5' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized5' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 4 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized5' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-638] synthesizing module 'rTwoWMul__parameterized5' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_stage bound to: 4 - type: integer 
	Parameter g_lat bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWMul__parameterized5' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized5' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized6' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 3 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'common_counter__parameterized6' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:85]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 3 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_counter__parameterized6' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:85]
INFO: [Synth 8-638] synthesizing module 'rTwoBFStage__parameterized6' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 3 - type: integer 
	Parameter g_bf_lat bound to: 1 - type: integer 
	Parameter g_bf_use_zdly bound to: 1 - type: integer 
	Parameter g_bf_in_a_zdly bound to: 0 - type: integer 
	Parameter g_bf_out_d_zdly bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_delay__parameterized7' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
	Parameter g_dat_w bound to: 36 - type: integer 
	Parameter g_depth bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_delay__parameterized7' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
INFO: [Synth 8-638] synthesizing module 'common_bit_delay__parameterized6' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
	Parameter g_depth bound to: 4 - type: integer 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'gen_reg.shift_reg_reg' in module 'common_bit_delay__parameterized6' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'common_bit_delay__parameterized6' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoBFStage__parameterized6' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized6' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 3 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized6' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-638] synthesizing module 'rTwoWMul__parameterized6' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_stage bound to: 3 - type: integer 
	Parameter g_lat bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWMul__parameterized6' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized6' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized7' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 2 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_scale_enable bound to: 0 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'common_counter__parameterized7' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:85]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 2 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_counter__parameterized7' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:85]
INFO: [Synth 8-638] synthesizing module 'rTwoBFStage__parameterized7' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 2 - type: integer 
	Parameter g_bf_lat bound to: 1 - type: integer 
	Parameter g_bf_use_zdly bound to: 1 - type: integer 
	Parameter g_bf_in_a_zdly bound to: 0 - type: integer 
	Parameter g_bf_out_d_zdly bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_delay__parameterized8' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
	Parameter g_dat_w bound to: 36 - type: integer 
	Parameter g_depth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_delay__parameterized8' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
INFO: [Synth 8-638] synthesizing module 'common_bit_delay__parameterized7' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
	Parameter g_depth bound to: 2 - type: integer 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'gen_reg.shift_reg_reg' in module 'common_bit_delay__parameterized7' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'common_bit_delay__parameterized7' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoBFStage__parameterized7' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized7' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 2 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized7' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-638] synthesizing module 'rTwoWMul__parameterized7' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_stage bound to: 2 - type: integer 
	Parameter g_lat bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWMul__parameterized7' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
INFO: [Synth 8-638] synthesizing module 'common_requantize__parameterized0' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_requantize.vhd:80]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_lsb_w bound to: 0 - type: integer 
	Parameter g_lsb_round bound to: 1 - type: bool 
	Parameter g_lsb_round_clip bound to: 0 - type: bool 
	Parameter g_msb_clip bound to: 0 - type: bool 
	Parameter g_msb_clip_symmetric bound to: 0 - type: bool 
	Parameter g_gain_w bound to: 0 - type: integer 
	Parameter g_pipeline_remove_lsb bound to: 0 - type: integer 
	Parameter g_pipeline_remove_msb bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 18 - type: integer 
	Parameter g_out_dat_w bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_round__parameterized0' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_round.vhd:57]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_round bound to: 1 - type: bool 
	Parameter g_round_clip bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 0 - type: integer 
	Parameter g_pipeline_output bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 18 - type: integer 
	Parameter g_out_dat_w bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_round__parameterized0' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_round.vhd:57]
INFO: [Synth 8-638] synthesizing module 'common_resize__parameterized0' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_resize.vhd:47]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_clip bound to: 0 - type: bool 
	Parameter g_clip_symmetric bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 0 - type: integer 
	Parameter g_pipeline_output bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 18 - type: integer 
	Parameter g_out_dat_w bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_resize__parameterized0' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_resize.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'common_requantize__parameterized0' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_requantize.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized7' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized8' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 1 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_scale_enable bound to: 0 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:69]
INFO: [Synth 8-638] synthesizing module 'common_counter__parameterized8' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:85]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 1 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_counter__parameterized8' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:85]
INFO: [Synth 8-638] synthesizing module 'rTwoBFStage__parameterized8' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 1 - type: integer 
	Parameter g_bf_lat bound to: 1 - type: integer 
	Parameter g_bf_use_zdly bound to: 1 - type: integer 
	Parameter g_bf_in_a_zdly bound to: 0 - type: integer 
	Parameter g_bf_out_d_zdly bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_delay__parameterized9' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
	Parameter g_dat_w bound to: 36 - type: integer 
	Parameter g_depth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_delay__parameterized9' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
INFO: [Synth 8-638] synthesizing module 'common_bit_delay__parameterized8' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
	Parameter g_depth bound to: 1 - type: integer 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'gen_reg.shift_reg_reg' in module 'common_bit_delay__parameterized8' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'common_bit_delay__parameterized8' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoBFStage__parameterized8' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized8' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 1 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'in_wAdr' ignored [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:46]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:59]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized8' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:141]
INFO: [Synth 8-638] synthesizing module 'rTwoWMul__parameterized8' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_stage bound to: 1 - type: integer 
	Parameter g_lat bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWMul__parameterized8' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized8' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'fft_reorder_sepa_pipe' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_wb_fft/fft_reorder_sepa_pipe.vhd:61]
	Parameter g_nof_points bound to: 1024 - type: integer 
	Parameter g_bit_flip bound to: 1 - type: bool 
	Parameter g_fft_shift bound to: 1 - type: bool 
	Parameter g_dont_flip_channels bound to: 0 - type: bool 
	Parameter g_separate bound to: 1 - type: bool 
	Parameter g_nof_chan bound to: 0 - type: integer 
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_wb_fft/fft_reorder_sepa_pipe.vhd:71]
INFO: [Synth 8-638] synthesizing module 'common_counter__parameterized9' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:85]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 10 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_counter__parameterized9' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:85]
INFO: [Synth 8-638] synthesizing module 'common_counter__parameterized10' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:85]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 0 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
WARNING: [Synth 8-506] null port 'cnt_max' ignored [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:79]
WARNING: [Synth 8-506] null port 'load' ignored [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:80]
WARNING: [Synth 8-506] null port 'count' ignored [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:81]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:88]
WARNING: [Synth 8-3919] null assignment ignored [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:88]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:89]
WARNING: [Synth 8-3919] null assignment ignored [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:89]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:90]
WARNING: [Synth 8-3919] null assignment ignored [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'common_counter__parameterized10' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:85]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_wb_fft/fft_reorder_sepa_pipe.vhd:184]
INFO: [Synth 8-638] synthesizing module 'common_paged_ram_r_w' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_ram/common_paged_ram_r_w.vhd:62]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_str bound to: use_adr - type: string 
	Parameter g_data_w bound to: 36 - type: integer 
	Parameter g_nof_pages bound to: 2 - type: integer 
	Parameter g_page_sz bound to: 1024 - type: integer 
	Parameter g_wr_start_page bound to: 0 - type: integer 
	Parameter g_rd_start_page bound to: 1 - type: integer 
	Parameter g_rd_latency bound to: 1 - type: integer 
	Parameter g_ram_primitive bound to: auto - type: string 
INFO: [Synth 8-638] synthesizing module 'common_paged_ram_rw_rw' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_ram/common_paged_ram_rw_rw.vhd:68]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_str bound to: use_adr - type: string 
	Parameter g_data_w bound to: 36 - type: integer 
	Parameter g_nof_pages bound to: 2 - type: integer 
	Parameter g_page_sz bound to: 1024 - type: integer 
	Parameter g_start_page_a bound to: 0 - type: integer 
	Parameter g_start_page_b bound to: 1 - type: integer 
	Parameter g_rd_latency bound to: 1 - type: integer 
	Parameter g_true_dual_port bound to: 0 - type: bool 
	Parameter g_ram_primitive bound to: auto - type: string 
INFO: [Synth 8-638] synthesizing module 'common_paged_ram_crw_crw' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_ram/common_paged_ram_crw_crw.vhd:81]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_str bound to: use_adr - type: string 
	Parameter g_data_w bound to: 36 - type: integer 
	Parameter g_nof_pages bound to: 2 - type: integer 
	Parameter g_page_sz bound to: 1024 - type: integer 
	Parameter g_start_page_a bound to: 0 - type: integer 
	Parameter g_start_page_b bound to: 1 - type: integer 
	Parameter g_rd_latency bound to: 1 - type: integer 
	Parameter g_true_dual_port bound to: 0 - type: bool 
	Parameter g_ram_primitive bound to: auto - type: string 
INFO: [Synth 8-638] synthesizing module 'common_ram_crw_crw' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_ram/common_ram_crw_crw.vhd:54]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_ram bound to: 125'b00000000000000000000000000000010000000000000000000000000001011000000000000000000000000010010000000000000000000001000000000000 
	Parameter g_init_file bound to: UNUSED - type: string 
	Parameter g_true_dual_port bound to: 0 - type: bool 
	Parameter g_ram_primitive bound to: auto - type: string 
INFO: [Synth 8-638] synthesizing module 'tech_memory_ram_cr_cw' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_ram/tech_memory_ram_cr_cw.vhd:57]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_adr_w bound to: 11 - type: integer 
	Parameter g_dat_w bound to: 36 - type: integer 
	Parameter g_nof_words bound to: 2048 - type: integer 
	Parameter g_rd_latency bound to: 2 - type: integer 
	Parameter g_init_file bound to: UNUSED - type: string 
	Parameter g_ram_primitive bound to: auto - type: string 
	Parameter g_adr_w bound to: 11 - type: integer 
	Parameter g_dat_w bound to: 36 - type: integer 
	Parameter g_nof_words bound to: 2048 - type: integer 
	Parameter g_rd_latency bound to: 2 - type: integer 
	Parameter g_init_file bound to: UNUSED - type: string 
	Parameter g_ram_primitive bound to: auto - type: string 
INFO: [Synth 8-3491] module 'ip_xpm_ram_cr_cw' declared at '/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_ram/ip_xpm_ram_cr_cw.vhd:24' bound to instance 'u1' of component 'ip_xpm_ram_cr_cw' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_ram/tech_memory_ram_cr_cw.vhd:62]
INFO: [Synth 8-638] synthesizing module 'ip_xpm_ram_cr_cw' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_ram/ip_xpm_ram_cr_cw.vhd:46]
	Parameter g_adr_w bound to: 11 - type: integer 
	Parameter g_dat_w bound to: 36 - type: integer 
	Parameter g_nof_words bound to: 2048 - type: integer 
	Parameter g_rd_latency bound to: 2 - type: integer 
	Parameter g_init_file bound to: UNUSED - type: string 
	Parameter g_ram_primitive bound to: auto - type: string 
	Parameter MEMORY_SIZE bound to: 73728 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: independant_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 36 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 36 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter READ_DATA_WIDTH_B bound to: 36 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: write_first - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
INFO: [Synth 8-3491] module 'xpm_memory_sdpram' declared at '/opt/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320' bound to instance 'xpm_memory_sdpram_inst' of component 'xpm_memory_sdpram' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_ram/ip_xpm_ram_cr_cw.vhd:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [/opt/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
	Parameter MEMORY_SIZE bound to: 73728 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: independant_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 36 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 36 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter READ_DATA_WIDTH_B bound to: 36 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: write_first - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 0 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 73728 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 36 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 36 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 36 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 0 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 36 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 36 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 36 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 0 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 36 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 36 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 36 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 36 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 2048 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 36 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 36 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 36 - type: integer 
	Parameter rstb_loop_iter bound to: 36 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 36 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (17#1) [/opt/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (18#1) [/opt/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'ip_xpm_ram_cr_cw' (19#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_ram/ip_xpm_ram_cr_cw.vhd:46]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'tech_memory_ram_cr_cw' (20#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_ram/tech_memory_ram_cr_cw.vhd:57]
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized9' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 0 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 36 - type: integer 
	Parameter g_out_dat_w bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized9' (20#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized10' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 1 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 1 - type: integer 
	Parameter g_out_dat_w bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized10' (20#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net ram_rd_dat_a in module/entity common_ram_crw_crw does not have driver. [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_ram/common_ram_crw_crw.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'common_ram_crw_crw' (21#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_ram/common_ram_crw_crw.vhd:54]
WARNING: [Synth 8-6014] Unused sequential element page_sel_a_dly_reg[0] was removed.  [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_ram/common_paged_ram_crw_crw.vhd:168]
WARNING: [Synth 8-6014] Unused sequential element page_ofs_a_reg was removed.  [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_ram/common_paged_ram_crw_crw.vhd:169]
WARNING: [Synth 8-6014] Unused sequential element page_sel_b_dly_reg[0] was removed.  [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_ram/common_paged_ram_crw_crw.vhd:181]
WARNING: [Synth 8-6014] Unused sequential element page_ofs_b_reg was removed.  [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_ram/common_paged_ram_crw_crw.vhd:182]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'common_paged_ram_crw_crw' (22#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_ram/common_paged_ram_crw_crw.vhd:81]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'common_paged_ram_rw_rw' (23#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_ram/common_paged_ram_rw_rw.vhd:68]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'common_paged_ram_r_w' (24#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_ram/common_paged_ram_r_w.vhd:62]
INFO: [Synth 8-638] synthesizing module 'fft_sepa' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_wb_fft/fft_sepa.vhd:70]
INFO: [Synth 8-638] synthesizing module 'common_add_sub' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_adder/casper_common_add_sub.vhd:74]
	Parameter g_direction bound to: ADD - type: string 
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline_input bound to: 0 - type: integer 
	Parameter g_pipeline_output bound to: 1 - type: integer 
	Parameter g_in_dat_w bound to: 18 - type: integer 
	Parameter g_out_dat_w bound to: 19 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized11' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 1 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 19 - type: integer 
	Parameter g_out_dat_w bound to: 19 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized11' (24#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'common_add_sub' (25#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_adder/casper_common_add_sub.vhd:74]
INFO: [Synth 8-638] synthesizing module 'common_add_sub__parameterized0' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_adder/casper_common_add_sub.vhd:74]
	Parameter g_direction bound to: SUB - type: string 
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline_input bound to: 0 - type: integer 
	Parameter g_pipeline_output bound to: 1 - type: integer 
	Parameter g_in_dat_w bound to: 18 - type: integer 
	Parameter g_out_dat_w bound to: 19 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_add_sub__parameterized0' (25#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_adder/casper_common_add_sub.vhd:74]
INFO: [Synth 8-638] synthesizing module 'common_round__parameterized1' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_round.vhd:57]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_round bound to: 1 - type: bool 
	Parameter g_round_clip bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 0 - type: integer 
	Parameter g_pipeline_output bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 19 - type: integer 
	Parameter g_out_dat_w bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_round__parameterized1' (25#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_round.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'fft_sepa' (26#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_wb_fft/fft_sepa.vhd:70]
WARNING: [Synth 8-6014] Unused sequential element r_reg[count_chan] was removed.  [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_wb_fft/fft_reorder_sepa_pipe.vhd:304]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'fft_reorder_sepa_pipe' (27#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_wb_fft/fft_reorder_sepa_pipe.vhd:61]
INFO: [Synth 8-638] synthesizing module 'common_requantize__parameterized1' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_requantize.vhd:80]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_lsb_w bound to: 5 - type: integer 
	Parameter g_lsb_round bound to: 1 - type: bool 
	Parameter g_lsb_round_clip bound to: 0 - type: bool 
	Parameter g_msb_clip bound to: 0 - type: bool 
	Parameter g_msb_clip_symmetric bound to: 0 - type: bool 
	Parameter g_gain_w bound to: 0 - type: integer 
	Parameter g_pipeline_remove_lsb bound to: 0 - type: integer 
	Parameter g_pipeline_remove_msb bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 18 - type: integer 
	Parameter g_out_dat_w bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_round__parameterized2' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_round.vhd:57]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_round bound to: 1 - type: bool 
	Parameter g_round_clip bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 0 - type: integer 
	Parameter g_pipeline_output bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 18 - type: integer 
	Parameter g_out_dat_w bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized12' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 0 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 13 - type: integer 
	Parameter g_out_dat_w bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized12' (27#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'common_round__parameterized2' (27#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_round.vhd:57]
INFO: [Synth 8-638] synthesizing module 'common_resize__parameterized1' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_resize.vhd:47]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_clip bound to: 0 - type: bool 
	Parameter g_clip_symmetric bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 0 - type: integer 
	Parameter g_pipeline_output bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 13 - type: integer 
	Parameter g_out_dat_w bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized13' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 0 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 14 - type: integer 
	Parameter g_out_dat_w bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized13' (27#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'common_resize__parameterized1' (27#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_resize.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'common_requantize__parameterized1' (27#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_requantize.vhd:80]
INFO: [Synth 8-638] synthesizing module 'common_pipeline_sl__parameterized2' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline_sl.vhd:44]
	Parameter g_pipeline bound to: 0 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_out_invert bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized14' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: UNSIGNED - type: string 
	Parameter g_pipeline bound to: 0 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 1 - type: integer 
	Parameter g_out_dat_w bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized14' (27#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'common_pipeline_sl__parameterized2' (27#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline_sl.vhd:44]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'fft_r2_pipe' (28#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_wb_fft_no_ss/fft_r2_pipe.vhd:76]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'fft_r2_wide' (29#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_wb_fft_no_ss/fft_r2_wide.vhd:92]
INFO: [Synth 8-638] synthesizing module 'fft_wide_unit_control' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_wb_fft_no_ss/fft_wide_unit_control.vhd:62]
	Parameter g_fft bound to: 345'b111000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000001101000000000000000000000000000000000000000000000000000000000100100000000000000000000000000000010100000000000000000000000001110000000000000000000000000000000010 
	Parameter g_nof_ffts bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_fifo_sc' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_fifo/common_fifo_sc.vhd:58]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_note_is_ful bound to: 1 - type: bool 
	Parameter g_fail_rd_emp bound to: 0 - type: bool 
	Parameter g_use_lut bound to: 1 - type: bool 
	Parameter g_reset bound to: 0 - type: bool 
	Parameter g_init bound to: 0 - type: bool 
	Parameter g_dat_w bound to: 64 - type: integer 
	Parameter g_nof_words bound to: 16 - type: integer 
	Parameter g_af_margin bound to: 0 - type: integer 
	Parameter g_fifo_primitive bound to: auto - type: string 
INFO: [Synth 8-638] synthesizing module 'tech_fifo_sc' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_fifo/tech_fifo_sc.vhd:53]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_eab bound to: OFF - type: string 
	Parameter g_dat_w bound to: 64 - type: integer 
	Parameter g_nof_words bound to: 16 - type: integer 
	Parameter g_fifo_primitive bound to: distributed - type: string 
	Parameter g_dat_w bound to: 64 - type: integer 
	Parameter g_nof_words bound to: 16 - type: integer 
	Parameter g_fifo_primitive bound to: distributed - type: string 
INFO: [Synth 8-3491] module 'ip_xilinx_fifo_sc' declared at '/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_fifo/ip_xilinx_fifo_sc.vhd:7' bound to instance 'u1' of component 'ip_xilinx_fifo_sc' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_fifo/tech_fifo_sc.vhd:58]
INFO: [Synth 8-638] synthesizing module 'ip_xilinx_fifo_sc' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_fifo/ip_xilinx_fifo_sc.vhd:26]
	Parameter g_dat_w bound to: 64 - type: integer 
	Parameter g_nof_words bound to: 16 - type: integer 
	Parameter g_fifo_primitive bound to: distributed - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: distributed - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 64 - type: integer 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_DATA_WIDTH bound to: 64 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at '/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_fifo/ip_xilinx_fifo_sc.vhd:50]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
	Parameter FIFO_MEMORY_TYPE bound to: distributed - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 64 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 64 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0000011100000111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 64 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 64 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 1 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 1024 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 13 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 13 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/opt/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 1024 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 64 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 64 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 64 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 64 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 64 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 64 - type: integer 
	Parameter rstb_loop_iter bound to: 64 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (29#1) [/opt/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (30#1) [/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1788]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (31#1) [/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1788]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (32#1) [/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (32#1) [/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (32#1) [/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (33#1) [/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (34#1) [/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'ip_xilinx_fifo_sc' (35#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_fifo/ip_xilinx_fifo_sc.vhd:26]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'tech_fifo_sc' (36#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_fifo/tech_fifo_sc.vhd:53]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'common_fifo_sc' (37#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_fifo/common_fifo_sc.vhd:58]
INFO: [Synth 8-638] synthesizing module 'common_fifo_sc__parameterized0' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_fifo/common_fifo_sc.vhd:58]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_note_is_ful bound to: 1 - type: bool 
	Parameter g_fail_rd_emp bound to: 0 - type: bool 
	Parameter g_use_lut bound to: 1 - type: bool 
	Parameter g_reset bound to: 0 - type: bool 
	Parameter g_init bound to: 0 - type: bool 
	Parameter g_dat_w bound to: 32 - type: integer 
	Parameter g_nof_words bound to: 16 - type: integer 
	Parameter g_af_margin bound to: 0 - type: integer 
	Parameter g_fifo_primitive bound to: auto - type: string 
INFO: [Synth 8-638] synthesizing module 'tech_fifo_sc__parameterized0' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_fifo/tech_fifo_sc.vhd:53]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_eab bound to: OFF - type: string 
	Parameter g_dat_w bound to: 32 - type: integer 
	Parameter g_nof_words bound to: 16 - type: integer 
	Parameter g_fifo_primitive bound to: distributed - type: string 
	Parameter g_dat_w bound to: 32 - type: integer 
	Parameter g_nof_words bound to: 16 - type: integer 
	Parameter g_fifo_primitive bound to: distributed - type: string 
INFO: [Synth 8-3491] module 'ip_xilinx_fifo_sc' declared at '/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_fifo/ip_xilinx_fifo_sc.vhd:7' bound to instance 'u1' of component 'ip_xilinx_fifo_sc' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_fifo/tech_fifo_sc.vhd:58]
INFO: [Synth 8-638] synthesizing module 'ip_xilinx_fifo_sc__parameterized1' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_fifo/ip_xilinx_fifo_sc.vhd:26]
	Parameter g_dat_w bound to: 32 - type: integer 
	Parameter g_nof_words bound to: 16 - type: integer 
	Parameter g_fifo_primitive bound to: distributed - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: distributed - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at '/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_fifo/ip_xilinx_fifo_sc.vhd:50]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized1' [/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
	Parameter FIFO_MEMORY_TYPE bound to: distributed - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0000011100000111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 1 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 512 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 5 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 13 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 13 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [/opt/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 512 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 32 - type: integer 
	Parameter rstb_loop_iter bound to: 32 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (37#1) [/opt/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (37#1) [/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized1' (37#1) [/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'ip_xilinx_fifo_sc__parameterized1' (37#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_fifo/ip_xilinx_fifo_sc.vhd:26]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'tech_fifo_sc__parameterized0' (37#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_fifo/tech_fifo_sc.vhd:53]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'common_fifo_sc__parameterized0' (37#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_fifo/common_fifo_sc.vhd:58]
INFO: [Synth 8-638] synthesizing module 'common_fifo_rd' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_fifo/common_fifo_rd.vhd:51]
	Parameter g_dat_w bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_rl_decrease' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_fifo/common_rl_decrease.vhd:51]
	Parameter g_adapt bound to: 1 - type: bool 
	Parameter g_dat_w bound to: 64 - type: integer 
WARNING: [Synth 8-5858] RAM buf_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM nxt_buf_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'common_rl_decrease' (38#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_fifo/common_rl_decrease.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'common_fifo_rd' (39#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_fifo/common_fifo_rd.vhd:51]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'fft_wide_unit_control' (40#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_wb_fft_no_ss/fft_wide_unit_control.vhd:62]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'fft_wide_unit' (41#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_wb_fft_no_ss/fft_wide_unit.vhd:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'wideband_fft_top' (42#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/wrappers/simulink/wideband_fft_top.vhd:62]
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port web[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[63]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[62]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[61]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[60]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[59]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[58]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[57]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[56]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[55]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[54]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[53]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[52]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[51]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[50]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[49]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[48]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[47]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[46]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[45]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[44]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[43]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[42]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[41]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[40]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[39]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[38]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[37]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[36]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[35]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[34]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[33]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[32]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[31]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[30]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[28]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port web[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[31]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[30]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[28]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[15]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2156.980 ; gain = 354.543 ; free physical = 2812 ; free virtual = 14936
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2174.793 ; gain = 372.355 ; free physical = 2864 ; free virtual = 14988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2174.793 ; gain = 372.355 ; free physical = 2864 ; free virtual = 14988
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'fft_wide_unit/u_fft_control/u_bsn_fifo/u_fifo/gen_ip_xilinx.u1/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'fft_wide_unit/u_fft_control/u_bsn_fifo/u_fifo/gen_ip_xilinx.u1/xpm_fifo_sync_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'fft_wide_unit/u_fft_control/u_sync_bsn_fifo/u_fifo/gen_ip_xilinx.u1/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'fft_wide_unit/u_fft_control/u_sync_bsn_fifo/u_fifo/gen_ip_xilinx.u1/xpm_fifo_sync_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'fft_wide_unit/u_fft_control/u_error_fifo/u_fifo/gen_ip_xilinx.u1/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'fft_wide_unit/u_fft_control/u_error_fifo/u_fifo/gen_ip_xilinx.u1/xpm_fifo_sync_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/wideband_fft_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/wideband_fft_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_reorder_and_separate.u_reorder_sep/u_buff/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_reorder_and_separate.u_reorder_sep/u_buff/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_sdpram_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/wideband_fft_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/wideband_fft_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2371.449 ; gain = 0.000 ; free physical = 2639 ; free virtual = 14779
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2371.449 ; gain = 0.000 ; free physical = 2639 ; free virtual = 14779
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2371.449 ; gain = 569.012 ; free physical = 2813 ; free virtual = 14953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1927-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2371.449 ; gain = 569.012 ; free physical = 2813 ; free virtual = 14953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for fft_wide_unit/u_fft_control/u_bsn_fifo/u_fifo/\gen_ip_xilinx.u1 /xpm_fifo_sync_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_wide_unit/u_fft_control/u_sync_bsn_fifo/u_fifo/\gen_ip_xilinx.u1 /xpm_fifo_sync_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_wide_unit/u_fft_control/u_error_fifo/u_fifo/\gen_ip_xilinx.u1 /xpm_fifo_sync_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_wide_unit/u_fft_wide/\gen_fft_r2_pipe.u_fft_r2_pipe /\gen_reorder_and_separate.u_reorder_sep /u_buff/u_rw_rw/u_crw_crw/\gen_adr.u_mem /\gen_simple_dual_port.u_ram /\gen_ip_xilinx.u1 /xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2371.449 ; gain = 569.012 ; free physical = 2812 ; free virtual = 14953
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'fft_reorder_sepa_pipe'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1056]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1056]
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'fft_wide_unit_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                                0 |                               00
          s_run_separate |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'sequential' in module 'fft_reorder_sepa_pipe'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              001 |                               00
                   s_run |                              010 |                               01
                  s_hold |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'one-hot' in module 'fft_wide_unit_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 2371.449 ; gain = 569.012 ; free physical = 2775 ; free virtual = 14922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |rTwoSDFStage                 |           1|     23874|
|2     |rTwoSDFStage__parameterized0 |           1|     13046|
|3     |fft_r2_pipe__GB2             |           1|     27900|
|4     |fft_wide_unit__GC0           |           1|      3932|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 5     
	   3 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 56    
	   3 Input     18 Bit       Adders := 20    
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   4 Input      5 Bit       Adders := 6     
	   3 Input      5 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 9     
	   3 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 3     
+---Registers : 
	              513 Bit    Registers := 2     
	              257 Bit    Registers := 2     
	              129 Bit    Registers := 2     
	               72 Bit    Registers := 2     
	               65 Bit    Registers := 2     
	               64 Bit    Registers := 6     
	               37 Bit    Registers := 20    
	               36 Bit    Registers := 1040  
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 14    
	               31 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 184   
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 18    
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 205   
+---RAMs : 
	              72K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 18    
+---Muxes : 
	   2 Input    513 Bit        Muxes := 2     
	   2 Input    512 Bit        Muxes := 6     
	   2 Input    257 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 6     
	   2 Input    129 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 6     
	   2 Input     65 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 9     
	   2 Input     36 Bit        Muxes := 11    
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 6     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 3     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 166   
	   2 Input     17 Bit        Muxes := 18    
	   2 Input     16 Bit        Muxes := 6     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 181   
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module common_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module rTwoBF__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module rTwoBF__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module common_delay__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 512   
Module common_bit_delay__1 
Detailed RTL Component Info : 
+---Registers : 
	              513 Bit    Registers := 1     
+---Muxes : 
	   2 Input    513 Bit        Muxes := 1     
	   2 Input    512 Bit        Muxes := 3     
Module common_bit_delay 
Detailed RTL Component Info : 
+---Registers : 
	              513 Bit    Registers := 1     
+---Muxes : 
	   2 Input    513 Bit        Muxes := 1     
	   2 Input    512 Bit        Muxes := 3     
Module common_pipeline__1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rTwoWeights 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module common_pipeline__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ip_cmult_rtl_4dsp__1 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	               18 Bit    Registers := 4     
Module rTwoWMul 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module common_round__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module common_round__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module common_pipeline__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module rTwoBF__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module rTwoBF__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module common_delay__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 256   
Module common_bit_delay__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	              257 Bit    Registers := 1     
+---Muxes : 
	   2 Input    257 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 3     
Module common_bit_delay__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              257 Bit    Registers := 1     
+---Muxes : 
	   2 Input    257 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 3     
Module common_pipeline__2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rTwoWeights__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module common_pipeline__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ip_cmult_rtl_4dsp__2 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	               18 Bit    Registers := 4     
Module rTwoWMul__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module common_round__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module common_round__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module common_pipeline__parameterized8__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized8__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_round__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module common_round__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module common_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module rTwoBF__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module rTwoBF 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module common_delay__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 128   
Module common_bit_delay__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 1     
+---Muxes : 
	   2 Input    129 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 3     
Module common_bit_delay__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 1     
+---Muxes : 
	   2 Input    129 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 3     
Module common_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rTwoWeights__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module common_pipeline__parameterized3__19 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized4__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ip_cmult_rtl_4dsp 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	               18 Bit    Registers := 4     
Module rTwoWMul__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module common_round__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module common_round 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module common_pipeline__parameterized8__19 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module rTwoBF__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module rTwoBF__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module common_delay__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 64    
Module common_bit_delay__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
Module common_bit_delay__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
Module common_pipeline__9 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rTwoWeights__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module common_pipeline__parameterized3__17 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized3__18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized4__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized4__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ip_cmult_rtl_4dsp__9 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	               18 Bit    Registers := 4     
Module rTwoWMul__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module common_round__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module common_round__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module common_pipeline__parameterized8__17 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized8__18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_counter__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module rTwoBF__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module rTwoBF__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module common_delay__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 32    
Module common_bit_delay__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
Module common_bit_delay__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
Module common_pipeline__8 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rTwoWeights__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module common_pipeline__parameterized3__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized3__16 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized4__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized4__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ip_cmult_rtl_4dsp__8 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	               18 Bit    Registers := 4     
Module rTwoWMul__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module common_round__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module common_round__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module common_pipeline__parameterized8__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized8__16 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_counter__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module rTwoBF__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module rTwoBF__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module common_delay__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 16    
Module common_bit_delay__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
Module common_bit_delay__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
Module common_pipeline__7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rTwoWeights__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module common_pipeline__parameterized3__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized3__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized4__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized4__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ip_cmult_rtl_4dsp__7 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	               18 Bit    Registers := 4     
Module rTwoWMul__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module common_round__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module common_round__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module common_pipeline__parameterized8__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized8__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_counter__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module rTwoBF__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module rTwoBF__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module common_delay__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 8     
Module common_bit_delay__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
Module common_bit_delay__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
Module common_pipeline__6 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rTwoWeights__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module common_pipeline__parameterized3__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized3__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized4__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ip_cmult_rtl_4dsp__6 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	               18 Bit    Registers := 4     
Module rTwoWMul__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module common_round__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module common_round__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module common_pipeline__parameterized8__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized8__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_counter__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module rTwoBF__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module rTwoBF__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module common_delay__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 4     
Module common_bit_delay__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
Module common_bit_delay__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
Module common_pipeline__5 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rTwoWeights__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module common_pipeline__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized3__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ip_cmult_rtl_4dsp__5 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	               18 Bit    Registers := 4     
Module rTwoWMul__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module common_round__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module common_round__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module common_pipeline__parameterized8__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized8__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_counter__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module rTwoBF__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module rTwoBF__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module common_delay__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
Module common_bit_delay__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module common_bit_delay__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module common_pipeline__4 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rTwoWeights__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module common_pipeline__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ip_cmult_rtl_4dsp__4 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	               18 Bit    Registers := 4     
Module rTwoWMul__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module common_pipeline__parameterized8__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized8__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_counter__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module rTwoBF__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module rTwoBF__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module common_delay__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module common_bit_delay__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module common_bit_delay__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module common_pipeline__3 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rTwoWeights__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
Module common_pipeline__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ip_cmult_rtl_4dsp__3 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	               18 Bit    Registers := 4     
Module rTwoWMul__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module common_pipeline__parameterized8__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized8__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_counter__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module common_pipeline__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
+---RAMs : 
	              72K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module common_paged_ram_crw_crw 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module common_pipeline__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_add_sub 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module common_pipeline__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_add_sub__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     19 Bit       Adders := 1     
Module common_round__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module common_round__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fft_sepa 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 3     
	               18 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
Module fft_reorder_sepa_pipe 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
+---Registers : 
	               31 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module xpm_fifo_rst__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ip_xilinx_fifo_sc__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
Module common_fifo_sc__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ip_xilinx_fifo_sc__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
Module common_fifo_sc__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_memory_base__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module xpm_fifo_rst__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ip_xilinx_fifo_sc 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
Module common_fifo_sc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module common_rl_decrease 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 14    
Module fft_wide_unit_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               72 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 11    
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module fft_wide_unit 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               36 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:171]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:172]
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:170]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:169]
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:171]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:172]
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:170]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:169]
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:171]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:172]
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:170]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:169]
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:171]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:172]
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:170]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:169]
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:171]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:172]
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:170]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:169]
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:171]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:172]
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:170]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:169]
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:171]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:172]
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:170]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:169]
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:171]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:172]
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:170]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:169]
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:171]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:172]
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:170]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:169]
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:171]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:172]
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:170]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:169]
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'r_reg[in_sosi_arr][0][re]' and it is trimmed from '36' to '8' bits. [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_wb_fft_no_ss/fft_wide_unit.vhd:90]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_reg[in_sosi_arr][0][im]' and it is trimmed from '36' to '8' bits. [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_wb_fft_no_ss/fft_wide_unit.vhd:90]
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM gen_wr_a.gen_word_narrow.mem_reg to conserve power
INFO: [Synth 8-3886] merging instance 'fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[10].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[10].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[10].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[10].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[9].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[9].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[9].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[9].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'gen_fft_r2_pipe.u_fft_r2_pipei_0/gen_fft[8].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'gen_fft_r2_pipe.u_fft_r2_pipei_0/gen_fft[8].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'gen_fft_r2_pipe.u_fft_r2_pipei_0/gen_fft[8].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'gen_fft_r2_pipe.u_fft_r2_pipei_0/gen_fft[8].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'gen_fft_r2_pipe.u_fft_r2_pipei_0/gen_fft[7].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'gen_fft_r2_pipe.u_fft_r2_pipei_0/gen_fft[7].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'gen_fft_r2_pipe.u_fft_r2_pipei_0/gen_fft[7].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'gen_fft_r2_pipe.u_fft_r2_pipei_0/gen_fft[7].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'gen_fft_r2_pipe.u_fft_r2_pipei_0/gen_fft[6].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'gen_fft_r2_pipe.u_fft_r2_pipei_0/gen_fft[6].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'gen_fft_r2_pipe.u_fft_r2_pipei_0/gen_fft[6].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'gen_fft_r2_pipe.u_fft_r2_pipei_0/gen_fft[6].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'gen_fft_r2_pipe.u_fft_r2_pipei_0/gen_fft[5].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'gen_fft_r2_pipe.u_fft_r2_pipei_0/gen_fft[5].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'gen_fft_r2_pipe.u_fft_r2_pipei_0/gen_fft[5].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'gen_fft_r2_pipe.u_fft_r2_pipei_0/gen_fft[5].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'gen_fft_r2_pipe.u_fft_r2_pipei_0/gen_fft[4].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'gen_fft_r2_pipe.u_fft_r2_pipei_0/gen_fft[4].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'gen_fft_r2_pipe.u_fft_r2_pipei_0/gen_fft[4].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'gen_fft_r2_pipe.u_fft_r2_pipei_0/gen_fft[4].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'gen_fft_r2_pipe.u_fft_r2_pipei_0/gen_fft[3].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'gen_fft_r2_pipe.u_fft_r2_pipei_0/gen_fft[3].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'gen_fft_r2_pipe.u_fft_r2_pipei_0/gen_fft[3].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'gen_fft_r2_pipe.u_fft_r2_pipei_0/gen_fft[3].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_fft_r2_pipe.u_fft_r2_pipei_0 /\gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_fft_r2_pipe.u_fft_r2_pipei_0 /\gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_fft_r2_pipe.u_fft_r2_pipei_0 /\gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_fft_r2_pipe.u_fft_r2_pipei_0 /\gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_fft_r2_pipe.u_fft_r2_pipei_0 /\gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_fft_r2_pipe.u_fft_r2_pipei_0 /\gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_fft_r2_pipe.u_fft_r2_pipei_0 /\gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_fft_r2_pipe.u_fft_r2_pipei_0 /\gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_fft_r2_pipe.u_fft_r2_pipei_0 /\gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_fft_r2_pipe.u_fft_r2_pipei_0 /\gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_fft_r2_pipe.u_fft_r2_pipei_0 /\gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_fft_r2_pipe.u_fft_r2_pipei_0 /\gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_fft_r2_pipe.u_fft_r2_pipei_0 /\gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_fft_r2_pipe.u_fft_r2_pipei_0 /\gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_fft_r2_pipe.u_fft_r2_pipei_0 /\gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_fft_r2_pipe.u_fft_r2_pipei_0 /\gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_fft_r2_pipe.u_fft_r2_pipei_0 /\gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_fft_r2_pipe.u_fft_r2_pipei_0 /\gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_fft_r2_pipe.u_fft_r2_pipei_0 /\gen_fft[1].u_stage/u_weights/gen_reg.weight_im_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_fft_r2_pipe.u_fft_r2_pipei_0 /\gen_fft[1].u_stage/u_weights/gen_reg.weight_im_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_fft_r2_pipe.u_fft_r2_pipei_0 /\gen_fft[1].u_stage/u_weights/gen_reg.weight_im_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_fft_r2_pipe.u_fft_r2_pipei_0 /\gen_fft[1].u_stage/u_weights/gen_reg.weight_im_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_fft_r2_pipe.u_fft_r2_pipei_0 /\gen_fft[1].u_stage/u_weights/gen_reg.weight_im_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_fft_r2_pipe.u_fft_r2_pipei_0 /\gen_fft[1].u_stage/u_weights/gen_reg.weight_im_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_fft_r2_pipe.u_fft_r2_pipei_0 /\gen_fft[1].u_stage/u_weights/gen_reg.weight_im_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_fft_r2_pipe.u_fft_r2_pipei_0 /\gen_fft[1].u_stage/u_weights/gen_reg.weight_im_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_fft_r2_pipe.u_fft_r2_pipei_0 /\gen_fft[1].u_stage/u_weights/gen_reg.weight_im_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_fft_r2_pipe.u_fft_r2_pipei_0 /\gen_fft[1].u_stage/u_weights/gen_reg.weight_im_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_fft_r2_pipe.u_fft_r2_pipei_0 /\gen_fft[1].u_stage/u_weights/gen_reg.weight_im_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_fft_r2_pipe.u_fft_r2_pipei_0 /\gen_fft[1].u_stage/u_weights/gen_reg.weight_im_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_fft_r2_pipe.u_fft_r2_pipei_0 /\gen_fft[1].u_stage/u_weights/gen_reg.weight_im_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_fft_r2_pipe.u_fft_r2_pipei_0 /\gen_fft[1].u_stage/u_weights/gen_reg.weight_im_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_fft_r2_pipe.u_fft_r2_pipei_0 /\gen_fft[1].u_stage/u_weights/gen_reg.weight_im_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_fft_r2_pipe.u_fft_r2_pipei_0 /\gen_fft[1].u_stage/u_weights/gen_reg.weight_im_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_fft_r2_pipe.u_fft_r2_pipei_0 /\gen_fft[1].u_stage/u_weights/gen_reg.weight_im_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_fft_r2_pipe.u_fft_r2_pipei_0 /\gen_fft[1].u_stage/u_weights/gen_reg.weight_im_reg[17] )
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][0]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][1]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][1]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][2]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][2]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][3]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][3]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][4]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][4]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][5]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][5]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][6]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][6]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][7]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][7]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][8]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][8]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][9]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][9]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][10]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][10]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][11]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][11]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][12]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][12]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][13]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][13]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][14]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][14]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][15]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][15]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][16]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][16]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][17]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][17]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][18]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][18]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][19]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][19]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][20]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][20]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][21]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][21]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][22]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][22]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][23]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][23]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][24]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][24]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][25]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][25]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][26]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][26]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][27]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][27]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][28]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][28]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][29]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][29]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][30]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][30]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][31]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][channel][31]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][empty][0]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][empty][1]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][empty][2]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][empty][3]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][empty][4]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][empty][5]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][empty][6]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][empty][7]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][empty][8]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][empty][9]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][empty][10]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][empty][11]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][empty][12]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][empty][13]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][empty][14]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][empty][15]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][0]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][1]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][2]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][3]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][4]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][5]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][6]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][7]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][8]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][9]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][10]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][11]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][12]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][13]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][14]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][15]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][16]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][17]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][18]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][19]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][20]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][21]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][22]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][23]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][24]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][25]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][26]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][27]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][28]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][29]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][30]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][31]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][32]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][33]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][34]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Synth 8-3886] merging instance 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][35]' (FDRE) to 'fft_wide_uniti_1/u_fft_control/r_reg[out_sosi_arr][0][data][71]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wide_uniti_1/\u_fft_control/r_reg[out_sosi_arr][0][data][71] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 2371.449 ; gain = 569.012 ; free physical = 2712 ; free virtual = 14898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+---------------------------------+---------------+----------------+
|Module Name  | RTL Object                      | Depth x Width | Implemented As | 
+-------------+---------------------------------+---------------+----------------+
|rTwoWeights  | wMap[0,10]                      | 2048x11       | LUT            | 
|rTwoWeights  | wMap[0,9]                       | 2048x10       | LUT            | 
|rTwoWeights  | wMap[0,8]                       | 2048x9        | LUT            | 
|rTwoWeights  | wMap[0,7]                       | 2048x8        | LUT            | 
|rTwoWeights  | wMap[0,6]                       | 2048x7        | LUT            | 
|rTwoWeights  | wMap[0,5]                       | 2048x6        | LUT            | 
|rTwoWeights  | wMap[0,4]                       | 2048x5        | LUT            | 
|rTwoWeights  | wMap[0,3]                       | 2048x4        | LUT            | 
|rTwoWeights  | wMap[0,2]                       | 2048x3        | LUT            | 
|rTwoSDFStage | u_weights/wMap[0,10]            | 2048x11       | LUT            | 
|rTwoSDFStage | u_weights/gen_reg.weight_re_reg | 4096x18       | Block RAM      | 
|rTwoSDFStage | u_weights/gen_reg.weight_im_reg | 4096x18       | Block RAM      | 
|rTwoWeights  | wMap[0,9]                       | 2048x10       | LUT            | 
|rTwoWeights  | gen_reg.weight_re_reg           | 4096x18       | Block RAM      | 
|rTwoWeights  | gen_reg.weight_im_reg           | 4096x18       | Block RAM      | 
|rTwoSDFStage | u_weights/wMap[0,8]             | 2048x9        | LUT            | 
|rTwoSDFStage | u_weights/gen_reg.weight_re_reg | 4096x18       | Block RAM      | 
|rTwoSDFStage | u_weights/gen_reg.weight_im_reg | 4096x18       | Block RAM      | 
|rTwoSDFStage | u_weights/wMap[0,7]             | 2048x8        | LUT            | 
|rTwoSDFStage | u_weights/gen_reg.weight_re_reg | 4096x18       | Block RAM      | 
|rTwoSDFStage | u_weights/gen_reg.weight_im_reg | 4096x18       | Block RAM      | 
|rTwoSDFStage | u_weights/wMap[0,6]             | 2048x7        | LUT            | 
|rTwoSDFStage | u_weights/gen_reg.weight_re_reg | 4096x18       | Block RAM      | 
|rTwoSDFStage | u_weights/gen_reg.weight_im_reg | 4096x18       | Block RAM      | 
|rTwoSDFStage | u_weights/wMap[0,5]             | 2048x6        | LUT            | 
|rTwoSDFStage | u_weights/gen_reg.weight_re_reg | 4096x18       | Block RAM      | 
|rTwoSDFStage | u_weights/gen_reg.weight_im_reg | 4096x18       | Block RAM      | 
|rTwoSDFStage | u_weights/wMap[0,4]             | 2048x5        | LUT            | 
|rTwoSDFStage | u_weights/gen_reg.weight_re_reg | 4096x18       | Block RAM      | 
|rTwoSDFStage | u_weights/gen_reg.weight_im_reg | 4096x18       | Block RAM      | 
|rTwoSDFStage | u_weights/wMap[0,3]             | 2048x4        | LUT            | 
|rTwoSDFStage | u_weights/gen_reg.weight_re_reg | 4096x18       | Block RAM      | 
|rTwoSDFStage | u_weights/gen_reg.weight_im_reg | 4096x18       | Block RAM      | 
|rTwoSDFStage | u_weights/wMap[0,2]             | 2048x3        | LUT            | 
|rTwoSDFStage | u_weights/gen_reg.weight_re_reg | 4096x18       | Block RAM      | 
|rTwoSDFStage | u_weights/gen_reg.weight_im_reg | 4096x18       | Block RAM      | 
+-------------+---------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                                                                | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\gen_fft_r2_pipe.u_fft_r2_pipei_0 /\gen_reorder_and_separate.u_reorder_sep/u_buff/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 36(READ_FIRST)   | W |   | 2 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                      | RTL Object                       | Inference      | Size (Depth x Width) | Primitives    | 
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|fft_wide_uniti_1/\u_fft_control/u_bsn_fifo/u_fifo/gen_ip_xilinx.u1/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 16 x 64              | RAM32M x 11   | 
|fft_wide_uniti_1/\u_fft_control/u_error_fifo/u_fifo/gen_ip_xilinx.u1/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 16 x 32              | RAM32M x 6    | 
|fft_wide_uniti_1/\u_fft_control/u_sync_bsn_fifo/u_fifo/gen_ip_xilinx.u1/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 16 x 64              | RAM32M x 11   | 
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[10].u_stage/i_0/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[10].u_stage/i_0/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[10].u_stage/i_1/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[10].u_stage/i_1/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[9].u_stage/i_0/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[9].u_stage/i_0/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[9].u_stage/i_1/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[9].u_stage/i_1/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft_r2_pipe.u_fft_r2_pipei_0/i_0/gen_fft[8].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft_r2_pipe.u_fft_r2_pipei_0/i_0/gen_fft[8].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft_r2_pipe.u_fft_r2_pipei_0/i_1/gen_fft[8].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft_r2_pipe.u_fft_r2_pipei_0/i_1/gen_fft[8].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft_r2_pipe.u_fft_r2_pipei_0/i_4/gen_fft[7].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft_r2_pipe.u_fft_r2_pipei_0/i_4/gen_fft[7].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft_r2_pipe.u_fft_r2_pipei_0/i_5/gen_fft[7].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft_r2_pipe.u_fft_r2_pipei_0/i_5/gen_fft[7].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft_r2_pipe.u_fft_r2_pipei_0/i_8/gen_fft[6].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft_r2_pipe.u_fft_r2_pipei_0/i_8/gen_fft[6].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft_r2_pipe.u_fft_r2_pipei_0/i_9/gen_fft[6].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft_r2_pipe.u_fft_r2_pipei_0/i_9/gen_fft[6].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft_r2_pipe.u_fft_r2_pipei_0/i_12/gen_fft[5].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft_r2_pipe.u_fft_r2_pipei_0/i_12/gen_fft[5].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft_r2_pipe.u_fft_r2_pipei_0/i_13/gen_fft[5].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft_r2_pipe.u_fft_r2_pipei_0/i_13/gen_fft[5].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft_r2_pipe.u_fft_r2_pipei_0/i_16/gen_fft[4].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft_r2_pipe.u_fft_r2_pipei_0/i_16/gen_fft[4].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft_r2_pipe.u_fft_r2_pipei_0/i_17/gen_fft[4].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft_r2_pipe.u_fft_r2_pipei_0/i_17/gen_fft[4].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft_r2_pipe.u_fft_r2_pipei_0/i_20/gen_fft[3].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft_r2_pipe.u_fft_r2_pipei_0/i_20/gen_fft[3].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft_r2_pipe.u_fft_r2_pipei_0/i_21/gen_fft[3].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft_r2_pipe.u_fft_r2_pipei_0/i_21/gen_fft[3].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft_r2_pipe.u_fft_r2_pipei_0/i_24/gen_fft[2].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft_r2_pipe.u_fft_r2_pipei_0/i_24/gen_fft[2].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft_r2_pipe.u_fft_r2_pipei_0/i_25/gen_fft[2].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft_r2_pipe.u_fft_r2_pipei_0/i_25/gen_fft[2].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |rTwoSDFStage                 |           1|     20232|
|2     |rTwoSDFStage__parameterized0 |           1|     10415|
|3     |fft_r2_pipe__GB2             |           1|     15741|
|4     |fft_wide_unit__GC0           |           1|      1771|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 2371.449 ; gain = 569.012 ; free physical = 2548 ; free virtual = 14742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 2371.449 ; gain = 569.012 ; free physical = 2548 ; free virtual = 14742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                                                                | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\gen_fft_r2_pipe.u_fft_r2_pipei_0 /\gen_reorder_and_separate.u_reorder_sep/u_buff/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 36(READ_FIRST)   | W |   | 2 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                      | RTL Object                       | Inference      | Size (Depth x Width) | Primitives    | 
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|fft_wide_uniti_1/\u_fft_control/u_bsn_fifo/u_fifo/gen_ip_xilinx.u1/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 16 x 64              | RAM32M x 11   | 
|fft_wide_uniti_1/\u_fft_control/u_error_fifo/u_fifo/gen_ip_xilinx.u1/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 16 x 32              | RAM32M x 6    | 
|fft_wide_uniti_1/\u_fft_control/u_sync_bsn_fifo/u_fifo/gen_ip_xilinx.u1/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 16 x 64              | RAM32M x 11   | 
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |rTwoSDFStage                 |           1|     20232|
|2     |rTwoSDFStage__parameterized0 |           1|     10415|
|3     |fft_r2_pipe__GB2             |           1|     15741|
|4     |fft_wide_unit__GC0           |           1|      1771|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[10].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[10].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[10].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[10].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[9].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[9].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[9].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[9].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[8].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[8].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[8].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[8].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[8].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[8].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[8].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[8].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[6].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[6].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[6].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[6].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[6].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[6].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[6].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[6].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[4].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[4].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[4].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[4].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[4].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[4].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[4].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[4].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[2].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[2].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[2].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[2].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:28 ; elapsed = 00:01:32 . Memory (MB): peak = 2371.449 ; gain = 569.012 ; free physical = 2567 ; free virtual = 14761
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:30 ; elapsed = 00:01:33 . Memory (MB): peak = 2371.449 ; gain = 569.012 ; free physical = 2566 ; free virtual = 14760
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:30 ; elapsed = 00:01:33 . Memory (MB): peak = 2371.449 ; gain = 569.012 ; free physical = 2566 ; free virtual = 14760
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:30 ; elapsed = 00:01:34 . Memory (MB): peak = 2371.449 ; gain = 569.012 ; free physical = 2566 ; free virtual = 14760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:30 ; elapsed = 00:01:34 . Memory (MB): peak = 2371.449 ; gain = 569.012 ; free physical = 2566 ; free virtual = 14760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:31 ; elapsed = 00:01:34 . Memory (MB): peak = 2371.449 ; gain = 569.012 ; free physical = 2566 ; free virtual = 14760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:31 ; elapsed = 00:01:34 . Memory (MB): peak = 2371.449 ; gain = 569.012 ; free physical = 2566 ; free virtual = 14760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                                                                                                                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|rTwoSDFStage     | u_butterfly/u_feedback/gen_reg.shift_reg_reg[512][35]                                                                                          | 512    | 36    | NO           | NO                 | YES               | 0      | 576     | 
|rTwoSDFStage     | u_butterfly/u_stage_sel/gen_reg.shift_reg_reg[512]                                                                                             | 512    | 1     | YES          | NO                 | YES               | 0      | 16      | 
|rTwoSDFStage     | u_butterfly/u_stage_val/gen_reg.shift_reg_reg[512]                                                                                             | 512    | 1     | YES          | NO                 | YES               | 0      | 16      | 
|rTwoSDFStage     | u_butterfly/u_feedback/gen_reg.shift_reg_reg[256][35]                                                                                          | 256    | 36    | NO           | NO                 | YES               | 0      | 288     | 
|rTwoSDFStage     | u_butterfly/u_stage_sel/gen_reg.shift_reg_reg[256]                                                                                             | 256    | 1     | YES          | NO                 | YES               | 0      | 8       | 
|rTwoSDFStage     | u_butterfly/u_stage_val/gen_reg.shift_reg_reg[256]                                                                                             | 256    | 1     | YES          | NO                 | YES               | 0      | 8       | 
|wideband_fft_top | fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[10].u_stage/u_TwiddleMult/u_re_lat/gen_pipe_n.out_dat_p_reg[4][17]              | 4      | 396   | NO           | NO                 | YES               | 396    | 0       | 
|wideband_fft_top | fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[8].u_stage/u_butterfly/u_feedback/gen_reg.shift_reg_reg[128][35]                | 128    | 36    | NO           | NO                 | YES               | 0      | 144     | 
|wideband_fft_top | fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[7].u_stage/u_butterfly/u_feedback/gen_reg.shift_reg_reg[64][35]                 | 64     | 36    | NO           | NO                 | YES               | 0      | 72      | 
|wideband_fft_top | fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[6].u_stage/u_butterfly/u_feedback/gen_reg.shift_reg_reg[32][35]                 | 32     | 36    | NO           | NO                 | YES               | 0      | 36      | 
|wideband_fft_top | fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[5].u_stage/u_butterfly/u_feedback/gen_reg.shift_reg_reg[16][35]                 | 16     | 36    | NO           | NO                 | YES               | 36     | 0       | 
|wideband_fft_top | fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[4].u_stage/u_butterfly/u_feedback/gen_reg.shift_reg_reg[8][35]                  | 8      | 36    | NO           | NO                 | YES               | 36     | 0       | 
|wideband_fft_top | fft_wide_unit/u_fft_control/r_reg[in_re_arr2_dly][2][0][12]                                                                                    | 3      | 26    | NO           | NO                 | NO                | 26     | 0       | 
|wideband_fft_top | fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[8].u_stage/u_TwiddleMult/u_pipeline_out_val/u_sl/gen_pipe_n.out_dat_p_reg[4][0] | 4      | 22    | YES          | NO                 | YES               | 22     | 0       | 
|wideband_fft_top | fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[8].u_stage/u_butterfly/u_stage_sel/gen_reg.shift_reg_reg[128]                   | 128    | 2     | YES          | NO                 | YES               | 0      | 8       | 
|wideband_fft_top | fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[7].u_stage/u_butterfly/u_stage_sel/gen_reg.shift_reg_reg[64]                    | 64     | 2     | YES          | NO                 | YES               | 0      | 4       | 
|wideband_fft_top | fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[6].u_stage/u_butterfly/u_stage_sel/gen_reg.shift_reg_reg[32]                    | 32     | 2     | YES          | NO                 | YES               | 0      | 2       | 
|wideband_fft_top | fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[5].u_stage/u_butterfly/u_stage_sel/gen_reg.shift_reg_reg[16]                    | 16     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|wideband_fft_top | fft_wide_unit/u_fft_wide/gen_fft_r2_pipe.u_fft_r2_pipe/gen_fft[4].u_stage/u_butterfly/u_stage_sel/gen_reg.shift_reg_reg[8]                     | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |   339|
|3     |DSP48E1    |    18|
|4     |DSP48E1_1  |    20|
|5     |DSP48E1_2  |     2|
|6     |LUT1       |    59|
|7     |LUT2       |   878|
|8     |LUT3       |  1257|
|9     |LUT4       |    56|
|10    |LUT5       |   156|
|11    |LUT6       |   328|
|12    |RAM32M     |    28|
|13    |RAMB36E1   |     6|
|14    |RAMB36E1_1 |     6|
|15    |RAMB36E1_2 |     6|
|16    |RAMB36E1_3 |     6|
|17    |RAMB36E1_5 |     2|
|18    |SRL16E     |   520|
|19    |SRLC32E    |  1178|
|20    |FDCE       |  1254|
|21    |FDPE       |     1|
|22    |FDRE       |  2960|
|23    |FDSE       |    35|
|24    |IBUF       |   118|
|25    |OBUF       |    52|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------------------------------------+---------------------------------------+------+
|      |Instance                                          |Module                                 |Cells |
+------+--------------------------------------------------+---------------------------------------+------+
|1     |top                                               |                                       |  9286|
|2     |  fft_wide_unit                                   |fft_wide_unit                          |  9115|
|3     |    u_fft_control                                 |fft_wide_unit_control                  |   879|
|4     |      u_bsn_fifo                                  |common_fifo_sc__xdcDup__1              |   180|
|5     |        u_fifo                                    |tech_fifo_sc__xdcDup__1                |   180|
|6     |          \gen_ip_xilinx.u1                       |ip_xilinx_fifo_sc__xdcDup__1           |   180|
|7     |            xpm_fifo_sync_inst                    |xpm_fifo_sync                          |   179|
|8     |              xpm_fifo_base_inst                  |xpm_fifo_base                          |   179|
|9     |                \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base__parameterized0        |    75|
|10    |                rdp_inst                          |xpm_counter_updn_232                   |    27|
|11    |                rdpp1_inst                        |xpm_counter_updn__parameterized0_233   |     8|
|12    |                rst_d1_inst                       |xpm_fifo_reg_bit_234                   |     2|
|13    |                wrp_inst                          |xpm_counter_updn_235                   |    17|
|14    |                wrpp1_inst                        |xpm_counter_updn__parameterized0_236   |    11|
|15    |                xpm_fifo_rst_inst                 |xpm_fifo_rst_237                       |    14|
|16    |      u_error_fifo                                |common_fifo_sc__parameterized0         |   142|
|17    |        u_fifo                                    |tech_fifo_sc__parameterized0           |   142|
|18    |          \gen_ip_xilinx.u1                       |ip_xilinx_fifo_sc__parameterized1      |   142|
|19    |            xpm_fifo_sync_inst                    |xpm_fifo_sync__parameterized1          |   142|
|20    |              xpm_fifo_base_inst                  |xpm_fifo_base__parameterized0          |   142|
|21    |                \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base__parameterized1        |    38|
|22    |                rdp_inst                          |xpm_counter_updn_226                   |    27|
|23    |                rdpp1_inst                        |xpm_counter_updn__parameterized0_227   |     8|
|24    |                rst_d1_inst                       |xpm_fifo_reg_bit_228                   |     2|
|25    |                wrp_inst                          |xpm_counter_updn_229                   |    17|
|26    |                wrpp1_inst                        |xpm_counter_updn__parameterized0_230   |    11|
|27    |                xpm_fifo_rst_inst                 |xpm_fifo_rst_231                       |    14|
|28    |      u_fifo_adapter                              |common_fifo_rd                         |   220|
|29    |        u_rl0                                     |common_rl_decrease                     |   220|
|30    |      u_sync_bsn_fifo                             |common_fifo_sc                         |   181|
|31    |        u_fifo                                    |tech_fifo_sc                           |   180|
|32    |          \gen_ip_xilinx.u1                       |ip_xilinx_fifo_sc                      |   180|
|33    |            xpm_fifo_sync_inst                    |xpm_fifo_sync__2                       |   179|
|34    |              xpm_fifo_base_inst                  |xpm_fifo_base__2                       |   179|
|35    |                \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base__parameterized0__2     |    75|
|36    |                rdp_inst                          |xpm_counter_updn                       |    27|
|37    |                rdpp1_inst                        |xpm_counter_updn__parameterized0       |     8|
|38    |                rst_d1_inst                       |xpm_fifo_reg_bit                       |     2|
|39    |                wrp_inst                          |xpm_counter_updn_224                   |    17|
|40    |                wrpp1_inst                        |xpm_counter_updn__parameterized0_225   |    11|
|41    |                xpm_fifo_rst_inst                 |xpm_fifo_rst                           |    14|
|42    |    u_fft_wide                                    |fft_r2_wide                            |  8121|
|43    |      \gen_fft_r2_pipe.u_fft_r2_pipe              |fft_r2_pipe                            |  8121|
|44    |        \gen_fft[10].u_stage                      |rTwoSDFStage                           |  1590|
|45    |          u_TwiddleMult                           |rTwoWMul                               |   192|
|46    |            \gen_ip.u_cmplx_mul                   |common_complex_mult_215                |    40|
|47    |              u_complex_mult                      |tech_complex_mult_222                  |    40|
|48    |                \gen_xilinx_cmult_ip_infer.u1     |ip_cmult_rtl_4dsp_223                  |    40|
|49    |            u_im_lat                              |common_pipeline__parameterized3_216    |    38|
|50    |            u_pipeline_out_val                    |common_pipeline_sl__parameterized1_217 |     3|
|51    |              u_sl                                |common_pipeline__parameterized4_221    |     3|
|52    |            u_re_lat                              |common_pipeline__parameterized3_218    |    38|
|53    |            u_sel_lat                             |common_pipeline_sl__parameterized1_219 |     3|
|54    |              u_sl                                |common_pipeline__parameterized4_220    |     3|
|55    |          u_butterfly                             |rTwoBFStage                            |  1273|
|56    |            u_out_sel                             |common_pipeline_sl_209                 |     1|
|57    |              u_sl                                |common_pipeline__parameterized0_214    |     1|
|58    |            u_out_val                             |common_pipeline_sl_210                 |     1|
|59    |              u_sl                                |common_pipeline__parameterized0_213    |     1|
|60    |            u_bf_im                               |rTwoBF_207                             |    20|
|61    |            u_bf_re                               |rTwoBF_208                             |    20|
|62    |            u_feedback                            |common_delay__parameterized0           |   646|
|63    |            u_pipeline_out                        |common_pipeline_211                    |    36|
|64    |            u_stage_sel                           |common_bit_delay                       |   530|
|65    |            u_stage_val                           |common_bit_delay_212                   |    19|
|66    |          u_control                               |common_counter                         |    21|
|67    |          u_im_lat                                |common_pipeline__parameterized8_203    |    17|
|68    |          u_re_lat                                |common_pipeline__parameterized8_204    |    17|
|69    |          u_val_lat                               |common_pipeline_sl_205                 |     1|
|70    |            u_sl                                  |common_pipeline__parameterized0_206    |     1|
|71    |          u_weights                               |rTwoWeights                            |     4|
|72    |        \gen_fft[1].u_stage                       |rTwoSDFStage__parameterized8           |   470|
|73    |          u_TwiddleMult                           |rTwoWMul__parameterized8               |   190|
|74    |            \gen_rtl.u_CmplxMul                   |common_complex_mult_194                |    40|
|75    |              u_complex_mult                      |tech_complex_mult_201                  |    40|
|76    |                \gen_xilinx_cmult_ip_infer.u1     |ip_cmult_rtl_4dsp_202                  |    40|
|77    |            u_im_lat                              |common_pipeline__parameterized3_195    |    36|
|78    |            u_pipeline_out_val                    |common_pipeline_sl__parameterized1_196 |     3|
|79    |              u_sl                                |common_pipeline__parameterized4_200    |     3|
|80    |            u_re_lat                              |common_pipeline__parameterized3_197    |    36|
|81    |            u_sel_lat                             |common_pipeline_sl__parameterized1_198 |     3|
|82    |              u_sl                                |common_pipeline__parameterized4_199    |     3|
|83    |          u_butterfly                             |rTwoBFStage__parameterized8            |   204|
|84    |            u_bf_im                               |rTwoBF_186                             |    10|
|85    |            u_bf_re                               |rTwoBF_187                             |    10|
|86    |            u_feedback                            |common_delay__parameterized9           |   108|
|87    |            u_out_sel                             |common_pipeline_sl_188                 |     1|
|88    |              u_sl                                |common_pipeline__parameterized0_193    |     1|
|89    |            u_out_val                             |common_pipeline_sl_189                 |     1|
|90    |              u_sl                                |common_pipeline__parameterized0_192    |     1|
|91    |            u_pipeline_out                        |common_pipeline_190                    |    72|
|92    |            u_stage_sel                           |common_bit_delay__parameterized8       |     1|
|93    |            u_stage_val                           |common_bit_delay__parameterized8_191   |     1|
|94    |          u_control                               |common_counter__parameterized8         |     2|
|95    |          u_im_lat                                |common_pipeline__parameterized8_182    |    18|
|96    |          u_re_lat                                |common_pipeline__parameterized8_183    |    18|
|97    |          u_val_lat                               |common_pipeline_sl_184                 |     2|
|98    |            u_sl                                  |common_pipeline__parameterized0_185    |     2|
|99    |        \gen_fft[2].u_stage                       |rTwoSDFStage__parameterized7           |   516|
|100   |          u_TwiddleMult                           |rTwoWMul__parameterized7               |   190|
|101   |            \gen_ip.u_cmplx_mul                   |common_complex_mult_173                |    40|
|102   |              u_complex_mult                      |tech_complex_mult_180                  |    40|
|103   |                \gen_xilinx_cmult_ip_infer.u1     |ip_cmult_rtl_4dsp_181                  |    40|
|104   |            u_im_lat                              |common_pipeline__parameterized3_174    |    36|
|105   |            u_pipeline_out_val                    |common_pipeline_sl__parameterized1_175 |     3|
|106   |              u_sl                                |common_pipeline__parameterized4_179    |     3|
|107   |            u_re_lat                              |common_pipeline__parameterized3_176    |    36|
|108   |            u_sel_lat                             |common_pipeline_sl__parameterized1_177 |     3|
|109   |              u_sl                                |common_pipeline__parameterized4_178    |     3|
|110   |          u_butterfly                             |rTwoBFStage__parameterized7            |   242|
|111   |            u_bf_im                               |rTwoBF_165                             |    10|
|112   |            u_bf_re                               |rTwoBF_166                             |    10|
|113   |            u_feedback                            |common_delay__parameterized8           |   144|
|114   |            u_out_sel                             |common_pipeline_sl_167                 |     1|
|115   |              u_sl                                |common_pipeline__parameterized0_172    |     1|
|116   |            u_out_val                             |common_pipeline_sl_168                 |     1|
|117   |              u_sl                                |common_pipeline__parameterized0_171    |     1|
|118   |            u_pipeline_out                        |common_pipeline_169                    |    72|
|119   |            u_stage_sel                           |common_bit_delay__parameterized7       |     2|
|120   |            u_stage_val                           |common_bit_delay__parameterized7_170   |     2|
|121   |          u_control                               |common_counter__parameterized7         |     4|
|122   |          u_im_lat                                |common_pipeline__parameterized8_161    |    18|
|123   |          u_re_lat                                |common_pipeline__parameterized8_162    |    18|
|124   |          u_val_lat                               |common_pipeline_sl_163                 |     4|
|125   |            u_sl                                  |common_pipeline__parameterized0_164    |     4|
|126   |          u_weights                               |rTwoWeights__parameterized7            |     4|
|127   |        \gen_fft[3].u_stage                       |rTwoSDFStage__parameterized6           |   556|
|128   |          u_TwiddleMult                           |rTwoWMul__parameterized6               |   202|
|129   |            \gen_ip.u_cmplx_mul                   |common_complex_mult_152                |    40|
|130   |              u_complex_mult                      |tech_complex_mult_159                  |    40|
|131   |                \gen_xilinx_cmult_ip_infer.u1     |ip_cmult_rtl_4dsp_160                  |    40|
|132   |            u_im_lat                              |common_pipeline__parameterized3_153    |    41|
|133   |            u_pipeline_out_val                    |common_pipeline_sl__parameterized1_154 |     3|
|134   |              u_sl                                |common_pipeline__parameterized4_158    |     3|
|135   |            u_re_lat                              |common_pipeline__parameterized3_155    |    41|
|136   |            u_sel_lat                             |common_pipeline_sl__parameterized1_156 |     3|
|137   |              u_sl                                |common_pipeline__parameterized4_157    |     3|
|138   |          u_butterfly                             |rTwoBFStage__parameterized6            |   244|
|139   |            u_bf_im                               |rTwoBF_144                             |    10|
|140   |            u_bf_re                               |rTwoBF_145                             |    10|
|141   |            u_feedback                            |common_delay__parameterized7           |   144|
|142   |            u_out_sel                             |common_pipeline_sl_146                 |     1|
|143   |              u_sl                                |common_pipeline__parameterized0_151    |     1|
|144   |            u_out_val                             |common_pipeline_sl_147                 |     1|
|145   |              u_sl                                |common_pipeline__parameterized0_150    |     1|
|146   |            u_pipeline_out                        |common_pipeline_148                    |    72|
|147   |            u_stage_sel                           |common_bit_delay__parameterized6       |     3|
|148   |            u_stage_val                           |common_bit_delay__parameterized6_149   |     3|
|149   |          u_control                               |common_counter__parameterized6         |     6|
|150   |          u_im_lat                                |common_pipeline__parameterized8_136    |    17|
|151   |          u_re_lat                                |common_pipeline__parameterized8_137    |    17|
|152   |          u_requantize_im                         |common_requantize_138                  |    16|
|153   |            u_remove_lsb                          |common_round_143                       |    16|
|154   |          u_requantize_re                         |common_requantize_139                  |    16|
|155   |            u_remove_lsb                          |common_round_142                       |    16|
|156   |          u_val_lat                               |common_pipeline_sl_140                 |     2|
|157   |            u_sl                                  |common_pipeline__parameterized0_141    |     2|
|158   |        \gen_fft[4].u_stage                       |rTwoSDFStage__parameterized5           |   562|
|159   |          u_TwiddleMult                           |rTwoWMul__parameterized5               |   202|
|160   |            \gen_ip.u_cmplx_mul                   |common_complex_mult_127                |    40|
|161   |              u_complex_mult                      |tech_complex_mult_134                  |    40|
|162   |                \gen_xilinx_cmult_ip_infer.u1     |ip_cmult_rtl_4dsp_135                  |    40|
|163   |            u_im_lat                              |common_pipeline__parameterized3_128    |    41|
|164   |            u_pipeline_out_val                    |common_pipeline_sl__parameterized1_129 |     3|
|165   |              u_sl                                |common_pipeline__parameterized4_133    |     3|
|166   |            u_re_lat                              |common_pipeline__parameterized3_130    |    41|
|167   |            u_sel_lat                             |common_pipeline_sl__parameterized1_131 |     3|
|168   |              u_sl                                |common_pipeline__parameterized4_132    |     3|
|169   |          u_butterfly                             |rTwoBFStage__parameterized5            |   244|
|170   |            u_bf_im                               |rTwoBF_119                             |    10|
|171   |            u_bf_re                               |rTwoBF_120                             |    10|
|172   |            u_feedback                            |common_delay__parameterized6           |   144|
|173   |            u_out_sel                             |common_pipeline_sl_121                 |     1|
|174   |              u_sl                                |common_pipeline__parameterized0_126    |     1|
|175   |            u_out_val                             |common_pipeline_sl_122                 |     1|
|176   |              u_sl                                |common_pipeline__parameterized0_125    |     1|
|177   |            u_pipeline_out                        |common_pipeline_123                    |    72|
|178   |            u_stage_sel                           |common_bit_delay__parameterized5       |     3|
|179   |            u_stage_val                           |common_bit_delay__parameterized5_124   |     3|
|180   |          u_control                               |common_counter__parameterized5         |     8|
|181   |          u_im_lat                                |common_pipeline__parameterized8_111    |    17|
|182   |          u_re_lat                                |common_pipeline__parameterized8_112    |    17|
|183   |          u_requantize_im                         |common_requantize_113                  |    16|
|184   |            u_remove_lsb                          |common_round_118                       |    16|
|185   |          u_requantize_re                         |common_requantize_114                  |    16|
|186   |            u_remove_lsb                          |common_round_117                       |    16|
|187   |          u_val_lat                               |common_pipeline_sl_115                 |     2|
|188   |            u_sl                                  |common_pipeline__parameterized0_116    |     2|
|189   |          u_weights                               |rTwoWeights__parameterized5            |     4|
|190   |        \gen_fft[5].u_stage                       |rTwoSDFStage__parameterized4           |   560|
|191   |          u_TwiddleMult                           |rTwoWMul__parameterized4               |   202|
|192   |            \gen_ip.u_cmplx_mul                   |common_complex_mult_102                |    40|
|193   |              u_complex_mult                      |tech_complex_mult_109                  |    40|
|194   |                \gen_xilinx_cmult_ip_infer.u1     |ip_cmult_rtl_4dsp_110                  |    40|
|195   |            u_im_lat                              |common_pipeline__parameterized3_103    |    41|
|196   |            u_pipeline_out_val                    |common_pipeline_sl__parameterized1_104 |     3|
|197   |              u_sl                                |common_pipeline__parameterized4_108    |     3|
|198   |            u_re_lat                              |common_pipeline__parameterized3_105    |    41|
|199   |            u_sel_lat                             |common_pipeline_sl__parameterized1_106 |     3|
|200   |              u_sl                                |common_pipeline__parameterized4_107    |     3|
|201   |          u_butterfly                             |rTwoBFStage__parameterized4            |   244|
|202   |            u_bf_im                               |rTwoBF_94                              |    10|
|203   |            u_bf_re                               |rTwoBF_95                              |    10|
|204   |            u_feedback                            |common_delay__parameterized5           |   144|
|205   |            u_out_sel                             |common_pipeline_sl_96                  |     1|
|206   |              u_sl                                |common_pipeline__parameterized0_101    |     1|
|207   |            u_out_val                             |common_pipeline_sl_97                  |     1|
|208   |              u_sl                                |common_pipeline__parameterized0_100    |     1|
|209   |            u_pipeline_out                        |common_pipeline_98                     |    72|
|210   |            u_stage_sel                           |common_bit_delay__parameterized4       |     3|
|211   |            u_stage_val                           |common_bit_delay__parameterized4_99    |     3|
|212   |          u_control                               |common_counter__parameterized4         |    10|
|213   |          u_im_lat                                |common_pipeline__parameterized8_86     |    17|
|214   |          u_re_lat                                |common_pipeline__parameterized8_87     |    17|
|215   |          u_requantize_im                         |common_requantize_88                   |    16|
|216   |            u_remove_lsb                          |common_round_93                        |    16|
|217   |          u_requantize_re                         |common_requantize_89                   |    16|
|218   |            u_remove_lsb                          |common_round_92                        |    16|
|219   |          u_val_lat                               |common_pipeline_sl_90                  |     2|
|220   |            u_sl                                  |common_pipeline__parameterized0_91     |     2|
|221   |        \gen_fft[6].u_stage                       |rTwoSDFStage__parameterized3           |   566|
|222   |          u_TwiddleMult                           |rTwoWMul__parameterized3               |   202|
|223   |            \gen_ip.u_cmplx_mul                   |common_complex_mult_77                 |    40|
|224   |              u_complex_mult                      |tech_complex_mult_84                   |    40|
|225   |                \gen_xilinx_cmult_ip_infer.u1     |ip_cmult_rtl_4dsp_85                   |    40|
|226   |            u_im_lat                              |common_pipeline__parameterized3_78     |    41|
|227   |            u_pipeline_out_val                    |common_pipeline_sl__parameterized1_79  |     3|
|228   |              u_sl                                |common_pipeline__parameterized4_83     |     3|
|229   |            u_re_lat                              |common_pipeline__parameterized3_80     |    41|
|230   |            u_sel_lat                             |common_pipeline_sl__parameterized1_81  |     3|
|231   |              u_sl                                |common_pipeline__parameterized4_82     |     3|
|232   |          u_butterfly                             |rTwoBFStage__parameterized3            |   244|
|233   |            u_bf_im                               |rTwoBF_69                              |    10|
|234   |            u_bf_re                               |rTwoBF_70                              |    10|
|235   |            u_feedback                            |common_delay__parameterized4           |   144|
|236   |            u_out_sel                             |common_pipeline_sl_71                  |     1|
|237   |              u_sl                                |common_pipeline__parameterized0_76     |     1|
|238   |            u_out_val                             |common_pipeline_sl_72                  |     1|
|239   |              u_sl                                |common_pipeline__parameterized0_75     |     1|
|240   |            u_pipeline_out                        |common_pipeline_73                     |    72|
|241   |            u_stage_sel                           |common_bit_delay__parameterized3       |     3|
|242   |            u_stage_val                           |common_bit_delay__parameterized3_74    |     3|
|243   |          u_control                               |common_counter__parameterized3         |    12|
|244   |          u_im_lat                                |common_pipeline__parameterized8_61     |    17|
|245   |          u_re_lat                                |common_pipeline__parameterized8_62     |    17|
|246   |          u_requantize_im                         |common_requantize_63                   |    16|
|247   |            u_remove_lsb                          |common_round_68                        |    16|
|248   |          u_requantize_re                         |common_requantize_64                   |    16|
|249   |            u_remove_lsb                          |common_round_67                        |    16|
|250   |          u_val_lat                               |common_pipeline_sl_65                  |     2|
|251   |            u_sl                                  |common_pipeline__parameterized0_66     |     2|
|252   |          u_weights                               |rTwoWeights__parameterized3            |     4|
|253   |        \gen_fft[7].u_stage                       |rTwoSDFStage__parameterized2           |   603|
|254   |          u_TwiddleMult                           |rTwoWMul__parameterized2               |   202|
|255   |            \gen_ip.u_cmplx_mul                   |common_complex_mult_52                 |    40|
|256   |              u_complex_mult                      |tech_complex_mult_59                   |    40|
|257   |                \gen_xilinx_cmult_ip_infer.u1     |ip_cmult_rtl_4dsp_60                   |    40|
|258   |            u_im_lat                              |common_pipeline__parameterized3_53     |    41|
|259   |            u_pipeline_out_val                    |common_pipeline_sl__parameterized1_54  |     3|
|260   |              u_sl                                |common_pipeline__parameterized4_58     |     3|
|261   |            u_re_lat                              |common_pipeline__parameterized3_55     |    41|
|262   |            u_sel_lat                             |common_pipeline_sl__parameterized1_56  |     3|
|263   |              u_sl                                |common_pipeline__parameterized4_57     |     3|
|264   |          u_butterfly                             |rTwoBFStage__parameterized2            |   318|
|265   |            u_bf_im                               |rTwoBF_44                              |    12|
|266   |            u_bf_re                               |rTwoBF_45                              |    12|
|267   |            u_feedback                            |common_delay__parameterized3           |   248|
|268   |            u_out_sel                             |common_pipeline_sl_46                  |     1|
|269   |              u_sl                                |common_pipeline__parameterized0_51     |     1|
|270   |            u_out_val                             |common_pipeline_sl_47                  |     1|
|271   |              u_sl                                |common_pipeline__parameterized0_50     |     1|
|272   |            u_pipeline_out                        |common_pipeline_48                     |    36|
|273   |            u_stage_sel                           |common_bit_delay__parameterized2       |     4|
|274   |            u_stage_val                           |common_bit_delay__parameterized2_49    |     4|
|275   |          u_control                               |common_counter__parameterized2         |    15|
|276   |          u_im_lat                                |common_pipeline__parameterized8_36     |    17|
|277   |          u_re_lat                                |common_pipeline__parameterized8_37     |    17|
|278   |          u_requantize_im                         |common_requantize_38                   |    16|
|279   |            u_remove_lsb                          |common_round_43                        |    16|
|280   |          u_requantize_re                         |common_requantize_39                   |    16|
|281   |            u_remove_lsb                          |common_round_42                        |    16|
|282   |          u_val_lat                               |common_pipeline_sl_40                  |     2|
|283   |            u_sl                                  |common_pipeline__parameterized0_41     |     2|
|284   |        \gen_fft[8].u_stage                       |rTwoSDFStage__parameterized1           |   685|
|285   |          u_TwiddleMult                           |rTwoWMul__parameterized1               |   202|
|286   |            \gen_ip.u_cmplx_mul                   |common_complex_mult_27                 |    40|
|287   |              u_complex_mult                      |tech_complex_mult_34                   |    40|
|288   |                \gen_xilinx_cmult_ip_infer.u1     |ip_cmult_rtl_4dsp_35                   |    40|
|289   |            u_im_lat                              |common_pipeline__parameterized3_28     |    41|
|290   |            u_pipeline_out_val                    |common_pipeline_sl__parameterized1_29  |     3|
|291   |              u_sl                                |common_pipeline__parameterized4_33     |     3|
|292   |            u_re_lat                              |common_pipeline__parameterized3_30     |    41|
|293   |            u_sel_lat                             |common_pipeline_sl__parameterized1_31  |     3|
|294   |              u_sl                                |common_pipeline__parameterized4_32     |     3|
|295   |          u_butterfly                             |rTwoBFStage__parameterized1            |   394|
|296   |            u_bf_im                               |rTwoBF_19                              |    12|
|297   |            u_bf_re                               |rTwoBF_20                              |    12|
|298   |            u_feedback                            |common_delay__parameterized2           |   320|
|299   |            u_out_sel                             |common_pipeline_sl_21                  |     1|
|300   |              u_sl                                |common_pipeline__parameterized0_26     |     1|
|301   |            u_out_val                             |common_pipeline_sl_22                  |     1|
|302   |              u_sl                                |common_pipeline__parameterized0_25     |     1|
|303   |            u_pipeline_out                        |common_pipeline_23                     |    36|
|304   |            u_stage_sel                           |common_bit_delay__parameterized1       |     6|
|305   |            u_stage_val                           |common_bit_delay__parameterized1_24    |     6|
|306   |          u_control                               |common_counter__parameterized1         |    17|
|307   |          u_im_lat                                |common_pipeline__parameterized8_13     |    17|
|308   |          u_re_lat                                |common_pipeline__parameterized8_14     |    17|
|309   |          u_requantize_im                         |common_requantize                      |    16|
|310   |            u_remove_lsb                          |common_round_18                        |    16|
|311   |          u_requantize_re                         |common_requantize_15                   |    16|
|312   |            u_remove_lsb                          |common_round                           |    16|
|313   |          u_val_lat                               |common_pipeline_sl_16                  |     2|
|314   |            u_sl                                  |common_pipeline__parameterized0_17     |     2|
|315   |          u_weights                               |rTwoWeights__parameterized1            |     4|
|316   |        \gen_fft[9].u_stage                       |rTwoSDFStage__parameterized0           |  1065|
|317   |          u_im_lat                                |common_pipeline__parameterized8        |    17|
|318   |          u_re_lat                                |common_pipeline__parameterized8_3      |    17|
|319   |          u_TwiddleMult                           |rTwoWMul__parameterized0               |   192|
|320   |            \gen_ip.u_cmplx_mul                   |common_complex_mult                    |    40|
|321   |              u_complex_mult                      |tech_complex_mult                      |    40|
|322   |                \gen_xilinx_cmult_ip_infer.u1     |ip_cmult_rtl_4dsp                      |    40|
|323   |            u_im_lat                              |common_pipeline__parameterized3        |    38|
|324   |            u_pipeline_out_val                    |common_pipeline_sl__parameterized1     |     3|
|325   |              u_sl                                |common_pipeline__parameterized4_12     |     3|
|326   |            u_re_lat                              |common_pipeline__parameterized3_10     |    38|
|327   |            u_sel_lat                             |common_pipeline_sl__parameterized1_11  |     3|
|328   |              u_sl                                |common_pipeline__parameterized4        |     3|
|329   |          u_butterfly                             |rTwoBFStage__parameterized0            |   733|
|330   |            u_bf_im                               |rTwoBF                                 |    12|
|331   |            u_bf_re                               |rTwoBF_4                               |    12|
|332   |            u_feedback                            |common_delay__parameterized1           |   394|
|333   |            u_out_sel                             |common_pipeline_sl_5                   |     1|
|334   |              u_sl                                |common_pipeline__parameterized0_9      |     1|
|335   |            u_out_val                             |common_pipeline_sl_6                   |     1|
|336   |              u_sl                                |common_pipeline__parameterized0_8      |     1|
|337   |            u_pipeline_out                        |common_pipeline                        |    36|
|338   |            u_stage_sel                           |common_bit_delay__parameterized0       |   266|
|339   |            u_stage_val                           |common_bit_delay__parameterized0_7     |    11|
|340   |          u_control                               |common_counter__parameterized0         |    19|
|341   |          u_val_lat                               |common_pipeline_sl                     |     2|
|342   |            u_sl                                  |common_pipeline__parameterized0        |     2|
|343   |          u_weights                               |rTwoWeights__parameterized0            |     4|
|344   |        \gen_reorder_and_separate.u_reorder_sep   |fft_reorder_sepa_pipe                  |   559|
|345   |          \gen_separate.u_separate                |fft_sepa                               |   362|
|346   |            adder                                 |common_add_sub                         |    48|
|347   |              u_output_pipe                       |common_pipeline__parameterized11_2     |    25|
|348   |            subtractor                            |common_add_sub__parameterized0         |    47|
|349   |              u_output_pipe                       |common_pipeline__parameterized11       |    42|
|350   |          u_adr_point_cnt                         |common_counter__parameterized9         |    70|
|351   |          u_buff                                  |common_paged_ram_r_w                   |    19|
|352   |            u_rw_rw                               |common_paged_ram_rw_rw                 |    19|
|353   |              u_crw_crw                           |common_paged_ram_crw_crw               |    19|
|354   |                \gen_adr.u_mem                    |common_ram_crw_crw                     |    15|
|355   |                  \gen_simple_dual_port.u_ram     |tech_memory_ram_cr_cw                  |    12|
|356   |                    \gen_ip_xilinx.u1             |ip_xpm_ram_cr_cw                       |    12|
|357   |                      xpm_memory_sdpram_inst      |xpm_memory_sdpram                      |     2|
|358   |                        xpm_memory_base_inst      |xpm_memory_base                        |     2|
|359   |                  u_rd_val_b                      |common_pipeline__parameterized10       |     3|
|360   |        u_requantize_im                           |common_requantize__parameterized1      |    54|
|361   |          u_remove_lsb                            |common_round__parameterized2_1         |    54|
|362   |        u_requantize_re                           |common_requantize__parameterized1_0    |    54|
|363   |          u_remove_lsb                            |common_round__parameterized2           |    54|
+------+--------------------------------------------------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:31 ; elapsed = 00:01:34 . Memory (MB): peak = 2371.449 ; gain = 569.012 ; free physical = 2566 ; free virtual = 14760
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:23 ; elapsed = 00:01:27 . Memory (MB): peak = 2371.449 ; gain = 372.355 ; free physical = 2635 ; free virtual = 14829
Synthesis Optimization Complete : Time (s): cpu = 00:01:31 ; elapsed = 00:01:34 . Memory (MB): peak = 2371.449 ; gain = 569.012 ; free physical = 2635 ; free virtual = 14829
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 433 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2371.449 ; gain = 0.000 ; free physical = 2588 ; free virtual = 14771
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 28 instances

INFO: [Common 17-83] Releasing license: Synthesis
600 Infos, 143 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:42 ; elapsed = 00:01:46 . Memory (MB): peak = 2371.449 ; gain = 968.582 ; free physical = 2706 ; free virtual = 14888
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2371.449 ; gain = 0.000 ; free physical = 2706 ; free virtual = 14888
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_wb_fft_no_ss/casper_wb_fft_no_ss/casper_wb_fft_no_ss.runs/synth_1/wideband_fft_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file wideband_fft_top_utilization_synth.rpt -pb wideband_fft_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug 28 10:34:50 2020...
