# WORK-IN-PROGRESS
## ZDMA
Middleware for data transport on Xilinx ZYNQ, MSc Thesis at TUC

The project comprises the following parts:

  * An ARM-based, Zynq 7000 hardware design (zedboard)
  * An ARM64-based, Zynq UltraScale+ hardware design (AXIOM board)
  * A Linux 4.x+ kernel driver
  * A user-space library (to be created)

Documentation is not here yet. You probably came here for `project-spec/meta-user/recipes-modules/zdma/zdma/zdma.c`

