Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Apr 22 15:10:34 2020
| Host         : LiuYangLaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file control_test_control_sets_placed.rpt
| Design       : control_test
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              11 |            6 |
| Yes          | No                    | No                     |              15 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              55 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------+----------------------------+------------------+----------------+
|   Clock Signal   |        Enable Signal       |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+------------------+----------------------------+----------------------------+------------------+----------------+
|  clk_i_IBUF_BUFG | timer_vessel_2[31]_i_2_n_0 |                            |                1 |              1 |
|  clk_i_IBUF_BUFG | key_i_n_r                  |                            |                2 |              7 |
|  clk_i_IBUF_BUFG | rst_n_IBUF                 |                            |                3 |              7 |
|  clk_i_IBUF_BUFG |                            | p_0_in                     |                6 |             11 |
|  clk_i_IBUF_BUFG | timer_vessel_3             | timer_vessel_3[24]_i_1_n_0 |                6 |             24 |
|  clk_i_IBUF_BUFG | timer_vessel_2[31]_i_2_n_0 | timer_vessel_2[31]_i_1_n_0 |                8 |             31 |
|  clk_i_IBUF_BUFG |                            |                            |               20 |             36 |
+------------------+----------------------------+----------------------------+------------------+----------------+


