# Reading C:/questasim64_10.7c/tcl/vsim/pref.tcl
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# OpenFile D:/Obsi/verilogg/dataflow/nitin_vt33_verilogtest1/verilogtest_01.mpf
# Loading project verilogtest_01
# 0 compiles, 10 failed with no errors.
# 0 compiles, 10 failed with no errors.
vlib workk
vlog *v
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:58:21 on Jan 05,2023
# vlog -reportprogress 300 dut_binary_to_grey3bit.v dut_decimal_to_bcd_encoder.v dut_fullsubtractor_using_mux.v dut_priority_bit_gen.v dut_universal_gates_using_mux.v tb_binary_to_grey3bit.v tb_decimal_to_bcd_encoder.v tb_fullsubtractor_using_mux.v tb_priority_bit_gen.v tb_universal_gates_using_mux.v 
# -- Compiling module dut_binary_to_grey3bit
# -- Compiling module dut_decimal_to_bcd_encoder
# -- Compiling module fs_implementation_in_mux_dut
# -- Compiling module dut_priority_bit_gen
# -- Compiling module dut_universal_gates_using_mux
# -- Compiling module tb_binary_to_grey3bit
# -- Compiling module tb_decimal_to_bcd_encoder
# -- Compiling module fs_implementation_in_mux_tb
# -- Compiling module tb_priority_bit_gen
# -- Compiling module tb_universal_gates_using_mux
# 
# Top level modules:
# 	tb_binary_to_grey3bit
# 	tb_decimal_to_bcd_encoder
# 	fs_implementation_in_mux_tb
# 	tb_priority_bit_gen
# 	tb_universal_gates_using_mux
# End time: 11:58:21 on Jan 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run -all
# No Design Loaded!
vsim top
# vsim top 
# Start time: 12:04:25 on Jan 05,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-13130) Failed to find design unit top.
#         Searched libraries:
#             work
# Optimization failed
# Error loading design
# End time: 12:04:25 on Jan 05,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
cd {D:\ha}
# reading C:/questasim64_10.7c/win64/../modelsim.ini
vlog *.v
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:05:46 on Jan 05,2023
# vlog -reportprogress 300 halfadder_dut.v halfadder_tb.v 
# -- Compiling module ha
# -- Compiling module tb_ha
# 
# Top level modules:
# 	tb_ha
# End time: 12:05:46 on Jan 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run -all
# No Design Loaded!
vsim top
# vsim top 
# Start time: 12:06:07 on Jan 05,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-13130) Failed to find design unit top.
#         Searched libraries:
#             work
# Optimization failed
# Error loading design
# End time: 12:06:08 on Jan 05,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim tb_ha
# vsim tb_ha 
# Start time: 12:06:34 on Jan 05,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb_ha(fast)
vsim tb_ha
# End time: 12:07:10 on Jan 05,2023, Elapsed time: 0:00:36
# Errors: 0, Warnings: 0
# vsim tb_ha 
# Start time: 12:07:10 on Jan 05,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_ha(fast)
run -all
# ** Note: $stop    : halfadder_tb.v(10)
#    Time: 20 ns  Iteration: 0  Instance: /tb_ha
# Break at halfadder_tb.v line 10
run
clear
# invalid command name "clear"
cln
# invalid command name "cln"
clear
# invalid command name "clear"
vsim -quit
# ** Error: (vish-3296) Unknown option '-quit'.
# Use the -help option for complete vsim usage.
# Error loading design
quit -sim
# End time: 12:14:11 on Jan 05,2023, Elapsed time: 0:07:01
# Errors: 6, Warnings: 0
