# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1960 3.2e-05 2048 70 1970 615168 46.8889 56.0529 2486.01 1676.2 4265.24 4265.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1760 0.000128 1024 230 550 145664 8.98253 6.84032 90.4523 209.628 316.002 316.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1110 0.001024 2048 410 1500 13568 1.37011 36.5467 52.3892 90.35 90.4071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 710 6.4e-05 4096 250 3220 173056 131.12 55.595 2784 1675.67 4646.56 4646.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1420 0.001024 4096 460 990 15488 2.73008 55.9041 113.427 172.106 172.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 700 0.001024 1024 215 810 11520 1.23552 0.699488 10.3708 26.3277 38.7365 38.8291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 300 3.2e-05 2048 70 880 196608 190.564 56.0647 983.114 1675.61 2905.55 2905.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1420 0.001024 1024 200 210 17728 0.743328 3.57376 53.48 57.841 57.8929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1130 0.000256 4096 370 2980 57216 11.4966 13.9371 677.19 418.689 1121.39 1121.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 870 0.000128 1024 340 1510 88064 18.9927 6.82941 163.891 208.982 398.883 399.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1960 3.2e-05 2048 70 1970 615168 46.9688 56.4119 2867.17 1675.98 4646.62 4646.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1760 0.000128 1024 230 550 145728 8.99786 6.84237 102.778 209.556 328.278 328.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1110 0.001024 2048 410 1500 13536 1.36806 42.3702 52.3232 96.1055 96.1597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 710 6.4e-05 4096 250 3220 172800 131.448 55.6939 3174.48 1675.35 5037.15 5037.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1420 0.001024 4096 460 990 15480 2.72835 64.524 110.193 177.49 177.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 700 0.001024 1024 215 810 11232 1.22931 0.69392 11.6385 26.1216 39.7913 39.8836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 10 300 3.2e-05 2048 70 880 195840 190.515 56.2015 900.098 1674.95 2821.98 2822.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1420 0.001024 1024 200 210 17712 0.743488 4.03661 51.2158 56.0397 56.0967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1130 0.000256 4096 370 2980 57312 11.5637 13.9735 774.156 433.446 1233.22 1233.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 870 0.000128 1024 340 1510 85248 19.1275 6.82189 185.818 207.275 419.227 419.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1960 3.2e-05 2048 70 1970 615040 46.8885 56.1611 2986.63 1677.28 4767.05 4767.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1760 0.000128 1024 230 550 145600 8.98173 6.84237 108.542 209.819 334.289 334.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1110 0.001024 2048 410 1500 13520 1.36506 44.4812 52.3418 98.2325 98.2892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 710 6.4e-05 4096 250 3220 172800 131.389 55.6716 3311.8 1678.81 5177.84 5177.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1420 0.001024 4096 460 990 15440 2.72717 67.4096 110.03 180.211 180.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 700 0.001024 1024 215 810 11200 1.22141 0.688736 12.1402 26.0266 40.1821 40.2739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 20 10 300 3.2e-05 2048 70 880 194560 190.192 56.0538 917.731 1680.99 2845.17 2845.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1420 0.001024 1024 200 210 17760 0.743264 4.25168 51.3131 56.3509 56.4091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1130 0.000256 4096 370 2980 57120 11.5099 13.953 806.4 418.835 1250.78 1250.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 870 0.000128 1024 340 1510 87040 19.1877 6.84819 197.306 209.855 433.383 433.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1960 3.2e-05 2048 70 1970 614976 46.8254 56.0292 2778.99 1677.23 4559.16 4559.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1760 0.000128 1024 230 550 145536 8.95142 6.83136 101.244 209.549 326.675 326.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1110 0.001024 2048 410 1500 13536 1.36803 41.2858 52.4288 95.1259 95.1813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 710 6.4e-05 4096 250 3220 172032 131.073 55.5795 3071.93 1674.39 4933.15 4933.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1420 0.001024 4096 460 990 15456 2.72384 62.8613 114.349 179.978 180.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 700 0.001024 1024 215 810 11136 1.2271 0.69008 11.2969 26.0506 39.3703 39.4631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 300 3.2e-05 2048 70 880 193536 189.911 55.914 806.537 1674.24 2726.79 2726.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1420 0.001024 1024 200 210 17664 0.743456 3.91373 51.2015 55.9039 55.9611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1130 0.000256 4096 370 2980 57216 11.4905 13.9318 752.78 419.208 1197.48 1197.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 870 0.000128 1024 340 1510 86016 18.8753 6.79344 182.323 206.433 414.608 414.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1960 3.2e-05 2048 70 1970 615000 47.0422 56.1861 2817.81 1675.53 4596.65 4596.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1760 0.000128 1024 230 550 145600 9.0335 6.84963 102.372 209.4 327.755 327.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1110 0.001024 2048 410 1500 13500 1.36406 41.9313 52.2863 95.6252 95.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 710 6.4e-05 4096 250 3220 172800 131.348 55.7306 3118.41 1674.34 4980 4980.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1420 0.001024 4096 460 990 15400 2.72086 63.537 114.932 181.231 181.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 700 0.001024 1024 215 810 11200 1.2343 0.692224 11.5119 26.0273 39.5742 39.6688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 300 3.2e-05 2048 70 880 195200 190.371 56.1149 800.137 1673.44 2720.25 2720.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1420 0.001024 1024 200 210 17700 0.743136 3.94445 51.234 55.9637 56.0189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1130 0.000256 4096 370 2980 57200 11.5732 13.9776 760.534 418.993 1205.15 1205.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 870 0.000128 1024 340 1510 83200 19.2514 6.81158 177.78 206.222 410.25 410.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1960 3.2e-05 2048 70 1970 614880 46.9237 56.1658 2884.68 1676.95 4664.8 4664.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1760 0.000128 1024 230 550 145600 8.95312 6.83293 105.113 209.483 330.48 330.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1110 0.001024 2048 410 1500 13552 1.37293 43.2142 52.5093 97.1392 97.1985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 710 6.4e-05 4096 250 3220 172032 131.318 55.6733 3168.62 1674.89 5030.68 5030.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1420 0.001024 4096 460 990 15456 2.73203 65.2288 113.226 181.228 181.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 700 0.001024 1024 215 810 11200 1.22726 0.694272 11.9133 26.1491 40.0933 40.1896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 300 3.2e-05 2048 70 880 193536 189.935 56.0271 859.728 1674.04 2779.92 2780.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1420 0.001024 1024 200 210 17696 0.743392 4.13286 51.2681 56.1886 56.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1130 0.000256 4096 370 2980 57120 11.5098 13.9482 776.813 419.173 1221.52 1221.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 870 0.000128 1024 340 1510 86016 18.9604 6.81984 188.873 209.046 423.888 424.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1960 3.2e-05 2048 70 1970 614880 47.0612 56.1928 2899.05 1677.34 4679.73 4679.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1760 0.000128 1024 230 550 145440 9.00461 8.31555 105.825 209.673 332.921 333.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1110 0.001024 2048 410 1500 13440 1.36602 42.9773 52.242 96.63 96.6884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 710 6.4e-05 4096 250 3220 170880 131.506 55.6214 3175.76 1671.26 5034.32 5034.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1420 0.001024 4096 460 990 15360 2.71443 65.1364 113.435 181.329 181.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 700 0.001024 1024 215 810 11040 1.23216 0.691072 11.7129 26.0856 39.8276 39.9225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 300 3.2e-05 2048 70 880 192000 190.003 56.105 828.689 1670.24 2745.23 2745.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1420 0.001024 1024 200 210 17640 0.741472 4.14666 51.2038 56.1347 56.1937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1130 0.000256 4096 370 2980 57120 11.563 13.9674 781.593 419.631 1226.83 1226.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 870 0.000128 1024 340 1510 84480 19.0748 6.80883 186.663 206.492 419.224 419.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1960 3.2e-05 2048 70 1970 614912 46.7883 56.0887 2809.18 1675.79 4587.93 4588.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1760 0.000128 1024 230 550 144896 8.95018 6.83117 101.843 209.05 326.774 326.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1110 0.001024 2048 410 1500 13440 1.3632 41.5886 52.2192 95.2147 95.2707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 710 6.4e-05 4096 250 3220 172032 130.659 55.5537 3091.29 1670.64 4948.32 4948.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1420 0.001024 4096 460 990 15360 2.72179 63.0354 109.264 175.067 175.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 700 0.001024 1024 215 810 10752 1.22026 0.684256 11.0757 25.7318 38.82 38.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 300 3.2e-05 2048 70 880 192512 189.712 55.8655 792.908 1670.49 2709.17 2709.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1420 0.001024 1024 200 210 17664 0.743264 4.01702 51.2272 56.0309 56.0882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1130 0.000256 4096 370 2980 57088 11.4854 13.9366 756.065 420.523 1202.09 1202.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 870 0.000128 1024 340 1510 86016 19.2232 6.83386 183.602 209.078 418.917 419.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1960 3.2e-05 2048 70 1970 614784 46.7923 56.0108 2824.06 1676.04 4602.99 4603.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1760 0.000128 1024 230 550 145152 8.96819 6.83158 102.908 209.441 328.25 328.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1110 0.001024 2048 410 1500 13440 1.37184 42.0774 52.3816 95.8733 95.9304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 710 6.4e-05 4096 250 3220 168960 131.41 55.3618 3067.51 1665.21 4919.66 4919.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1420 0.001024 4096 460 990 15360 2.72589 63.6754 108.155 174.596 174.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 700 0.001024 1024 215 810 10752 1.23904 0.6928 11.1112 26.1482 39.2995 39.3907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 300 3.2e-05 2048 70 880 190464 188.914 55.8703 519.781 1664.9 2429.66 2429.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1420 0.001024 1024 200 210 17472 0.740832 4.05264 50.0004 54.8377 54.8936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1130 0.000256 4096 370 2980 56832 11.4702 13.9121 759.465 420.034 1204.95 1205.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 870 0.000128 1024 340 1510 86016 18.8815 6.79731 185.334 206.395 417.598 417.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1960 3.2e-05 2048 70 1970 614800 46.855 56.1889 3027.19 1692.64 4822.96 4823.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1760 0.000128 1024 230 550 145600 8.99139 6.85056 109.807 211.644 337.392 337.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1110 0.001024 2048 410 1500 13400 1.36397 44.7277 52.8099 98.946 99.0032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 710 6.4e-05 4096 250 3220 169600 131.617 55.5473 3261.81 1682.34 5131.49 5131.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1420 0.001024 4096 460 990 15200 2.70934 67.2093 110.54 180.503 180.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 700 0.001024 1024 215 810 11200 1.23386 0.692224 12.3782 26.4192 40.8311 40.9287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 300 3.2e-05 2048 70 880 192000 189.07 55.8468 562.109 1681.89 2489.1 2489.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1420 0.001024 1024 200 210 17600 0.743808 4.39024 51.9456 57.1229 57.1781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1130 0.000256 4096 370 2980 56800 11.5122 13.9422 805.295 421.528 1252.35 1252.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 870 0.000128 1024 340 1510 83200 19.257 6.97139 193.061 208.429 427.902 428.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1960 3.2e-05 2048 70 1970 614912 46.6875 56.0073 3527.19 1677.31 5307.28 5307.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1760 0.000128 1024 230 550 144384 8.97229 6.8344 128.099 209.36 353.367 353.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1110 0.001024 2048 410 1500 13312 1.36397 52.084 52.2575 105.75 105.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 710 6.4e-05 4096 250 3220 172032 130.778 55.5679 3885.78 1672.48 5744.79 5744.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1420 0.001024 4096 460 990 15104 2.70502 78.6001 110.555 191.905 191.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 700 0.001024 1024 215 810 10240 1.20211 0.671424 12.9646 25.231 40.175 40.2675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 300 3.2e-05 2048 70 880 188416 190.646 56.1235 642.971 1675.82 2565.76 2565.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1420 0.001024 1024 200 210 17408 0.739232 5.09501 50.0224 55.8993 55.9554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1130 0.000256 4096 370 2980 56832 11.4943 13.9324 948.666 419.373 1393.55 1393.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 870 0.000128 1024 340 1510 81920 19.6958 6.83213 220.093 209.4 456.208 456.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1960 3.2e-05 2048 70 1980 615232 46.8764 56.1111 2460.15 1675.94 4239.17 4239.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1760 0.000128 1024 230 555 145920 8.98224 6.82803 167.862 209.527 393.305 393.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1110 0.001024 2048 410 1500 13632 1.36806 35.4805 52.4639 89.3571 89.4171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 710 6.4e-05 4096 250 3225 173056 130.965 55.5893 2735.67 1675.09 4597.48 4597.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1420 0.001024 4096 460 990 15552 2.7327 54.6701 111.691 169.138 169.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 700 0.001024 1024 215 810 11648 1.22806 0.701824 10.1843 26.2795 38.4954 38.5802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 300 3.2e-05 2048 70 885 195584 190.971 56.0169 992.058 1680.36 2919.61 2919.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1420 0.001024 1024 200 210 17792 0.746528 7.03206 51.2716 59.0921 59.1516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1130 0.000256 4096 370 2985 57280 11.5124 13.9408 702.2 419.081 1146.81 1146.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 870 0.000128 1024 340 1515 87040 19.0724 6.83005 161.251 208.881 396.222 396.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1960 3.2e-05 2048 70 1980 615200 47.1996 56.2603 2487.26 1676.19 4267 4267.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1760 0.000128 1024 230 555 145920 9.00832 6.92397 92.7468 209.574 318.358 318.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1110 0.001024 2048 410 1500 13600 1.36602 35.818 52.4089 89.6354 89.6942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 710 6.4e-05 4096 250 3225 172800 131.813 55.7046 2748.9 1675.42 4612.02 4612.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1420 0.001024 4096 460 990 15520 2.72794 54.997 111.64 169.408 169.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 700 0.001024 1024 215 810 11520 1.22992 0.69872 10.191 26.1658 38.3856 38.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 300 3.2e-05 2048 70 885 195840 191.321 56.1582 1089.13 1675.41 3012.21 3012.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1420 0.001024 1024 200 210 17800 0.741376 7.14701 51.2935 59.2243 59.2834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1130 0.000256 4096 370 2985 57280 11.5794 13.9713 670.912 419.111 1115.65 1115.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 870 0.000128 1024 340 1515 87040 19.2476 6.84694 163.25 209.619 399.148 399.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1960 3.2e-05 2048 70 1980 615072 46.9846 56.0947 2468.95 1677.66 4249.78 4249.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1760 0.000128 1024 230 555 145728 8.96867 6.84045 90.9918 209.709 316.61 316.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1110 0.001024 2048 410 1500 13584 1.36358 35.9508 52.4382 89.7958 89.8532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 710 6.4e-05 4096 250 3225 172032 131.343 55.6508 2730.93 1674.4 4592.49 4592.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1420 0.001024 4096 460 990 15504 2.73107 55.3393 113.431 171.543 171.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 700 0.001024 1024 215 810 11520 1.23034 0.698176 10.1619 26.2433 38.4339 38.5372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 300 3.2e-05 2048 70 885 193536 191.304 55.9944 986.037 1674.18 2907.72 2907.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1420 0.001024 1024 200 210 17760 0.745472 3.48374 51.2774 55.5496 55.6108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1130 0.000256 4096 370 2985 57216 11.5302 13.9502 669.442 419.391 1114.39 1114.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 870 0.000128 1024 340 1515 86016 19.1475 6.82634 160.608 208.452 395.221 395.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1960 3.2e-05 2048 70 1980 615104 47.0585 56.1193 2529.92 1677.5 4310.69 4310.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1760 0.000128 1024 230 555 145824 9.00749 6.84144 93.0444 209.834 318.831 318.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1110 0.001024 2048 410 1500 13608 1.37034 37.1782 52.522 91.1138 91.1706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 710 6.4e-05 4096 250 3225 172032 131.66 55.7317 2779.2 1674.34 4641.1 4641.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1420 0.001024 4096 460 990 15512 2.73146 56.9137 110.191 169.879 169.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 700 0.001024 1024 215 810 11424 1.22589 0.691136 10.3455 26.0811 38.4478 38.5385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 15 300 3.2e-05 2048 70 885 193536 190.761 56.0196 882.089 1678.55 2807.62 2807.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1420 0.001024 1024 200 210 17752 0.745472 3.59424 51.2755 55.657 55.7141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1130 0.000256 4096 370 2985 57232 11.5649 13.973 679.809 419.575 1125 1125.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 870 0.000128 1024 340 1515 87808 19.1192 6.8424 168.715 209.498 404.356 404.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1960 3.2e-05 2048 70 1980 615168 46.8769 56.031 2562.55 1676.24 4341.79 4341.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1760 0.000128 1024 230 555 145920 8.9719 6.83478 95.7446 209.623 321.28 321.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1110 0.001024 2048 410 1500 13568 1.37078 37.7705 52.3817 91.5664 91.6219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 710 6.4e-05 4096 250 3225 173056 131.035 55.5971 2853.97 1675.62 4716.39 4716.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1420 0.001024 4096 460 990 15488 2.72998 57.365 114.41 174.548 174.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 700 0.001024 1024 215 810 11520 1.23306 0.70064 10.7082 26.327 39.0772 39.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 15 300 3.2e-05 2048 70 885 194560 191.062 56.0721 806.4 1680.11 2733.84 2734.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1420 0.001024 1024 200 210 17728 0.741856 3.67632 51.2272 55.6897 55.7477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1130 0.000256 4096 370 2985 57088 11.4995 13.9242 693.14 418.563 1137.2 1137.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 870 0.000128 1024 340 1515 86016 19.2245 6.82598 165.575 208.965 400.783 400.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1960 3.2e-05 2048 70 1980 615024 46.8767 56.2012 2931.93 1677.3 4712.39 4712.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1760 0.000128 1024 230 555 145728 8.99082 6.84243 107.601 209.715 333.254 333.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1110 0.001024 2048 410 1500 13536 1.3697 43.6587 52.3633 97.4331 97.4904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 710 6.4e-05 4096 250 3225 172800 131.401 55.7138 3221.06 1676.33 5084.68 5084.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1420 0.001024 4096 460 990 15480 2.72374 66.0726 111.186 180.028 180.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 700 0.001024 1024 215 810 11520 1.22842 0.695712 12.3288 26.1472 40.5043 40.5956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 300 3.2e-05 2048 70 885 193536 190.575 56.1354 849.742 1680.39 2777.04 2777.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1420 0.001024 1024 200 210 17712 0.740864 4.12266 51.2389 56.1463 56.2023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1130 0.000256 4096 370 2985 57168 11.5581 13.9756 785.779 436.472 1247.86 1247.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 870 0.000128 1024 340 1515 85248 19.1098 6.82189 189.511 207.436 423.062 423.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1960 3.2e-05 2048 70 1980 615040 46.7763 56.1151 2860.11 1676.24 4639.33 4639.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1760 0.000128 1024 230 555 145920 8.96614 6.84646 105.241 209.674 330.829 330.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1110 0.001024 2048 410 1500 13520 1.3649 42.608 52.3063 96.324 96.3815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 710 6.4e-05 4096 250 3225 172800 131.321 55.6747 3141.55 1676.03 5004.75 5004.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1420 0.001024 4096 460 990 15440 2.72189 64.4179 113.082 180.267 180.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 700 0.001024 1024 215 810 11200 1.22518 0.688832 11.725 26.0074 39.7543 39.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 300 3.2e-05 2048 70 885 194560 190.146 56.1104 808.231 1680.18 2734.85 2735.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1420 0.001024 1024 200 210 17760 0.74416 4.01507 51.2986 56.1012 56.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1130 0.000256 4096 370 2985 57120 11.5036 13.951 766.055 418.533 1210.12 1210.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 870 0.000128 1024 340 1515 87040 19.1991 6.83827 188.743 209.705 424.676 424.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1960 3.2e-05 2048 70 1980 614976 46.6364 56.0886 3041.34 1677.23 4821.38 4821.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1760 0.000128 1024 230 555 145536 8.94416 6.83184 112.133 209.492 337.5 337.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1110 0.001024 2048 410 1500 13536 1.36787 45.4656 52.4289 99.3092 99.3659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 710 6.4e-05 4096 250 3225 172032 130.978 55.5836 3329.44 1674.39 5190.56 5190.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1420 0.001024 4096 460 990 15456 2.73354 68.7411 113.134 184.651 184.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 700 0.001024 1024 215 810 11136 1.22259 0.690176 12.413 26.0441 40.4782 40.5667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 300 3.2e-05 2048 70 885 193536 189.343 55.9094 912.444 1690.75 2848.64 2848.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1420 0.001024 1024 200 210 17664 0.740704 4.29648 51.2048 56.2823 56.3386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1130 0.000256 4096 370 2985 57024 11.477 13.9325 813.39 419.148 1258.02 1258.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 870 0.000128 1024 340 1515 82944 19.1593 6.79558 191.416 206.436 423.986 424.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1960 3.2e-05 2048 70 1980 615000 46.9597 56.1684 3024.3 1676.09 4803.61 4803.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1760 0.000128 1024 230 555 145600 9.00154 6.8489 111.11 209.451 336.514 336.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1110 0.001024 2048 410 1500 13500 1.36806 44.9728 52.2982 98.6851 98.7435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 710 6.4e-05 4096 250 3225 172800 131.267 55.7404 3318.01 1674.12 5179.31 5179.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1420 0.001024 4096 460 990 15400 2.72179 67.9032 108.645 179.315 179.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 700 0.001024 1024 215 810 11200 1.23146 0.694912 12.2994 26.0293 40.3636 40.4568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 300 3.2e-05 2048 70 885 195200 189.797 56.1141 896.767 1678.04 2820.92 2821.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1420 0.001024 1024 200 210 17700 0.742976 4.32182 51.2356 56.342 56.4019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1130 0.000256 4096 370 2985 57200 11.561 13.9873 810.874 419.012 1255.51 1255.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 870 0.000128 1024 340 1515 83200 19.2504 6.81546 190.279 206.271 422.803 422.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1960 3.2e-05 2048 70 1980 614880 46.6869 56.0955 3046.14 1677.18 4826.19 4826.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1760 0.000128 1024 230 555 145600 8.95171 6.83213 111.961 209.507 337.353 337.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1110 0.001024 2048 410 1500 13552 1.37002 45.5189 52.5137 99.4456 99.5021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 710 6.4e-05 4096 250 3225 172032 131.205 55.6561 3335.98 1675.65 5198.66 5198.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1420 0.001024 4096 460 990 15456 2.72915 68.6228 113.203 184.597 184.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 700 0.001024 1024 215 810 11200 1.23082 0.694272 12.4435 26.1505 40.6232 40.7173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 300 3.2e-05 2048 70 885 193536 189.481 55.9973 571.89 1696.23 2513.79 2513.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1420 0.001024 1024 200 210 17696 0.743424 4.30934 51.2737 56.3697 56.4277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1130 0.000256 4096 370 2985 57120 11.4934 19.0954 817.174 419.164 1267 1267.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 870 0.000128 1024 340 1515 86016 18.9668 6.8217 199.284 207.143 432.407 432.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1960 3.2e-05 2048 70 1980 614880 46.846 56.2399 2995.89 1677.15 4776.21 4776.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1760 0.000128 1024 230 555 145440 8.99011 6.83914 109.681 209.65 335.26 335.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1110 0.001024 2048 410 1500 13440 1.36378 44.2504 52.3051 97.9628 98.0204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 710 6.4e-05 4096 250 3225 170880 131.43 55.6131 3270.26 1670.39 5127.85 5128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1420 0.001024 4096 460 990 15360 2.71578 67.2138 113.392 183.365 183.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 700 0.001024 1024 215 810 11040 1.23229 0.689152 12.133 26.0776 40.2373 40.3302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 300 3.2e-05 2048 70 885 192000 189.526 55.9759 556.91 1687.93 2490.53 2490.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1420 0.001024 1024 200 210 17640 0.744256 4.27213 51.2035 56.2652 56.3264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1130 0.000256 4096 370 2985 57120 11.5525 13.9701 806.364 419.556 1251.52 1251.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 870 0.000128 1024 340 1515 84480 19.0731 6.80755 191.731 206.467 424.259 424.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1960 3.2e-05 2048 70 1980 614912 46.8131 56.1046 2872.35 1675.82 4651.17 4651.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1760 0.000128 1024 230 555 145408 8.93475 6.9928 105.083 209.048 330.158 330.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1110 0.001024 2048 410 1500 13440 1.36208 42.5104 52.2178 96.1334 96.1862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 710 6.4e-05 4096 250 3225 172032 130.612 55.543 3154.69 1670.66 5011.67 5011.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1420 0.001024 4096 460 990 15360 2.71958 64.3397 113.484 180.585 180.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 700 0.001024 1024 215 810 10752 1.21843 0.680448 11.3311 25.7283 39.0614 39.1562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 300 3.2e-05 2048 70 885 192512 189.317 55.906 535.436 1670.37 2451.22 2451.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1420 0.001024 1024 200 210 17664 0.745472 4.06694 51.5487 56.4018 56.4576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1130 0.000256 4096 370 2985 56832 11.4913 13.9284 767.841 418.376 1211.71 1211.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 870 0.000128 1024 340 1515 86016 19.2421 6.83229 187.032 209.082 422.375 422.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1960 3.2e-05 2048 70 1980 614784 46.7039 56.0433 3333.5 1676.06 5112.39 5112.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1760 0.000128 1024 230 555 145152 8.96598 6.82787 122.866 210.01 348.771 348.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1110 0.001024 2048 410 1500 13440 1.36509 49.7792 52.3876 103.574 103.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 710 6.4e-05 4096 250 3225 168960 131.312 55.3652 3584.35 1665.23 5436.42 5436.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1420 0.001024 4096 460 990 15360 2.71853 75.0889 108.912 186.764 186.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 700 0.001024 1024 215 810 10752 1.23885 0.691488 13.1722 26.1574 41.3618 41.4577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 300 3.2e-05 2048 70 885 190464 188.87 55.6428 616.779 1664.82 2526.31 2526.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1420 0.001024 1024 200 210 17472 0.739136 4.74112 50.0028 55.5271 55.5837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1130 0.000256 4096 370 2985 56448 11.4692 13.9146 885.426 417.184 1328.07 1328.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 870 0.000128 1024 340 1515 79872 19.5185 6.79731 203.163 206.39 436.051 436.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1960 3.2e-05 2048 70 1980 614800 46.8078 56.1459 3352.21 1677.77 5133.03 5133.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1760 0.000128 1024 230 555 145600 8.9951 6.83622 123.18 209.787 348.9 349.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1110 0.001024 2048 410 1500 13400 1.36525 49.5882 52.3491 103.346 103.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 710 6.4e-05 4096 250 3225 169600 131.56 55.5456 3622.2 1667.56 5477.04 5477.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1420 0.001024 4096 460 990 15200 2.70416 74.6773 111.444 188.868 188.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 700 0.001024 1024 215 810 11200 1.23549 0.694272 13.7265 26.1865 41.9529 42.0506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 300 3.2e-05 2048 70 885 192000 188.901 55.8346 623.824 1671.41 2540.17 2540.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1420 0.001024 1024 200 210 17600 0.744192 4.98688 51.2647 57.0387 57.0975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1130 0.000256 4096 370 2985 56800 11.5044 13.9388 896.399 417.808 1339.73 1339.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 870 0.000128 1024 340 1515 83200 19.2298 6.81773 213.232 206.597 446.067 446.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1960 3.2e-05 2048 70 1980 614912 46.6555 56.0191 3058.55 1675.54 4836.85 4836.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1760 0.000128 1024 230 555 145408 8.94858 6.82598 112.506 209.134 337.518 337.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1110 0.001024 2048 410 1500 13312 1.3641 44.4944 52.2017 98.1022 98.1597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 710 6.4e-05 4096 250 3225 172032 130.707 55.5378 3360.67 1670.66 5217.74 5217.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1420 0.001024 4096 460 990 15104 2.70563 67.8584 112.55 183.157 183.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 700 0.001024 1024 215 810 10240 1.20362 0.668672 11.4282 25.2046 38.6116 38.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 300 3.2e-05 2048 70 885 188416 190.607 55.9807 559.444 1670.17 2476.39 2476.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1420 0.001024 1024 200 210 17408 0.742784 4.25984 49.9984 55.0454 55.1014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1130 0.000256 4096 370 2985 56832 11.4928 13.9383 821.803 418.794 1266.1 1266.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 870 0.000128 1024 340 1515 81920 19.6929 6.83411 190.041 209.168 425.924 426.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1960 3.2e-05 2048 70 1980 615232 46.9627 56.0538 2323.1 1676.19 4102.4 4102.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1760 0.000128 1024 230 560 145408 8.97427 6.8337 88.9479 209.574 314.43 314.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1110 0.001024 2048 410 1500 13632 1.36886 33.7183 52.4739 87.607 87.6641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 710 6.4e-05 4096 250 3220 173568 130.674 55.5909 2581.14 1676.02 4443.6 4443.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1420 0.001024 4096 460 1000 15488 2.72634 51.8328 109.498 164.099 164.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 700 0.001024 1024 215 820 11264 1.2337 0.698784 9.54 26.2828 37.8572 37.9576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 300 3.2e-05 2048 70 880 188416 192.978 56.0763 1003.17 1675.5 2927.93 2928.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1420 0.001024 1024 200 220 17728 0.743872 6.73792 51.2884 58.8146 58.8698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1130 0.000256 4096 370 2980 57344 11.518 13.9388 626.759 419.31 1071.6 1071.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 870 0.000128 1024 340 1520 86016 19.2145 6.82432 151.919 208.927 387.075 387.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1960 3.2e-05 2048 70 1980 615280 47.0033 56.1242 2617.84 1677.53 4398.58 4398.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1760 0.000128 1024 230 560 145440 9.00598 6.84259 100.102 209.749 325.803 325.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1110 0.001024 2048 410 1500 13600 1.37376 38.6255 52.4437 92.4878 92.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 710 6.4e-05 4096 250 3220 173440 131.197 55.7006 2896.2 1677.29 4760.55 4760.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1420 0.001024 4096 460 1000 15480 2.72394 59.0643 113.651 175.484 175.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 700 0.001024 1024 215 820 11200 1.23648 0.694272 10.7193 26.1841 38.9348 39.0351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 300 3.2e-05 2048 70 880 188160 193.286 56.2345 990.545 1676.57 2916.83 2917.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1420 0.001024 1024 200 220 17720 0.74704 3.85258 51.3106 55.9532 56.0092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1130 0.000256 4096 370 2980 57360 11.5589 13.9784 703.598 419.519 1148.73 1148.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 870 0.000128 1024 340 1520 85760 19.4202 6.84253 171.033 209.785 407.268 407.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1960 3.2e-05 2048 70 1980 615168 46.9156 56.3057 2435.33 1675.96 4214.6 4214.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1760 0.000128 1024 230 560 145344 8.98458 6.83498 89.7606 209.51 315.193 315.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1110 0.001024 2048 410 1500 13584 1.36806 35.9194 52.3872 89.7195 89.7782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 710 6.4e-05 4096 250 3220 172800 130.832 55.6473 2679.05 1672.74 4538.45 4538.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1420 0.001024 4096 460 1000 15456 2.72378 55.0339 114.235 172.039 172.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 700 0.001024 1024 215 820 11136 1.23606 0.696416 9.99875 26.2262 38.2644 38.3605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 300 3.2e-05 2048 70 880 187392 193.319 55.9861 865.834 1672.78 2788.12 2788.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1420 0.001024 1024 200 220 17712 0.743424 3.53853 51.3024 55.6268 55.6851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1130 0.000256 4096 370 2980 57312 11.5343 13.9548 655.964 418.995 1100.53 1100.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 870 0.000128 1024 340 1520 84480 19.3498 6.82611 156.87 208.26 391.497 391.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1960 3.2e-05 2048 70 1980 615104 46.9967 56.1297 2464.74 1677.56 4245.5 4245.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1760 0.000128 1024 230 560 145376 9.00707 6.83958 90.5999 209.761 316.308 316.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1110 0.001024 2048 410 1500 13608 1.36806 36.755 52.5228 90.6881 90.7448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 710 6.4e-05 4096 250 3220 172928 131.022 55.7082 2727.46 1675.47 4589.83 4589.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1420 0.001024 4096 460 1000 15456 2.72794 56.0906 112.312 171.173 171.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 700 0.001024 1024 215 820 10976 1.23434 0.689952 10.06 26.09 38.1825 38.2751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 20 300 3.2e-05 2048 70 880 188160 192.424 56.0706 811.377 1674.25 2734.32 2734.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1420 0.001024 1024 200 220 17696 0.749568 3.73658 51.3092 55.8389 55.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1130 0.000256 4096 370 2980 57344 11.5529 13.9713 664.974 419.626 1110.2 1110.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 870 0.000128 1024 340 1520 86016 19.3489 6.84237 162.319 212.206 400.901 401.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1960 3.2e-05 2048 70 1980 615168 46.9217 56.0977 2474.83 1675.71 4253.64 4253.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1760 0.000128 1024 230 560 145408 8.98048 6.83754 91.7676 209.569 317.255 317.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1110 0.001024 2048 410 1500 13568 1.36621 36.4278 52.3796 90.2181 90.2724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 710 6.4e-05 4096 250 3220 173056 131.029 55.594 2762.7 1676.05 4625.54 4625.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1420 0.001024 4096 460 1000 15424 2.72374 55.8825 111.065 169.713 169.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 700 0.001024 1024 215 820 11264 1.24086 0.697024 10.4524 26.3222 38.8163 38.9079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 300 3.2e-05 2048 70 880 188416 191.957 56.0148 722.367 1675.08 2645.6 2645.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1420 0.001024 1024 200 220 17664 0.744832 3.6823 51.2488 55.7172 55.7741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1130 0.000256 4096 370 2980 57216 11.4861 13.9328 671.218 418.591 1115.3 1115.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 870 0.000128 1024 340 1520 86016 19.2094 7.11616 160.825 208.921 396.261 396.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1960 3.2e-05 2048 70 1980 615024 46.8202 56.1915 3068.24 1677.56 4848.9 4848.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1760 0.000128 1024 230 560 145152 9.01091 6.84307 113.361 209.747 339.063 339.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1110 0.001024 2048 410 1500 13536 1.36397 45.9223 52.3698 99.6982 99.7552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 710 6.4e-05 4096 250 3220 172800 131.328 55.7015 3361.5 1676.53 5225.22 5225.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1420 0.001024 4096 460 1000 15408 2.72573 69.7306 113.025 185.522 185.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 700 0.001024 1024 215 820 10944 1.23747 0.694272 12.5287 26.1448 40.7111 40.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 300 3.2e-05 2048 70 880 188928 191.652 56.1562 876.519 1676.5 2801.01 2801.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1420 0.001024 1024 200 220 17640 0.745472 4.51187 51.2553 56.5566 56.6109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1130 0.000256 4096 370 2980 57312 11.5446 13.9753 823.442 419.625 1268.66 1268.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 870 0.000128 1024 340 1520 82944 19.3554 6.82227 194.673 207.462 428.498 428.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1960 3.2e-05 2048 70 1980 614880 46.7367 56.1562 2129.44 1675.68 3908.09 3908.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1760 0.000128 1024 230 560 145152 9.00211 6.84256 78.998 209.634 304.578 304.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1110 0.001024 2048 410 1500 13392 1.35888 31.6495 52.1257 85.1779 85.2373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 710 6.4e-05 4096 250 3220 170496 131.316 55.5519 2303.96 1669.76 4160.75 4160.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1420 0.001024 4096 460 1000 15264 2.71184 48.2685 111.86 162.884 162.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 700 0.001024 1024 215 820 10368 1.23491 0.681344 8.41299 25.8281 36.2665 36.3593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 20 300 3.2e-05 2048 70 880 184320 191.805 55.91 848.558 1670.07 2766.53 2766.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1420 0.001024 1024 200 220 17568 0.743424 3.21382 51.226 55.2261 55.2839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1130 0.000256 4096 370 2980 57024 11.477 13.9383 569.454 417.956 1012.9 1012.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 870 0.000128 1024 340 1520 78336 19.463 6.78912 128.343 204.265 359.046 359.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1960 3.2e-05 2048 70 1980 615040 46.7546 56.2484 2963.04 1675.85 4741.98 4742.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1760 0.000128 1024 230 560 145280 8.98934 6.84237 109.051 209.641 334.626 334.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1110 0.001024 2048 410 1500 13520 1.36544 44.0375 52.2966 97.7463 97.8042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 710 6.4e-05 4096 250 3220 172800 131.263 55.6721 3259.94 1676.27 5123.32 5123.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1420 0.001024 4096 460 1000 15440 2.72794 67.3256 114.319 184.415 184.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 700 0.001024 1024 215 820 10880 1.23094 0.690176 11.9467 26.0029 39.9785 40.0704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 300 3.2e-05 2048 70 880 186880 191.957 56.1254 808.128 1675.52 2731.93 2732.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1420 0.001024 1024 200 220 17680 0.745696 4.40957 51.29 56.4882 56.5473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1130 0.000256 4096 370 2980 57120 11.4828 13.941 792.251 418.654 1236.4 1236.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 870 0.000128 1024 340 1520 84480 19.4734 6.84339 191.168 209.674 427.349 427.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1960 3.2e-05 2048 70 1980 614720 46.6609 56.2733 2055.3 1677.24 3835.55 3835.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1760 0.000128 1024 230 560 144640 8.92797 6.82454 76.282 209.082 301.22 301.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1110 0.001024 2048 410 1500 13440 1.36192 30.7022 52.3514 84.4608 84.5188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 710 6.4e-05 4096 250 3220 171520 131.422 55.5848 2253.76 1677.67 4118.6 4118.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1420 0.001024 4096 460 1000 15360 2.72381 47.1265 111.049 160.942 160.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 700 0.001024 1024 215 820 10880 1.23453 0.689568 8.62752 26.1331 36.7911 36.8879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 20 20 300 3.2e-05 2048 70 880 184320 192.543 55.9843 798.624 1677.4 2724.75 2724.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1420 0.001024 1024 200 220 17600 0.746944 3.08835 51.3166 55.194 55.2495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1130 0.000256 4096 370 2980 56960 11.4676 13.9306 554.891 418.531 998.895 998.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 870 0.000128 1024 340 1520 81920 19.2691 6.97178 130.167 206.547 363.145 363.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1960 3.2e-05 2048 70 1980 614976 46.7385 56.0518 2768.97 1677.09 4548.94 4549.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1760 0.000128 1024 230 560 145152 8.94771 6.90746 101.916 209.468 327.34 327.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1110 0.001024 2048 410 1500 13536 1.36765 41.253 52.4223 95.088 95.1445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 710 6.4e-05 4096 250 3220 172032 130.994 55.5812 3043.36 1674.84 4904.94 4905.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1420 0.001024 4096 460 1000 15360 2.72019 62.7855 113.816 179.365 179.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 700 0.001024 1024 215 820 10752 1.23155 0.692224 11.2564 26.7388 40.0265 40.1201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 300 3.2e-05 2048 70 880 187392 191.49 55.9859 726.803 1674.03 2648.49 2648.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1420 0.001024 1024 200 220 17664 0.745536 4.09952 51.3124 56.1985 56.2576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1130 0.000256 4096 370 2980 57216 11.4709 13.9368 744.783 419.141 1189.4 1189.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 870 0.000128 1024 340 1520 82944 19.1803 6.8033 176.187 206.408 408.763 408.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1960 3.2e-05 2048 70 1980 614784 46.6881 55.9946 1967.8 1675.78 3746.35 3746.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1760 0.000128 1024 230 560 145152 8.96064 6.82672 73.5047 209.404 298.798 298.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1110 0.001024 2048 410 1500 13440 1.36589 29.6714 52.3747 83.4538 83.5136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 710 6.4e-05 4096 250 3220 168960 131.358 55.3596 2127.26 1665.58 3979.72 3979.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1420 0.001024 4096 460 1000 15168 2.70451 44.7503 107.043 154.541 154.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 700 0.001024 1024 215 820 10752 1.2391 0.690624 8.17782 26.146 36.3604 36.4518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 300 3.2e-05 2048 70 880 184320 191.095 55.626 668.907 1667.78 2583.61 2583.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1420 0.001024 1024 200 220 17472 0.742976 2.9439 50.1065 53.837 53.8916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1130 0.000256 4096 370 2980 56832 11.4543 13.9141 528.526 417.114 971.084 971.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 870 0.000128 1024 340 1520 79872 19.5254 6.80198 121.681 206.366 354.559 354.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1960 3.2e-05 2048 70 1980 615000 46.9828 56.2363 2897.46 1675.89 4676.65 4676.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1760 0.000128 1024 230 560 145200 9.01232 6.84861 107.017 209.442 332.422 332.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1110 0.001024 2048 410 1500 13500 1.3631 43.1189 52.2963 96.8192 96.8781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 710 6.4e-05 4096 250 3220 172800 131.268 55.7571 3183.7 1674 5044.91 5045.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1420 0.001024 4096 460 1000 15400 2.72304 66.0252 108.854 177.646 177.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 700 0.001024 1024 215 820 10800 1.23894 0.69024 11.8217 26.0295 39.8851 39.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 300 3.2e-05 2048 70 880 185600 192.318 56.1808 727.527 1678.72 2654.95 2655.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1420 0.001024 1024 200 220 17600 0.744096 4.25571 51.2151 56.2569 56.3163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1130 0.000256 4096 370 2980 57200 11.5797 13.9852 776.806 419.061 1221.51 1221.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 870 0.000128 1024 340 1520 83200 19.2297 6.81821 183.746 206.267 416.246 416.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1960 3.2e-05 2048 70 1980 614800 46.8095 56.1729 2029.6 1677.75 3810.42 3810.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1760 0.000128 1024 230 560 144800 9.00141 6.84502 75.4374 209.783 301.173 301.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1110 0.001024 2048 410 1500 13400 1.36422 30.2695 52.3483 84.0266 84.0851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 710 6.4e-05 4096 250 3220 169600 131.58 55.5377 2192.8 1667.55 4047.64 4047.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1420 0.001024 4096 460 1000 15200 2.71386 45.7873 108.492 157.039 157.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 700 0.001024 1024 215 820 10400 1.252 0.692512 8.17872 26.1866 36.4145 36.5103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 300 3.2e-05 2048 70 880 179200 192.656 55.7969 650.687 1667.15 2566.49 2566.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1420 0.001024 1024 200 220 17400 0.740576 3.1481 50.0445 53.9762 54.0338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1130 0.000256 4096 370 2980 56800 11.5008 13.9409 541.841 417.797 985.157 985.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 870 0.000128 1024 340 1520 83200 19.2394 6.81638 129.98 206.591 362.814 362.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1960 3.2e-05 2048 70 1980 614880 46.7148 56.0851 3674.44 1677 5454.33 5454.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1760 0.000128 1024 230 560 145152 8.96106 6.84237 135.816 209.492 361.212 361.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1110 0.001024 2048 410 1500 13552 1.37046 55.1673 52.5087 109.091 109.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 710 6.4e-05 4096 250 3220 172032 131.227 55.6728 4018.82 1674.31 5880.19 5880.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1420 0.001024 4096 460 1000 15344 2.71744 83.2082 108.304 194.273 194.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 700 0.001024 1024 215 820 10752 1.23904 0.68896 14.9355 26.1518 43.1195 43.2148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 300 3.2e-05 2048 70 880 186368 191.538 56.0367 665.197 1673.99 2586.95 2587.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1420 0.001024 1024 200 220 17584 0.741376 5.60762 51.223 57.6134 57.6735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1130 0.000256 4096 370 2980 57120 11.5016 13.953 984.23 419.133 1428.89 1428.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 870 0.000128 1024 340 1520 82432 19.342 6.81645 231.241 207.124 464.714 464.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1960 3.2e-05 2048 70 1980 614656 46.6043 56.1253 2389.27 1675.49 4167.58 4167.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1760 0.000128 1024 230 560 145152 8.96688 6.83053 88.6869 209.492 314.078 314.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1110 0.001024 2048 410 1500 13440 1.36429 35.6742 52.48 89.5636 89.6208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 710 6.4e-05 4096 250 3220 172032 131.069 55.593 2650.93 1673.68 4511.45 4511.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1420 0.001024 4096 460 1000 15232 2.71366 55.0642 109.325 167.148 167.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 700 0.001024 1024 215 820 9856 1.23552 0.679936 8.67917 25.6798 36.3752 36.4672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 300 3.2e-05 2048 70 880 186368 191.462 55.9305 989.006 1673.2 2909.79 2909.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1420 0.001024 1024 200 220 17472 0.743104 3.71238 51.209 55.7087 55.7652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1130 0.000256 4096 370 2980 56448 11.4572 13.9017 643.131 417.02 1085.58 1085.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 870 0.000128 1024 340 1520 78848 19.072 6.80787 145.878 202.327 374.271 374.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1960 3.2e-05 2048 70 1980 614880 46.8296 56.1377 3512.42 1675.66 5291.14 5291.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1760 0.000128 1024 230 560 144960 9.0105 6.94349 130.086 209.467 355.61 355.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1110 0.001024 2048 410 1500 13440 1.36598 52.4857 52.1903 106.084 106.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 710 6.4e-05 4096 250 3220 170880 131.417 55.6257 3841.63 1668.89 5697.73 5697.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1420 0.001024 4096 460 1000 15360 2.72653 80.1935 113.262 196.227 196.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 700 0.001024 1024 215 820 11040 1.23309 0.692224 14.7702 26.0551 42.8624 42.9548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 300 3.2e-05 2048 70 880 184320 191.674 55.9618 628.612 1668.65 2545.09 2545.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1420 0.001024 1024 200 220 17640 0.74752 5.4153 51.29 57.4958 57.5529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1130 0.000256 4096 370 2980 57120 11.5445 13.9762 947.002 419.096 1391.7 1391.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 870 0.000128 1024 340 1520 80640 19.4865 6.81158 217.018 206.288 449.793 449.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1960 3.2e-05 2048 70 1980 614400 46.7005 56.0947 2378.67 1675.2 4156.76 4156.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1760 0.000128 1024 230 560 144000 8.96387 6.8649 87.6731 208.966 312.569 312.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1110 0.001024 2048 410 1500 13200 1.35165 34.943 51.8604 88.198 88.2531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 710 6.4e-05 4096 250 3220 168960 131.622 55.5971 2573 1669.4 4429.78 4429.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1420 0.001024 4096 460 1000 15120 2.70931 53.9484 111.599 168.301 168.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 700 0.001024 1024 215 820 10560 1.24701 0.691584 9.36886 26.216 37.6307 37.7249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 300 3.2e-05 2048 70 880 184320 191.442 55.894 929.707 1668.93 2846.16 2846.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1420 0.001024 1024 200 220 17520 0.744768 3.57104 51.2916 55.6494 55.7059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1130 0.000256 4096 370 2980 56640 11.4951 13.9504 637.182 418.443 1081.14 1081.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 870 0.000128 1024 340 1520 76800 19.8612 6.80573 140.573 206.431 373.858 374.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1960 3.2e-05 2048 70 1980 614912 46.6954 56.0005 3417.22 1677 5197 5197.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1760 0.000128 1024 230 560 144896 8.94355 6.83213 126.292 209.186 351.355 351.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1110 0.001024 2048 410 1500 13440 1.36394 51.159 52.2571 104.825 104.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 710 6.4e-05 4096 250 3220 172032 130.622 55.5423 3773.1 1671.78 5631.2 5631.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1420 0.001024 4096 460 1000 15360 2.72179 78.0123 110.365 191.142 191.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 700 0.001024 1024 215 820 10752 1.21702 0.682208 13.8654 25.7455 41.6193 41.7137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 300 3.2e-05 2048 70 880 184320 191.694 55.8829 612.099 1671.61 2531.48 2531.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1420 0.001024 1024 200 220 17536 0.73968 5.34554 50.13 56.2602 56.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1130 0.000256 4096 370 2980 57088 11.475 13.9264 922.156 418.559 1366.19 1366.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 870 0.000128 1024 340 1520 86016 19.2326 6.82682 224.691 209.226 460.16 460.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1960 3.2e-05 2048 70 1980 614912 46.608 56.0309 2294.46 1677.49 4074.67 4074.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1760 0.000128 1024 230 560 144384 8.97216 6.8313 84.5927 209.39 309.881 309.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1110 0.001024 2048 410 1500 13312 1.35952 34.0064 52.2608 87.6716 87.7271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 710 6.4e-05 4096 250 3220 172032 130.754 55.5509 2532.86 1673.41 4392.75 4392.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1420 0.001024 4096 460 1000 15104 2.70416 51.8892 108.675 163.312 163.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 700 0.001024 1024 215 820 10240 1.20144 0.66976 8.94381 25.2305 36.1536 36.2441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 300 3.2e-05 2048 70 880 180224 192.52 55.87 863.826 1675.58 2787.98 2788.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1420 0.001024 1024 200 220 17408 0.741952 3.54099 50.129 54.4564 54.5137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1130 0.000256 4096 370 2980 56832 11.4884 13.9365 618.545 419.311 1063.36 1063.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 870 0.000128 1024 340 1520 81920 19.686 6.82739 144.242 209.424 380.365 380.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1960 3.2e-05 2048 70 1980 614784 46.6989 56.0133 2992.37 1677.32 4772.49 4772.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1760 0.000128 1024 230 560 145152 8.9553 6.82957 110.42 209.596 335.902 336.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1110 0.001024 2048 410 1500 13440 1.36461 44.5868 52.423 98.4174 98.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 710 6.4e-05 4096 250 3220 168960 131.323 55.3595 3240.96 1668.21 5096.01 5096.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1420 0.001024 4096 460 1000 15168 2.70531 67.5177 107.135 177.401 177.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 700 0.001024 1024 215 820 10752 1.24141 0.693728 12.1612 27.9804 42.1813 42.2728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 300 3.2e-05 2048 70 880 184320 190.561 55.6709 535.086 1666.06 2447.57 2447.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1420 0.001024 1024 200 220 17472 0.739744 4.49389 50.1287 55.4057 55.4655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1130 0.000256 4096 370 2980 56832 11.4557 13.9186 804.125 417.584 1247.16 1247.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 870 0.000128 1024 340 1520 79872 19.5225 6.80515 182.074 206.544 415.133 415.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1960 3.2e-05 2048 70 1980 614400 46.6698 56.0161 2093.21 1675.6 3871.59 3871.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1760 0.000128 1024 230 560 144384 8.94179 6.90938 77.7179 208.671 302.342 302.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1110 0.001024 2048 410 1500 13056 1.3503 30.2817 51.8686 83.545 83.6014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 710 6.4e-05 4096 250 3220 165888 130.533 54.9633 2214.93 1649.86 4050.44 4050.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1420 0.001024 4096 460 1000 14976 2.70541 46.7456 109.941 159.433 159.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 700 0.001024 1024 215 820 9216 1.2327 0.67344 7.60832 25.3816 35.0028 35.0929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 300 3.2e-05 2048 70 880 172032 190.816 55.0868 350.755 1654.21 2251.06 2251.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1420 0.001024 1024 200 220 17280 0.739392 3.18064 50.1043 54.0664 54.1243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1130 0.000256 4096 370 2980 56832 11.4793 13.9246 559.275 418.23 1002.98 1003.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 870 0.000128 1024 340 1520 73728 19.1286 6.7415 119.375 198.424 343.85 343.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1960 3.2e-05 2048 70 1980 614800 46.7969 56.1494 3093 1676.17 4872.2 4872.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1760 0.000128 1024 230 560 144800 9.00301 6.84493 114.196 209.585 339.731 339.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1110 0.001024 2048 410 1500 13400 1.36643 46.0083 52.2957 99.7144 99.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 710 6.4e-05 4096 250 3220 169600 131.587 55.5364 3325.46 1665.98 5178.72 5178.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1420 0.001024 4096 460 1000 15200 2.71766 69.6968 110.506 182.964 183.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 700 0.001024 1024 215 820 10400 1.24954 0.69104 12.3505 26.164 40.5638 40.6589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 300 3.2e-05 2048 70 880 179200 192.161 55.8848 538.64 1665.64 2452.52 2452.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1420 0.001024 1024 200 220 17400 0.739328 4.70832 50.0212 55.5116 55.5695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1130 0.000256 4096 370 2980 56800 11.4953 13.9422 822.031 417.405 1264.95 1265.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 870 0.000128 1024 340 1520 83200 19.2487 6.81789 198.574 206.403 431.227 431.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1960 3.2e-05 2048 70 1980 613600 46.7468 56.0759 2210.27 1676.15 3989.33 3989.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1760 0.000128 1024 230 560 144000 8.95197 6.83456 80.4662 209.064 305.416 305.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1110 0.001024 2048 410 1500 13200 1.36125 32.2521 52.3653 86.0217 86.0781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 710 6.4e-05 4096 250 3220 166400 130.432 55.0298 2333.05 1651.86 4170.53 4170.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1420 0.001024 4096 460 1000 14800 2.68006 49.0288 109.282 161.033 161.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 700 0.001024 1024 215 820 8000 1.19571 0.643488 7.23424 24.3218 33.5015 33.5921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 300 3.2e-05 2048 70 880 166400 192.294 55.3501 357.447 1651.02 2256.3 2256.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1420 0.001024 1024 200 220 17200 0.73728 3.08384 50.0597 53.9212 53.9791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1130 0.000256 4096 370 2980 56800 11.4872 13.9523 586.244 419.111 1030.87 1030.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 870 0.000128 1024 340 1520 76800 19.85 6.8055 133.347 206.971 367.153 367.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1960 3.2e-05 2048 70 1968 615296 46.7832 56.1934 2277.68 1677.73 4058.47 4058.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1760 0.000128 1024 230 552 145280 8.95568 6.83213 85.9492 209.77 311.608 311.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1110 0.001024 2048 410 1512 13568 1.36602 33.6693 52.4799 87.5592 87.6166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 710 6.4e-05 4096 250 3240 172032 131.438 55.5804 2545.78 1676.95 4409.92 4410.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1420 0.001024 4096 460 1008 15456 2.72688 51.7019 114.999 169.472 169.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 700 0.001024 1024 215 816 11392 1.23238 0.69712 9.44691 26.3083 37.7854 37.8837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 300 3.2e-05 2048 70 888 190464 192.524 56.0168 957.798 1676.98 2883.51 2883.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1420 0.001024 1024 200 216 17760 0.744992 6.55866 51.3135 58.6595 58.7168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1130 0.000256 4096 370 2976 57280 11.5018 13.937 621.081 419.477 1066.07 1066.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 870 0.000128 1024 340 1512 87040 19.0749 6.8279 151.813 209.122 387.02 387.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1960 3.2e-05 2048 70 1968 615280 46.9604 56.1336 2411.4 1677.76 4192.35 4192.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1760 0.000128 1024 230 552 145280 9.02006 6.84445 92.1525 209.788 317.908 318.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1110 0.001024 2048 410 1512 13560 1.37235 35.9117 52.4845 89.8146 89.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 710 6.4e-05 4096 250 3240 171520 132.02 55.6981 2665.51 1677.01 4530.41 4530.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1420 0.001024 4096 460 1008 15440 2.72378 55.1273 112.542 170.445 170.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 700 0.001024 1024 215 816 11360 1.23171 0.694272 10.0614 26.1922 38.28 38.3817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 300 3.2e-05 2048 70 888 189440 193.275 56.1087 895.038 1677.08 2821.69 2821.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1420 0.001024 1024 200 216 17760 0.742976 3.47341 51.324 55.5837 55.6407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1130 0.000256 4096 370 2976 57280 11.5608 13.972 654.216 419.518 1099.34 1099.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 870 0.000128 1024 340 1512 87040 19.2311 6.84461 160.61 209.817 396.689 396.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1960 3.2e-05 2048 70 1968 615168 46.7597 56.2134 2373.09 1675.78 4151.93 4152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1760 0.000128 1024 230 552 145152 8.98618 6.9031 87.797 209.605 313.387 313.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1110 0.001024 2048 410 1512 13536 1.36749 35.7247 52.9879 90.1255 90.1796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 710 6.4e-05 4096 250 3240 171264 131.648 55.6491 2622.52 1672.56 4482.55 4482.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1420 0.001024 4096 460 1008 15456 2.72797 54.7007 115.378 172.85 172.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 700 0.001024 1024 215 816 11328 1.23523 0.69632 9.94611 26.2145 38.1962 38.2886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 300 3.2e-05 2048 70 888 188928 192.236 56.0862 895.585 1672.44 2816.54 2816.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1420 0.001024 1024 200 216 17712 0.74752 3.50013 51.2488 55.5408 55.6001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1130 0.000256 4096 370 2976 57216 11.5219 13.952 643.165 418.949 1087.66 1087.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 870 0.000128 1024 340 1512 86016 19.1298 6.82458 156.32 208.239 390.697 390.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1960 3.2e-05 2048 70 1968 614976 46.6691 56.1425 1532.15 1677.04 3312.09 3312.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1760 0.000128 1024 230 552 144768 8.97072 6.83075 61.3699 209.464 286.737 286.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1110 0.001024 2048 410 1512 13440 1.36419 22.8631 52.2967 76.5652 76.6223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 710 6.4e-05 4096 250 3240 170496 131.493 55.6043 1685.28 1674.46 3546.99 3547.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1420 0.001024 4096 460 1008 15360 2.72371 34.9421 114.312 152.019 152.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 700 0.001024 1024 215 816 11136 1.22832 0.69136 6.52314 26.0445 34.5842 34.6868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 300 3.2e-05 2048 70 888 187392 192.474 55.9273 890.524 1676.34 2815.45 2815.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1420 0.001024 1024 200 216 17664 0.745472 2.33888 51.2698 54.3967 54.4558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1130 0.000256 4096 370 2976 57024 11.4832 13.9373 413.959 419.029 858.482 858.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 870 0.000128 1024 340 1512 82944 19.1817 7.04707 98.1476 206.413 330.979 331.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1960 3.2e-05 2048 70 1968 615216 46.9372 56.2612 2745.03 1675.72 4524.02 4524.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1760 0.000128 1024 230 552 145152 9.0071 6.83923 101.881 209.543 327.373 327.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1110 0.001024 2048 410 1512 13552 1.37011 41.982 52.4417 95.8353 95.8935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 710 6.4e-05 4096 250 3240 171136 131.944 55.7155 3042.5 1672.56 4902.88 4903.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1420 0.001024 4096 460 1008 15456 2.7383 63.6535 113.232 179.665 179.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 700 0.001024 1024 215 816 11200 1.23008 0.688032 11.3348 26.055 39.4153 39.5107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 24 300 3.2e-05 2048 70 888 188160 191.88 56.0189 902.676 1676.25 2827.02 2827.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1420 0.001024 1024 200 216 17696 0.743936 4.10742 51.2396 56.1323 56.1902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1130 0.000256 4096 370 2976 57232 11.5509 13.9706 745.956 419.226 1190.78 1190.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 870 0.000128 1024 340 1512 87808 19.0964 6.84032 184.902 209.271 420.291 420.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1960 3.2e-05 2048 70 1968 615104 46.7064 56.1981 1738.32 1675.33 3516.64 3516.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1760 0.000128 1024 230 552 144704 8.97549 6.90675 64.9488 209.28 290.21 290.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1110 0.001024 2048 410 1512 13440 1.36461 26.2205 52.2813 79.9098 79.9664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 710 6.4e-05 4096 250 3240 170240 131.642 55.6585 1907.85 1672.62 3767.94 3768.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1420 0.001024 4096 460 1008 15344 2.7241 40.0968 110.836 153.699 153.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 700 0.001024 1024 215 816 11200 1.22922 0.689952 7.2825 26.1264 35.4312 35.5267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 300 3.2e-05 2048 70 888 186368 192.311 56.0006 1028.95 1672.33 2949.8 2949.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1420 0.001024 1024 200 216 17584 0.743168 2.62781 50.1029 53.5183 53.5736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1130 0.000256 4096 370 2976 57120 11.5077 13.9507 468.97 418.796 913.301 913.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 870 0.000128 1024 340 1512 86016 18.9507 6.80992 114.886 206.91 347.739 347.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1960 3.2e-05 2048 70 1968 615168 46.727 56.0886 2643.36 1692.51 4438.76 4438.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1760 0.000128 1024 230 552 145152 8.9841 6.83418 99.4516 211.677 327.047 327.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1110 0.001024 2048 410 1512 13504 1.36806 39.4902 52.8549 93.7592 93.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 710 6.4e-05 4096 250 3240 172032 131.492 55.585 2949.02 1691.98 4828.25 4828.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1420 0.001024 4096 460 1008 15424 2.72701 60.929 113.272 176.97 177.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 700 0.001024 1024 215 816 11264 1.23901 0.702688 11.0912 26.5861 39.7252 39.8179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 300 3.2e-05 2048 70 888 190464 191.064 55.9862 810.807 1691.86 2749.91 2750.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1420 0.001024 1024 200 216 17728 0.745536 3.97875 51.5361 56.3045 56.3602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1130 0.000256 4096 370 2976 57088 11.4811 13.9311 716.154 422.717 1164.36 1164.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 870 0.000128 1024 340 1512 86016 19.2275 6.83414 172.383 211.021 409.65 409.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1960 3.2e-05 2048 70 1968 614912 46.7152 56.0046 1729.23 1675.78 3507.82 3507.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1760 0.000128 1024 230 552 144384 8.95197 6.83213 66.3128 209.292 291.489 291.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1110 0.001024 2048 410 1512 13440 1.36426 26.0784 52.3461 79.83 79.8884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 710 6.4e-05 4096 250 3240 169984 131.427 55.5236 1925.89 1671.28 3784.28 3784.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1420 0.001024 4096 460 1008 15360 2.72794 40.2238 109.397 152.388 152.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 700 0.001024 1024 215 816 10752 1.22211 0.683872 7.18906 25.7255 34.9298 35.0206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 24 300 3.2e-05 2048 70 888 188416 191.103 55.8602 803.065 1673.29 2723.51 2723.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1420 0.001024 1024 200 216 17664 0.743424 2.72906 51.2943 54.8071 54.8622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1130 0.000256 4096 370 2976 56832 11.4797 13.9223 471.122 418.363 914.961 915.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 870 0.000128 1024 340 1512 86016 19.2331 7.12304 113.45 209.081 349.069 349.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1960 3.2e-05 2048 70 1968 615168 46.9484 56.1902 2924.83 1675.45 4703.5 4703.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1760 0.000128 1024 230 552 145152 9.00586 6.84317 108.388 209.487 333.829 333.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1110 0.001024 2048 410 1512 13536 1.37162 44.3512 52.4354 98.1994 98.2568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 710 6.4e-05 4096 250 3240 171648 131.878 55.7015 3228.27 1674.49 5090.51 5090.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1420 0.001024 4096 460 1008 15408 2.72794 67.6033 114.212 184.588 184.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 700 0.001024 1024 215 816 11232 1.23098 0.692448 12.2053 26.1138 40.3495 40.4402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 300 3.2e-05 2048 70 888 188928 191.907 56.0722 791.799 1679.15 2719.11 2719.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1420 0.001024 1024 200 216 17712 0.740032 4.26598 51.2738 56.3245 56.3835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1130 0.000256 4096 370 2976 57168 11.5446 13.9703 789.085 419.012 1233.68 1233.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 870 0.000128 1024 340 1512 85248 19.1024 6.82854 190.515 207.208 423.836 423.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1960 3.2e-05 2048 70 1968 614880 46.7425 56.0848 2037.16 1675.7 3815.77 3815.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1760 0.000128 1024 230 552 145152 8.99066 7.04496 76.2841 209.64 302.06 302.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1110 0.001024 2048 410 1512 13392 1.36445 30.9623 52.2562 84.6255 84.6823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 710 6.4e-05 4096 250 3240 170496 131.346 55.5545 2239.69 1669.14 4095.89 4096.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1420 0.001024 4096 460 1008 15264 2.71475 47.1046 108.886 158.747 158.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 700 0.001024 1024 215 816 10944 1.22115 0.685568 8.48115 25.8317 36.3274 36.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 24 300 3.2e-05 2048 70 888 184320 192.117 56.0692 763.253 1673.93 2685.55 2685.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1420 0.001024 1024 200 216 17568 0.745472 3.06586 51.1809 55.0346 55.0892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1130 0.000256 4096 370 2976 56736 11.4807 13.9412 548.757 417.964 992.221 992.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 870 0.000128 1024 340 1512 82944 18.9546 6.79062 130.829 204.266 361.024 361.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1960 3.2e-05 2048 70 1968 615040 46.758 56.107 2776.32 1677.43 4556.69 4556.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1760 0.000128 1024 230 552 145280 8.99939 6.84282 102.894 209.972 328.81 328.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1110 0.001024 2048 410 1512 13520 1.37254 41.9881 52.475 95.8784 95.9364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 710 6.4e-05 4096 250 3240 171520 131.607 55.666 3070.95 1677.22 4935.61 4935.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1420 0.001024 4096 460 1008 15360 2.71536 63.914 114.2 180.872 180.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 700 0.001024 1024 215 816 11200 1.22323 0.688128 11.6717 26.027 39.7173 39.8129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 300 3.2e-05 2048 70 888 189440 191.742 56.0928 750.405 1677.11 2675.53 2675.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1420 0.001024 1024 200 216 17680 0.74432 4.10214 51.2726 56.1637 56.2196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1130 0.000256 4096 370 2976 57120 11.4948 13.9534 748.875 418.951 1193.34 1193.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 870 0.000128 1024 340 1512 87040 19.2037 6.856 185.427 209.873 421.544 421.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1960 3.2e-05 2048 70 1968 614720 46.6543 56.0291 1973.17 1675.22 3751.16 3751.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1760 0.000128 1024 230 552 144640 8.91699 6.83114 73.9488 208.839 298.637 298.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1110 0.001024 2048 410 1512 13440 1.36947 30.1335 52.4135 83.9587 84.0145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 710 6.4e-05 4096 250 3240 171520 131.378 55.5967 2189.14 1675.66 4051.93 4052.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1420 0.001024 4096 460 1008 15200 2.70688 45.3897 113.396 161.536 161.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 700 0.001024 1024 215 816 10880 1.23414 0.692096 8.28477 26.1096 36.4281 36.5201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 300 3.2e-05 2048 70 888 189440 191.187 56.0588 701.112 1675.35 2623.9 2624.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1420 0.001024 1024 200 216 17600 0.743936 2.9633 51.2453 54.9943 55.0523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1130 0.000256 4096 370 2976 56960 11.467 13.9226 533.416 417.937 976.819 976.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 870 0.000128 1024 340 1512 81920 19.264 6.79741 125.344 206.299 357.891 358.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1960 3.2e-05 2048 70 1968 614976 46.6534 56.1756 3539.38 1675.41 5317.71 5317.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1760 0.000128 1024 230 552 144768 8.96259 6.83459 131.53 209.264 356.691 356.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1110 0.001024 2048 410 1512 13440 1.36602 53.355 52.2394 107.004 107.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 710 6.4e-05 4096 250 3240 170496 131.41 55.6062 3876 1672.69 5735.87 5736.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1420 0.001024 4096 460 1008 15360 2.72589 81.1205 110.479 194.366 194.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 700 0.001024 1024 215 816 11136 1.2247 0.688064 15.0018 26.0156 43.0372 43.1269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 300 3.2e-05 2048 70 888 187392 190.886 56.0476 1042.87 1687.49 2977.49 2977.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1420 0.001024 1024 200 216 17664 0.74464 5.34742 51.243 57.3779 57.4322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1130 0.000256 4096 370 2976 57024 11.4691 13.9348 951.5 418.632 1395.61 1395.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 870 0.000128 1024 340 1512 82944 19.1784 6.79549 225.344 206.214 457.708 457.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1960 3.2e-05 2048 70 1968 614784 46.6441 56.0028 2255.78 1676.05 4034.56 4034.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1760 0.000128 1024 230 552 144384 8.96099 6.87389 83.9519 209.442 309.331 309.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1110 0.001024 2048 410 1512 13248 1.3583 33.5176 51.9928 86.9109 86.9674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 710 6.4e-05 4096 250 3240 168960 131.332 55.3738 2496.54 1665.94 4349.36 4349.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1420 0.001024 4096 460 1008 15168 2.71258 52.5025 111.43 166.688 166.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 700 0.001024 1024 215 816 10752 1.23974 0.693888 9.11709 26.1517 37.3119 37.4022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 300 3.2e-05 2048 70 888 184320 190.544 55.6715 949.286 1669.15 2864.85 2865.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1420 0.001024 1024 200 216 17472 0.742976 3.6017 50.0627 54.4496 54.5085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1130 0.000256 4096 370 2976 56448 11.4686 13.9141 613.846 417.251 1056.55 1056.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 870 0.000128 1024 340 1512 79872 19.5148 6.81814 140.582 206.395 373.496 373.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1960 3.2e-05 2048 70 1968 615000 46.9548 56.1705 3478.22 1675.88 5257.31 5257.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1760 0.000128 1024 230 552 144800 9.03395 6.85066 129.396 209.449 354.832 354.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1110 0.001024 2048 410 1512 13500 1.37146 52.8857 52.4243 106.724 106.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 710 6.4e-05 4096 250 3240 171200 132.06 55.7491 3844.23 1675.46 5707.67 5707.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1420 0.001024 4096 460 1008 15400 2.72589 80.6628 109.794 193.226 193.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 700 0.001024 1024 215 816 11200 1.2288 0.68864 14.6806 26.0291 42.7365 42.8295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 300 3.2e-05 2048 70 888 188800 191.477 56.1123 646.172 1673.9 2567.86 2568.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1420 0.001024 1024 200 216 17700 0.749248 5.35757 51.3002 57.4496 57.5057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1130 0.000256 4096 370 2976 57200 11.5671 13.9833 942.505 419.001 1387.13 1387.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 870 0.000128 1024 340 1512 83200 19.2366 6.81984 222.329 206.271 454.844 454.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1960 3.2e-05 2048 70 1968 614800 46.7855 56.193 2356.12 1677.43 4136.61 4136.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1760 0.000128 1024 230 552 144800 8.99722 6.8447 87.7645 209.741 313.45 313.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1110 0.001024 2048 410 1512 13400 1.3664 35.6554 52.4619 89.526 89.5842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 710 6.4e-05 4096 250 3240 169600 131.555 55.5443 2582.96 1667.88 4438.1 4438.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1420 0.001024 4096 460 1008 15200 2.71098 54.582 108.65 165.986 166.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 700 0.001024 1024 215 816 11200 1.23882 0.692576 9.92525 26.187 38.1503 38.2438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 300 3.2e-05 2048 70 888 185600 190.643 55.8182 933.931 1669.95 2850.53 2850.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1420 0.001024 1024 200 216 17600 0.746048 3.49181 51.3234 55.6063 55.6618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1130 0.000256 4096 370 2976 56800 11.5069 13.9454 635.684 417.713 1078.93 1079.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 870 0.000128 1024 340 1512 83200 19.2374 6.80794 150.873 206.551 383.659 383.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1960 3.2e-05 2048 70 1968 615104 46.7154 56.1292 3414.74 1677.36 5195.04 5195.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1760 0.000128 1024 230 552 144704 8.98282 6.83344 126.832 209.536 352.284 352.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1110 0.001024 2048 410 1512 13440 1.36378 51.6792 52.3418 105.428 105.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 710 6.4e-05 4096 250 3240 170240 131.597 55.6631 3754.44 1675.39 5617.26 5617.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1420 0.001024 4096 460 1008 15344 2.72384 78.9078 109.561 191.236 191.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 700 0.001024 1024 215 816 11200 1.23085 0.693088 14.3079 26.1581 42.4934 42.5871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 300 3.2e-05 2048 70 888 186368 191.52 56.0988 627.472 1674.45 2549.73 2549.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1420 0.001024 1024 200 216 17584 0.741024 5.06688 50.1278 55.9794 56.0374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1130 0.000256 4096 370 2976 57120 11.4995 13.9511 924.761 419.217 1369.51 1369.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 870 0.000128 1024 340 1512 86016 18.9413 6.94336 225.701 207.171 458.94 459.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1960 3.2e-05 2048 70 1968 614656 46.6148 55.9738 2254.36 1677.06 4034.09 4034.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1760 0.000128 1024 230 552 144256 8.97731 6.97792 83.5579 209.685 309.3 309.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1110 0.001024 2048 410 1512 13216 1.35395 33.3686 52.0428 86.8071 86.8621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 710 6.4e-05 4096 250 3240 168448 131.902 55.6019 2449.61 1675.25 4312.52 4312.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1420 0.001024 4096 460 1008 15232 2.72563 51.6321 113.798 168.197 168.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 700 0.001024 1024 215 816 10752 1.2184 0.680512 9.1607 25.7039 36.8675 36.9562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 300 3.2e-05 2048 70 888 186368 191.58 56.0456 873.081 1674.83 2795.71 2795.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1420 0.001024 1024 200 216 17472 0.743424 3.41101 51.1827 55.38 55.4332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1130 0.000256 4096 370 2976 56448 11.4565 13.9039 603.788 417.415 1046.64 1046.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 870 0.000128 1024 340 1512 78848 19.0722 6.78301 137.362 205.541 368.941 369.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1960 3.2e-05 2048 70 1968 614880 46.8354 56.1156 3311.72 1675.6 5090.37 5090.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1760 0.000128 1024 230 552 144960 9.01798 6.84602 123.599 210.142 349.708 349.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1110 0.001024 2048 410 1512 13440 1.36666 49.971 52.3176 103.698 103.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 710 6.4e-05 4096 250 3240 168960 131.991 55.6519 3595.6 1668.83 5452.24 5452.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1420 0.001024 4096 460 1008 15360 2.72589 76.516 109.22 188.506 188.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 700 0.001024 1024 215 816 11040 1.23763 0.690176 13.7485 26.0542 41.8366 41.9324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 300 3.2e-05 2048 70 888 184320 191.721 56.0394 601.504 1669.58 2519.04 2519.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1420 0.001024 1024 200 216 17640 0.743424 4.93728 51.2443 56.9684 57.0266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1130 0.000256 4096 370 2976 57120 11.5404 13.9758 893.141 419.087 1337.82 1337.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 870 0.000128 1024 340 1512 84480 19.06 6.8096 214.831 206.277 447.161 447.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1960 3.2e-05 2048 70 1968 614400 46.6833 56.1648 2133.76 1675.69 3912.39 3912.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1760 0.000128 1024 230 552 144000 8.97197 6.84195 79.3316 209.028 304.275 304.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1110 0.001024 2048 410 1512 13200 1.35226 31.5537 52.0015 84.951 85.0079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 710 6.4e-05 4096 250 3240 168960 131.64 55.593 2316.23 1669.9 4173.54 4173.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1420 0.001024 4096 460 1008 15120 2.70979 48.221 108.646 159.62 159.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 700 0.001024 1024 215 816 10560 1.25168 0.694976 8.41226 26.2228 36.6843 36.7797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 300 3.2e-05 2048 70 888 184320 191.539 55.9577 818.017 1674.22 2739.92 2740.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1420 0.001024 1024 200 216 17520 0.745408 3.22701 51.2507 55.2648 55.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1130 0.000256 4096 370 2976 56640 11.4935 13.9494 570.09 418.546 1014.15 1014.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 870 0.000128 1024 340 1512 84480 19.0308 6.80637 139.427 206.489 371.94 372.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1960 3.2e-05 2048 70 1968 614912 46.6899 56.2199 3168.61 1675.53 4947.14 4947.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1760 0.000128 1024 230 552 144384 8.96003 6.83101 117.531 209.014 342.44 342.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1110 0.001024 2048 410 1512 13440 1.36579 47.978 52.3387 101.726 101.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 710 6.4e-05 4096 250 3240 169984 131.426 55.5404 3460.45 1670.37 5317.95 5318.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1420 0.001024 4096 460 1008 15360 2.7199 73.2717 113.59 189.628 189.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 700 0.001024 1024 215 816 10752 1.2217 0.681984 12.7944 25.7205 40.5242 40.6225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 300 3.2e-05 2048 70 888 188416 190.501 55.8756 587.062 1674.41 2508.04 2508.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1420 0.001024 1024 200 216 17664 0.74368 4.75165 51.2873 56.8278 56.8891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1130 0.000256 4096 370 2976 56832 11.4758 13.9305 849.504 418.321 1293.31 1293.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 870 0.000128 1024 340 1512 86016 19.2326 6.83267 209.311 209.048 444.616 444.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1960 3.2e-05 2048 70 1968 614912 46.6145 56.3204 2128.58 1677.49 3909.09 3909.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1760 0.000128 1024 230 552 144384 8.97101 6.82803 79.0621 209.388 304.348 304.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1110 0.001024 2048 410 1512 13312 1.36397 31.5986 52.3918 85.3987 85.4587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 710 6.4e-05 4096 250 3240 167936 132.003 55.5766 2322.82 1672.68 4183.24 4183.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1420 0.001024 4096 460 1008 15104 2.71398 48.8223 112.001 163.581 163.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 700 0.001024 1024 215 816 10240 1.20435 0.669696 8.19085 25.2341 35.4088 35.5017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 300 3.2e-05 2048 70 888 188416 190.583 55.9228 395.006 1672.1 2313.8 2313.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1420 0.001024 1024 200 216 17408 0.74112 3.15709 50.0891 54.0277 54.0865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1130 0.000256 4096 370 2976 56832 11.4898 13.9439 578.161 419.299 1022.97 1023.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 870 0.000128 1024 340 1512 81920 19.7045 6.82957 135.184 209.423 371.326 371.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1960 3.2e-05 2048 70 1975 615168 46.7734 56.0171 2601.59 1677.75 4382.22 4382.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1760 0.000128 1024 230 550 145280 8.96346 6.8345 98.4904 209.944 324.338 324.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1110 0.001024 2048 410 1500 13632 1.37216 38.4195 52.5216 92.3553 92.4139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 710 6.4e-05 4096 250 3225 171008 131.494 55.5872 2838.93 1676.98 4703.17 4703.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1420 0.001024 4096 460 1000 15488 2.73037 59.0076 111.466 173.249 173.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 700 0.001024 1024 215 825 11264 1.23549 0.696512 10.7905 26.3073 39.1315 39.2358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 300 3.2e-05 2048 70 875 187392 192.852 56.1333 999.503 1676.99 2925.68 2925.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1420 0.001024 1024 200 225 17696 0.744512 7.95238 51.327 60.0658 60.1255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1130 0.000256 4096 370 2975 57408 11.5048 13.9476 700.351 419.557 1145.44 1145.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 870 0.000128 1024 340 1525 87040 19.0551 6.832 171.965 209.128 407.172 407.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1960 3.2e-05 2048 70 1975 615200 47.0297 56.1848 2336.55 1676.2 4116.04 4116.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1760 0.000128 1024 230 550 145280 9.03782 6.85261 88.0683 209.64 313.707 313.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1110 0.001024 2048 410 1500 13600 1.3665 34.1279 52.4071 87.9461 88.0026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 710 6.4e-05 4096 250 3225 170880 132.139 55.7156 2544.8 1675.44 4408.26 4408.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1420 0.001024 4096 460 1000 15480 2.72992 52.6111 113.531 168.919 168.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 700 0.001024 1024 215 825 11040 1.23827 0.692224 9.56218 26.1666 37.757 37.8586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 300 3.2e-05 2048 70 875 186880 194.183 56.2713 850.593 1675.52 2776.77 2776.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1420 0.001024 1024 200 225 17680 0.746144 3.47104 51.2881 55.5504 55.6104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1130 0.000256 4096 370 2975 57360 11.5633 13.9765 626.739 423.307 1075.66 1075.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 870 0.000128 1024 340 1525 88320 19.0936 6.8449 157.593 209.628 393.35 393.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1960 3.2e-05 2048 70 1975 615040 46.7842 56.2156 1511.37 1677.1 3291.56 3291.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1760 0.000128 1024 230 550 145280 8.98634 6.90176 59.0559 209.922 284.968 285.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1110 0.001024 2048 410 1500 13520 1.36394 22.3662 52.3379 76.1129 76.1697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 710 6.4e-05 4096 250 3225 170240 131.823 55.6905 1636.77 1677.49 3501.94 3502.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1420 0.001024 4096 460 1000 15440 2.72611 34.2752 110.327 147.375 147.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 700 0.001024 1024 215 825 10880 1.23082 0.688384 6.21456 26.0263 34.2621 34.3671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 300 3.2e-05 2048 70 875 186880 194.082 56.0435 849.938 1680.12 2780.38 2780.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1420 0.001024 1024 200 225 17600 0.742528 6.73024 51.2615 58.7774 58.8349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1130 0.000256 4096 370 2975 57120 11.5077 13.9452 403.935 422.993 852.456 852.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 870 0.000128 1024 340 1525 87040 19.1961 6.84032 100.205 209.833 336.263 336.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1960 3.2e-05 2048 70 1975 615072 46.8931 56.0647 2484.37 1675.9 4263.32 4263.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1760 0.000128 1024 230 550 145152 8.98605 6.84237 88.9289 209.502 314.366 314.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1110 0.001024 2048 410 1500 13584 1.3616 36.6572 52.3817 90.4473 90.5066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 710 6.4e-05 4096 250 3225 170496 131.761 55.6486 2709.18 1672.68 4569.44 4569.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1420 0.001024 4096 460 1000 15456 2.72349 56.449 113.159 172.374 172.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 700 0.001024 1024 215 825 11136 1.23494 0.695328 10.2948 26.2196 38.5534 38.6457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 300 3.2e-05 2048 70 875 185856 193.448 56.0108 875.225 1672.63 2797.52 2797.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1420 0.001024 1024 200 225 17664 0.747904 3.74061 51.2801 55.8132 55.8744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1130 0.000256 4096 370 2975 57312 11.522 13.9558 669.484 418.974 1114.01 1114.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 870 0.000128 1024 340 1525 86016 19.1451 6.83008 163.556 208.255 397.97 398.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1960 3.2e-05 2048 70 1975 614976 46.7149 55.9993 1609.09 1677.4 3389.29 3389.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1760 0.000128 1024 230 550 144768 8.97229 6.83216 62.7524 209.518 288.178 288.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1110 0.001024 2048 410 1500 13536 1.36192 23.7087 52.433 77.544 77.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 710 6.4e-05 4096 250 3225 170496 131.478 55.5764 1750.27 1674.58 3612.07 3612.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1420 0.001024 4096 460 1000 15360 2.71584 36.3725 113.932 153.063 153.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 700 0.001024 1024 215 825 10752 1.23386 0.690144 6.63219 26.0491 34.7037 34.8058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 300 3.2e-05 2048 70 875 184320 193.458 55.9507 870.577 1674.33 2794.5 2794.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1420 0.001024 1024 200 225 17568 0.745696 2.48387 51.2445 54.5169 54.5736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1130 0.000256 4096 370 2975 57216 11.4627 13.9382 431.618 419.208 876.302 876.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 870 0.000128 1024 340 1525 82944 19.1873 6.79494 102.463 206.46 335.084 335.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1960 3.2e-05 2048 70 1975 614992 46.8294 56.1889 2680.14 1677.61 4460.86 4460.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1760 0.000128 1024 230 550 145152 9.00918 6.8415 96.6461 209.764 322.365 322.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1110 0.001024 2048 410 1500 13608 1.3696 39.9917 52.5203 93.9228 93.9835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 710 6.4e-05 4096 250 3225 170240 132.11 55.7158 2899.21 1675.22 4762.43 4762.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1420 0.001024 4096 460 1000 15456 2.72816 60.7443 108.97 172.485 172.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 700 0.001024 1024 215 825 10976 1.2353 0.69136 10.9518 26.09 39.0749 39.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 25 300 3.2e-05 2048 70 875 186368 192.313 56.0519 858.029 1674.29 2780.88 2781.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1420 0.001024 1024 200 225 17640 0.742208 4.11491 51.2808 56.1818 56.2413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1130 0.000256 4096 370 2975 57344 11.553 13.9752 716.745 419.521 1161.87 1161.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 870 0.000128 1024 340 1525 87808 19.0978 6.84195 177.981 209.504 413.612 413.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1960 3.2e-05 2048 70 1975 614880 46.719 56.1357 1682.2 1677.18 3462.31 3462.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1760 0.000128 1024 230 550 144704 8.9872 6.83827 61.6761 209.509 287.111 287.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1110 0.001024 2048 410 1500 13552 1.36752 25.0839 52.5134 79.0082 79.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 710 6.4e-05 4096 250 3225 170240 131.635 55.6684 1829.79 1674.46 3691.72 3691.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1420 0.001024 4096 460 1000 15344 2.7161 38.2259 109.662 150.647 150.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 700 0.001024 1024 215 825 10752 1.23904 0.69552 6.91578 26.154 35.1111 35.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 300 3.2e-05 2048 70 875 186368 192.26 56.0298 984.213 1674.18 2906.88 2907.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1420 0.001024 1024 200 225 17584 0.743424 2.63434 51.2774 54.699 54.7564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1130 0.000256 4096 370 2975 57120 11.5079 13.953 450.536 419.231 895.304 895.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 870 0.000128 1024 340 1525 86016 18.9537 6.81408 110.983 207.143 344.079 344.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1960 3.2e-05 2048 70 1975 615040 46.735 56.0904 2763.98 1677.56 4544.45 4544.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1760 0.000128 1024 230 550 145152 8.9792 6.83251 100.923 209.801 326.637 326.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1110 0.001024 2048 410 1500 13568 1.36806 41.3143 52.4281 95.153 95.2078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 710 6.4e-05 4096 250 3225 171008 131.557 55.6073 3008.79 1677.92 4874.04 4874.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1420 0.001024 4096 460 1000 15424 2.72634 62.6264 115.321 180.719 180.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 700 0.001024 1024 215 825 11264 1.2385 0.697984 11.7146 26.3466 40.1022 40.1981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 300 3.2e-05 2048 70 875 186368 191.878 56.1255 791.205 1682.25 2721.66 2721.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1420 0.001024 1024 200 225 17664 0.745472 4.19843 51.3197 56.3068 56.3651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1130 0.000256 4096 370 2975 57216 11.4774 13.9346 739.357 418.906 1183.75 1183.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 870 0.000128 1024 340 1525 86016 19.1947 6.83187 180.089 209.146 415.446 415.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1960 3.2e-05 2048 70 1975 614656 46.6763 56.0373 1809.55 1676.96 3589.31 3589.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1760 0.000128 1024 230 550 144384 8.94698 6.83498 67.3779 209.19 292.454 292.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1110 0.001024 2048 410 1500 13440 1.36291 26.8217 52.2529 80.4803 80.5364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 710 6.4e-05 4096 250 3225 169984 131.42 55.5389 1982.78 1671.8 3841.71 3841.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1420 0.001024 4096 460 1000 15360 2.72067 41.2023 109.304 153.271 153.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 700 0.001024 1024 215 825 10752 1.22019 0.681984 7.5793 25.744 35.3315 35.4247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 25 300 3.2e-05 2048 70 875 184320 192.467 55.8908 772.763 1671.47 2692.79 2692.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1420 0.001024 1024 200 225 17536 0.743744 2.93526 51.2374 54.9615 55.0195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1130 0.000256 4096 370 2975 57088 11.4729 13.9248 487.45 418.665 931.585 931.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 870 0.000128 1024 340 1525 86016 19.2233 6.8303 117.833 209.225 353.294 353.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1960 3.2e-05 2048 70 1975 615024 46.9053 56.1552 2944.63 1676.13 4723.91 4723.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1760 0.000128 1024 230 550 145152 9.00096 6.83965 107.053 209.64 332.631 332.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1110 0.001024 2048 410 1500 13536 1.36822 43.8773 52.33 97.6185 97.6753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 710 6.4e-05 4096 250 3225 170496 131.917 55.6971 3195 1675.17 5057.94 5058.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1420 0.001024 4096 460 1000 15408 2.7177 66.8022 114.102 183.665 183.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 700 0.001024 1024 215 825 10944 1.23498 0.693504 12.0786 26.1223 40.2379 40.3293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 300 3.2e-05 2048 70 875 186624 192.481 56.2467 770.555 1674.98 2694.45 2694.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1420 0.001024 1024 200 225 17640 0.743424 4.44982 51.2829 56.5187 56.5791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1130 0.000256 4096 370 2975 57312 11.5503 13.9692 789.468 419.177 1234.24 1234.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 870 0.000128 1024 340 1525 85248 19.1102 6.82442 191.582 207.291 424.991 425.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1960 3.2e-05 2048 70 1975 614880 46.712 56.0857 2101.28 1675.69 3879.85 3879.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1760 0.000128 1024 230 550 145152 8.99802 6.84237 76.8725 209.645 302.462 302.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1110 0.001024 2048 410 1500 13392 1.36294 31.2426 52.1256 84.7741 84.8324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 710 6.4e-05 4096 250 3225 168192 131.797 55.5659 2250.02 1669.11 4106.66 4106.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1420 0.001024 4096 460 1000 15264 2.7095 47.8492 108.71 159.31 159.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 700 0.001024 1024 215 825 10368 1.23158 0.683904 8.40093 25.8318 36.2538 36.3478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 25 300 3.2e-05 2048 70 875 184320 192.145 55.9029 752.689 1682.18 2683.12 2683.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1420 0.001024 1024 200 225 17568 0.746976 3.2864 51.2799 55.3559 55.4133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1130 0.000256 4096 370 2975 57024 11.4897 13.9365 561.97 417.963 1005.43 1005.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 870 0.000128 1024 340 1525 82944 18.9544 6.78518 134.686 204.272 364.886 365.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1960 3.2e-05 2048 70 1975 615040 46.7476 56.1166 2855.94 1676.14 4635.02 4635.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1760 0.000128 1024 230 550 145280 8.98403 6.84006 104.155 209.671 329.751 329.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1110 0.001024 2048 410 1500 13520 1.36285 42.7311 52.3061 96.4428 96.4979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 710 6.4e-05 4096 250 3225 170240 131.749 55.6916 3099.13 1675.9 4962.63 4962.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1420 0.001024 4096 460 1000 15440 2.73344 65.225 113.283 181.286 181.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 700 0.001024 1024 215 825 10880 1.22928 0.690176 11.7507 26.008 39.7832 39.8786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 300 3.2e-05 2048 70 875 186880 192.131 56.0801 727.548 1675.81 2651.76 2651.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1420 0.001024 1024 200 225 17600 0.743424 4.3105 51.2415 56.339 56.3978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1130 0.000256 4096 370 2975 57120 11.4922 13.947 763.001 418.645 1207.17 1207.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 870 0.000128 1024 340 1525 87040 19.187 6.8464 190 209.708 425.926 426.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1960 3.2e-05 2048 70 1975 614720 46.6703 56.0354 1998.05 1675.68 3776.53 3776.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1760 0.000128 1024 230 550 144640 8.92413 6.82544 73.2567 208.889 297.995 298.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1110 0.001024 2048 410 1500 13440 1.36592 30.06 52.3016 83.7679 83.8258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 710 6.4e-05 4096 250 3225 168960 131.877 55.5889 2156.13 1676.12 4019.89 4020.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1420 0.001024 4096 460 1000 15360 2.72781 45.8785 113.052 161.699 161.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 700 0.001024 1024 215 825 10880 1.23466 0.692544 8.41082 26.111 36.5546 36.6508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 300 3.2e-05 2048 70 875 184320 192.399 56.0486 666.157 1683.8 2598.6 2598.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1420 0.001024 1024 200 225 17440 0.743296 3.10272 50.0754 53.9647 54.0229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1130 0.000256 4096 370 2975 56960 11.4632 13.9434 534.413 418.048 977.949 978.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 870 0.000128 1024 340 1525 81920 19.2599 6.79971 126.482 206.353 359.082 359.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1960 3.2e-05 2048 70 1975 614976 46.6326 56.0075 3460.92 1677.07 5240.7 5240.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1760 0.000128 1024 230 550 144768 8.9559 6.85875 126.353 209.546 351.813 351.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1110 0.001024 2048 410 1500 13536 1.36406 51.9154 52.4244 105.745 105.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 710 6.4e-05 4096 250 3225 170496 131.392 55.5894 3767.27 1674.22 5628.64 5628.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1420 0.001024 4096 460 1000 15360 2.71382 78.8348 113.567 195.156 195.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 700 0.001024 1024 215 825 10752 1.23107 0.686208 14.1731 26.0423 42.2412 42.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 300 3.2e-05 2048 70 875 184320 191.475 55.9083 985.213 1674.12 2906.9 2907.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1420 0.001024 1024 200 225 17568 0.743616 5.51696 51.2348 57.539 57.5942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1130 0.000256 4096 370 2975 57216 11.4735 13.936 930.289 419.041 1374.81 1374.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 870 0.000128 1024 340 1525 82944 19.152 6.80099 220.328 206.423 452.887 453.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1960 3.2e-05 2048 70 1975 614784 46.635 56.0682 2316.8 1677.65 4097.24 4097.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1760 0.000128 1024 230 550 144384 8.96381 6.83059 84.3524 209.637 309.885 309.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1110 0.001024 2048 410 1500 13440 1.36307 34.5967 52.4365 88.4393 88.4946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 710 6.4e-05 4096 250 3225 168960 131.35 55.3533 2515.86 1666.84 4369.57 4369.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1420 0.001024 4096 460 1000 15168 2.70797 52.6356 112.413 167.803 167.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 700 0.001024 1024 215 825 10752 1.23914 0.694272 9.62102 26.175 37.8348 37.9264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 300 3.2e-05 2048 70 875 178176 192.133 55.6467 883.839 1666.44 2798.25 2798.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1420 0.001024 1024 200 225 17472 0.74064 3.68237 51.2406 55.7073 55.7608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1130 0.000256 4096 370 2975 56832 11.4693 13.9141 622.862 417.69 1066.01 1066.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 870 0.000128 1024 340 1525 79872 19.5297 6.80205 143.14 206.586 376.239 376.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1960 3.2e-05 2048 70 1975 615000 46.9367 56.2708 3468 1675.5 5246.8 5246.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1760 0.000128 1024 230 550 144800 9.04077 6.84634 126.383 209.396 351.77 351.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1110 0.001024 2048 410 1500 13500 1.35987 51.9353 52.2834 105.622 105.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 710 6.4e-05 4096 250 3225 169600 132.185 55.7424 3773.57 1673.6 5635.28 5635.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1420 0.001024 4096 460 1000 15400 2.72589 79.2322 108.562 190.564 190.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 700 0.001024 1024 215 825 10800 1.23642 0.688096 14.1904 26.0255 42.2449 42.3355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 300 3.2e-05 2048 70 875 185600 191.833 56.1787 625.737 1676.14 2550.08 2550.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1420 0.001024 1024 200 225 17600 0.745056 5.53382 51.2612 57.5831 57.6389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1130 0.000256 4096 370 2975 57200 11.576 13.9808 936.018 418.909 1380.56 1380.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 870 0.000128 1024 340 1525 83200 19.2312 6.81165 220.856 206.219 453.306 453.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1960 3.2e-05 2048 70 1975 614800 46.721 56.1807 2321.87 1677.77 4102.63 4102.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1760 0.000128 1024 230 550 144800 8.99514 6.84413 84.5921 209.782 310.317 310.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1110 0.001024 2048 410 1500 13400 1.36288 34.867 52.3511 88.6228 88.6801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 710 6.4e-05 4096 250 3225 166400 132.577 55.5302 2482.48 1667.57 4338.32 4338.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1420 0.001024 4096 460 1000 15200 2.7136 52.7787 108.628 164.163 164.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 700 0.001024 1024 215 825 10400 1.25069 0.694272 9.31069 26.1847 37.5488 37.6381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 300 3.2e-05 2048 70 875 179200 192.18 55.9985 867.706 1671.55 2787.62 2787.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1420 0.001024 1024 200 225 17400 0.743424 3.59018 50.1002 54.4777 54.5331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1130 0.000256 4096 370 2975 56800 11.504 13.9426 622.956 417.9 1066.38 1066.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 870 0.000128 1024 340 1525 83200 19.2439 6.81539 148.049 206.603 380.896 381.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1960 3.2e-05 2048 70 1975 614880 46.7128 56.0906 3362.19 1677 5142.07 5142.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1760 0.000128 1024 230 550 144704 8.98022 6.83622 123.13 209.491 348.535 348.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1110 0.001024 2048 410 1500 13552 1.36954 50.4586 52.5105 104.381 104.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 710 6.4e-05 4096 250 3225 170240 131.61 55.6486 3649.91 1674.29 5511.62 5511.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1420 0.001024 4096 460 1000 15344 2.71245 76.3129 109.353 188.422 188.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 700 0.001024 1024 215 825 10752 1.23766 0.690336 13.7016 26.1521 41.8861 41.9772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 300 3.2e-05 2048 70 875 186368 191.503 55.9903 611.552 1673.99 2533.23 2533.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1420 0.001024 1024 200 225 17584 0.743392 5.12582 51.2763 57.1885 57.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1130 0.000256 4096 370 2975 57120 11.495 13.9458 900.596 419.13 1345.24 1345.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 870 0.000128 1024 340 1525 86016 18.9523 6.83651 222.534 207.118 455.623 455.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1960 3.2e-05 2048 70 1975 614656 46.6009 56.0242 2206.71 1677.06 3986.48 3986.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1760 0.000128 1024 230 550 144256 8.96893 6.83907 80.174 209.685 305.767 305.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1110 0.001024 2048 410 1500 13440 1.36768 32.6672 52.5189 86.597 86.6526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 710 6.4e-05 4096 250 3225 168448 131.927 55.5907 2362.26 1675.25 4225.19 4225.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1420 0.001024 4096 460 1000 15232 2.71517 49.4702 112.575 164.802 164.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 700 0.001024 1024 215 825 9856 1.23571 0.679936 8.35949 25.7052 36.0825 36.1755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 300 3.2e-05 2048 70 875 186368 191.633 55.935 836.069 1678.29 2762.11 2762.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1420 0.001024 1024 200 225 17472 0.7456 3.41824 51.2788 55.4876 55.5438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1130 0.000256 4096 370 2975 56448 11.4444 13.9063 582.609 417.512 1025.55 1025.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 870 0.000128 1024 340 1525 78848 19.0669 6.76454 133.91 202.505 362.43 362.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1960 3.2e-05 2048 70 1975 614880 46.83 56.1921 3259.76 1677.33 5040.2 5040.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1760 0.000128 1024 230 550 144960 9.01862 6.84842 119.229 209.671 344.869 344.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1110 0.001024 2048 410 1500 13440 1.36166 48.4863 52.2428 102.135 102.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 710 6.4e-05 4096 250 3225 168960 131.997 55.6448 3501.06 1670.55 5359.43 5359.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1420 0.001024 4096 460 1000 15360 2.72643 74.0018 112.308 189.081 189.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 700 0.001024 1024 215 825 10560 1.24147 0.688736 13.0112 26.0786 41.126 41.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 300 3.2e-05 2048 70 875 184320 191.664 55.9412 584.815 1675.25 2507.87 2508.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1420 0.001024 1024 200 225 17520 0.742208 4.98259 51.2091 56.9782 57.0348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1130 0.000256 4096 370 2975 57120 11.5401 13.9824 870.416 419.515 1315.53 1315.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 870 0.000128 1024 340 1525 84480 19.0644 6.81126 211.056 206.49 443.616 443.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1960 3.2e-05 2048 70 1975 614400 46.7033 56.0607 2154.94 1676.66 3934.45 3934.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1760 0.000128 1024 230 550 144000 8.95795 6.83984 78.5659 209.146 303.606 303.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1110 0.001024 2048 410 1500 13200 1.35254 31.1704 51.9065 84.4715 84.5266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 710 6.4e-05 4096 250 3225 168960 131.62 55.6214 2337.56 1671.87 4196.84 4196.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1420 0.001024 4096 460 1000 15120 2.70662 48.8038 108.528 160.082 160.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 700 0.001024 1024 215 825 10560 1.24723 0.690624 8.70531 26.234 36.9822 37.0725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 300 3.2e-05 2048 70 875 184320 191.574 56.0358 792.699 1670.36 2710.86 2711.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1420 0.001024 1024 200 225 17280 0.739328 3.38141 49.99 54.1564 54.2106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1130 0.000256 4096 370 2975 56640 11.4976 13.9564 576.683 418.778 1020.99 1021.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 870 0.000128 1024 340 1525 84480 19.0359 6.80778 141.278 206.606 373.912 374.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1960 3.2e-05 2048 70 1975 614656 46.7046 56.14 3114.64 1677.19 4894.77 4894.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1760 0.000128 1024 230 550 144384 8.95178 6.93862 113.175 209.213 338.383 338.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1110 0.001024 2048 410 1500 13440 1.36912 46.3218 52.2568 99.9901 100.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 710 6.4e-05 4096 250 3225 169984 131.434 55.5394 3380.24 1672.63 5240.02 5240.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1420 0.001024 4096 460 1000 15360 2.72285 70.6021 113.523 186.892 186.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 700 0.001024 1024 215 825 10752 1.22042 0.6808 12.803 28.5225 43.3331 43.4236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 300 3.2e-05 2048 70 875 184320 191.644 55.894 558.901 1671.72 2478.35 2478.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1420 0.001024 1024 200 225 17536 0.743424 4.96528 51.2391 56.9916 57.0486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1130 0.000256 4096 370 2975 57088 11.4811 13.9223 833.143 418.701 1277.32 1277.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 870 0.000128 1024 340 1525 86016 19.2368 6.83418 204.834 209.252 440.347 440.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1960 3.2e-05 2048 70 1975 614400 46.6437 56.1034 2198.5 1677.49 3978.83 3978.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1760 0.000128 1024 230 550 144384 8.96845 6.83338 79.8469 209.386 305.134 305.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1110 0.001024 2048 410 1500 13312 1.36192 31.4813 52.2608 85.1463 85.2009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 710 6.4e-05 4096 250 3225 167936 132.016 55.5432 2386.61 1672.68 4247.01 4247.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1420 0.001024 4096 460 1000 15104 2.70506 49.2969 112.994 165.039 165.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 700 0.001024 1024 215 825 10240 1.20422 0.667776 8.58918 25.2313 35.8022 35.8962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 300 3.2e-05 2048 70 875 180224 192.353 55.9664 386.467 1672.16 2307.14 2307.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1420 0.001024 1024 200 225 17408 0.694912 3.23584 45.453 49.4283 49.4836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1130 0.000256 4096 370 2975 56832 11.4954 13.9421 594.859 419.44 1039.81 1039.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 870 0.000128 1024 340 1525 81920 19.6993 6.95117 138.549 211.574 376.96 377.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1960 3.2e-05 2048 70 1984 615104 46.7544 56.0535 2286.98 1676.53 4066.4 4066.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1760 0.000128 1024 230 544 144896 8.97818 6.84243 85.5461 209.608 311.083 311.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1110 0.001024 2048 410 1504 13600 1.36806 33.3988 52.4386 87.2481 87.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 710 6.4e-05 4096 250 3232 172032 131.386 55.593 2500.34 1676.31 4363.8 4363.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1420 0.001024 4096 460 992 15520 2.72384 50.9831 112.595 166.347 166.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 700 0.001024 1024 215 832 11264 1.23456 0.700832 9.5488 26.2892 37.8754 37.9803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 300 3.2e-05 2048 70 896 184320 194.339 56.0476 846.387 1684.49 2781.46 2781.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1420 0.001024 1024 200 224 17696 0.744064 6.2857 51.2933 58.3672 58.4253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1130 0.000256 4096 370 2976 57152 11.502 24.6762 610.463 419.146 1065.86 1065.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 870 0.000128 1024 340 1536 82944 19.5235 6.82682 145.027 208.959 380.528 380.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1960 3.2e-05 2048 70 1984 615040 46.7968 56.078 1475.52 1677.68 3256.16 3256.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1760 0.000128 1024 230 544 144896 9.01782 7.0169 148.796 209.812 374.748 374.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1110 0.001024 2048 410 1504 13568 1.3697 21.8374 52.4837 75.734 75.7903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 710 6.4e-05 4096 250 3232 172032 131.873 55.601 2343.14 1677.15 4207.93 4208.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1420 0.001024 4096 460 992 15488 2.72589 33.2048 113.359 149.332 149.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 700 0.001024 1024 215 832 11264 1.24086 0.715296 6.33446 26.3853 34.7762 34.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 300 3.2e-05 2048 70 896 184320 194.487 56.1471 848.306 1681.27 2780.41 2780.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1420 0.001024 1024 200 224 17664 0.743488 6.27101 51.3134 58.3744 58.4315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1130 0.000256 4096 370 2976 56960 11.4992 13.9335 437.344 419.072 881.932 882.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 870 0.000128 1024 340 1536 81920 19.6597 6.83056 92.7192 209.173 328.566 328.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1960 3.2e-05 2048 70 1984 615120 46.9375 56.1482 2340.55 1676.24 4119.96 4120.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1760 0.000128 1024 230 544 144800 9.02595 6.84403 87.9139 209.644 313.528 313.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1110 0.001024 2048 410 1504 13600 1.368 34.2917 52.4491 88.157 88.2133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 710 6.4e-05 4096 250 3232 172160 131.855 55.7137 2558.56 1675.49 4421.79 4421.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1420 0.001024 4096 460 992 15520 2.72685 52.4371 109.203 164.412 164.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 700 0.001024 1024 215 832 11040 1.23741 0.693088 9.63152 26.1691 37.8328 37.9353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 300 3.2e-05 2048 70 896 184320 194.371 56.1038 885.259 1675.54 2811.48 2811.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1420 0.001024 1024 200 224 17680 0.744032 3.5111 51.2803 55.5793 55.6348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1130 0.000256 4096 370 2976 57200 11.5686 13.9732 625.593 430.213 1081.43 1081.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 870 0.000128 1024 340 1536 83200 19.7044 6.84205 149.294 209.631 385.66 385.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1960 3.2e-05 2048 70 1984 614880 46.7833 56.107 1509.97 1675.83 3288.78 3288.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1760 0.000128 1024 230 544 144640 8.9911 6.84032 59.206 209.633 284.774 284.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1110 0.001024 2048 410 1504 13520 1.36397 22.1143 52.3412 75.8609 75.9175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 710 6.4e-05 4096 250 3232 171520 131.637 55.6708 1638.99 1675.59 3502.06 3502.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1420 0.001024 4096 460 992 15440 2.72246 33.6368 111.094 147.496 147.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 700 0.001024 1024 215 832 10880 1.23238 0.690176 6.17197 26.0056 34.1965 34.2999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 300 3.2e-05 2048 70 896 184320 194.021 56.0567 880.727 1675.4 2806.4 2806.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1420 0.001024 1024 200 224 17600 0.743584 6.53398 51.2279 58.5489 58.6044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1130 0.000256 4096 370 2976 56960 11.4894 13.9535 400.529 418.472 844.519 844.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 870 0.000128 1024 340 1536 81920 19.769 6.83827 95.1192 209.672 331.591 331.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1960 3.2e-05 2048 70 1984 614976 46.7706 56.0988 2537.4 1677.52 4317.87 4317.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1760 0.000128 1024 230 544 144768 8.97952 6.83827 91.9271 209.681 317.526 317.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1110 0.001024 2048 410 1504 13584 1.37187 37.8163 52.4693 91.7041 91.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 710 6.4e-05 4096 250 3232 171264 131.603 55.6569 2754.46 1674.19 4616.08 4616.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1420 0.001024 4096 460 992 15504 2.72323 57.1758 114.251 174.192 174.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 700 0.001024 1024 215 832 11136 1.23622 0.69248 10.5185 26.238 38.7915 38.8854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 32 300 3.2e-05 2048 70 896 182784 192.903 55.9944 807.183 1677.27 2733.55 2733.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1420 0.001024 1024 200 224 17664 0.743424 3.85024 51.2916 55.9288 55.9859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1130 0.000256 4096 370 2976 57120 11.514 13.9546 675.848 419.344 1120.74 1120.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 870 0.000128 1024 340 1536 82944 19.4793 6.82762 160.53 208.438 395.459 395.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1960 3.2e-05 2048 70 1984 614784 46.6272 56.0029 1623.62 1677.22 3403.56 3403.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1760 0.000128 1024 230 544 144384 8.97667 6.83069 64.9577 209.563 290.429 290.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1110 0.001024 2048 410 1504 13536 1.36848 24.3665 52.4732 78.2497 78.3056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 710 6.4e-05 4096 250 3232 170496 131.452 55.593 1747.58 1674.38 3609.18 3609.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1420 0.001024 4096 460 992 15456 2.72973 36.7329 112.097 151.603 151.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 700 0.001024 1024 215 832 10752 1.2328 0.68912 6.69037 26.0426 34.7541 34.8531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 300 3.2e-05 2048 70 896 181248 193.343 55.9451 895.896 1674.13 2819.51 2819.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1420 0.001024 1024 200 224 17568 0.741088 2.48627 51.2245 54.497 54.5524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1130 0.000256 4096 370 2976 57024 11.4891 13.9305 430.467 419.082 875.042 875.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 870 0.000128 1024 340 1536 79872 19.4946 6.79523 100.102 206.435 333.005 333.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1960 3.2e-05 2048 70 1984 614992 46.8915 56.2206 2494.82 1675.48 4273.5 4273.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1760 0.000128 1024 230 544 144704 9.01203 6.92605 91.2859 209.504 316.834 316.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1110 0.001024 2048 410 1504 13552 1.37011 37.2294 52.3494 90.9912 91.0487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 710 6.4e-05 4096 250 3232 171136 132.009 55.7162 2697.6 1672.98 4558.48 4558.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1420 0.001024 4096 460 992 15512 2.73222 56.3057 114.228 173.314 173.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 700 0.001024 1024 215 832 10976 1.23501 0.690368 10.1918 26.0486 38.274 38.3676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 32 300 3.2e-05 2048 70 896 182784 193.33 56.1111 779.194 1672.31 2701.15 2701.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1420 0.001024 1024 200 224 17640 0.74768 3.74227 51.248 55.7846 55.8449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1130 0.000256 4096 370 2976 57120 11.5558 13.9732 662.991 419.085 1107.68 1107.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 870 0.000128 1024 340 1536 82432 19.7142 6.84278 157.624 209.241 393.607 393.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1960 3.2e-05 2048 70 1984 614880 46.7784 56.1869 1595.45 1675.74 3374.24 3374.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1760 0.000128 1024 230 544 144256 8.98032 6.83219 58.7467 209.335 283.996 284.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1110 0.001024 2048 410 1504 13440 1.36211 23.5604 52.2117 77.1779 77.2345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 710 6.4e-05 4096 250 3232 170240 131.705 55.6877 1724.68 1673.04 3585.29 3585.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1420 0.001024 4096 460 992 15456 2.73091 35.9528 114.334 153.061 153.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 700 0.001024 1024 215 832 10752 1.23798 0.692224 6.63453 26.1311 34.802 34.8938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 32 300 3.2e-05 2048 70 896 182784 192.99 55.9909 744.513 1672.76 2666.45 2666.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1420 0.001024 1024 200 224 17584 0.743808 2.53587 51.2507 54.5749 54.6327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1130 0.000256 4096 370 2976 56896 11.5095 13.9542 424.188 418.924 868.655 868.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 870 0.000128 1024 340 1536 78848 19.7455 6.8185 96.4405 206.975 330.171 330.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1960 3.2e-05 2048 70 1984 614544 46.7833 56.1091 1308.91 1676.79 3088.68 3088.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1760 0.000128 1024 230 544 144480 9.00774 8.6736 53.8991 209.556 281.234 281.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1110 0.001024 2048 410 1504 13440 1.36272 19.5543 52.4026 73.3626 73.4188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 710 6.4e-05 4096 250 3232 169344 132.216 55.7276 1411.47 1674.54 3274.11 3274.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1420 0.001024 4096 460 992 15288 2.71565 29.4932 113.432 145.683 145.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 700 0.001024 1024 215 832 10080 1.23354 0.679456 5.06486 25.6243 32.7033 32.8028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 300 3.2e-05 2048 70 896 182784 193.784 56.0742 866.781 1675.89 2792.74 2792.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1420 0.001024 1024 200 224 17472 0.741568 2.06352 51.1902 54.038 54.0959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1130 0.000256 4096 370 2976 56784 11.5507 13.9674 348.966 419.514 794.07 794.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 870 0.000128 1024 340 1536 80640 19.9139 6.84032 81.2449 209.594 317.774 317.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1960 3.2e-05 2048 70 1984 615040 46.8026 55.996 2513.51 1676.36 4292.76 4292.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1760 0.000128 1024 230 544 144896 8.98083 6.83587 93.5205 209.646 319.083 319.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1110 0.001024 2048 410 1504 13568 1.37213 37.3699 52.4386 91.2227 91.2782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 710 6.4e-05 4096 250 3232 172032 131.502 55.5894 2755.2 1675.84 4618.3 4618.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1420 0.001024 4096 460 992 15488 2.72624 56.5248 110.234 169.53 169.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 700 0.001024 1024 215 832 11264 1.23888 0.697376 10.7527 26.3313 39.1291 39.2233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 300 3.2e-05 2048 70 896 184320 192.724 55.9892 707.77 1678.69 2635.38 2635.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1420 0.001024 1024 200 224 17664 0.743424 3.8784 51.2999 55.9657 56.0254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1130 0.000256 4096 370 2976 56960 11.5031 13.9308 670.341 432.542 1128.4 1128.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 870 0.000128 1024 340 1536 81920 19.6702 6.83018 156.876 209.003 392.566 392.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1960 3.2e-05 2048 70 1984 614656 46.7613 56.0262 1676.8 1677.16 3456.83 3456.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1760 0.000128 1024 230 544 144384 8.95952 6.83856 63.2419 209.221 288.366 288.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1110 0.001024 2048 410 1504 13440 1.36474 24.5921 52.3023 78.3014 78.3598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 710 6.4e-05 4096 250 3232 169984 131.475 55.5316 1838.83 1672 3698.01 3698.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1420 0.001024 4096 460 992 15360 2.71786 37.6714 112.299 152.733 152.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 700 0.001024 1024 215 832 10752 1.22026 0.683168 7.12467 25.7502 34.8818 34.9763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 32 300 3.2e-05 2048 70 896 180224 193.356 55.8575 683.453 1671.78 2604.64 2604.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1420 0.001024 1024 200 224 17536 0.744768 2.74243 51.2287 54.7604 54.8188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1130 0.000256 4096 370 2976 56832 11.4831 13.926 451.15 418.706 895.341 895.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 870 0.000128 1024 340 1536 81920 19.6859 6.83059 104.19 209.253 340.149 340.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1960 3.2e-05 2048 70 1984 614784 46.6678 56.0408 1387.73 1676.35 3166.87 3166.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1760 0.000128 1024 230 544 144384 8.97005 6.84643 52.7972 209.478 278.191 278.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1110 0.001024 2048 410 1504 13440 1.36272 20.7796 52.4361 74.6219 74.6801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 710 6.4e-05 4096 250 3232 168960 131.347 55.3943 1506.3 1665.59 3358.79 3358.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1420 0.001024 4096 460 992 15360 2.72909 31.5742 112.136 146.481 146.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 700 0.001024 1024 215 832 10752 1.23968 0.692576 5.96272 26.1547 34.1559 34.2492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 300 3.2e-05 2048 70 896 178176 194.116 55.8122 779.34 1665.03 2694.49 2694.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1420 0.001024 1024 200 224 17472 0.744352 2.27789 51.2006 54.2666 54.3244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1130 0.000256 4096 370 2976 56448 11.4606 13.9095 371.004 417.362 813.807 813.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 870 0.000128 1024 340 1536 79872 19.5241 6.79526 84.6469 206.425 317.574 317.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1960 3.2e-05 2048 70 1984 614880 46.7962 56.1504 3591.9 1677.05 5371.99 5372.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1760 0.000128 1024 230 544 144864 9.01392 6.84646 131.039 209.692 356.695 356.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1110 0.001024 2048 410 1504 13536 1.36531 53.5154 52.4001 107.321 107.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 710 6.4e-05 4096 250 3232 171648 131.821 55.7076 3889.74 1676.09 5753.52 5753.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1420 0.001024 4096 460 992 15480 2.72384 81.2722 110.907 194.95 195.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 700 0.001024 1024 215 832 10944 1.23734 0.688512 15.0404 26.1355 43.2113 43.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 300 3.2e-05 2048 70 896 184320 192.403 56.0938 1024.41 1676.03 2949.13 2949.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1420 0.001024 1024 200 224 17640 0.743936 5.53318 51.2919 57.6117 57.6678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1130 0.000256 4096 370 2976 57168 11.5548 13.9778 955.922 419.417 1400.96 1401.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 870 0.000128 1024 340 1536 80640 19.6165 6.82608 221.653 207.404 455.68 455.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1960 3.2e-05 2048 70 1984 614592 46.7026 56.1067 2266.6 1676.13 4045.63 4045.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1760 0.000128 1024 230 544 144576 8.99088 6.84442 82.9382 209.675 308.552 308.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1110 0.001024 2048 410 1504 13392 1.35987 33.579 52.1744 87.1583 87.2156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 710 6.4e-05 4096 250 3232 170496 131.301 55.5745 2486.46 1669.4 4342.9 4343.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1420 0.001024 4096 460 992 15408 2.72589 52.2026 112.479 167.452 167.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 700 0.001024 1024 215 832 10368 1.23571 0.683232 9.22582 25.8416 37.1001 37.1966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 300 3.2e-05 2048 70 896 179712 192.412 55.9974 920.14 1669.17 2837.92 2838.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1420 0.001024 1024 200 224 17568 0.742688 3.60826 51.2733 55.6681 55.7223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1130 0.000256 4096 370 2976 56736 11.4825 13.9358 611.52 421.943 1058.95 1059.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 870 0.000128 1024 340 1536 78336 19.4597 6.78093 138.797 204.305 369.533 369.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1960 3.2e-05 2048 70 1984 614736 46.7763 56.1316 1873.42 1677.08 3653.49 3653.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1760 0.000128 1024 230 544 144288 8.98867 6.84861 68.7504 209.111 293.804 293.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1110 0.001024 2048 410 1504 13392 1.36397 27.6811 52.4006 81.488 81.5445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 710 6.4e-05 4096 250 3232 169344 131.798 55.6626 2021.27 1670.71 3879.6 3879.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1420 0.001024 4096 460 992 15336 2.72787 42.6046 109.384 154.761 154.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 700 0.001024 1024 215 832 10368 1.24022 0.68608 7.75414 25.9453 35.7314 35.8219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 18 32 300 3.2e-05 2048 70 896 179712 192.688 55.9555 955.252 1670.23 2874.31 2874.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1420 0.001024 1024 200 224 17496 0.747136 3.07738 51.2867 55.154 55.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1130 0.000256 4096 370 2976 56592 11.5164 13.9621 500.48 418.646 944.675 944.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 870 0.000128 1024 340 1536 76032 19.7872 6.79683 111.742 204.521 343.034 343.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1960 3.2e-05 2048 70 1984 614880 46.7375 56.1936 3350.13 1675.5 5128.65 5128.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1760 0.000128 1024 230 544 144640 8.99254 6.84595 122.477 209.591 348.009 348.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1110 0.001024 2048 410 1504 13520 1.368 50.178 52.3332 103.922 103.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 710 6.4e-05 4096 250 3232 171520 131.596 55.6898 3657.5 1675.28 5520.24 5520.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1420 0.001024 4096 460 992 15440 2.72589 75.7904 109.66 188.219 188.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 700 0.001024 1024 215 832 10880 1.23238 0.687872 13.7164 25.9946 41.7384 41.8295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 300 3.2e-05 2048 70 896 184320 192.207 56.2605 947.845 1675.27 2871.78 2871.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1420 0.001024 1024 200 224 17600 0.74432 5.2632 51.2327 57.2826 57.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1130 0.000256 4096 370 2976 56960 11.4872 13.9546 895.104 418.386 1339.01 1339.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 870 0.000128 1024 340 1536 81920 19.7315 6.84461 210.712 209.631 447.106 447.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1960 3.2e-05 2048 70 1984 614720 46.593 56.1025 2247.42 1677.21 4027.41 4027.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1760 0.000128 1024 230 544 144000 8.95053 6.82262 81.8589 209.084 306.818 306.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1110 0.001024 2048 410 1504 13440 1.36134 33.6587 52.391 87.4529 87.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 710 6.4e-05 4096 250 3232 171520 131.4 55.593 2464.99 1677.64 4329.78 4329.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1420 0.001024 4096 460 992 15360 2.72019 51.5491 114.027 168.34 168.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 700 0.001024 1024 215 832 10880 1.2329 0.690176 9.4976 26.1336 37.6601 37.7532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 300 3.2e-05 2048 70 896 184320 191.97 56.1275 879.35 1677.37 2805.01 2805.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1420 0.001024 1024 200 224 17440 0.741248 3.5031 50.0891 54.3761 54.4318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1130 0.000256 4096 370 2976 56640 11.4545 13.9299 600.614 418.447 1044.52 1044.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 870 0.000128 1024 340 1536 76800 19.8172 6.80259 132.191 206.549 365.541 365.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1960 3.2e-05 2048 70 1984 614400 46.7141 56.0447 1883.13 1675.72 3661.69 3661.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1760 0.000128 1024 230 544 144000 8.9656 6.85875 68.664 209.028 293.616 293.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1110 0.001024 2048 410 1504 13200 1.35568 27.8221 51.9219 81.143 81.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 710 6.4e-05 4096 250 3232 168960 131.677 55.5925 2044.79 1669.91 3902.14 3902.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1420 0.001024 4096 460 992 15120 2.70147 42.4429 112.514 157.702 157.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 700 0.001024 1024 215 832 10560 1.24883 0.69584 7.54941 26.2233 35.8223 35.9129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 20 32 300 3.2e-05 2048 70 896 176640 193.016 55.8903 891.484 1669.37 2809.95 2810.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1420 0.001024 1024 200 224 17280 0.742848 2.94502 49.9637 53.6957 53.7516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1130 0.000256 4096 370 2976 56640 11.4892 13.9527 506.108 418.555 950.177 950.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 870 0.000128 1024 340 1536 76800 19.866 6.81174 111.828 206.503 345.194 345.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1960 3.2e-05 2048 70 1984 614784 46.6251 56.1773 3178.53 1675.83 4957.25 4957.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1760 0.000128 1024 230 544 144384 8.95747 6.83206 116.347 209.93 342.169 342.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1110 0.001024 2048 410 1504 13536 1.37011 47.5595 52.4291 101.401 101.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 710 6.4e-05 4096 250 3232 170496 131.381 55.5973 3426.15 1673 5286.3 5286.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1420 0.001024 4096 460 992 15456 2.72384 71.6493 112.777 187.194 187.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 700 0.001024 1024 215 832 10752 1.23098 0.688096 12.9331 26.0219 40.985 41.0783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 3.2e-05 2048 70 896 181248 192.142 56.027 567.997 1672.94 2489.3 2489.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1420 0.001024 1024 200 224 17568 0.743424 4.72928 51.2047 56.7219 56.7808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1130 0.000256 4096 370 2976 57024 11.471 13.9387 845.645 418.734 1289.86 1289.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 870 0.000128 1024 340 1536 79872 19.477 6.80291 195.466 206.273 428.206 428.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1960 3.2e-05 2048 70 1984 614784 46.6277 56.0159 2052.66 1677.65 3833.04 3833.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1760 0.000128 1024 230 544 144384 8.98989 6.82624 76.2237 209.805 301.95 302.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1110 0.001024 2048 410 1504 13440 1.37571 30.9002 52.478 84.7988 84.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 710 6.4e-05 4096 250 3232 168960 131.34 55.3587 2216.74 1666.84 4070.45 4070.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1420 0.001024 4096 460 992 15360 2.72384 46.7089 108.01 157.485 157.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 700 0.001024 1024 215 832 10752 1.23952 0.690976 8.56883 26.1753 36.7844 36.8797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 300 3.2e-05 2048 70 896 178176 192.258 55.6354 756.934 1666.42 2671.44 2671.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1420 0.001024 1024 200 224 17472 0.741376 3.28704 51.2275 55.2985 55.3554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1130 0.000256 4096 370 2976 56448 11.4646 13.9082 547.091 417.584 990.122 990.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 870 0.000128 1024 340 1536 79872 19.5395 6.79757 128.492 206.588 361.599 361.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1960 3.2e-05 2048 70 1984 614016 46.6104 55.9898 1790.67 1675.3 3568.66 3568.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1760 0.000128 1024 230 544 144000 8.95603 6.82803 65.5957 209.057 290.539 290.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1110 0.001024 2048 410 1504 13248 1.35987 26.282 52.1676 79.8538 79.9089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 710 6.4e-05 4096 250 3232 165888 131.084 55.1451 1882.34 1657.53 3726.27 3726.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1420 0.001024 4096 460 992 15264 2.72528 41.0699 111.497 155.336 155.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 700 0.001024 1024 215 832 9216 1.2215 0.669376 6.82336 25.252 34.0707 34.1629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 300 3.2e-05 2048 70 896 175104 191.614 55.3677 727.773 1656.9 2631.85 2632.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1420 0.001024 1024 200 224 17280 0.737472 2.83776 50.0228 53.6393 53.6966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1130 0.000256 4096 370 2976 56448 11.4732 13.9285 473.178 418.731 917.385 917.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 870 0.000128 1024 340 1536 73728 19.0868 6.71546 102.337 198.284 326.608 326.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1960 3.2e-05 2048 70 1984 614800 46.9279 56.2627 3126.81 1677.49 4907.58 4907.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1760 0.000128 1024 230 544 144400 9.04035 6.84928 114.247 209.638 339.881 339.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1110 0.001024 2048 410 1504 13500 1.36678 46.6489 52.39 100.448 100.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 710 6.4e-05 4096 250 3232 171200 132.041 55.7629 3392.46 1675.74 5256.17 5256.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1420 0.001024 4096 460 992 15400 2.71997 70.3168 110.611 183.691 183.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 700 0.001024 1024 215 832 10800 1.23869 0.69152 12.9882 26.0543 41.0762 41.1692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 300 3.2e-05 2048 70 896 182400 192.786 56.1733 562.251 1675.61 2487.02 2487.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1420 0.001024 1024 200 224 17600 0.74496 4.94182 51.2773 57.0078 57.0643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1130 0.000256 4096 370 2976 57000 11.5654 13.9837 831.761 419.401 1276.79 1276.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 870 0.000128 1024 340 1536 80000 19.5749 6.81984 192.197 206.461 425.24 425.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1960 3.2e-05 2048 70 1984 614800 46.7421 56.1811 2173.4 1675.89 3952.3 3952.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1760 0.000128 1024 230 544 144000 9.02502 6.84013 79.2006 209.546 304.709 304.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1110 0.001024 2048 410 1504 13400 1.3631 32.1243 52.333 85.8636 85.9188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 710 6.4e-05 4096 250 3232 169600 131.554 55.5377 2371.02 1665.71 4223.98 4224.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1420 0.001024 4096 460 992 15200 2.7064 48.5704 108.206 159.527 159.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 700 0.001024 1024 215 832 10400 1.25242 0.691296 8.61213 26.1573 36.8144 36.9089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 300 3.2e-05 2048 70 896 179200 192.463 55.8123 756.384 1665.27 2670.12 2670.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1420 0.001024 1024 200 224 17400 0.737024 3.26582 50.0615 54.1081 54.1655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1130 0.000256 4096 370 2976 56400 11.5012 13.9382 582.047 417.332 1024.89 1024.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 870 0.000128 1024 340 1536 76800 19.8895 6.81507 129.587 206.37 362.846 362.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1960 3.2e-05 2048 70 1984 614400 46.9068 56.231 1804.54 1677.3 3585.06 3585.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1760 0.000128 1024 230 544 142800 8.99114 6.8328 65.534 208.279 289.737 289.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1110 0.001024 2048 410 1504 13200 1.35578 26.6348 52.1158 80.149 80.2042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 710 6.4e-05 4096 250 3232 168000 133.159 55.7446 1938.74 1676.49 3804.3 3804.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1420 0.001024 4096 460 992 15000 2.68896 40.0207 110.635 153.386 153.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 700 0.001024 1024 215 832 10800 1.25302 0.694624 7.87747 26.3209 36.2514 36.3438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 300 3.2e-05 2048 70 896 182400 193.245 56.137 746.12 1675.69 2671.38 2671.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1420 0.001024 1024 200 224 17400 0.74144 2.7025 51.2721 54.7601 54.8146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1130 0.000256 4096 370 2976 56400 11.5446 13.9304 481.775 417.397 924.721 924.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 870 0.000128 1024 340 1536 76800 19.9251 6.81779 108.203 206.71 341.837 341.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1960 3.2e-05 2048 70 1984 614880 46.7126 56.1337 3053.25 1677.23 4833.4 4833.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1760 0.000128 1024 230 544 144256 8.96435 6.83638 111.328 209.51 336.743 336.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1110 0.001024 2048 410 1504 13440 1.36192 45.4738 52.2551 99.1343 99.1915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 710 6.4e-05 4096 250 3232 170240 131.614 55.6581 3304.47 1674.45 5166.36 5166.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1420 0.001024 4096 460 992 15456 2.72384 69.3309 109.802 181.9 181.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 700 0.001024 1024 215 832 10752 1.23411 0.689792 12.5338 26.1521 40.719 40.8097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 300 3.2e-05 2048 70 896 182784 192.118 55.9942 551.09 1674.32 2473.71 2473.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1420 0.001024 1024 200 224 17584 0.741376 4.74726 51.2696 56.7998 56.8549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1130 0.000256 4096 370 2976 56896 11.5004 13.9505 815.248 419.161 1259.93 1260
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 870 0.000128 1024 340 1536 78848 19.7467 6.8137 184.87 207.144 418.759 418.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1960 3.2e-05 2048 70 1984 614656 46.6125 56.1768 2119.3 1675.05 3897.23 3897.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1760 0.000128 1024 230 544 144256 8.97027 6.8337 77.4621 209.436 302.804 302.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1110 0.001024 2048 410 1504 13216 1.35782 30.3125 51.9004 83.6139 83.6708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 710 6.4e-05 4096 250 3232 168448 131.871 55.6104 2287.87 1673.26 4148.77 4148.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1420 0.001024 4096 460 992 15232 2.71578 48.1513 113.328 164.238 164.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 700 0.001024 1024 215 832 9856 1.24 0.680864 7.86922 25.6765 35.5749 35.6639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 300 3.2e-05 2048 70 896 179200 192.216 56.0262 377.51 1672.77 2298.71 2298.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1420 0.001024 1024 200 224 17472 0.744096 3.39517 51.2439 55.4276 55.4844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1130 0.000256 4096 370 2976 56448 11.4548 13.9121 565.038 416.92 1007.4 1007.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 870 0.000128 1024 340 1536 71680 19.8379 6.74934 118.402 202.275 347.444 347.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1960 3.2e-05 2048 70 1984 614208 46.7289 56.0552 1740.45 1676.5 3519.82 3519.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1760 0.000128 1024 230 544 143808 9.00182 6.84288 64.2582 209.789 289.993 290.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1110 0.001024 2048 410 1504 13104 1.35168 25.3464 51.9494 78.6908 78.7457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 710 6.4e-05 4096 250 3232 166656 132.87 55.6646 1849.29 1675.48 3713.48 3713.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1420 0.001024 4096 460 992 15120 2.71613 39.369 112.462 154.591 154.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 700 0.001024 1024 215 832 9408 1.25382 0.684032 6.52957 25.8526 34.4251 34.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 300 3.2e-05 2048 70 896 182784 192.708 56.0006 703.467 1674.58 2626.95 2627.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1420 0.001024 1024 200 224 17136 0.734528 2.84666 49.916 53.5382 53.5961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1130 0.000256 4096 370 2976 55776 11.4319 13.8886 456.778 416.773 898.943 899.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 870 0.000128 1024 340 1536 75264 19.5011 6.7745 102.492 202.609 331.561 331.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1960 3.2e-05 2048 70 1984 614880 46.8293 56.1675 2987.7 1676.77 4767.56 4767.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1760 0.000128 1024 230 544 144480 9.01133 6.84512 108.532 209.599 334.09 334.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1110 0.001024 2048 410 1504 13440 1.36387 44.4233 52.263 98.0948 98.1535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 710 6.4e-05 4096 250 3232 170880 131.417 55.6114 3273.38 1670.72 5131.29 5131.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1420 0.001024 4096 460 992 15360 2.71366 67.2682 108.951 178.977 179.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 700 0.001024 1024 215 832 10560 1.24483 0.690176 11.9964 26.0732 40.1076 40.2002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 300 3.2e-05 2048 70 896 180480 192.575 55.9976 534.736 1669.83 2453.33 2453.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1420 0.001024 1024 200 224 17520 0.74464 4.7647 51.1898 56.7425 56.7996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1130 0.000256 4096 370 2976 57120 11.5411 13.9796 807.64 419.459 1252.69 1252.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 870 0.000128 1024 340 1536 80640 19.4696 6.81414 183.978 206.419 416.869 417.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1960 3.2e-05 2048 70 1984 614400 46.7215 56.107 2132.28 1675.17 3910.37 3910.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1760 0.000128 1024 230 544 144000 8.95853 6.83827 77.8684 208.963 302.731 302.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1110 0.001024 2048 410 1504 13200 1.35171 31.5157 51.905 84.8181 84.8765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 710 6.4e-05 4096 250 3232 168960 131.644 55.6032 2286.07 1669.38 4142.86 4143.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1420 0.001024 4096 460 992 15120 2.70781 47.3898 108.274 158.416 158.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 700 0.001024 1024 215 832 10560 1.24925 0.690816 8.57037 26.2098 36.824 36.9165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 300 3.2e-05 2048 70 896 176640 192.869 56.0868 373.485 1673.1 2295.73 2295.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1420 0.001024 1024 200 224 17280 0.73904 3.31162 49.9572 54.0501 54.1055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1130 0.000256 4096 370 2976 56640 11.5057 13.9489 566.563 418.413 1010.5 1010.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 870 0.000128 1024 340 1536 76800 19.8615 6.8064 126.61 206.422 359.884 360.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1960 3.2e-05 2048 70 1984 614160 46.8061 56.2595 1761.92 1674.96 3540.04 3540.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1760 0.000128 1024 230 544 144000 9.0079 6.84842 64.5781 209.138 289.675 289.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1110 0.001024 2048 410 1504 12960 1.34554 25.4253 51.5818 78.3928 78.4502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 710 6.4e-05 4096 250 3232 167040 132.806 55.6821 1893.77 1670.14 3752.57 3752.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1420 0.001024 4096 460 992 15120 2.72003 40.4951 111.108 154.367 154.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 700 0.001024 1024 215 832 10080 1.2409 0.683296 7.0584 25.7329 34.8252 34.9184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 300 3.2e-05 2048 70 896 172800 194.221 56.0001 645.749 1669.17 2565.33 2565.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1420 0.001024 1024 200 224 17280 0.741696 2.64998 51.1738 54.6087 54.6653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1130 0.000256 4096 370 2976 56880 11.5487 13.9751 476.594 419.079 921.273 921.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 870 0.000128 1024 340 1536 69120 20.0205 6.74867 96.0514 201.454 324.459 324.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1960 3.2e-05 2048 70 1984 614656 46.7074 55.9872 3005.49 1675.51 4783.79 4783.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1760 0.000128 1024 230 544 144384 8.94541 6.82931 110.047 209.006 334.928 335.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1110 0.001024 2048 410 1504 13440 1.36192 44.7254 52.2522 98.3811 98.4394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 710 6.4e-05 4096 250 3232 169984 131.412 55.5311 3233.54 1671.06 5091.72 5091.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1420 0.001024 4096 460 992 15360 2.71734 67.3261 110.1 180.187 180.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 700 0.001024 1024 215 832 10752 1.22211 0.689824 12.5088 25.7232 40.2516 40.3517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 300 3.2e-05 2048 70 896 180224 192.411 55.863 533.814 1670.12 2452.4 2452.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1420 0.001024 1024 200 224 17536 0.744032 4.60883 51.1977 56.5937 56.6518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1130 0.000256 4096 370 2976 56832 11.4647 13.9203 797.337 418.259 1241.06 1241.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 870 0.000128 1024 340 1536 81920 19.6759 6.8287 189.027 209.047 424.767 424.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1960 3.2e-05 2048 70 1984 614400 46.6279 56.125 2030.05 1677.49 3810.39 3810.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1760 0.000128 1024 230 544 144384 8.97914 6.8296 74.7828 209.385 300.076 300.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1110 0.001024 2048 410 1504 13312 1.3599 29.6571 52.3018 83.3624 83.4193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 710 6.4e-05 4096 250 3232 167936 131.997 55.5459 2165.96 1673.41 4027.07 4027.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1420 0.001024 4096 460 992 15104 2.70538 44.5155 108.502 155.766 155.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 700 0.001024 1024 215 832 10240 1.20579 0.667648 8.30211 25.2309 35.51 35.6016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 300 3.2e-05 2048 70 896 180224 192.33 55.9322 361.83 1675.49 2285.76 2285.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1420 0.001024 1024 200 224 17408 0.741504 2.97786 51.228 54.9895 55.0443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1130 0.000256 4096 370 2976 56832 11.5057 13.9324 540.559 419.302 985.375 985.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 870 0.000128 1024 340 1536 81920 19.6789 6.82774 129.04 209.419 365.152 365.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1960 3.2e-05 2048 70 1984 614400 46.6623 56.0731 1837.17 1677.15 3617.14 3617.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1760 0.000128 1024 230 544 142848 8.96752 6.8304 66.3722 208.878 291.15 291.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1110 0.001024 2048 410 1504 13056 1.35117 26.495 51.9578 79.8485 79.9033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 710 6.4e-05 4096 250 3232 165888 130.521 54.9637 1964.16 1651.37 3801.18 3801.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1420 0.001024 4096 460 992 14976 2.70122 41.001 108.819 152.564 152.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 700 0.001024 1024 215 832 9216 1.23155 0.675264 7.02112 25.4015 34.4353 34.5264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 300 3.2e-05 2048 70 896 172032 191.401 55.0954 625.848 1650.48 2523.01 2523.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1420 0.001024 1024 200 224 17280 0.741504 2.80746 51.2268 54.819 54.8756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1130 0.000256 4096 370 2976 56064 11.4733 13.9246 492.472 418.674 936.622 936.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 870 0.000128 1024 340 1536 73728 19.14 6.72262 106.06 198.602 330.699 330.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1960 3.2e-05 2048 70 2000 615040 46.7517 56.023 2342.21 1677.39 4122.45 4122.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1760 0.000128 1024 230 560 145408 8.9577 6.83008 88.5616 209.773 314.222 314.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1110 0.001024 2048 410 1520 13536 1.37184 34.6748 52.4582 88.5476 88.6043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 710 6.4e-05 4096 250 3240 171520 131.431 55.6006 2552.68 1677.23 4417.1 4417.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1420 0.001024 4096 460 1000 15488 2.72477 52.3858 115.739 170.892 170.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 700 0.001024 1024 215 840 11008 1.24074 0.697472 9.77206 26.3068 38.1157 38.2141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 300 3.2e-05 2048 70 880 182272 193.967 56.0718 876.975 1676.63 2803.83 2803.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1420 0.001024 1024 200 240 17568 0.743776 6.73309 51.3148 58.8369 58.8944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1130 0.000256 4096 370 3000 57280 11.5083 13.9424 625.771 419.468 1070.76 1070.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 870 0.000128 1024 340 1520 86016 19.1726 6.82698 152.068 211.211 389.465 389.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1960 3.2e-05 2048 70 2000 614912 46.7308 56.0319 1508.02 1677.31 3288.18 3288.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1760 0.000128 1024 230 560 145408 8.97984 6.83645 59.6297 209.772 285.322 285.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1110 0.001024 2048 410 1520 13504 1.36624 22.1981 52.4611 76.0656 76.1234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 710 6.4e-05 4096 250 3240 171008 131.584 55.595 1641 1676.78 3505.13 3505.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1420 0.001024 4096 460 1000 15424 2.72189 33.6383 114.342 150.743 150.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 700 0.001024 1024 215 840 11008 1.24355 0.69632 6.46598 26.3434 34.8496 34.9548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 300 3.2e-05 2048 70 880 182272 194.618 56.0189 878.351 1676.64 2805.82 2805.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1420 0.001024 1024 200 240 17536 0.74416 6.70595 51.3128 58.8068 58.8631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1130 0.000256 4096 370 3000 57088 11.4875 13.9354 445.068 418.974 889.542 889.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 870 0.000128 1024 340 1520 86016 19.2106 6.82867 98.8609 209.123 334.206 334.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1960 3.2e-05 2048 70 2000 615040 46.9014 56.1595 2658.04 1677.76 4438.95 4439.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1760 0.000128 1024 230 560 145440 9.00496 6.84461 100.441 209.789 326.178 326.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1110 0.001024 2048 410 1520 13520 1.37216 39.7129 52.4493 93.5772 93.6365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 710 6.4e-05 4096 250 3240 171520 131.915 55.7218 2915.79 1677.01 4780.6 4780.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1420 0.001024 4096 460 1000 15480 2.72662 60.4982 112.321 175.594 175.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 700 0.001024 1024 215 840 10880 1.24483 0.694144 10.9796 26.1843 39.2032 39.3038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 300 3.2e-05 2048 70 880 181760 194.034 56.1303 928.413 1677.01 2855.78 2855.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1420 0.001024 1024 200 240 17560 0.743712 4.2616 51.3169 56.3636 56.4222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1130 0.000256 4096 370 3000 57280 11.5573 13.9674 715.277 419.524 1160.4 1160.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 870 0.000128 1024 340 1520 85760 19.4273 6.84323 172.752 209.828 409.036 409.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1960 3.2e-05 2048 70 2000 614880 46.7489 56.1663 1694.56 1676.09 3473.65 3473.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1760 0.000128 1024 230 560 145280 8.98192 6.83718 66.6176 209.665 292.202 292.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1110 0.001024 2048 410 1520 13440 1.36333 25.1704 52.2993 78.8737 78.9294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 710 6.4e-05 4096 250 3240 171520 131.575 55.6667 1841.36 1675.88 3704.64 3704.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1420 0.001024 4096 460 1000 15440 2.72474 38.3277 111.26 152.355 152.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 700 0.001024 1024 215 840 10560 1.2383 0.687744 6.96442 26.007 34.9959 35.0945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 300 3.2e-05 2048 70 880 181760 193.856 56.0655 926.707 1675.68 2852.49 2852.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1420 0.001024 1024 200 240 17520 0.749216 2.80371 51.2939 54.8886 54.9458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1130 0.000256 4096 370 3000 57120 11.5077 13.9508 450.856 422.24 898.628 898.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 870 0.000128 1024 340 1520 84480 19.4676 6.84269 109.046 209.704 345.244 345.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1960 3.2e-05 2048 70 2000 614640 46.7933 56.1398 1380.51 1677.34 3160.88 3160.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1760 0.000128 1024 230 560 144960 9.0048 6.84438 55.8617 209.677 281.486 281.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1110 0.001024 2048 410 1520 13440 1.36413 20.702 52.4535 74.5652 74.6232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 710 6.4e-05 4096 250 3240 168960 131.996 55.6339 1478.88 1671.23 3337.91 3338.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1420 0.001024 4096 460 1000 15360 2.72349 31.6433 109.158 143.566 143.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 700 0.001024 1024 215 840 10560 1.24195 0.690688 5.97139 26.0812 34.0874 34.1873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 300 3.2e-05 2048 70 880 176640 194.502 55.9827 894.88 1672.93 2818.49 2818.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1420 0.001024 1024 200 240 17400 0.741536 7.81274 51.2119 59.8095 59.8669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1130 0.000256 4096 370 3000 57120 11.5406 13.9796 368.92 419.527 814.04 814.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 870 0.000128 1024 340 1520 80640 19.4894 6.8096 85.6163 206.492 318.592 318.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1960 3.2e-05 2048 70 2000 614976 46.834 56.1959 2458.96 1676.2 4238.27 4238.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1760 0.000128 1024 230 560 145344 8.99043 6.8464 88.7907 209.54 314.267 314.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1110 0.001024 2048 410 1520 13536 1.37366 36.5693 52.4724 90.4596 90.5171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 710 6.4e-05 4096 250 3240 170496 131.667 55.6723 2654.88 1672.97 4515.34 4515.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1420 0.001024 4096 460 1000 15456 2.72166 55.3004 114.051 172.119 172.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 700 0.001024 1024 215 840 10944 1.24106 0.694848 10.279 26.2184 38.5383 38.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 40 300 3.2e-05 2048 70 880 181248 193.26 55.978 771.341 1672.93 2693.7 2693.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1420 0.001024 1024 200 240 17520 0.743648 3.89747 51.2534 55.9357 55.9944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1130 0.000256 4096 370 3000 57216 11.52 13.958 655.064 419.248 1099.86 1099.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 870 0.000128 1024 340 1520 84480 19.3425 6.82966 156.845 208.288 391.496 391.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1960 3.2e-05 2048 70 2000 614784 46.5829 56.1004 1604.83 1677.54 3385.15 3385.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1760 0.000128 1024 230 560 145152 8.95664 6.8313 58.5444 209.508 283.943 284.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1110 0.001024 2048 410 1520 13440 1.37011 24.0417 52.387 77.842 77.8999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 710 6.4e-05 4096 250 3240 170496 131.449 55.5868 1732.14 1674.61 3593.97 3594.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1420 0.001024 4096 460 1000 15360 2.72083 36.0537 112.83 151.648 151.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 700 0.001024 1024 215 840 10752 1.2361 0.689824 6.80781 26.049 34.9122 35.0098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 300 3.2e-05 2048 70 880 181248 193.654 55.928 851.01 1674.31 2775.1 2775.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1420 0.001024 1024 200 240 17472 0.745504 2.65821 51.2741 54.7211 54.7799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1130 0.000256 4096 370 3000 57024 11.4682 13.9332 426.166 419.221 870.866 870.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 870 0.000128 1024 340 1520 82944 19.1851 7.0553 101.408 206.458 334.295 334.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1960 3.2e-05 2048 70 2000 614592 46.7421 56.0608 1320.2 1677.27 3100.36 3100.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1760 0.000128 1024 230 560 145152 8.98528 6.84032 52.9345 209.836 278.693 278.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1110 0.001024 2048 410 1520 13392 1.36576 19.6704 52.3878 73.467 73.5237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 710 6.4e-05 4096 250 3240 168192 131.768 55.5652 1406.2 1670.7 3264.4 3264.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1420 0.001024 4096 460 1000 15264 2.7095 29.8067 114.078 146.635 146.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 700 0.001024 1024 215 840 10368 1.23299 0.683232 5.59757 25.8586 33.4716 33.5698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 300 3.2e-05 2048 70 880 179712 194.194 56.0495 843.102 1670.32 2763.86 2764.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1420 0.001024 1024 200 240 17424 0.74512 2.16595 51.2701 54.223 54.2802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1130 0.000256 4096 370 3000 56736 11.4831 13.9415 348.019 418.454 791.972 792.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 870 0.000128 1024 340 1520 78336 19.4647 6.78954 79.2471 204.46 310.146 310.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1960 3.2e-05 2048 70 2000 614880 46.8029 56.2247 3509.11 1677.52 5289.74 5289.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1760 0.000128 1024 230 560 145376 8.99862 6.84176 130.517 209.759 356.214 356.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1110 0.001024 2048 410 1520 13496 1.36602 52.3327 52.4272 106.171 106.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 710 6.4e-05 4096 250 3240 171136 131.916 55.7117 3788.68 1674.34 5650.81 5650.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1420 0.001024 4096 460 1000 15456 2.72518 78.5572 114.936 196.261 196.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 700 0.001024 1024 215 840 10752 1.24093 0.694272 14.6963 26.0884 42.8244 42.9199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 40 300 3.2e-05 2048 70 880 180992 193.01 56.0988 1026.73 1674.28 2950.31 2950.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1420 0.001024 1024 200 240 17528 0.747328 5.79571 51.2918 57.878 57.9336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1130 0.000256 4096 370 3000 57232 11.5528 13.973 931.204 419.519 1376.32 1376.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 870 0.000128 1024 340 1520 86016 19.3288 6.84371 231.568 209.497 467.426 467.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1960 3.2e-05 2048 70 2000 614656 46.665 56.0688 2205.14 1677.35 3985.31 3985.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1760 0.000128 1024 230 560 145152 8.96304 6.83795 80.944 209.532 306.373 306.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1110 0.001024 2048 410 1520 13440 1.36397 33.1106 52.4249 86.9421 87.0011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 710 6.4e-05 4096 250 3240 170240 131.616 55.6615 2374.22 1674.65 4236.3 4236.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1420 0.001024 4096 460 1000 15344 2.7177 49.8239 113.59 166.174 166.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 700 0.001024 1024 215 840 10752 1.23795 0.692224 9.33818 26.1571 37.5281 37.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 40 300 3.2e-05 2048 70 880 179200 192.777 56.1951 984.15 1674.52 2907.83 2907.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1420 0.001024 1024 200 240 17472 0.748544 3.53686 51.2944 55.62 55.6781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1130 0.000256 4096 370 3000 57120 11.4963 13.9484 587.291 419.312 1032.12 1032.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 870 0.000128 1024 340 1520 82432 19.3307 6.98826 138.995 207.166 372.662 372.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1960 3.2e-05 2048 70 2000 614544 46.7785 56.1473 1791.82 1677.06 3571.89 3571.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1760 0.000128 1024 230 560 145152 8.99366 6.83827 66.2539 209.588 291.775 291.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1110 0.001024 2048 410 1520 13272 1.35933 26.5774 52.1191 80.0973 80.1527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 710 6.4e-05 4096 250 3240 169344 132.213 55.7263 1923.6 1675 3786.72 3786.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1420 0.001024 4096 460 1000 15288 2.7136 40.4316 113.621 156.81 156.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 700 0.001024 1024 215 840 10080 1.2319 0.677984 7.14202 25.6305 34.7915 34.8836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 300 3.2e-05 2048 70 880 177408 193.724 56.0975 1149.21 1674.47 3073.69 3073.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1420 0.001024 1024 200 240 17304 0.741536 3.10272 50.09 53.9785 54.0343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1130 0.000256 4096 370 3000 57120 11.5455 13.9714 479.189 419.481 924.26 924.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 870 0.000128 1024 340 1520 86016 19.339 6.84134 118.708 209.634 354.711 354.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1960 3.2e-05 2048 70 2000 614912 46.6636 56.1076 3257.5 1676.11 5036.47 5036.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1760 0.000128 1024 230 560 145408 8.96202 6.8319 121.04 209.62 346.554 346.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1110 0.001024 2048 410 1520 13504 1.3704 48.5043 52.4227 102.34 102.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 710 6.4e-05 4096 250 3240 171008 131.517 55.595 3518.08 1675.6 5380.96 5381.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1420 0.001024 4096 460 1000 15424 2.71974 72.9784 111.788 187.531 187.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 700 0.001024 1024 215 840 11008 1.24557 0.69632 13.9668 26.3249 42.3391 42.4325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 300 3.2e-05 2048 70 880 182272 192.488 56.0036 916.431 1678.57 2843.69 2843.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1420 0.001024 1024 200 240 17536 0.747424 5.50298 51.2869 57.5799 57.6349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1130 0.000256 4096 370 3000 57088 11.4832 13.9338 864.231 418.584 1308.3 1308.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 870 0.000128 1024 340 1520 86016 19.2207 6.83152 213.075 208.97 448.283 448.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1960 3.2e-05 2048 70 2000 614656 46.6462 56.023 2052.63 1676.95 3832.34 3832.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1760 0.000128 1024 230 560 144896 8.95869 6.82982 77.4617 209.189 302.537 302.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1110 0.001024 2048 410 1520 13440 1.37424 30.5623 52.6093 84.5909 84.6479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 710 6.4e-05 4096 250 3240 169984 131.429 55.5402 2238.34 1671.81 4097.27 4097.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1420 0.001024 4096 460 1000 15360 2.72499 46.5934 114.567 163.926 163.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 700 0.001024 1024 215 840 10240 1.23338 0.680608 8.25824 25.7434 36.0242 36.1198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 40 300 3.2e-05 2048 70 880 180224 192.518 55.9701 863.499 1671.6 2783.77 2783.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1420 0.001024 1024 200 240 17408 0.743744 3.3784 51.2287 55.395 55.4537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1130 0.000256 4096 370 3000 56832 11.4806 13.9296 549.469 418.563 993.512 993.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 870 0.000128 1024 340 1520 86016 19.2096 6.82803 134.213 209.226 369.66 369.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1960 3.2e-05 2048 70 2000 614784 46.6101 56.1116 1675.21 1676.05 3454.07 3454.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1760 0.000128 1024 230 560 145152 8.96842 6.8335 62.2979 209.439 287.641 287.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1110 0.001024 2048 410 1520 13248 1.35882 24.7182 52.0793 78.1995 78.2561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 710 6.4e-05 4096 250 3240 168960 131.329 55.3691 1804.86 1665.22 3656.94 3657.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1420 0.001024 4096 460 1000 15168 2.70522 38.0913 110.208 151.049 151.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 700 0.001024 1024 215 840 10752 1.24099 0.692352 7.37946 26.1499 35.5692 35.6581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 40 300 3.2e-05 2048 70 880 178176 192.398 55.7157 873.068 1664.71 2786.08 2786.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1420 0.001024 1024 200 240 17280 0.741536 2.72179 50.0669 53.5732 53.6274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1130 0.000256 4096 370 3000 56448 11.4668 13.9058 445.726 417.182 888.355 888.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 870 0.000128 1024 340 1520 79872 19.5318 6.80019 102.262 206.387 335.164 335.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1960 3.2e-05 2048 70 2000 614880 46.8056 56.1557 3354.49 1676.11 5133.65 5133.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1760 0.000128 1024 230 560 145152 9.01005 6.84259 122.895 209.573 348.425 348.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1110 0.001024 2048 410 1520 13464 1.37251 49.9485 52.3501 103.717 103.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 710 6.4e-05 4096 250 3240 170496 131.912 55.7023 3600.69 1675.33 5463.8 5463.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1420 0.001024 4096 460 1000 15408 2.72218 74.8486 112.733 190.351 190.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 700 0.001024 1024 215 840 10944 1.23757 0.692224 13.9147 26.1205 42.0706 42.1642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 300 3.2e-05 2048 70 880 182016 192.953 56.1351 869.396 1679.18 2797.86 2798.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1420 0.001024 1024 200 240 17496 0.743424 5.41341 51.2474 57.4488 57.5076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1130 0.000256 4096 370 3000 57168 11.5485 13.9694 890.874 419.173 1335.64 1335.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 870 0.000128 1024 340 1520 82944 19.3806 6.84979 211.68 207.289 445.387 445.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1960 3.2e-05 2048 70 2000 614592 46.7068 56.1026 2173.32 1675.66 3951.88 3951.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1760 0.000128 1024 230 560 145152 8.99366 6.8416 79.84 209.635 305.411 305.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1110 0.001024 2048 410 1520 13392 1.36602 32.1776 52.3353 85.9225 85.9809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 710 6.4e-05 4096 250 3240 168192 131.802 55.5658 2306.19 1669.1 4162.83 4162.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1420 0.001024 4096 460 1000 15264 2.7119 48.2044 112.925 163.887 163.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 700 0.001024 1024 215 840 10368 1.23178 0.685216 8.96227 25.8309 36.8194 36.9176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 300 3.2e-05 2048 70 880 179712 192.55 55.9887 787.225 1668.89 2704.85 2705.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1420 0.001024 1024 200 240 17424 0.743264 3.448 51.25 55.4856 55.5458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1130 0.000256 4096 370 3000 56736 11.4866 13.9346 572.919 417.964 1016.38 1016.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 870 0.000128 1024 340 1520 78336 19.453 6.79283 129.219 204.271 359.925 360.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1960 3.2e-05 2048 70 2000 614736 46.7896 56.4671 1917.44 1676.14 3696.92 3697.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1760 0.000128 1024 230 560 144288 8.99373 6.8473 69.9759 208.991 294.911 295.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1110 0.001024 2048 410 1520 13176 1.35373 28.4718 51.9676 81.8365 81.8954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 710 6.4e-05 4096 250 3240 169344 131.853 55.6442 2055.75 1669.77 3913.18 3913.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1420 0.001024 4096 460 1000 15120 2.70323 42.6892 108.344 153.78 153.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 700 0.001024 1024 215 840 10368 1.24374 0.685376 7.81866 25.9385 35.7945 35.8884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 18 40 300 3.2e-05 2048 70 880 179712 192.973 56.0928 831.624 1669.28 2750.17 2750.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1420 0.001024 1024 200 240 17280 0.7432 3.2297 50.102 54.118 54.1742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1130 0.000256 4096 370 3000 56592 11.5292 13.9618 507.066 418.538 951.17 951.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 870 0.000128 1024 340 1520 76032 19.7872 6.78582 111.687 204.405 342.855 342.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1960 3.2e-05 2048 70 2000 614016 46.6145 56.0929 1705.32 1676.97 3485.08 3485.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1760 0.000128 1024 230 560 144000 8.9608 6.83165 62.4089 209.257 287.562 287.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1110 0.001024 2048 410 1520 13248 1.36522 25.3461 52.3868 79.1406 79.1975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 710 6.4e-05 4096 250 3240 165888 131.145 55.1463 1797.1 1659.12 3642.67 3642.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1420 0.001024 4096 460 1000 14976 2.69331 38.8076 109.185 150.729 150.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 700 0.001024 1024 215 840 9216 1.22493 0.669472 6.28413 25.2738 33.5557 33.6468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 40 300 3.2e-05 2048 70 880 175104 191.661 55.3433 803.9 1658.35 2709.44 2709.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1420 0.001024 1024 200 240 17280 0.745504 2.99094 51.2757 55.0542 55.1112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1130 0.000256 4096 370 3000 56448 11.4662 13.9369 452.113 419.13 896.727 896.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 870 0.000128 1024 340 1520 73728 19.0927 6.83024 98.0806 198.468 322.662 322.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1960 3.2e-05 2048 70 2000 614880 46.6964 56.1067 3137.66 1677.46 4918.01 4918.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1760 0.000128 1024 230 560 145280 8.98138 6.84896 114.856 209.838 340.624 340.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1110 0.001024 2048 410 1520 13440 1.36704 46.6839 52.3395 100.431 100.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 710 6.4e-05 4096 250 3240 171520 131.549 55.6741 3403.82 1677.24 5268.44 5268.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1420 0.001024 4096 460 1000 15440 2.72509 70.4104 113.107 186.285 186.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 700 0.001024 1024 215 840 10560 1.2377 0.688896 12.7528 26.0258 40.8099 40.9011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 300 3.2e-05 2048 70 880 181760 192.729 56.0589 814.834 1677.12 2740.94 2741.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1420 0.001024 1024 200 240 17520 0.743968 5.14208 51.3096 57.2404 57.2952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1130 0.000256 4096 370 3000 57120 11.493 13.9489 834.899 418.984 1279.4 1279.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 870 0.000128 1024 340 1520 84480 19.4687 6.84646 201.269 209.875 437.644 437.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1960 3.2e-05 2048 70 2000 614720 46.5975 56.0294 2127.16 1677.06 3906.94 3907.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1760 0.000128 1024 230 560 144640 8.91667 6.82819 77.7823 209.062 302.689 302.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1110 0.001024 2048 410 1520 13280 1.35744 31.4127 52.1207 84.9351 84.9884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 710 6.4e-05 4096 250 3240 171520 131.38 55.5909 2334.89 1677.5 4199.52 4199.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1420 0.001024 4096 460 1000 15360 2.71974 48.478 111.038 162.277 162.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 700 0.001024 1024 215 840 10240 1.24611 0.690176 8.50426 26.1329 36.6808 36.7739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 300 3.2e-05 2048 70 880 179200 192.897 55.9857 745.814 1677.23 2672.12 2672.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1420 0.001024 1024 200 240 17440 0.744608 3.49696 51.3163 55.6003 55.6567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1130 0.000256 4096 370 3000 56960 11.467 13.9278 570.604 418.401 1014.48 1014.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 870 0.000128 1024 340 1520 81920 19.27 6.8063 134.167 206.521 366.948 367.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1960 3.2e-05 2048 70 2000 614400 46.7046 56.1621 1785.08 1676.83 3564.86 3564.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1760 0.000128 1024 230 560 144000 8.96618 6.83862 65.4188 209.167 290.492 290.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1110 0.001024 2048 410 1520 13200 1.35786 26.2074 52.1212 79.7273 79.7823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 710 6.4e-05 4096 250 3240 168960 131.63 55.5945 1921.74 1671.03 3780.16 3780.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1420 0.001024 4096 460 1000 15120 2.70544 40.4076 108.55 151.705 151.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 700 0.001024 1024 215 840 10560 1.24982 0.694272 7.67562 26.2351 35.9618 36.0544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 300 3.2e-05 2048 70 880 176640 193.093 55.9093 715.248 1670.46 2634.89 2635.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1420 0.001024 1024 200 240 17280 0.741376 3.0071 51.2044 54.9955 55.0543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1130 0.000256 4096 370 3000 56640 11.4945 13.951 476.455 418.825 920.796 920.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 870 0.000128 1024 340 1520 76800 19.8503 6.8096 106.147 206.629 339.617 339.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1960 3.2e-05 2048 70 2000 614400 46.635 56.0912 1753.02 1677.57 3533.4 3533.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1760 0.000128 1024 230 560 143360 8.93917 6.81984 63.6854 208.418 287.961 288.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1110 0.001024 2048 410 1520 13120 1.35578 25.7418 52.1209 79.2608 79.3183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 710 6.4e-05 4096 250 3240 163840 130.927 54.9617 1869.41 1650.84 3706.3 3706.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1420 0.001024 4096 460 1000 15040 2.70646 39.6718 111.076 153.497 153.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 700 0.001024 1024 215 840 10240 1.26467 0.69632 6.87181 26.3482 35.2865 35.3788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 20 40 300 3.2e-05 2048 70 880 174080 194.23 55.9968 757.057 1677.47 2684.93 2685.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1420 0.001024 1024 200 240 17280 0.745504 2.80934 51.317 54.9164 54.9724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1130 0.000256 4096 370 3000 56320 11.4667 13.9059 478.034 417.637 921.116 921.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 870 0.000128 1024 340 1520 81920 19.3214 6.79795 111.471 206.733 344.507 344.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1960 3.2e-05 2048 70 2000 614784 46.6346 56.1032 2955.76 1676.08 4734.67 4734.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1760 0.000128 1024 230 560 145152 8.95315 6.83174 107.542 209.353 332.779 332.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1110 0.001024 2048 410 1520 13440 1.36496 44.0402 52.3455 97.7971 97.8555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 710 6.4e-05 4096 250 3240 170496 131.334 55.6032 3225.49 1673.24 5085.83 5085.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1420 0.001024 4096 460 1000 15360 2.72285 66.2145 112.455 181.438 181.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 700 0.001024 1024 215 840 10752 1.23085 0.69008 12.4011 26.026 40.4546 40.5467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 300 3.2e-05 2048 70 880 181248 192.062 56.1042 521.518 1673.15 2443.03 2443.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1420 0.001024 1024 200 240 17472 0.743072 5.00086 51.2543 57.0408 57.0982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1130 0.000256 4096 370 3000 57024 11.475 13.9377 793.301 418.896 1237.69 1237.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 870 0.000128 1024 340 1520 82944 19.1682 6.81574 185.45 206.299 417.92 418.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1960 3.2e-05 2048 70 2000 614784 46.634 56.0099 2103.14 1677.25 3883.12 3883.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1760 0.000128 1024 230 560 145152 8.96621 6.83008 77.5741 209.586 303.065 303.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1110 0.001024 2048 410 1520 13248 1.36166 31.2059 52.11 84.7233 84.7811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 710 6.4e-05 4096 250 3240 168960 131.324 55.3738 2260.5 1667.1 4114.46 4114.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1420 0.001024 4096 460 1000 15168 2.70493 47.618 111.335 161.705 161.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 700 0.001024 1024 215 840 10752 1.23792 0.692224 9.18947 26.1712 37.3986 37.4968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 300 3.2e-05 2048 70 880 178176 192.405 55.7805 681.739 1670.19 2600.32 2600.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1420 0.001024 1024 200 240 17280 0.740352 3.26182 50.0859 54.1287 54.1882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1130 0.000256 4096 370 3000 56448 11.4722 13.9159 555.962 417.483 998.908 998.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 870 0.000128 1024 340 1520 79872 19.5206 6.79936 128.782 206.537 361.827 361.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1960 3.2e-05 2048 70 2000 614016 46.6334 56.0334 1728.37 1675.53 3506.66 3506.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1760 0.000128 1024 230 560 144000 8.95994 6.83197 63.339 209.085 288.318 288.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1110 0.001024 2048 410 1520 13248 1.36208 25.5146 52.3439 79.2651 79.3225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 710 6.4e-05 4096 250 3240 165888 131.118 55.1423 1827.67 1658.99 3673.09 3673.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1420 0.001024 4096 460 1000 14976 2.69434 39.4049 110.143 152.286 152.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 700 0.001024 1024 215 840 9216 1.22982 0.66976 6.41229 25.2541 33.6765 33.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 300 3.2e-05 2048 70 880 175104 191.625 55.3099 649.503 1661.84 2558.48 2558.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1420 0.001024 1024 200 240 17280 0.743424 2.97421 51.2513 55.0114 55.0685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1130 0.000256 4096 370 3000 56448 11.4721 13.9365 458.985 418.783 903.251 903.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 870 0.000128 1024 340 1520 73728 19.1004 6.72154 99.1891 198.309 323.514 323.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1960 3.2e-05 2048 70 2000 614400 46.6612 56.1994 1628.73 1676.67 3408.35 3408.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1760 0.000128 1024 230 560 144384 8.92854 6.83014 59.9283 208.86 284.649 284.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1110 0.001024 2048 410 1520 13056 1.35782 23.679 52.112 77.1919 77.2485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 710 6.4e-05 4096 250 3240 165888 130.569 54.9689 1709.33 1650.89 3545.93 3546.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1420 0.001024 4096 460 1000 14976 2.70746 37.0463 110.016 149.812 149.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 700 0.001024 1024 215 840 9216 1.23165 0.673824 6.68262 25.3971 34.0931 34.1901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 300 3.2e-05 2048 70 880 172032 191.363 55.1323 632.333 1650.17 2529.19 2529.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1420 0.001024 1024 200 240 16896 0.734848 2.50266 49.8319 53.114 53.1726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1130 0.000256 4096 370 3000 56064 11.4838 13.9244 426.838 422.643 874.965 875.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 870 0.000128 1024 340 1520 73728 19.1337 6.74928 92.8923 198.544 317.504 317.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1960 3.2e-05 2048 70 2000 614800 46.9438 56.1668 3081.84 1675.72 4860.75 4860.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1760 0.000128 1024 230 560 145200 9.01872 6.84448 112.818 209.426 338.21 338.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1110 0.001024 2048 410 1520 13400 1.36234 45.6116 52.2327 99.25 99.3077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 710 6.4e-05 4096 250 3240 171200 132.058 55.7462 3330.49 1673.84 5192.3 5192.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1420 0.001024 4096 460 1000 15400 2.72179 69.077 112.769 184.609 184.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 700 0.001024 1024 215 840 10800 1.23712 0.68976 13.0017 26.024 41.0573 41.1506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 300 3.2e-05 2048 70 880 179200 193.072 56.0908 535.483 1673.75 2458.58 2458.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1420 0.001024 1024 200 240 17500 0.694848 4.87309 43.6368 49.2485 49.3062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1130 0.000256 4096 370 3000 57200 11.5691 13.9941 819.406 421.204 1266.24 1266.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 870 0.000128 1024 340 1520 83200 19.2299 6.81574 194.451 206.243 426.921 427.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1960 3.2e-05 2048 70 2000 614800 46.7676 56.2736 2089.1 1677.79 3870.02 3870.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1760 0.000128 1024 230 560 144800 9.00518 6.84496 76.4721 209.783 302.205 302.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1110 0.001024 2048 410 1520 13200 1.35891 30.4913 52.0235 83.915 83.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 710 6.4e-05 4096 250 3240 169600 131.583 55.5419 2241.01 1668.38 4096.68 4096.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1420 0.001024 4096 460 1000 15200 2.7087 46.1783 111.652 160.582 160.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 700 0.001024 1024 215 840 10400 1.25334 0.69392 8.97587 26.1877 37.2213 37.3146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 300 3.2e-05 2048 70 880 172800 193.778 55.808 653.067 1667.21 2570.05 2570.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1420 0.001024 1024 200 240 17400 0.746464 3.36486 51.3158 55.4683 55.5248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1130 0.000256 4096 370 3000 56800 11.5038 13.941 552.216 417.801 995.536 995.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 870 0.000128 1024 340 1520 83200 19.2455 6.81536 132.879 206.595 365.722 365.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1960 3.2e-05 2048 70 2000 614400 46.8925 56.2132 1813.29 1677.58 3594.06 3594.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1760 0.000128 1024 230 560 144000 8.96771 6.83008 66.1664 208.307 290.37 290.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1110 0.001024 2048 410 1520 13200 1.36157 26.6582 52.2847 80.3477 80.4024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 710 6.4e-05 4096 250 3240 168000 133.174 55.7609 1990.14 1676.69 3855.93 3856.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1420 0.001024 4096 460 1000 15000 2.69293 41.044 110.809 154.587 154.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 700 0.001024 1024 215 840 10800 1.25136 0.694272 8.27814 26.3217 36.6525 36.7466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 300 3.2e-05 2048 70 880 172800 194.714 56.2301 632.986 1675.99 2560.11 2560.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1420 0.001024 1024 200 240 17100 0.7368 3.1703 51.814 55.7644 55.8182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1130 0.000256 4096 370 3000 56400 11.5355 13.9305 493.39 417.355 936.286 936.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 870 0.000128 1024 340 1520 76800 19.9245 6.81936 107.688 206.733 341.344 341.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1960 3.2e-05 2048 70 2000 613600 46.7414 56.2606 1658.24 1674.81 3436.13 3436.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1760 0.000128 1024 230 560 144000 8.95498 6.84032 61.0835 208.807 285.787 285.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1110 0.001024 2048 410 1520 12800 1.33939 23.7609 51.441 76.5833 76.6377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 710 6.4e-05 4096 250 3240 166400 130.378 55.0221 1754.72 1650.73 3591.02 3591.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1420 0.001024 4096 460 1000 14800 2.68736 37.0617 109.141 148.933 148.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 700 0.001024 1024 215 840 8000 1.19053 0.64512 6.52874 24.2919 32.7612 32.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 300 3.2e-05 2048 70 880 166400 192.764 55.1512 608.442 1650.91 2507.45 2507.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1420 0.001024 1024 200 240 17200 0.745472 2.72224 51.292 54.8009 54.8571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1130 0.000256 4096 370 3000 56800 11.4808 13.9468 443.356 418.634 887.488 887.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 870 0.000128 1024 340 1520 76800 19.8733 6.81117 99.2764 206.699 332.843 332.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1960 3.2e-05 2048 70 1968 615168 46.7414 56.0519 2496.63 1677.56 4277.07 4277.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1760 0.000128 1024 230 576 143872 8.98746 6.83046 101.525 209.744 327.189 327.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1110 0.001024 2048 410 1536 13504 1.37626 38.1614 52.5491 92.1301 92.1846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 710 6.4e-05 4096 250 3264 172032 131.28 55.587 2768.69 1676.78 4632.5 4632.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1420 0.001024 4096 460 1008 15456 2.72982 57.482 113.386 173.642 173.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 700 0.001024 1024 215 816 11008 1.24045 0.696736 10.181 26.3058 38.5237 38.6266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 300 3.2e-05 2048 70 912 189440 192.065 56.0664 945.519 1676.88 2870.72 2870.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1420 0.001024 1024 200 240 17568 0.743968 8.54246 51.3106 60.6411 60.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1130 0.000256 4096 370 2976 56960 11.5064 13.9451 670.12 419.425 1115.07 1115.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 870 0.000128 1024 340 1536 82944 19.527 6.828 160.1 209.095 395.816 395.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1960 3.2e-05 2048 70 1968 615040 46.6584 56.0046 1598.35 1677.63 3378.73 3378.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1760 0.000128 1024 230 576 143872 8.99782 6.82848 68.694 209.814 294.439 294.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1110 0.001024 2048 410 1536 13440 1.36794 24.4713 52.4698 78.351 78.4077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 710 6.4e-05 4096 250 3264 172032 131.423 55.5968 1771.12 1677.13 3635.44 3635.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1420 0.001024 4096 460 1008 15424 2.72662 37.0387 113.113 152.925 152.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 700 0.001024 1024 215 816 11008 1.24605 0.699232 6.66592 26.3495 35.0635 35.1648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 300 3.2e-05 2048 70 912 188416 192.513 56.0924 940.552 1677.02 2866.38 2866.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1420 0.001024 1024 200 240 17536 0.743776 8.52541 51.3106 60.6233 60.6805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1130 0.000256 4096 370 2976 56832 11.479 13.9331 428.272 418.952 872.713 872.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 870 0.000128 1024 340 1536 81920 19.66 6.82954 102.959 209.163 338.802 338.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1960 3.2e-05 2048 70 1968 614976 46.6063 56.0114 1323.16 1677.2 3103.06 3103.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1760 0.000128 1024 230 576 143616 8.99341 6.82826 173.025 209.493 398.438 398.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1110 0.001024 2048 410 1536 13440 1.37085 20.2436 52.5539 74.21 74.2673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 710 6.4e-05 4096 250 3264 170496 131.494 55.5868 2440.28 1674.36 4301.89 4302.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1420 0.001024 4096 460 1008 15360 2.72653 30.6788 114.448 147.897 147.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 700 0.001024 1024 215 816 10752 1.23504 0.710656 5.47658 26.0436 33.5641 33.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 300 3.2e-05 2048 70 912 187392 192.241 56.0568 932.494 1674.13 2855.11 2855.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1420 0.001024 1024 200 240 17472 0.741376 8.51578 51.2771 60.5763 60.6351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1130 0.000256 4096 370 2976 56832 11.4768 13.9285 420.021 419.078 864.578 864.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 870 0.000128 1024 340 1536 79872 19.4764 6.8055 82.8907 206.442 315.794 315.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1960 3.2e-05 2048 70 1968 615120 46.9221 56.1338 2416.21 1676.05 4195.4 4195.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1760 0.000128 1024 230 576 143840 9.04288 6.84272 96.7018 209.568 322.258 322.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1110 0.001024 2048 410 1536 13480 1.3712 36.7438 52.4675 90.6236 90.6818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 710 6.4e-05 4096 250 3264 171520 131.913 55.7102 2667.24 1675.31 4530.34 4530.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1420 0.001024 4096 460 1008 15440 2.72595 55.6089 115.414 173.798 173.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 700 0.001024 1024 215 816 10880 1.24307 0.694752 9.72384 26.1613 37.9244 38.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 300 3.2e-05 2048 70 912 189440 193.221 56.162 930.884 1675.29 2855.76 2855.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1420 0.001024 1024 200 240 17560 0.747072 3.89942 51.2962 55.9853 56.0433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1130 0.000256 4096 370 2976 56960 11.5588 13.9729 648.27 419.147 1093.02 1093.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 870 0.000128 1024 340 1536 83200 19.6673 6.8463 155.524 209.606 391.831 391.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1960 3.2e-05 2048 70 1968 614880 46.7046 56.0984 1579.97 1677.09 3359.95 3360.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1760 0.000128 1024 230 576 143680 9.00317 6.84214 66.1043 209.851 291.903 292.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1110 0.001024 2048 410 1536 13440 1.3672 24.3196 52.5084 78.2388 78.2958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 710 6.4e-05 4096 250 3264 171520 131.596 55.6595 1742.38 1676.87 3606.68 3606.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1420 0.001024 4096 460 1008 15360 2.71731 36.5709 112.842 152.175 152.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 700 0.001024 1024 215 816 10560 1.23587 0.690176 6.35568 26.022 34.4026 34.5029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 300 3.2e-05 2048 70 912 189440 192.903 56.0382 928.954 1676.84 2854.93 2855.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1420 0.001024 1024 200 240 17520 0.746144 2.65776 51.3084 54.7543 54.8132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1130 0.000256 4096 370 2976 56800 11.4954 13.9545 422.693 418.783 867.001 867.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 870 0.000128 1024 340 1536 81920 19.7541 6.8488 101.243 209.83 337.865 338.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1960 3.2e-05 2048 70 1968 614880 46.8038 56.2135 1291.36 1677.28 3071.74 3071.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1760 0.000128 1024 230 576 143520 9.02947 6.84237 55.7737 209.669 281.413 281.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1110 0.001024 2048 410 1536 13320 1.36586 19.747 52.2936 73.4512 73.5074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 710 6.4e-05 4096 250 3264 168960 131.973 55.6175 1402.33 1670.52 3260.6 3260.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1420 0.001024 4096 460 1008 15360 2.72502 29.9221 111.431 144.121 144.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 700 0.001024 1024 215 816 10560 1.24608 0.689248 5.2616 26.0768 33.3742 33.4766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 300 3.2e-05 2048 70 912 184320 193.37 55.9661 899.63 1670.22 2819.37 2819.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1420 0.001024 1024 200 240 17400 0.74464 6.7825 51.2071 58.7762 58.8334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1130 0.000256 4096 370 2976 56880 11.5619 13.9718 348.311 419.599 793.517 793.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 870 0.000128 1024 340 1536 80640 19.4796 6.8137 82.5004 206.483 315.455 315.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1960 3.2e-05 2048 70 1968 615072 46.6907 56.1026 3362.04 1675.96 5140.87 5140.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1760 0.000128 1024 230 576 143808 9.00102 6.84336 132.653 209.506 358.105 358.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1110 0.001024 2048 410 1536 13488 1.3687 51.5461 52.5053 105.464 105.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 710 6.4e-05 4096 250 3264 171264 131.485 55.6532 3682.96 1672.71 5542.97 5543.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1420 0.001024 4096 460 1008 15456 2.72384 76.9166 113.91 193.591 193.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 700 0.001024 1024 215 816 10944 1.23725 0.694272 13.9245 26.2265 42.1902 42.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 48 300 3.2e-05 2048 70 912 188928 190.812 55.9807 1101.47 1676.12 3024.57 3024.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1420 0.001024 1024 200 240 17520 0.740896 5.58899 51.3226 57.6935 57.7519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1130 0.000256 4096 370 2976 56928 11.5017 13.9472 895.508 418.99 1340.02 1340.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 870 0.000128 1024 340 1536 81408 19.6314 6.82368 215.747 208.265 450.649 450.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1960 3.2e-05 2048 70 1968 614976 46.6022 56.0268 2110.49 1677.04 3890.25 3890.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1760 0.000128 1024 230 576 143616 8.97456 6.8304 82.1165 209.468 307.49 307.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1110 0.001024 2048 410 1536 13440 1.36486 32.0677 52.5477 86.0239 86.0831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 710 6.4e-05 4096 250 3264 170496 131.377 55.5935 2313.7 1674.21 4175.05 4175.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1420 0.001024 4096 460 1008 15360 2.72448 48.7526 110.576 162.097 162.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 700 0.001024 1024 215 816 10752 1.23645 0.688128 8.63898 26.045 36.7117 36.8056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 300 3.2e-05 2048 70 912 187392 191.095 55.9284 1211.23 1674.12 3132.57 3132.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1420 0.001024 1024 200 240 17472 0.743424 3.52256 51.2678 55.5771 55.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1130 0.000256 4096 370 2976 56832 11.4685 13.9299 566.066 419.047 1010.59 1010.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 870 0.000128 1024 340 1536 79872 19.4913 6.7959 132.444 206.414 365.33 365.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1960 3.2e-05 2048 70 1968 614880 46.683 56.2299 1705.06 1675.3 3483.35 3483.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1760 0.000128 1024 230 576 143424 9.01203 6.84189 75.2952 209.593 300.844 300.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1110 0.001024 2048 410 1536 13392 1.36954 25.8912 52.5745 79.8775 79.9351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 710 6.4e-05 4096 250 3264 170496 131.312 55.5725 1871.99 1668.74 3727.77 3727.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1420 0.001024 4096 460 1008 15264 2.71965 39.1221 114.498 156.383 156.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 700 0.001024 1024 215 816 10368 1.23197 0.684032 6.93693 25.8257 34.7792 34.8789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 300 3.2e-05 2048 70 912 184320 191.632 56.0684 1195.19 1668.38 3111.46 3111.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1420 0.001024 1024 200 240 17424 0.744064 2.79363 51.2468 54.8272 54.8836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1130 0.000256 4096 370 2976 56448 11.4812 13.9451 455.401 418.776 899.678 899.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 870 0.000128 1024 340 1536 78336 19.4673 6.78707 105.414 204.231 336.085 336.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1960 3.2e-05 2048 70 1968 614784 46.6309 56.1183 1441.78 1677.3 3221.92 3222.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1760 0.000128 1024 230 576 143616 8.98122 6.83213 65.4013 209.598 290.909 291.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1110 0.001024 2048 410 1536 13248 1.36173 21.823 52.2836 75.5112 75.5679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 710 6.4e-05 4096 250 3264 168960 131.334 55.3738 1563.76 1667.14 3417.76 3417.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1420 0.001024 4096 460 1008 15168 2.71392 33.194 111.507 147.458 147.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 700 0.001024 1024 215 816 10752 1.24333 0.692544 6.03779 26.1736 34.2479 34.3481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 300 3.2e-05 2048 70 912 184320 190.819 55.6478 1192.44 1665.96 3105.06 3105.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1420 0.001024 1024 200 240 17280 0.74208 2.46374 50.0861 53.3348 53.3941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1130 0.000256 4096 370 2976 56448 11.465 13.912 384.608 417.497 827.553 827.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 870 0.000128 1024 340 1536 79872 19.53 6.79936 91.2799 206.54 324.336 324.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1960 3.2e-05 2048 70 1968 614992 46.8124 56.2596 3111.8 1677.33 4892.28 4892.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1760 0.000128 1024 230 576 143808 9.02422 6.8424 123.092 209.737 348.797 348.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1110 0.001024 2048 410 1536 13440 1.36957 47.1414 52.4452 101 101.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 710 6.4e-05 4096 250 3264 171136 131.92 55.7019 3398.58 1674.16 5260.53 5260.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1420 0.001024 4096 460 1008 15456 2.73622 71.2868 114.043 188.11 188.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 700 0.001024 1024 215 816 10752 1.23683 0.686368 12.726 26.0758 40.8314 40.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 48 300 3.2e-05 2048 70 912 188160 191.436 56.0899 970.195 1674.17 2892.08 2892.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1420 0.001024 1024 200 240 17528 0.74752 5.45571 51.2936 57.5384 57.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1130 0.000256 4096 370 2976 56896 11.5481 13.9777 826.644 419.584 1271.83 1271.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 870 0.000128 1024 340 1536 82432 19.6943 6.8457 201.914 209.473 438.113 438.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1960 3.2e-05 2048 70 1968 614880 46.6596 56.0701 1959.67 1675.8 3738.29 3738.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1760 0.000128 1024 230 576 143360 8.99392 6.83334 77.56 209.342 302.827 302.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1110 0.001024 2048 410 1536 13328 1.36179 29.5265 52.2428 83.1739 83.2279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 710 6.4e-05 4096 250 3264 170240 131.615 55.6634 2146.6 1673.21 4007.26 4007.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1420 0.001024 4096 460 1008 15344 2.72131 45.2196 110.51 158.492 158.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 700 0.001024 1024 215 816 10752 1.23981 0.689696 8.33514 26.1283 36.4969 36.5889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 48 300 3.2e-05 2048 70 912 186368 191.741 56.0517 932.137 1673.16 2853.28 2853.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1420 0.001024 1024 200 240 17472 0.742016 3.39354 51.2729 55.4506 55.5063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1130 0.000256 4096 370 2976 56672 11.4934 13.942 524.315 418.819 968.643 968.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 870 0.000128 1024 340 1536 78848 19.7378 6.8137 122.507 206.978 356.217 356.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1960 3.2e-05 2048 70 1968 614544 46.7783 56.1254 1611.6 1675.4 3389.99 3390.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1760 0.000128 1024 230 576 143136 9.0351 6.83958 63.5606 209.383 288.916 289.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1110 0.001024 2048 410 1536 13272 1.36355 24.6024 52.2375 78.2451 78.3032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 710 6.4e-05 4096 250 3264 169344 132.166 55.731 1756.39 1673.24 3617.69 3617.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1420 0.001024 4096 460 1008 15288 2.72179 37.6182 112.63 153.012 153.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 700 0.001024 1024 215 816 10080 1.23427 0.677472 6.22384 25.6034 33.8441 33.9354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 48 300 3.2e-05 2048 70 912 188160 191.609 56.0801 926.422 1676.87 2851.17 2851.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1420 0.001024 1024 200 240 17304 0.743104 2.77498 50.0607 53.6219 53.6765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1130 0.000256 4096 370 2976 56784 11.5493 13.9762 433.672 419.109 878.379 878.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 870 0.000128 1024 340 1536 80640 19.9068 6.84477 102.93 209.476 339.339 339.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1960 3.2e-05 2048 70 1968 614656 46.6289 56.0269 1457.25 1675.86 3235.85 3235.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1760 0.000128 1024 230 576 143360 8.97459 6.82803 65.2676 209.511 290.683 290.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1110 0.001024 2048 410 1536 13216 1.36397 21.683 52.2513 75.3407 75.3982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 710 6.4e-05 4096 250 3264 168448 131.869 55.5923 1581.78 1673.88 3443.29 3443.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1420 0.001024 4096 460 1008 15232 2.72794 33.0073 109.509 145.287 145.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 700 0.001024 1024 215 816 9856 1.23578 0.681888 5.51562 25.6845 33.2171 33.3148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 300 3.2e-05 2048 70 912 186368 192.006 56.0373 1092.87 1673.3 3014.42 3014.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1420 0.001024 1024 200 240 17248 0.740736 2.47603 50.0702 53.329 53.3838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1130 0.000256 4096 370 2976 56000 11.4484 13.9079 387.168 417.069 829.669 829.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 870 0.000128 1024 340 1536 71680 19.8361 6.75203 83.3411 202.346 312.463 312.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1960 3.2e-05 2048 70 1968 615040 46.6606 55.9912 3004.7 1675.71 4783.14 4783.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1760 0.000128 1024 230 576 143872 9.00269 6.83168 118.728 209.569 344.231 344.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1110 0.001024 2048 410 1536 13440 1.36845 45.5579 52.407 99.3778 99.4337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 710 6.4e-05 4096 250 3264 172032 131.383 55.5917 3313.24 1675.17 5175.55 5175.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1420 0.001024 4096 460 1008 15424 2.72032 68.6761 111.936 183.377 183.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 700 0.001024 1024 215 816 11008 1.24515 0.699424 12.3853 26.3187 40.7542 40.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 300 3.2e-05 2048 70 912 188416 191.448 56.0435 871.794 1678.53 2798 2798.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1420 0.001024 1024 200 240 17536 0.745344 5.11904 51.2881 57.195 57.2531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1130 0.000256 4096 370 2976 56832 11.4764 13.9768 799.83 418.464 1243.82 1243.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 870 0.000128 1024 340 1536 81920 19.6541 6.83229 192.528 208.921 428.123 428.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1960 3.2e-05 2048 70 1968 614656 46.6371 56.019 1938.97 1677.24 3718.95 3719.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1760 0.000128 1024 230 576 143360 8.96246 6.82394 76.4202 209.21 301.517 301.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1110 0.001024 2048 410 1536 13312 1.36051 29.0529 52.2947 82.751 82.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 710 6.4e-05 4096 250 3264 169984 131.398 55.5295 2123.98 1673.56 3984.63 3984.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1420 0.001024 4096 460 1008 15360 2.72384 44.9624 111.588 159.316 159.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 700 0.001024 1024 215 816 10240 1.23238 0.679936 7.60826 25.75 35.3765 35.4652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 300 3.2e-05 2048 70 912 184320 191.763 55.9122 790.134 1676.27 2714.27 2714.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1420 0.001024 1024 200 240 17408 0.740416 3.1319 51.227 55.142 55.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1130 0.000256 4096 370 2976 56576 11.4853 13.9264 517.683 418.608 961.773 961.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 870 0.000128 1024 340 1536 81920 19.686 6.87648 124.277 209.245 360.273 360.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1960 3.2e-05 2048 70 1968 614784 46.6137 56.0251 1611.23 1677.47 3391.41 3391.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1760 0.000128 1024 230 576 143616 8.9881 6.8321 64.7741 209.619 290.314 290.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1110 0.001024 2048 410 1536 13248 1.36192 24.4496 52.2892 78.1438 78.2009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 710 6.4e-05 4096 250 3264 168960 131.328 55.3597 1769.25 1666.63 3622.73 3622.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1420 0.001024 4096 460 1008 15168 2.71373 37.2479 108.358 148.365 148.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 700 0.001024 1024 215 816 10752 1.24154 0.694272 6.79866 26.1719 35.0167 35.1121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 48 300 3.2e-05 2048 70 912 184320 190.93 55.7568 829.927 1666.13 2742.93 2743.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1420 0.001024 1024 200 240 17280 0.741376 2.76454 50.0836 53.632 53.6861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1130 0.000256 4096 370 2976 56448 11.4627 13.9062 434.18 417.538 877.171 877.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 870 0.000128 1024 340 1536 79872 19.5422 6.80211 100.447 206.564 333.539 333.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1960 3.2e-05 2048 70 1968 614400 46.6523 55.98 1422.11 1675.66 3200.49 3200.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1760 0.000128 1024 230 576 143360 8.9952 6.83008 57.2932 209.159 282.379 282.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1110 0.001024 2048 410 1536 13056 1.35203 20.8535 51.8961 74.1438 74.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 710 6.4e-05 4096 250 3264 167936 132.004 55.5443 1553.82 1671 3412.54 3412.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1420 0.001024 4096 460 1008 15104 2.71107 33.11 112.938 148.802 148.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 700 0.001024 1024 215 816 9216 1.22582 0.671232 5.30355 25.2059 32.5129 32.6027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 48 300 3.2e-05 2048 70 912 180224 192.761 56.1487 803.326 1670.16 2722.59 2722.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1420 0.001024 1024 200 240 17152 0.740064 2.29942 49.9758 53.0577 53.1149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1130 0.000256 4096 370 2976 56320 11.4831 13.9324 381.919 418.956 826.363 826.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 870 0.000128 1024 340 1536 81920 19.6945 6.83008 91.3493 209.198 327.255 327.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1960 3.2e-05 2048 70 1968 615024 46.8337 56.2156 2956.44 1676.05 4735.63 4735.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1760 0.000128 1024 230 576 143712 9.02144 6.84525 115.107 209.54 340.613 340.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1110 0.001024 2048 410 1536 13464 1.37421 45.4171 52.5079 99.343 99.3956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 710 6.4e-05 4096 250 3264 171648 131.841 55.7099 3285.66 1674.89 5148.27 5148.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1420 0.001024 4096 460 1008 15408 2.72381 68.2394 112.894 183.901 183.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 700 0.001024 1024 215 816 10944 1.23843 0.690688 12.2887 26.1198 40.4436 40.5343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 300 3.2e-05 2048 70 912 188928 191.701 56.234 832.126 1691.12 2771.38 2771.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1420 0.001024 1024 200 240 17496 0.741408 4.91731 51.2507 56.9523 57.0104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1130 0.000256 4096 370 2976 56880 11.5547 13.9638 797.178 431.026 1253.8 1253.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 870 0.000128 1024 340 1536 80640 19.6317 6.82458 186.439 207.262 420.346 420.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1960 3.2e-05 2048 70 1968 614880 46.6842 56.1724 2046.33 1677.07 3826.34 3826.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1760 0.000128 1024 230 576 143424 9.01933 6.84035 79.7572 209.813 305.529 305.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1110 0.001024 2048 410 1536 13392 1.3689 31.2484 52.5482 85.2093 85.2644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 710 6.4e-05 4096 250 3264 170496 131.303 55.5596 2252.71 1670.54 4110.28 4110.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1420 0.001024 4096 460 1008 15264 2.71654 46.8504 108.968 158.58 158.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 700 0.001024 1024 215 816 10368 1.23248 0.684192 8.51968 25.8532 36.3949 36.4873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 300 3.2e-05 2048 70 912 184320 191.582 56.031 755.212 1670.28 2673.3 2673.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1420 0.001024 1024 200 240 17424 0.744544 3.27469 51.2728 55.3337 55.3909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1130 0.000256 4096 370 2976 56448 11.4767 13.944 544.019 418.296 987.81 987.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 870 0.000128 1024 340 1536 78336 19.4633 6.79062 125.837 204.443 356.724 356.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1960 3.2e-05 2048 70 1968 614736 46.7893 56.1936 1735.06 1677.06 3515.19 3515.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1760 0.000128 1024 230 576 142560 9.00918 6.84275 67.5787 209.554 293.085 293.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1110 0.001024 2048 410 1536 13176 1.3577 26.1401 52.1557 79.6952 79.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 710 6.4e-05 4096 250 3264 169344 131.846 55.6585 1895.75 1670.7 3754.12 3754.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1420 0.001024 4096 460 1008 15120 2.70528 39.8681 111.733 154.349 154.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 700 0.001024 1024 215 816 10368 1.24278 0.686688 7.2583 25.9464 35.2433 35.3321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 300 3.2e-05 2048 70 912 186624 191.379 55.9409 749.404 1670.18 2667.1 2667.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1420 0.001024 1024 200 240 17280 0.738368 2.76208 50.12 53.6597 53.7172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1130 0.000256 4096 370 2976 56592 11.5139 13.9604 465.397 418.64 909.587 909.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 870 0.000128 1024 340 1536 76032 19.7899 6.78714 104.755 204.51 336.029 336.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1960 3.2e-05 2048 70 1968 614592 46.6152 56.0121 1742.73 1675.55 3520.99 3521.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1760 0.000128 1024 230 576 142848 8.96886 7.22736 68.0071 209.094 293.394 293.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1110 0.001024 2048 410 1536 13248 1.37011 26.4561 52.5193 80.3868 80.4445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 710 6.4e-05 4096 250 3264 165888 131.123 55.1404 1860.92 1658.41 3705.77 3705.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1420 0.001024 4096 460 1008 14976 2.70131 40.5612 108.214 151.521 151.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 700 0.001024 1024 215 816 9216 1.22669 0.671456 6.51898 25.2559 33.7803 33.8719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 48 300 3.2e-05 2048 70 912 175104 191.877 55.5221 750.666 1657.03 2655.3 2655.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1420 0.001024 1024 200 240 17280 0.745472 3.04589 51.252 55.0862 55.1444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1130 0.000256 4096 370 2976 56448 11.4681 13.9387 466.94 430.361 922.784 922.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 870 0.000128 1024 340 1536 73728 19.0992 6.71744 102.134 198.315 326.451 326.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1960 3.2e-05 2048 70 1968 614880 46.7375 56.1091 2923.23 1677.27 4703.44 4703.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1760 0.000128 1024 230 576 143680 9.00682 6.83859 113.132 209.814 338.893 338.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1110 0.001024 2048 410 1536 13440 1.37482 44.7119 52.5058 98.6351 98.6929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 710 6.4e-05 4096 250 3264 171520 131.543 55.6654 3257.87 1677.05 5122.3 5122.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1420 0.001024 4096 460 1008 15360 2.71779 66.9996 108.638 178.4 178.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 700 0.001024 1024 215 816 10560 1.23728 0.690176 11.7268 26.0223 39.7821 39.8765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 300 3.2e-05 2048 70 912 189440 191.584 56.1075 808.053 1679.62 2735.56 2735.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1420 0.001024 1024 200 240 17520 0.747616 5.04198 51.3139 57.1456 57.2027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1130 0.000256 4096 370 2976 56800 11.4995 13.951 790.239 418.928 1234.69 1234.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 870 0.000128 1024 340 1536 81920 19.7465 6.84032 185.479 209.853 422.108 422.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1960 3.2e-05 2048 70 1968 614720 46.6008 56.0026 2086.11 1675.88 3864.68 3864.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1760 0.000128 1024 230 576 142720 8.95142 6.82666 80.8203 208.918 305.621 305.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1110 0.001024 2048 410 1536 13280 1.3599 31.8913 52.2544 85.5495 85.6093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 710 6.4e-05 4096 250 3264 171520 131.404 55.5843 2315.1 1676.3 4178.56 4178.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1420 0.001024 4096 460 1008 15200 2.71347 48.0624 112.382 163.2 163.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 700 0.001024 1024 215 816 10240 1.25123 0.69424 8.10688 26.1142 36.2728 36.3684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 300 3.2e-05 2048 70 912 189440 191.158 55.9595 758.792 1680.4 2686.51 2686.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1420 0.001024 1024 200 240 17440 0.745472 3.59994 51.2918 55.6793 55.7386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1130 0.000256 4096 370 2976 56640 11.4677 13.9305 561.765 418.11 1005.35 1005.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 870 0.000128 1024 340 1536 76800 19.825 6.8055 126.425 206.377 359.622 359.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1960 3.2e-05 2048 70 1968 614400 46.7026 56.2033 1719.14 1675.67 3497.8 3497.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1760 0.000128 1024 230 576 143040 8.97405 6.84211 67.073 209.029 292.019 292.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1110 0.001024 2048 410 1536 13200 1.36192 25.854 52.2523 79.511 79.5689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 710 6.4e-05 4096 250 3264 168960 131.644 55.5847 1882.39 1669.89 3739.67 3739.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1420 0.001024 4096 460 1008 15120 2.7136 39.8676 112.85 155.473 155.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 700 0.001024 1024 215 816 10560 1.25088 0.692096 7.00368 26.2273 35.2812 35.3707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 300 3.2e-05 2048 70 912 184320 191.672 56.0486 714.135 1669.26 2631.31 2631.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1420 0.001024 1024 200 240 17280 0.741248 3.04605 51.1796 55.0102 55.0678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1130 0.000256 4096 370 2976 56640 11.477 13.951 462.126 418.641 906.268 906.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 870 0.000128 1024 340 1536 76800 19.8482 6.80627 105.01 206.49 338.341 338.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1960 3.2e-05 2048 70 1968 614400 46.6186 56.0067 1607.38 1676.07 3386.16 3386.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1760 0.000128 1024 230 576 142080 8.95181 6.81754 62.552 208.244 286.669 286.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1110 0.001024 2048 410 1536 13120 1.36192 24.7355 52.2487 78.3902 78.4486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 710 6.4e-05 4096 250 3264 163840 130.958 54.9588 1695.18 1650.08 3531.35 3531.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1420 0.001024 4096 460 1008 15040 2.71322 37.1548 106.97 146.882 146.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 700 0.001024 1024 215 816 10240 1.26157 0.697888 6.79882 26.3249 35.1875 35.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 300 3.2e-05 2048 70 912 184320 192.374 56.0443 707.165 1678.05 2633.82 2633.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1420 0.001024 1024 200 240 17280 0.745088 2.54704 51.2902 54.6256 54.6816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1130 0.000256 4096 370 2976 56320 11.4729 13.9042 427.919 417.189 870.559 870.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 870 0.000128 1024 340 1536 71680 20.4879 6.79802 91.2434 206.56 325.278 325.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1960 3.2e-05 2048 70 2000 614912 46.7415 56.0413 2638.39 1676.32 4417.59 4417.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1760 0.000128 1024 230 550 144256 8.97805 6.83555 100.05 209.604 325.569 325.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1110 0.001024 2048 410 1500 13632 1.37469 39.4486 52.4742 93.343 93.4006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 710 6.4e-05 4096 250 3250 171008 131.422 55.5893 2883.21 1675.54 4745.93 4746.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1420 0.001024 4096 460 1000 15488 2.72995 60.0548 113.374 176.203 176.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 700 0.001024 1024 215 850 10752 1.24605 0.69632 10.8442 26.2824 39.1691 39.2686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 300 3.2e-05 2048 70 900 173056 195.38 55.9961 923.431 1680.23 2855.23 2855.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1420 0.001024 1024 200 250 17472 0.743456 7.98106 51.2695 60.0386 60.0956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1130 0.000256 4096 370 3000 57280 11.4975 13.9498 710.407 419.219 1155.15 1155.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 870 0.000128 1024 340 1550 83968 19.3885 6.82598 170.108 208.954 405.468 405.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1960 3.2e-05 2048 70 2000 614784 46.7108 56.0445 1690.71 1677.48 3471.03 3471.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1760 0.000128 1024 230 550 144128 8.98637 6.83418 67.3463 209.794 293.062 293.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1110 0.001024 2048 410 1500 13568 1.3631 24.9117 52.4299 78.7483 78.8053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 710 6.4e-05 4096 250 3250 171008 131.556 55.5964 1826.28 1676.96 3690.56 3690.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1420 0.001024 4096 460 1000 15424 2.72464 37.9759 109.771 150.516 150.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 700 0.001024 1024 215 850 10752 1.25107 0.698432 7.08144 26.3458 35.4746 35.5779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 300 3.2e-05 2048 70 900 172032 195.828 55.976 915.503 1676.79 2844.3 2844.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1420 0.001024 1024 200 250 17408 0.745472 7.9383 51.2501 59.9769 60.0351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1130 0.000256 4096 370 3000 57088 11.5016 13.9349 448.363 419.015 892.888 892.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 870 0.000128 1024 340 1550 83968 19.4225 6.82704 109.592 209.144 345.172 345.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1960 3.2e-05 2048 70 2000 614592 46.6145 56.023 1384.07 1675.41 3162.2 3162.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1760 0.000128 1024 230 550 144000 8.9897 7.21075 163.831 209.259 389.393 389.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1110 0.001024 2048 410 1500 13536 1.36397 20.6475 52.3766 74.4328 74.4878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 710 6.4e-05 4096 250 3250 170496 131.572 55.5848 2426.56 1672.56 4286.45 4286.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1420 0.001024 4096 460 1000 15360 2.72384 31.5556 109.816 144.139 144.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 700 0.001024 1024 215 850 10368 1.24275 0.705984 5.76656 26.0376 33.8556 33.9391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 300 3.2e-05 2048 70 900 172032 195.186 56.0581 914.148 1672.32 2837.91 2838.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1420 0.001024 1024 200 250 17376 0.745472 7.78147 51.2181 59.7881 59.8462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1130 0.000256 4096 370 3000 57024 11.4703 13.9324 423.954 418.768 868.204 868.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 870 0.000128 1024 340 1550 79872 19.5175 6.79158 86.2694 206.224 318.988 319.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1960 3.2e-05 2048 70 2000 614880 46.8196 56.1582 2478.73 1677.6 4259.39 4259.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1760 0.000128 1024 230 550 144320 9.02666 6.84515 91.7845 209.762 317.521 317.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1110 0.001024 2048 410 1500 13600 1.36854 36.1687 52.4534 90.0338 90.0895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 710 6.4e-05 4096 250 3250 170880 132.005 55.7036 2662.07 1677.62 4527.57 4527.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1420 0.001024 4096 460 1000 15480 2.73117 55.2755 113.424 171.473 171.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 700 0.001024 1024 215 850 10560 1.24602 0.694272 9.95117 26.189 38.1824 38.2851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 300 3.2e-05 2048 70 900 172800 196.837 56.128 805.945 1679.95 2739.06 2739.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1420 0.001024 1024 200 250 17480 0.742432 4.1305 51.3164 56.2311 56.2872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1130 0.000256 4096 370 3000 57280 11.5498 13.9715 655.25 419.581 1100.43 1100.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 870 0.000128 1024 340 1550 84480 19.5298 6.85014 160.353 209.797 396.719 396.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1960 3.2e-05 2048 70 2000 614720 46.7514 56.0968 1589.96 1675.62 3368.52 3368.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1760 0.000128 1024 230 550 144320 8.99702 6.84237 62.2266 209.669 287.839 287.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1110 0.001024 2048 410 1500 13520 1.3633 23.4286 52.2886 77.1197 77.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 710 6.4e-05 4096 250 3250 170240 131.758 55.6793 1704.27 1676.25 3568.12 3568.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1420 0.001024 4096 460 1000 15440 2.72589 35.7929 114.09 152.651 152.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 700 0.001024 1024 215 850 10240 1.24109 0.690304 6.38323 25.9994 34.4143 34.5125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 300 3.2e-05 2048 70 900 171520 196.623 56.1562 798.804 1679.54 2731.33 2731.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1420 0.001024 1024 200 250 17440 0.743424 2.7671 51.2894 54.8429 54.8985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1130 0.000256 4096 370 3000 57120 11.5017 13.9615 421.148 418.525 865.219 865.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 870 0.000128 1024 340 1550 84480 19.4729 6.84237 102.96 209.651 339.111 339.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1960 3.2e-05 2048 70 2000 614640 46.8107 56.2107 1323.66 1677.33 3104.09 3104.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1760 0.000128 1024 230 550 144000 9.01699 6.84042 53.4473 209.972 279.374 279.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1110 0.001024 2048 410 1500 13440 1.36099 19.5805 52.2356 73.2188 73.2761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 710 6.4e-05 4096 250 3250 168960 131.974 55.6341 1411.99 1670.55 3270.31 3270.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1420 0.001024 4096 460 1000 15360 2.71974 29.8537 113.364 145.98 146.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 700 0.001024 1024 215 850 10080 1.25018 0.687904 5.29366 26.0793 33.4113 33.5122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 300 3.2e-05 2048 70 900 168960 197.012 55.9944 785.979 1670.25 2709.42 2709.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1420 0.001024 1024 200 250 17400 0.747744 6.73178 51.3198 58.841 58.8933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1130 0.000256 4096 370 3000 57120 11.5437 13.9667 352.052 419.623 797.256 797.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 870 0.000128 1024 340 1550 80640 19.4908 6.81446 83.1033 211.061 320.655 320.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1960 3.2e-05 2048 70 2000 614400 46.6207 56.1357 1141.39 1677.03 2921.27 2921.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1760 0.000128 1024 230 550 143360 8.94739 6.82387 46.9708 209.061 271.903 272.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1110 0.001024 2048 410 1500 13440 1.36509 17.1498 52.3386 70.8942 70.9494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 710 6.4e-05 4096 250 3250 168960 131.9 55.5704 1215.89 1677.46 3080.98 3081.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1420 0.001024 4096 460 1000 15360 2.72589 26.1532 111.038 139.96 140.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 700 0.001024 1024 215 850 10240 1.24925 0.691168 4.7328 26.132 32.9041 33.0043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 300 3.2e-05 2048 70 900 168960 196.446 55.9981 788.218 1677.03 2717.88 2718.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1420 0.001024 1024 200 250 17280 0.743488 6.8321 51.2061 58.8258 58.8799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1130 0.000256 4096 370 3000 56960 11.4519 13.9348 302.282 418.491 746.244 746.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 870 0.000128 1024 340 1550 81920 19.2806 6.80141 72.7715 206.52 305.56 305.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1960 3.2e-05 2048 70 2000 614784 46.6924 56.0804 3374.24 1677.69 5154.79 5154.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1760 0.000128 1024 230 550 144192 8.99085 7.07379 122.71 209.708 348.581 348.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1110 0.001024 2048 410 1500 13584 1.36493 49.686 52.4316 103.525 103.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 710 6.4e-05 4096 250 3250 170496 131.593 55.6683 3602.94 1674.3 5464.67 5464.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1420 0.001024 4096 460 1000 15456 2.72211 74.9609 109.636 187.363 187.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 700 0.001024 1024 215 850 10560 1.24627 0.694272 13.6774 26.2396 41.961 42.0551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 50 300 3.2e-05 2048 70 900 172032 194.175 56.0087 975.405 1674.33 2900.11 2900.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1420 0.001024 1024 200 250 17472 0.74752 5.6297 51.3127 57.7333 57.7905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1130 0.000256 4096 370 3000 57216 11.516 13.955 888.467 419.397 1333.41 1333.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 870 0.000128 1024 340 1550 82944 19.459 6.82656 216.094 208.453 451.021 451.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1960 3.2e-05 2048 70 2000 614592 46.5873 56.1875 2094.04 1677.2 3874.11 3874.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1760 0.000128 1024 230 550 144000 8.96749 6.82803 75.7178 209.482 301.094 301.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1110 0.001024 2048 410 1500 13536 1.36227 31.1663 52.4289 85.0003 85.0575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 710 6.4e-05 4096 250 3250 170496 131.428 55.5903 2241.99 1674.36 4103.53 4103.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1420 0.001024 4096 460 1000 15360 2.71622 47.4299 110.424 160.612 160.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 700 0.001024 1024 215 850 10368 1.24205 0.688672 8.49773 26.0464 36.5806 36.6735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 300 3.2e-05 2048 70 900 172032 194.177 55.9144 1082.43 1674.21 3006.93 3007.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1420 0.001024 1024 200 250 17376 0.743424 3.58016 51.2453 55.6117 55.6701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1130 0.000256 4096 370 3000 57024 11.4788 13.9286 553.403 419.077 997.963 998.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 870 0.000128 1024 340 1550 79872 19.4921 6.80662 128.871 206.435 361.786 361.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1960 3.2e-05 2048 70 2000 614592 46.6903 56.1276 1707.92 1675.93 3486.75 3486.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1760 0.000128 1024 230 550 144000 9.00262 6.8521 70.3651 209.667 295.992 296.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1110 0.001024 2048 410 1500 13392 1.35782 25.322 52.1354 78.8587 78.9177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 710 6.4e-05 4096 250 3250 168192 131.816 55.5643 1810.35 1669.36 3667.25 3667.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1420 0.001024 4096 460 1000 15264 2.71168 38.6831 111.884 153.323 153.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 700 0.001024 1024 215 850 9792 1.2456 0.687616 6.45098 25.8322 34.3226 34.4269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 300 3.2e-05 2048 70 900 170496 194.125 55.9902 1070.82 1669.09 2990.22 2990.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1420 0.001024 1024 200 250 17280 0.741376 2.80573 51.1636 54.7554 54.8147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1130 0.000256 4096 370 3000 56736 11.4913 13.9448 451.476 418.025 895.011 895.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 870 0.000128 1024 340 1550 78336 19.4695 6.78848 103.483 204.298 334.227 334.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1960 3.2e-05 2048 70 2000 614400 46.6409 56.0453 1454.81 1675.65 3233.23 3233.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1760 0.000128 1024 230 550 143616 8.99251 6.83213 61.1244 209.386 286.433 286.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1110 0.001024 2048 410 1500 13440 1.3631 21.2337 52.3737 75.0122 75.0709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 710 6.4e-05 4096 250 3250 168960 131.34 55.3705 1544.49 1664.82 3396.19 3396.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1420 0.001024 4096 460 1000 15168 2.70867 32.842 111.241 146.835 146.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 700 0.001024 1024 215 850 9984 1.25901 0.693184 5.86752 26.146 34.065 34.1668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 300 3.2e-05 2048 70 900 165888 194.685 55.6946 1042.61 1664.33 2957.51 2957.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1420 0.001024 1024 200 250 17280 0.74752 2.5128 51.22 54.5223 54.5812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1130 0.000256 4096 370 3000 56448 11.4647 13.9043 382.908 417.084 825.434 825.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 870 0.000128 1024 340 1550 79872 19.5352 6.80346 90.5143 206.34 323.384 323.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1960 3.2e-05 2048 70 2000 614768 46.82 56.1884 3103.47 1675.67 4882.23 4882.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1760 0.000128 1024 230 550 144256 9.00349 6.84237 113.592 209.516 339.051 339.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1110 0.001024 2048 410 1500 13608 1.36934 45.8192 52.4591 99.6882 99.7468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 710 6.4e-05 4096 250 3250 170240 132.016 55.7206 3305.75 1673.09 5166.74 5166.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1420 0.001024 4096 460 1000 15456 2.72163 68.8781 112.707 184.351 184.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 700 0.001024 1024 215 850 10528 1.24304 0.687712 12.7423 26.0526 40.8308 40.9231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 50 300 3.2e-05 2048 70 900 172032 194.622 56.0312 858.473 1672.36 2781.68 2781.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1420 0.001024 1024 200 250 17472 0.743584 5.31046 51.2983 57.3948 57.4525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1130 0.000256 4096 370 3000 57232 11.5475 13.9736 814.131 419.011 1258.74 1258.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 870 0.000128 1024 340 1550 84224 19.491 6.84282 202.244 209.25 438.01 438.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1960 3.2e-05 2048 70 2000 614656 46.6561 56.0797 1961.22 1676.98 3741.02 3741.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1760 0.000128 1024 230 550 143808 8.9847 6.84128 71.5756 209.486 296.988 297.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1110 0.001024 2048 410 1500 13552 1.37123 29.0296 52.5082 82.9506 83.0077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 710 6.4e-05 4096 250 3250 170240 131.598 55.6475 2104.4 1674.93 3966.74 3966.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1420 0.001024 4096 460 1000 15344 2.71542 44.17 112.508 159.438 159.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 700 0.001024 1024 215 850 10304 1.24816 0.69024 8.24269 26.1513 36.4419 36.5335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 50 300 3.2e-05 2048 70 900 172032 194.388 56.0699 836.988 1689.69 2777.33 2777.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1420 0.001024 1024 200 250 17360 0.742048 3.49562 51.2503 55.5311 55.5857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1130 0.000256 4096 370 3000 57120 11.4972 13.963 520.272 419.125 964.93 965.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 870 0.000128 1024 340 1550 82432 19.3241 6.86502 126.034 207.121 359.525 359.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1960 3.2e-05 2048 70 2000 614544 46.7907 56.1317 1609.69 1676.99 3389.69 3389.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1760 0.000128 1024 230 550 143808 9.02227 6.84096 58.8277 209.568 284.361 284.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1110 0.001024 2048 410 1500 13440 1.36192 23.7906 52.3578 77.553 77.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 710 6.4e-05 4096 250 3250 169344 132.142 55.728 1715.55 1674.6 3578.18 3578.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1420 0.001024 4096 460 1000 15288 2.71565 35.7757 113.617 152.149 152.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 700 0.001024 1024 215 850 10080 1.23616 0.678912 6.3448 25.6264 33.9887 34.0828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 50 300 3.2e-05 2048 70 900 172032 194.643 56.2722 825.363 1674.17 2750.64 2750.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1420 0.001024 1024 200 250 17304 0.743296 2.82019 51.2477 54.8536 54.9105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1130 0.000256 4096 370 3000 57120 11.5434 13.9709 427.152 419.432 872.173 872.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 870 0.000128 1024 340 1550 80640 19.9076 6.84237 100.702 209.6 337.236 337.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1960 3.2e-05 2048 70 2000 614208 46.635 56.0128 1454.22 1676.73 3233.68 3233.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1760 0.000128 1024 230 550 143360 8.98477 6.83293 53.0447 209.646 278.61 278.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1110 0.001024 2048 410 1500 13440 1.36928 21.4378 52.5128 75.3635 75.4217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 710 6.4e-05 4096 250 3250 168448 131.953 55.5879 1542.67 1674.92 3405.3 3405.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1420 0.001024 4096 460 1000 15232 2.71926 32.1189 112.557 147.439 147.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 700 0.001024 1024 215 850 9856 1.23898 0.6824 5.62006 25.7044 33.3554 33.4515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 300 3.2e-05 2048 70 900 172032 194.369 55.9596 979.593 1674.33 2904.45 2904.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1420 0.001024 1024 200 250 17248 0.74384 2.49446 51.2474 54.5297 54.5911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1130 0.000256 4096 370 3000 56448 11.4356 13.9114 381.837 417.332 824.589 824.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 870 0.000128 1024 340 1550 78848 19.0841 6.75226 89.326 202.471 317.82 317.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1960 3.2e-05 2048 70 2000 614784 46.6657 56.0538 3061.98 1675.96 4840.74 4840.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1760 0.000128 1024 230 550 144128 8.9969 6.83482 111.008 209.598 336.536 336.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1110 0.001024 2048 410 1500 13568 1.36662 45.114 52.3798 98.9048 98.9628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 710 6.4e-05 4096 250 3250 171008 131.539 55.5922 3285.62 1676.47 5149.39 5149.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1420 0.001024 4096 460 1000 15424 2.7279 67.862 111.784 182.417 182.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 700 0.001024 1024 215 850 10752 1.24851 0.697856 12.586 26.4039 41.0372 41.1323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 300 3.2e-05 2048 70 900 172032 194.613 55.988 789.824 1678.08 2718.7 2718.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1420 0.001024 1024 200 250 17408 0.742944 5.00896 51.2246 57.0204 57.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1130 0.000256 4096 370 3000 57088 11.4858 13.9351 807.693 418.521 1251.71 1251.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 870 0.000128 1024 340 1550 83968 19.4062 6.83008 197.529 208.952 432.904 433.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1960 3.2e-05 2048 70 2000 614400 46.6614 56.0102 1967.36 1676.78 3746.9 3746.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1760 0.000128 1024 230 550 143360 8.96144 6.83155 71.4834 209.164 296.544 296.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1110 0.001024 2048 410 1500 13440 1.35968 29.1029 52.2463 82.7527 82.8099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 710 6.4e-05 4096 250 3250 169984 131.414 55.5478 2124.67 1671.6 3983.39 3983.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1420 0.001024 4096 460 1000 15360 2.72762 44.7867 116.981 164.54 164.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 700 0.001024 1024 215 850 10240 1.23411 0.681984 7.91373 25.7409 35.6772 35.7726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 300 3.2e-05 2048 70 900 167936 194.8 56.041 711.528 1671.36 2633.93 2634.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1420 0.001024 1024 200 250 17280 0.741728 3.2663 50.1083 54.1596 54.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1130 0.000256 4096 370 3000 56832 11.4815 13.931 524.943 418.518 968.953 969.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 870 0.000128 1024 340 1550 81920 19.6796 6.83418 124.703 209.216 360.623 360.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1960 3.2e-05 2048 70 2000 614400 46.6169 56.1467 1669.49 1692.16 3464.49 3464.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1760 0.000128 1024 230 550 143616 8.99402 6.83213 61.4233 211.456 288.805 288.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1110 0.001024 2048 410 1500 13440 1.36179 24.3621 52.8835 78.6512 78.7068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 710 6.4e-05 4096 250 3250 168960 131.34 55.3728 1783.45 1681.24 3651.56 3651.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1420 0.001024 4096 460 1000 15168 2.70928 37.7713 114.365 154.889 154.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 700 0.001024 1024 215 850 9984 1.25917 0.692224 6.78547 26.4032 35.2435 35.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 50 300 3.2e-05 2048 70 900 165888 194.819 55.6301 736.406 1680.74 2667.78 2667.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1420 0.001024 1024 200 250 17280 0.740224 2.8879 51.4703 55.1421 55.1978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1130 0.000256 4096 370 3000 56448 11.4557 13.9061 440.708 421.309 887.45 887.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 870 0.000128 1024 340 1550 79872 19.5498 6.79782 102.42 208.372 337.319 337.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1960 3.2e-05 2048 70 2000 614400 46.6396 56.0455 1477.57 1675.91 3256.25 3256.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1760 0.000128 1024 230 550 143360 8.99101 6.83034 54.7163 209.187 279.828 279.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1110 0.001024 2048 410 1500 13312 1.36192 21.0327 52.2138 74.6496 74.7064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 710 6.4e-05 4096 250 3250 167936 132.028 55.5569 1580.99 1671.11 3439.84 3439.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1420 0.001024 4096 460 1000 15104 2.70758 33.1628 111.737 147.649 147.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 700 0.001024 1024 215 850 9216 1.22659 0.668288 5.62317 25.2075 32.8319 32.9222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 50 300 3.2e-05 2048 70 900 163840 195.681 55.9203 722.775 1670.42 2644.98 2645.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1420 0.001024 1024 200 250 17152 0.74096 2.45555 50.0885 53.328 53.3832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1130 0.000256 4096 370 3000 56832 11.4936 13.9366 396.301 418.916 840.722 840.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 870 0.000128 1024 340 1550 81920 19.6856 6.82768 92.994 209.223 328.914 329.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1960 3.2e-05 2048 70 2000 614736 46.8255 56.1462 3138.39 1675.69 4917.14 4917.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1760 0.000128 1024 230 550 144288 9.0064 6.84589 112.915 209.519 338.387 338.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1110 0.001024 2048 410 1500 13536 1.36602 46.1009 52.3145 99.8239 99.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 710 6.4e-05 4096 250 3250 170496 131.883 55.7015 3375.46 1674.72 5237.94 5238.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1420 0.001024 4096 460 1000 15408 2.72442 70.0557 112.702 185.527 185.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 700 0.001024 1024 215 850 10368 1.24781 0.693728 12.6589 26.1175 40.8264 40.9211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 300 3.2e-05 2048 70 900 172800 194.728 56.1743 766.807 1674.64 2692.54 2692.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1420 0.001024 1024 200 250 17424 0.743616 5.21338 51.2555 57.2552 57.3153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1130 0.000256 4096 370 3000 57168 11.5466 13.9837 836.827 419.185 1281.62 1281.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 870 0.000128 1024 340 1550 82944 19.3683 7.11523 199.211 207.243 433.126 433.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1960 3.2e-05 2048 70 2000 614592 46.6858 56.3348 2230.51 1677.37 4010.99 4011.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1760 0.000128 1024 230 550 144000 9.00054 6.84086 80.4799 209.834 306.259 306.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1110 0.001024 2048 410 1500 13392 1.3576 32.9728 52.1772 86.5512 86.6081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 710 6.4e-05 4096 250 3250 168192 131.757 55.5827 2373.8 1670.7 4232.01 4232.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1420 0.001024 4096 460 1000 15264 2.70774 50.3571 108.814 161.923 161.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 700 0.001024 1024 215 850 9792 1.24426 0.684032 8.46054 25.8537 36.3468 36.4371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 300 3.2e-05 2048 70 900 170496 194.1 55.9004 708.331 1670.43 2628.96 2629.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1420 0.001024 1024 200 250 17280 0.741792 3.6281 51.1818 55.5957 55.6524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1130 0.000256 4096 370 3000 56736 11.4688 13.9407 591.321 418.457 1035.26 1035.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 870 0.000128 1024 340 1550 78336 19.4694 6.79734 134.611 204.46 365.524 365.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1960 3.2e-05 2048 70 2000 614304 46.7968 56.178 1836.39 1675.88 3615.33 3615.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1760 0.000128 1024 230 550 143424 8.98691 6.84227 66.1918 208.962 291.084 291.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1110 0.001024 2048 410 1500 13392 1.36394 27.1462 52.3234 80.8742 80.9329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 710 6.4e-05 4096 250 3250 169344 131.859 55.6587 1967.93 1670.17 3825.79 3825.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1420 0.001024 4096 460 1000 15120 2.69894 41.0411 108.329 152.112 152.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 700 0.001024 1024 215 850 9504 1.26054 0.68448 6.84922 25.9251 34.8266 34.9166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 300 3.2e-05 2048 70 900 165888 195.522 55.9512 670.569 1672.19 2594.42 2594.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1420 0.001024 1024 200 250 17280 0.744352 2.99827 51.2574 55.0448 55.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1130 0.000256 4096 370 3000 56592 11.5238 13.9572 484.946 418.351 928.857 928.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 870 0.000128 1024 340 1550 76032 19.7917 6.78707 108.399 204.365 339.528 339.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1960 3.2e-05 2048 70 2000 614016 46.6305 56.1849 1741.99 1675.54 3520.44 3520.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1760 0.000128 1024 230 550 142848 8.97082 6.83213 62.9392 209.087 287.928 288.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1110 0.001024 2048 410 1500 13248 1.35578 25.8791 52.1315 79.4088 79.4652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 710 6.4e-05 4096 250 3250 165888 131.079 55.1441 1818.11 1657.77 3662.27 3662.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1420 0.001024 4096 460 1000 14976 2.69136 39.4452 106.988 149.17 149.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 700 0.001024 1024 215 850 9216 1.2256 0.668544 6.71299 25.2603 33.9715 34.0645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 50 300 3.2e-05 2048 70 900 165888 193.613 55.4107 708.818 1657.04 2615.07 2615.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1420 0.001024 1024 200 250 16992 0.73728 3.10886 49.9159 53.8033 53.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1130 0.000256 4096 370 3000 56448 11.4701 13.9386 456.523 422.929 904.934 905.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 870 0.000128 1024 340 1550 73728 19.0955 6.72307 100.032 198.308 324.341 324.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1960 3.2e-05 2048 70 2000 614160 46.8306 56.2287 1597.89 1675.13 3376.16 3376.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1760 0.000128 1024 230 550 142560 9.02717 6.84787 58.0397 209.157 283.169 283.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1110 0.001024 2048 410 1500 12960 1.34554 22.8383 51.548 75.7728 75.8293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 710 6.4e-05 4096 250 3250 167040 132.815 55.6765 1680.26 1670.89 3539.8 3539.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1420 0.001024 4096 460 1000 15120 2.72384 36.9453 113.392 153.104 153.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 700 0.001024 1024 215 850 8640 1.27011 0.681984 6.2104 25.734 34.0017 34.0972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 18 50 300 3.2e-05 2048 70 900 161280 196.58 56.0125 683.59 1672.53 2608.9 2609.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1420 0.001024 1024 200 250 16920 0.736416 2.87261 49.9138 53.564 53.6242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1130 0.000256 4096 370 3000 56880 11.5518 13.9687 424.162 419.227 868.98 869.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 870 0.000128 1024 340 1550 69120 20.0334 6.75126 87.0953 201.472 315.535 315.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1960 3.2e-05 2048 70 2000 614720 46.711 56.1132 3051.07 1677.27 4831.25 4831.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1760 0.000128 1024 230 550 144320 8.9896 6.84506 110.424 209.815 336.177 336.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1110 0.001024 2048 410 1500 13520 1.36266 44.8745 52.3433 98.6246 98.6829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 710 6.4e-05 4096 250 3250 170240 131.682 55.6691 3267.5 1677.04 5132.06 5132.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1420 0.001024 4096 460 1000 15440 2.72723 68.0632 113.095 183.929 183.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 700 0.001024 1024 215 850 10240 1.24243 0.686208 12.1157 26.0236 40.1794 40.2737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 300 3.2e-05 2048 70 900 171520 194.874 56.2004 727.5 1676.98 2655.75 2655.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1420 0.001024 1024 200 250 17440 0.7432 5.19699 51.3126 57.296 57.3524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1130 0.000256 4096 370 3000 57120 11.4884 13.947 809.084 418.925 1253.52 1253.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 870 0.000128 1024 340 1550 84480 19.486 6.84237 199.223 209.85 435.593 435.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1960 3.2e-05 2048 70 2000 614400 46.6142 55.9959 2090.64 1677.26 3870.59 3870.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1760 0.000128 1024 230 550 143360 8.94006 6.92717 75.0723 209.088 300.127 300.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1110 0.001024 2048 410 1500 13440 1.35987 31.1566 52.3474 84.9073 84.9646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 710 6.4e-05 4096 250 3250 168960 131.887 55.5916 2221.67 1677.7 4087.01 4087.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1420 0.001024 4096 460 1000 15360 2.72179 47.4337 115.257 165.454 165.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 700 0.001024 1024 215 850 10240 1.25005 0.690176 8.2655 26.135 36.4452 36.5346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 300 3.2e-05 2048 70 900 168960 194.935 56.0469 664.159 1677.42 2592.74 2592.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1420 0.001024 1024 200 250 17280 0.739232 3.328 51.2051 55.3175 55.3716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1130 0.000256 4096 370 3000 56960 11.4684 13.9237 552.678 422.715 1000.86 1000.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 870 0.000128 1024 340 1550 81920 19.2629 6.80365 132.268 206.553 365.075 365.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1960 3.2e-05 2048 70 2000 614400 46.6964 56.0759 1771.82 1675.44 3550.12 3550.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1760 0.000128 1024 230 550 143040 8.972 6.84646 63.7752 208.992 288.686 288.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1110 0.001024 2048 410 1500 13200 1.34963 26.0936 51.87 79.3543 79.4109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 710 6.4e-05 4096 250 3250 168960 131.638 55.6075 1915.82 1669.63 3772.86 3773.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1420 0.001024 4096 460 1000 15120 2.70592 39.9037 111.616 154.27 154.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 700 0.001024 1024 215 850 9600 1.27078 0.69632 6.8144 26.2196 35.1096 35.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 300 3.2e-05 2048 70 900 168960 194.661 55.9145 645.838 1669.15 2565.76 2565.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1420 0.001024 1024 200 250 17280 0.743424 3.20781 51.288 55.2843 55.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1130 0.000256 4096 370 3000 56640 11.4776 13.9553 471.751 418.518 915.776 915.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 870 0.000128 1024 340 1550 76800 19.8356 6.80141 106.089 206.455 339.363 339.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1960 3.2e-05 2048 70 2000 614400 46.6383 56.1623 1635.22 1677.48 3415.59 3415.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1760 0.000128 1024 230 550 142080 8.95155 6.82083 58.9442 208.414 283.231 283.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1110 0.001024 2048 410 1500 13120 1.3511 24.3133 51.9132 77.6213 77.6786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 710 6.4e-05 4096 250 3250 163840 130.959 54.9757 1697.81 1650.84 3534.74 3534.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1420 0.001024 4096 460 1000 15040 2.7079 36.5746 110.03 149.358 149.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 700 0.001024 1024 215 850 10240 1.26506 0.697856 7.12272 26.3452 35.5336 35.6253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 300 3.2e-05 2048 70 900 163840 196.321 56.0151 622.56 1677.57 2552.66 2552.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1420 0.001024 1024 200 250 16960 0.735808 2.67354 49.9429 53.3958 53.4508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1130 0.000256 4096 370 3000 56320 11.4642 13.9175 432.179 417.541 875.175 875.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 870 0.000128 1024 340 1550 81920 19.3391 6.80093 105.577 206.738 338.642 338.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1960 3.2e-05 2048 70 2000 613600 46.7476 56.0267 1571.11 1674.67 3348.64 3348.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1760 0.000128 1024 230 550 142400 8.97856 6.83894 56.7656 208.787 281.472 281.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1110 0.001024 2048 410 1500 13200 1.36211 23.1755 52.299 76.8801 76.9382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 710 6.4e-05 4096 250 3250 160000 132.853 55.0277 1601.75 1650.59 3440.39 3440.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1420 0.001024 4096 460 1000 14800 2.68829 34.4313 108.086 145.248 145.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 700 0.001024 1024 215 850 8000 1.19773 0.645056 5.35373 24.2923 31.5915 31.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 20 50 300 3.2e-05 2048 70 900 153600 195.409 55.15 617.471 1648.92 2517.14 2517.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1420 0.001024 1024 200 250 16800 0.73296 3.12934 49.8094 53.714 53.7682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1130 0.000256 4096 370 3000 56800 11.4918 13.9491 421.542 418.505 865.563 865.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 870 0.000128 1024 340 1550 76800 19.8833 6.91568 95.3839 206.677 329.045 329.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1960 3.2e-05 2048 70 1980 615104 46.7964 56.1514 2418.74 1676.15 4197.92 4198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1760 0.000128 1024 230 600 144640 8.9656 6.83354 99.1635 209.573 324.638 324.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1110 0.001024 2048 410 1500 13632 1.37216 36.1943 52.5395 90.1477 90.2062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 710 6.4e-05 4096 250 3240 171520 131.404 55.587 2649.45 1675.35 4511.96 4512.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1420 0.001024 4096 460 1020 15424 2.72976 55.765 114.422 172.961 173.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 700 0.001024 1024 215 840 11264 1.23699 0.696576 10.3141 26.2836 38.6329 38.7297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 300 3.2e-05 2048 70 900 182272 193.865 56.1029 914.24 1679.59 2843.98 2844.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1420 0.001024 1024 200 240 17568 0.744096 6.56413 51.2904 58.6429 58.6996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1130 0.000256 4096 370 3000 57024 11.4993 13.9489 650.191 419.184 1094.89 1094.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 870 0.000128 1024 340 1560 78848 19.9273 6.82787 148.67 208.923 384.536 384.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1960 3.2e-05 2048 70 1980 615040 46.6943 56.1771 1581.25 1676.1 3360.3 3360.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1760 0.000128 1024 230 600 144640 8.97347 6.82925 67.4239 209.678 293.006 293.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1110 0.001024 2048 410 1500 13568 1.36397 23.6082 52.3844 77.4007 77.4554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 710 6.4e-05 4096 250 3240 171008 131.513 55.6029 1723.92 1675.57 3586.76 3586.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1420 0.001024 4096 460 1020 15360 2.72384 36.4668 109.776 149.01 149.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 700 0.001024 1024 215 840 11264 1.23888 0.694752 7.04202 26.3199 35.397 35.5021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 300 3.2e-05 2048 70 900 182272 194.05 56.0578 913.263 1675.4 2838.96 2839.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1420 0.001024 1024 200 240 17536 0.74576 6.55475 51.2937 58.637 58.6953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1130 0.000256 4096 370 3000 56832 11.49 13.9345 423.251 418.667 867.416 867.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 870 0.000128 1024 340 1560 77824 20.0871 6.82938 96.2563 213.719 337.081 337.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1960 3.2e-05 2048 70 1980 614784 46.5997 56.098 1279.81 1677.23 3059.82 3059.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1760 0.000128 1024 230 600 144384 8.95917 6.83261 56.7599 209.49 282.143 282.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1110 0.001024 2048 410 1500 13536 1.36602 19.1828 52.428 73.0214 73.0788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 710 6.4e-05 4096 250 3240 170496 131.395 55.5753 1394.3 1674.39 3255.82 3255.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1420 0.001024 4096 460 1020 15360 2.72794 29.9964 114.004 146.771 146.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 700 0.001024 1024 215 840 10752 1.23494 0.688032 5.71901 26.0436 33.786 33.8845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 300 3.2e-05 2048 70 900 181248 193.95 55.9537 905.978 1674.14 2830.21 2830.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1420 0.001024 1024 200 240 17472 0.742592 6.52067 51.2727 58.5795 58.6353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1130 0.000256 4096 370 3000 56832 11.4732 13.9266 394.336 419.09 838.899 838.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 870 0.000128 1024 340 1560 76800 19.8186 6.80342 78.1437 206.436 311.388 311.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1960 3.2e-05 2048 70 1980 614656 46.7329 56.3641 1110.5 1675.59 2889.26 2889.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1760 0.000128 1024 230 600 143872 9.00301 6.83213 160.958 209.015 385.91 386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1110 0.001024 2048 410 1500 13440 1.35978 16.6176 52.2153 70.2352 70.2913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 710 6.4e-05 4096 250 3240 169984 131.752 55.532 2038.63 1670.42 3896.51 3896.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1420 0.001024 4096 460 1020 15232 2.71565 25.6836 111.008 139.45 139.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 700 0.001024 1024 215 840 10752 1.22461 0.704512 5.11229 25.7248 32.8653 32.9482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 300 3.2e-05 2048 70 900 180224 194.234 55.8921 902.163 1670.09 2822.57 2822.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1420 0.001024 1024 200 240 17408 0.741792 6.48541 51.2072 58.4768 58.5336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1130 0.000256 4096 370 3000 56576 11.4708 13.9259 348.638 418.302 792.413 792.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 870 0.000128 1024 340 1560 77824 20.1117 7.39718 68.7689 212.425 308.889 309.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1960 3.2e-05 2048 70 1980 615120 46.7972 56.2508 3329.31 1677.6 5110.05 5110.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1760 0.000128 1024 230 600 144640 9.01114 6.84067 138.621 209.767 364.341 364.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1110 0.001024 2048 410 1500 13600 1.36726 49.7055 52.4499 103.566 103.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 710 6.4e-05 4096 250 3240 171520 131.806 55.7115 3618.14 1677.63 5483.45 5483.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1420 0.001024 4096 460 1020 15400 2.72365 76.6198 112.05 191.435 191.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 700 0.001024 1024 215 840 11040 1.23859 0.6912 14.2956 26.1839 42.5092 42.6123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 300 3.2e-05 2048 70 900 181760 193.062 56.2359 1147.41 1676.76 3073.65 3073.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1420 0.001024 1024 200 240 17560 0.74384 5.44154 51.3128 57.5432 57.6015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1130 0.000256 4096 370 3000 56960 11.548 13.9692 888.016 419.475 1333.08 1333.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 870 0.000128 1024 340 1560 79360 20.0221 6.84442 208.648 209.797 445.501 445.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1960 3.2e-05 2048 70 1980 614880 46.6617 56.0701 2068.38 1675.82 3847.02 3847.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1760 0.000128 1024 230 600 144640 8.9889 6.84032 89.0948 209.639 314.663 314.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1110 0.001024 2048 410 1500 13520 1.36378 31.1644 52.297 84.8676 84.9226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 710 6.4e-05 4096 250 3240 171520 131.583 55.6755 2252.19 1675.6 4115.21 4115.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1420 0.001024 4096 460 1020 15360 2.72979 47.4784 114.065 164.318 164.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 700 0.001024 1024 215 840 10880 1.23437 0.689728 8.52109 26.003 36.5491 36.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 300 3.2e-05 2048 70 900 181760 192.855 56.0659 1149.54 1675.49 3074.14 3074.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1420 0.001024 1024 200 240 17520 0.745824 3.32877 51.288 55.4071 55.4648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1130 0.000256 4096 370 3000 56800 11.4756 13.9551 553.644 418.561 997.711 997.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 870 0.000128 1024 340 1560 79360 20.013 6.84237 129.256 209.673 365.967 366.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1960 3.2e-05 2048 70 1980 614880 46.7937 56.1926 1687.08 1675.75 3465.9 3465.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1760 0.000128 1024 230 600 144480 9.01168 6.84304 74.8483 209.476 300.282 300.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1110 0.001024 2048 410 1500 13440 1.3592 25.3036 52.1922 78.8975 78.9529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 710 6.4e-05 4096 250 3240 168960 131.989 55.6173 1814.36 1669.12 3671.26 3671.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1420 0.001024 4096 460 1020 15240 2.71181 38.7987 114.094 155.648 155.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 700 0.001024 1024 215 840 10560 1.24502 0.688128 7.31645 26.0554 35.4026 35.5041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 300 3.2e-05 2048 70 900 176640 193.619 55.9514 1106.56 1668.88 3025.21 3025.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1420 0.001024 1024 200 240 17400 0.743424 2.80742 51.176 54.7685 54.8258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1130 0.000256 4096 370 3000 56880 11.5469 13.9737 454.089 419.119 898.803 898.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 870 0.000128 1024 340 1560 76800 19.904 6.80781 102.126 206.297 335.324 335.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1960 3.2e-05 2048 70 1980 614720 46.5758 56.2696 1428.86 1675.63 3207.43 3207.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1760 0.000128 1024 230 600 144000 8.94368 6.82995 64.6165 208.886 289.378 289.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1110 0.001024 2048 410 1500 13440 1.3591 21.1644 52.2969 74.8624 74.9179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 710 6.4e-05 4096 250 3240 171520 131.391 55.5937 1559.5 1676.05 3422.7 3422.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1420 0.001024 4096 460 1020 15200 2.7136 32.7669 111.577 147.102 147.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 700 0.001024 1024 215 840 10880 1.23885 0.69184 6.27421 26.1088 34.411 34.5129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 300 3.2e-05 2048 70 900 179200 193.159 56.0353 1146.45 1677.14 3072.97 3073.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1420 0.001024 1024 200 240 17440 0.745888 10.7683 51.2885 62.8455 62.9048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1130 0.000256 4096 370 3000 56640 11.4608 13.9305 383.778 418.039 827.284 827.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 870 0.000128 1024 340 1560 76800 19.8129 6.80403 87.3378 206.345 320.487 320.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1960 3.2e-05 2048 70 1980 614976 46.7087 56.2057 3058.18 1675.49 4836.67 4836.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1760 0.000128 1024 230 600 144576 8.97533 6.84032 123.571 209.452 348.94 349.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1110 0.001024 2048 410 1500 13584 1.3649 45.886 52.3701 99.6643 99.7212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 710 6.4e-05 4096 250 3240 171264 131.489 55.656 3319.98 1673.05 5180.35 5180.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1420 0.001024 4096 460 1020 15408 2.72179 70.3345 112.836 185.934 185.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 700 0.001024 1024 215 840 11136 1.23648 0.690624 13.1188 26.2074 41.3596 41.4495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 60 300 3.2e-05 2048 70 900 181248 192.82 56.0642 920.949 1674.1 2844.13 2844.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1420 0.001024 1024 200 240 17520 0.741376 5.14662 51.2426 57.1743 57.2281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1130 0.000256 4096 370 3000 56928 11.4997 13.9551 814.59 418.872 1258.99 1259.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 870 0.000128 1024 340 1560 78336 19.9359 6.8264 188.67 208.205 423.824 423.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1960 3.2e-05 2048 70 1980 614784 46.5955 55.9962 1916.34 1675.88 3694.9 3694.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1760 0.000128 1024 230 600 144384 8.96454 6.82819 77.6955 209.31 302.897 302.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1110 0.001024 2048 410 1500 13536 1.36131 28.5374 52.3825 82.3271 82.3808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 710 6.4e-05 4096 250 3240 170496 131.421 55.5796 2074.95 1673.59 3935.7 3935.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1420 0.001024 4096 460 1020 15360 2.72192 43.9899 112.86 159.617 159.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 700 0.001024 1024 215 840 10752 1.23418 0.689248 8.3679 26.0234 36.4188 36.5095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 300 3.2e-05 2048 70 900 181248 192.765 55.9452 1017.92 1676.45 2943.26 2943.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1420 0.001024 1024 200 240 17472 0.745472 3.21741 51.2514 55.2556 55.3119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1130 0.000256 4096 370 3000 56832 11.477 13.9324 511.984 418.727 956.194 956.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 870 0.000128 1024 340 1560 76800 19.8147 6.79936 116.716 206.262 349.774 349.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1960 3.2e-05 2048 70 1980 614592 46.6916 56.1582 1572.88 1676.94 3352.75 3352.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1760 0.000128 1024 230 600 144576 8.99107 7.41146 63.3282 209.797 289.632 289.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1110 0.001024 2048 410 1500 13392 1.35872 23.5676 52.1619 77.131 77.1875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 710 6.4e-05 4096 250 3240 170496 131.356 55.5557 1708.65 1670.36 3566.09 3566.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1420 0.001024 4096 460 1020 15264 2.72339 36.4567 112.385 151.608 151.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 700 0.001024 1024 215 840 10368 1.23616 0.683424 6.52022 25.8503 34.3956 34.4875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 300 3.2e-05 2048 70 900 179712 193.017 55.9238 1011.63 1669.98 2930.74 2930.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1420 0.001024 1024 200 240 17424 0.743424 2.83238 51.2756 54.8932 54.9504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1130 0.000256 4096 370 3000 56448 11.4893 13.9383 420.487 418.279 864.269 864.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 870 0.000128 1024 340 1560 73728 19.95 6.79094 91.974 204.421 323.326 323.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1960 3.2e-05 2048 70 1980 614784 46.6248 56.7354 1419.95 1676.32 3199.71 3199.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1760 0.000128 1024 230 600 144384 8.97488 6.82982 62.9212 209.47 288.294 288.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1110 0.001024 2048 410 1500 13440 1.36406 21.1845 52.3919 74.9835 75.0367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 710 6.4e-05 4096 250 3240 168960 131.355 55.3554 1526.57 1665.48 3378.92 3379.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1420 0.001024 4096 460 1020 15168 2.71763 32.6943 111.706 147.16 147.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 700 0.001024 1024 215 840 10752 1.24317 0.692224 6.55149 26.1529 34.7384 34.8406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 300 3.2e-05 2048 70 900 178176 192.736 55.6339 1000.81 1664.98 2914.35 2914.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1420 0.001024 1024 200 240 17280 0.741152 2.48627 50.0676 53.3378 53.3948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1130 0.000256 4096 370 3000 56448 11.4528 13.9107 380.699 419.876 826.013 826.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 870 0.000128 1024 340 1560 73728 20.2097 6.80176 82.8944 206.421 316.514 316.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1960 3.2e-05 2048 70 1980 614400 46.7249 56.1315 1233.25 1675.44 3011.63 3011.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1760 0.000128 1024 230 600 144000 8.97248 6.84061 55.3387 208.993 280.245 280.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1110 0.001024 2048 410 1500 13200 1.3521 18.1313 51.8709 71.3955 71.4527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 710 6.4e-05 4096 250 3240 168960 131.675 55.601 1322.98 1669.65 3180.07 3180.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1420 0.001024 4096 460 1020 15120 2.71616 27.7304 110.12 140.611 140.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 700 0.001024 1024 215 840 10560 1.24989 0.692736 5.71766 26.2169 33.9757 34.0762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 300 3.2e-05 2048 70 900 176640 193.571 56.0154 986.888 1669.03 2905.7 2905.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1420 0.001024 1024 200 240 17280 0.74416 2.28022 51.1844 54.2524 54.3089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1130 0.000256 4096 370 3000 56640 11.5014 13.9494 331.636 418.608 775.77 775.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 870 0.000128 1024 340 1560 76800 19.8645 6.80781 75.2821 206.455 308.591 308.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1960 3.2e-05 2048 70 1980 614992 46.8276 56.167 2921.62 1676.01 4700.71 4700.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1760 0.000128 1024 230 600 144480 9.0153 6.84336 117.055 209.57 342.583 342.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1110 0.001024 2048 410 1500 13608 1.36826 43.9501 52.4697 97.8298 97.8852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 710 6.4e-05 4096 250 3240 171136 131.883 55.7134 3175.8 1672.85 5036.41 5036.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1420 0.001024 4096 460 1020 15400 2.7264 67.1866 114.971 184.926 184.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 700 0.001024 1024 215 840 10976 1.23485 0.688128 12.5512 26.0582 40.6385 40.7301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 60 300 3.2e-05 2048 70 900 180992 193.259 56.0579 835.914 1672.89 2758.31 2758.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1420 0.001024 1024 200 240 17528 0.744992 4.8215 51.2676 56.8775 56.9311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1130 0.000256 4096 370 3000 57008 11.5487 13.9736 782.338 421.923 1229.86 1229.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 870 0.000128 1024 340 1560 78848 20.0508 6.84643 180.633 209.306 417.019 417.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1960 3.2e-05 2048 70 1980 614880 46.6883 56.33 1850.72 1677.36 3631.18 3631.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1760 0.000128 1024 230 600 144256 8.97805 6.83834 74.3979 209.531 299.848 299.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1110 0.001024 2048 410 1500 13552 1.36573 27.8979 52.5209 81.8272 81.8811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 710 6.4e-05 4096 250 3240 170240 131.614 55.6562 2002.15 1674.66 3864.25 3864.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1420 0.001024 4096 460 1020 15344 2.72675 43.2772 115.066 161.113 161.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 700 0.001024 1024 215 840 10752 1.24176 0.692224 7.8401 26.1551 36.0305 36.1182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 60 300 3.2e-05 2048 70 900 179200 193.205 56.0333 802.14 1674.37 2725.93 2726.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1420 0.001024 1024 200 240 17472 0.74464 3.25427 51.2922 55.3351 55.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1130 0.000256 4096 370 3000 56896 11.5056 13.9481 495.785 419.216 940.529 940.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 870 0.000128 1024 340 1560 75264 20.1449 6.82189 109.996 207.168 344.316 344.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1960 3.2e-05 2048 70 1980 614544 46.7552 56.1705 1550.86 1677.04 3330.91 3330.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1760 0.000128 1024 230 600 143808 9.02214 6.84179 62.9362 209.583 288.482 288.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1110 0.001024 2048 410 1500 13440 1.36291 23.257 52.3653 77.0284 77.0839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 710 6.4e-05 4096 250 3240 169344 132.175 55.7327 1679.49 1675.64 3543.2 3543.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1420 0.001024 4096 460 1020 15288 2.72979 35.8892 114.047 152.713 152.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 700 0.001024 1024 215 840 10080 1.23245 0.678144 6.67648 25.6295 34.3215 34.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 60 300 3.2e-05 2048 70 900 177408 194.054 56.0931 780.093 1674.32 2704.76 2704.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1420 0.001024 1024 200 240 17304 0.741856 2.86272 50.0881 53.7347 53.7911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1130 0.000256 4096 370 3000 56784 11.5466 13.9759 419.145 419.471 864.213 864.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 870 0.000128 1024 340 1560 75264 20.5143 6.83827 93.5162 209.618 330.672 330.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1960 3.2e-05 2048 70 1980 614656 46.6412 56.0839 1368.53 1677.13 3148.48 3148.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1760 0.000128 1024 230 600 144256 8.97459 6.83344 55.194 209.684 280.785 280.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1110 0.001024 2048 410 1500 13440 1.36602 20.5273 52.5217 74.4564 74.5144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 710 6.4e-05 4096 250 3240 168448 131.903 55.5766 1468.33 1675.64 3331.61 3331.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1420 0.001024 4096 460 1020 15232 2.7297 30.8384 114.051 147.662 147.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 700 0.001024 1024 215 840 9856 1.23581 0.680192 5.88122 25.7021 33.6062 33.6998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 300 3.2e-05 2048 70 900 179200 193.41 55.9427 930.697 1676.5 2856.73 2856.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1420 0.001024 1024 200 240 17248 0.741056 2.39203 50.0896 53.2637 53.3193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1130 0.000256 4096 370 3000 56448 11.4538 13.9074 364.205 417.423 807.06 807.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 870 0.000128 1024 340 1560 71680 19.8373 6.75152 77.9474 202.511 307.231 307.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1960 3.2e-05 2048 70 1980 614320 46.8378 56.2237 1207.75 1675.57 2986.47 2986.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1760 0.000128 1024 230 600 143360 9.02986 6.84646 54.6733 209.293 279.946 280.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1110 0.001024 2048 410 1500 13160 1.35235 17.8954 51.8744 71.1668 71.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 710 6.4e-05 4096 250 3240 165760 131.873 55.3059 1277.8 1659.79 3124.94 3125.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1420 0.001024 4096 460 1020 15120 2.72179 27.782 111.454 142.001 142.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 700 0.001024 1024 215 840 10080 1.25504 0.690176 5.55827 26.0583 33.6612 33.7689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 300 3.2e-05 2048 70 900 170240 194.11 55.4742 883.617 1659.07 2792.46 2792.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1420 0.001024 1024 200 240 17080 0.739584 2.1456 49.9201 52.8473 52.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1130 0.000256 4096 370 3000 56560 11.5462 13.9728 324.074 419.238 768.903 768.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 870 0.000128 1024 340 1560 71680 20.2513 6.79894 69.3311 204.822 301.385 301.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1960 3.2e-05 2048 70 1980 615040 46.6765 56.2875 2768.57 1675.9 4547.53 4547.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1760 0.000128 1024 230 600 144640 8.97818 6.82691 112.336 209.583 337.826 337.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1110 0.001024 2048 410 1500 13568 1.36675 41.4831 52.3746 95.2696 95.3262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 710 6.4e-05 4096 250 3240 171008 131.519 55.5907 3002.19 1676.19 4865.65 4865.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1420 0.001024 4096 460 1020 15360 2.72374 63.7355 110.809 177.31 177.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 700 0.001024 1024 215 840 11264 1.23917 0.69776 12.2985 26.3191 40.6606 40.7525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 300 3.2e-05 2048 70 900 182272 192.72 56.0269 783.606 1675.11 2707.65 2707.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1420 0.001024 1024 200 240 17536 0.743424 4.764 51.2868 56.8384 56.8955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1130 0.000256 4096 370 3000 56832 11.4852 13.9289 737.29 418.478 1181.26 1181.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 870 0.000128 1024 340 1560 77824 20.1042 6.82413 169.128 208.931 405.174 405.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1960 3.2e-05 2048 70 1980 614656 46.664 55.9824 1868.99 1675.63 3647.35 3647.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1760 0.000128 1024 230 600 143872 8.96765 6.83008 76.6153 209.023 301.534 301.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1110 0.001024 2048 410 1500 13440 1.35965 27.6788 52.2137 81.2953 81.3514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 710 6.4e-05 4096 250 3240 169984 131.444 55.5606 2039.94 1671.09 3898.2 3898.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1420 0.001024 4096 460 1020 15232 2.7136 42.9212 112.124 157.801 157.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 700 0.001024 1024 215 840 10752 1.21933 0.681632 8.30042 25.7271 36.0375 36.1324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 300 3.2e-05 2048 70 900 180224 192.638 55.8735 719.552 1673.88 2642.13 2642.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1420 0.001024 1024 200 240 17408 0.7416 3.02227 51.202 55.0102 55.0664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1130 0.000256 4096 370 3000 56576 11.4852 13.9238 503.949 418.229 947.657 947.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 870 0.000128 1024 340 1560 77824 20.1103 6.83238 113.672 209.063 349.866 350.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1960 3.2e-05 2048 70 1980 614784 46.6262 56.0592 1548.23 1677.63 3328.63 3328.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1760 0.000128 1024 230 600 144384 8.9823 6.82829 63.6375 209.649 289.198 289.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1110 0.001024 2048 410 1500 13440 1.36192 22.8903 52.4353 76.7306 76.7868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 710 6.4e-05 4096 250 3240 168960 131.351 55.3643 1684.29 1666.81 3537.98 3538.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1420 0.001024 4096 460 1020 15168 2.71222 35.6347 112.951 151.341 151.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 700 0.001024 1024 215 840 10752 1.2448 0.691328 7.14963 26.1741 35.368 35.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 60 300 3.2e-05 2048 70 900 178176 192.428 55.6803 709.655 1666.3 2624.25 2624.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1420 0.001024 1024 200 240 17280 0.739616 2.75683 50.0943 53.6339 53.6901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1130 0.000256 4096 370 3000 56448 11.4729 13.908 418.738 417.672 861.863 861.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 870 0.000128 1024 340 1560 73728 20.2128 6.79971 89.6486 208.319 325.168 325.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1960 3.2e-05 2048 70 1980 614400 46.6362 56.0067 1423.23 1677.49 3203.44 3203.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1760 0.000128 1024 230 600 143360 8.97363 6.83027 59.0811 209.383 284.368 284.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1110 0.001024 2048 410 1500 13312 1.35667 21.3898 52.2618 75.0527 75.1084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 710 6.4e-05 4096 250 3240 167936 131.996 55.5501 1546.89 1672.66 3407.26 3407.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1420 0.001024 4096 460 1020 15104 2.7143 32.5514 110.15 145.459 145.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 700 0.001024 1024 215 840 10240 1.20726 0.669696 6.54205 25.2314 33.758 33.8484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 60 300 3.2e-05 2048 70 900 180224 193.108 55.9259 744.236 1671.99 2665.46 2665.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1420 0.001024 1024 200 240 17152 0.738336 2.3088 50.0022 53.0916 53.1468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1130 0.000256 4096 370 3000 56320 11.491 13.9323 384.928 419.377 829.801 829.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 870 0.000128 1024 340 1560 73728 20.6386 6.83344 82.5228 209.417 319.597 319.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1960 3.2e-05 2048 70 1980 614400 46.633 56.0104 1304.78 1675.94 3083.45 3083.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1760 0.000128 1024 230 600 143360 8.9415 6.81747 54.1125 208.227 278.2 278.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1110 0.001024 2048 410 1500 13120 1.3519 19.61 51.8686 72.8724 72.9311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 710 6.4e-05 4096 250 3240 163840 130.975 54.9736 1378.3 1649.33 3213.74 3213.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1420 0.001024 4096 460 1020 15040 2.71875 29.6999 108.261 140.723 140.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 700 0.001024 1024 215 840 10240 1.26512 0.698176 6.20195 26.3248 34.5965 34.6911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 60 300 3.2e-05 2048 70 900 174080 194.574 56.0345 713.768 1675.93 2640.5 2640.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1420 0.001024 1024 200 240 17280 0.743904 2.52317 51.2891 54.5991 54.6585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1130 0.000256 4096 370 3000 56320 11.4633 13.9121 353.241 417.157 795.85 795.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 870 0.000128 1024 340 1560 71680 20.4709 6.80346 74.2005 206.548 308.209 308.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1960 3.2e-05 2048 70 1984 614912 46.6691 56.1292 2406.62 1675.89 4185.39 4185.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1760 0.000128 1024 230 576 144256 8.97325 6.83405 95.7547 209.535 321.195 321.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1110 0.001024 2048 410 1536 13504 1.37533 36.1042 52.506 90.0315 90.0909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 710 6.4e-05 4096 250 3264 168960 131.953 55.5943 2592.05 1675.1 4454.87 4455.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1420 0.001024 4096 460 1024 15392 2.72589 55.212 111.244 169.226 169.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 700 0.001024 1024 215 832 11008 1.24285 0.695136 10.0301 26.2804 38.3489 38.4523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 300 3.2e-05 2048 70 896 162816 197.792 56.0903 758.72 1678.5 2691.29 2691.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1420 0.001024 1024 200 256 17440 0.745472 6.63581 51.2915 58.7164 58.7735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1130 0.000256 4096 370 3008 56576 11.4972 13.947 639.615 419.003 1084.14 1084.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 870 0.000128 1024 340 1536 79872 19.846 6.82803 147.214 208.889 382.961 383.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1960 3.2e-05 2048 70 1984 614784 46.6845 56.1059 1541.8 1677.66 3322.35 3322.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1760 0.000128 1024 230 576 144128 8.98202 6.82998 64.2396 209.896 290.05 290.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1110 0.001024 2048 410 1536 13440 1.36752 23.3846 52.4686 77.266 77.3222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 710 6.4e-05 4096 250 3264 168960 132.07 55.5889 1664.81 1677.16 3529.79 3529.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1420 0.001024 4096 460 1024 15360 2.72576 35.697 110.008 148.476 148.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 700 0.001024 1024 215 832 11008 1.24672 0.69664 6.66234 26.3585 35.0656 35.1703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 300 3.2e-05 2048 70 896 161792 198.707 56.1827 754.923 1676.99 2687 2687.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1420 0.001024 1024 200 256 17408 0.744064 6.58675 51.3157 58.6916 58.7489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1130 0.000256 4096 370 3008 56448 11.4895 13.9366 410.132 419.11 854.747 854.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 870 0.000128 1024 340 1536 79872 19.8673 6.83443 94.7602 214.315 335.967 336.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1960 3.2e-05 2048 70 1984 614592 46.5965 56.0517 1270.76 1677.6 3051.09 3051.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1760 0.000128 1024 230 576 144000 8.98544 6.83203 54.8407 209.513 280.273 280.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1110 0.001024 2048 410 1536 13440 1.37011 19.3536 52.5541 73.321 73.3753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 710 6.4e-05 4096 250 3264 167424 132.435 55.5869 1360.79 1674.56 3223.53 3223.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1420 0.001024 4096 460 1024 15264 2.71645 29.5229 112.53 144.813 144.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 700 0.001024 1024 215 832 10752 1.23309 0.689568 5.59984 26.053 33.6764 33.7764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 300 3.2e-05 2048 70 896 159744 198.505 55.9247 743.694 1674.31 2672.62 2672.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1420 0.001024 1024 200 256 17376 0.74752 6.60902 51.3148 58.7143 58.7735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1130 0.000256 4096 370 3008 56448 11.4627 13.9407 339.957 419.126 784.558 784.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 870 0.000128 1024 340 1536 76800 19.8248 6.79197 76.2809 206.459 309.54 309.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1960 3.2e-05 2048 70 1984 614400 46.7397 56.2005 1099.12 1676.7 2878.84 2878.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1760 0.000128 1024 230 576 143360 9.00042 6.83418 152.93 209.161 378.025 378.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1110 0.001024 2048 410 1536 13312 1.36202 16.5486 52.3001 70.2553 70.3119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 710 6.4e-05 4096 250 3264 167936 132.36 55.5375 2013.77 1672.17 3874.01 3874.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1420 0.001024 4096 460 1024 15232 2.71795 25.1797 110.069 138.011 138.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 700 0.001024 1024 215 832 10240 1.23197 0.704512 4.69891 25.744 32.4801 32.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 300 3.2e-05 2048 70 896 159744 198.216 55.9043 743.865 1673.18 2671.36 2671.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1420 0.001024 1024 200 256 17280 0.743424 6.57408 51.2264 58.586 58.6431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1130 0.000256 4096 370 3008 56320 11.4756 13.9221 344.988 418.615 789.08 789.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 870 0.000128 1024 340 1536 77824 20.1131 6.8297 67.0662 209.201 303.396 303.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1960 3.2e-05 2048 70 1984 614880 46.7969 56.1521 3231.99 1676.41 5011.44 5011.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1760 0.000128 1024 230 576 144320 9.02454 6.84387 130.098 209.614 355.679 355.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1110 0.001024 2048 410 1536 13480 1.37331 48.6349 52.4713 102.523 102.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 710 6.4e-05 4096 250 3264 168960 132.432 55.7156 3467.1 1675.8 5331.21 5331.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1420 0.001024 4096 460 1024 15400 2.72522 74.1187 111.005 187.89 187.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 700 0.001024 1024 215 832 10880 1.23904 0.693568 13.1947 26.1652 41.3919 41.4902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 300 3.2e-05 2048 70 896 162560 196.839 56.136 988.928 1680.47 2922.56 2922.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1420 0.001024 1024 200 256 17440 0.747712 5.58992 51.3059 57.6871 57.7434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1130 0.000256 4096 370 3008 56560 11.546 13.979 856.465 419.179 1301.24 1301.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 870 0.000128 1024 340 1536 80640 19.9363 6.84448 201.209 209.646 437.82 437.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1960 3.2e-05 2048 70 1984 614720 46.6863 56.1435 1969.78 1675.86 3748.55 3748.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1760 0.000128 1024 230 576 144320 8.99344 6.84442 83.465 209.638 309.044 309.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1110 0.001024 2048 410 1536 13440 1.36838 29.9013 52.4641 83.7788 83.8359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 710 6.4e-05 4096 250 3264 168960 132.112 55.681 2106.65 1675.64 3970.25 3970.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1420 0.001024 4096 460 1024 15360 2.72771 45.6435 109.938 158.352 158.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 700 0.001024 1024 215 832 10560 1.23699 0.687936 8.10576 26.0018 36.1326 36.2377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 300 3.2e-05 2048 70 896 161280 197.078 56.0525 980.715 1679.09 2913.13 2913.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1420 0.001024 1024 200 256 17360 0.746304 3.44061 51.2496 55.4793 55.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1130 0.000256 4096 370 3008 56320 11.4891 13.95 519.669 418.473 963.655 963.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 870 0.000128 1024 340 1536 79360 19.9867 6.85514 121.854 209.674 358.555 358.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1960 3.2e-05 2048 70 1984 614640 46.7774 56.1121 1628.2 1676 3407.18 3407.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1760 0.000128 1024 230 576 144000 9.0073 6.84646 70.337 209.504 295.797 295.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1110 0.001024 2048 410 1536 13320 1.36397 24.703 52.2522 78.3613 78.4151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 710 6.4e-05 4096 250 3264 167040 132.62 55.6231 1729.43 1669.23 3587.06 3587.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1420 0.001024 4096 460 1024 15240 2.71757 37.0504 109.996 149.807 149.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 700 0.001024 1024 215 832 10560 1.24474 0.688128 6.87584 26.0608 34.9674 35.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 300 3.2e-05 2048 70 896 157440 197.46 55.9715 954.54 1668.97 2877.13 2877.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1420 0.001024 1024 200 256 17280 0.742912 2.85082 51.1974 54.8329 54.8877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1130 0.000256 4096 370 3008 56400 11.5405 13.9728 432.163 419.177 876.929 877.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 870 0.000128 1024 340 1536 76800 19.8784 6.81181 96.9874 206.325 330.184 330.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1960 3.2e-05 2048 70 1984 614400 46.6179 55.9769 1398.19 1675.66 3176.54 3176.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1760 0.000128 1024 230 576 143360 8.95168 6.89923 61.8701 208.889 286.709 286.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1110 0.001024 2048 410 1536 13280 1.36397 21.2245 52.2423 74.8733 74.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 710 6.4e-05 4096 250 3264 168960 131.979 55.5786 1500.68 1676.07 3364.47 3364.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1420 0.001024 4096 460 1024 15200 2.71942 32.4274 112.708 147.9 147.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 700 0.001024 1024 215 832 10240 1.24576 0.690176 6.10666 26.1383 34.2796 34.3799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 300 3.2e-05 2048 70 896 158720 197.43 55.9797 980.958 1675.66 2910.22 2910.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1420 0.001024 1024 200 256 17280 0.743424 10.8158 51.2475 62.8492 62.9023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1130 0.000256 4096 370 3008 56000 11.4722 13.9305 368.937 418.054 812.467 812.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 870 0.000128 1024 340 1536 76800 19.8088 6.79811 83.6926 206.354 316.839 316.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1960 3.2e-05 2048 70 1984 614400 46.746 56.1737 1276.4 1677.46 3056.87 3056.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1760 0.000128 1024 230 576 144000 9.02426 6.84576 57.5617 209.743 283.276 283.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1110 0.001024 2048 410 1536 13200 1.36115 19.2826 52.1769 72.8628 72.9184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 710 6.4e-05 4096 250 3264 166400 132.533 55.5315 1352.37 1667.24 3207.84 3207.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1420 0.001024 4096 460 1024 15200 2.71718 28.9489 112.105 143.811 143.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 700 0.001024 1024 215 832 10400 1.2536 0.689888 5.24202 26.1837 33.4686 33.5726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 300 3.2e-05 2048 70 896 153600 197.775 55.8981 937.415 1668.27 2859.55 2859.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1420 0.001024 1024 200 256 17200 0.745472 10.6235 51.2144 62.6258 62.6812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1130 0.000256 4096 370 3008 56000 11.5159 13.9325 338.015 424.286 787.82 787.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 870 0.000128 1024 340 1536 76800 19.9086 6.81926 77.4232 206.616 310.951 311.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1960 3.2e-05 2048 70 1984 614784 46.7046 56.1593 2985.26 1675.51 4763.72 4763.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1760 0.000128 1024 230 576 144192 8.99638 6.8423 116.849 209.452 342.24 342.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1110 0.001024 2048 410 1536 13488 1.37085 45.1284 52.4908 99.0321 99.0893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 710 6.4e-05 4096 250 3264 168192 132.204 55.6507 3178.26 1672.47 5038.76 5038.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1420 0.001024 4096 460 1024 15360 2.72246 68.1329 110.566 181.464 181.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 700 0.001024 1024 215 832 10944 1.24461 0.690624 12.584 26.21 40.8345 40.9293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 64 300 3.2e-05 2048 70 896 161280 196.591 55.9897 786.671 1672.28 2711.71 2711.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1420 0.001024 1024 200 256 17424 0.745472 5.28589 51.2879 57.3613 57.4198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1130 0.000256 4096 370 3008 56544 11.5085 13.9519 786.692 418.964 1231.19 1231.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 870 0.000128 1024 340 1536 78336 19.9353 6.82403 180.912 208.205 416.057 416.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1960 3.2e-05 2048 70 1984 614592 46.6026 56.2176 1862.68 1677.39 3642.98 3643.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1760 0.000128 1024 230 576 144000 8.98035 6.82906 73.1785 209.511 298.596 298.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1110 0.001024 2048 410 1536 13440 1.37021 28.1318 52.5553 82.0988 82.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 710 6.4e-05 4096 250 3264 167424 132.4 55.5993 1977.4 1674.56 3840.12 3840.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1420 0.001024 4096 460 1024 15264 2.71443 42.6971 110.432 155.888 155.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 700 0.001024 1024 215 832 10752 1.23587 0.687072 8.0449 26.0487 36.1225 36.2125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 300 3.2e-05 2048 70 896 159744 197.118 55.9128 863.522 1674.31 2791.05 2791.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1420 0.001024 1024 200 256 17376 0.74528 3.30826 51.319 55.4161 55.4714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1130 0.000256 4096 370 3008 56448 11.4594 13.9335 493.116 419.124 937.707 937.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 870 0.000128 1024 340 1536 76800 19.8108 6.79565 111.917 206.466 345.178 345.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1960 3.2e-05 2048 70 1984 614592 46.691 56.1659 1529.62 1675.61 3308.17 3308.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1760 0.000128 1024 230 576 144000 9.00099 6.84211 59.809 209.628 285.38 285.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1110 0.001024 2048 410 1536 13392 1.37056 22.8884 52.501 76.8036 76.8594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 710 6.4e-05 4096 250 3264 165888 132.703 55.5602 1619.11 1669.03 3476.57 3476.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1420 0.001024 4096 460 1024 15264 2.7239 34.8037 113.429 150.999 151.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 700 0.001024 1024 215 832 10368 1.23344 0.681984 6.34106 25.8287 34.191 34.2842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 300 3.2e-05 2048 70 896 156672 197.62 55.9297 844.994 1668.66 2767.39 2767.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1420 0.001024 1024 200 256 17280 0.743424 2.90714 51.2265 54.918 54.9732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1130 0.000256 4096 370 3008 56160 11.4872 13.9388 407.006 418.009 850.515 850.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 870 0.000128 1024 340 1536 73728 19.9255 6.78934 88.0406 204.256 319.196 319.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1960 3.2e-05 2048 70 1984 614400 46.6534 56.1076 1358.28 1677.25 3138.38 3138.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1760 0.000128 1024 230 576 143616 8.9849 6.83213 58.4203 209.586 283.926 284.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1110 0.001024 2048 410 1536 13248 1.36192 20.6283 52.2816 74.3141 74.3723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 710 6.4e-05 4096 250 3264 165888 132.234 55.3779 1435.2 1666.42 3289.41 3289.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1420 0.001024 4096 460 1024 15168 2.71741 31.2954 111.905 145.959 146.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 700 0.001024 1024 215 832 10752 1.24483 0.690912 6.22947 26.1694 34.4345 34.5354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 300 3.2e-05 2048 70 896 153600 197.777 55.6562 830.17 1665.91 2749.71 2749.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1420 0.001024 1024 200 256 17280 0.745376 2.52029 51.3105 54.618 54.6738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1130 0.000256 4096 370 3008 56064 11.4642 13.9081 358.914 417.487 801.847 801.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 870 0.000128 1024 340 1536 73728 20.1959 7.57558 78.6625 206.539 313.156 313.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1960 3.2e-05 2048 70 1984 614400 46.7487 56.0824 1203.86 1677.01 2983.79 2983.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1760 0.000128 1024 230 576 143040 8.98947 6.84237 52.2683 209.189 277.389 277.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1110 0.001024 2048 410 1536 13200 1.36192 17.8463 52.2971 71.5469 71.6012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 710 6.4e-05 4096 250 3264 165120 133.057 55.6172 1264.14 1671.82 3124.8 3124.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1420 0.001024 4096 460 1024 15120 2.7177 26.7423 109.372 138.875 138.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 700 0.001024 1024 215 832 10560 1.24944 0.692544 5.42522 26.2394 33.71 33.8098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 300 3.2e-05 2048 70 896 153600 198.608 55.9846 826.631 1672.54 2753.96 2754.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1420 0.001024 1024 200 256 17040 0.739328 2.34064 50.0046 53.1274 53.1825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1130 0.000256 4096 370 3008 56160 11.4913 13.951 317.633 418.869 762.016 762.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 870 0.000128 1024 340 1536 76800 19.8595 6.80531 72.0791 206.645 305.575 305.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1960 3.2e-05 2048 70 1984 614768 46.8273 56.1187 2801.4 1675.85 4580.28 4580.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1760 0.000128 1024 230 576 144256 9.00454 6.86611 108.734 209.557 334.26 334.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1110 0.001024 2048 410 1536 13440 1.36806 42.1411 52.3949 95.9464 96.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 710 6.4e-05 4096 250 3264 168448 132.482 55.7084 2994.31 1672.69 4855.35 4855.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1420 0.001024 4096 460 1024 15344 2.72163 64.2763 113.692 180.734 180.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 700 0.001024 1024 215 832 10752 1.24086 0.69024 11.7343 26.0559 39.8307 39.9201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 64 300 3.2e-05 2048 70 896 161280 196.958 56.0415 710.272 1672.66 2636.12 2636.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1420 0.001024 1024 200 256 17416 0.745536 4.95037 51.2902 57.0297 57.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1130 0.000256 4096 370 3008 56560 11.5457 13.9696 742.484 419.203 1187.28 1187.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 870 0.000128 1024 340 1536 78848 20.0476 6.84458 170.487 209.299 406.86 407.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1960 3.2e-05 2048 70 1984 614656 46.7374 56.0678 1778.03 1677.36 3558.28 3558.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1760 0.000128 1024 230 576 143808 8.99802 6.83546 70.0924 209.598 295.619 295.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1110 0.001024 2048 410 1536 13328 1.36602 26.5773 52.2941 80.2797 80.3353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 710 6.4e-05 4096 250 3264 168448 132.155 55.664 1909.22 1674.66 3771.86 3772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1420 0.001024 4096 460 1024 15232 2.712 40.2792 110.346 153.379 153.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 700 0.001024 1024 215 832 10752 1.23885 0.691968 7.62627 26.1554 35.8126 35.9059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 64 300 3.2e-05 2048 70 896 161280 196.763 56.0361 686.723 1674.64 2614.34 2614.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1420 0.001024 1024 200 256 17360 0.74624 3.32275 51.3134 55.426 55.4803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1130 0.000256 4096 370 3008 56448 11.5033 13.9594 472.563 419.286 917.384 917.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 870 0.000128 1024 340 1536 75264 20.1447 6.8137 103.876 207.17 338.186 338.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1960 3.2e-05 2048 70 1984 614544 46.7666 56.1193 1500.68 1676.81 3280.46 3280.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1760 0.000128 1024 230 576 143808 9.02 6.84352 59.3069 209.56 284.827 284.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1110 0.001024 2048 410 1536 13272 1.3641 22.2909 52.2826 75.9804 76.0361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 710 6.4e-05 4096 250 3264 166656 133.19 55.7319 1598.44 1674.54 3462.07 3462.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1420 0.001024 4096 460 1024 15120 2.70861 35.0561 107.957 145.763 145.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 700 0.001024 1024 215 832 10080 1.23347 0.677536 6.41837 25.623 34.0589 34.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 64 300 3.2e-05 2048 70 896 161280 196.972 56.0722 677.706 1674.1 2605.04 2605.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1420 0.001024 1024 200 256 17304 0.743232 2.90202 51.3178 55.0062 55.0638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1130 0.000256 4096 370 3008 56448 11.5476 13.977 402.314 419.505 847.416 847.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 870 0.000128 1024 340 1536 75264 20.5121 6.83994 88.7905 209.593 325.923 326.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1960 3.2e-05 2048 70 1984 614208 46.6527 56.2586 1325.57 1675.51 3104.08 3104.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1760 0.000128 1024 230 576 143360 9.00109 6.83418 51.7749 209.483 277.193 277.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1110 0.001024 2048 410 1536 13216 1.36598 19.2776 52.2475 72.9343 72.9887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 710 6.4e-05 4096 250 3264 168448 131.94 55.5889 1420.75 1673.68 3282.14 3282.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1420 0.001024 4096 460 1024 15008 2.70605 29.5035 110.979 143.233 143.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 700 0.001024 1024 215 832 9856 1.23802 0.682208 5.58365 25.6796 33.2937 33.3878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 64 300 3.2e-05 2048 70 896 157696 198.059 56.0454 782.544 1673.08 2709.93 2710.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1420 0.001024 1024 200 256 17248 0.742272 2.45709 51.2901 54.5348 54.5899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1130 0.000256 4096 370 3008 56000 11.454 13.906 347.27 421.199 793.906 793.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 870 0.000128 1024 340 1536 71680 19.8505 7.0016 73.8557 202.313 303.217 303.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1960 3.2e-05 2048 70 1984 614320 46.8255 56.3071 1173.34 1676.74 2953.3 2953.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1760 0.000128 1024 230 576 143360 9.02531 6.84579 46.6607 209.443 272.076 272.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1110 0.001024 2048 410 1536 13160 1.36397 17.1725 52.291 70.8694 70.9284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 710 6.4e-05 4096 250 3264 165760 131.815 55.2985 1242.85 1661.57 3091.69 3091.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1420 0.001024 4096 460 1024 15120 2.72102 26.36 108.451 137.577 137.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 700 0.001024 1024 215 832 10080 1.25805 0.689728 5.13414 26.0761 33.2644 33.3587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 300 3.2e-05 2048 70 896 152320 197.85 55.4796 756.716 1663.51 2673.75 2673.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1420 0.001024 1024 200 256 17080 0.744896 2.18739 50.1086 53.083 53.1408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1130 0.000256 4096 370 3008 56000 11.5555 13.9675 311.339 419.566 756.502 756.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 870 0.000128 1024 340 1536 71680 20.2436 6.79933 66.1826 204.973 298.382 298.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1960 3.2e-05 2048 70 1984 614784 46.678 56.0435 2758.89 1677.51 4539.21 4539.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1760 0.000128 1024 230 576 144128 8.99674 6.84237 109.394 209.8 335.132 335.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1110 0.001024 2048 410 1536 13440 1.36931 41.6478 52.4619 95.5218 95.5821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 710 6.4e-05 4096 250 3264 168960 131.989 55.594 2968.13 1678.45 4834.32 4834.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1420 0.001024 4096 460 1024 15360 2.72589 63.0929 109.945 175.806 175.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 700 0.001024 1024 215 832 11008 1.24198 0.698176 11.9011 26.3478 40.2957 40.3872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 300 3.2e-05 2048 70 896 161792 196.753 56.1582 674.234 1681.17 2608.51 2608.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1420 0.001024 1024 200 256 17408 0.746016 4.72678 51.318 56.8336 56.8918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1130 0.000256 4096 370 3008 56448 11.4756 13.9357 734.243 419.012 1178.74 1178.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 870 0.000128 1024 340 1536 79872 19.8611 6.82598 169.827 209.154 405.853 406.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1960 3.2e-05 2048 70 1984 614400 46.6687 56.008 1839.86 1675.52 3618.14 3618.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1760 0.000128 1024 230 576 143360 8.97837 6.83606 73.2678 209.01 298.193 298.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1110 0.001024 2048 410 1536 13312 1.36579 27.4801 52.2457 81.1327 81.1868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 710 6.4e-05 4096 250 3264 167936 132.031 55.5374 1985.28 1670.36 3843.37 3843.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1420 0.001024 4096 460 1024 15232 2.71427 42.2231 113.25 158.23 158.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 700 0.001024 1024 215 832 10240 1.23126 0.684032 7.56976 25.7231 35.311 35.4032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 300 3.2e-05 2048 70 896 159744 196.503 55.8616 615.577 1671.63 2539.77 2539.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1420 0.001024 1024 200 256 17280 0.7432 3.13718 51.2044 55.1285 55.1875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1130 0.000256 4096 370 3008 56320 11.48 13.9249 492.72 418.204 936.406 936.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 870 0.000128 1024 340 1536 77824 20.131 6.83382 110.767 209.049 346.964 347.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1960 3.2e-05 2048 70 1984 614400 46.6391 56.1725 1522.67 1676.09 3301.66 3301.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1760 0.000128 1024 230 576 143616 8.98422 6.83008 60.4968 209.441 285.85 285.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1110 0.001024 2048 410 1536 13248 1.36298 22.6684 52.2461 76.3175 76.3765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 710 6.4e-05 4096 250 3264 165888 132.187 55.3633 1631.03 1665.27 3484.01 3484.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1420 0.001024 4096 460 1024 15168 2.7175 35.2085 107.569 145.538 145.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 700 0.001024 1024 215 832 10752 1.24848 0.69248 6.94227 26.1532 35.1423 35.2381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 64 300 3.2e-05 2048 70 896 153600 197.372 55.7178 591.506 1664.76 2509.55 2509.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1420 0.001024 1024 200 256 17280 0.74224 2.86413 51.2907 54.9409 54.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1130 0.000256 4096 370 3008 56064 11.4682 13.9102 408.311 417.2 850.963 851.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 870 0.000128 1024 340 1536 73728 20.2079 6.79731 87.3725 206.391 320.955 321.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1960 3.2e-05 2048 70 1984 614400 46.6678 56.0374 1399.25 1676.16 3178.21 3178.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1760 0.000128 1024 230 576 143360 8.97821 6.82874 56.4947 209.22 281.619 281.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1110 0.001024 2048 410 1536 13056 1.35168 20.0192 51.9098 73.3233 73.3814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 710 6.4e-05 4096 250 3264 167936 132.012 55.5488 1516.26 1672.02 3376.01 3376.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1420 0.001024 4096 460 1024 15104 2.72122 31.3037 110.153 144.222 144.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 700 0.001024 1024 215 832 9216 1.22682 0.66928 5.67462 25.217 32.8941 32.9871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 64 300 3.2e-05 2048 70 896 155648 198.291 55.9404 620.093 1672.41 2546.93 2547.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1420 0.001024 1024 200 256 17152 0.744608 2.38797 51.206 54.3813 54.4373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1130 0.000256 4096 370 3008 56320 11.4854 13.9397 377.382 419.025 821.907 821.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 870 0.000128 1024 340 1536 73728 20.6358 6.82803 79.689 209.261 316.602 316.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1960 3.2e-05 2048 70 1984 614400 46.6596 56.0324 1286.85 1677.49 3067.12 3067.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1760 0.000128 1024 230 576 142080 8.94982 6.81984 51.7734 208.417 276.063 276.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1110 0.001024 2048 410 1536 13120 1.36397 19.2512 52.2892 72.9454 73.0023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 710 6.4e-05 4096 250 3264 163840 130.954 54.95 1362.32 1650.85 3199.22 3199.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1420 0.001024 4096 460 1024 15040 2.72141 30.7625 108.433 141.961 142.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 700 0.001024 1024 215 832 10240 1.26115 0.697792 6.40342 26.3472 34.8158 34.9067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 64 300 3.2e-05 2048 70 896 153600 199.659 56.1336 607.422 1677.49 2540.89 2541.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1420 0.001024 1024 200 256 16960 0.738624 2.62954 50.0018 53.4123 53.4671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1130 0.000256 4096 370 3008 55680 11.4772 13.9182 343.701 417.538 786.708 786.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 870 0.000128 1024 340 1536 71680 20.4929 6.80339 72.1474 206.737 306.368 306.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1960 3.2e-05 2048 70 1984 613632 46.6964 56.0179 1213.67 1676.94 2993.42 2993.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1760 0.000128 1024 230 576 142848 8.95702 6.86899 49.1428 208.84 273.91 274.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1110 0.001024 2048 410 1536 13056 1.36333 17.4686 52.2898 71.1652 71.2248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 710 6.4e-05 4096 250 3264 159744 132.778 54.9601 1262.46 1651.17 3101.53 3101.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1420 0.001024 4096 460 1024 14976 2.71635 28.788 105.277 136.825 136.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 700 0.001024 1024 215 832 9216 1.23488 0.672672 5.17283 25.3995 32.5869 32.6813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 300 3.2e-05 2048 70 896 147456 197.512 55.1875 692.548 1650.14 2595.59 2595.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1420 0.001024 1024 200 256 16896 0.740992 2.35315 50.0019 53.1388 53.1964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1130 0.000256 4096 370 3008 56064 11.4866 13.926 327.225 422.022 774.731 774.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 870 0.000128 1024 340 1536 61440 20.4695 6.72032 57.9272 198.576 283.881 284.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1960 3.2e-05 2048 70 2048 614688 46.7572 56.0987 2458.12 1677.72 4238.79 4238.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1760 0.000128 1024 230 640 143936 9.0456 6.84682 169.692 209.842 395.533 395.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1110 0.001024 2048 410 1536 13520 1.3767 36.3008 52.5604 90.2813 90.3398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 710 6.4e-05 4096 250 3328 163840 134.532 55.6473 4535.86 1676.91 6403.13 6403.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1420 0.001024 4096 460 1024 15424 2.72832 92.8667 111.26 206.898 206.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 700 0.001024 1024 215 896 10176 1.25779 0.70016 15.6595 26.2969 44.0168 44.1131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 300 3.2e-05 2048 70 896 146944 202.823 56.1296 914.34 1676.95 2850.45 2850.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1420 0.001024 1024 200 256 17456 0.745856 6.4912 51.3147 58.5946 58.6548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1130 0.000256 4096 370 3072 55424 11.5753 13.953 1138.23 419.392 1583.25 1583.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 870 0.000128 1024 340 1536 76800 20.3268 6.83782 142.671 209.803 379.826 379.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1960 3.2e-05 2048 70 2048 614656 46.6111 56.0718 2755.78 1677.75 4536.32 4536.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1760 0.000128 1024 230 640 143872 8.98938 6.83069 116.626 209.78 342.33 342.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1110 0.001024 2048 410 1536 13504 1.37011 40.7081 52.5524 94.6727 94.7302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 710 6.4e-05 4096 250 3328 163840 133.929 55.5772 2841.13 1676.97 4707.77 4707.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1420 0.001024 4096 460 1024 15392 2.72131 61.4424 115.209 179.415 179.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 700 0.001024 1024 215 896 10112 1.25667 0.693536 11.534 26.3075 39.8907 39.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 300 3.2e-05 2048 70 896 146432 202.396 56.0169 759.461 1678.32 2696.39 2696.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1420 0.001024 1024 200 256 17440 0.746656 7.72122 51.3154 59.8253 59.8835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1130 0.000256 4096 370 3072 55424 11.4938 13.9524 717.336 419.559 1162.42 1162.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 870 0.000128 1024 340 1536 75776 20.2949 6.82947 160.315 209.128 396.756 396.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1960 3.2e-05 2048 70 2048 614528 46.6429 56.0681 1779.32 1676.1 3558.21 3558.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1760 0.000128 1024 230 640 143872 8.99427 6.8305 78.0676 209.617 303.61 303.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1110 0.001024 2048 410 1536 13440 1.36806 26.6715 52.4192 80.502 80.5596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 710 6.4e-05 4096 250 3328 163840 134.07 55.6012 1837.17 1675.58 3702.59 3702.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1420 0.001024 4096 460 1024 15360 2.72493 40.573 114.062 157.402 157.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 700 0.001024 1024 215 896 9984 1.26685 0.69632 7.79987 26.3236 36.1873 36.2885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 300 3.2e-05 2048 70 896 145408 202.249 55.9862 755.776 1675.41 2689.61 2689.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1420 0.001024 1024 200 256 17408 0.744 7.60102 51.2934 59.6864 59.7422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1130 0.000256 4096 370 3072 55296 11.4787 13.937 463.423 418.566 907.476 907.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 870 0.000128 1024 340 1536 75776 20.3195 6.8224 104.042 208.967 340.335 340.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1960 3.2e-05 2048 70 2048 614400 46.6084 56.0599 1452.21 1675.83 3230.8 3230.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1760 0.000128 1024 230 640 143616 8.98666 6.82624 64.5839 209.316 289.812 289.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1110 0.001024 2048 410 1536 13440 1.37059 21.3422 52.5046 75.2604 75.3177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 710 6.4e-05 4096 250 3328 162816 134.116 55.5786 1497.09 1672.99 3359.93 3360.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1420 0.001024 4096 460 1024 15264 2.71456 32.6192 113.498 148.876 148.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 700 0.001024 1024 215 896 9600 1.25648 0.688768 6.48179 26.023 34.5496 34.6518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 300 3.2e-05 2048 70 896 144384 201.99 55.9183 754.323 1672.75 2685.17 2685.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1420 0.001024 1024 200 256 17376 0.746112 7.58758 51.2881 59.6646 59.7225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1130 0.000256 4096 370 3072 55296 11.4703 13.9301 378.875 418.871 823.219 823.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 870 0.000128 1024 340 1536 73728 20.171 6.79594 83.8485 206.26 317.264 317.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1960 3.2e-05 2048 70 2048 614144 46.6902 56.0491 1299.61 1675.82 3078.25 3078.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1760 0.000128 1024 230 640 143360 8.97024 6.83098 58.5644 209.048 283.516 283.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1110 0.001024 2048 410 1536 13312 1.36602 19.3208 52.2526 72.9808 73.0361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 710 6.4e-05 4096 250 3328 161792 134.262 55.5292 1333.36 1670.66 3193.97 3194.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1420 0.001024 4096 460 1024 15232 2.72003 28.5204 113.275 144.559 144.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 700 0.001024 1024 215 896 9216 1.25478 0.68144 5.62742 25.7268 33.3905 33.4909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 300 3.2e-05 2048 70 896 143360 202.42 55.8547 748.175 1670.33 2676.98 2677.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1420 0.001024 1024 200 256 17280 0.741152 7.5305 51.2044 59.5176 59.5763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1130 0.000256 4096 370 3072 55040 11.483 13.9279 337.97 418.277 781.735 781.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 870 0.000128 1024 340 1536 73728 20.6191 6.82608 74.5668 209.081 311.283 311.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1960 3.2e-05 2048 70 2048 614080 46.633 56.0517 1189.81 1675.88 2968.46 2968.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1760 0.000128 1024 230 640 142720 8.96042 6.82803 54.8238 208.922 279.638 279.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1110 0.001024 2048 410 1536 13280 1.36602 17.5065 52.2527 71.1698 71.2256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 710 6.4e-05 4096 250 3328 163840 133.846 55.5827 1235.52 1676.29 3101.4 3101.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1420 0.001024 4096 460 1024 15200 2.71782 28.0026 109.562 140.328 140.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 700 0.001024 1024 215 896 9600 1.26013 0.692224 5.89763 26.1137 34.0638 34.1646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 300 3.2e-05 2048 70 896 143360 202.184 56.0394 746.369 1675.87 2680.66 2680.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1420 0.001024 1024 200 256 17280 0.745376 7.58989 51.2521 59.6297 59.6849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1130 0.000256 4096 370 3072 55040 11.4688 13.924 311.692 418.104 755.264 755.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 870 0.000128 1024 340 1536 71680 20.4346 6.7999 67.9295 206.379 301.732 301.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1960 3.2e-05 2048 70 2048 614400 46.6717 56.0257 1106.5 1676.11 2885.41 2885.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1760 0.000128 1024 230 640 143616 8.99859 6.83149 51.1298 209.447 276.508 276.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1110 0.001024 2048 410 1536 13248 1.36557 16.6413 52.2473 70.2968 70.3535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 710 6.4e-05 4096 250 3328 159744 134.426 55.3746 1119.84 1665.94 2975.74 2975.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1420 0.001024 4096 460 1024 15168 2.72179 25.7192 112.836 141.322 141.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 700 0.001024 1024 215 896 9216 1.27574 0.691808 5.19104 26.1506 33.4074 33.5131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 300 3.2e-05 2048 70 896 141312 202.06 55.6786 733.754 1664.79 2656.47 2656.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1420 0.001024 1024 200 256 17280 0.746272 7.58659 51.2883 59.665 59.7199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1130 0.000256 4096 370 3072 54912 11.4644 13.9147 351.403 418.992 795.853 795.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 870 0.000128 1024 340 1536 73728 20.2069 6.80051 64.0411 206.401 297.635 297.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1960 3.2e-05 2048 70 2048 614208 46.6244 56.0542 1032.76 1675.49 2811.02 2811.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1760 0.000128 1024 230 640 143360 9.00454 6.83984 172.737 209.49 398.176 398.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1110 0.001024 2048 410 1536 13216 1.36397 15.4803 52.2501 69.1378 69.1945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 710 6.4e-05 4096 250 3328 161280 134.515 55.5863 1056.74 1673.83 2920.83 2920.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1420 0.001024 4096 460 1024 15008 2.70326 22.64 110.745 136.132 136.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 700 0.001024 1024 215 896 8960 1.25661 0.679936 5.04042 25.6856 32.7622 32.8475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 300 3.2e-05 2048 70 896 143360 202.074 55.9163 749.677 1673.08 2680.95 2681.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1420 0.001024 1024 200 256 17248 0.746912 7.56941 51.2931 59.6512 59.7152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1130 0.000256 4096 370 3072 54656 11.4545 13.9036 333.508 417.148 776.09 776.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 870 0.000128 1024 340 1536 64512 20.6633 6.75078 53.0366 202.321 282.959 283.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1960 3.2e-05 2048 70 2048 613888 46.6432 56.0931 983.122 1677.39 2763.33 2763.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1760 0.000128 1024 230 640 143360 9.01258 6.83194 171.89 209.357 397.196 397.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1110 0.001024 2048 410 1536 13056 1.35878 13.7501 51.9484 67.1019 67.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 710 6.4e-05 4096 250 3328 159744 135.079 55.5381 1872.82 1672.48 3736.09 3736.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1420 0.001024 4096 460 1024 15104 2.71974 21.377 112.971 137.109 137.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 700 0.001024 1024 215 896 8192 1.24928 0.690112 4.64022 25.2275 31.9056 31.9881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 300 3.2e-05 2048 70 896 139264 202.865 56.1231 724.031 1671.8 2655.02 2655.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1420 0.001024 1024 200 256 17152 0.739936 7.52931 51.2274 59.541 59.6009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1130 0.000256 4096 370 3072 54784 11.488 13.9452 322.403 419.361 767.277 767.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 870 0.000128 1024 340 1536 73728 20.6529 6.83408 57.5771 209.397 294.649 294.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1960 3.2e-05 2048 70 1980 614656 46.6371 56.0435 921.579 1677.08 2701.43 2701.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1760 0.000128 1024 230 600 144256 8.99706 6.83334 162.764 209.682 388.381 388.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1110 0.001024 2048 410 1500 13440 1.3672 14.2971 52.5243 68.2291 68.2868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 710 6.4e-05 4096 250 3240 168448 132.363 55.6094 4515.08 1675.26 6378.48 6378.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1420 0.001024 4096 460 1020 15232 2.72998 21.2752 113.973 138.02 138.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 700 0.001024 1024 215 840 9856 1.23526 0.702464 12.5229 25.7044 40.2637 40.3458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 300 3.2e-05 2048 70 900 179200 194.179 55.9901 893.844 1674.82 2819.03 2819.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1420 0.001024 1024 200 240 17248 0.739328 6.43072 50.0876 57.3014 57.3563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1130 0.000256 4096 370 3000 56448 11.5098 13.9146 1117.8 417.408 1560.72 1560.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 870 0.000128 1024 340 1560 71680 19.8337 6.74611 52.8116 202.511 282.085 282.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1960 3.2e-05 2048 70 1984 614208 46.6355 55.9811 909.544 1675.53 2687.78 2687.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1760 0.000128 1024 230 576 143360 9.02349 6.83213 153.536 209.487 378.982 379.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1110 0.001024 2048 410 1536 13216 1.36451 13.654 52.2508 67.3127 67.3684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 710 6.4e-05 4096 250 3264 168448 132.37 55.5807 4495.58 1673.65 6357.35 6357.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1420 0.001024 4096 460 1024 15008 2.70454 20.92 112.824 136.491 136.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 700 0.001024 1024 215 832 9856 1.23581 0.702528 12.2235 25.6887 39.9581 40.0427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 300 3.2e-05 2048 70 896 157696 199.083 55.9513 732.213 1673.14 2660.59 2660.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1420 0.001024 1024 200 256 17248 0.743424 6.55306 51.2922 58.6306 58.6898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1130 0.000256 4096 370 3008 56000 11.4997 13.9092 1099.25 417.011 1541.74 1541.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 870 0.000128 1024 340 1536 71680 19.856 6.75402 51.4622 204.44 282.699 282.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1960 3.2e-05 2048 70 2000 614320 46.8239 56.1477 939.573 1676.55 2719.19 2719.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1760 0.000128 1024 230 550 143360 9.06419 6.84032 151.872 209.416 377.298 377.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1110 0.001024 2048 410 1500 13160 1.34995 13.6859 51.9094 66.9865 67.0457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 710 6.4e-05 4096 250 3250 165760 132.185 55.3042 4546.93 1660.76 6395.36 6395.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1420 0.001024 4096 460 1000 15120 2.71952 20.9777 108.881 132.622 132.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 700 0.001024 1024 215 850 10080 1.25715 0.707584 13.6373 26.0752 41.7769 41.8652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 300 3.2e-05 2048 70 900 161280 196.745 55.5315 751.861 1660.17 2664.51 2664.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1420 0.001024 1024 200 250 17080 0.739936 6.64445 50.0427 57.4715 57.5277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1130 0.000256 4096 370 3000 56560 11.5925 13.9715 1141.05 419.52 1586.21 1586.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 870 0.000128 1024 340 1550 80640 19.3028 6.80483 59.7077 204.955 290.952 291.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1960 3.2e-05 2048 70 1968 614320 46.8432 56.1398 920.384 1677.07 2700.52 2700.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1760 0.000128 1024 230 576 143360 9.06435 7.1127 162.077 209.46 387.816 387.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1110 0.001024 2048 410 1536 13160 1.3664 14.361 52.2959 68.0677 68.1245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 710 6.4e-05 4096 250 3264 165760 132.247 55.3084 4488.94 1661.13 6337.79 6337.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1420 0.001024 4096 460 1008 15120 2.71565 21.2439 114.26 138.263 138.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 700 0.001024 1024 215 816 10080 1.25603 0.709344 13.1152 26.0838 41.2632 41.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 300 3.2e-05 2048 70 912 179200 192.998 55.5233 880.351 1660.49 2789.55 2789.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1420 0.001024 1024 200 240 17080 0.737792 6.64115 49.9374 57.3601 57.4157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1130 0.000256 4096 370 2976 56560 11.5934 13.9776 1126.68 419.577 1571.9 1571.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 870 0.000128 1024 340 1536 71680 20.2466 6.80054 52.851 204.986 285.072 285.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1960 3.2e-05 2048 70 1984 614656 46.8029 56.0046 1064.26 1675.58 2842.74 2842.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1760 0.000128 1024 230 544 144384 8.99763 6.83005 147.958 209.019 372.906 372.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1110 0.001024 2048 410 1504 13440 1.36806 15.9271 52.2552 69.5915 69.6518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 710 6.4e-05 4096 250 3232 169984 132.013 55.5322 4488.44 1671.09 6347.25 6347.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1420 0.001024 4096 460 992 15360 2.72179 23.9473 112.313 139.026 139.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 700 0.001024 1024 215 832 10752 1.22058 0.701824 13.445 25.7252 41.1919 41.2737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 300 3.2e-05 2048 70 896 180224 194.736 55.9315 829.088 1670.2 2750.14 2750.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1420 0.001024 1024 200 224 17536 0.744384 6.21978 51.203 58.2082 58.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1130 0.000256 4096 370 2976 56832 11.5378 13.9244 1097.96 420.375 1543.87 1543.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 870 0.000128 1024 340 1536 81920 19.699 6.83565 67.4753 209.06 303.257 303.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1960 3.2e-05 2048 70 1984 613440 46.6645 56.1053 1604.05 1675.06 3381.97 3382.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1760 0.000128 1024 230 544 144000 8.96614 6.82803 197.355 209.347 422.597 422.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1110 0.001024 2048 410 1504 12960 1.35514 23.3618 51.922 76.6808 76.7367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 710 6.4e-05 4096 250 3232 161280 131.958 54.9867 2754.98 1651.28 4593.37 4593.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1420 0.001024 4096 460 992 14880 2.70176 36.9254 110.078 149.749 149.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 700 0.001024 1024 215 832 7680 1.18099 0.657792 5.63344 23.9687 31.5394 31.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 300 3.2e-05 2048 70 896 168960 191.824 55.1466 1016.85 1649.31 2913.33 2913.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1420 0.001024 1024 200 224 16800 0.732896 9.33069 49.6392 59.7457 59.7996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1130 0.000256 4096 370 2976 55680 11.4033 13.8158 1564.09 414.671 2004.07 2004.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 870 0.000128 1024 340 1536 76800 19.8652 6.8065 95.6281 206.811 329.302 329.444
