// Seed: 114297713
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8;
  assign module_1.id_1 = 0;
  assign id_4 = 1;
  always id_2 = id_4;
  wire id_9, id_10;
  wire id_11;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output supply1 id_2,
    input uwire id_3,
    output tri id_4,
    input tri1 id_5
);
  wire id_7;
  wire id_8;
  wor  id_9;
  assign id_2 = id_0;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9,
      id_9,
      id_7
  );
  supply1 id_10, id_11 = (1);
  bufif1 primCall (id_2, id_9, id_1);
  assign id_10.id_9 = ({id_5.id_9, id_5, ""} || (1));
  wire id_12, id_13;
endmodule
