INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_calc_top glbl -prj calc.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s calc -debug wave 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/s369027/Desktop/lab3/lab3-vivado-HLS/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/s369027/Desktop/lab3/lab3-vivado-HLS/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/s369027/Desktop/lab3/lab3-vivado-HLS/solution1/sim/verilog/calc.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_calc_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/s369027/Desktop/lab3/lab3-vivado-HLS/solution1/sim/verilog/calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/s369027/Desktop/lab3/lab3-vivado-HLS/solution1/sim/verilog/calc_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calc_AXILiteS_s_axi
INFO: [VRFC 10-311] analyzing module calc_AXILiteS_s_axi_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/s369027/Desktop/lab3/lab3-vivado-HLS/solution1/sim/verilog/calc_tmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calc_tmp_ram
INFO: [VRFC 10-311] analyzing module calc_tmp
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calc_AXILiteS_s_axi_ram(DEPTH=64...
Compiling module xil_defaultlib.calc_AXILiteS_s_axi
Compiling module xil_defaultlib.calc_tmp_ram
Compiling module xil_defaultlib.calc_tmp(DataWidth=32,AddressRan...
Compiling module xil_defaultlib.calc
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_calc_top
Compiling module work.glbl
Built simulation snapshot calc
