/* Generated by Yosys 0.9+4052 (git sha1 a5adb007, gcc 9.3.0-17ubuntu1~20.04 -fPIC -Os) */

module circ(a, b, r);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  wire _35_;
  wire _36_;
  wire _37_;
  wire _38_;
  wire _39_;
  wire _40_;
  wire _41_;
  wire \U0.U1.DUT1.k1 ;
  wire \U0.po00 ;
  wire \U0.po07 ;
  input [9:0] a;
  input [9:0] b;
  output [9:0] r;
  assign \U0.U1.DUT1.k1  = ~(a[6] ^ b[6]);
  assign _00_ = b[6] & ~(a[6]);
  assign _01_ = a[6] & ~(b[6]);
  assign _02_ = _01_ | _00_;
  assign _03_ = ~(b[7] ^ a[7]);
  assign _04_ = _03_ & ~(_02_);
  assign _05_ = b[8] | ~(a[7]);
  assign _06_ = b[9] & ~(a[9]);
  assign _07_ = _06_ | _05_;
  assign _08_ = a[9] & ~(b[9]);
  assign _09_ = _08_ | a[7];
  assign _10_ = a[8] ? _07_ : _09_;
  assign _11_ = ~a[7];
  assign _12_ = a[9] | ~(b[9]);
  assign _13_ = b[8] & ~(_08_);
  assign _14_ = _12_ & ~(_13_);
  assign _15_ = _11_ & ~(_14_);
  assign _16_ = _10_ & ~(_15_);
  assign _17_ = _08_ & ~(_11_);
  assign _18_ = _16_ & ~(_17_);
  assign _19_ = ~_08_;
  assign _20_ = _06_ | b[8];
  assign _21_ = a[8] & ~(_20_);
  assign _22_ = _19_ & ~(_21_);
  assign _23_ = b[8] & ~(a[8]);
  assign _24_ = _23_ & ~(_08_);
  assign _25_ = _12_ & ~(_24_);
  assign _26_ = a[7] ? _25_ : _22_;
  assign _27_ = b[7] ? _18_ : _26_;
  assign _28_ = _00_ & ~(_27_);
  assign _29_ = _28_ | _04_;
  assign _30_ = ~b[7];
  assign _31_ = ~(b[8] | a[7]);
  assign _32_ = b[7] ? _31_ : a[7];
  assign _33_ = ~(_32_ & a[8]);
  assign _34_ = _30_ & ~(_05_);
  assign _35_ = _33_ & ~(_34_);
  assign _36_ = _35_ | _06_;
  assign _37_ = _08_ & ~(_03_);
  assign _38_ = _36_ & ~(_37_);
  assign _39_ = _03_ & ~(_25_);
  assign _40_ = _38_ & ~(_39_);
  assign _41_ = _01_ & ~(_40_);
  assign \U0.po07  = _41_ | _29_;
  assign \U0.po00  = a[0] ^ b[0];
  assign r = { 2'h0, \U0.po07 , \U0.U1.DUT1.k1 , 5'h15, \U0.po00  };
endmodule
