

================================================================
== Vitis HLS Report for 'areWedgeSuperPointsEqual'
================================================================
* Date:           Thu Jul 25 14:49:59 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionTEST (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.997 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|       27|  0.135 us|  0.135 us|    2|    2|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 1
  Pipeline-0 : II = 2, D = 28, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.03>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%wsp22_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp22"   --->   Operation 29 'read' 'wsp22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%wsp2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %wsp2"   --->   Operation 30 'read' 'wsp2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%wsp11_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp11"   --->   Operation 31 'read' 'wsp11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%wsp1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %wsp1"   --->   Operation 32 'read' 'wsp1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%wsp22_cast = zext i3 %wsp22_read"   --->   Operation 33 'zext' 'wsp22_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln28 = shl i8 %wsp2_read, i8 2" [patchMaker.cpp:28]   --->   Operation 34 'shl' 'shl_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_6 = add i8 %shl_ln28, i8 %wsp2_read" [patchMaker.cpp:28]   --->   Operation 35 'add' 'add_ln28_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 36 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln28_7 = add i8 %add_ln28_6, i8 %wsp22_cast" [patchMaker.cpp:28]   --->   Operation 36 'add' 'add_ln28_7' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i8 %add_ln28_7" [patchMaker.cpp:28]   --->   Operation 37 'zext' 'zext_ln28_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%patches_superpoints_0_addr_26 = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln28_4" [patchMaker.cpp:28]   --->   Operation 38 'getelementptr' 'patches_superpoints_0_addr_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%wsp11_cast = zext i3 %wsp11_read"   --->   Operation 39 'zext' 'wsp11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln28_6 = shl i8 %wsp1_read, i8 2" [patchMaker.cpp:28]   --->   Operation 40 'shl' 'shl_ln28_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_8 = add i8 %shl_ln28_6, i8 %wsp1_read" [patchMaker.cpp:28]   --->   Operation 41 'add' 'add_ln28_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 42 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln28_9 = add i8 %add_ln28_8, i8 %wsp11_cast" [patchMaker.cpp:28]   --->   Operation 42 'add' 'add_ln28_9' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i8 %add_ln28_9" [patchMaker.cpp:28]   --->   Operation 43 'zext' 'zext_ln28_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%patches_superpoints_0_addr = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln28_5" [patchMaker.cpp:28]   --->   Operation 44 'getelementptr' 'patches_superpoints_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.20ns)   --->   "%packedCoordinates_V = load i8 %patches_superpoints_0_addr" [patchMaker.cpp:28]   --->   Operation 45 'load' 'packedCoordinates_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>
ST_1 : Operation 46 [2/2] (1.20ns)   --->   "%packedCoordinates_V_7 = load i8 %patches_superpoints_0_addr_26" [patchMaker.cpp:28]   --->   Operation 46 'load' 'packedCoordinates_V_7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>

State 2 <SV = 1> <Delay = 2.08>
ST_2 : Operation 47 [1/2] (1.20ns)   --->   "%packedCoordinates_V = load i8 %patches_superpoints_0_addr" [patchMaker.cpp:28]   --->   Operation 47 'load' 'packedCoordinates_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%lhs = trunc i64 %packedCoordinates_V"   --->   Operation 48 'trunc' 'lhs' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/2] (1.20ns)   --->   "%packedCoordinates_V_7 = load i8 %patches_superpoints_0_addr_26" [patchMaker.cpp:28]   --->   Operation 49 'load' 'packedCoordinates_V_7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%rhs = trunc i64 %packedCoordinates_V_7"   --->   Operation 50 'trunc' 'rhs' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i32 %lhs"   --->   Operation 51 'sext' 'sext_ln215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln215_27 = sext i32 %rhs"   --->   Operation 52 'sext' 'sext_ln215_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.88ns)   --->   "%ret = sub i33 %sext_ln215, i33 %sext_ln215_27"   --->   Operation 53 'sub' 'ret' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.61>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln277 = sext i33 %ret" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 54 'sext' 'sext_ln277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [4/4] (2.61ns)   --->   "%dc = sitodp i64 %sext_ln277" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 55 'sitodp' 'dc' <Predicate = true> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.61>
ST_4 : Operation 56 [3/4] (2.61ns)   --->   "%dc = sitodp i64 %sext_ln277" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 56 'sitodp' 'dc' <Predicate = true> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.61>
ST_5 : Operation 57 [2/4] (2.61ns)   --->   "%dc = sitodp i64 %sext_ln277" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 57 'sitodp' 'dc' <Predicate = true> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.61>
ST_6 : Operation 58 [1/4] (2.61ns)   --->   "%dc = sitodp i64 %sext_ln277" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 58 'sitodp' 'dc' <Predicate = true> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 59 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_155 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 60 'partselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_156 = trunc i64 %data_V"   --->   Operation 61 'trunc' 'tmp_156' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.54>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_0, void @empty_18, i32 0, i32 0, void @empty_17, i32 4294967295, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_156, i1 0"   --->   Operation 63 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 64 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_155" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 65 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.73ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 66 'add' 'add_ln510' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 67 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.73ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_155"   --->   Operation 68 'sub' 'sub_ln1311' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 69 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.29ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 70 'select' 'ush' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 71 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 72 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln28)   --->   "%r_V = lshr i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 73 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln28)   --->   "%r_V_12 = shl i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 74 'shl' 'r_V_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln28)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V, i32 53"   --->   Operation 75 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln28)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 76 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln28)   --->   "%tmp_s = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_12, i32 53, i32 116"   --->   Operation 77 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln28)   --->   "%val = select i1 %isNeg, i64 %zext_ln662, i64 %tmp_s"   --->   Operation 78 'select' 'val' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (1.12ns) (out node of the LUT)   --->   "%icmp_ln28 = icmp_slt  i64 %val, i64 100" [patchMaker.cpp:28]   --->   Operation 79 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.38ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %._crit_edge, void" [patchMaker.cpp:28]   --->   Operation 80 'br' 'br_ln28' <Predicate = true> <Delay = 0.38>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln28_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %wsp1_read, i5 0" [patchMaker.cpp:28]   --->   Operation 81 'bitconcatenate' 'shl_ln28_2' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i13 %shl_ln28_2" [patchMaker.cpp:28]   --->   Operation 82 'zext' 'zext_ln28' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln28_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %wsp1_read, i3 0" [patchMaker.cpp:28]   --->   Operation 83 'bitconcatenate' 'shl_ln28_3' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i11 %shl_ln28_3" [patchMaker.cpp:28]   --->   Operation 84 'zext' 'zext_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %wsp11_read, i3 0" [patchMaker.cpp:28]   --->   Operation 85 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i6 %shl_ln" [patchMaker.cpp:28]   --->   Operation 86 'zext' 'zext_ln28_2' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28 = add i14 %zext_ln28_1, i14 %zext_ln28" [patchMaker.cpp:28]   --->   Operation 87 'add' 'add_ln28' <Predicate = (icmp_ln28)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 88 [1/1] (0.70ns)   --->   "%add_ln28_2 = add i8 %zext_ln28_2, i8 120" [patchMaker.cpp:28]   --->   Operation 88 'add' 'add_ln28_2' <Predicate = (icmp_ln28)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i8 %add_ln28_2" [patchMaker.cpp:28]   --->   Operation 89 'zext' 'zext_ln28_3' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln28_1 = add i14 %zext_ln28_3, i14 %add_ln28" [patchMaker.cpp:28]   --->   Operation 90 'add' 'add_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln28_1, i32 3, i32 13" [patchMaker.cpp:28]   --->   Operation 91 'partselect' 'trunc_ln' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_7 : Operation 92 [15/15] (0.95ns)   --->   "%urem_ln28 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:28]   --->   Operation 92 'urem' 'urem_ln28' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.37>
ST_8 : Operation 93 [14/15] (0.95ns)   --->   "%urem_ln28 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:28]   --->   Operation 93 'urem' 'urem_ln28' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln28_4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %wsp2_read, i5 0" [patchMaker.cpp:28]   --->   Operation 94 'bitconcatenate' 'shl_ln28_4' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln28_6 = zext i13 %shl_ln28_4" [patchMaker.cpp:28]   --->   Operation 95 'zext' 'zext_ln28_6' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln28_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %wsp2_read, i3 0" [patchMaker.cpp:28]   --->   Operation 96 'bitconcatenate' 'shl_ln28_5' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln28_7 = zext i11 %shl_ln28_5" [patchMaker.cpp:28]   --->   Operation 97 'zext' 'zext_ln28_7' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln28_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %wsp22_read, i3 0" [patchMaker.cpp:28]   --->   Operation 98 'bitconcatenate' 'shl_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln28_8 = zext i6 %shl_ln28_1" [patchMaker.cpp:28]   --->   Operation 99 'zext' 'zext_ln28_8' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_4 = add i14 %zext_ln28_7, i14 %zext_ln28_6" [patchMaker.cpp:28]   --->   Operation 100 'add' 'add_ln28_4' <Predicate = (icmp_ln28)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 101 [1/1] (0.70ns)   --->   "%add_ln28_5 = add i8 %zext_ln28_8, i8 120" [patchMaker.cpp:28]   --->   Operation 101 'add' 'add_ln28_5' <Predicate = (icmp_ln28)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln28_9 = zext i8 %add_ln28_5" [patchMaker.cpp:28]   --->   Operation 102 'zext' 'zext_ln28_9' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln28_3 = add i14 %zext_ln28_9, i14 %add_ln28_4" [patchMaker.cpp:28]   --->   Operation 103 'add' 'add_ln28_3' <Predicate = (icmp_ln28)> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln28_3, i32 3, i32 13" [patchMaker.cpp:28]   --->   Operation 104 'partselect' 'trunc_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_8 : Operation 105 [15/15] (0.95ns)   --->   "%urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5" [patchMaker.cpp:28]   --->   Operation 105 'urem' 'urem_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.95>
ST_9 : Operation 106 [13/15] (0.95ns)   --->   "%urem_ln28 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:28]   --->   Operation 106 'urem' 'urem_ln28' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [14/15] (0.95ns)   --->   "%urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5" [patchMaker.cpp:28]   --->   Operation 107 'urem' 'urem_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 0.95>
ST_10 : Operation 108 [12/15] (0.95ns)   --->   "%urem_ln28 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:28]   --->   Operation 108 'urem' 'urem_ln28' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [13/15] (0.95ns)   --->   "%urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5" [patchMaker.cpp:28]   --->   Operation 109 'urem' 'urem_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 0.95>
ST_11 : Operation 110 [11/15] (0.95ns)   --->   "%urem_ln28 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:28]   --->   Operation 110 'urem' 'urem_ln28' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [12/15] (0.95ns)   --->   "%urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5" [patchMaker.cpp:28]   --->   Operation 111 'urem' 'urem_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 0.95>
ST_12 : Operation 112 [10/15] (0.95ns)   --->   "%urem_ln28 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:28]   --->   Operation 112 'urem' 'urem_ln28' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 113 [11/15] (0.95ns)   --->   "%urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5" [patchMaker.cpp:28]   --->   Operation 113 'urem' 'urem_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 0.95>
ST_13 : Operation 114 [9/15] (0.95ns)   --->   "%urem_ln28 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:28]   --->   Operation 114 'urem' 'urem_ln28' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 115 [10/15] (0.95ns)   --->   "%urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5" [patchMaker.cpp:28]   --->   Operation 115 'urem' 'urem_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 0.95>
ST_14 : Operation 116 [8/15] (0.95ns)   --->   "%urem_ln28 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:28]   --->   Operation 116 'urem' 'urem_ln28' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 117 [9/15] (0.95ns)   --->   "%urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5" [patchMaker.cpp:28]   --->   Operation 117 'urem' 'urem_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 0.95>
ST_15 : Operation 118 [7/15] (0.95ns)   --->   "%urem_ln28 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:28]   --->   Operation 118 'urem' 'urem_ln28' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 119 [8/15] (0.95ns)   --->   "%urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5" [patchMaker.cpp:28]   --->   Operation 119 'urem' 'urem_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 0.95>
ST_16 : Operation 120 [6/15] (0.95ns)   --->   "%urem_ln28 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:28]   --->   Operation 120 'urem' 'urem_ln28' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 121 [7/15] (0.95ns)   --->   "%urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5" [patchMaker.cpp:28]   --->   Operation 121 'urem' 'urem_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 0.95>
ST_17 : Operation 122 [5/15] (0.95ns)   --->   "%urem_ln28 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:28]   --->   Operation 122 'urem' 'urem_ln28' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 123 [6/15] (0.95ns)   --->   "%urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5" [patchMaker.cpp:28]   --->   Operation 123 'urem' 'urem_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 0.95>
ST_18 : Operation 124 [4/15] (0.95ns)   --->   "%urem_ln28 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:28]   --->   Operation 124 'urem' 'urem_ln28' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln28_13 = zext i14 %add_ln28_3" [patchMaker.cpp:28]   --->   Operation 125 'zext' 'zext_ln28_13' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_18 : Operation 126 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln28_1 = mul i29 %zext_ln28_13, i29 26215" [patchMaker.cpp:28]   --->   Operation 126 'mul' 'mul_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 127 [5/15] (0.95ns)   --->   "%urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5" [patchMaker.cpp:28]   --->   Operation 127 'urem' 'urem_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 0.95>
ST_19 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln28_10 = zext i14 %add_ln28_1" [patchMaker.cpp:28]   --->   Operation 128 'zext' 'zext_ln28_10' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_19 : Operation 129 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln28 = mul i29 %zext_ln28_10, i29 26215" [patchMaker.cpp:28]   --->   Operation 129 'mul' 'mul_ln28' <Predicate = (icmp_ln28)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 130 [3/15] (0.95ns)   --->   "%urem_ln28 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:28]   --->   Operation 130 'urem' 'urem_ln28' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 131 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln28_1 = mul i29 %zext_ln28_13, i29 26215" [patchMaker.cpp:28]   --->   Operation 131 'mul' 'mul_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 132 [4/15] (0.95ns)   --->   "%urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5" [patchMaker.cpp:28]   --->   Operation 132 'urem' 'urem_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 0.95>
ST_20 : Operation 133 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln28 = mul i29 %zext_ln28_10, i29 26215" [patchMaker.cpp:28]   --->   Operation 133 'mul' 'mul_ln28' <Predicate = (icmp_ln28)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 134 [2/15] (0.95ns)   --->   "%urem_ln28 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:28]   --->   Operation 134 'urem' 'urem_ln28' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 135 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln28_1 = mul i29 %zext_ln28_13, i29 26215" [patchMaker.cpp:28]   --->   Operation 135 'mul' 'mul_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 136 [3/15] (0.95ns)   --->   "%urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5" [patchMaker.cpp:28]   --->   Operation 136 'urem' 'urem_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 0.95>
ST_21 : Operation 137 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln28 = mul i29 %zext_ln28_10, i29 26215" [patchMaker.cpp:28]   --->   Operation 137 'mul' 'mul_ln28' <Predicate = (icmp_ln28)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 138 [1/15] (0.95ns)   --->   "%urem_ln28 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:28]   --->   Operation 138 'urem' 'urem_ln28' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 139 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln28_1 = mul i29 %zext_ln28_13, i29 26215" [patchMaker.cpp:28]   --->   Operation 139 'mul' 'mul_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "%udiv_ln28_1_cast = partselect i8 @_ssdm_op_PartSelect.i8.i29.i32.i32, i29 %mul_ln28_1, i32 20, i32 27" [patchMaker.cpp:28]   --->   Operation 140 'partselect' 'udiv_ln28_1_cast' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_21 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_150 = partselect i6 @_ssdm_op_PartSelect.i6.i29.i32.i32, i29 %mul_ln28_1, i32 20, i32 25" [patchMaker.cpp:28]   --->   Operation 141 'partselect' 'tmp_150' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_21 : Operation 142 [2/15] (0.95ns)   --->   "%urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5" [patchMaker.cpp:28]   --->   Operation 142 'urem' 'urem_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.99>
ST_22 : Operation 143 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln28 = mul i29 %zext_ln28_10, i29 26215" [patchMaker.cpp:28]   --->   Operation 143 'mul' 'mul_ln28' <Predicate = (icmp_ln28)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%udiv_ln_cast = partselect i8 @_ssdm_op_PartSelect.i8.i29.i32.i32, i29 %mul_ln28, i32 20, i32 27" [patchMaker.cpp:28]   --->   Operation 144 'partselect' 'udiv_ln_cast' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_149 = partselect i6 @_ssdm_op_PartSelect.i6.i29.i32.i32, i29 %mul_ln28, i32 20, i32 25" [patchMaker.cpp:28]   --->   Operation 145 'partselect' 'tmp_149' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_160_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp_149, i2 0" [patchMaker.cpp:28]   --->   Operation 146 'bitconcatenate' 'tmp_160_cast' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_10 = add i8 %tmp_160_cast, i8 %udiv_ln_cast" [patchMaker.cpp:28]   --->   Operation 147 'add' 'add_ln28_10' <Predicate = (icmp_ln28)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_22 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i3 %urem_ln28" [patchMaker.cpp:28]   --->   Operation 148 'trunc' 'trunc_ln28' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln28_11 = zext i3 %trunc_ln28" [patchMaker.cpp:28]   --->   Operation 149 'zext' 'zext_ln28_11' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 150 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln28_11 = add i8 %add_ln28_10, i8 %zext_ln28_11" [patchMaker.cpp:28]   --->   Operation 150 'add' 'add_ln28_11' <Predicate = (icmp_ln28)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_22 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln28_12 = zext i8 %add_ln28_11" [patchMaker.cpp:28]   --->   Operation 151 'zext' 'zext_ln28_12' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 152 [1/1] (0.00ns)   --->   "%patches_superpoints_0_addr_27 = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln28_12" [patchMaker.cpp:28]   --->   Operation 152 'getelementptr' 'patches_superpoints_0_addr_27' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 153 [2/2] (1.20ns)   --->   "%packedCoordinates_V_8 = load i8 %patches_superpoints_0_addr_27" [patchMaker.cpp:28]   --->   Operation 153 'load' 'packedCoordinates_V_8' <Predicate = (icmp_ln28)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>
ST_22 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_162_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp_150, i2 0" [patchMaker.cpp:28]   --->   Operation 154 'bitconcatenate' 'tmp_162_cast' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_12 = add i8 %tmp_162_cast, i8 %udiv_ln28_1_cast" [patchMaker.cpp:28]   --->   Operation 155 'add' 'add_ln28_12' <Predicate = (icmp_ln28)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_22 : Operation 156 [1/15] (0.95ns)   --->   "%urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5" [patchMaker.cpp:28]   --->   Operation 156 'urem' 'urem_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = trunc i3 %urem_ln28_1" [patchMaker.cpp:28]   --->   Operation 157 'trunc' 'trunc_ln28_2' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln28_14 = zext i3 %trunc_ln28_2" [patchMaker.cpp:28]   --->   Operation 158 'zext' 'zext_ln28_14' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 159 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln28_13 = add i8 %add_ln28_12, i8 %zext_ln28_14" [patchMaker.cpp:28]   --->   Operation 159 'add' 'add_ln28_13' <Predicate = (icmp_ln28)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_22 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln28_15 = zext i8 %add_ln28_13" [patchMaker.cpp:28]   --->   Operation 160 'zext' 'zext_ln28_15' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 161 [1/1] (0.00ns)   --->   "%patches_superpoints_0_addr_28 = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln28_15" [patchMaker.cpp:28]   --->   Operation 161 'getelementptr' 'patches_superpoints_0_addr_28' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 162 [2/2] (1.20ns)   --->   "%packedCoordinates_V_9 = load i8 %patches_superpoints_0_addr_28" [patchMaker.cpp:28]   --->   Operation 162 'load' 'packedCoordinates_V_9' <Predicate = (icmp_ln28)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>

State 23 <SV = 22> <Delay = 2.08>
ST_23 : Operation 163 [1/2] (1.20ns)   --->   "%packedCoordinates_V_8 = load i8 %patches_superpoints_0_addr_27" [patchMaker.cpp:28]   --->   Operation 163 'load' 'packedCoordinates_V_8' <Predicate = (icmp_ln28)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "%lhs_7 = trunc i64 %packedCoordinates_V_8"   --->   Operation 164 'trunc' 'lhs_7' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 165 [1/2] (1.20ns)   --->   "%packedCoordinates_V_9 = load i8 %patches_superpoints_0_addr_28" [patchMaker.cpp:28]   --->   Operation 165 'load' 'packedCoordinates_V_9' <Predicate = (icmp_ln28)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>
ST_23 : Operation 166 [1/1] (0.00ns)   --->   "%rhs_11 = trunc i64 %packedCoordinates_V_9"   --->   Operation 166 'trunc' 'rhs_11' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln215_28 = sext i32 %lhs_7"   --->   Operation 167 'sext' 'sext_ln215_28' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln215_29 = sext i32 %rhs_11"   --->   Operation 168 'sext' 'sext_ln215_29' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 169 [1/1] (0.88ns)   --->   "%ret_35 = sub i33 %sext_ln215_28, i33 %sext_ln215_29"   --->   Operation 169 'sub' 'ret_35' <Predicate = (icmp_ln28)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.61>
ST_24 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln277_4 = sext i33 %ret_35" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 170 'sext' 'sext_ln277_4' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_24 : Operation 171 [4/4] (2.61ns)   --->   "%dc_9 = sitodp i64 %sext_ln277_4" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 171 'sitodp' 'dc_9' <Predicate = (icmp_ln28)> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.61>
ST_25 : Operation 172 [3/4] (2.61ns)   --->   "%dc_9 = sitodp i64 %sext_ln277_4" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 172 'sitodp' 'dc_9' <Predicate = (icmp_ln28)> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.61>
ST_26 : Operation 173 [2/4] (2.61ns)   --->   "%dc_9 = sitodp i64 %sext_ln277_4" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 173 'sitodp' 'dc_9' <Predicate = (icmp_ln28)> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.61>
ST_27 : Operation 174 [1/4] (2.61ns)   --->   "%dc_9 = sitodp i64 %sext_ln277_4" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 174 'sitodp' 'dc_9' <Predicate = (icmp_ln28)> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 175 [1/1] (0.00ns)   --->   "%data_V_11 = bitcast i64 %dc_9" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 175 'bitcast' 'data_V_11' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_27 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_157 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_11, i32 52, i32 62"   --->   Operation 176 'partselect' 'tmp_157' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_27 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_158 = trunc i64 %data_V_11"   --->   Operation 177 'trunc' 'tmp_158' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 2.54>
ST_28 : Operation 178 [1/1] (0.00ns)   --->   "%mantissa_4 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_158, i1 0"   --->   Operation 178 'bitconcatenate' 'mantissa_4' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i54 %mantissa_4" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 179 'zext' 'zext_ln15_2' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln510_1 = zext i11 %tmp_157" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 180 'zext' 'zext_ln510_1' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 181 [1/1] (0.73ns)   --->   "%add_ln510_1 = add i12 %zext_ln510_1, i12 3073" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 181 'add' 'add_ln510_1' <Predicate = (icmp_ln28)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 182 [1/1] (0.00ns)   --->   "%isNeg_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_1, i32 11"   --->   Operation 182 'bitselect' 'isNeg_4' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 183 [1/1] (0.73ns)   --->   "%sub_ln1311_4 = sub i11 1023, i11 %tmp_157"   --->   Operation 183 'sub' 'sub_ln1311_4' <Predicate = (icmp_ln28)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln1311_4 = sext i11 %sub_ln1311_4"   --->   Operation 184 'sext' 'sext_ln1311_4' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 185 [1/1] (0.29ns)   --->   "%ush_4 = select i1 %isNeg_4, i12 %sext_ln1311_4, i12 %add_ln510_1"   --->   Operation 185 'select' 'ush_4' <Predicate = (icmp_ln28)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 186 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i196_cast_cast_cast = sext i12 %ush_4"   --->   Operation 186 'sext' 'sh_prom_i_i_i_i_i196_cast_cast_cast' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 187 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i196_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i196_cast_cast_cast"   --->   Operation 187 'zext' 'sh_prom_i_i_i_i_i196_cast_cast_cast_cast' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln28_1)   --->   "%r_V_13 = lshr i169 %zext_ln15_2, i169 %sh_prom_i_i_i_i_i196_cast_cast_cast_cast"   --->   Operation 188 'lshr' 'r_V_13' <Predicate = (icmp_ln28)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln28_1)   --->   "%r_V_14 = shl i169 %zext_ln15_2, i169 %sh_prom_i_i_i_i_i196_cast_cast_cast_cast"   --->   Operation 189 'shl' 'r_V_14' <Predicate = (icmp_ln28)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln28_1)   --->   "%tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V_13, i32 53"   --->   Operation 190 'bitselect' 'tmp_154' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln28_1)   --->   "%zext_ln662_3 = zext i1 %tmp_154"   --->   Operation 191 'zext' 'zext_ln662_3' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln28_1)   --->   "%tmp_138 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_14, i32 53, i32 116"   --->   Operation 192 'partselect' 'tmp_138' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln28_1)   --->   "%val_5 = select i1 %isNeg_4, i64 %zext_ln662_3, i64 %tmp_138"   --->   Operation 193 'select' 'val_5' <Predicate = (icmp_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 194 [1/1] (1.12ns) (out node of the LUT)   --->   "%icmp_ln28_1 = icmp_slt  i64 %val_5, i64 100" [patchMaker.cpp:28]   --->   Operation 194 'icmp' 'icmp_ln28_1' <Predicate = (icmp_ln28)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 195 [1/1] (0.38ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 195 'br' 'br_ln0' <Predicate = (icmp_ln28)> <Delay = 0.38>
ST_28 : Operation 196 [1/1] (0.00ns)   --->   "%empty = phi i1 %icmp_ln28_1, void, i1 0, void" [patchMaker.cpp:28]   --->   Operation 196 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 197 [1/1] (0.00ns)   --->   "%ret_ln28 = ret i1 %empty" [patchMaker.cpp:28]   --->   Operation 197 'ret' 'ret_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 2.04ns
The critical path consists of the following:
	wire read on port 'wsp11' [8]  (0 ns)
	'add' operation ('add_ln28_9', patchMaker.cpp:28) [19]  (0.838 ns)
	'getelementptr' operation ('patches_superpoints_0_addr', patchMaker.cpp:28) [21]  (0 ns)
	'load' operation ('packedCoordinates.V', patchMaker.cpp:28) on array 'patches_superpoints_0' [23]  (1.2 ns)

 <State 2>: 2.08ns
The critical path consists of the following:
	'load' operation ('packedCoordinates.V', patchMaker.cpp:28) on array 'patches_superpoints_0' [23]  (1.2 ns)
	'sub' operation ('ret') [29]  (0.88 ns)

 <State 3>: 2.61ns
The critical path consists of the following:
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277) [31]  (2.61 ns)

 <State 4>: 2.61ns
The critical path consists of the following:
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277) [31]  (2.61 ns)

 <State 5>: 2.61ns
The critical path consists of the following:
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277) [31]  (2.61 ns)

 <State 6>: 2.61ns
The critical path consists of the following:
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277) [31]  (2.61 ns)

 <State 7>: 2.55ns
The critical path consists of the following:
	'add' operation ('sh', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510) [38]  (0.735 ns)
	'select' operation ('ush') [42]  (0.299 ns)
	'lshr' operation ('r.V') [45]  (0 ns)
	'select' operation ('val') [50]  (0 ns)
	'icmp' operation ('icmp_ln28', patchMaker.cpp:28) [51]  (1.13 ns)
	multiplexor before 'phi' operation ('empty', patchMaker.cpp:28) with incoming values : ('icmp_ln28_1', patchMaker.cpp:28) [131]  (0.387 ns)

 <State 8>: 2.38ns
The critical path consists of the following:
	'add' operation ('add_ln28_5', patchMaker.cpp:28) [86]  (0.705 ns)
	'add' operation ('add_ln28_3', patchMaker.cpp:28) [88]  (0.716 ns)
	'urem' operation ('urem_ln28_1', patchMaker.cpp:28) [96]  (0.959 ns)

 <State 9>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', patchMaker.cpp:28) [71]  (0.959 ns)

 <State 10>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', patchMaker.cpp:28) [71]  (0.959 ns)

 <State 11>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', patchMaker.cpp:28) [71]  (0.959 ns)

 <State 12>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', patchMaker.cpp:28) [71]  (0.959 ns)

 <State 13>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', patchMaker.cpp:28) [71]  (0.959 ns)

 <State 14>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', patchMaker.cpp:28) [71]  (0.959 ns)

 <State 15>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', patchMaker.cpp:28) [71]  (0.959 ns)

 <State 16>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', patchMaker.cpp:28) [71]  (0.959 ns)

 <State 17>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', patchMaker.cpp:28) [71]  (0.959 ns)

 <State 18>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', patchMaker.cpp:28) [71]  (0.959 ns)

 <State 19>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', patchMaker.cpp:28) [71]  (0.959 ns)

 <State 20>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', patchMaker.cpp:28) [71]  (0.959 ns)

 <State 21>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', patchMaker.cpp:28) [71]  (0.959 ns)

 <State 22>: 3ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_1', patchMaker.cpp:28) [96]  (0.959 ns)
	'add' operation ('add_ln28_13', patchMaker.cpp:28) [99]  (0.838 ns)
	'getelementptr' operation ('patches_superpoints_0_addr_28', patchMaker.cpp:28) [101]  (0 ns)
	'load' operation ('packedCoordinates.V', patchMaker.cpp:28) on array 'patches_superpoints_0' [102]  (1.2 ns)

 <State 23>: 2.08ns
The critical path consists of the following:
	'load' operation ('packedCoordinates.V', patchMaker.cpp:28) on array 'patches_superpoints_0' [77]  (1.2 ns)
	'sub' operation ('ret') [106]  (0.88 ns)

 <State 24>: 2.61ns
The critical path consists of the following:
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277) [108]  (2.61 ns)

 <State 25>: 2.61ns
The critical path consists of the following:
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277) [108]  (2.61 ns)

 <State 26>: 2.61ns
The critical path consists of the following:
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277) [108]  (2.61 ns)

 <State 27>: 2.61ns
The critical path consists of the following:
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277) [108]  (2.61 ns)

 <State 28>: 2.55ns
The critical path consists of the following:
	'add' operation ('sh', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510) [115]  (0.735 ns)
	'select' operation ('ush') [119]  (0.299 ns)
	'shl' operation ('r.V') [123]  (0 ns)
	'select' operation ('val') [127]  (0 ns)
	'icmp' operation ('icmp_ln28_1', patchMaker.cpp:28) [128]  (1.13 ns)
	multiplexor before 'phi' operation ('empty', patchMaker.cpp:28) with incoming values : ('icmp_ln28_1', patchMaker.cpp:28) [131]  (0.387 ns)
	'phi' operation ('empty', patchMaker.cpp:28) with incoming values : ('icmp_ln28_1', patchMaker.cpp:28) [131]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
