
/*
 * $Id:  hx5_cambist.h 
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 */
#define HX5_EGR_ZONE_2_EDITOR_CONTROL_TCAM {hx5_egr_zone_2_editor_control_tcam_name, NO_MODE, NO_MODE_FIELD, EGR_ZONE_2_EDITOR_CONTROL_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, EGR_ZONE_2_EDITOR_CONTROL_CAM_BIST_STATUSr}

#define HX5_TUNNEL_ADAPT_3_LOGICAL_TBL_SEL_TCAM {hx5_tunnel_adapt_3_logical_tbl_sel_tcam_name, NO_MODE, NO_MODE_FIELD, TUNNEL_ADAPT_3_KEY_GEN_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, TUNNEL_ADAPT_3_KEY_GEN_CAM_BIST_STATUSr}

#define HX5_IP_PARSER2_HME_STAGE_TCAM_ONLY_3 {hx5_ip_parser2_hme_stage_tcam_only_3_name, NO_MODE, NO_MODE_FIELD, IP_PARSER2_HME_STAGE_CAM_BIST_CONFIG_3r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IP_PARSER2_HME_STAGE_TCAM_BIST_STATUS_3r}

#define HX5_PHB_SELECT_TCAM {hx5_phb_select_tcam_name, NO_MODE, NO_MODE_FIELD, PHB_SELECT_TCAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 2, PHB_SELECT_TCAM_CAM_BIST_STATUSr}

#define HX5_FORWARDING_2_LOGICAL_TBL_SEL_TCAM {hx5_forwarding_2_logical_tbl_sel_tcam_name, NO_MODE, NO_MODE_FIELD, FORWARDING_2_KEY_GEN_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, FORWARDING_2_KEY_GEN_CAM_BIST_STATUSr}

#define HX5_MY_STATION_TCAM_2 {hx5_my_station_tcam_2_name, NO_MODE, NO_MODE_FIELD, MY_STATION_TCAM_2_ENTRY_ONLY_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 4, MY_STATION_TCAM_2_ENTRY_ONLY_CAM_BIST_STATUSr}

#define HX5_EGR_FIELD_EXTRACTION_PROFILE_2_TCAM {hx5_egr_field_extraction_profile_2_tcam_name, NO_MODE, NO_MODE_FIELD, EGR_FIELD_EXTRACTION_PROFILE_2_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, EGR_FIELD_EXTRACTION_PROFILE_2_CAM_BIST_STATUSr}

#define HX5_EGR_FIELD_EXTRACTION_PROFILE_1_TCAM {hx5_egr_field_extraction_profile_1_tcam_name, NO_MODE, NO_MODE_FIELD, EGR_FIELD_EXTRACTION_PROFILE_1_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, EGR_FIELD_EXTRACTION_PROFILE_1_CAM_BIST_STATUSr}

#define HX5_L2_USER_ENTRY {hx5_l2_user_entry_name, NO_MODE, NO_MODE_FIELD, L2_USER_ENTRY_ONLY_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, L2_USER_ENTRY_ONLY_CAM_BIST_STATUSr}

#define HX5_IP_PARSER1_HME_STAGE_TCAM_ONLY_3 {hx5_ip_parser1_hme_stage_tcam_only_3_name, NO_MODE, NO_MODE_FIELD, IP_PARSER1_HME_STAGE_CAM_BIST_CONFIG_3r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IP_PARSER1_HME_STAGE_TCAM_BIST_STATUS_3r}

#define HX5_PKT_FLOW_SELECT_TCAM_1 {hx5_pkt_flow_select_tcam_1_name, NO_MODE, NO_MODE_FIELD, PKT_FLOW_SELECT_TCAM_1_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, PKT_FLOW_SELECT_TCAM_1_BIST_STATUSr}

#define HX5_IP_PARSER2_HME_STAGE_TCAM_ONLY_4 {hx5_ip_parser2_hme_stage_tcam_only_4_name, NO_MODE, NO_MODE_FIELD, IP_PARSER2_HME_STAGE_CAM_BIST_CONFIG_4r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IP_PARSER2_HME_STAGE_TCAM_BIST_STATUS_4r}

#define HX5_IP_PARSER1_HME_STAGE_TCAM_ONLY_0 {hx5_ip_parser1_hme_stage_tcam_only_0_name, NO_MODE, NO_MODE_FIELD, IP_PARSER1_HME_STAGE_CAM_BIST_CONFIG_0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IP_PARSER1_HME_STAGE_TCAM_BIST_STATUS_0r}

#define HX5_IP_MULTICAST_TCAM {hx5_ip_multicast_tcam_name, NO_MODE, NO_MODE_FIELD, IP_MULTICAST_TCAM_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IP_MULTICAST_TCAM_CAM_BIST_STATUSr}

#define HX5_IP_PARSER0_HME_STAGE_TCAM_ONLY_0 {hx5_ip_parser0_hme_stage_tcam_only_0_name, NO_MODE, NO_MODE_FIELD, IP_PARSER0_HME_STAGE_CAM_BIST_CONFIG_0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IP_PARSER0_HME_STAGE_TCAM_BIST_STATUS_0r}

#define HX5_IFP_LOGICAL_TABLE_SELECT {hx5_ifp_logical_table_select_name, NO_MODE, NO_MODE_FIELD, IFP_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IFP_LOGICAL_TABLE_SELECT_CAM_BIST_STATUSr}

#define HX5_FLEX_RTAG7_HASH_TCAM_ONLY {hx5_flex_rtag7_hash_tcam_only_name, NO_MODE, NO_MODE_FIELD, FLEX_RTAG7_HASH_TCAM_ONLY_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, FLEX_RTAG7_HASH_TCAM_ONLY_CAM_BIST_STATUSr}

#define HX5_EGR_ZONE_0_EDITOR_CONTROL_TCAM {hx5_egr_zone_0_editor_control_tcam_name, NO_MODE, NO_MODE_FIELD, EGR_ZONE_0_EDITOR_CONTROL_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, EGR_ZONE_0_EDITOR_CONTROL_CAM_BIST_STATUSr}

#define HX5_TUNNEL_ADAPT_2_LOGICAL_TBL_SEL_TCAM {hx5_tunnel_adapt_2_logical_tbl_sel_tcam_name, NO_MODE, NO_MODE_FIELD, TUNNEL_ADAPT_2_KEY_GEN_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, TUNNEL_ADAPT_2_KEY_GEN_CAM_BIST_STATUSr}

#define HX5_IP_PARSER2_HME_STAGE_TCAM_ONLY_2 {hx5_ip_parser2_hme_stage_tcam_only_2_name, NO_MODE, NO_MODE_FIELD, IP_PARSER2_HME_STAGE_CAM_BIST_CONFIG_2r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IP_PARSER2_HME_STAGE_TCAM_BIST_STATUS_2r}

#define HX5_EXACT_MATCH_LOGICAL_TABLE_SELECT {hx5_exact_match_logical_table_select_name, NO_MODE, NO_MODE_FIELD, EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_BIST_STATUSr}

#define HX5_FORWARDING_3_LOGICAL_TBL_SEL_TCAM {hx5_forwarding_3_logical_tbl_sel_tcam_name, NO_MODE, NO_MODE_FIELD, FORWARDING_3_KEY_GEN_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, FORWARDING_3_KEY_GEN_CAM_BIST_STATUSr}

#define HX5_CPU_COS_MAP {hx5_cpu_cos_map_name, NO_MODE, NO_MODE_FIELD, CPU_COS_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, CPU_COS_CAM_BIST_STATUSr}

#define HX5_IP_PARSER1_MICE_TCAM_1 {hx5_ip_parser1_mice_tcam_1_name, NO_MODE, NO_MODE_FIELD, IP_PARSER1_MICE_CAM_BIST_CONFIG_1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 2, IP_PARSER1_MICE_TCAM_BIST_STATUS_1r}

#define HX5_EGR_PKT_FLOW_SELECT_TCAM {hx5_egr_pkt_flow_select_tcam_name, NO_MODE, NO_MODE_FIELD, EGR_PKT_FLOW_SELECT_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 4, EGR_PKT_FLOW_SELECT_CAM_BIST_STATUSr}

#define HX5_MY_STATION_TCAM {hx5_my_station_tcam_name, NO_MODE, NO_MODE_FIELD, IVP_MY_STATION_TCAM_1_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 4, IVP_MY_STATION_TCAM_1_BIST_STATUSr}

#define HX5_IP_PARSER2_MICE_TCAM_0 {hx5_ip_parser2_mice_tcam_0_name, NO_MODE, NO_MODE_FIELD, IP_PARSER2_MICE_CAM_BIST_CONFIG_0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 2, IP_PARSER2_MICE_TCAM_BIST_STATUS_0r}

#define HX5_IP_PARSER1_HME_STAGE_TCAM_ONLY_4 {hx5_ip_parser1_hme_stage_tcam_only_4_name, NO_MODE, NO_MODE_FIELD, IP_PARSER1_HME_STAGE_CAM_BIST_CONFIG_4r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IP_PARSER1_HME_STAGE_TCAM_BIST_STATUS_4r}

#define HX5_EGR_ZONE_4_EDITOR_CONTROL_TCAM {hx5_egr_zone_4_editor_control_tcam_name, NO_MODE, NO_MODE_FIELD, EGR_ZONE_4_EDITOR_CONTROL_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, EGR_ZONE_4_EDITOR_CONTROL_CAM_BIST_STATUSr}

#define HX5_FORWARDING_1_LOGICAL_TBL_SEL_TCAM {hx5_forwarding_1_logical_tbl_sel_tcam_name, NO_MODE, NO_MODE_FIELD, FORWARDING_1_KEY_GEN_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, FORWARDING_1_KEY_GEN_CAM_BIST_STATUSr}

#define HX5_DST_COMPRESSION {hx5_dst_compression_name, NO_MODE, NO_MODE_FIELD, DST_COMPRESSION_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, DST_COMPRESSION_CAM_BIST_STATUSr}

#define HX5_VFP_TCAM {hx5_vfp_tcam_name, NO_MODE, NO_MODE_FIELD, VFP_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 8, VFP_CAM_BIST_STATUSr}

#define HX5_IP_PARSER1_HME_STAGE_TCAM_ONLY_2 {hx5_ip_parser1_hme_stage_tcam_only_2_name, NO_MODE, NO_MODE_FIELD, IP_PARSER1_HME_STAGE_CAM_BIST_CONFIG_2r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IP_PARSER1_HME_STAGE_TCAM_BIST_STATUS_2r}

#define HX5_L3_TUNNEL {hx5_l3_tunnel_name, NO_MODE, NO_MODE_FIELD, L3_TUNNEL_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 8, L3_TUNNEL_BIST_STATUSr}

#define HX5_IP_PARSER1_HME_STAGE_TCAM_ONLY_1 {hx5_ip_parser1_hme_stage_tcam_only_1_name, NO_MODE, NO_MODE_FIELD, IP_PARSER1_HME_STAGE_CAM_BIST_CONFIG_1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IP_PARSER1_HME_STAGE_TCAM_BIST_STATUS_1r}

#define HX5_VLAN_SUBNET {hx5_vlan_subnet_name, NO_MODE, NO_MODE_FIELD, VLAN_SUBNET_ONLY_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, VLAN_SUBNET_ONLY_BIST_STATUSr}

#define HX5_PKT_FLOW_SELECT_TCAM_0 {hx5_pkt_flow_select_tcam_0_name, NO_MODE, NO_MODE_FIELD, PKT_FLOW_SELECT_TCAM_0_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 2, PKT_FLOW_SELECT_TCAM_0_BIST_STATUSr}

#define HX5_TUNNEL_ADAPT_1_LOGICAL_TBL_SEL_TCAM {hx5_tunnel_adapt_1_logical_tbl_sel_tcam_name, NO_MODE, NO_MODE_FIELD, TUNNEL_ADAPT_1_KEY_GEN_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, TUNNEL_ADAPT_1_KEY_GEN_CAM_BIST_STATUSr}

#define HX5_IFP_TCAM_POOL0 {hx5_ifp_tcam_pool0_name, NO_MODE, NO_MODE_FIELD, IFP_TCAM_POOL0_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IFP_TCAM_POOL0_BIST_STATUSr}
#define HX5_IFP_TCAM_POOL1 {hx5_ifp_tcam_pool1_name, NO_MODE, NO_MODE_FIELD, IFP_TCAM_POOL1_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IFP_TCAM_POOL1_BIST_STATUSr}
#define HX5_IFP_TCAM_POOL2 {hx5_ifp_tcam_pool2_name, NO_MODE, NO_MODE_FIELD, IFP_TCAM_POOL2_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IFP_TCAM_POOL2_BIST_STATUSr}
#define HX5_IFP_TCAM_POOL3 {hx5_ifp_tcam_pool3_name, NO_MODE, NO_MODE_FIELD, IFP_TCAM_POOL3_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IFP_TCAM_POOL3_BIST_STATUSr}

#define HX5_EFP_TCAM_POOL0 {hx5_efp_tcam_pool0_name, NO_MODE, NO_MODE_FIELD, EFP_SLICE_0_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, EFP_SLICE_0_CAM_BIST_STATUSr}
#define HX5_EFP_TCAM_POOL1 {hx5_efp_tcam_pool1_name, NO_MODE, NO_MODE_FIELD, EFP_SLICE_1_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, EFP_SLICE_1_CAM_BIST_STATUSr}
#define HX5_EFP_TCAM_POOL2 {hx5_efp_tcam_pool2_name, NO_MODE, NO_MODE_FIELD, EFP_SLICE_2_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, EFP_SLICE_2_CAM_BIST_STATUSr}
#define HX5_EFP_TCAM_POOL3 {hx5_efp_tcam_pool3_name, NO_MODE, NO_MODE_FIELD, EFP_SLICE_3_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, EFP_SLICE_3_CAM_BIST_STATUSr}

#define HX5_TUNNEL_ADAPT_4_LOGICAL_TBL_SEL_TCAM {hx5_tunnel_adapt_4_logical_tbl_sel_tcam_name, NO_MODE, NO_MODE_FIELD, TUNNEL_ADAPT_4_KEY_GEN_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, TUNNEL_ADAPT_4_KEY_GEN_CAM_BIST_STATUSr}

#define HX5_EGR_ADAPT_2_LOGICAL_TBL_SEL_TCAM {hx5_egr_adapt_2_logical_tbl_sel_tcam_name, NO_MODE, NO_MODE_FIELD, EGR_ADAPT_2_KEY_GEN_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, EGR_ADAPT_2_KEY_GEN_CAM_BIST_STATUSr}

#define HX5_IP_PARSER2_HME_STAGE_TCAM_ONLY_0 {hx5_ip_parser2_hme_stage_tcam_only_0_name, NO_MODE, NO_MODE_FIELD, IP_PARSER2_HME_STAGE_CAM_BIST_CONFIG_0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IP_PARSER2_HME_STAGE_TCAM_BIST_STATUS_0r}

#define HX5_EGR_QOS_CTRL_TCAM {hx5_egr_qos_ctrl_tcam_name, NO_MODE, NO_MODE_FIELD, EGR_QOS_CTRL_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, EGR_QOS_CTRL_CAM_BIST_STATUSr}

#define HX5_IP_PARSER2_MICE_TCAM_1 {hx5_ip_parser2_mice_tcam_1_name, NO_MODE, NO_MODE_FIELD, IP_PARSER2_MICE_CAM_BIST_CONFIG_1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 2, IP_PARSER2_MICE_TCAM_BIST_STATUS_1r}

#define HX5_EGR_ZONE_3_EDITOR_CONTROL_TCAM {hx5_egr_zone_3_editor_control_tcam_name, NO_MODE, NO_MODE_FIELD, EGR_ZONE_3_EDITOR_CONTROL_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, EGR_ZONE_3_EDITOR_CONTROL_CAM_BIST_STATUSr}

#define HX5_IP_PARSER1_MICE_TCAM_0 {hx5_ip_parser1_mice_tcam_0_name, NO_MODE, NO_MODE_FIELD, IP_PARSER1_MICE_CAM_BIST_CONFIG_0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 2, IP_PARSER1_MICE_TCAM_BIST_STATUS_0r}

#define HX5_L3_DEFIP {hx5_l3_defip_name, NO_MODE, NO_MODE_FIELD, L3_DEFIP_ONLY_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 8, L3_DEFIP_ONLY_CAM_BIST_STATUSr}

#define HX5_SRC_COMPRESSION {hx5_src_compression_name, NO_MODE, NO_MODE_FIELD, SRC_COMPRESSION_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, SRC_COMPRESSION_CAM_BIST_STATUSr}

#define HX5_EGR_ZONE_1_EDITOR_CONTROL_TCAM {hx5_egr_zone_1_editor_control_tcam_name, NO_MODE, NO_MODE_FIELD, EGR_ZONE_1_EDITOR_CONTROL_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, EGR_ZONE_1_EDITOR_CONTROL_CAM_BIST_STATUSr}

#define HX5_EGR_ADAPT_1_LOGICAL_TBL_SEL_TCAM {hx5_egr_adapt_1_logical_tbl_sel_tcam_name, NO_MODE, NO_MODE_FIELD, EGR_ADAPT_1_KEY_GEN_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, EGR_ADAPT_1_KEY_GEN_CAM_BIST_STATUSr}

#define HX5_IP_PARSER2_HME_STAGE_TCAM_ONLY_1 {hx5_ip_parser2_hme_stage_tcam_only_1_name, NO_MODE, NO_MODE_FIELD, IP_PARSER2_HME_STAGE_CAM_BIST_CONFIG_1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IP_PARSER2_HME_STAGE_TCAM_BIST_STATUS_1r}

#define HX5_PKT_FLOW_SELECT_TCAM_2_ENTRY_ONLY {hx5_pkt_flow_select_tcam_2_entry_only_name, NO_MODE, NO_MODE_FIELD, PKT_FLOW_SELECT_TCAM_2_ONLY_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, PKT_FLOW_SELECT_TCAM_2_ONLY_CAM_BIST_STATUSr}
#define   HX5_TOTAL_CAMBIST_COUNT    59 
#define   HX5_DONE_BIT_MASK     0x00000001
#define   HX5_BIST_SUCCESS_MASK     0x00000002

static char hx5_egr_zone_2_editor_control_tcam_name[] = "EGR_ZONE_2_EDITOR_CONTROL_TCAM";

static char hx5_tunnel_adapt_3_logical_tbl_sel_tcam_name[] = "TUNNEL_ADAPT_3_LOGICAL_TBL_SEL_TCAM";

static char hx5_ip_parser2_hme_stage_tcam_only_3_name[] = "IP_PARSER2_HME_STAGE_TCAM_ONLY_3";

static char hx5_phb_select_tcam_name[] = "PHB_SELECT_TCAM";

static char hx5_forwarding_2_logical_tbl_sel_tcam_name[] = "FORWARDING_2_LOGICAL_TBL_SEL_TCAM";

static char hx5_my_station_tcam_2_name[] = "MY_STATION_TCAM_2";

static char hx5_egr_field_extraction_profile_2_tcam_name[] = "EGR_FIELD_EXTRACTION_PROFILE_2_TCAM";

static char hx5_egr_field_extraction_profile_1_tcam_name[] = "EGR_FIELD_EXTRACTION_PROFILE_1_TCAM";

static char hx5_l2_user_entry_name[] = "L2_USER_ENTRY";

static char hx5_ip_parser1_hme_stage_tcam_only_3_name[] = "IP_PARSER1_HME_STAGE_TCAM_ONLY_3";

static char hx5_pkt_flow_select_tcam_1_name[] = "PKT_FLOW_SELECT_TCAM_1";

static char hx5_ip_parser2_hme_stage_tcam_only_4_name[] = "IP_PARSER2_HME_STAGE_TCAM_ONLY_4";

static char hx5_ip_parser1_hme_stage_tcam_only_0_name[] = "IP_PARSER1_HME_STAGE_TCAM_ONLY_0";

static char hx5_ip_multicast_tcam_name[] = "IP_MULTICAST_TCAM";

static char hx5_ip_parser0_hme_stage_tcam_only_0_name[] = "IP_PARSER0_HME_STAGE_TCAM_ONLY_0";

static char hx5_ifp_logical_table_select_name[] = "IFP_LOGICAL_TABLE_SELECT";

static char hx5_flex_rtag7_hash_tcam_only_name[] = "FLEX_RTAG7_HASH_TCAM_ONLY";

static char hx5_egr_zone_0_editor_control_tcam_name[] = "EGR_ZONE_0_EDITOR_CONTROL_TCAM";

static char hx5_tunnel_adapt_2_logical_tbl_sel_tcam_name[] = "TUNNEL_ADAPT_2_LOGICAL_TBL_SEL_TCAM";

static char hx5_ip_parser2_hme_stage_tcam_only_2_name[] = "IP_PARSER2_HME_STAGE_TCAM_ONLY_2";

static char hx5_exact_match_logical_table_select_name[] = "EXACT_MATCH_LOGICAL_TABLE_SELECT";

static char hx5_forwarding_3_logical_tbl_sel_tcam_name[] = "FORWARDING_3_LOGICAL_TBL_SEL_TCAM";

static char hx5_cpu_cos_map_name[] = "CPU_COS_MAP";

static char hx5_ip_parser1_mice_tcam_1_name[] = "IP_PARSER1_MICE_TCAM_1";

static char hx5_egr_pkt_flow_select_tcam_name[] = "EGR_PKT_FLOW_SELECT_TCAM";

static char hx5_my_station_tcam_name[] = "MY_STATION_TCAM";

static char hx5_ip_parser2_mice_tcam_0_name[] = "IP_PARSER2_MICE_TCAM_0";

static char hx5_ip_parser1_hme_stage_tcam_only_4_name[] = "IP_PARSER1_HME_STAGE_TCAM_ONLY_4";

static char hx5_egr_zone_4_editor_control_tcam_name[] = "EGR_ZONE_4_EDITOR_CONTROL_TCAM";

static char hx5_forwarding_1_logical_tbl_sel_tcam_name[] = "FORWARDING_1_LOGICAL_TBL_SEL_TCAM";

static char hx5_dst_compression_name[] = "DST_COMPRESSION";

static char hx5_vfp_tcam_name[] = "VFP_TCAM";

static char hx5_ip_parser1_hme_stage_tcam_only_2_name[] = "IP_PARSER1_HME_STAGE_TCAM_ONLY_2";

static char hx5_l3_tunnel_name[] = "L3_TUNNEL";

static char hx5_ip_parser1_hme_stage_tcam_only_1_name[] = "IP_PARSER1_HME_STAGE_TCAM_ONLY_1";

static char hx5_vlan_subnet_name[] = "VLAN_SUBNET";

static char hx5_pkt_flow_select_tcam_0_name[] = "PKT_FLOW_SELECT_TCAM_0";

static char hx5_tunnel_adapt_1_logical_tbl_sel_tcam_name[] = "TUNNEL_ADAPT_1_LOGICAL_TBL_SEL_TCAM";

static char hx5_ifp_tcam_pool0_name[] = "IFP_TCAM_POOL0";
static char hx5_ifp_tcam_pool1_name[] = "IFP_TCAM_POOL1";
static char hx5_ifp_tcam_pool2_name[] = "IFP_TCAM_POOL2";
static char hx5_ifp_tcam_pool3_name[] = "IFP_TCAM_POOL3";

static char hx5_efp_tcam_pool0_name[] = "EFP_TCAM_POOL0";
static char hx5_efp_tcam_pool1_name[] = "EFP_TCAM_POOL1";
static char hx5_efp_tcam_pool2_name[] = "EFP_TCAM_POOL2";
static char hx5_efp_tcam_pool3_name[] = "EFP_TCAM_POOL3";

static char hx5_tunnel_adapt_4_logical_tbl_sel_tcam_name[] = "TUNNEL_ADAPT_4_LOGICAL_TBL_SEL_TCAM";

static char hx5_egr_adapt_2_logical_tbl_sel_tcam_name[] = "EGR_ADAPT_2_LOGICAL_TBL_SEL_TCAM";

static char hx5_ip_parser2_hme_stage_tcam_only_0_name[] = "IP_PARSER2_HME_STAGE_TCAM_ONLY_0";

static char hx5_egr_qos_ctrl_tcam_name[] = "EGR_QOS_CTRL_TCAM";

static char hx5_ip_parser2_mice_tcam_1_name[] = "IP_PARSER2_MICE_TCAM_1";

static char hx5_egr_zone_3_editor_control_tcam_name[] = "EGR_ZONE_3_EDITOR_CONTROL_TCAM";

static char hx5_ip_parser1_mice_tcam_0_name[] = "IP_PARSER1_MICE_TCAM_0";

static char hx5_l3_defip_name[] = "L3_DEFIP";

static char hx5_src_compression_name[] = "SRC_COMPRESSION";

static char hx5_egr_zone_1_editor_control_tcam_name[] = "EGR_ZONE_1_EDITOR_CONTROL_TCAM";

static char hx5_egr_adapt_1_logical_tbl_sel_tcam_name[] = "EGR_ADAPT_1_LOGICAL_TBL_SEL_TCAM";

static char hx5_ip_parser2_hme_stage_tcam_only_1_name[] = "IP_PARSER2_HME_STAGE_TCAM_ONLY_1";

static char hx5_pkt_flow_select_tcam_2_entry_only_name[] = "PKT_FLOW_SELECT_TCAM_2_ENTRY_ONLY";

static cambist_t hx5_cambist_array[] = {
                                        HX5_EGR_ZONE_2_EDITOR_CONTROL_TCAM,
                                        HX5_TUNNEL_ADAPT_3_LOGICAL_TBL_SEL_TCAM,
                                        HX5_IP_PARSER2_HME_STAGE_TCAM_ONLY_3,
                                        HX5_PHB_SELECT_TCAM,
                                        HX5_FORWARDING_2_LOGICAL_TBL_SEL_TCAM,
                                        HX5_MY_STATION_TCAM_2,
                                        HX5_EGR_FIELD_EXTRACTION_PROFILE_2_TCAM,
                                        HX5_EGR_FIELD_EXTRACTION_PROFILE_1_TCAM,
                                        HX5_L2_USER_ENTRY,
                                        HX5_IP_PARSER1_HME_STAGE_TCAM_ONLY_3,
                                        HX5_PKT_FLOW_SELECT_TCAM_1,
                                        HX5_IP_PARSER2_HME_STAGE_TCAM_ONLY_4,
                                        HX5_IP_PARSER1_HME_STAGE_TCAM_ONLY_0,
                                        HX5_IP_MULTICAST_TCAM,
                                        HX5_IP_PARSER0_HME_STAGE_TCAM_ONLY_0,
                                        HX5_IFP_LOGICAL_TABLE_SELECT,
                                        HX5_FLEX_RTAG7_HASH_TCAM_ONLY,
                                        HX5_EGR_ZONE_0_EDITOR_CONTROL_TCAM,
                                        HX5_TUNNEL_ADAPT_2_LOGICAL_TBL_SEL_TCAM,
                                        HX5_IP_PARSER2_HME_STAGE_TCAM_ONLY_2,
                                        HX5_EXACT_MATCH_LOGICAL_TABLE_SELECT,
                                        HX5_FORWARDING_3_LOGICAL_TBL_SEL_TCAM,
                                        HX5_CPU_COS_MAP,
                                        HX5_IP_PARSER1_MICE_TCAM_1,
                                        HX5_EGR_PKT_FLOW_SELECT_TCAM,
                                        HX5_MY_STATION_TCAM,
                                        HX5_IP_PARSER2_MICE_TCAM_0,
                                        HX5_IP_PARSER1_HME_STAGE_TCAM_ONLY_4,
                                        HX5_EGR_ZONE_4_EDITOR_CONTROL_TCAM,
                                        HX5_FORWARDING_1_LOGICAL_TBL_SEL_TCAM,
                                        HX5_DST_COMPRESSION,
                                        HX5_VFP_TCAM,
                                        HX5_IP_PARSER1_HME_STAGE_TCAM_ONLY_2,
                                        HX5_L3_TUNNEL,
                                        HX5_IP_PARSER1_HME_STAGE_TCAM_ONLY_1,
                                        HX5_VLAN_SUBNET,
                                        HX5_PKT_FLOW_SELECT_TCAM_0,
                                        HX5_TUNNEL_ADAPT_1_LOGICAL_TBL_SEL_TCAM,
                                        HX5_IFP_TCAM_POOL0,
                                        HX5_IFP_TCAM_POOL1,
                                        HX5_IFP_TCAM_POOL2,
                                        HX5_IFP_TCAM_POOL3,
                                        HX5_EFP_TCAM_POOL0,
                                        HX5_EFP_TCAM_POOL1,
                                        HX5_EFP_TCAM_POOL2,
                                        HX5_EFP_TCAM_POOL3,
                                        HX5_TUNNEL_ADAPT_4_LOGICAL_TBL_SEL_TCAM,
                                        HX5_EGR_ADAPT_2_LOGICAL_TBL_SEL_TCAM,
                                        HX5_IP_PARSER2_HME_STAGE_TCAM_ONLY_0,
                                        HX5_EGR_QOS_CTRL_TCAM,
                                        HX5_IP_PARSER2_MICE_TCAM_1,
                                        HX5_EGR_ZONE_3_EDITOR_CONTROL_TCAM,
                                        HX5_IP_PARSER1_MICE_TCAM_0,
                                        HX5_L3_DEFIP,
                                        HX5_SRC_COMPRESSION,
                                        HX5_EGR_ZONE_1_EDITOR_CONTROL_TCAM,
                                        HX5_EGR_ADAPT_1_LOGICAL_TBL_SEL_TCAM,
                                        HX5_IP_PARSER2_HME_STAGE_TCAM_ONLY_1,
                                        HX5_PKT_FLOW_SELECT_TCAM_2_ENTRY_ONLY
};
