FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef __SPARC64_BARRIER_H
#define __SPARC64_BARRIER_H

/* These are here in an effort to more fully work around Spitfire Errata
 * #51.  Essentially, if a memory barrier occurs soon after a mispredicted
 * branch, the chip can stop executing instructions until a trap occurs.
 * Therefore, if interrupts are disabled, the chip can hang forever.
 *
 * It used to be believed that the memory barrier had to be right in the
 * delay slot, but a case has been traced recently wherein the memory barrier
 * was one instruction after the branch delay slot and the chip still hung.
 * The offending sequence was the following in sym_wakeup_done() of the
/* bench 9532.0.0 1be936cdc426 */
/* bench 9532.0.1 a13a69cf5538 */
/* bench 9532.0.2 f902c21d4096 */
/* bench 9532.0.3 ecd059153b70 */
/* bench 9532.0.4 746b6f6f7fcd */
/* bench 9532.0.5 a24e360b2c62 */
/* bench 9532.0.6 e951bae1eb55 */
/* bench 9532.0.7 f02af4bf8d1f */
 *	 movge	%icc, 0, %l0
/* bench 4969.0.0 bf5ced617303 */
/* bench 4969.0.1 dd5032b78f22 */
/* bench 4969.0.2 59f83ea60043 */
/* bench 4969.0.3 4d6ad7ad510a */
/* bench 4969.0.4 77c3dd148d4d */
 *
 * The branch has to be mispredicted for the bug to occur.  Therefore, we put
 * the memory barrier explicitly into a "branch always, predicted taken"
 * delay slot to avoid the problem case.
 */
#define membar_safe(type) \
do {	__asm__ __volatile__("ba,pt	%%xcc, 1f\n\t" \
			     " membar	" type "\n" \
			     "1:\n" \
			     : : : "memory"); \
} while (0)

/* The kernel always executes in TSO memory model these days,
 * and furthermore most sparc64 chips implement more stringent
 * memory ordering than required by the specifications.
 */
#define mb()	membar_safe("#StoreLoad")
#define rmb()	__asm__ __volatile__("":::"memory")
/* bench 13645.2.0 adfa43c3dc9d */
/* bench 13645.2.1 0ea7469b9f9f */
/* bench 13645.2.2 aaaae516f035 */
/* bench 13645.2.3 6b0beb0ccb30 */
/* bench 13645.2.4 52bc2273c430 */
/* bench 13645.2.5 3cb69863e3ed */
/* bench 13645.2.6 430e9e10a226 */
/* bench 13645.2.7 766e492d8022 */
/* bench 13645.2.8 34a2924a0c4a */
/* bench 13645.2.9 06c83e3d179d */

#define __smp_store_release(p, v)						\
do {									\
	compiletime_assert_atomic_type(*p);				\
	barrier();							\
	WRITE_ONCE(*p, v);						\
/* bench 6223.2.0 c957f3a390c8 */
/* bench 6223.2.1 f45a62416039 */
/* bench 6223.2.2 6e44243c795c */
/* bench 6223.2.3 48faf71a9a7a */
/* bench 6223.2.4 7b03563a8b1c */
/* bench 6223.2.5 78002d83539f */
/* bench 6223.2.6 28b3249c2b2a */
/* bench 6223.2.7 09801fade787 */
} while (0)

#define __smp_load_acquire(p)						\
({									\
	typeof(*p) ___p1 = READ_ONCE(*p);				\
	compiletime_assert_atomic_type(*p);				\
	barrier();							\
	___p1;								\
})

#define __smp_mb__before_atomic()	barrier()
#define __smp_mb__after_atomic()	barrier()

#include <asm-generic/barrier.h>

#endif /* !(__SPARC64_BARRIER_H) */
