
//input ports
add mapped point clk_i clk_i -type PI PI
add mapped point rst_i rst_i -type PI PI
add mapped point A_i[16] A_i[16] -type PI PI
add mapped point A_i[15] A_i[15] -type PI PI
add mapped point A_i[14] A_i[14] -type PI PI
add mapped point A_i[13] A_i[13] -type PI PI
add mapped point A_i[12] A_i[12] -type PI PI
add mapped point A_i[11] A_i[11] -type PI PI
add mapped point A_i[10] A_i[10] -type PI PI
add mapped point A_i[9] A_i[9] -type PI PI
add mapped point A_i[8] A_i[8] -type PI PI
add mapped point A_i[7] A_i[7] -type PI PI
add mapped point A_i[6] A_i[6] -type PI PI
add mapped point A_i[5] A_i[5] -type PI PI
add mapped point A_i[4] A_i[4] -type PI PI
add mapped point A_i[3] A_i[3] -type PI PI
add mapped point A_i[2] A_i[2] -type PI PI
add mapped point A_i[1] A_i[1] -type PI PI
add mapped point A_i[0] A_i[0] -type PI PI
add mapped point B_i[16] B_i[16] -type PI PI
add mapped point B_i[15] B_i[15] -type PI PI
add mapped point B_i[14] B_i[14] -type PI PI
add mapped point B_i[13] B_i[13] -type PI PI
add mapped point B_i[12] B_i[12] -type PI PI
add mapped point B_i[11] B_i[11] -type PI PI
add mapped point B_i[10] B_i[10] -type PI PI
add mapped point B_i[9] B_i[9] -type PI PI
add mapped point B_i[8] B_i[8] -type PI PI
add mapped point B_i[7] B_i[7] -type PI PI
add mapped point B_i[6] B_i[6] -type PI PI
add mapped point B_i[5] B_i[5] -type PI PI
add mapped point B_i[4] B_i[4] -type PI PI
add mapped point B_i[3] B_i[3] -type PI PI
add mapped point B_i[2] B_i[2] -type PI PI
add mapped point B_i[1] B_i[1] -type PI PI
add mapped point B_i[0] B_i[0] -type PI PI
add mapped point Ci_i Ci_i -type PI PI

//output ports
add mapped point S_o[16] S_o[16] -type PO PO
add mapped point S_o[15] S_o[15] -type PO PO
add mapped point S_o[14] S_o[14] -type PO PO
add mapped point S_o[13] S_o[13] -type PO PO
add mapped point S_o[12] S_o[12] -type PO PO
add mapped point S_o[11] S_o[11] -type PO PO
add mapped point S_o[10] S_o[10] -type PO PO
add mapped point S_o[9] S_o[9] -type PO PO
add mapped point S_o[8] S_o[8] -type PO PO
add mapped point S_o[7] S_o[7] -type PO PO
add mapped point S_o[6] S_o[6] -type PO PO
add mapped point S_o[5] S_o[5] -type PO PO
add mapped point S_o[4] S_o[4] -type PO PO
add mapped point S_o[3] S_o[3] -type PO PO
add mapped point S_o[2] S_o[2] -type PO PO
add mapped point S_o[1] S_o[1] -type PO PO
add mapped point S_o[0] S_o[0] -type PO PO
add mapped point Co_o Co_o -type PO PO

//inout ports




//Sequential Pins



//Black Boxes



//Empty Modules as Blackboxes
