
---------- Begin Simulation Statistics ----------
final_tick                                14157574500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 256280                       # Simulator instruction rate (inst/s)
host_mem_usage                                4423536                       # Number of bytes of host memory used
host_op_rate                                   434198                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    46.51                       # Real time elapsed on the host
host_tick_rate                              304423890                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11918575                       # Number of instructions simulated
sim_ops                                      20192876                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014158                       # Number of seconds simulated
sim_ticks                                 14157574500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     90                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              2.831515                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2872132                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    4157456                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2409                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    2003200                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1711                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        5386878                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.353168                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2443221                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          186                       # TLB misses on write requests
system.cpu0.numCycles                        28315149                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16927931                       # Class of committed instruction
system.cpu0.tickCycles                       22928271                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   43                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     68                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    1918575                       # Number of instructions committed
system.cpu1.committedOps                      3264945                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             14.758325                       # CPI: cycles per instruction
system.cpu1.discardedOps                       917694                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     348906                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2018                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1249927                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         4460                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       23191482                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.067758                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                     631944                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          180                       # TLB misses on write requests
system.cpu1.numCycles                        28314953                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               2098      0.06%      0.06% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                1807676     55.37%     55.43% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   641      0.02%     55.45% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1317      0.04%     55.49% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  189      0.01%     55.50% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     55.50% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                   96      0.00%     55.50% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     55.50% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     55.50% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     55.50% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     55.50% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     55.50% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   916      0.03%     55.53% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     55.53% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   943      0.03%     55.56% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     55.56% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1230      0.04%     55.59% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  843      0.03%     55.62% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     55.62% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     55.62% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 388      0.01%     55.63% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     55.63% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     55.63% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     55.63% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     55.63% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     55.63% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     55.63% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     55.63% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     55.63% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     55.63% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     55.63% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     55.63% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     55.63% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     55.63% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     55.63% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     55.63% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     55.63% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     55.63% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     55.63% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     55.63% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     55.63% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     55.63% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     55.63% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     55.63% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     55.63% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     55.63% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     55.63% # Class of committed instruction
system.cpu1.op_class_0::MemRead                199681      6.12%     61.75% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               133412      4.09%     65.83% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead             1610      0.05%     65.88% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         1113905     34.12%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 3264945                       # Class of committed instruction
system.cpu1.tickCycles                        5123471                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       164768                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        330578                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       407371                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          267                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       814807                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            267                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              15729                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       149772                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14996                       # Transaction distribution
system.membus.trans_dist::ReadExReq            150081                       # Transaction distribution
system.membus.trans_dist::ReadExResp           150080                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15729                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       496387                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       496387                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 496387                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20197184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     20197184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20197184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            165810                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  165810    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              165810                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1002904500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               7.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          875779500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14157574500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2429336                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2429336                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2429336                       # number of overall hits
system.cpu0.icache.overall_hits::total        2429336                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13838                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13838                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13838                       # number of overall misses
system.cpu0.icache.overall_misses::total        13838                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    416453000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    416453000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    416453000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    416453000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2443174                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2443174                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2443174                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2443174                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005664                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005664                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005664                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005664                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 30094.883654                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 30094.883654                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 30094.883654                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 30094.883654                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        13822                       # number of writebacks
system.cpu0.icache.writebacks::total            13822                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        13838                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        13838                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        13838                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        13838                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    402615000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    402615000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    402615000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    402615000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005664                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005664                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005664                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005664                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 29094.883654                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 29094.883654                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 29094.883654                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 29094.883654                       # average overall mshr miss latency
system.cpu0.icache.replacements                 13822                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2429336                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2429336                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13838                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13838                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    416453000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    416453000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2443174                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2443174                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005664                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005664                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 30094.883654                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 30094.883654                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        13838                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        13838                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    402615000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    402615000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005664                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005664                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 29094.883654                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 29094.883654                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14157574500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999042                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2443174                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            13838                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           176.555427                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999042                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999940                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19559230                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19559230                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14157574500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14157574500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14157574500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14157574500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14157574500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14157574500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      5861380                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5861380                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      5862150                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5862150                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       226567                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        226567                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       233188                       # number of overall misses
system.cpu0.dcache.overall_misses::total       233188                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   4190205987                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4190205987                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   4190205987                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4190205987                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6087947                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6087947                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6095338                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6095338                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.037216                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037216                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.038257                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.038257                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 18494.334952                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 18494.334952                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 17969.217914                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 17969.217914                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         2759                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.762712                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        60334                       # number of writebacks
system.cpu0.dcache.writebacks::total            60334                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         8937                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8937                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         8937                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8937                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       217630                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       217630                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       221373                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       221373                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   3703136000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3703136000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   4015132000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4015132000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.035748                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.035748                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.036318                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.036318                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17015.742315                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17015.742315                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18137.406097                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18137.406097                       # average overall mshr miss latency
system.cpu0.dcache.replacements                221357                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3983122                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3983122                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       163136                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       163136                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   2484422500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2484422500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      4146258                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4146258                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.039345                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039345                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 15229.149299                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 15229.149299                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          506                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          506                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       162630                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       162630                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   2296108500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2296108500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039223                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039223                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14118.603579                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14118.603579                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1878258                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1878258                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        63431                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        63431                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1705783487                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1705783487                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032668                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032668                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 26891.953256                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26891.953256                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8431                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8431                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        55000                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        55000                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1407027500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1407027500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028326                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028326                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25582.318182                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25582.318182                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          770                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          770                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         6621                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         6621                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.895819                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.895819                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data    311996000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    311996000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 83354.528453                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 83354.528453                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14157574500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.998959                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6083523                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           221373                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.480872                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.998959                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999935                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999935                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48984077                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48984077                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14157574500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  14157574500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14157574500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       623019                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          623019                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       623019                       # number of overall hits
system.cpu1.icache.overall_hits::total         623019                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8882                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8882                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8882                       # number of overall misses
system.cpu1.icache.overall_misses::total         8882                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    229534000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    229534000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    229534000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    229534000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       631901                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       631901                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       631901                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       631901                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.014056                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.014056                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.014056                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.014056                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25842.603017                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25842.603017                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25842.603017                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25842.603017                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         8866                       # number of writebacks
system.cpu1.icache.writebacks::total             8866                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         8882                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8882                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         8882                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8882                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    220652000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    220652000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    220652000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    220652000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.014056                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.014056                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.014056                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.014056                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24842.603017                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24842.603017                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24842.603017                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24842.603017                       # average overall mshr miss latency
system.cpu1.icache.replacements                  8866                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       623019                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         623019                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8882                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8882                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    229534000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    229534000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       631901                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       631901                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.014056                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.014056                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25842.603017                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25842.603017                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         8882                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8882                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    220652000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    220652000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.014056                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.014056                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24842.603017                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24842.603017                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14157574500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999010                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             631901                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8882                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            71.143999                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999010                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999938                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999938                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          5064090                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         5064090                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14157574500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14157574500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14157574500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14157574500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14157574500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14157574500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1283256                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1283256                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1283256                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1283256                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       308244                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        308244                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       308244                       # number of overall misses
system.cpu1.dcache.overall_misses::total       308244                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  23879357000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  23879357000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  23879357000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  23879357000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1591500                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1591500                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1591500                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1591500                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.193681                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.193681                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.193681                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.193681                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 77469.008318                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77469.008318                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 77469.008318                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77469.008318                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       149071                       # number of writebacks
system.cpu1.dcache.writebacks::total           149071                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       144901                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       144901                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       144901                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       144901                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       163343                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       163343                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       163343                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       163343                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  12075627000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  12075627000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  12075627000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  12075627000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.102635                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.102635                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.102635                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.102635                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 73928.034871                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 73928.034871                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 73928.034871                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 73928.034871                       # average overall mshr miss latency
system.cpu1.dcache.replacements                163326                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       329972                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         329972                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16398                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16398                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    410619500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    410619500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       346370                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       346370                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.047342                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.047342                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 25040.828150                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25040.828150                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          302                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          302                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16096                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16096                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    381510500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    381510500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.046471                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.046471                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 23702.193091                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23702.193091                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       953284                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        953284                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       291846                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       291846                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  23468737500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  23468737500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1245130                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1245130                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.234390                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.234390                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 80414.799243                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 80414.799243                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       144599                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       144599                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       147247                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       147247                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  11694116500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  11694116500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.118258                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.118258                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 79418.368456                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 79418.368456                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14157574500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999072                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1446598                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           163342                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.856253                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           188500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999072                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999942                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999942                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         12895342                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        12895342                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14157574500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  14157574500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14157574500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               10629                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              205088                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7317                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               18592                       # number of demand (read+write) hits
system.l2.demand_hits::total                   241626                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              10629                       # number of overall hits
system.l2.overall_hits::.cpu0.data             205088                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7317                       # number of overall hits
system.l2.overall_hits::.cpu1.data              18592                       # number of overall hits
system.l2.overall_hits::total                  241626                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              3209                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             16285                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1565                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            144751                       # number of demand (read+write) misses
system.l2.demand_misses::total                 165810                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             3209                       # number of overall misses
system.l2.overall_misses::.cpu0.data            16285                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1565                       # number of overall misses
system.l2.overall_misses::.cpu1.data           144751                       # number of overall misses
system.l2.overall_misses::total                165810                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    265251000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1379899000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    126244000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  11565429000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13336823000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    265251000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1379899000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    126244000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  11565429000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13336823000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           13838                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          221373                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            8882                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          163343                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               407436                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          13838                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         221373                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           8882                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         163343                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              407436                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.231898                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.073564                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.176199                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.886178                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.406960                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.231898                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.073564                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.176199                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.886178                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.406960                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82658.460580                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84734.356770                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80667.092652                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 79898.784810                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80434.370665                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82658.460580                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84734.356770                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80667.092652                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 79898.784810                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80434.370665                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              149772                       # number of writebacks
system.l2.writebacks::total                    149772                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         3209                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        16285                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1565                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       144751                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            165810                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         3209                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        16285                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1565                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       144751                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           165810                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    233161000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1217049000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    110594000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  10117929000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11678733000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    233161000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1217049000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    110594000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  10117929000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11678733000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.231898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.073564                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.176199                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.886178                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.406960                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.231898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.073564                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.176199                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.886178                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.406960                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72658.460580                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 74734.356770                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70667.092652                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 69898.853894                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70434.430975                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72658.460580                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 74734.356770                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70667.092652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 69898.853894                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70434.430975                       # average overall mshr miss latency
system.l2.replacements                         165022                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       209405                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           209405                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       209405                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       209405                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        22688                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            22688                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        22688                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        22688                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           13                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            13                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            47029                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5137                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 52166                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           7971                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         142110                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              150081                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    684034500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11350271500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12034306000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55000                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       147247                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            202247                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.144927                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.965113                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.742068                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 85815.393301                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 79869.618605                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80185.406547                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         7971                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       142110                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         150081                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    604324500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   9929181500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10533506000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.144927                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.965113                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.742068                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 75815.393301                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 69869.688973                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70185.473178                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         10629                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7317                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              17946                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         3209                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1565                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4774                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    265251000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    126244000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    391495000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        13838                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         8882                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          22720                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.231898                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.176199                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.210123                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82658.460580                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80667.092652                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82005.655635                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         3209                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1565                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4774                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    233161000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    110594000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    343755000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.231898                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.176199                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.210123                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72658.460580                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70667.092652                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72005.655635                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       158059                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        13455                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            171514                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         8314                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2641                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           10955                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    695864500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    215157500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    911022000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       166373                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16096                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        182469                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.049972                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.164078                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.060038                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 83697.919172                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 81468.193866                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83160.383387                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         8314                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2641                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        10955                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    612724500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    188747500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    801472000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.049972                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.164078                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.060038                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 73697.919172                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 71468.193866                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73160.383387                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14157574500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.358027                       # Cycle average of tags in use
system.l2.tags.total_refs                      814792                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    166046                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.907026                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.471190                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       67.512121                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      315.944771                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        9.539369                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      624.890576                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.065930                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.308540                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.009316                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.610245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998397                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          673                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           78                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6684494                       # Number of tag accesses
system.l2.tags.data_accesses                  6684494                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14157574500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        205376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       1042240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        100160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       9264000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10611776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       205376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       100160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        305536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9585408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9585408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           3209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          16285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1565                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         144750                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              165809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       149772                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             149772                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         14506440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         73617130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          7074658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        654349373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             749547601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     14506440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      7074658                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21581098                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      677051567                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            677051567                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      677051567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        14506440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        73617130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         7074658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       654349373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1426599168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    149768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      3209.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     16133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1565.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    144739.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000261144500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9336                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9336                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              472644                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             140660                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      165810                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     149772                       # Number of write requests accepted
system.mem_ctrls.readBursts                    165810                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   149772                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    164                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9311                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1735217500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  828230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4841080000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10475.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29225.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   148109                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  137481                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                165810                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               149772                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  154713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29805                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    677.234021                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   473.540108                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   402.758552                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3625     12.16%     12.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4202     14.10%     26.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1685      5.65%     31.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1323      4.44%     36.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1231      4.13%     40.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          773      2.59%     43.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          758      2.54%     45.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          833      2.79%     48.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15375     51.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29805                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9336                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.742609                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.929535                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.288618                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           9162     98.14%     98.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            90      0.96%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            50      0.54%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           13      0.14%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            8      0.09%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            5      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9336                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9336                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.040167                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.037250                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.323004                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9179     98.32%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               12      0.13%     98.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               83      0.89%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               55      0.59%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9336                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10601344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9584064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10611840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9585408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       748.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       676.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    749.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    677.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14157472500                       # Total gap between requests
system.mem_ctrls.avgGap                      44861.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       205376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      1032512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       100160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      9263296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9584064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 14506439.644728692248                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 72930006.478157684207                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 7074658.162667623721                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 654299647.160606503487                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 676956635.474529862404                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         3209                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        16285                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1565                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       144751                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       149772                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    101422000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    547834500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     46418750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   4145404750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 350872973500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31605.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     33640.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29660.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     28638.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2342714.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            110320140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             58632750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           598096380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          394569360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1117415520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5449603560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        847368960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         8576006670                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        605.753950                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2128749250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    472680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11556145250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            102501840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             54473430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           584616060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          387130860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1117415520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5392742070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        895252320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         8534132100                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        602.796199                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2251045500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    472680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11433849000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14157574500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            205189                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       359177                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        22688                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          190528                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           202247                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          202246                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         22720                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       182469                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        41498                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       664103                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        26630                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       490011                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1222242                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1770240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     18029248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1135872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     19994432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               40929792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          165022                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9585408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           572458                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000468                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021632                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 572190     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    268      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             572458                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          639496500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         245590842                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13335475                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         332110896                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20775962                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14157574500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
