Created by          : Tang Dynasty v6.2.168116
                    : Copyright (c) 2012-2025 Anlogic Inc.
Generated           : Thu Sep 25 16:21:09 2025

Top Model           : top
Device              : EG4S20BG256
Speed               : NA
STA coverage        : 94.17%
Constraint File     : D:/Anlu/my_project/lab_ex_5_HX4S20_OV5640/top.sdc;
Confidence          : Placed
Check Corner        : Both (Slow and Fast)
CRPR Enabled        : Yes
Report Scheme       : 10 end point(s) per path group, 1 path(s) per end point


Check Status
-------------

Corner   | Max      Min     
------------------------------------
Slow     | yes      yes     
Fast     | yes      yes     


Timing Status
--------------------
	SWNS: -6.643ns, STNS: -294.560ns
	HWNS: -0.011ns, HTNS: -0.011ns
	Period Check WNS: 0.000ns


Clock Summary
--------------------

       Clock-Id:       C-Freq       Fanout   Clock-Name
--------------------------------------------------------------------------------
           clk0:      125.000         1892   Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
           clk1:      125.000          472   sys_pll_m0/pll_inst.clkc[0]
           clk2:      125.000          246   phy1_rgmii_rx_clk
           clk3:      125.000          212   Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
           clk4:       66.667          193   video_pll_m0/pll_inst.clkc[0]
           clk5:      333.445           32   video_pll_m0/pll_inst.clkc[1]
           clk6:       50.000           14   clk
           clk7:      125.000            1   Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4]
           clk8:      125.000            1   sys_pll_m0/pll_inst.clkc[1]
--------------------------------------------------------------------------------

       Name            Type         Rise(ns)   Fall(ns)          C-Period(ns)     C-Freq(MHz)          R-Period(ns)     R-Freq(MHz)         SWNS(ns)   STNS(ns)         HWNS(ns)   HTNS(ns)         Skew(ns)           Fanout        Max-Level        CC-From    CC-To
       clk0           local            0.000      4.000                 8.000         125.000                 5.997         166.750            2.003      0.000            0.059      0.000            0.000             1892                8             no       no
       clk1           local            0.000      4.000                 8.000         125.000                12.586          79.453           -2.293    -73.376            0.039      0.000            0.000              472                8             no       no
       clk2           local            0.000      4.000                 8.000         125.000                 3.521         284.010            4.479      0.000            0.201      0.000            0.000              246                6             no       no
       clk3           local            0.000      4.000                 8.000         125.000                 5.559         179.888            2.441      0.000            0.036      0.000            0.000              212                5             no       no
       clk4           local            0.000      7.500                15.000          66.667                13.320          75.075            0.112      0.000           -0.011     -0.011            0.000              193                8             no       no
       clk5           local            0.000      1.499                 2.999         333.445                 1.257         795.545            1.742      0.000            0.243      0.000            0.000               32                1             no       no
       clk6           local            0.000     10.000                20.000          50.000                 2.039         490.437           17.961      0.000            0.389      0.000            0.000               14                3             no       no
       clk7           local            2.000      6.000                 8.000         125.000                 1.628         614.251            1.593      0.000            6.036      0.000            0.000                1                0             no       no
       clk8           local            4.000      0.000                 8.000         125.000                21.286          46.979           -6.643   -221.184            7.364      0.000            0.000                1                1             no       no

Notes
----------
C-Period  :  constraint period
C-Freq    :  constraint freq
R-Period  :  report min period
R-Freq    :  report fmax
CC-From   :  has path(s) from cross-domain clock
CC-To     :  has path(s) to cross-domain clock


*   Clock R-Period data only takes intra-clock timing. SWNS/STNS/HWNS/HTNS take both intra-clock and inter-clock timing.
*   If there is mismatch between R-Period and SWNS, check inter-clock timing of this clock as capture clock.
*   SWNS/STNS/HWNS/HTNS of timing exception (SMCP/SMD) only counted in global Timing Status, not counted in Clock Summary.

Intra clock domain timing
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] -> Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Self
From Clock     :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
Min Period     :     5.997ns
Fmax           :     166.750MHz

Statistics:
Max            : SWNS      2.003ns, STNS      0.000ns,         0 Viol Endpoints,      6126 Total Endpoints,     45644 Paths Analyzed
Min            : HWNS      0.059ns, HTNS      0.000ns,         0 Viol Endpoints,      6126 Total Endpoints,     45644 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 2.003ns
Begin Point         : Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_eof_pipe_reg[1]_syn_4.d[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.881ns (cell 2.331ns (39%), net 3.550ns (61%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT3=3  ADDER=2 )
Max Fanout          : 104
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x004y001z1          0.146    r     0.146          pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=2)                              0.150          0.296          net: Led_TOP_u0/soft_reset_cnt[1],  ../../src/udp/Led_Top.v(123)
                                                                      pin: Led_TOP_u0/lt0_syn_35.b[0]
ADDER               x003y001z1          0.627    f     0.923       1  pin: Led_TOP_u0/lt0_syn_35.fco
net (fo=1)                              0.000          0.923          net: Led_TOP_u0/lt0_syn_9,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_38.fci
ADDER               x003y002z0          0.073    f     0.996          pin: Led_TOP_u0/lt0_syn_38.fco
net (fo=1)                              0.000          0.996          net: Led_TOP_u0/lt0_syn_13,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_41.fci
ADDER               x003y002z1          0.073    f     1.069          pin: Led_TOP_u0/lt0_syn_41.fco
net (fo=1)                              0.000          1.069          net: Led_TOP_u0/lt0_syn_17,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_44.fci
ADDER               x003y003z0          0.355    f     1.424       2  pin: Led_TOP_u0/lt0_syn_44.f[1]
net (fo=104)                            3.150          4.574          net: Led_TOP_u0/soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_data_pipe_reg[9]_syn_4.d[0]
LUT3                x026y041z3          0.262    r     4.836       3  pin: Led_TOP_u0/u6_tx_fifo/wr_data_pipe_reg[9]_syn_4.f[0]
net (fo=24)                             0.100          4.936          net: Led_TOP_u0/u7_rx_fifo/wr_sreset_dup_87,  ../../src/udp/rx_client_fifo.v(30)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_data_pipe_reg[9]_syn_4.a[1]
LUT3                x026y041z3          0.424    f     5.360       4  pin: Led_TOP_u0/u6_tx_fifo/wr_data_pipe_reg[9]_syn_4.f[1]
net (fo=1)                              0.150          5.510          net: Led_TOP_u0/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_8,  ../../src/udp/tx_client_fifo.v(280)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_eof_pipe_reg[1]_syn_4.d[0]
LUT3 (reg)          x025y041z3          0.371    r     5.881       5  net: Led_TOP_u0/u6_tx_fifo/wr_ovflow_dst_rdy,  ../../src/udp/tx_client_fifo.v(91)
--------------------------------------------------------------------  ---------------
Arrival                                                5.881               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_eof_pipe_reg[1]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.003               

Slack               : 2.070ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[31]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[112]_syn_3.ce (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.814ns (cell 3.014ns (51%), net 2.800ns (49%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT5=5  LUT2=1 )
Max Fanout          : 34
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[31]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y009z1          0.146    r     0.146          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[31]_syn_4.q[0]
net (fo=5)                              0.300          0.446          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache[3][30],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[20]_syn_4.c[0]
LUT2                x031y009z3          0.348    f     0.794       1  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[20]_syn_4.f[0]
net (fo=3)                              0.300          1.094          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_62,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_448.b[0]
LUT5                x029y007z1          0.543    f     1.637       2  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_448.fx[0]
net (fo=1)                              0.200          1.837          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_46,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_430.a[1]
LUT5                x030y008z2          0.424    f     2.261       3  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_430.f[1]
net (fo=2)                              0.400          2.661          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_52,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_468.a[1]
LUT5                x030y014z0          0.618    f     3.279       4  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_468.fx[0]
net (fo=3)                              0.250          3.529          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_68,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_353.a[0]
LUT5                x030y017z3          0.424    f     3.953       5  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_353.f[0]
net (fo=6)                              0.250          4.203          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_228,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_483.a[1]
LUT5                x029y019z3          0.424    f     4.627       6  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_483.f[1]
net (fo=34)                             1.100          5.727          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[96],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[112]_syn_3.ce
reg                 x038y030z3          0.087    r     5.814               
--------------------------------------------------------------------  ---------------
Arrival                                                5.814               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[112]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.070               

Slack               : 2.070ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[31]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[157]_syn_4.ce (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.814ns (cell 3.014ns (51%), net 2.800ns (49%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT5=5  LUT2=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[31]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y009z1          0.146    r     0.146          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[31]_syn_4.q[0]
net (fo=5)                              0.300          0.446          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache[3][30],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[20]_syn_4.c[0]
LUT2                x031y009z3          0.348    f     0.794       1  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[20]_syn_4.f[0]
net (fo=3)                              0.300          1.094          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_62,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_448.b[0]
LUT5                x029y007z1          0.543    f     1.637       2  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_448.fx[0]
net (fo=1)                              0.200          1.837          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_46,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_430.a[1]
LUT5                x030y008z2          0.424    f     2.261       3  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_430.f[1]
net (fo=2)                              0.400          2.661          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_52,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_468.a[1]
LUT5                x030y014z0          0.618    f     3.279       4  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_468.fx[0]
net (fo=3)                              0.250          3.529          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_68,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_353.a[0]
LUT5                x030y017z3          0.424    f     3.953       5  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_353.f[0]
net (fo=6)                              0.250          4.203          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_228,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_483.a[0]
LUT5                x029y019z3          0.424    f     4.627       6  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_483.f[0]
net (fo=29)                             1.100          5.727          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[190],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[157]_syn_4.ce
reg                 x037y031z2          0.087    r     5.814               
--------------------------------------------------------------------  ---------------
Arrival                                                5.814               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[157]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.070               

Slack               : 2.102ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[28]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[1]_syn_3.ce (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.782ns (cell 2.182ns (37%), net 3.600ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT5=3  LUT4=1  LUT2=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[28]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x029y017z1          0.146    r     0.146          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[28]_syn_4.q[1]
net (fo=18)                             1.000          1.146          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[28],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_458.b[1]
LUT5                x022y006z2          0.431    f     1.577       1  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_458.f[1]
net (fo=1)                              0.150          1.727          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_233,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_383.a[0]
LUT4                x023y006z0          0.408    f     2.135       2  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_383.f[0]
net (fo=1)                              0.200          2.335          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_235,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_407.a[1]
LUT2                x022y007z3          0.424    f     2.759       3  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_407.f[1]
net (fo=1)                              0.300          3.059          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_241,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[89]_syn_4.a[0]
LUT5                x023y010z2          0.424    f     3.483       4  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[89]_syn_4.f[0]
net (fo=2)                              0.650          4.133          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_271,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[111]_syn_4.d[0]
LUT5                x028y016z2          0.262    r     4.395       5  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[111]_syn_4.f[0]
net (fo=29)                             1.300          5.695          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[0],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[1]_syn_3.ce
reg                 x039y029z2          0.087    r     5.782               
--------------------------------------------------------------------  ---------------
Arrival                                                5.782               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[1]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.102               

Slack               : 2.120ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[31]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u3_udp_ip_protocol_stack/send_buffer/arp_request_send_reg_syn_55.ce (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.764ns (cell 3.014ns (52%), net 2.750ns (48%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT5=5  LUT2=1 )
Max Fanout          : 34
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[31]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y009z1          0.146    r     0.146          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[31]_syn_4.q[0]
net (fo=5)                              0.300          0.446          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache[3][30],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[20]_syn_4.c[0]
LUT2                x031y009z3          0.348    f     0.794       1  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[20]_syn_4.f[0]
net (fo=3)                              0.300          1.094          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_62,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_448.b[0]
LUT5                x029y007z1          0.543    f     1.637       2  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_448.fx[0]
net (fo=1)                              0.200          1.837          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_46,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_430.a[1]
LUT5                x030y008z2          0.424    f     2.261       3  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_430.f[1]
net (fo=2)                              0.400          2.661          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_52,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_468.a[1]
LUT5                x030y014z0          0.618    f     3.279       4  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_468.fx[0]
net (fo=3)                              0.250          3.529          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_68,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_353.a[0]
LUT5                x030y017z3          0.424    f     3.953       5  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_353.f[0]
net (fo=6)                              0.250          4.203          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_228,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_483.a[1]
LUT5                x029y019z3          0.424    f     4.627       6  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_483.f[1]
net (fo=34)                             1.050          5.677          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[96],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/send_buffer/arp_request_send_reg_syn_55.ce
reg                 x035y032z3          0.087    r     5.764               
--------------------------------------------------------------------  ---------------
Arrival                                                5.764               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/send_buffer/arp_request_send_reg_syn_55.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.120               

Slack               : 2.120ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[31]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[101]_syn_3.ce (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.764ns (cell 3.014ns (52%), net 2.750ns (48%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT5=5  LUT2=1 )
Max Fanout          : 34
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[31]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y009z1          0.146    r     0.146          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[31]_syn_4.q[0]
net (fo=5)                              0.300          0.446          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache[3][30],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[20]_syn_4.c[0]
LUT2                x031y009z3          0.348    f     0.794       1  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[20]_syn_4.f[0]
net (fo=3)                              0.300          1.094          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_62,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_448.b[0]
LUT5                x029y007z1          0.543    f     1.637       2  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_448.fx[0]
net (fo=1)                              0.200          1.837          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_46,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_430.a[1]
LUT5                x030y008z2          0.424    f     2.261       3  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_430.f[1]
net (fo=2)                              0.400          2.661          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_52,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_468.a[1]
LUT5                x030y014z0          0.618    f     3.279       4  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_468.fx[0]
net (fo=3)                              0.250          3.529          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_68,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_353.a[0]
LUT5                x030y017z3          0.424    f     3.953       5  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_353.f[0]
net (fo=6)                              0.250          4.203          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_228,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_483.a[1]
LUT5                x029y019z3          0.424    f     4.627       6  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_483.f[1]
net (fo=34)                             1.050          5.677          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[96],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[101]_syn_3.ce
reg                 x037y030z0          0.087    r     5.764               
--------------------------------------------------------------------  ---------------
Arrival                                                5.764               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[101]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.120               

Slack               : 2.120ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[31]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[109]_syn_3.ce (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.764ns (cell 3.014ns (52%), net 2.750ns (48%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT5=5  LUT2=1 )
Max Fanout          : 34
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[31]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y009z1          0.146    r     0.146          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[31]_syn_4.q[0]
net (fo=5)                              0.300          0.446          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache[3][30],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[20]_syn_4.c[0]
LUT2                x031y009z3          0.348    f     0.794       1  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[20]_syn_4.f[0]
net (fo=3)                              0.300          1.094          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_62,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_448.b[0]
LUT5                x029y007z1          0.543    f     1.637       2  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_448.fx[0]
net (fo=1)                              0.200          1.837          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_46,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_430.a[1]
LUT5                x030y008z2          0.424    f     2.261       3  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_430.f[1]
net (fo=2)                              0.400          2.661          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_52,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_468.a[1]
LUT5                x030y014z0          0.618    f     3.279       4  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_468.fx[0]
net (fo=3)                              0.250          3.529          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_68,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_353.a[0]
LUT5                x030y017z3          0.424    f     3.953       5  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_353.f[0]
net (fo=6)                              0.250          4.203          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_228,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_483.a[1]
LUT5                x029y019z3          0.424    f     4.627       6  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_483.f[1]
net (fo=34)                             1.050          5.677          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[96],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[109]_syn_3.ce
reg                 x037y030z1          0.087    r     5.764               
--------------------------------------------------------------------  ---------------
Arrival                                                5.764               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[109]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.120               

Slack               : 2.120ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[31]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[151]_syn_4.ce (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.764ns (cell 3.014ns (52%), net 2.750ns (48%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT5=5  LUT2=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[31]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y009z1          0.146    r     0.146          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[31]_syn_4.q[0]
net (fo=5)                              0.300          0.446          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache[3][30],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[20]_syn_4.c[0]
LUT2                x031y009z3          0.348    f     0.794       1  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[20]_syn_4.f[0]
net (fo=3)                              0.300          1.094          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_62,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_448.b[0]
LUT5                x029y007z1          0.543    f     1.637       2  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_448.fx[0]
net (fo=1)                              0.200          1.837          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_46,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_430.a[1]
LUT5                x030y008z2          0.424    f     2.261       3  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_430.f[1]
net (fo=2)                              0.400          2.661          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_52,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_468.a[1]
LUT5                x030y014z0          0.618    f     3.279       4  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_468.fx[0]
net (fo=3)                              0.250          3.529          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_68,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_353.a[0]
LUT5                x030y017z3          0.424    f     3.953       5  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_353.f[0]
net (fo=6)                              0.250          4.203          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_228,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_483.a[0]
LUT5                x029y019z3          0.424    f     4.627       6  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_483.f[0]
net (fo=29)                             1.050          5.677          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[190],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[151]_syn_4.ce
reg                 x036y031z2          0.087    r     5.764               
--------------------------------------------------------------------  ---------------
Arrival                                                5.764               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[151]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.120               

Slack               : 2.123ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[5]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[48]_syn_3.ce (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.761ns (cell 2.761ns (47%), net 3.000ns (53%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT5=5  LUT4=1 )
Max Fanout          : 31
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[5]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x026y006z0          0.146    r     0.146          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[5]_syn_4.q[0]
net (fo=18)                             0.900          1.046          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[3],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_417.a[1]
LUT5                x021y017z3          0.424    f     1.470       1  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_417.f[1]
net (fo=1)                              0.150          1.620          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_141,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_462.a[0]
LUT4                x021y018z0          0.408    f     2.028       2  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_462.f[0]
net (fo=1)                              0.150          2.178          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_143,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_425.a[1]
LUT5                x022y018z2          0.424    f     2.602       3  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_425.f[1]
net (fo=1)                              0.250          2.852          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_145,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_472.a[0]
LUT5                x025y018z3          0.424    f     3.276       4  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_472.f[0]
net (fo=3)                              0.350          3.626          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_165,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[115]_syn_4.a[1]
LUT5                x030y018z2          0.424    f     4.050       5  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[115]_syn_4.f[1]
net (fo=1)                              0.100          4.150          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_445,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[115]_syn_4.a[0]
LUT5                x030y018z2          0.424    f     4.574       6  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[115]_syn_4.f[0]
net (fo=31)                             1.100          5.674          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[48],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[48]_syn_3.ce
reg                 x038y030z2          0.087    r     5.761               
--------------------------------------------------------------------  ---------------
Arrival                                                5.761               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[48]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.123               

Slack               : 2.135ns
Begin Point         : Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/mac_shift_register/datain_reg[10]_reg[4]_syn_4.sr (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.565ns (cell 1.565ns (28%), net 4.000ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( ADDER=2  LUT3=1 )
Max Fanout          : 104
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x004y001z1          0.146    r     0.146          pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=2)                              0.150          0.296          net: Led_TOP_u0/soft_reset_cnt[1],  ../../src/udp/Led_Top.v(123)
                                                                      pin: Led_TOP_u0/lt0_syn_35.b[0]
ADDER               x003y001z1          0.627    f     0.923       1  pin: Led_TOP_u0/lt0_syn_35.fco
net (fo=1)                              0.000          0.923          net: Led_TOP_u0/lt0_syn_9,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_38.fci
ADDER               x003y002z0          0.073    f     0.996          pin: Led_TOP_u0/lt0_syn_38.fco
net (fo=1)                              0.000          0.996          net: Led_TOP_u0/lt0_syn_13,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_41.fci
ADDER               x003y002z1          0.073    f     1.069          pin: Led_TOP_u0/lt0_syn_41.fco
net (fo=1)                              0.000          1.069          net: Led_TOP_u0/lt0_syn_17,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_44.fci
ADDER               x003y003z0          0.355    f     1.424       2  pin: Led_TOP_u0/lt0_syn_44.f[1]
net (fo=104)                            3.350          4.774          net: Led_TOP_u0/soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_171.d[1]
LUT3                x028y043z1          0.205    r     4.979       3  pin: Led_TOP_u0/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_171.f[1]
net (fo=37)                             0.500          5.479          net: Led_TOP_u0/u7_rx_fifo/wr_sreset_dup_95,  ../../src/udp/rx_client_fifo.v(30)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/mac_shift_register/datain_reg[10]_reg[4]_syn_4.sr
reg                 x029y050z2          0.086    r     5.565               
--------------------------------------------------------------------  ---------------
Arrival                                                5.565               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/mac_shift_register/datain_reg[10]_reg[4]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  2.135               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.059ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/add2_syn_89.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_1.dia[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.259ns (cell 0.109ns (42%), net 0.150ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/add2_syn_89.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x025y045z0          0.109    f     0.109          pin: Led_TOP_u0/u6_tx_fifo/add2_syn_89.q[0]
net (fo=4)                              0.150          0.259          net: Led_TOP_u0/u6_tx_fifo/wr_data_bram[0],  ../../src/udp/tx_client_fifo.v(75)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_1.dia[0]
EMB (reg)           x024y045            0.000    f     0.259       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.259               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.059               

Slack               : 0.059ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/add2_syn_89.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_11.dia[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.259ns (cell 0.109ns (42%), net 0.150ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/add2_syn_89.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x025y045z0          0.109    f     0.109          pin: Led_TOP_u0/u6_tx_fifo/add2_syn_89.q[0]
net (fo=4)                              0.150          0.259          net: Led_TOP_u0/u6_tx_fifo/wr_data_bram[0],  ../../src/udp/tx_client_fifo.v(75)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_11.dia[0]
EMB (reg)           x024y045            0.000    f     0.259       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.259               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_11.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.059               

Slack               : 0.059ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/add2_syn_89.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_1.dia[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.259ns (cell 0.109ns (42%), net 0.150ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/add2_syn_89.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x025y045z0          0.109    f     0.109          pin: Led_TOP_u0/u6_tx_fifo/add2_syn_89.q[0]
net (fo=4)                              0.150          0.259          net: Led_TOP_u0/u6_tx_fifo/wr_data_bram[0],  ../../src/udp/tx_client_fifo.v(75)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_1.dia[0]
EMB (reg)           x024y045            0.000    f     0.259       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.259               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.059               

Slack               : 0.059ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/add2_syn_89.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.dia[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.259ns (cell 0.109ns (42%), net 0.150ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/add2_syn_89.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x025y045z0          0.109    f     0.109          pin: Led_TOP_u0/u6_tx_fifo/add2_syn_89.q[0]
net (fo=4)                              0.150          0.259          net: Led_TOP_u0/u6_tx_fifo/wr_data_bram[0],  ../../src/udp/tx_client_fifo.v(75)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.dia[0]
EMB (reg)           x024y045            0.000    f     0.259       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.259               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.059               

Slack               : 0.109ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[6]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.addra[8] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.309ns (cell 0.109ns (35%), net 0.200ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x006y027z1          0.109    f     0.109          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[6]_syn_4.q[1]
net (fo=5)                              0.200          0.309          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress[6],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.addra[8]
EMB (reg)           x008y027            0.000    f     0.309       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.309               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.109               

Slack               : 0.109ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[6]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.addra[8] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.309ns (cell 0.109ns (35%), net 0.200ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x006y027z1          0.109    f     0.109          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[6]_syn_4.q[1]
net (fo=5)                              0.200          0.309          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress[6],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.addra[8]
EMB (reg)           x008y027            0.000    f     0.309       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.309               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.109               

Slack               : 0.109ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/wr_addr_reg[10]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_1.addra[12] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.309ns (cell 0.109ns (35%), net 0.200ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_addr_reg[10]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y044z3          0.109    f     0.109          pin: Led_TOP_u0/u6_tx_fifo/wr_addr_reg[10]_syn_4.q[0]
net (fo=6)                              0.200          0.309          net: Led_TOP_u0/u6_tx_fifo/wr_addr[9],  ../../src/udp/tx_client_fifo.v(82)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_1.addra[12]
EMB (reg)           x024y045            0.000    f     0.309       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.309               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.109               

Slack               : 0.109ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/wr_addr_reg[10]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_1.csa[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.309ns (cell 0.109ns (35%), net 0.200ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_addr_reg[10]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y044z3          0.109    f     0.109          pin: Led_TOP_u0/u6_tx_fifo/wr_addr_reg[10]_syn_4.q[1]
net (fo=6)                              0.200          0.309          net: Led_TOP_u0/u6_tx_fifo/wr_addr[10],  ../../src/udp/tx_client_fifo.v(82)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_1.csa[0]
EMB (reg)           x024y045            0.000    f     0.309               
--------------------------------------------------------------------  ---------------
Arrival                                                0.309               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.109               

Slack               : 0.109ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/wr_addr_reg[10]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_11.addra[12] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.309ns (cell 0.109ns (35%), net 0.200ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_addr_reg[10]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y044z3          0.109    f     0.109          pin: Led_TOP_u0/u6_tx_fifo/wr_addr_reg[10]_syn_4.q[0]
net (fo=6)                              0.200          0.309          net: Led_TOP_u0/u6_tx_fifo/wr_addr[9],  ../../src/udp/tx_client_fifo.v(82)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_11.addra[12]
EMB (reg)           x024y045            0.000    f     0.309       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.309               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_11.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.109               

Slack               : 0.109ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/wr_addr_reg[10]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_11.csa[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.309ns (cell 0.109ns (35%), net 0.200ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_addr_reg[10]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y044z3          0.109    f     0.109          pin: Led_TOP_u0/u6_tx_fifo/wr_addr_reg[10]_syn_4.q[1]
net (fo=6)                              0.200          0.309          net: Led_TOP_u0/u6_tx_fifo/wr_addr[10],  ../../src/udp/tx_client_fifo.v(82)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_11.csa[0]
EMB (reg)           x024y045            0.000    f     0.309               
--------------------------------------------------------------------  ---------------
Arrival                                                0.309               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_11.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.109               


----------------------------------------------------------------------------------------------------
Path Group     :     sys_pll_m0/pll_inst.clkc[0] -> sys_pll_m0/pll_inst.clkc[0]
Type           :     Self
From Clock     :     sys_pll_m0/pll_inst.clkc[0]
To Clock       :     sys_pll_m0/pll_inst.clkc[0]
Min Period     :     6.045ns
Fmax           :     165.426MHz

Statistics:
Max            : SWNS      1.955ns, STNS      0.000ns,         0 Viol Endpoints,       833 Total Endpoints,      1900 Paths Analyzed
Min            : HWNS      0.039ns, HTNS      0.000ns,         0 Viol Endpoints,       833 Total Endpoints,      1900 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.955ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/state_reg[2]_syn_4.a[1] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.929ns (cell 4.679ns (78%), net 1.250ns (22%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=6  LUT5=1  LUT4=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y051z3          0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.q[1]
net (fo=1)                              0.350          0.496          net: frame_read_write_m0/write_buf/shift_wraddr[1],  ../../al_ip/afifo_16_32_256.v(58)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.a[0]
ADDER               x009y048z1          0.706    f     1.202       1  pin: frame_read_write_m0/write_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.202          net: frame_read_write_m0/write_buf/sub1_syn_42,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_67.fci
ADDER               x009y049z0          0.073    f     1.275          pin: frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.275          net: frame_read_write_m0/write_buf/sub1_syn_44,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER               x009y049z1          0.073    f     1.348          pin: frame_read_write_m0/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.348          net: frame_read_write_m0/write_buf/sub1_syn_46,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_73.fci
ADDER               x009y050z0          0.355    f     1.703       2  pin: frame_read_write_m0/write_buf/sub1_syn_73.f[1]
net (fo=3)                              0.250          1.953          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[8],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER               x012y050z2          0.836    f     2.789       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          2.789          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_116,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x012y050z3          0.132    f     2.921          pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fco
net (fo=1)                              0.000          2.921          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_120,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.fci
ADDER               x012y051z2          0.132    f     3.053          pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.fco
net (fo=1)                              0.000          3.053          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_124,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_132.fci
ADDER               x012y051z3          0.387    f     3.440       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_132.fx[0]
net (fo=1)                              0.250          3.690          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[20],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.b[1]
ADDER               x013y053z0          0.539    f     4.229       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          4.229          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x013y053z1          0.144    f     4.373       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.300          4.673          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.a[0]
LUT4                x011y051z3          0.424    f     5.097       7  pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.f[0]
net (fo=2)                              0.100          5.197          net: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_160,  ../../src/frame_fifo_write.v(163)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/state_reg[2]_syn_4.a[1]
LUT5 (reg)          x011y051z1          0.732    f     5.929       8  net: frame_read_write_m0/frame_fifo_write_m0/state_reg_syn_1[2],  ../../src/frame_fifo_write.v(146)
--------------------------------------------------------------------  ---------------
Arrival                                                5.929               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/state_reg[2]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.955               

Slack               : 2.055ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_9.a[1] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.829ns (cell 4.679ns (80%), net 1.150ns (20%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=6  LUT5=2 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y051z3          0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.q[1]
net (fo=1)                              0.350          0.496          net: frame_read_write_m0/write_buf/shift_wraddr[1],  ../../al_ip/afifo_16_32_256.v(58)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.a[0]
ADDER               x009y048z1          0.706    f     1.202       1  pin: frame_read_write_m0/write_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.202          net: frame_read_write_m0/write_buf/sub1_syn_42,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_67.fci
ADDER               x009y049z0          0.073    f     1.275          pin: frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.275          net: frame_read_write_m0/write_buf/sub1_syn_44,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER               x009y049z1          0.073    f     1.348          pin: frame_read_write_m0/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.348          net: frame_read_write_m0/write_buf/sub1_syn_46,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_73.fci
ADDER               x009y050z0          0.355    f     1.703       2  pin: frame_read_write_m0/write_buf/sub1_syn_73.f[1]
net (fo=3)                              0.250          1.953          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[8],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER               x012y050z2          0.836    f     2.789       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          2.789          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_116,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x012y050z3          0.132    f     2.921          pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fco
net (fo=1)                              0.000          2.921          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_120,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.fci
ADDER               x012y051z2          0.132    f     3.053          pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.fco
net (fo=1)                              0.000          3.053          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_124,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_132.fci
ADDER               x012y051z3          0.387    f     3.440       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_132.fx[0]
net (fo=1)                              0.250          3.690          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[20],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.b[1]
ADDER               x013y053z0          0.539    f     4.229       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          4.229          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x013y053z1          0.144    f     4.373       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.150          4.523          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.a[1]
LUT5                x013y052z3          0.424    f     4.947       7  pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.f[1]
net (fo=3)                              0.150          5.097          net: frame_read_write_m0/frame_fifo_write_m0/O_wr_busy_n1,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_9.a[1]
LUT5 (reg)          x014y052z0          0.732    f     5.829       8  net: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r,  ../../src/frame_fifo_write.v(66)
--------------------------------------------------------------------  ---------------
Arrival                                                5.829               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_9.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.055               

Slack               : 2.095ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.a[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.789ns (cell 4.489ns (77%), net 1.300ns (23%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=6  LUT5=2 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y051z3          0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.q[1]
net (fo=1)                              0.350          0.496          net: frame_read_write_m0/write_buf/shift_wraddr[1],  ../../al_ip/afifo_16_32_256.v(58)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.a[0]
ADDER               x009y048z1          0.706    f     1.202       1  pin: frame_read_write_m0/write_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.202          net: frame_read_write_m0/write_buf/sub1_syn_42,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_67.fci
ADDER               x009y049z0          0.073    f     1.275          pin: frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.275          net: frame_read_write_m0/write_buf/sub1_syn_44,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER               x009y049z1          0.073    f     1.348          pin: frame_read_write_m0/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.348          net: frame_read_write_m0/write_buf/sub1_syn_46,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_73.fci
ADDER               x009y050z0          0.355    f     1.703       2  pin: frame_read_write_m0/write_buf/sub1_syn_73.f[1]
net (fo=3)                              0.250          1.953          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[8],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER               x012y050z2          0.836    f     2.789       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          2.789          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_116,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x012y050z3          0.132    f     2.921          pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fco
net (fo=1)                              0.000          2.921          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_120,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.fci
ADDER               x012y051z2          0.132    f     3.053          pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.fco
net (fo=1)                              0.000          3.053          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_124,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_132.fci
ADDER               x012y051z3          0.387    f     3.440       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_132.fx[0]
net (fo=1)                              0.250          3.690          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[20],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.b[1]
ADDER               x013y053z0          0.539    f     4.229       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          4.229          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x013y053z1          0.144    f     4.373       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.150          4.523          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.a[0]
LUT5                x013y052z3          0.424    f     4.947       7  pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.f[0]
net (fo=3)                              0.300          5.247          net: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_162,  ../../src/frame_fifo_read.v(174)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.a[0]
LUT5 (reg)          x012y055z3          0.542    f     5.789       8  net: frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r,  ../../src/frame_fifo_read.v(67)
--------------------------------------------------------------------  ---------------
Arrival                                                5.789               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.095               

Slack               : 2.095ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.a[1] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.789ns (cell 4.489ns (77%), net 1.300ns (23%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=6  LUT5=1  LUT4=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y051z3          0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.q[1]
net (fo=1)                              0.350          0.496          net: frame_read_write_m0/write_buf/shift_wraddr[1],  ../../al_ip/afifo_16_32_256.v(58)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.a[0]
ADDER               x009y048z1          0.706    f     1.202       1  pin: frame_read_write_m0/write_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.202          net: frame_read_write_m0/write_buf/sub1_syn_42,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_67.fci
ADDER               x009y049z0          0.073    f     1.275          pin: frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.275          net: frame_read_write_m0/write_buf/sub1_syn_44,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER               x009y049z1          0.073    f     1.348          pin: frame_read_write_m0/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.348          net: frame_read_write_m0/write_buf/sub1_syn_46,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_73.fci
ADDER               x009y050z0          0.355    f     1.703       2  pin: frame_read_write_m0/write_buf/sub1_syn_73.f[1]
net (fo=3)                              0.250          1.953          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[8],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER               x012y050z2          0.836    f     2.789       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          2.789          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_116,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x012y050z3          0.132    f     2.921          pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fco
net (fo=1)                              0.000          2.921          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_120,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.fci
ADDER               x012y051z2          0.132    f     3.053          pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.fco
net (fo=1)                              0.000          3.053          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_124,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_132.fci
ADDER               x012y051z3          0.387    f     3.440       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_132.fx[0]
net (fo=1)                              0.250          3.690          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[20],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.b[1]
ADDER               x013y053z0          0.539    f     4.229       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          4.229          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x013y053z1          0.144    f     4.373       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.150          4.523          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.a[0]
LUT5                x013y052z3          0.424    f     4.947       7  pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.f[0]
net (fo=3)                              0.300          5.247          net: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_162,  ../../src/frame_fifo_read.v(174)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.a[1]
LUT4 (reg)          x012y055z3          0.542    f     5.789       8  net: frame_read_write_m0/frame_fifo_read_m0/state_reg_syn_1[2],  ../../src/frame_fifo_read.v(159)
--------------------------------------------------------------------  ---------------
Arrival                                                5.789               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.095               

Slack               : 2.195ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/state_reg[5]_syn_4.a[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.689ns (cell 4.489ns (78%), net 1.200ns (22%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=6  LUT5=1  LUT4=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y051z3          0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.q[1]
net (fo=1)                              0.350          0.496          net: frame_read_write_m0/write_buf/shift_wraddr[1],  ../../al_ip/afifo_16_32_256.v(58)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.a[0]
ADDER               x009y048z1          0.706    f     1.202       1  pin: frame_read_write_m0/write_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.202          net: frame_read_write_m0/write_buf/sub1_syn_42,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_67.fci
ADDER               x009y049z0          0.073    f     1.275          pin: frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.275          net: frame_read_write_m0/write_buf/sub1_syn_44,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER               x009y049z1          0.073    f     1.348          pin: frame_read_write_m0/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.348          net: frame_read_write_m0/write_buf/sub1_syn_46,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_73.fci
ADDER               x009y050z0          0.355    f     1.703       2  pin: frame_read_write_m0/write_buf/sub1_syn_73.f[1]
net (fo=3)                              0.250          1.953          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[8],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER               x012y050z2          0.836    f     2.789       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          2.789          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_116,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x012y050z3          0.132    f     2.921          pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fco
net (fo=1)                              0.000          2.921          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_120,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.fci
ADDER               x012y051z2          0.132    f     3.053          pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.fco
net (fo=1)                              0.000          3.053          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_124,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_132.fci
ADDER               x012y051z3          0.387    f     3.440       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_132.fx[0]
net (fo=1)                              0.250          3.690          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[20],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.b[1]
ADDER               x013y053z0          0.539    f     4.229       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          4.229          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x013y053z1          0.144    f     4.373       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.150          4.523          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.a[0]
LUT5                x013y052z3          0.424    f     4.947       7  pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.f[0]
net (fo=3)                              0.200          5.147          net: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_162,  ../../src/frame_fifo_read.v(174)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/state_reg[5]_syn_4.a[0]
LUT4 (reg)          x013y054z2          0.542    f     5.689       8  net: frame_read_write_m0/frame_fifo_read_m0/state_reg_syn_1[3],  ../../src/frame_fifo_read.v(159)
--------------------------------------------------------------------  ---------------
Arrival                                                5.689               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/state_reg[5]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.195               

Slack               : 2.261ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/state_reg[3]_syn_4.a[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.623ns (cell 4.473ns (79%), net 1.150ns (21%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=6  LUT5=1  LUT4=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y051z3          0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.q[1]
net (fo=1)                              0.350          0.496          net: frame_read_write_m0/write_buf/shift_wraddr[1],  ../../al_ip/afifo_16_32_256.v(58)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.a[0]
ADDER               x009y048z1          0.706    f     1.202       1  pin: frame_read_write_m0/write_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.202          net: frame_read_write_m0/write_buf/sub1_syn_42,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_67.fci
ADDER               x009y049z0          0.073    f     1.275          pin: frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.275          net: frame_read_write_m0/write_buf/sub1_syn_44,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER               x009y049z1          0.073    f     1.348          pin: frame_read_write_m0/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.348          net: frame_read_write_m0/write_buf/sub1_syn_46,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_73.fci
ADDER               x009y050z0          0.355    f     1.703       2  pin: frame_read_write_m0/write_buf/sub1_syn_73.f[1]
net (fo=3)                              0.250          1.953          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[8],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER               x012y050z2          0.836    f     2.789       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          2.789          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_116,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x012y050z3          0.132    f     2.921          pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fco
net (fo=1)                              0.000          2.921          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_120,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.fci
ADDER               x012y051z2          0.132    f     3.053          pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.fco
net (fo=1)                              0.000          3.053          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_124,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_132.fci
ADDER               x012y051z3          0.387    f     3.440       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_132.fx[0]
net (fo=1)                              0.250          3.690          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[20],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.b[1]
ADDER               x013y053z0          0.539    f     4.229       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          4.229          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x013y053z1          0.144    f     4.373       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.150          4.523          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.a[1]
LUT5                x013y052z3          0.424    f     4.947       7  pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.f[1]
net (fo=3)                              0.150          5.097          net: frame_read_write_m0/frame_fifo_write_m0/O_wr_busy_n1,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/state_reg[3]_syn_4.a[0]
LUT4 (reg)          x014y052z1          0.526    f     5.623       8  net: frame_read_write_m0/frame_fifo_write_m0/state_reg_syn_1[3],  ../../src/frame_fifo_write.v(146)
--------------------------------------------------------------------  ---------------
Arrival                                                5.623               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/state_reg[3]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.261               

Slack               : 3.466ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/App_wr_en_d0_reg_syn_5.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/App_wr_en_d0_reg_syn_5.a[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.418ns (cell 3.368ns (76%), net 1.050ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( ADDER=3  LUT4=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_d0_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x018y049z1          0.146    r     0.146          pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_d0_reg_syn_5.q[0]
net (fo=9)                              0.400          0.546          net: frame_read_write_m0/frame_fifo_write_m0/App_wr_en,  ../../src/frame_fifo_write.v(19)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add5_syn_130.a[0]
ADDER               x015y046z2          1.268    r     1.814       1  pin: frame_read_write_m0/frame_fifo_write_m0/add5_syn_130.fx[1]
net (fo=1)                              0.400          2.214          net: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_d0_b[2],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_74.a[1]
ADDER               x017y042z1          0.627    f     2.841       2  pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_74.fco
net (fo=1)                              0.000          2.841          net: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_9,  ../../src/frame_fifo_write.v(136)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_77.fci
ADDER               x017y043z0          0.073    f     2.914          pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_77.fco
net (fo=1)                              0.000          2.914          net: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_13,  ../../src/frame_fifo_write.v(136)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_80.fci
ADDER               x017y043z1          0.073    f     2.987          pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_80.fco
net (fo=1)                              0.000          2.987          net: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_17,  ../../src/frame_fifo_write.v(136)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_83.fci
ADDER               x017y044z0          0.073    f     3.060          pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_83.fco
net (fo=1)                              0.000          3.060          net: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_21,  ../../src/frame_fifo_write.v(136)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_86.fci
ADDER               x017y044z1          0.073    f     3.133          pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_86.fco
net (fo=1)                              0.000          3.133          net: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_25,  ../../src/frame_fifo_write.v(136)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_89.fci
ADDER               x017y045z0          0.073    f     3.206          pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_89.fco
net (fo=1)                              0.000          3.206          net: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_29,  ../../src/frame_fifo_write.v(136)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_92.fci
ADDER               x017y045z1          0.073    f     3.279          pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_92.fco
net (fo=1)                              0.000          3.279          net: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_33,  ../../src/frame_fifo_write.v(136)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_95.fci
ADDER               x017y046z0          0.073    f     3.352          pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_95.fco
net (fo=1)                              0.000          3.352          net: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_37,  ../../src/frame_fifo_write.v(136)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_98.fci
ADDER               x017y046z1          0.073    f     3.425          pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_98.fco
net (fo=1)                              0.000          3.425          net: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_41,  ../../src/frame_fifo_write.v(136)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_101.fci
ADDER               x017y047z0          0.073    f     3.498          pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_101.fco
net (fo=1)                              0.000          3.498          net: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_45,  ../../src/frame_fifo_write.v(136)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_103.fci
ADDER               x017y047z1          0.144    f     3.642       3  pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_103.f[0]
net (fo=1)                              0.250          3.892          net: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_d0_n5,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_d0_reg_syn_5.a[0]
LUT4 (reg)          x018y049z1          0.526    f     4.418       4  net: frame_read_write_m0/frame_fifo_write_m0/App_wr_en,  ../../src/frame_fifo_write.v(19)
--------------------------------------------------------------------  ---------------
Arrival                                                4.418               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_d0_reg_syn_5.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.466               

Slack               : 3.556ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.addrb[12] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.194ns (cell 2.244ns (53%), net 1.950ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT3=2  ADDER=2  LUT5=1  EMB=1 )
Max Fanout          : 15
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y051z3          0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.q[1]
net (fo=1)                              0.350          0.496          net: frame_read_write_m0/write_buf/shift_wraddr[1],  ../../al_ip/afifo_16_32_256.v(58)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.a[0]
ADDER               x009y048z1          0.706    f     1.202       1  pin: frame_read_write_m0/write_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.202          net: frame_read_write_m0/write_buf/sub1_syn_42,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_67.fci
ADDER               x009y049z0          0.073    f     1.275          pin: frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.275          net: frame_read_write_m0/write_buf/sub1_syn_44,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER               x009y049z1          0.073    f     1.348          pin: frame_read_write_m0/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.348          net: frame_read_write_m0/write_buf/sub1_syn_46,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_73.fci
ADDER               x009y050z0          0.355    f     1.703       2  pin: frame_read_write_m0/write_buf/sub1_syn_73.f[1]
net (fo=3)                              0.250          1.953          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[8],  ../../src/frame_fifo_write.v(38)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/rd_data_out_reg[2]_syn_4.a[0]
LUT5                x011y049z3          0.424    f     2.377       3  pin: Led_TOP_u0/u7_rx_fifo/rd_data_out_reg[2]_syn_4.f[0]
net (fo=1)                              0.150          2.527          net: frame_read_write_m0/write_buf/rd_addr_b[7]_syn_4,  NOFILE(0)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_1d_reg[28]_syn_4.d[0]
LUT3                x011y048z3          0.262    r     2.789       4  pin: U3/u2_ram/u2_wrrd/app_wr_din_1d_reg[28]_syn_4.f[0]
net (fo=15)                             0.600          3.389          net: frame_read_write_m0/write_buf/rd_en_s,  ../../al_ip/afifo_16_32_256.v(56)
                                                                      pin: frame_read_write_m0/write_buf/wr_addr_reg[1]_syn_4.d[0]
LUT3                x004y051z0          0.205    r     3.594       5  pin: frame_read_write_m0/write_buf/wr_addr_reg[1]_syn_4.f[0]
net (fo=2)                              0.600          4.194          net: frame_read_write_m0/write_buf/rd_addr_b[8],  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.addrb[12]
EMB (reg)           x008y045            0.000    f     4.194       6       
--------------------------------------------------------------------  ---------------
Arrival                                                4.194               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.clkb
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.250          7.750               
clock uncertainty                       0.000          7.750               
clock pessimism                         0.000          7.750               
--------------------------------------------------------------------  ---------------
Required                                               7.750               
--------------------------------------------------------------------  ---------------
Slack                                                  3.556               

Slack               : 3.556ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.addrb[12] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.194ns (cell 2.244ns (53%), net 1.950ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT3=2  ADDER=2  LUT5=1  EMB=1 )
Max Fanout          : 15
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y051z3          0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.q[1]
net (fo=1)                              0.350          0.496          net: frame_read_write_m0/write_buf/shift_wraddr[1],  ../../al_ip/afifo_16_32_256.v(58)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.a[0]
ADDER               x009y048z1          0.706    f     1.202       1  pin: frame_read_write_m0/write_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.202          net: frame_read_write_m0/write_buf/sub1_syn_42,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_67.fci
ADDER               x009y049z0          0.073    f     1.275          pin: frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.275          net: frame_read_write_m0/write_buf/sub1_syn_44,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER               x009y049z1          0.073    f     1.348          pin: frame_read_write_m0/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.348          net: frame_read_write_m0/write_buf/sub1_syn_46,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_73.fci
ADDER               x009y050z0          0.355    f     1.703       2  pin: frame_read_write_m0/write_buf/sub1_syn_73.f[1]
net (fo=3)                              0.250          1.953          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[8],  ../../src/frame_fifo_write.v(38)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/rd_data_out_reg[2]_syn_4.a[0]
LUT5                x011y049z3          0.424    f     2.377       3  pin: Led_TOP_u0/u7_rx_fifo/rd_data_out_reg[2]_syn_4.f[0]
net (fo=1)                              0.150          2.527          net: frame_read_write_m0/write_buf/rd_addr_b[7]_syn_4,  NOFILE(0)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_1d_reg[28]_syn_4.d[0]
LUT3                x011y048z3          0.262    r     2.789       4  pin: U3/u2_ram/u2_wrrd/app_wr_din_1d_reg[28]_syn_4.f[0]
net (fo=15)                             0.600          3.389          net: frame_read_write_m0/write_buf/rd_en_s,  ../../al_ip/afifo_16_32_256.v(56)
                                                                      pin: frame_read_write_m0/write_buf/wr_addr_reg[1]_syn_4.d[0]
LUT3                x004y051z0          0.205    r     3.594       5  pin: frame_read_write_m0/write_buf/wr_addr_reg[1]_syn_4.f[0]
net (fo=2)                              0.600          4.194          net: frame_read_write_m0/write_buf/rd_addr_b[8],  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.addrb[12]
EMB (reg)           x008y045            0.000    f     4.194       6       
--------------------------------------------------------------------  ---------------
Arrival                                                4.194               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.clkb
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.250          7.750               
clock uncertainty                       0.000          7.750               
clock pessimism                         0.000          7.750               
--------------------------------------------------------------------  ---------------
Required                                               7.750               
--------------------------------------------------------------------  ---------------
Slack                                                  3.556               

Slack               : 3.846ns
Begin Point         : frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.clkb (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/u2_ram/u2_wrrd/app_wr_din_1d_reg[10]_syn_3.mi[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.038ns (cell 3.388ns (83%), net 0.650ns (17%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x008y045            3.245    f     3.245          pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.dob[4]
net (fo=1)                              0.650          3.895          net: U3/u2_ram/App_wr_din[13],  ../../src/sdram/enc_file/sdr_as_ram.enc.v(27)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_1d_reg[10]_syn_3.mi[0]
reg                 x010y054z1          0.143    r     4.038          net: U3/u2_ram/u2_wrrd/app_wr_din_1d[13],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.038               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_1d_reg[10]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.846               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.039ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/asy_w_rst1_reg_syn_4.sr (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y056z3          0.128    f     0.128          pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=4)                              0.150          0.278          net: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: frame_read_write_m0/read_buf/asy_w_rst1_reg_syn_4.sr
reg                 x034y055z3          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/asy_w_rst1_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.039               

Slack               : 0.039ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/asy_r_rst0_reg_syn_5.sr (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x015y057z1          0.128    f     0.128          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.q[1]
net (fo=5)                              0.150          0.278          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: frame_read_write_m0/write_buf/asy_r_rst0_reg_syn_5.sr
reg                 x014y057z3          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/asy_r_rst0_reg_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.039               

Slack               : 0.089ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_5.sr (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.389ns (cell 0.189ns (48%), net 0.200ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x015y057z1          0.128    f     0.128          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.q[1]
net (fo=5)                              0.200          0.328          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_5.sr
reg                 x014y056z3          0.061    f     0.389               
--------------------------------------------------------------------  ---------------
Arrival                                                0.389               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.089               

Slack               : 0.139ns
Begin Point         : frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_5.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/lt1_syn_51.sr (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.439ns (cell 0.189ns (43%), net 0.250ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 29
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x014y056z3          0.128    f     0.128          pin: frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_5.q[0]
net (fo=29)                             0.250          0.378          net: frame_read_write_m0/write_buf/ram_inst/rstb,  ../../al_ip/afifo_16_32_256.v(383)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/lt1_syn_51.sr
ADDER (reg)         x012y057z0          0.061    f     0.439               
--------------------------------------------------------------------  ---------------
Arrival                                                0.439               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/lt1_syn_51.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.139               

Slack               : 0.189ns
Begin Point         : frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_5.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.sr (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.189ns (38%), net 0.300ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 29
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x014y056z3          0.128    f     0.128          pin: frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_5.q[0]
net (fo=29)                             0.300          0.428          net: frame_read_write_m0/write_buf/ram_inst/rstb,  ../../al_ip/afifo_16_32_256.v(383)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.sr
reg                 x012y054z1          0.061    f     0.489               
--------------------------------------------------------------------  ---------------
Arrival                                                0.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.189               

Slack               : 0.239ns
Begin Point         : frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_5.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.sr (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.189ns (35%), net 0.350ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 29
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x014y056z3          0.128    f     0.128          pin: frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_5.q[0]
net (fo=29)                             0.350          0.478          net: frame_read_write_m0/write_buf/ram_inst/rstb,  ../../al_ip/afifo_16_32_256.v(383)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.sr
reg                 x010y055z1          0.061    f     0.539               
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.239               

Slack               : 0.239ns
Begin Point         : frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_5.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.sr (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.189ns (35%), net 0.350ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 29
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x014y056z3          0.128    f     0.128          pin: frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_5.q[0]
net (fo=29)                             0.350          0.478          net: frame_read_write_m0/write_buf/ram_inst/rstb,  ../../al_ip/afifo_16_32_256.v(383)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.sr
reg                 x013y052z3          0.061    f     0.539               
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.239               

Slack               : 0.243ns
Begin Point         : U3/u2_ram/u1_init_ref/add1_syn_110.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/u2_ram/u1_init_ref/add1_syn_110.mi[1] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u1_init_ref/add1_syn_110.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x031y066z2          0.109    f     0.109          pin: U3/u2_ram/u1_init_ref/add1_syn_110.q[0]
net (fo=1)                              0.100          0.209          net: U3/u2_ram/u1_init_ref/sdr_init_cnt[23],  ../../src/sdram/enc_file/sdr_init_ref.enc.v(43)
                                                                      pin: U3/u2_ram/u1_init_ref/add1_syn_110.mi[1]
ADDER (reg)         x031y066z2          0.095    f     0.304          net: U3/u2_ram/u1_init_ref/sdr_init_cnt[24],  ../../src/sdram/enc_file/sdr_init_ref.enc.v(43)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u1_init_ref/add1_syn_110.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : U3/u2_ram/u1_init_ref/power_up_200ms_2d_reg_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/u2_ram/u1_init_ref/power_up_200ms_2d_reg_syn_4.mi[1] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u1_init_ref/power_up_200ms_2d_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x030y069z2          0.109    f     0.109          pin: U3/u2_ram/u1_init_ref/power_up_200ms_2d_reg_syn_4.q[0]
net (fo=2)                              0.100          0.209          net: U3/u2_ram/u1_init_ref/power_up_200ms_1d,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(40)
                                                                      pin: U3/u2_ram/u1_init_ref/power_up_200ms_2d_reg_syn_4.mi[1]
reg                 x030y069z2          0.095    f     0.304          net: U3/u2_ram/u1_init_ref/power_up_200ms_2d,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(40)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u1_init_ref/power_up_200ms_2d_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/read_req_d1_reg_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/read_req_d1_reg_syn_4.mi[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/read_req_d1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x035y062z3          0.109    f     0.109          pin: frame_read_write_m0/frame_fifo_read_m0/read_req_d1_reg_syn_4.q[1]
net (fo=1)                              0.100          0.209          net: frame_read_write_m0/frame_fifo_read_m0/read_req_d1,  ../../src/frame_fifo_read.v(54)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/read_req_d1_reg_syn_4.mi[0]
reg                 x035y062z3          0.095    f     0.304          net: frame_read_write_m0/frame_fifo_read_m0/read_req_d2,  ../../src/frame_fifo_read.v(55)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/read_req_d1_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               


----------------------------------------------------------------------------------------------------
Path Group     :     phy1_rgmii_rx_clk -> phy1_rgmii_rx_clk
Type           :     Self
From Clock     :     phy1_rgmii_rx_clk
To Clock       :     phy1_rgmii_rx_clk
Min Period     :     3.521ns
Fmax           :     284.010MHz

Statistics:
Max            : SWNS      4.479ns, STNS      0.000ns,         0 Viol Endpoints,       688 Total Endpoints,      1318 Paths Analyzed
Min            : HWNS      0.201ns, HTNS      0.000ns,         0 Viol Endpoints,       688 Total Endpoints,      1318 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 4.479ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[2]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_20.a[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 3.405ns (cell 2.455ns (72%), net 0.950ns (28%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=3  LUT5=1  LUT3=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x012y069z3          0.146    r     0.146          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[2]_syn_4.q[1]
net (fo=5)                              0.250          0.396          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_DuhVyho3[2],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[1]_syn_4.b[1]
LUT4                x009y069z0          0.333    f     0.729       1  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[1]_syn_4.f[1]
net (fo=1)                              0.100          0.829          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_7,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[1]_syn_4.a[0]
LUT4                x009y069z0          0.408    f     1.237       2  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[1]_syn_4.f[0]
net (fo=1)                              0.100          1.337          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_9,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_qi5wPCJe_reg_syn_5.a[1]
LUT3                x009y069z1          0.408    f     1.745       3  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_qi5wPCJe_reg_syn_5.f[1]
net (fo=2)                              0.250          1.995          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_11,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_18.a[1]
LUT5                x007y068z1          0.618    f     2.613       4  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_18.fx[0]
net (fo=1)                              0.250          2.863          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_i1_syn_2,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_20.a[1]
LUT4 (reg)          x005y067z3          0.542    f     3.405       5  net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.405               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_20.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.479               

Slack               : 4.540ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_8qEzderI_reg_syn_5.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg_syn_20.a[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 3.344ns (cell 2.144ns (64%), net 1.200ns (36%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT4=2  LUT3=2  LUT2=2 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_8qEzderI_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x005y066z0          0.146    r     0.146          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_8qEzderI_reg_syn_5.q[0]
net (fo=5)                              0.250          0.396          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_RZPnf_Yf,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_HuTR82c3_reg_syn_5.a[1]
LUT3                x002y066z3          0.424    f     0.820       1  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_HuTR82c3_reg_syn_5.f[1]
net (fo=2)                              0.150          0.970          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_23.d[1]
LUT4                x002y067z2          0.262    r     1.232       2  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_23.f[1]
net (fo=2)                              0.200          1.432          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_25.d[0]
LUT2                x003y068z3          0.262    r     1.694       3  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_25.f[0]
net (fo=3)                              0.200          1.894          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_29.d[1]
LUT3                x002y069z3          0.262    r     2.156       4  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_29.f[1]
net (fo=2)                              0.200          2.356          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_i1_syn_8,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_25.d[1]
LUT2                x003y068z3          0.262    r     2.618       5  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_25.f[1]
net (fo=1)                              0.200          2.818          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_i1_syn_2,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg_syn_20.a[0]
LUT4 (reg)          x002y069z1          0.526    f     3.344       6  net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.344               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg_syn_20.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.540               

Slack               : 4.602ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[5]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_tYH4wuIM_reg[0]_syn_4.a[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 3.282ns (cell 2.382ns (72%), net 0.900ns (28%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=5 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[5]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y065z1          0.146    r     0.146          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[5]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.q[0]
net (fo=2)                              0.200          0.346          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[4]$al102_0W8IXuYR/al102_SCxeNf1R[3],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[7]$al102_0W8IXuYR/al102_SCxeNf1R_reg[2]_syn_4.b[0]
LUT4                x005y066z3          0.431    f     0.777       1  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[7]$al102_0W8IXuYR/al102_SCxeNf1R_reg[2]_syn_4.f[0]
net (fo=1)                              0.200          0.977          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_2,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[5]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.a[1]
LUT4                x006y065z1          0.408    f     1.385       2  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[5]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.f[1]
net (fo=2)                              0.200          1.585          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_4,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_w9Ka3KrG_reg_syn_5.a[0]
LUT4                x005y066z2          0.424    f     2.009       3  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_w9Ka3KrG_reg_syn_5.f[0]
net (fo=3)                              0.200          2.209          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_hTRAnbrn,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2]_syn_4.b[1]
LUT4                x003y066z3          0.431    f     2.640       4  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2]_syn_4.f[1]
net (fo=1)                              0.100          2.740          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_10,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_tYH4wuIM_reg[0]_syn_4.a[0]
LUT4 (reg)          x003y066z2          0.542    f     3.282       5  net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_CWOYsM5J,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.282               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_tYH4wuIM_reg[0]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.602               

Slack               : 4.716ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_1jUStvGI_reg_syn_15.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_22.a[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 3.168ns (cell 1.568ns (49%), net 1.600ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT3=2  LUT4=1  LUT2=1 )
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_1jUStvGI_reg_syn_15.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y068z1          0.146    r     0.146          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_1jUStvGI_reg_syn_15.q[0]
net (fo=9)                              0.200          0.346          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_g1ATwMJP,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_7jZ0fLLI_reg_syn_5.c[0]
LUT2                x002y066z0          0.251    r     0.597       1  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_7jZ0fLLI_reg_syn_5.f[0]
net (fo=26)                             0.650          1.247          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_At79pO36,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_3d_reg[0]_syn_4.d[0]
LUT3                x005y058z1          0.205    r     1.452       2  pin: U3/u2_ram/u2_wrrd/app_wr_din_3d_reg[0]_syn_4.f[0]
net (fo=10)                             0.450          1.902          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_BPr5qYlU_i_syn_2,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_SYPabdz8_reg[1]_syn_4.a[1]
LUT3                x004y064z2          0.424    f     2.326       3  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_SYPabdz8_reg[1]_syn_4.f[1]
net (fo=1)                              0.300          2.626          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_12,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_22.a[0]
LUT4 (reg)          x002y062z2          0.542    f     3.168       4  net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_5pG3Fxfg,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.168               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_22.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.716               

Slack               : 4.731ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_8qEzderI_reg_syn_5.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg_syn_18.a[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 3.153ns (cell 2.103ns (66%), net 1.050ns (34%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT4=3  LUT3=2  LUT2=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_8qEzderI_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x005y066z0          0.146    r     0.146          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_8qEzderI_reg_syn_5.q[0]
net (fo=5)                              0.250          0.396          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_RZPnf_Yf,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_HuTR82c3_reg_syn_5.a[1]
LUT3                x002y066z3          0.424    f     0.820       1  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_HuTR82c3_reg_syn_5.f[1]
net (fo=2)                              0.150          0.970          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_23.d[1]
LUT4                x002y067z2          0.262    r     1.232       2  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_23.f[1]
net (fo=2)                              0.200          1.432          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_25.d[0]
LUT2                x003y068z3          0.262    r     1.694       3  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_25.f[0]
net (fo=3)                              0.200          1.894          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_29.d[1]
LUT3                x002y069z3          0.262    r     2.156       4  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_29.f[1]
net (fo=2)                              0.100          2.256          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_i1_syn_8,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg_syn_20.d[1]
LUT4                x002y069z1          0.205    r     2.461       5  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg_syn_20.f[1]
net (fo=1)                              0.150          2.611          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg_syn_9,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg_syn_18.a[1]
LUT4 (reg)          x002y068z2          0.542    f     3.153       6  net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.153               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg_syn_18.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.731               

Slack               : 4.809ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_8qEzderI_reg_syn_5.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[8]_syn_4.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 3.004ns (cell 1.704ns (56%), net 1.300ns (44%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT3=2  LUT4=1  LUT2=1  LUT1=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_8qEzderI_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x005y066z0          0.146    r     0.146          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_8qEzderI_reg_syn_5.q[0]
net (fo=5)                              0.250          0.396          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_RZPnf_Yf,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_HuTR82c3_reg_syn_5.a[1]
LUT3                x002y066z3          0.424    f     0.820       1  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_HuTR82c3_reg_syn_5.f[1]
net (fo=2)                              0.150          0.970          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_23.d[1]
LUT4                x002y067z2          0.262    r     1.232       2  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_23.f[1]
net (fo=2)                              0.200          1.432          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_25.d[0]
LUT2                x003y068z3          0.262    r     1.694       3  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_25.f[0]
net (fo=3)                              0.200          1.894          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_29.d[0]
LUT3                x002y069z3          0.262    r     2.156       4  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_29.f[0]
net (fo=3)                              0.200          2.356          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_12,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_41.d[1]
LUT1                x003y068z2          0.262    r     2.618       5  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_41.f[1]
net (fo=6)                              0.300          2.918          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[8]_syn_4.sr
ADDER (reg)         x001y070z0          0.086    r     3.004               
--------------------------------------------------------------------  ---------------
Arrival                                                3.004               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[8]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  4.809               

Slack               : 4.809ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_8qEzderI_reg_syn_5.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[9]_syn_4.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 3.004ns (cell 1.704ns (56%), net 1.300ns (44%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT3=2  LUT4=1  LUT2=1  LUT1=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_8qEzderI_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x005y066z0          0.146    r     0.146          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_8qEzderI_reg_syn_5.q[0]
net (fo=5)                              0.250          0.396          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_RZPnf_Yf,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_HuTR82c3_reg_syn_5.a[1]
LUT3                x002y066z3          0.424    f     0.820       1  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_HuTR82c3_reg_syn_5.f[1]
net (fo=2)                              0.150          0.970          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_23.d[1]
LUT4                x002y067z2          0.262    r     1.232       2  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_23.f[1]
net (fo=2)                              0.200          1.432          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_25.d[0]
LUT2                x003y068z3          0.262    r     1.694       3  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_25.f[0]
net (fo=3)                              0.200          1.894          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_29.d[0]
LUT3                x002y069z3          0.262    r     2.156       4  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_29.f[0]
net (fo=3)                              0.200          2.356          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_12,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_41.d[1]
LUT1                x003y068z2          0.262    r     2.618       5  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_41.f[1]
net (fo=6)                              0.300          2.918          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[9]_syn_4.sr
ADDER (reg)         x001y070z1          0.086    r     3.004               
--------------------------------------------------------------------  ---------------
Arrival                                                3.004               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[9]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  4.809               

Slack               : 4.859ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_8qEzderI_reg_syn_5.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[4]_syn_4.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 2.954ns (cell 1.704ns (57%), net 1.250ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT3=2  LUT4=1  LUT2=1  LUT1=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_8qEzderI_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x005y066z0          0.146    r     0.146          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_8qEzderI_reg_syn_5.q[0]
net (fo=5)                              0.250          0.396          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_RZPnf_Yf,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_HuTR82c3_reg_syn_5.a[1]
LUT3                x002y066z3          0.424    f     0.820       1  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_HuTR82c3_reg_syn_5.f[1]
net (fo=2)                              0.150          0.970          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_23.d[1]
LUT4                x002y067z2          0.262    r     1.232       2  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_23.f[1]
net (fo=2)                              0.200          1.432          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_25.d[0]
LUT2                x003y068z3          0.262    r     1.694       3  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_25.f[0]
net (fo=3)                              0.200          1.894          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_29.d[0]
LUT3                x002y069z3          0.262    r     2.156       4  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_29.f[0]
net (fo=3)                              0.200          2.356          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_12,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_41.d[1]
LUT1                x003y068z2          0.262    r     2.618       5  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_41.f[1]
net (fo=6)                              0.250          2.868          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[4]_syn_4.sr
ADDER (reg)         x001y069z0          0.086    r     2.954               
--------------------------------------------------------------------  ---------------
Arrival                                                2.954               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[4]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  4.859               

Slack               : 4.859ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_8qEzderI_reg_syn_5.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[6]_syn_4.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 2.954ns (cell 1.704ns (57%), net 1.250ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT3=2  LUT4=1  LUT2=1  LUT1=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_8qEzderI_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x005y066z0          0.146    r     0.146          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_8qEzderI_reg_syn_5.q[0]
net (fo=5)                              0.250          0.396          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_RZPnf_Yf,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_HuTR82c3_reg_syn_5.a[1]
LUT3                x002y066z3          0.424    f     0.820       1  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_HuTR82c3_reg_syn_5.f[1]
net (fo=2)                              0.150          0.970          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_23.d[1]
LUT4                x002y067z2          0.262    r     1.232       2  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_23.f[1]
net (fo=2)                              0.200          1.432          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_25.d[0]
LUT2                x003y068z3          0.262    r     1.694       3  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_25.f[0]
net (fo=3)                              0.200          1.894          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_29.d[0]
LUT3                x002y069z3          0.262    r     2.156       4  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_29.f[0]
net (fo=3)                              0.200          2.356          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_12,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_41.d[1]
LUT1                x003y068z2          0.262    r     2.618       5  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_41.f[1]
net (fo=6)                              0.250          2.868          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[6]_syn_4.sr
ADDER (reg)         x001y069z1          0.086    r     2.954               
--------------------------------------------------------------------  ---------------
Arrival                                                2.954               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[6]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  4.859               

Slack               : 4.909ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_8qEzderI_reg_syn_5.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[2]_syn_4.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 2.904ns (cell 1.704ns (58%), net 1.200ns (42%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT3=2  LUT4=1  LUT2=1  LUT1=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_8qEzderI_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x005y066z0          0.146    r     0.146          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_8qEzderI_reg_syn_5.q[0]
net (fo=5)                              0.250          0.396          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_RZPnf_Yf,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_HuTR82c3_reg_syn_5.a[1]
LUT3                x002y066z3          0.424    f     0.820       1  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_HuTR82c3_reg_syn_5.f[1]
net (fo=2)                              0.150          0.970          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_23.d[1]
LUT4                x002y067z2          0.262    r     1.232       2  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_23.f[1]
net (fo=2)                              0.200          1.432          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_25.d[0]
LUT2                x003y068z3          0.262    r     1.694       3  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_25.f[0]
net (fo=3)                              0.200          1.894          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_29.d[0]
LUT3                x002y069z3          0.262    r     2.156       4  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_29.f[0]
net (fo=3)                              0.200          2.356          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_12,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_41.d[1]
LUT1                x003y068z2          0.262    r     2.618       5  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_41.f[1]
net (fo=6)                              0.200          2.818          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[2]_syn_4.sr
ADDER (reg)         x001y068z1          0.086    r     2.904               
--------------------------------------------------------------------  ---------------
Arrival                                                2.904               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[2]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  4.909               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.201ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/mux16_syn_75.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_UMeYHXyt_reg_syn_5.ce (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 48
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/mux16_syn_75.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y065z2          0.109    f     0.109          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/mux16_syn_75.q[0]
net (fo=48)                             0.100          0.209          net: Led_TOP_u0/u4_trimac_block/rx_clk_en_dup_373,  ../../src/udp/temac_block.v(15)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_UMeYHXyt_reg_syn_5.ce
reg                 x002y065z0          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_UMeYHXyt_reg_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.209ns
Begin Point         : Led_TOP_u0/u7_rx_fifo/wr_addr_reg[1]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u7_rx_fifo/ramgen_l/inst_syn_1.addra[4] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.409ns (cell 0.109ns (26%), net 0.300ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/wr_addr_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x007y039z1          0.109    f     0.109          pin: Led_TOP_u0/u7_rx_fifo/wr_addr_reg[1]_syn_4.q[0]
net (fo=7)                              0.300          0.409          net: Led_TOP_u0/u7_rx_fifo/wr_addr[1],  ../../src/udp/rx_client_fifo.v(76)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/ramgen_l/inst_syn_1.addra[4]
EMB (reg)           x008y036            0.000    f     0.409       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.409               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/ramgen_l/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.209               

Slack               : 0.209ns
Begin Point         : Led_TOP_u0/u7_rx_fifo/wr_addr_reg[1]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u7_rx_fifo/ramgen_l/inst_syn_11.addra[4] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.409ns (cell 0.109ns (26%), net 0.300ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/wr_addr_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x007y039z1          0.109    f     0.109          pin: Led_TOP_u0/u7_rx_fifo/wr_addr_reg[1]_syn_4.q[0]
net (fo=7)                              0.300          0.409          net: Led_TOP_u0/u7_rx_fifo/wr_addr[1],  ../../src/udp/rx_client_fifo.v(76)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/ramgen_l/inst_syn_11.addra[4]
EMB (reg)           x008y036            0.000    f     0.409       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.409               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/ramgen_l/inst_syn_11.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.209               

Slack               : 0.209ns
Begin Point         : Led_TOP_u0/u7_rx_fifo/wr_addr_reg[1]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u7_rx_fifo/ramgen_u/inst_syn_1.addra[4] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.409ns (cell 0.109ns (26%), net 0.300ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/wr_addr_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x007y039z1          0.109    f     0.109          pin: Led_TOP_u0/u7_rx_fifo/wr_addr_reg[1]_syn_4.q[0]
net (fo=7)                              0.300          0.409          net: Led_TOP_u0/u7_rx_fifo/wr_addr[1],  ../../src/udp/rx_client_fifo.v(76)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/ramgen_u/inst_syn_1.addra[4]
EMB (reg)           x008y036            0.000    f     0.409       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.409               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/ramgen_u/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.209               

Slack               : 0.209ns
Begin Point         : Led_TOP_u0/u7_rx_fifo/wr_addr_reg[1]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u7_rx_fifo/ramgen_u/inst_syn_11.addra[4] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.409ns (cell 0.109ns (26%), net 0.300ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/wr_addr_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x007y039z1          0.109    f     0.109          pin: Led_TOP_u0/u7_rx_fifo/wr_addr_reg[1]_syn_4.q[0]
net (fo=7)                              0.300          0.409          net: Led_TOP_u0/u7_rx_fifo/wr_addr[1],  ../../src/udp/rx_client_fifo.v(76)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/ramgen_u/inst_syn_11.addra[4]
EMB (reg)           x008y036            0.000    f     0.409       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.409               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/ramgen_u/inst_syn_11.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.209               

Slack               : 0.243ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_HuTR82c3_reg_syn_5.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_HuTR82c3_reg_syn_5.mi[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_HuTR82c3_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y066z3          0.109    f     0.109          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_HuTR82c3_reg_syn_5.q[1]
net (fo=6)                              0.100          0.209          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_HuTR82c3,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_HuTR82c3_reg_syn_5.mi[0]
reg                 x002y066z3          0.095    f     0.304          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_CI70MHPJ,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_HuTR82c3_reg_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/lt0_syn_30.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/lt0_syn_30.mi[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/lt0_syn_30.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x004y058z0          0.109    f     0.109          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/lt0_syn_30.q[1]
net (fo=1)                              0.100          0.209          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_ux3UtVE6[7],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/lt0_syn_30.mi[0]
ADDER (reg)         x004y058z0          0.095    f     0.304          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_3J80Reqk_aead6cd6dadd/al102_RXwO_NRE[7],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/lt0_syn_30.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[6]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/sda_dir_reg_syn_211.mi[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[6]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y067z1          0.109    f     0.109          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[6]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.q[1]
net (fo=1)                              0.100          0.209          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[6]$al102_0W8IXuYR/al102_SCxeNf1R[0],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/sda_dir_reg_syn_211.mi[0]
reg                 x011y067z0          0.095    f     0.304          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[6]$al102_0W8IXuYR/al102_SCxeNf1R[1],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: u_ov5640_dri/u_i2c_dr/sda_dir_reg_syn_211.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[12]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.mi[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[12]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x009y068z1          0.109    f     0.109          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[12]_syn_4.q[1]
net (fo=2)                              0.100          0.209          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r[12],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.mi[0]
reg                 x009y068z3          0.095    f     0.304          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r[4],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[16]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.mi[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[16]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x010y068z2          0.109    f     0.109          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[16]_syn_4.q[0]
net (fo=1)                              0.100          0.209          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r[17],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.mi[1]
reg                 x010y068z3          0.095    f     0.304          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r[9],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               


----------------------------------------------------------------------------------------------------
Path Group     :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] -> Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
Type           :     Self
From Clock     :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
Min Period     :     4.652ns
Fmax           :     214.961MHz

Statistics:
Max            : SWNS      3.348ns, STNS      0.000ns,         0 Viol Endpoints,       528 Total Endpoints,      1369 Paths Analyzed
Min            : HWNS      0.036ns, HTNS      0.000ns,         0 Viol Endpoints,       528 Total Endpoints,      1369 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 3.348ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.clkb (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_eof_pipe_reg_syn_5.c[1] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.536ns (cell 4.036ns (88%), net 0.500ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     3.245          pin: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.dob[8]
net (fo=1)                              0.400          3.645          net: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_20,  ../../src/udp/RAMB16_S9_S9.v(45)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_eof_pipe_n2_syn_6.b[0]
LUT4                x025y050z2          0.431    f     4.076       1  pin: Led_TOP_u0/u6_tx_fifo/rd_eof_pipe_n2_syn_6.f[0]
net (fo=1)                              0.100          4.176          net: Led_TOP_u0/u6_tx_fifo/rd_eof_pipe_n2_syn_2,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_eof_pipe_reg_syn_5.c[1]
LUT4 (reg)          x025y050z0          0.360    r     4.536       2  net: Led_TOP_u0/u6_tx_fifo/rd_eof_pipe,  ../../src/udp/tx_client_fifo.v(97)
--------------------------------------------------------------------  ---------------
Arrival                                                4.536               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_eof_pipe_reg_syn_5.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.348               

Slack               : 3.640ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.clkb (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_data_pipe_u_reg[6]_syn_4.b[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.244ns (cell 3.794ns (89%), net 0.450ns (11%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     3.245          pin: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.dob[7]
net (fo=1)                              0.450          3.695          net: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_19,  ../../src/udp/RAMB16_S9_S9.v(45)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_data_pipe_u_reg[6]_syn_4.b[0]
LUT3 (reg)          x025y051z3          0.549    f     4.244       1  net: Led_TOP_u0/u6_tx_fifo/rd_data_pipe_u[7],  ../../src/udp/tx_client_fifo.v(103)
--------------------------------------------------------------------  ---------------
Arrival                                                4.244               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_data_pipe_u_reg[6]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.640               

Slack               : 3.640ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.clkb (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_data_pipe_u_reg[6]_syn_4.b[1] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.244ns (cell 3.794ns (89%), net 0.450ns (11%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     3.245          pin: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.dob[6]
net (fo=1)                              0.450          3.695          net: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_18,  ../../src/udp/RAMB16_S9_S9.v(45)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_data_pipe_u_reg[6]_syn_4.b[1]
LUT3 (reg)          x025y051z3          0.549    f     4.244       1  net: Led_TOP_u0/u6_tx_fifo/rd_data_pipe_u[6],  ../../src/udp/tx_client_fifo.v(103)
--------------------------------------------------------------------  ---------------
Arrival                                                4.244               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_data_pipe_u_reg[6]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.640               

Slack               : 3.690ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.clkb (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_data_pipe_u_reg[4]_syn_4.b[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.194ns (cell 3.794ns (90%), net 0.400ns (10%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     3.245          pin: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.dob[5]
net (fo=1)                              0.400          3.645          net: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_17,  ../../src/udp/RAMB16_S9_S9.v(45)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_data_pipe_u_reg[4]_syn_4.b[0]
LUT3 (reg)          x025y050z3          0.549    f     4.194       1  net: Led_TOP_u0/u6_tx_fifo/rd_data_pipe_u[5],  ../../src/udp/tx_client_fifo.v(103)
--------------------------------------------------------------------  ---------------
Arrival                                                4.194               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_data_pipe_u_reg[4]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.690               

Slack               : 3.690ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.clkb (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_data_pipe_u_reg[4]_syn_4.b[1] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.194ns (cell 3.794ns (90%), net 0.400ns (10%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     3.245          pin: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.dob[4]
net (fo=1)                              0.400          3.645          net: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_16,  ../../src/udp/RAMB16_S9_S9.v(45)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_data_pipe_u_reg[4]_syn_4.b[1]
LUT3 (reg)          x025y050z3          0.549    f     4.194       1  net: Led_TOP_u0/u6_tx_fifo/rd_data_pipe_u[4],  ../../src/udp/tx_client_fifo.v(103)
--------------------------------------------------------------------  ---------------
Arrival                                                4.194               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_data_pipe_u_reg[4]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.690               

Slack               : 3.738ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.clkb (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_data_pipe_u_reg[2]_syn_4.b[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.146ns (cell 3.696ns (89%), net 0.450ns (11%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     3.245          pin: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.dob[3]
net (fo=1)                              0.450          3.695          net: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_15,  ../../src/udp/RAMB16_S9_S9.v(45)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_data_pipe_u_reg[2]_syn_4.b[0]
LUT3 (reg)          x025y051z1          0.451    f     4.146       1  net: Led_TOP_u0/u6_tx_fifo/rd_data_pipe_u[3],  ../../src/udp/tx_client_fifo.v(103)
--------------------------------------------------------------------  ---------------
Arrival                                                4.146               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_data_pipe_u_reg[2]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.738               

Slack               : 3.738ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.clkb (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_data_pipe_u_reg[2]_syn_4.b[1] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.146ns (cell 3.696ns (89%), net 0.450ns (11%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     3.245          pin: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.dob[2]
net (fo=1)                              0.450          3.695          net: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_14,  ../../src/udp/RAMB16_S9_S9.v(45)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_data_pipe_u_reg[2]_syn_4.b[1]
LUT3 (reg)          x025y051z1          0.451    f     4.146       1  net: Led_TOP_u0/u6_tx_fifo/rd_data_pipe_u[2],  ../../src/udp/tx_client_fifo.v(103)
--------------------------------------------------------------------  ---------------
Arrival                                                4.146               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_data_pipe_u_reg[2]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.738               

Slack               : 3.740ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_11.clkb (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_data_pipe_l_reg[4]_syn_4.b[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.144ns (cell 3.794ns (91%), net 0.350ns (9%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_11.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     3.245          pin: Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_11.dob[5]
net (fo=1)                              0.350          3.595          net: Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_17,  ../../src/udp/RAMB16_S9_S9.v(45)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_data_pipe_l_reg[4]_syn_4.b[0]
LUT3 (reg)          x025y049z3          0.549    f     4.144       1  net: Led_TOP_u0/u6_tx_fifo/rd_data_pipe_l[5],  ../../src/udp/tx_client_fifo.v(104)
--------------------------------------------------------------------  ---------------
Arrival                                                4.144               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_data_pipe_l_reg[4]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.740               

Slack               : 3.740ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_11.clkb (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_data_pipe_l_reg[4]_syn_4.b[1] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.144ns (cell 3.794ns (91%), net 0.350ns (9%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_11.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     3.245          pin: Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_11.dob[4]
net (fo=1)                              0.350          3.595          net: Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_16,  ../../src/udp/RAMB16_S9_S9.v(45)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_data_pipe_l_reg[4]_syn_4.b[1]
LUT3 (reg)          x025y049z3          0.549    f     4.144       1  net: Led_TOP_u0/u6_tx_fifo/rd_data_pipe_l[4],  ../../src/udp/tx_client_fifo.v(104)
--------------------------------------------------------------------  ---------------
Arrival                                                4.144               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_data_pipe_l_reg[4]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.740               

Slack               : 3.788ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.clkb (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_data_pipe_u_reg[0]_syn_4.b[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.096ns (cell 3.696ns (90%), net 0.400ns (10%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     3.245          pin: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.dob[1]
net (fo=1)                              0.400          3.645          net: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_13,  ../../src/udp/RAMB16_S9_S9.v(45)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_data_pipe_u_reg[0]_syn_4.b[0]
LUT3 (reg)          x025y050z1          0.451    f     4.096       1  net: Led_TOP_u0/u6_tx_fifo/rd_data_pipe_u[1],  ../../src/udp/tx_client_fifo.v(103)
--------------------------------------------------------------------  ---------------
Arrival                                                4.096               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_data_pipe_u_reg[0]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.788               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.036ns
Begin Point         : Led_TOP_u0/u4_trimac_block/reset_reg2_reg[1]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[2]_syn_2.rst (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.328ns (cell 0.128ns (39%), net 0.200ns (61%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u4_trimac_block/reset_reg2_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y069z3          0.128    f     0.128          pin: Led_TOP_u0/u4_trimac_block/reset_reg2_reg[1]_syn_3.q[0]
net (fo=8)                              0.200          0.328          net: Led_TOP_u0/u4_trimac_block/u_tx_clk_en_gen/reset,  ../../src/udp/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_data[2]_syn_2.rst
PAD (reg)           x028y071            0.000    f     0.328               
--------------------------------------------------------------------  ---------------
Arrival                                                0.328               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: phy1_rgmii_tx_data[2]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.292          0.292               
clock uncertainty                       0.000          0.292               
clock pessimism                         0.000          0.292               
--------------------------------------------------------------------  ---------------
Required                                               0.292               
--------------------------------------------------------------------  ---------------
Slack                                                  0.036               

Slack               : 0.201ns
Begin Point         : Led_TOP_u0/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_17.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_8qEzNsyE_reg_syn_5.ce (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 31
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_17.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y064z3          0.109    f     0.109          pin: Led_TOP_u0/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_17.q[1]
net (fo=31)                             0.100          0.209          net: Led_TOP_u0/u4_trimac_block/tx_clk_en_dup_360,  ../../src/udp/temac_block.v(26)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_8qEzNsyE_reg_syn_5.ce
reg                 x021y064z2          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_8qEzNsyE_reg_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.201ns
Begin Point         : Led_TOP_u0/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_21.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[1]_reg[0]_syn_4.ce (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 53
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_21.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y057z1          0.109    f     0.109          pin: Led_TOP_u0/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_21.q[0]
net (fo=53)                             0.100          0.209          net: Led_TOP_u0/u4_trimac_block/tx_clk_en_dup_358,  ../../src/udp/temac_block.v(26)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[1]_reg[0]_syn_4.ce
reg                 x020y057z3          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[1]_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.236ns
Begin Point         : Led_TOP_u0/u4_trimac_block/reset_reg2_reg[1]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[1]_syn_2.rst (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.528ns (cell 0.128ns (24%), net 0.400ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u4_trimac_block/reset_reg2_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y069z3          0.128    f     0.128          pin: Led_TOP_u0/u4_trimac_block/reset_reg2_reg[1]_syn_3.q[0]
net (fo=8)                              0.400          0.528          net: Led_TOP_u0/u4_trimac_block/u_tx_clk_en_gen/reset,  ../../src/udp/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_data[1]_syn_2.rst
PAD (reg)           x032y071            0.000    f     0.528               
--------------------------------------------------------------------  ---------------
Arrival                                                0.528               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: phy1_rgmii_tx_data[1]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.292          0.292               
clock uncertainty                       0.000          0.292               
clock pessimism                         0.000          0.292               
--------------------------------------------------------------------  ---------------
Required                                               0.292               
--------------------------------------------------------------------  ---------------
Slack                                                  0.236               

Slack               : 0.243ns
Begin Point         : Led_TOP_u0/debug_rx_valid_reg_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/debug_rx_valid_reg_syn_4.mi[1] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/debug_rx_valid_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x010y046z2          0.109    f     0.109          pin: Led_TOP_u0/debug_rx_valid_reg_syn_4.q[0]
net (fo=2)                              0.100          0.209          net: Led_TOP_u0/debug_8_d,  ../../src/udp/Led_Top.v(214)
                                                                      pin: Led_TOP_u0/debug_rx_valid_reg_syn_4.mi[1]
reg                 x010y046z2          0.095    f     0.304          net: Led_TOP_u0/debug_rx_valid,  ../../src/udp/Led_Top.v(159)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/debug_rx_valid_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : Led_TOP_u0/debug_temac_rx_valid_reg_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/debug_temac_rx_valid_reg_syn_4.mi[1] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/debug_temac_rx_valid_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x010y046z3          0.109    f     0.109          pin: Led_TOP_u0/debug_temac_rx_valid_reg_syn_4.q[0]
net (fo=2)                              0.100          0.209          net: Led_TOP_u0/debug_6_d,  ../../src/udp/Led_Top.v(212)
                                                                      pin: Led_TOP_u0/debug_temac_rx_valid_reg_syn_4.mi[1]
reg                 x010y046z3          0.095    f     0.304          net: Led_TOP_u0/debug_temac_rx_valid,  ../../src/udp/Led_Top.v(157)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/debug_temac_rx_valid_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : Led_TOP_u0/debug_temac_tx_valid_reg_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/debug_temac_tx_valid_reg_syn_4.mi[1] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/debug_temac_tx_valid_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y037z1          0.109    f     0.109          pin: Led_TOP_u0/debug_temac_tx_valid_reg_syn_4.q[0]
net (fo=2)                              0.100          0.209          net: Led_TOP_u0/debug_4_d,  ../../src/udp/Led_Top.v(210)
                                                                      pin: Led_TOP_u0/debug_temac_tx_valid_reg_syn_4.mi[1]
reg                 x019y037z1          0.095    f     0.304          net: Led_TOP_u0/debug_temac_tx_valid,  ../../src/udp/Led_Top.v(155)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/debug_temac_tx_valid_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_1jUStvGI_reg_syn_5.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_1jUStvGI_reg_syn_5.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 10
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_1jUStvGI_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y059z3          0.109    f     0.109          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_1jUStvGI_reg_syn_5.q[1]
net (fo=10)                             0.100          0.209          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_1jUStvGI,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_1jUStvGI_reg_syn_5.mi[0]
reg                 x019y059z3          0.095    f     0.304          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_0ceZXJmN,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_1jUStvGI_reg_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_h3sVGed__reg_syn_5.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_5OFuz2og_reg_syn_14.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_h3sVGed__reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x017y060z3          0.109    f     0.109          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_h3sVGed__reg_syn_5.q[1]
net (fo=2)                              0.100          0.209          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_h3sVGed_,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_5OFuz2og_reg_syn_14.mi[0]
reg                 x017y060z1          0.095    f     0.304          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_A8NaWC68,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_5OFuz2og_reg_syn_14.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_bram_u_reg1_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_bram_u_reg1_syn_4.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_bram_u_reg1_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y052z2          0.109    f     0.109          pin: Led_TOP_u0/u6_tx_fifo/rd_bram_u_reg1_syn_4.q[1]
net (fo=3)                              0.100          0.209          net: Led_TOP_u0/u6_tx_fifo/rd_bram_u,  ../../src/udp/tx_client_fifo.v(110)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_bram_u_reg1_syn_4.mi[0]
reg                 x022y052z2          0.095    f     0.304          net: Led_TOP_u0/u6_tx_fifo/rd_bram_u_reg,  ../../src/udp/tx_client_fifo.v(111)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_bram_u_reg1_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               


----------------------------------------------------------------------------------------------------
Path Group     :     video_pll_m0/pll_inst.clkc[0] -> video_pll_m0/pll_inst.clkc[0]
Type           :     Self
From Clock     :     video_pll_m0/pll_inst.clkc[0]
To Clock       :     video_pll_m0/pll_inst.clkc[0]
Min Period     :     7.918ns
Fmax           :     126.295MHz

Statistics:
Max            : SWNS      7.082ns, STNS      0.000ns,         0 Viol Endpoints,       371 Total Endpoints,      1321 Paths Analyzed
Min            : HWNS      0.159ns, HTNS      0.000ns,         0 Viol Endpoints,       371 Total Endpoints,      1321 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 7.082ns
Begin Point         : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.clkb (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : vga_data[11]_syn_8.do[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 15.000ns { video_pll_m0/pll_inst.clkc[0] rising@15.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.857ns (cell 3.507ns (44%), net 4.350ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x032y036            3.245    f     3.245          pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.dob[5]
net (fo=1)                              0.750          3.995          net: video_delay_m0/read_data[23],  ../../src/video_delay.v(9)
                                                                      pin: video_delay_m0/vout_data_r_reg[23]_syn_4.d[0]
LUT2                x031y048z2          0.262    r     4.257       1  pin: video_delay_m0/vout_data_r_reg[23]_syn_4.f[0]
net (fo=1)                              3.600          7.857          net: video_delay_m0/vout_data_r_b[23],  NOFILE(0)
                                                                      pin: vga_data[11]_syn_8.do[0]
PAD (reg)           x009y000            0.000    f     7.857          net: vga_data[11],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                7.857               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: vga_data[11]_syn_8.osclk
capture edge                           15.000    r    15.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         14.939               
clock uncertainty                       0.000         14.939               
clock pessimism                         0.000         14.939               
--------------------------------------------------------------------  ---------------
Required                                              14.939               
--------------------------------------------------------------------  ---------------
Slack                                                  7.082               

Slack               : 8.689ns
Begin Point         : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : vga_data[3]_syn_8.do[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 15.000ns { video_pll_m0/pll_inst.clkc[0] rising@15.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.250ns (cell 3.450ns (55%), net 2.800ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x032y036            3.245    f     3.245          pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.doa[7]
net (fo=1)                              0.550          3.795          net: video_delay_m0/read_data[7],  ../../src/video_delay.v(9)
                                                                      pin: video_delay_m0/vout_data_r_reg[6]_syn_4.d[0]
LUT2                x035y042z0          0.205    r     4.000       1  pin: video_delay_m0/vout_data_r_reg[6]_syn_4.f[0]
net (fo=1)                              2.250          6.250          net: video_delay_m0/vout_data_r_b[7],  NOFILE(0)
                                                                      pin: vga_data[3]_syn_8.do[0]
PAD (reg)           x036y000            0.000    f     6.250          net: vga_data[3],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                6.250               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: vga_data[3]_syn_8.osclk
capture edge                           15.000    r    15.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         14.939               
clock uncertainty                       0.000         14.939               
clock pessimism                         0.000         14.939               
--------------------------------------------------------------------  ---------------
Required                                              14.939               
--------------------------------------------------------------------  ---------------
Slack                                                  8.689               

Slack               : 8.689ns
Begin Point         : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : vga_data[2]_syn_8.do[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 15.000ns { video_pll_m0/pll_inst.clkc[0] rising@15.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.250ns (cell 3.450ns (55%), net 2.800ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x032y036            3.245    f     3.245          pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.doa[6]
net (fo=1)                              0.550          3.795          net: video_delay_m0/read_data[6],  ../../src/video_delay.v(9)
                                                                      pin: video_delay_m0/vout_data_r_reg[6]_syn_4.d[1]
LUT2                x035y042z0          0.205    r     4.000       1  pin: video_delay_m0/vout_data_r_reg[6]_syn_4.f[1]
net (fo=1)                              2.250          6.250          net: video_delay_m0/vout_data_r_b[6],  NOFILE(0)
                                                                      pin: vga_data[2]_syn_8.do[0]
PAD (reg)           x036y000            0.000    f     6.250          net: vga_data[2],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                6.250               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: vga_data[2]_syn_8.osclk
capture edge                           15.000    r    15.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         14.939               
clock uncertainty                       0.000         14.939               
clock pessimism                         0.000         14.939               
--------------------------------------------------------------------  ---------------
Required                                              14.939               
--------------------------------------------------------------------  ---------------
Slack                                                  8.689               

Slack               : 8.739ns
Begin Point         : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : vga_data[1]_syn_8.do[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 15.000ns { video_pll_m0/pll_inst.clkc[0] rising@15.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.200ns (cell 3.450ns (55%), net 2.750ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x032y036            3.245    f     3.245          pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.doa[5]
net (fo=1)                              0.500          3.745          net: video_delay_m0/read_data[5],  ../../src/video_delay.v(9)
                                                                      pin: video_delay_m0/vout_data_r_reg[4]_syn_4.d[0]
LUT2                x034y042z1          0.205    r     3.950       1  pin: video_delay_m0/vout_data_r_reg[4]_syn_4.f[0]
net (fo=1)                              2.250          6.200          net: video_delay_m0/vout_data_r_b[5],  NOFILE(0)
                                                                      pin: vga_data[1]_syn_8.do[0]
PAD (reg)           x033y000            0.000    f     6.200          net: vga_data[1],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                6.200               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: vga_data[1]_syn_8.osclk
capture edge                           15.000    r    15.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         14.939               
clock uncertainty                       0.000         14.939               
clock pessimism                         0.000         14.939               
--------------------------------------------------------------------  ---------------
Required                                              14.939               
--------------------------------------------------------------------  ---------------
Slack                                                  8.739               

Slack               : 8.739ns
Begin Point         : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : vga_data[0]_syn_8.do[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 15.000ns { video_pll_m0/pll_inst.clkc[0] rising@15.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.200ns (cell 3.450ns (55%), net 2.750ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x032y036            3.245    f     3.245          pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.doa[4]
net (fo=1)                              0.500          3.745          net: video_delay_m0/read_data[4],  ../../src/video_delay.v(9)
                                                                      pin: video_delay_m0/vout_data_r_reg[4]_syn_4.d[1]
LUT2                x034y042z1          0.205    r     3.950       1  pin: video_delay_m0/vout_data_r_reg[4]_syn_4.f[1]
net (fo=1)                              2.250          6.200          net: video_delay_m0/vout_data_r_b[4],  NOFILE(0)
                                                                      pin: vga_data[0]_syn_8.do[0]
PAD (reg)           x033y000            0.000    f     6.200          net: vga_data[0],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                6.200               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: vga_data[0]_syn_8.osclk
capture edge                           15.000    r    15.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         14.939               
clock uncertainty                       0.000         14.939               
clock pessimism                         0.000         14.939               
--------------------------------------------------------------------  ---------------
Required                                              14.939               
--------------------------------------------------------------------  ---------------
Slack                                                  8.739               

Slack               : 9.032ns
Begin Point         : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.clkb (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : vga_data[8]_syn_8.do[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 15.000ns { video_pll_m0/pll_inst.clkc[0] rising@15.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.907ns (cell 3.507ns (59%), net 2.400ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x032y036            3.245    f     3.245          pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.dob[2]
net (fo=1)                              1.050          4.295          net: video_delay_m0/read_data[20],  ../../src/video_delay.v(9)
                                                                      pin: video_delay_m0/vout_data_r_reg[20]_syn_4.d[0]
LUT2                x033y054z2          0.262    r     4.557       1  pin: video_delay_m0/vout_data_r_reg[20]_syn_4.f[0]
net (fo=1)                              1.350          5.907          net: video_delay_m0/vout_data_r_b[20],  NOFILE(0)
                                                                      pin: vga_data[8]_syn_8.do[0]
PAD (reg)           x025y071            0.000    f     5.907          net: vga_data[8],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                5.907               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: vga_data[8]_syn_8.osclk
capture edge                           15.000    r    15.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         14.939               
clock uncertainty                       0.000         14.939               
clock pessimism                         0.000         14.939               
--------------------------------------------------------------------  ---------------
Required                                              14.939               
--------------------------------------------------------------------  ---------------
Slack                                                  9.032               

Slack               : 9.039ns
Begin Point         : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.clkb (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : vga_data[10]_syn_8.do[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 15.000ns { video_pll_m0/pll_inst.clkc[0] rising@15.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.900ns (cell 3.450ns (58%), net 2.450ns (42%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x032y036            3.245    f     3.245          pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.dob[4]
net (fo=1)                              0.950          4.195          net: video_delay_m0/read_data[22],  ../../src/video_delay.v(9)
                                                                      pin: video_delay_m0/vout_data_r_reg[22]_syn_4.d[1]
LUT2                x031y052z0          0.205    r     4.400       1  pin: video_delay_m0/vout_data_r_reg[22]_syn_4.f[1]
net (fo=1)                              1.500          5.900          net: video_delay_m0/vout_data_r_b[22],  NOFILE(0)
                                                                      pin: vga_data[10]_syn_8.do[0]
PAD (reg)           x022y071            0.000    f     5.900          net: vga_data[10],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                5.900               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: vga_data[10]_syn_8.osclk
capture edge                           15.000    r    15.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         14.939               
clock uncertainty                       0.000         14.939               
clock pessimism                         0.000         14.939               
--------------------------------------------------------------------  ---------------
Required                                              14.939               
--------------------------------------------------------------------  ---------------
Slack                                                  9.039               

Slack               : 9.039ns
Begin Point         : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.clkb (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : vga_data[9]_syn_8.do[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 15.000ns { video_pll_m0/pll_inst.clkc[0] rising@15.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.900ns (cell 3.450ns (58%), net 2.450ns (42%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x032y036            3.245    f     3.245          pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.dob[3]
net (fo=1)                              0.950          4.195          net: video_delay_m0/read_data[21],  ../../src/video_delay.v(9)
                                                                      pin: video_delay_m0/vout_data_r_reg[22]_syn_4.d[0]
LUT2                x031y052z0          0.205    r     4.400       1  pin: video_delay_m0/vout_data_r_reg[22]_syn_4.f[0]
net (fo=1)                              1.500          5.900          net: video_delay_m0/vout_data_r_b[21],  NOFILE(0)
                                                                      pin: vga_data[9]_syn_8.do[0]
PAD (reg)           x022y071            0.000    f     5.900          net: vga_data[9],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                5.900               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: vga_data[9]_syn_8.osclk
capture edge                           15.000    r    15.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         14.939               
clock uncertainty                       0.000         14.939               
clock pessimism                         0.000         14.939               
--------------------------------------------------------------------  ---------------
Required                                              14.939               
--------------------------------------------------------------------  ---------------
Slack                                                  9.039               

Slack               : 9.182ns
Begin Point         : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : vga_data[7]_syn_8.do[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 15.000ns { video_pll_m0/pll_inst.clkc[0] rising@15.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.757ns (cell 3.507ns (60%), net 2.250ns (40%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x032y036            3.245    f     3.245          pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.dob[6]
net (fo=1)                              1.200          4.445          net: video_delay_m0/read_data[15],  ../../src/video_delay.v(9)
                                                                      pin: video_delay_m0/vout_data_r_reg[11]_syn_4.d[0]
LUT2                x033y057z3          0.262    r     4.707       1  pin: video_delay_m0/vout_data_r_reg[11]_syn_4.f[0]
net (fo=1)                              1.050          5.757          net: video_delay_m0/vout_data_r_b[15],  NOFILE(0)
                                                                      pin: vga_data[7]_syn_8.do[0]
PAD (reg)           x028y071            0.000    f     5.757          net: vga_data[7],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                5.757               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: vga_data[7]_syn_8.osclk
capture edge                           15.000    r    15.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         14.939               
clock uncertainty                       0.000         14.939               
clock pessimism                         0.000         14.939               
--------------------------------------------------------------------  ---------------
Required                                              14.939               
--------------------------------------------------------------------  ---------------
Slack                                                  9.182               

Slack               : 9.182ns
Begin Point         : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : vga_data[6]_syn_8.do[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 15.000ns { video_pll_m0/pll_inst.clkc[0] rising@15.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.757ns (cell 3.507ns (60%), net 2.250ns (40%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x032y036            3.245    f     3.245          pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.dob[5]
net (fo=1)                              1.300          4.545          net: video_delay_m0/read_data[14],  ../../src/video_delay.v(9)
                                                                      pin: video_delay_m0/vout_data_r_reg[14]_syn_4.d[1]
LUT2                x034y058z3          0.262    r     4.807       1  pin: video_delay_m0/vout_data_r_reg[14]_syn_4.f[1]
net (fo=1)                              0.950          5.757          net: video_delay_m0/vout_data_r_b[14],  NOFILE(0)
                                                                      pin: vga_data[6]_syn_8.do[0]
PAD (reg)           x030y071            0.000    f     5.757          net: vga_data[6],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                5.757               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: vga_data[6]_syn_8.osclk
capture edge                           15.000    r    15.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         14.939               
clock uncertainty                       0.000         14.939               
clock pessimism                         0.000         14.939               
--------------------------------------------------------------------  ---------------
Required                                              14.939               
--------------------------------------------------------------------  ---------------
Slack                                                  9.182               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.159ns
Begin Point         : frame_read_write_m0/read_buf/rd_addr_reg[8]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.addrb[12] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.359ns (cell 0.109ns (30%), net 0.250ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_addr_reg[8]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x034y035z0          0.109    f     0.109          pin: frame_read_write_m0/read_buf/rd_addr_reg[8]_syn_4.q[1]
net (fo=6)                              0.250          0.359          net: frame_read_write_m0/read_buf/rd_addr[8],  ../../al_ip/afifo_32_16_256.v(54)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.addrb[12]
EMB (reg)           x032y036            0.000    f     0.359       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.359               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clkb
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.159               

Slack               : 0.159ns
Begin Point         : frame_read_write_m0/read_buf/rd_addr_reg[8]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.addrb[11] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.359ns (cell 0.109ns (30%), net 0.250ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_addr_reg[8]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x034y035z0          0.109    f     0.109          pin: frame_read_write_m0/read_buf/rd_addr_reg[8]_syn_4.q[1]
net (fo=6)                              0.250          0.359          net: frame_read_write_m0/read_buf/rd_addr[8],  ../../al_ip/afifo_32_16_256.v(54)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.addrb[11]
EMB (reg)           x032y036            0.000    f     0.359       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.359               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.clkb
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.159               

Slack               : 0.243ns
Begin Point         : frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y056z0          0.109    f     0.109          pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.q[0]
net (fo=1)                              0.100          0.209          net: frame_read_write_m0/read_buf/asy_r_rst0,  ../../al_ip/afifo_32_16_256.v(47)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.mi[1]
reg                 x034y056z0          0.095    f     0.304          net: frame_read_write_m0/read_buf/ram_inst/rstb,  ../../al_ip/afifo_32_16_256.v(383)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[0]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg_syn_4.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y047z1          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[0]_syn_4.q[0]
net (fo=1)                              0.100          0.209          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d,  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg_syn_4.mi[0]
reg                 x033y047z0          0.095    f     0.304          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd,  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg_syn_4.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y057z0          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg_syn_4.q[1]
net (fo=1)                              0.100          0.209          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d,  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg_syn_4.mi[0]
reg                 x038y057z0          0.095    f     0.304          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd,  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/add2_syn_34.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/add2_syn_34.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/add2_syn_34.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x037y060z0          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/add2_syn_34.q[0]
net (fo=1)                              0.100          0.209          net: video_delay_m0/vs_d[7],  ../../src/video_delay.v(21)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/add2_syn_34.mi[1]
ADDER (reg)         x037y060z0          0.095    f     0.304          net: video_delay_m0/vs_d[8],  ../../src/video_delay.v(21)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/add2_syn_34.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : video_timing_data_m0/color_bar_m0/h_active_reg_syn_22.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : video_timing_data_m0/color_bar_m0/v_active_reg_syn_32.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_timing_data_m0/color_bar_m0/h_active_reg_syn_22.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y068z1          0.109    f     0.109          pin: video_timing_data_m0/color_bar_m0/h_active_reg_syn_22.q[0]
net (fo=2)                              0.100          0.209          net: video_timing_data_m0/color_bar_m0/hs_reg,  ../../src/color_bar.v(137)
                                                                      pin: video_timing_data_m0/color_bar_m0/v_active_reg_syn_32.mi[0]
reg                 x036y068z3          0.095    f     0.304          net: video_timing_data_m0/video_hs,  ../../src/video_timing_data.v(18)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_timing_data_m0/color_bar_m0/v_active_reg_syn_32.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y035z0          0.109    f     0.109          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.q[0]
net (fo=1)                              0.100          0.209          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[1],  ../../al_ip/afifo_32_16_256.v(264)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.mi[1]
reg                 x037y035z0          0.095    f     0.304          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync[1],  ../../al_ip/afifo_32_16_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[6]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[5]_syn_3.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y039z3          0.109    f     0.109          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[6]_syn_4.q[0]
net (fo=1)                              0.100          0.209          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[5],  ../../al_ip/afifo_32_16_256.v(264)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[5]_syn_3.mi[1]
reg                 x036y039z1          0.095    f     0.304          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync[5],  ../../al_ip/afifo_32_16_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[5]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : video_timing_data_m0/video_de_d1_reg_syn_8.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : video_delay_m0/de_d_reg[1]_syn_3.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_timing_data_m0/video_de_d1_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y065z1          0.109    f     0.109          pin: video_timing_data_m0/video_de_d1_reg_syn_8.q[1]
net (fo=2)                              0.100          0.209          net: video_timing_data_m0/de,  ../../src/video_timing_data.v(14)
                                                                      pin: video_delay_m0/de_d_reg[1]_syn_3.mi[0]
reg                 x034y065z0          0.095    f     0.304          net: video_delay_m0/de_d[0],  ../../src/video_delay.v(22)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_delay_m0/de_d_reg[1]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               


----------------------------------------------------------------------------------------------------
Path Group     :     video_pll_m0/pll_inst.clkc[1] -> video_pll_m0/pll_inst.clkc[1]
Type           :     Self
From Clock     :     video_pll_m0/pll_inst.clkc[1]
To Clock       :     video_pll_m0/pll_inst.clkc[1]
Min Period     :     1.257ns
Fmax           :     795.545MHz

Statistics:
Max            : SWNS      1.742ns, STNS      0.000ns,         0 Viol Endpoints,        55 Total Endpoints,        84 Paths Analyzed
Min            : HWNS      0.243ns, HTNS      0.000ns,         0 Viol Endpoints,        55 Total Endpoints,        84 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.742ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : HDMI_D1_P_syn_2.do[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.196ns (cell 0.146ns (12%), net 1.050ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x039y023z3          0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.q[1]
net (fo=1)                              1.050          1.196          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D1_P_syn_2.do[1]
PAD (reg)           x040y005            0.000    f     1.196          net: HDMI_D1_PHDMI_D1_P,  ../../src/top.v(17)
--------------------------------------------------------------------  ---------------
Arrival                                                1.196               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D1_P_syn_2.osclk
capture edge                            2.999    r     2.999               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          2.938               
clock uncertainty                       0.000          2.938               
clock pessimism                         0.000          2.938               
--------------------------------------------------------------------  ---------------
Required                                               2.938               
--------------------------------------------------------------------  ---------------
Slack                                                  1.742               

Slack               : 1.844ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.039ns (cell 0.289ns (27%), net 0.750ns (73%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y040z0          0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.q[0]
net (fo=1)                              0.750          0.896          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[0]
reg                 x038y028z0          0.143    r     1.039          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.039               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
capture edge                            2.999    r     2.999               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          2.883               
clock uncertainty                       0.000          2.883               
clock pessimism                         0.000          2.883               
--------------------------------------------------------------------  ---------------
Required                                               2.883               
--------------------------------------------------------------------  ---------------
Slack                                                  1.844               

Slack               : 1.844ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.039ns (cell 0.289ns (27%), net 0.750ns (73%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y040z0          0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.q[1]
net (fo=1)                              0.750          0.896          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[1]
reg                 x038y028z0          0.143    r     1.039          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.039               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
capture edge                            2.999    r     2.999               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          2.883               
clock uncertainty                       0.000          2.883               
clock pessimism                         0.000          2.883               
--------------------------------------------------------------------  ---------------
Required                                               2.883               
--------------------------------------------------------------------  ---------------
Slack                                                  1.844               

Slack               : 1.844ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.039ns (cell 0.289ns (27%), net 0.750ns (73%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y029z0          0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.q[0]
net (fo=1)                              0.750          0.896          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0]
reg                 x038y016z1          0.143    r     1.039          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.039               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            2.999    r     2.999               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          2.883               
clock uncertainty                       0.000          2.883               
clock pessimism                         0.000          2.883               
--------------------------------------------------------------------  ---------------
Required                                               2.883               
--------------------------------------------------------------------  ---------------
Slack                                                  1.844               

Slack               : 1.844ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.039ns (cell 0.289ns (27%), net 0.750ns (73%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y029z0          0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.q[1]
net (fo=1)                              0.750          0.896          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[1]
reg                 x038y016z1          0.143    r     1.039          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.039               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            2.999    r     2.999               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          2.883               
clock uncertainty                       0.000          2.883               
clock pessimism                         0.000          2.883               
--------------------------------------------------------------------  ---------------
Required                                               2.883               
--------------------------------------------------------------------  ---------------
Slack                                                  1.844               

Slack               : 1.892ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : HDMI_D2_P_syn_2.do[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.046ns (cell 0.146ns (13%), net 0.900ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y016z1          0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.q[1]
net (fo=1)                              0.900          1.046          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D2_P_syn_2.do[1]
PAD (reg)           x040y002            0.000    f     1.046          net: HDMI_D2_PHDMI_D2_P,  ../../src/top.v(16)
--------------------------------------------------------------------  ---------------
Arrival                                                1.046               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D2_P_syn_2.osclk
capture edge                            2.999    r     2.999               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          2.938               
clock uncertainty                       0.000          2.938               
clock pessimism                         0.000          2.938               
--------------------------------------------------------------------  ---------------
Required                                               2.938               
--------------------------------------------------------------------  ---------------
Slack                                                  1.892               

Slack               : 1.894ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.989ns (cell 0.289ns (29%), net 0.700ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y040z1          0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.q[0]
net (fo=1)                              0.700          0.846          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[0]
reg                 x038y029z0          0.143    r     0.989          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.989               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
capture edge                            2.999    r     2.999               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          2.883               
clock uncertainty                       0.000          2.883               
clock pessimism                         0.000          2.883               
--------------------------------------------------------------------  ---------------
Required                                               2.883               
--------------------------------------------------------------------  ---------------
Slack                                                  1.894               

Slack               : 1.894ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.989ns (cell 0.289ns (29%), net 0.700ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y040z1          0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.q[1]
net (fo=1)                              0.700          0.846          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[1]
reg                 x038y029z0          0.143    r     0.989          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.989               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
capture edge                            2.999    r     2.999               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          2.883               
clock uncertainty                       0.000          2.883               
clock pessimism                         0.000          2.883               
--------------------------------------------------------------------  ---------------
Required                                               2.883               
--------------------------------------------------------------------  ---------------
Slack                                                  1.894               

Slack               : 1.944ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.939ns (cell 0.289ns (30%), net 0.650ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y033z3          0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.q[0]
net (fo=1)                              0.650          0.796          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0]
reg                 x039y023z3          0.143    r     0.939          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.939               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            2.999    r     2.999               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          2.883               
clock uncertainty                       0.000          2.883               
clock pessimism                         0.000          2.883               
--------------------------------------------------------------------  ---------------
Required                                               2.883               
--------------------------------------------------------------------  ---------------
Slack                                                  1.944               

Slack               : 1.944ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.939ns (cell 0.289ns (30%), net 0.650ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y033z3          0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.q[1]
net (fo=1)                              0.650          0.796          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[1]
reg                 x039y023z3          0.143    r     0.939          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.939               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            2.999    r     2.999               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          2.883               
clock uncertainty                       0.000          2.883               
clock pessimism                         0.000          2.883               
--------------------------------------------------------------------  ---------------
Required                                               2.883               
--------------------------------------------------------------------  ---------------
Slack                                                  1.944               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.243ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y050z2          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.q[0]
net (fo=2)                              0.100          0.209          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.mi[1]
reg                 x037y050z2          0.095    f     0.304          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y044z3          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[1]
net (fo=1)                              0.100          0.209          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.mi[0]
reg                 x038y044z3          0.095    f     0.304          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y037z0          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.q[1]
net (fo=2)                              0.100          0.209          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.mi[0]
reg                 x038y037z0          0.095    f     0.304          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.293ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y038z1          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.q[0]
net (fo=1)                              0.150          0.259          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.mi[1]
reg                 x038y037z0          0.095    f     0.354          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.343ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y036z3          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.q[1]
net (fo=1)                              0.200          0.309          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0]
reg                 x038y034z1          0.095    f     0.404          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y036z3          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.q[0]
net (fo=1)                              0.200          0.309          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[1]
reg                 x038y034z1          0.095    f     0.404          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.412ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : HDMI_CLK_P_syn_2.do[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.409ns (cell 0.109ns (26%), net 0.300ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y034z1          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.q[1]
net (fo=1)                              0.300          0.409          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: HDMI_CLK_P_syn_2.do[1]
PAD (reg)           x040y032            0.000    f     0.409          net: HDMI_CLK_PHDMI_CLK_P,  ../../src/top.v(15)
--------------------------------------------------------------------  ---------------
Arrival                                                0.409               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_CLK_P_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.412               

Slack               : 0.414ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.d[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.475ns (cell 0.325ns (68%), net 0.150ns (32%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y050z2          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.q[0]
net (fo=2)                              0.150          0.259          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.d[0]
LUT2 (reg)          x036y050z1          0.216    f     0.475       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.475               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.414               

Slack               : 0.417ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.d[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.478ns (cell 0.378ns (79%), net 0.100ns (21%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y044z3          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=29)                             0.100          0.209          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.d[0]
LUT3 (reg)          x038y044z2          0.269    f     0.478       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.478               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.417               

Slack               : 0.417ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.d[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.478ns (cell 0.378ns (79%), net 0.100ns (21%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y044z3          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=29)                             0.100          0.209          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.d[1]
LUT3 (reg)          x038y044z2          0.269    f     0.478       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.478               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.417               


----------------------------------------------------------------------------------------------------
Path Group     :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] -> Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
Min Period     :     5.559ns
Fmax           :     179.888MHz

Statistics:
Max            : SWNS      2.441ns, STNS      0.000ns,         0 Viol Endpoints,        47 Total Endpoints,        47 Paths Analyzed
Min            : HWNS      0.443ns, HTNS      0.000ns,         0 Viol Endpoints,        47 Total Endpoints,        47 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 2.441ns
Begin Point         : Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_bram_u_reg1_syn_4.sr (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.372ns (cell 1.622ns (30%), net 3.750ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( ADDER=2  LUT3=1 )
Max Fanout          : 104
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x004y001z1          0.146    r     0.146          pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=2)                              0.150          0.296          net: Led_TOP_u0/soft_reset_cnt[1],  ../../src/udp/Led_Top.v(123)
                                                                      pin: Led_TOP_u0/lt0_syn_35.b[0]
ADDER               x003y001z1          0.627    f     0.923       1  pin: Led_TOP_u0/lt0_syn_35.fco
net (fo=1)                              0.000          0.923          net: Led_TOP_u0/lt0_syn_9,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_38.fci
ADDER               x003y002z0          0.073    f     0.996          pin: Led_TOP_u0/lt0_syn_38.fco
net (fo=1)                              0.000          0.996          net: Led_TOP_u0/lt0_syn_13,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_41.fci
ADDER               x003y002z1          0.073    f     1.069          pin: Led_TOP_u0/lt0_syn_41.fco
net (fo=1)                              0.000          1.069          net: Led_TOP_u0/lt0_syn_17,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_44.fci
ADDER               x003y003z0          0.355    f     1.424       2  pin: Led_TOP_u0/lt0_syn_44.f[1]
net (fo=104)                            3.050          4.474          net: Led_TOP_u0/soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/reset_reg1_reg[0]_syn_4.d[0]
LUT3                x019y046z3          0.262    r     4.736       3  pin: Led_TOP_u0/u4_trimac_block/reset_reg1_reg[0]_syn_4.f[0]
net (fo=43)                             0.550          5.286          net: Led_TOP_u0/u7_rx_fifo/wr_sreset_dup_69,  ../../src/udp/rx_client_fifo.v(30)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_bram_u_reg1_syn_4.sr
reg                 x022y052z2          0.086    r     5.372               
--------------------------------------------------------------------  ---------------
Arrival                                                5.372               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_bram_u_reg1_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.441               

Slack               : 2.441ns
Begin Point         : Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_dec_addr_reg[11]_syn_4.sr (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.372ns (cell 1.622ns (30%), net 3.750ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( ADDER=2  LUT3=1 )
Max Fanout          : 104
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x004y001z1          0.146    r     0.146          pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=2)                              0.150          0.296          net: Led_TOP_u0/soft_reset_cnt[1],  ../../src/udp/Led_Top.v(123)
                                                                      pin: Led_TOP_u0/lt0_syn_35.b[0]
ADDER               x003y001z1          0.627    f     0.923       1  pin: Led_TOP_u0/lt0_syn_35.fco
net (fo=1)                              0.000          0.923          net: Led_TOP_u0/lt0_syn_9,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_38.fci
ADDER               x003y002z0          0.073    f     0.996          pin: Led_TOP_u0/lt0_syn_38.fco
net (fo=1)                              0.000          0.996          net: Led_TOP_u0/lt0_syn_13,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_41.fci
ADDER               x003y002z1          0.073    f     1.069          pin: Led_TOP_u0/lt0_syn_41.fco
net (fo=1)                              0.000          1.069          net: Led_TOP_u0/lt0_syn_17,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_44.fci
ADDER               x003y003z0          0.355    f     1.424       2  pin: Led_TOP_u0/lt0_syn_44.f[1]
net (fo=104)                            3.050          4.474          net: Led_TOP_u0/soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/reset_reg1_reg[0]_syn_4.d[0]
LUT3                x019y046z3          0.262    r     4.736       3  pin: Led_TOP_u0/u4_trimac_block/reset_reg1_reg[0]_syn_4.f[0]
net (fo=43)                             0.550          5.286          net: Led_TOP_u0/u7_rx_fifo/wr_sreset_dup_69,  ../../src/udp/rx_client_fifo.v(30)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_dec_addr_reg[11]_syn_4.sr
ADDER (reg)         x021y053z0          0.086    r     5.372               
--------------------------------------------------------------------  ---------------
Arrival                                                5.372               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_dec_addr_reg[11]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.441               

Slack               : 2.491ns
Begin Point         : Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_dec_addr_reg[8]_syn_4.sr (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.322ns (cell 1.622ns (30%), net 3.700ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( ADDER=2  LUT3=1 )
Max Fanout          : 104
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x004y001z1          0.146    r     0.146          pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=2)                              0.150          0.296          net: Led_TOP_u0/soft_reset_cnt[1],  ../../src/udp/Led_Top.v(123)
                                                                      pin: Led_TOP_u0/lt0_syn_35.b[0]
ADDER               x003y001z1          0.627    f     0.923       1  pin: Led_TOP_u0/lt0_syn_35.fco
net (fo=1)                              0.000          0.923          net: Led_TOP_u0/lt0_syn_9,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_38.fci
ADDER               x003y002z0          0.073    f     0.996          pin: Led_TOP_u0/lt0_syn_38.fco
net (fo=1)                              0.000          0.996          net: Led_TOP_u0/lt0_syn_13,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_41.fci
ADDER               x003y002z1          0.073    f     1.069          pin: Led_TOP_u0/lt0_syn_41.fco
net (fo=1)                              0.000          1.069          net: Led_TOP_u0/lt0_syn_17,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_44.fci
ADDER               x003y003z0          0.355    f     1.424       2  pin: Led_TOP_u0/lt0_syn_44.f[1]
net (fo=104)                            3.050          4.474          net: Led_TOP_u0/soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/reset_reg1_reg[0]_syn_4.d[0]
LUT3                x019y046z3          0.262    r     4.736       3  pin: Led_TOP_u0/u4_trimac_block/reset_reg1_reg[0]_syn_4.f[0]
net (fo=43)                             0.500          5.236          net: Led_TOP_u0/u7_rx_fifo/wr_sreset_dup_69,  ../../src/udp/rx_client_fifo.v(30)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_dec_addr_reg[8]_syn_4.sr
ADDER (reg)         x021y052z0          0.086    r     5.322               
--------------------------------------------------------------------  ---------------
Arrival                                                5.322               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_dec_addr_reg[8]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.491               

Slack               : 2.491ns
Begin Point         : Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_dec_addr_reg[10]_syn_4.sr (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.322ns (cell 1.622ns (30%), net 3.700ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( ADDER=2  LUT3=1 )
Max Fanout          : 104
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x004y001z1          0.146    r     0.146          pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=2)                              0.150          0.296          net: Led_TOP_u0/soft_reset_cnt[1],  ../../src/udp/Led_Top.v(123)
                                                                      pin: Led_TOP_u0/lt0_syn_35.b[0]
ADDER               x003y001z1          0.627    f     0.923       1  pin: Led_TOP_u0/lt0_syn_35.fco
net (fo=1)                              0.000          0.923          net: Led_TOP_u0/lt0_syn_9,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_38.fci
ADDER               x003y002z0          0.073    f     0.996          pin: Led_TOP_u0/lt0_syn_38.fco
net (fo=1)                              0.000          0.996          net: Led_TOP_u0/lt0_syn_13,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_41.fci
ADDER               x003y002z1          0.073    f     1.069          pin: Led_TOP_u0/lt0_syn_41.fco
net (fo=1)                              0.000          1.069          net: Led_TOP_u0/lt0_syn_17,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_44.fci
ADDER               x003y003z0          0.355    f     1.424       2  pin: Led_TOP_u0/lt0_syn_44.f[1]
net (fo=104)                            3.050          4.474          net: Led_TOP_u0/soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/reset_reg1_reg[0]_syn_4.d[0]
LUT3                x019y046z3          0.262    r     4.736       3  pin: Led_TOP_u0/u4_trimac_block/reset_reg1_reg[0]_syn_4.f[0]
net (fo=43)                             0.500          5.236          net: Led_TOP_u0/u7_rx_fifo/wr_sreset_dup_69,  ../../src/udp/rx_client_fifo.v(30)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_dec_addr_reg[10]_syn_4.sr
ADDER (reg)         x021y052z1          0.086    r     5.322               
--------------------------------------------------------------------  ---------------
Arrival                                                5.322               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_dec_addr_reg[10]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.491               

Slack               : 2.541ns
Begin Point         : Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_16_count_reg[0]_syn_4.sr (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.272ns (cell 1.622ns (30%), net 3.650ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( ADDER=2  LUT3=1 )
Max Fanout          : 104
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x004y001z1          0.146    r     0.146          pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=2)                              0.150          0.296          net: Led_TOP_u0/soft_reset_cnt[1],  ../../src/udp/Led_Top.v(123)
                                                                      pin: Led_TOP_u0/lt0_syn_35.b[0]
ADDER               x003y001z1          0.627    f     0.923       1  pin: Led_TOP_u0/lt0_syn_35.fco
net (fo=1)                              0.000          0.923          net: Led_TOP_u0/lt0_syn_9,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_38.fci
ADDER               x003y002z0          0.073    f     0.996          pin: Led_TOP_u0/lt0_syn_38.fco
net (fo=1)                              0.000          0.996          net: Led_TOP_u0/lt0_syn_13,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_41.fci
ADDER               x003y002z1          0.073    f     1.069          pin: Led_TOP_u0/lt0_syn_41.fco
net (fo=1)                              0.000          1.069          net: Led_TOP_u0/lt0_syn_17,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_44.fci
ADDER               x003y003z0          0.355    f     1.424       2  pin: Led_TOP_u0/lt0_syn_44.f[1]
net (fo=104)                            3.050          4.474          net: Led_TOP_u0/soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/reset_reg1_reg[0]_syn_4.d[0]
LUT3                x019y046z3          0.262    r     4.736       3  pin: Led_TOP_u0/u4_trimac_block/reset_reg1_reg[0]_syn_4.f[0]
net (fo=43)                             0.450          5.186          net: Led_TOP_u0/u7_rx_fifo/wr_sreset_dup_69,  ../../src/udp/rx_client_fifo.v(30)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_16_count_reg[0]_syn_4.sr
reg                 x018y052z3          0.086    r     5.272               
--------------------------------------------------------------------  ---------------
Arrival                                                5.272               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_16_count_reg[0]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.541               

Slack               : 2.541ns
Begin Point         : Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_addr_reg[6]_syn_4.sr (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.272ns (cell 1.622ns (30%), net 3.650ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( ADDER=2  LUT3=1 )
Max Fanout          : 104
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x004y001z1          0.146    r     0.146          pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=2)                              0.150          0.296          net: Led_TOP_u0/soft_reset_cnt[1],  ../../src/udp/Led_Top.v(123)
                                                                      pin: Led_TOP_u0/lt0_syn_35.b[0]
ADDER               x003y001z1          0.627    f     0.923       1  pin: Led_TOP_u0/lt0_syn_35.fco
net (fo=1)                              0.000          0.923          net: Led_TOP_u0/lt0_syn_9,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_38.fci
ADDER               x003y002z0          0.073    f     0.996          pin: Led_TOP_u0/lt0_syn_38.fco
net (fo=1)                              0.000          0.996          net: Led_TOP_u0/lt0_syn_13,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_41.fci
ADDER               x003y002z1          0.073    f     1.069          pin: Led_TOP_u0/lt0_syn_41.fco
net (fo=1)                              0.000          1.069          net: Led_TOP_u0/lt0_syn_17,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_44.fci
ADDER               x003y003z0          0.355    f     1.424       2  pin: Led_TOP_u0/lt0_syn_44.f[1]
net (fo=104)                            3.050          4.474          net: Led_TOP_u0/soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/reset_reg1_reg[0]_syn_4.d[0]
LUT3                x019y046z3          0.262    r     4.736       3  pin: Led_TOP_u0/u4_trimac_block/reset_reg1_reg[0]_syn_4.f[0]
net (fo=43)                             0.450          5.186          net: Led_TOP_u0/u7_rx_fifo/wr_sreset_dup_69,  ../../src/udp/rx_client_fifo.v(30)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_reg[6]_syn_4.sr
reg                 x023y049z1          0.086    r     5.272               
--------------------------------------------------------------------  ---------------
Arrival                                                5.272               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_reg[6]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.541               

Slack               : 2.541ns
Begin Point         : Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_addr_reg[8]_syn_4.sr (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.272ns (cell 1.622ns (30%), net 3.650ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( ADDER=2  LUT3=1 )
Max Fanout          : 104
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x004y001z1          0.146    r     0.146          pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=2)                              0.150          0.296          net: Led_TOP_u0/soft_reset_cnt[1],  ../../src/udp/Led_Top.v(123)
                                                                      pin: Led_TOP_u0/lt0_syn_35.b[0]
ADDER               x003y001z1          0.627    f     0.923       1  pin: Led_TOP_u0/lt0_syn_35.fco
net (fo=1)                              0.000          0.923          net: Led_TOP_u0/lt0_syn_9,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_38.fci
ADDER               x003y002z0          0.073    f     0.996          pin: Led_TOP_u0/lt0_syn_38.fco
net (fo=1)                              0.000          0.996          net: Led_TOP_u0/lt0_syn_13,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_41.fci
ADDER               x003y002z1          0.073    f     1.069          pin: Led_TOP_u0/lt0_syn_41.fco
net (fo=1)                              0.000          1.069          net: Led_TOP_u0/lt0_syn_17,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_44.fci
ADDER               x003y003z0          0.355    f     1.424       2  pin: Led_TOP_u0/lt0_syn_44.f[1]
net (fo=104)                            3.050          4.474          net: Led_TOP_u0/soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/reset_reg1_reg[0]_syn_4.d[0]
LUT3                x019y046z3          0.262    r     4.736       3  pin: Led_TOP_u0/u4_trimac_block/reset_reg1_reg[0]_syn_4.f[0]
net (fo=43)                             0.450          5.186          net: Led_TOP_u0/u7_rx_fifo/wr_sreset_dup_69,  ../../src/udp/rx_client_fifo.v(30)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_reg[8]_syn_4.sr
reg                 x022y050z0          0.086    r     5.272               
--------------------------------------------------------------------  ---------------
Arrival                                                5.272               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_reg[8]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.541               

Slack               : 2.541ns
Begin Point         : Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_dec_addr_reg[0]_syn_4.sr (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.272ns (cell 1.622ns (30%), net 3.650ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( ADDER=2  LUT3=1 )
Max Fanout          : 104
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x004y001z1          0.146    r     0.146          pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=2)                              0.150          0.296          net: Led_TOP_u0/soft_reset_cnt[1],  ../../src/udp/Led_Top.v(123)
                                                                      pin: Led_TOP_u0/lt0_syn_35.b[0]
ADDER               x003y001z1          0.627    f     0.923       1  pin: Led_TOP_u0/lt0_syn_35.fco
net (fo=1)                              0.000          0.923          net: Led_TOP_u0/lt0_syn_9,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_38.fci
ADDER               x003y002z0          0.073    f     0.996          pin: Led_TOP_u0/lt0_syn_38.fco
net (fo=1)                              0.000          0.996          net: Led_TOP_u0/lt0_syn_13,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_41.fci
ADDER               x003y002z1          0.073    f     1.069          pin: Led_TOP_u0/lt0_syn_41.fco
net (fo=1)                              0.000          1.069          net: Led_TOP_u0/lt0_syn_17,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_44.fci
ADDER               x003y003z0          0.355    f     1.424       2  pin: Led_TOP_u0/lt0_syn_44.f[1]
net (fo=104)                            3.050          4.474          net: Led_TOP_u0/soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/reset_reg1_reg[0]_syn_4.d[0]
LUT3                x019y046z3          0.262    r     4.736       3  pin: Led_TOP_u0/u4_trimac_block/reset_reg1_reg[0]_syn_4.f[0]
net (fo=43)                             0.450          5.186          net: Led_TOP_u0/u7_rx_fifo/wr_sreset_dup_69,  ../../src/udp/rx_client_fifo.v(30)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_dec_addr_reg[0]_syn_4.sr
reg                 x020y052z3          0.086    r     5.272               
--------------------------------------------------------------------  ---------------
Arrival                                                5.272               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_dec_addr_reg[0]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.541               

Slack               : 2.541ns
Begin Point         : Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_dec_addr_reg[4]_syn_4.sr (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.272ns (cell 1.622ns (30%), net 3.650ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( ADDER=2  LUT3=1 )
Max Fanout          : 104
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x004y001z1          0.146    r     0.146          pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=2)                              0.150          0.296          net: Led_TOP_u0/soft_reset_cnt[1],  ../../src/udp/Led_Top.v(123)
                                                                      pin: Led_TOP_u0/lt0_syn_35.b[0]
ADDER               x003y001z1          0.627    f     0.923       1  pin: Led_TOP_u0/lt0_syn_35.fco
net (fo=1)                              0.000          0.923          net: Led_TOP_u0/lt0_syn_9,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_38.fci
ADDER               x003y002z0          0.073    f     0.996          pin: Led_TOP_u0/lt0_syn_38.fco
net (fo=1)                              0.000          0.996          net: Led_TOP_u0/lt0_syn_13,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_41.fci
ADDER               x003y002z1          0.073    f     1.069          pin: Led_TOP_u0/lt0_syn_41.fco
net (fo=1)                              0.000          1.069          net: Led_TOP_u0/lt0_syn_17,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_44.fci
ADDER               x003y003z0          0.355    f     1.424       2  pin: Led_TOP_u0/lt0_syn_44.f[1]
net (fo=104)                            3.050          4.474          net: Led_TOP_u0/soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/reset_reg1_reg[0]_syn_4.d[0]
LUT3                x019y046z3          0.262    r     4.736       3  pin: Led_TOP_u0/u4_trimac_block/reset_reg1_reg[0]_syn_4.f[0]
net (fo=43)                             0.450          5.186          net: Led_TOP_u0/u7_rx_fifo/wr_sreset_dup_69,  ../../src/udp/rx_client_fifo.v(30)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_dec_addr_reg[4]_syn_4.sr
ADDER (reg)         x021y051z0          0.086    r     5.272               
--------------------------------------------------------------------  ---------------
Arrival                                                5.272               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_dec_addr_reg[4]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.541               

Slack               : 2.541ns
Begin Point         : Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_dec_addr_reg[6]_syn_4.sr (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.272ns (cell 1.622ns (30%), net 3.650ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( ADDER=2  LUT3=1 )
Max Fanout          : 104
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x004y001z1          0.146    r     0.146          pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=2)                              0.150          0.296          net: Led_TOP_u0/soft_reset_cnt[1],  ../../src/udp/Led_Top.v(123)
                                                                      pin: Led_TOP_u0/lt0_syn_35.b[0]
ADDER               x003y001z1          0.627    f     0.923       1  pin: Led_TOP_u0/lt0_syn_35.fco
net (fo=1)                              0.000          0.923          net: Led_TOP_u0/lt0_syn_9,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_38.fci
ADDER               x003y002z0          0.073    f     0.996          pin: Led_TOP_u0/lt0_syn_38.fco
net (fo=1)                              0.000          0.996          net: Led_TOP_u0/lt0_syn_13,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_41.fci
ADDER               x003y002z1          0.073    f     1.069          pin: Led_TOP_u0/lt0_syn_41.fco
net (fo=1)                              0.000          1.069          net: Led_TOP_u0/lt0_syn_17,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_44.fci
ADDER               x003y003z0          0.355    f     1.424       2  pin: Led_TOP_u0/lt0_syn_44.f[1]
net (fo=104)                            3.050          4.474          net: Led_TOP_u0/soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/reset_reg1_reg[0]_syn_4.d[0]
LUT3                x019y046z3          0.262    r     4.736       3  pin: Led_TOP_u0/u4_trimac_block/reset_reg1_reg[0]_syn_4.f[0]
net (fo=43)                             0.450          5.186          net: Led_TOP_u0/u7_rx_fifo/wr_sreset_dup_69,  ../../src/udp/rx_client_fifo.v(30)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_dec_addr_reg[6]_syn_4.sr
ADDER (reg)         x021y051z1          0.086    r     5.272               
--------------------------------------------------------------------  ---------------
Arrival                                                5.272               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_dec_addr_reg[6]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.541               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.443ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[1]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/debug_1_d_reg[0]_syn_4.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.504ns (cell 0.204ns (40%), net 0.300ns (60%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x013y027z1          0.109    f     0.109          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[1]_syn_4.q[0]
net (fo=4)                              0.300          0.409          net: Led_TOP_u0/u0_led/app_rx_data[0],  ../../src/led&seg/led.v(3)
                                                                      pin: Led_TOP_u0/debug_1_d_reg[0]_syn_4.mi[0]
reg                 x012y024z2          0.095    f     0.504          net: Led_TOP_u0/debug_1[0],  ../../src/udp/Led_Top.v(194)
--------------------------------------------------------------------  ---------------
Arrival                                                0.504               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/debug_1_d_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.443               

Slack               : 0.493ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/cnt_reg[9]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/debug_2_d_reg_syn_5.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.554ns (cell 0.204ns (36%), net 0.350ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 47
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/cnt_reg[9]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x010y026z2          0.109    f     0.109          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/cnt_reg[9]_syn_4.q[0]
net (fo=47)                             0.350          0.459          net: Led_TOP_u0/u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/cnt_reg_syn_1[9],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/debug_2_d_reg_syn_5.mi[0]
reg                 x009y030z3          0.095    f     0.554          net: Led_TOP_u0/debug_0,  ../../src/udp/Led_Top.v(193)
--------------------------------------------------------------------  ---------------
Arrival                                                0.554               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/debug_2_d_reg_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.493               

Slack               : 0.493ns
Begin Point         : Led_TOP_u0/u7_rx_fifo/rd_eof_reg_syn_5.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/debug_7_reg[0]_syn_3.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.554ns (cell 0.204ns (36%), net 0.350ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/rd_eof_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x007y040z3          0.109    f     0.109          pin: Led_TOP_u0/u7_rx_fifo/rd_eof_reg_syn_5.q[0]
net (fo=2)                              0.350          0.459          net: Led_TOP_u0/temac_rx_data[0],  ../../src/udp/Led_Top.v(91)
                                                                      pin: Led_TOP_u0/debug_7_reg[0]_syn_3.mi[0]
reg                 x011y041z1          0.095    f     0.554          net: Led_TOP_u0/debug_7[0],  ../../src/udp/Led_Top.v(200)
--------------------------------------------------------------------  ---------------
Arrival                                                0.554               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/debug_7_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.493               

Slack               : 0.493ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/wr_frame_in_fifo_reg1_syn_5.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_frame_in_fifo_reg_reg[0]_syn_4.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.554ns (cell 0.204ns (36%), net 0.350ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_frame_in_fifo_reg1_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y042z3          0.109    f     0.109          pin: Led_TOP_u0/u6_tx_fifo/wr_frame_in_fifo_reg1_syn_5.q[1]
net (fo=2)                              0.350          0.459          net: Led_TOP_u0/u6_tx_fifo/wr_frame_in_fifo,  ../../src/udp/tx_client_fifo.v(129)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_frame_in_fifo_reg_reg[0]_syn_4.mi[0]
reg                 x021y046z1          0.095    f     0.554          net: Led_TOP_u0/u6_tx_fifo/wr_frame_in_fifo_reg[0],  ../../src/udp/tx_client_fifo.v(788)
--------------------------------------------------------------------  ---------------
Arrival                                                0.554               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_frame_in_fifo_reg_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.493               

Slack               : 0.543ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_valid_reg_syn_5.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/debug_5_reg[0]_syn_4.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.604ns (cell 0.204ns (33%), net 0.400ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_valid_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y038z1          0.109    f     0.109          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_valid_reg_syn_5.q[0]
net (fo=2)                              0.400          0.509          net: Led_TOP_u0/temac_tx_data[0],  ../../src/udp/Led_Top.v(85)
                                                                      pin: Led_TOP_u0/debug_5_reg[0]_syn_4.mi[0]
reg                 x022y039z3          0.095    f     0.604          net: Led_TOP_u0/debug_5[0],  ../../src/udp/Led_Top.v(198)
--------------------------------------------------------------------  ---------------
Arrival                                                0.604               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/debug_5_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.543               

Slack               : 0.614ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_valid_reg_syn_5.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/debug_4_reg_syn_5.d[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.675ns (cell 0.325ns (48%), net 0.350ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT1=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_valid_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y038z1          0.109    f     0.109          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_valid_reg_syn_5.q[1]
net (fo=3)                              0.350          0.459          net: Led_TOP_u0/temac_tx_valid,  ../../src/udp/Led_Top.v(84)
                                                                      pin: Led_TOP_u0/debug_4_reg_syn_5.d[0]
LUT1 (reg)          x023y037z1          0.216    f     0.675       1  net: Led_TOP_u0/debug_4,  ../../src/udp/Led_Top.v(197)
--------------------------------------------------------------------  ---------------
Arrival                                                0.675               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/debug_4_reg_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.614               

Slack               : 0.993ns
Begin Point         : Led_TOP_u0/u2_udp_loopback/STATE_reg[2]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/debug_3_reg[0]_syn_3.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.054ns (cell 0.204ns (19%), net 0.850ns (81%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 80
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u2_udp_loopback/STATE_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x005y015z3          0.109    f     0.109          pin: Led_TOP_u0/u2_udp_loopback/STATE_reg[2]_syn_4.q[0]
net (fo=80)                             0.850          0.959          net: Led_TOP_u0/u2_udp_loopback/STATE_reg_syn_1[2],  ../../src/udp/udp_loopback.v(105)
                                                                      pin: Led_TOP_u0/debug_3_reg[0]_syn_3.mi[0]
reg                 x009y026z2          0.095    f     1.054          net: Led_TOP_u0/debug_2,  ../../src/udp/Led_Top.v(195)
--------------------------------------------------------------------  ---------------
Arrival                                                1.054               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/debug_3_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.993               

Slack               : 1.022ns
Begin Point         : Led_TOP_u0/u7_rx_fifo/rd_addr_reload_reg_syn_5.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/debug_6_reg_syn_4.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.083ns (cell 0.383ns (35%), net 0.700ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/rd_addr_reload_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y044z2          0.109    f     0.109          pin: Led_TOP_u0/u7_rx_fifo/rd_addr_reload_reg_syn_5.q[0]
net (fo=33)                             0.300          0.409          net: Led_TOP_u0/u7_rx_fifo/rd_src_rdy_n,  ../../src/udp/rx_client_fifo.v(24)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_rx_valid_reg_reg[0]_syn_4.d[1]
LUT3                x004y042z2          0.179    f     0.588       1  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_rx_valid_reg_reg[0]_syn_4.f[1]
net (fo=1)                              0.400          0.988          net: Led_TOP_u0/u3_udp_ip_protocol_stack/temac_rx_valid,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(40)
                                                                      pin: Led_TOP_u0/debug_6_reg_syn_4.mi[0]
reg                 x005y047z3          0.095    f     1.083          net: Led_TOP_u0/debug_6,  ../../src/udp/Led_Top.v(199)
--------------------------------------------------------------------  ---------------
Arrival                                                1.083               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/debug_6_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.022               

Slack               : 3.180ns
Begin Point         : Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_1.clkb (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/debug_3_reg[0]_syn_3.mi[1] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 3.241ns (cell 2.691ns (83%), net 0.550ns (17%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_1.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x008y018            2.596    f     2.596          pin: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_1.dob[0]
net (fo=2)                              0.550          3.146          net: Led_TOP_u0/app_tx_data[0],  ../../src/udp/Led_Top.v(67)
                                                                      pin: Led_TOP_u0/debug_3_reg[0]_syn_3.mi[1]
reg                 x009y026z2          0.095    f     3.241          net: Led_TOP_u0/debug_3[0],  ../../src/udp/Led_Top.v(196)
--------------------------------------------------------------------  ---------------
Arrival                                                3.241               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/debug_3_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  3.180               

Slack               : 4.155ns
Begin Point         : Led_TOP_u0/soft_reset_cnt_reg[7]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[2]_syn_3.sr (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.163ns (cell 0.863ns (20%), net 3.300ns (80%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT3=1  ADDER=1 )
Max Fanout          : 104
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/soft_reset_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x004y003z0          0.109    f     0.109          pin: Led_TOP_u0/soft_reset_cnt_reg[7]_syn_4.q[0]
net (fo=2)                              0.150          0.259          net: Led_TOP_u0/soft_reset_cnt[7],  ../../src/udp/Led_Top.v(123)
                                                                      pin: Led_TOP_u0/lt0_syn_44.b[0]
ADDER               x003y003z0          0.523    r     0.782       1  pin: Led_TOP_u0/lt0_syn_44.f[1]
net (fo=104)                            3.000          3.782          net: Led_TOP_u0/soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.d[0]
LUT3                x020y044z3          0.179    f     3.961       2  pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.f[0]
net (fo=7)                              0.150          4.111          net: Led_TOP_u0/u7_rx_fifo/wr_sreset_dup_67,  ../../src/udp/rx_client_fifo.v(30)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[2]_syn_3.sr
reg                 x020y045z3          0.052    f     4.163               
--------------------------------------------------------------------  ---------------
Arrival                                                4.163               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[2]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  4.155               


----------------------------------------------------------------------------------------------------
Path Group     :     video_pll_m0/pll_inst.clkc[0] -> video_pll_m0/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     video_pll_m0/pll_inst.clkc[0]
To Clock       :     video_pll_m0/pll_inst.clkc[1]
Min Period     :     1.011ns
Fmax           :     989.120MHz

Statistics:
Max            : SWNS      1.988ns, STNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
Min            : HWNS      0.293ns, HTNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.988ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[4]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.895ns (cell 0.695ns (77%), net 0.200ns (23%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y045z2          0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[4]_syn_4.q[0]
net (fo=1)                              0.200          0.346          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0]
LUT3 (reg)          x036y044z3          0.549    f     0.895       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.895               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            2.999    r     2.999               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          2.883               
clock uncertainty                       0.000          2.883               
clock pessimism                         0.000          2.883               
--------------------------------------------------------------------  ---------------
Required                                               2.883               
--------------------------------------------------------------------  ---------------
Slack                                                  1.988               

Slack               : 1.988ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.b[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.895ns (cell 0.695ns (77%), net 0.200ns (23%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y043z2          0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]_syn_4.q[0]
net (fo=1)                              0.200          0.346          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.b[1]
LUT3 (reg)          x037y044z2          0.549    f     0.895       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.895               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.clk
capture edge                            2.999    r     2.999               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          2.883               
clock uncertainty                       0.000          2.883               
clock pessimism                         0.000          2.883               
--------------------------------------------------------------------  ---------------
Required                                               2.883               
--------------------------------------------------------------------  ---------------
Slack                                                  1.988               

Slack               : 1.988ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.895ns (cell 0.695ns (77%), net 0.200ns (23%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y044z0          0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]_syn_4.q[0]
net (fo=1)                              0.200          0.346          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0]
LUT3 (reg)          x037y043z2          0.549    f     0.895       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.895               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            2.999    r     2.999               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          2.883               
clock uncertainty                       0.000          2.883               
clock pessimism                         0.000          2.883               
--------------------------------------------------------------------  ---------------
Required                                               2.883               
--------------------------------------------------------------------  ---------------
Slack                                                  1.988               

Slack               : 2.036ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.847ns (cell 0.597ns (70%), net 0.250ns (30%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y048z3          0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.q[1]
net (fo=1)                              0.250          0.396          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0]
LUT3 (reg)          x036y046z1          0.451    f     0.847       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.847               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            2.999    r     2.999               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          2.883               
clock uncertainty                       0.000          2.883               
clock pessimism                         0.000          2.883               
--------------------------------------------------------------------  ---------------
Required                                               2.883               
--------------------------------------------------------------------  ---------------
Slack                                                  2.036               

Slack               : 2.036ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[4]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.847ns (cell 0.597ns (70%), net 0.250ns (30%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y048z2          0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[4]_syn_4.q[0]
net (fo=1)                              0.250          0.396          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1]
LUT3 (reg)          x036y046z1          0.451    f     0.847       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.847               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            2.999    r     2.999               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          2.883               
clock uncertainty                       0.000          2.883               
clock pessimism                         0.000          2.883               
--------------------------------------------------------------------  ---------------
Required                                               2.883               
--------------------------------------------------------------------  ---------------
Slack                                                  2.036               

Slack               : 2.038ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.845ns (cell 0.695ns (82%), net 0.150ns (18%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x035y044z3          0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7]_syn_4.q[1]
net (fo=1)                              0.150          0.296          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1]
LUT3 (reg)          x036y044z3          0.549    f     0.845       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.845               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            2.999    r     2.999               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          2.883               
clock uncertainty                       0.000          2.883               
clock pessimism                         0.000          2.883               
--------------------------------------------------------------------  ---------------
Required                                               2.883               
--------------------------------------------------------------------  ---------------
Slack                                                  2.038               

Slack               : 2.038ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[4]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.b[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.845ns (cell 0.695ns (82%), net 0.150ns (18%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y045z2          0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[4]_syn_4.q[1]
net (fo=1)                              0.150          0.296          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.b[0]
LUT3 (reg)          x037y044z2          0.549    f     0.845       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.845               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.clk
capture edge                            2.999    r     2.999               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          2.883               
clock uncertainty                       0.000          2.883               
clock pessimism                         0.000          2.883               
--------------------------------------------------------------------  ---------------
Required                                               2.883               
--------------------------------------------------------------------  ---------------
Slack                                                  2.038               

Slack               : 2.038ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.b[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.845ns (cell 0.695ns (82%), net 0.150ns (18%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y043z2          0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]_syn_4.q[1]
net (fo=1)                              0.150          0.296          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.b[1]
LUT3 (reg)          x037y043z3          0.549    f     0.845       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.845               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            2.999    r     2.999               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          2.883               
clock uncertainty                       0.000          2.883               
clock pessimism                         0.000          2.883               
--------------------------------------------------------------------  ---------------
Required                                               2.883               
--------------------------------------------------------------------  ---------------
Slack                                                  2.038               

Slack               : 2.038ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[1]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.845ns (cell 0.695ns (82%), net 0.150ns (18%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y044z0          0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[1]_syn_4.q[0]
net (fo=1)                              0.150          0.296          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0]
LUT3 (reg)          x037y044z3          0.549    f     0.845       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.845               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            2.999    r     2.999               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          2.883               
clock uncertainty                       0.000          2.883               
clock pessimism                         0.000          2.883               
--------------------------------------------------------------------  ---------------
Required                                               2.883               
--------------------------------------------------------------------  ---------------
Slack                                                  2.038               

Slack               : 2.038ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[3]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.845ns (cell 0.695ns (82%), net 0.150ns (18%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y045z3          0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[3]_syn_4.q[1]
net (fo=1)                              0.150          0.296          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1]
LUT3 (reg)          x037y044z3          0.549    f     0.845       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.845               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            2.999    r     2.999               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          2.883               
clock uncertainty                       0.000          2.883               
clock pessimism                         0.000          2.883               
--------------------------------------------------------------------  ---------------
Required                                               2.883               
--------------------------------------------------------------------  ---------------
Slack                                                  2.038               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.293ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add2_syn_34.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y044z0          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]_syn_4.q[1]
net (fo=1)                              0.150          0.259          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add2_syn_34.mi[1]
ADDER (reg)         x036y045z0          0.095    f     0.354          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add2_syn_34.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.293ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y051z1          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.q[0]
net (fo=2)                              0.150          0.259          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.mi[0]
reg                 x037y050z2          0.095    f     0.354          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.293ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_3.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y048z3          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.q[0]
net (fo=1)                              0.150          0.259          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_3.mi[0]
reg                 x037y047z3          0.095    f     0.354          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.343ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add2_syn_34.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x035y044z3          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7]_syn_4.q[0]
net (fo=1)                              0.200          0.309          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add2_syn_34.mi[0]
ADDER (reg)         x036y045z0          0.095    f     0.404          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add2_syn_34.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[9]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[9]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y049z2          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[9]_syn_4.q[0]
net (fo=1)                              0.200          0.309          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[1]
reg                 x037y047z2          0.095    f     0.404          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_3.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y049z0          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8]_syn_3.q[0]
net (fo=1)                              0.200          0.309          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_3.mi[1]
reg                 x037y047z3          0.095    f     0.404          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.467ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.528ns (cell 0.428ns (81%), net 0.100ns (19%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y040z3          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.q[0]
net (fo=1)                              0.100          0.209          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0]
LUT3 (reg)          x037y040z0          0.319    r     0.528       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.528               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.467               

Slack               : 0.467ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[6]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.b[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.528ns (cell 0.428ns (81%), net 0.100ns (19%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y046z3          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[6]_syn_4.q[1]
net (fo=1)                              0.100          0.209          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.b[0]
LUT3 (reg)          x037y046z0          0.319    r     0.528       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.528               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.467               

Slack               : 0.467ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[6]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[5]_syn_4.b[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.528ns (cell 0.428ns (81%), net 0.100ns (19%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y046z3          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[6]_syn_4.q[0]
net (fo=1)                              0.100          0.209          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[5]_syn_4.b[0]
LUT3 (reg)          x037y046z1          0.319    r     0.528       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.528               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[5]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.467               

Slack               : 0.517ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[0]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.b[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.578ns (cell 0.428ns (74%), net 0.150ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y041z3          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[0]_syn_4.q[0]
net (fo=1)                              0.150          0.259          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.b[1]
LUT3 (reg)          x037y040z0          0.319    r     0.578       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.578               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.517               


----------------------------------------------------------------------------------------------------
Path Group     :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] -> Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
Min Period     :     1.000ns
Fmax           :     1000.000MHz

Statistics:
Max            : SWNS      7.245ns, STNS      0.000ns,         0 Viol Endpoints,        14 Total Endpoints,        14 Paths Analyzed
Min            : HWNS      0.293ns, HTNS      0.000ns,         0 Viol Endpoints,        14 Total Endpoints,        14 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 7.245ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.639ns (cell 0.289ns (45%), net 0.350ns (55%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y046z2          0.146    r     0.146          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.q[0]
net (fo=1)                              0.350          0.496          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[0],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[0]
reg                 x020y042z1          0.143    r     0.639          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[0],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.639               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.245               

Slack               : 7.245ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[5]_syn_4.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.639ns (cell 0.289ns (45%), net 0.350ns (55%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y046z0          0.146    r     0.146          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.q[0]
net (fo=1)                              0.350          0.496          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[5],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[5]_syn_4.mi[0]
reg                 x019y041z1          0.143    r     0.639          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[5],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.639               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[5]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.245               

Slack               : 7.295ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[2]_syn_4.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.589ns (cell 0.289ns (49%), net 0.300ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y046z0          0.146    r     0.146          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.q[1]
net (fo=1)                              0.300          0.446          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[3],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[2]_syn_4.mi[0]
reg                 x018y043z1          0.143    r     0.589          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[3],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.589               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[2]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.295               

Slack               : 7.295ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[2]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[2]_syn_4.mi[1] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.589ns (cell 0.289ns (49%), net 0.300ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[2]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y045z3          0.146    r     0.146          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[2]_syn_3.q[1]
net (fo=1)                              0.300          0.446          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[2],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[2]_syn_4.mi[1]
reg                 x018y043z1          0.143    r     0.589          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[2],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.589               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[2]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.295               

Slack               : 7.295ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.mi[1] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.589ns (cell 0.289ns (49%), net 0.300ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y048z3          0.146    r     0.146          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.q[1]
net (fo=1)                              0.300          0.446          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[10],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.mi[1]
reg                 x020y044z3          0.143    r     0.589          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[10],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.589               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.295               

Slack               : 7.345ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/wr_frame_in_fifo_reg_reg[1]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_tran_frame_tog_reg_reg[0]_syn_3.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.289ns (53%), net 0.250ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_frame_in_fifo_reg_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y051z1          0.146    r     0.146          pin: Led_TOP_u0/u6_tx_fifo/wr_frame_in_fifo_reg_reg[1]_syn_4.q[0]
net (fo=2)                              0.250          0.396          net: Led_TOP_u0/u6_tx_fifo/rd_tran_frame_tog,  ../../src/udp/tx_client_fifo.v(114)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_tran_frame_tog_reg_reg[0]_syn_3.mi[0]
reg                 x018y053z3          0.143    r     0.539          net: Led_TOP_u0/u6_tx_fifo/rd_tran_frame_tog_reg[0],  ../../src/udp/tx_client_fifo.v(641)
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_tran_frame_tog_reg_reg[0]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.345               

Slack               : 7.345ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[4]_syn_4.mi[1] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.289ns (53%), net 0.250ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y046z1          0.146    r     0.146          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.q[0]
net (fo=1)                              0.250          0.396          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[4],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[4]_syn_4.mi[1]
reg                 x021y044z2          0.143    r     0.539          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[4],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[4]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.345               

Slack               : 7.345ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.289ns (53%), net 0.250ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y047z1          0.146    r     0.146          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.q[0]
net (fo=1)                              0.250          0.396          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[9],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.mi[0]
reg                 x020y044z3          0.143    r     0.539          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[9],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.345               

Slack               : 7.395ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_txfer_tog_reg1_syn_10.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_txfer_tog_reg_reg[0]_syn_3.mi[1] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.289ns (59%), net 0.200ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_txfer_tog_reg1_syn_10.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x017y053z3          0.146    r     0.146          pin: Led_TOP_u0/u6_tx_fifo/rd_txfer_tog_reg1_syn_10.q[0]
net (fo=2)                              0.200          0.346          net: Led_TOP_u0/u6_tx_fifo/rd_txfer_tog,  ../../src/udp/tx_client_fifo.v(135)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_txfer_tog_reg_reg[0]_syn_3.mi[1]
reg                 x015y053z3          0.143    r     0.489          net: Led_TOP_u0/u6_tx_fifo/rd_txfer_tog_reg[0],  ../../src/udp/tx_client_fifo.v(1140)
--------------------------------------------------------------------  ---------------
Arrival                                                0.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_txfer_tog_reg_reg[0]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.395               

Slack               : 7.395ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[1]_syn_4.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.289ns (59%), net 0.200ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y046z0          0.146    r     0.146          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.q[1]
net (fo=1)                              0.200          0.346          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[1],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[1]_syn_4.mi[0]
reg                 x020y044z0          0.143    r     0.489          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[1],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[1]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.395               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.293ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.mi[1] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y046z0          0.109    f     0.109          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.q[0]
net (fo=1)                              0.150          0.259          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[8],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.mi[1]
reg                 x020y045z1          0.095    f     0.354          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[8],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.343ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_txfer_tog_reg1_syn_10.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_txfer_tog_reg_reg[0]_syn_3.mi[1] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_txfer_tog_reg1_syn_10.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x017y053z3          0.109    f     0.109          pin: Led_TOP_u0/u6_tx_fifo/rd_txfer_tog_reg1_syn_10.q[0]
net (fo=2)                              0.200          0.309          net: Led_TOP_u0/u6_tx_fifo/rd_txfer_tog,  ../../src/udp/tx_client_fifo.v(135)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_txfer_tog_reg_reg[0]_syn_3.mi[1]
reg                 x015y053z3          0.095    f     0.404          net: Led_TOP_u0/u6_tx_fifo/rd_txfer_tog_reg[0],  ../../src/udp/tx_client_fifo.v(1140)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_txfer_tog_reg_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[1]_syn_4.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y046z0          0.109    f     0.109          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.q[1]
net (fo=1)                              0.200          0.309          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[1],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[1]_syn_4.mi[0]
reg                 x020y044z0          0.095    f     0.404          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[1],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[1]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[2]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[4]_syn_4.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[2]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y045z3          0.109    f     0.109          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[2]_syn_3.q[0]
net (fo=1)                              0.200          0.309          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[6],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[4]_syn_4.mi[0]
reg                 x021y044z2          0.095    f     0.404          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[6],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[4]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y047z1          0.109    f     0.109          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.q[1]
net (fo=1)                              0.200          0.309          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[7],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.mi[0]
reg                 x020y045z1          0.095    f     0.404          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[7],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[11]_syn_4.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y048z3          0.109    f     0.109          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.q[0]
net (fo=1)                              0.200          0.309          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[11],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[11]_syn_4.mi[0]
reg                 x020y046z3          0.095    f     0.404          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[11],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[11]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.393ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/wr_frame_in_fifo_reg_reg[1]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_tran_frame_tog_reg_reg[0]_syn_3.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.454ns (cell 0.204ns (44%), net 0.250ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_frame_in_fifo_reg_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y051z1          0.109    f     0.109          pin: Led_TOP_u0/u6_tx_fifo/wr_frame_in_fifo_reg_reg[1]_syn_4.q[0]
net (fo=2)                              0.250          0.359          net: Led_TOP_u0/u6_tx_fifo/rd_tran_frame_tog,  ../../src/udp/tx_client_fifo.v(114)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_tran_frame_tog_reg_reg[0]_syn_3.mi[0]
reg                 x018y053z3          0.095    f     0.454          net: Led_TOP_u0/u6_tx_fifo/rd_tran_frame_tog_reg[0],  ../../src/udp/tx_client_fifo.v(641)
--------------------------------------------------------------------  ---------------
Arrival                                                0.454               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_tran_frame_tog_reg_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.393               

Slack               : 0.393ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[4]_syn_4.mi[1] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.454ns (cell 0.204ns (44%), net 0.250ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y046z1          0.109    f     0.109          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.q[0]
net (fo=1)                              0.250          0.359          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[4],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[4]_syn_4.mi[1]
reg                 x021y044z2          0.095    f     0.454          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[4],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.454               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[4]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.393               

Slack               : 0.393ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.454ns (cell 0.204ns (44%), net 0.250ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y047z1          0.109    f     0.109          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.q[0]
net (fo=1)                              0.250          0.359          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[9],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.mi[0]
reg                 x020y044z3          0.095    f     0.454          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[9],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.454               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.393               

Slack               : 0.443ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[2]_syn_4.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.504ns (cell 0.204ns (40%), net 0.300ns (60%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y046z0          0.109    f     0.109          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.q[1]
net (fo=1)                              0.300          0.409          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[3],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[2]_syn_4.mi[0]
reg                 x018y043z1          0.095    f     0.504          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[3],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.504               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.443               


----------------------------------------------------------------------------------------------------
Path Group     :     clk -> clk
Type           :     Self
From Clock     :     clk
To Clock       :     clk
Min Period     :     2.039ns
Fmax           :     490.437MHz

Statistics:
Max            : SWNS     17.961ns, STNS      0.000ns,         0 Viol Endpoints,        11 Total Endpoints,        25 Paths Analyzed
Min            : HWNS      0.389ns, HTNS      0.000ns,         0 Viol Endpoints,        11 Total Endpoints,        25 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 17.961ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[3]_syn_4.c[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 1.923ns (cell 1.673ns (86%), net 0.250ns (14%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( ADDER=2  LUT2=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x037y068z1          0.146    r     0.146          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.q[0]
net (fo=2)                              0.100          0.246          net: u_ov5640_dri/u_i2c_dr/clk_cnt[1],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.a[0]
ADDER               x037y068z1          0.706    f     0.952       1  pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.fco
net (fo=1)                              0.000          0.952          net: u_ov5640_dri/u_i2c_dr/add0_syn_54,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_71.fci
ADDER               x037y069z0          0.355    f     1.307       2  pin: u_ov5640_dri/u_i2c_dr/add0_syn_71.f[1]
net (fo=1)                              0.150          1.457          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b1[4],  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[3]_syn_4.c[0]
LUT2 (reg)          x037y068z2          0.466    f     1.923       3  net: u_ov5640_dri/u_i2c_dr/clk_cnt[4],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                1.923               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[3]_syn_4.clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 17.961               

Slack               : 18.101ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.d[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 1.783ns (cell 1.333ns (74%), net 0.450ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x037y069z1          0.146    r     0.146          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.q[1]
net (fo=2)                              0.150          0.296          net: u_ov5640_dri/u_i2c_dr/clk_cnt[6],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_13.a[1]
LUT2                x038y069z1          0.408    f     0.704       1  pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_13.f[1]
net (fo=1)                              0.150          0.854          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_2,  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_15.a[0]
LUT4                x038y068z1          0.408    f     1.262       2  pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_15.f[0]
net (fo=4)                              0.150          1.412          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b_n,  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.d[0]
LUT2 (reg)          x037y068z3          0.371    r     1.783       3  net: u_ov5640_dri/u_i2c_dr/clk_cnt[0],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                1.783               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 18.101               

Slack               : 18.101ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[3]_syn_4.d[1] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 1.783ns (cell 1.333ns (74%), net 0.450ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x037y069z1          0.146    r     0.146          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.q[1]
net (fo=2)                              0.150          0.296          net: u_ov5640_dri/u_i2c_dr/clk_cnt[6],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_13.a[1]
LUT2                x038y069z1          0.408    f     0.704       1  pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_13.f[1]
net (fo=1)                              0.150          0.854          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_2,  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_15.a[0]
LUT4                x038y068z1          0.408    f     1.262       2  pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_15.f[0]
net (fo=4)                              0.150          1.412          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b_n,  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[3]_syn_4.d[1]
LUT2 (reg)          x037y068z2          0.371    r     1.783       3  net: u_ov5640_dri/u_i2c_dr/clk_cnt[3],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                1.783               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[3]_syn_4.clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 18.101               

Slack               : 18.158ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_13.d[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 1.726ns (cell 1.276ns (73%), net 0.450ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x037y069z1          0.146    r     0.146          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.q[1]
net (fo=2)                              0.150          0.296          net: u_ov5640_dri/u_i2c_dr/clk_cnt[6],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_13.a[1]
LUT2                x038y069z1          0.408    f     0.704       1  pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_13.f[1]
net (fo=1)                              0.150          0.854          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_2,  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_15.a[0]
LUT4                x038y068z1          0.408    f     1.262       2  pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_15.f[0]
net (fo=4)                              0.150          1.412          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b_n,  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_13.d[0]
LUT2 (reg)          x038y069z1          0.314    r     1.726       3  net: u_ov5640_dri/u_i2c_dr/dri_clk,  ../../src/ov5640/i2c_dri.v(47)
--------------------------------------------------------------------  ---------------
Arrival                                                1.726               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_13.clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 18.158               

Slack               : 18.313ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.fci (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 1.571ns (cell 1.471ns (93%), net 0.100ns (7%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( ADDER=2 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x037y068z1          0.146    r     0.146          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.q[0]
net (fo=2)                              0.100          0.246          net: u_ov5640_dri/u_i2c_dr/clk_cnt[1],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.a[0]
ADDER               x037y068z1          0.706    f     0.952       1  pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.fco
net (fo=1)                              0.000          0.952          net: u_ov5640_dri/u_i2c_dr/add0_syn_54,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_71.fci
ADDER               x037y069z0          0.073    f     1.025          pin: u_ov5640_dri/u_i2c_dr/add0_syn_71.fco
net (fo=1)                              0.000          1.025          net: u_ov5640_dri/u_i2c_dr/add0_syn_56,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.fci
ADDER               x037y069z1          0.073    f     1.098          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.fco
net (fo=1)                              0.000          1.098          net: u_ov5640_dri/u_i2c_dr/add0_syn_58,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.fci
ADDER (reg)         x037y070z0          0.473    f     1.571       2  net: u_ov5640_dri/u_i2c_dr/clk_cnt[8],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                1.571               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 18.313               

Slack               : 18.386ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.fci (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 1.498ns (cell 1.398ns (93%), net 0.100ns (7%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( ADDER=2 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x037y068z1          0.146    r     0.146          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.q[0]
net (fo=2)                              0.100          0.246          net: u_ov5640_dri/u_i2c_dr/clk_cnt[1],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.a[0]
ADDER               x037y068z1          0.706    f     0.952       1  pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.fco
net (fo=1)                              0.000          0.952          net: u_ov5640_dri/u_i2c_dr/add0_syn_54,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_71.fci
ADDER               x037y069z0          0.073    f     1.025          pin: u_ov5640_dri/u_i2c_dr/add0_syn_71.fco
net (fo=1)                              0.000          1.025          net: u_ov5640_dri/u_i2c_dr/add0_syn_56,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.fci
ADDER (reg)         x037y069z1          0.473    f     1.498       2  net: u_ov5640_dri/u_i2c_dr/clk_cnt[6],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                1.498               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 18.386               

Slack               : 18.451ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.fci (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 1.433ns (cell 1.333ns (93%), net 0.100ns (7%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( ADDER=2 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x037y068z1          0.146    r     0.146          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.q[0]
net (fo=2)                              0.100          0.246          net: u_ov5640_dri/u_i2c_dr/clk_cnt[1],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.a[0]
ADDER               x037y068z1          0.706    f     0.952       1  pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.fco
net (fo=1)                              0.000          0.952          net: u_ov5640_dri/u_i2c_dr/add0_syn_54,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_71.fci
ADDER               x037y069z0          0.073    f     1.025          pin: u_ov5640_dri/u_i2c_dr/add0_syn_71.fco
net (fo=1)                              0.000          1.025          net: u_ov5640_dri/u_i2c_dr/add0_syn_56,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.fci
ADDER               x037y069z1          0.073    f     1.098          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.fco
net (fo=1)                              0.000          1.098          net: u_ov5640_dri/u_i2c_dr/add0_syn_58,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.fci
ADDER               x037y070z0          0.073    f     1.171          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.fco
net (fo=1)                              0.000          1.171          net: u_ov5640_dri/u_i2c_dr/add0_syn_60,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.fci
ADDER (reg)         x037y070z1          0.262    f     1.433       2  net: u_ov5640_dri/u_i2c_dr/clk_cnt[9],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                1.433               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 18.451               

Slack               : 18.524ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.fci (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 1.360ns (cell 1.260ns (92%), net 0.100ns (8%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( ADDER=2 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x037y068z1          0.146    r     0.146          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.q[0]
net (fo=2)                              0.100          0.246          net: u_ov5640_dri/u_i2c_dr/clk_cnt[1],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.a[0]
ADDER               x037y068z1          0.706    f     0.952       1  pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.fco
net (fo=1)                              0.000          0.952          net: u_ov5640_dri/u_i2c_dr/add0_syn_54,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_71.fci
ADDER               x037y069z0          0.073    f     1.025          pin: u_ov5640_dri/u_i2c_dr/add0_syn_71.fco
net (fo=1)                              0.000          1.025          net: u_ov5640_dri/u_i2c_dr/add0_syn_56,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.fci
ADDER               x037y069z1          0.073    f     1.098          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.fco
net (fo=1)                              0.000          1.098          net: u_ov5640_dri/u_i2c_dr/add0_syn_58,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.fci
ADDER (reg)         x037y070z0          0.262    f     1.360       2  net: u_ov5640_dri/u_i2c_dr/clk_cnt[7],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                1.360               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 18.524               

Slack               : 18.538ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.fci (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 1.346ns (cell 1.246ns (92%), net 0.100ns (8%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( ADDER=2 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y068z3          0.146    r     0.146          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.q[0]
net (fo=3)                              0.100          0.246          net: u_ov5640_dri/u_i2c_dr/clk_cnt[0],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_68.a[1]
ADDER               x037y068z0          0.627    f     0.873       1  pin: u_ov5640_dri/u_i2c_dr/add0_syn_68.fco
net (fo=1)                              0.000          0.873          net: u_ov5640_dri/u_i2c_dr/add0_syn_52,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.fci
ADDER (reg)         x037y068z1          0.473    f     1.346       2  net: u_ov5640_dri/u_i2c_dr/clk_cnt[2],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                1.346               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 18.538               

Slack               : 18.597ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.fci (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 1.287ns (cell 1.187ns (92%), net 0.100ns (8%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( ADDER=2 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x037y068z1          0.146    r     0.146          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.q[0]
net (fo=2)                              0.100          0.246          net: u_ov5640_dri/u_i2c_dr/clk_cnt[1],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.a[0]
ADDER               x037y068z1          0.706    f     0.952       1  pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.fco
net (fo=1)                              0.000          0.952          net: u_ov5640_dri/u_i2c_dr/add0_syn_54,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_71.fci
ADDER               x037y069z0          0.073    f     1.025          pin: u_ov5640_dri/u_i2c_dr/add0_syn_71.fco
net (fo=1)                              0.000          1.025          net: u_ov5640_dri/u_i2c_dr/add0_syn_56,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.fci
ADDER (reg)         x037y069z1          0.262    f     1.287       2  net: u_ov5640_dri/u_i2c_dr/clk_cnt[5],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                1.287               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 18.597               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.389ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_13.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_13.c[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 0.450ns (cell 0.350ns (77%), net 0.100ns (23%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_13.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y069z1          0.109    f     0.109          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_13.q[0]
net (fo=2)                              0.100          0.209          net: u_ov5640_dri/u_i2c_dr/dri_clk,  ../../src/ov5640/i2c_dri.v(47)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_13.c[0]
LUT2 (reg)          x038y069z1          0.241    f     0.450       1  net: u_ov5640_dri/u_i2c_dr/dri_clk,  ../../src/ov5640/i2c_dri.v(47)
--------------------------------------------------------------------  ---------------
Arrival                                                0.450               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_13.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.389               

Slack               : 0.469ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.c[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 0.530ns (cell 0.430ns (81%), net 0.100ns (19%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y068z3          0.109    f     0.109          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.q[0]
net (fo=3)                              0.100          0.209          net: u_ov5640_dri/u_i2c_dr/clk_cnt[0],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.c[0]
LUT2 (reg)          x037y068z3          0.321    r     0.530       1  net: u_ov5640_dri/u_i2c_dr/clk_cnt[0],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                0.530               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.469               

Slack               : 0.596ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.a[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 0.657ns (cell 0.557ns (84%), net 0.100ns (16%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( ADDER=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x037y068z1          0.109    f     0.109          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.q[0]
net (fo=2)                              0.100          0.209          net: u_ov5640_dri/u_i2c_dr/clk_cnt[1],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.a[0]
ADDER (reg)         x037y068z1          0.448    r     0.657       1  net: u_ov5640_dri/u_i2c_dr/clk_cnt[1],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                0.657               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.596               

Slack               : 0.596ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.a[1] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 0.657ns (cell 0.557ns (84%), net 0.100ns (16%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( ADDER=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x037y068z1          0.109    f     0.109          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.q[1]
net (fo=2)                              0.100          0.209          net: u_ov5640_dri/u_i2c_dr/clk_cnt[2],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.a[1]
ADDER (reg)         x037y068z1          0.448    r     0.657       1  net: u_ov5640_dri/u_i2c_dr/clk_cnt[2],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                0.657               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.596               

Slack               : 0.596ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.a[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 0.657ns (cell 0.557ns (84%), net 0.100ns (16%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( ADDER=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x037y069z1          0.109    f     0.109          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.q[0]
net (fo=2)                              0.100          0.209          net: u_ov5640_dri/u_i2c_dr/clk_cnt[5],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.a[0]
ADDER (reg)         x037y069z1          0.448    r     0.657       1  net: u_ov5640_dri/u_i2c_dr/clk_cnt[5],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                0.657               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.596               

Slack               : 0.596ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.a[1] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 0.657ns (cell 0.557ns (84%), net 0.100ns (16%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( ADDER=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x037y069z1          0.109    f     0.109          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.q[1]
net (fo=2)                              0.100          0.209          net: u_ov5640_dri/u_i2c_dr/clk_cnt[6],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.a[1]
ADDER (reg)         x037y069z1          0.448    r     0.657       1  net: u_ov5640_dri/u_i2c_dr/clk_cnt[6],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                0.657               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.596               

Slack               : 0.596ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.a[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 0.657ns (cell 0.557ns (84%), net 0.100ns (16%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( ADDER=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x037y070z0          0.109    f     0.109          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.q[0]
net (fo=2)                              0.100          0.209          net: u_ov5640_dri/u_i2c_dr/clk_cnt[7],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.a[0]
ADDER (reg)         x037y070z0          0.448    r     0.657       1  net: u_ov5640_dri/u_i2c_dr/clk_cnt[7],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                0.657               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.596               

Slack               : 0.596ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.a[1] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 0.657ns (cell 0.557ns (84%), net 0.100ns (16%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( ADDER=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x037y070z0          0.109    f     0.109          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.q[1]
net (fo=2)                              0.100          0.209          net: u_ov5640_dri/u_i2c_dr/clk_cnt[8],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.a[1]
ADDER (reg)         x037y070z0          0.448    r     0.657       1  net: u_ov5640_dri/u_i2c_dr/clk_cnt[8],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                0.657               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.596               

Slack               : 0.596ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.a[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 0.657ns (cell 0.557ns (84%), net 0.100ns (16%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( ADDER=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x037y070z1          0.109    f     0.109          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.q[0]
net (fo=2)                              0.100          0.209          net: u_ov5640_dri/u_i2c_dr/clk_cnt[9],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.a[0]
ADDER (reg)         x037y070z1          0.448    r     0.657       1  net: u_ov5640_dri/u_i2c_dr/clk_cnt[9],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                0.657               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.596               

Slack               : 0.743ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[3]_syn_4.d[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 0.804ns (cell 0.504ns (62%), net 0.300ns (38%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT2=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x037y068z1          0.109    f     0.109          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.q[0]
net (fo=2)                              0.150          0.259          net: u_ov5640_dri/u_i2c_dr/clk_cnt[1],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_15.d[0]
LUT4                x038y068z1          0.126    f     0.385       1  pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_15.f[0]
net (fo=4)                              0.150          0.535          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b_n,  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[3]_syn_4.d[0]
LUT2 (reg)          x037y068z2          0.269    f     0.804       2  net: u_ov5640_dri/u_i2c_dr/clk_cnt[4],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                0.804               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[3]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.743               


----------------------------------------------------------------------------------------------------
Path Group     :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] -> Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4]
Type           :     Same Domain
From Clock     :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4]
Min Period     :     1.628ns
Fmax           :     614.251MHz

Statistics:
Max            : SWNS      1.593ns, STNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
Min            : HWNS      6.036ns, HTNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.593ns
Begin Point         : Led_TOP_u0/u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.do[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.346ns (cell 0.146ns (42%), net 0.200ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y069z2          0.146    r     0.146          pin: Led_TOP_u0/u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.q[0]
net (fo=1)                              0.200          0.346          net: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/d0,  ../../src/udp/ODDR.v(33)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.do[0]
PAD (reg)           x028y071            0.000    f     0.346          net: phy1_rgmii_tx_clkphy1_rgmii_tx_clk,  ../../src/top.v(33)
--------------------------------------------------------------------  ---------------
Arrival                                                0.346               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../src/udp/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          1.939               
clock uncertainty                       0.000          1.939               
clock pessimism                         0.000          1.939               
--------------------------------------------------------------------  ---------------
Required                                               1.939               
--------------------------------------------------------------------  ---------------
Slack                                                  1.593               

Slack               : 1.684ns
Begin Point         : Led_TOP_u0/u4_trimac_block/reset_reg2_reg[1]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.rst (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 2.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.346ns (cell 0.146ns (42%), net 0.200ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u4_trimac_block/reset_reg2_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y069z3          0.146    r     0.146          pin: Led_TOP_u0/u4_trimac_block/reset_reg2_reg[1]_syn_3.q[0]
net (fo=8)                              0.200          0.346          net: Led_TOP_u0/u4_trimac_block/u_tx_clk_en_gen/reset,  ../../src/udp/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.rst
PAD (reg)           x028y071            0.000    f     0.346               
--------------------------------------------------------------------  ---------------
Arrival                                                0.346               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../src/udp/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
recovery                                0.030          2.030               
clock uncertainty                       0.000          2.030               
clock pessimism                         0.000          2.030               
--------------------------------------------------------------------  ---------------
Required                                               2.030               
--------------------------------------------------------------------  ---------------
Slack                                                  1.684               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.036ns
Begin Point         : Led_TOP_u0/u4_trimac_block/reset_reg2_reg[1]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.rst (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 6.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 0.328ns (cell 0.128ns (39%), net 0.200ns (61%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u4_trimac_block/reset_reg2_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y069z3          0.128    f     0.128          pin: Led_TOP_u0/u4_trimac_block/reset_reg2_reg[1]_syn_3.q[0]
net (fo=8)                              0.200          0.328          net: Led_TOP_u0/u4_trimac_block/u_tx_clk_en_gen/reset,  ../../src/udp/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.rst
PAD (reg)           x028y071            0.000    f     0.328               
--------------------------------------------------------------------  ---------------
Arrival                                                0.328               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../src/udp/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
removal                                 0.292         -5.708               
clock uncertainty                       0.000         -5.708               
clock pessimism                         0.000         -5.708               
--------------------------------------------------------------------  ---------------
Required                                              -5.708               
--------------------------------------------------------------------  ---------------
Slack                                                  6.036               

Slack               : 6.312ns
Begin Point         : Led_TOP_u0/u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.do[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 0.309ns (cell 0.109ns (35%), net 0.200ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y069z2          0.109    f     0.109          pin: Led_TOP_u0/u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.q[0]
net (fo=1)                              0.200          0.309          net: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/d0,  ../../src/udp/ODDR.v(33)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.do[0]
PAD (reg)           x028y071            0.000    f     0.309          net: phy1_rgmii_tx_clkphy1_rgmii_tx_clk,  ../../src/top.v(33)
--------------------------------------------------------------------  ---------------
Arrival                                                0.309               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y000            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../src/udp/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -6.003               
clock uncertainty                       0.000         -6.003               
clock pessimism                         0.000         -6.003               
--------------------------------------------------------------------  ---------------
Required                                              -6.003               
--------------------------------------------------------------------  ---------------
Slack                                                  6.312               


----------------------------------------------------------------------------------------------------
Path Group     :     sys_pll_m0/pll_inst.clkc[0] -> video_pll_m0/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     sys_pll_m0/pll_inst.clkc[0]
To Clock       :     video_pll_m0/pll_inst.clkc[0]
Min Period     :     13.320ns
Fmax           :     75.075MHz

Statistics:
Max            : SWNS      0.112ns, STNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
Min            : HWNS     -0.011ns, HTNS     -0.011ns,         1 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.112ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : video_timing_data_m0/read_req_reg_syn_8.a[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { video_pll_m0/pll_inst.clkc[0] rising@105.000ns - sys_pll_m0/pll_inst.clkc[0] rising@104.000ns }
Data Path Delay     : 0.772ns (cell 0.672ns (87%), net 0.100ns (13%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk
launch edge                           104.000    r   104.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y056z3          0.146    r   104.146          pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=4)                              0.100        104.246          net: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: video_timing_data_m0/read_req_reg_syn_8.a[0]
LUT4 (reg)          x034y056z1          0.526    f   104.772       1  net: video_timing_data_m0/read_req,  ../../src/video_timing_data.v(8)
--------------------------------------------------------------------  ---------------
Arrival                                              104.772               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_timing_data_m0/read_req_reg_syn_8.clk
capture edge                          105.000    r   105.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        104.884               
clock uncertainty                       0.000        104.884               
clock pessimism                         0.000        104.884               
--------------------------------------------------------------------  ---------------
Required                                             104.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.112               

Slack               : 0.368ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.sr (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.000ns { video_pll_m0/pll_inst.clkc[0] rising@105.000ns - sys_pll_m0/pll_inst.clkc[0] rising@104.000ns }
Data Path Delay     : 0.332ns (cell 0.232ns (69%), net 0.100ns (31%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk
launch edge                           104.000    r   104.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y056z3          0.146    r   104.146          pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=4)                              0.100        104.246          net: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.sr
reg                 x034y056z0          0.086    r   104.332               
--------------------------------------------------------------------  ---------------
Arrival                                              104.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk
capture edge                          105.000    r   105.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300        104.700               
clock uncertainty                       0.000        104.700               
clock pessimism                         0.000        104.700               
--------------------------------------------------------------------  ---------------
Required                                             104.700               
--------------------------------------------------------------------  ---------------
Slack                                                  0.368               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.011ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.sr (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.289ns (cell 0.189ns (65%), net 0.100ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y056z3          0.128    f     0.128          pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=4)                              0.100          0.228          net: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.sr
reg                 x034y056z0          0.061    f     0.289               
--------------------------------------------------------------------  ---------------
Arrival                                                0.289               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.011               

Slack               : 0.514ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : video_timing_data_m0/read_req_reg_syn_8.a[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.575ns (cell 0.475ns (82%), net 0.100ns (18%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y056z3          0.109    f     0.109          pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=4)                              0.100          0.209          net: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: video_timing_data_m0/read_req_reg_syn_8.a[0]
LUT4 (reg)          x034y056z1          0.366    r     0.575       1  net: video_timing_data_m0/read_req,  ../../src/video_timing_data.v(8)
--------------------------------------------------------------------  ---------------
Arrival                                                0.575               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_timing_data_m0/read_req_reg_syn_8.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.514               


----------------------------------------------------------------------------------------------------
Path Group     :     video_pll_m0/pll_inst.clkc[0] -> sys_pll_m0/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     video_pll_m0/pll_inst.clkc[0]
To Clock       :     sys_pll_m0/pll_inst.clkc[0]
Min Period     :     4.440ns
Fmax           :     225.225MHz

Statistics:
Max            : SWNS      0.445ns, STNS      0.000ns,         0 Viol Endpoints,         1 Total Endpoints,         1 Paths Analyzed
Min            : HWNS      0.293ns, HTNS      0.000ns,         0 Viol Endpoints,         1 Total Endpoints,         1 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.445ns
Begin Point         : video_timing_data_m0/read_req_reg_syn_8.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.mi[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { sys_pll_m0/pll_inst.clkc[0] rising@16.000ns - video_pll_m0/pll_inst.clkc[0] rising@15.000ns }
Data Path Delay     : 0.439ns (cell 0.289ns (65%), net 0.150ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_timing_data_m0/read_req_reg_syn_8.clk
launch edge                            15.000    r    15.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y056z1          0.146    r    15.146          pin: video_timing_data_m0/read_req_reg_syn_8.q[0]
net (fo=2)                              0.150         15.296          net: video_timing_data_m0/read_req,  ../../src/video_timing_data.v(8)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.mi[0]
reg                 x034y057z3          0.143    r    15.439          net: frame_read_write_m0/frame_fifo_read_m0/read_req_d0,  ../../src/frame_fifo_read.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                               15.439               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.445               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.293ns
Begin Point         : video_timing_data_m0/read_req_reg_syn_8.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.mi[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_timing_data_m0/read_req_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y056z1          0.109    f     0.109          pin: video_timing_data_m0/read_req_reg_syn_8.q[0]
net (fo=2)                              0.150          0.259          net: video_timing_data_m0/read_req,  ../../src/video_timing_data.v(8)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.mi[0]
reg                 x034y057z3          0.095    f     0.354          net: frame_read_write_m0/frame_fifo_read_m0/read_req_d0,  ../../src/frame_fifo_read.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               


Inter clock domain timing
--------------------------------------------------

IP timing
--------------------------------------------------

Timing details for EG_PHY_SDRAM_2M_32
------------------------------

Timing details for U3/sdram
------------------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     sys_pll_m0/pll_inst.clkc[0] -> sys_pll_m0/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     sys_pll_m0/pll_inst.clkc[0]
To Clock       :     sys_pll_m0/pll_inst.clkc[1]
Min Period     :     21.286ns
Fmax           :     46.979MHz

Statistics:
Max            : SWNS     -6.643ns, STNS   -221.184ns,        48 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
Min            : HWNS      7.364ns, HTNS      0.000ns,         0 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -6.643ns
Begin Point         : U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 10.643ns (cell 8.193ns (76%), net 2.450ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y032z3          0.146    r     0.146          pin: U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.q[0]
net (fo=33)                             2.450          2.596          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_1.ts
PAD                 x000y059            3.047    f     5.643       1  pin: U3/sdram_syn_1.bpad
net (fo=0)          x020y036            0.000          5.643          net: dq[0],  NOFILE(0)
                                                                      pin: U3/sdram.dq[0]
--------------------------------------------------------------------  ---------------
Arrival                                                5.643               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -1.000               
clock uncertainty                       0.000         -1.000               
clock pessimism                         0.000         -1.000               
--------------------------------------------------------------------  ---------------
Required                                              -1.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.643               

Slack               : -6.643ns
Begin Point         : U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[1] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 10.643ns (cell 8.193ns (76%), net 2.450ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y032z3          0.146    r     0.146          pin: U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.q[0]
net (fo=33)                             2.450          2.596          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_7.ts
PAD                 x000y059            3.047    f     5.643       1  pin: U3/sdram_syn_7.bpad
net (fo=0)          x020y036            0.000          5.643          net: dq[1],  NOFILE(0)
                                                                      pin: U3/sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                5.643               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -1.000               
clock uncertainty                       0.000         -1.000               
clock pessimism                         0.000         -1.000               
--------------------------------------------------------------------  ---------------
Required                                              -1.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.643               

Slack               : -6.643ns
Begin Point         : U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[17] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 10.643ns (cell 8.193ns (76%), net 2.450ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y032z3          0.146    r     0.146          pin: U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.q[0]
net (fo=33)                             2.450          2.596          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_24.ts
PAD                 x000y005            3.047    f     5.643       1  pin: U3/sdram_syn_24.bpad
net (fo=0)          x020y036            0.000          5.643          net: dq[17],  NOFILE(0)
                                                                      pin: U3/sdram.dq[17]
--------------------------------------------------------------------  ---------------
Arrival                                                5.643               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -1.000               
clock uncertainty                       0.000         -1.000               
clock pessimism                         0.000         -1.000               
--------------------------------------------------------------------  ---------------
Required                                              -1.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.643               

Slack               : -6.643ns
Begin Point         : U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[16] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 10.643ns (cell 8.193ns (76%), net 2.450ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y032z3          0.146    r     0.146          pin: U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.q[0]
net (fo=33)                             2.450          2.596          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_25.ts
PAD                 x000y005            3.047    f     5.643       1  pin: U3/sdram_syn_25.bpad
net (fo=0)          x020y036            0.000          5.643          net: dq[16],  NOFILE(0)
                                                                      pin: U3/sdram.dq[16]
--------------------------------------------------------------------  ---------------
Arrival                                                5.643               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -1.000               
clock uncertainty                       0.000         -1.000               
clock pessimism                         0.000         -1.000               
--------------------------------------------------------------------  ---------------
Required                                              -1.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.643               

Slack               : -6.643ns
Begin Point         : U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[31] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 10.643ns (cell 8.193ns (76%), net 2.450ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y032z3          0.146    r     0.146          pin: U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.q[0]
net (fo=33)                             2.450          2.596          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_26.ts
PAD                 x040y005            3.047    f     5.643       1  pin: U3/sdram_syn_26.bpad
net (fo=0)          x020y036            0.000          5.643          net: dq[31],  NOFILE(0)
                                                                      pin: U3/sdram.dq[31]
--------------------------------------------------------------------  ---------------
Arrival                                                5.643               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -1.000               
clock uncertainty                       0.000         -1.000               
clock pessimism                         0.000         -1.000               
--------------------------------------------------------------------  ---------------
Required                                              -1.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.643               

Slack               : -6.643ns
Begin Point         : U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[30] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 10.643ns (cell 8.193ns (76%), net 2.450ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y032z3          0.146    r     0.146          pin: U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.q[0]
net (fo=33)                             2.450          2.596          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_27.ts
PAD                 x040y005            3.047    f     5.643       1  pin: U3/sdram_syn_27.bpad
net (fo=0)          x020y036            0.000          5.643          net: dq[30],  NOFILE(0)
                                                                      pin: U3/sdram.dq[30]
--------------------------------------------------------------------  ---------------
Arrival                                                5.643               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -1.000               
clock uncertainty                       0.000         -1.000               
clock pessimism                         0.000         -1.000               
--------------------------------------------------------------------  ---------------
Required                                              -1.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.643               

Slack               : -6.493ns
Begin Point         : U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[19] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 10.493ns (cell 8.193ns (78%), net 2.300ns (22%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y032z3          0.146    r     0.146          pin: U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.q[0]
net (fo=33)                             2.300          2.446          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_22.ts
PAD                 x000y008            3.047    f     5.493       1  pin: U3/sdram_syn_22.bpad
net (fo=0)          x020y036            0.000          5.493          net: dq[19],  NOFILE(0)
                                                                      pin: U3/sdram.dq[19]
--------------------------------------------------------------------  ---------------
Arrival                                                5.493               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -1.000               
clock uncertainty                       0.000         -1.000               
clock pessimism                         0.000         -1.000               
--------------------------------------------------------------------  ---------------
Required                                              -1.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.493               

Slack               : -6.493ns
Begin Point         : U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[18] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 10.493ns (cell 8.193ns (78%), net 2.300ns (22%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y032z3          0.146    r     0.146          pin: U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.q[0]
net (fo=33)                             2.300          2.446          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_23.ts
PAD                 x000y008            3.047    f     5.493       1  pin: U3/sdram_syn_23.bpad
net (fo=0)          x020y036            0.000          5.493          net: dq[18],  NOFILE(0)
                                                                      pin: U3/sdram.dq[18]
--------------------------------------------------------------------  ---------------
Arrival                                                5.493               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -1.000               
clock uncertainty                       0.000         -1.000               
clock pessimism                         0.000         -1.000               
--------------------------------------------------------------------  ---------------
Required                                              -1.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.493               

Slack               : -6.493ns
Begin Point         : U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[2] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 10.493ns (cell 8.193ns (78%), net 2.300ns (22%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y032z3          0.146    r     0.146          pin: U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.q[0]
net (fo=33)                             2.300          2.446          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_28.ts
PAD                 x000y056            3.047    f     5.493       1  pin: U3/sdram_syn_28.bpad
net (fo=0)          x020y036            0.000          5.493          net: dq[2],  NOFILE(0)
                                                                      pin: U3/sdram.dq[2]
--------------------------------------------------------------------  ---------------
Arrival                                                5.493               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -1.000               
clock uncertainty                       0.000         -1.000               
clock pessimism                         0.000         -1.000               
--------------------------------------------------------------------  ---------------
Required                                              -1.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.493               

Slack               : -6.493ns
Begin Point         : U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[29] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 10.493ns (cell 8.193ns (78%), net 2.300ns (22%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y032z3          0.146    r     0.146          pin: U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.q[0]
net (fo=33)                             2.300          2.446          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_29.ts
PAD                 x040y008            3.047    f     5.493       1  pin: U3/sdram_syn_29.bpad
net (fo=0)          x020y036            0.000          5.493          net: dq[29],  NOFILE(0)
                                                                      pin: U3/sdram.dq[29]
--------------------------------------------------------------------  ---------------
Arrival                                                5.493               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -1.000               
clock uncertainty                       0.000         -1.000               
clock pessimism                         0.000         -1.000               
--------------------------------------------------------------------  ---------------
Required                                              -1.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.493               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 7.364ns
Begin Point         : U3/sdram_syn_1.osclk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[1] rising@-4.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_1.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y059            2.364    r     2.364          pin: U3/sdram_syn_1.bpad
net (fo=0)          x020y036            0.000          2.364          net: dq[0],  NOFILE(0)
                                                                      pin: U3/sdram.dq[0]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r    -4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -5.000               
clock uncertainty                       0.000         -5.000               
clock pessimism                         0.000         -5.000               
--------------------------------------------------------------------  ---------------
Required                                              -5.000               
--------------------------------------------------------------------  ---------------
Slack                                                  7.364               

Slack               : 7.364ns
Begin Point         : U3/sdram_syn_2.osclk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[6] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[1] rising@-4.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_2.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y050            2.364    r     2.364          pin: U3/sdram_syn_2.bpad
net (fo=0)          x020y036            0.000          2.364          net: dq[6],  NOFILE(0)
                                                                      pin: U3/sdram.dq[6]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r    -4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -5.000               
clock uncertainty                       0.000         -5.000               
clock pessimism                         0.000         -5.000               
--------------------------------------------------------------------  ---------------
Required                                              -5.000               
--------------------------------------------------------------------  ---------------
Slack                                                  7.364               

Slack               : 7.364ns
Begin Point         : U3/sdram_syn_3.osclk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[7] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[1] rising@-4.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_3.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y050            2.364    r     2.364          pin: U3/sdram_syn_3.bpad
net (fo=0)          x020y036            0.000          2.364          net: dq[7],  NOFILE(0)
                                                                      pin: U3/sdram.dq[7]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r    -4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -5.000               
clock uncertainty                       0.000         -5.000               
clock pessimism                         0.000         -5.000               
--------------------------------------------------------------------  ---------------
Required                                              -5.000               
--------------------------------------------------------------------  ---------------
Slack                                                  7.364               

Slack               : 7.364ns
Begin Point         : U3/sdram_syn_6.osclk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.we_n (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[1] rising@-4.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_6.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y041            2.364    r     2.364          pin: U3/sdram_syn_6.opad
net (fo=1)          x020y036            0.000          2.364          net: we_n,  NOFILE(0)
                                                                      pin: U3/sdram.we_n
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r    -4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -5.000               
clock uncertainty                       0.000         -5.000               
clock pessimism                         0.000         -5.000               
--------------------------------------------------------------------  ---------------
Required                                              -5.000               
--------------------------------------------------------------------  ---------------
Slack                                                  7.364               

Slack               : 7.364ns
Begin Point         : U3/sdram_syn_7.osclk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[1] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[1] rising@-4.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_7.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y059            2.364    r     2.364          pin: U3/sdram_syn_7.bpad
net (fo=0)          x020y036            0.000          2.364          net: dq[1],  NOFILE(0)
                                                                      pin: U3/sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r    -4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -5.000               
clock uncertainty                       0.000         -5.000               
clock pessimism                         0.000         -5.000               
--------------------------------------------------------------------  ---------------
Required                                              -5.000               
--------------------------------------------------------------------  ---------------
Slack                                                  7.364               

Slack               : 7.364ns
Begin Point         : U3/sdram_syn_8.osclk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.cas_n (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[1] rising@-4.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_8.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y035            2.364    r     2.364          pin: U3/sdram_syn_8.opad
net (fo=1)          x020y036            0.000          2.364          net: cas_n,  NOFILE(0)
                                                                      pin: U3/sdram.cas_n
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r    -4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -5.000               
clock uncertainty                       0.000         -5.000               
clock pessimism                         0.000         -5.000               
--------------------------------------------------------------------  ---------------
Required                                              -5.000               
--------------------------------------------------------------------  ---------------
Slack                                                  7.364               

Slack               : 7.364ns
Begin Point         : U3/sdram_syn_9.osclk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.ras_n (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[1] rising@-4.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_9.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y035            2.364    r     2.364          pin: U3/sdram_syn_9.opad
net (fo=1)          x020y036            0.000          2.364          net: ras_n,  NOFILE(0)
                                                                      pin: U3/sdram.ras_n
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r    -4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -5.000               
clock uncertainty                       0.000         -5.000               
clock pessimism                         0.000         -5.000               
--------------------------------------------------------------------  ---------------
Required                                              -5.000               
--------------------------------------------------------------------  ---------------
Slack                                                  7.364               

Slack               : 7.364ns
Begin Point         : U3/sdram_syn_11.osclk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.addr[9] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[1] rising@-4.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_11.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y032            2.364    r     2.364          pin: U3/sdram_syn_11.opad
net (fo=1)          x020y036            0.000          2.364          net: addr[9],  NOFILE(0)
                                                                      pin: U3/sdram.addr[9]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r    -4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -5.000               
clock uncertainty                       0.000         -5.000               
clock pessimism                         0.000         -5.000               
--------------------------------------------------------------------  ---------------
Required                                              -5.000               
--------------------------------------------------------------------  ---------------
Slack                                                  7.364               

Slack               : 7.364ns
Begin Point         : U3/sdram_syn_12.osclk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.addr[8] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[1] rising@-4.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_12.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y032            2.364    r     2.364          pin: U3/sdram_syn_12.opad
net (fo=1)          x020y036            0.000          2.364          net: addr[8],  NOFILE(0)
                                                                      pin: U3/sdram.addr[8]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r    -4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -5.000               
clock uncertainty                       0.000         -5.000               
clock pessimism                         0.000         -5.000               
--------------------------------------------------------------------  ---------------
Required                                              -5.000               
--------------------------------------------------------------------  ---------------
Slack                                                  7.364               

Slack               : 7.364ns
Begin Point         : U3/sdram_syn_13.osclk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.addr[7] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[1] rising@-4.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_13.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y029            2.364    r     2.364          pin: U3/sdram_syn_13.opad
net (fo=1)          x020y036            0.000          2.364          net: addr[7],  NOFILE(0)
                                                                      pin: U3/sdram.addr[7]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r    -4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -5.000               
clock uncertainty                       0.000         -5.000               
clock pessimism                         0.000         -5.000               
--------------------------------------------------------------------  ---------------
Required                                              -5.000               
--------------------------------------------------------------------  ---------------
Slack                                                  7.364               


----------------------------------------------------------------------------------------------------
Path Group     :     sys_pll_m0/pll_inst.clkc[1] -> sys_pll_m0/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     sys_pll_m0/pll_inst.clkc[1]
To Clock       :     sys_pll_m0/pll_inst.clkc[0]
Min Period     :     12.586ns
Fmax           :     79.453MHz

Statistics:
Max            : SWNS     -2.293ns, STNS    -73.376ns,        32 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
Min            : HWNS      5.817ns, HTNS      0.000ns,         0 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -2.293ns
Begin Point         : U3/sdram.dq[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_1.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[1] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          9.000          pin: U3/sdram.dq[0]
net (fo=0)                              0.000          9.000          net: dq[0],  NOFILE(0)
                                                                      pin: U3/sdram_syn_1.bpad
PAD (reg)           x000y059            1.453    f    10.453               
--------------------------------------------------------------------  ---------------
Arrival                                               10.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_1.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.293               

Slack               : -2.293ns
Begin Point         : U3/sdram.dq[6] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_2.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[1] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          9.000          pin: U3/sdram.dq[6]
net (fo=0)                              0.000          9.000          net: dq[6],  NOFILE(0)
                                                                      pin: U3/sdram_syn_2.bpad
PAD (reg)           x000y050            1.453    f    10.453               
--------------------------------------------------------------------  ---------------
Arrival                                               10.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_2.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.293               

Slack               : -2.293ns
Begin Point         : U3/sdram.dq[7] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_3.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[1] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          9.000          pin: U3/sdram.dq[7]
net (fo=0)                              0.000          9.000          net: dq[7],  NOFILE(0)
                                                                      pin: U3/sdram_syn_3.bpad
PAD (reg)           x000y050            1.453    f    10.453               
--------------------------------------------------------------------  ---------------
Arrival                                               10.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_3.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.293               

Slack               : -2.293ns
Begin Point         : U3/sdram.dq[1] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_7.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[1] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          9.000          pin: U3/sdram.dq[1]
net (fo=0)                              0.000          9.000          net: dq[1],  NOFILE(0)
                                                                      pin: U3/sdram_syn_7.bpad
PAD (reg)           x000y059            1.453    f    10.453               
--------------------------------------------------------------------  ---------------
Arrival                                               10.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_7.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.293               

Slack               : -2.293ns
Begin Point         : U3/sdram.dq[23] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_18.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[1] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          9.000          pin: U3/sdram.dq[23]
net (fo=0)                              0.000          9.000          net: dq[23],  NOFILE(0)
                                                                      pin: U3/sdram_syn_18.bpad
PAD (reg)           x000y020            1.453    f    10.453          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[23],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_18.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.293               

Slack               : -2.293ns
Begin Point         : U3/sdram.dq[22] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_19.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[1] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          9.000          pin: U3/sdram.dq[22]
net (fo=0)                              0.000          9.000          net: dq[22],  NOFILE(0)
                                                                      pin: U3/sdram_syn_19.bpad
PAD (reg)           x000y017            1.453    f    10.453          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[22],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_19.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.293               

Slack               : -2.293ns
Begin Point         : U3/sdram.dq[21] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_20.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[1] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          9.000          pin: U3/sdram.dq[21]
net (fo=0)                              0.000          9.000          net: dq[21],  NOFILE(0)
                                                                      pin: U3/sdram_syn_20.bpad
PAD (reg)           x000y014            1.453    f    10.453          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[21],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_20.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.293               

Slack               : -2.293ns
Begin Point         : U3/sdram.dq[20] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_21.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[1] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          9.000          pin: U3/sdram.dq[20]
net (fo=0)                              0.000          9.000          net: dq[20],  NOFILE(0)
                                                                      pin: U3/sdram_syn_21.bpad
PAD (reg)           x000y014            1.453    f    10.453          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[20],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_21.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.293               

Slack               : -2.293ns
Begin Point         : U3/sdram.dq[19] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_22.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[1] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          9.000          pin: U3/sdram.dq[19]
net (fo=0)                              0.000          9.000          net: dq[19],  NOFILE(0)
                                                                      pin: U3/sdram_syn_22.bpad
PAD (reg)           x000y008            1.453    f    10.453          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[19],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_22.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.293               

Slack               : -2.293ns
Begin Point         : U3/sdram.dq[18] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_23.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[1] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          9.000          pin: U3/sdram.dq[18]
net (fo=0)                              0.000          9.000          net: dq[18],  NOFILE(0)
                                                                      pin: U3/sdram_syn_23.bpad
PAD (reg)           x000y008            1.453    f    10.453          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[18],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_23.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.293               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 5.817ns
Begin Point         : U3/sdram.dq[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_1.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          5.000          pin: U3/sdram.dq[0]
net (fo=0)                              0.000          5.000          net: dq[0],  NOFILE(0)
                                                                      pin: U3/sdram_syn_1.bpad
PAD (reg)           x000y059            0.978    r     5.978               
--------------------------------------------------------------------  ---------------
Arrival                                                5.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_1.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.817               

Slack               : 5.817ns
Begin Point         : U3/sdram.dq[6] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_2.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          5.000          pin: U3/sdram.dq[6]
net (fo=0)                              0.000          5.000          net: dq[6],  NOFILE(0)
                                                                      pin: U3/sdram_syn_2.bpad
PAD (reg)           x000y050            0.978    r     5.978               
--------------------------------------------------------------------  ---------------
Arrival                                                5.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_2.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.817               

Slack               : 5.817ns
Begin Point         : U3/sdram.dq[7] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_3.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          5.000          pin: U3/sdram.dq[7]
net (fo=0)                              0.000          5.000          net: dq[7],  NOFILE(0)
                                                                      pin: U3/sdram_syn_3.bpad
PAD (reg)           x000y050            0.978    r     5.978               
--------------------------------------------------------------------  ---------------
Arrival                                                5.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_3.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.817               

Slack               : 5.817ns
Begin Point         : U3/sdram.dq[1] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_7.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          5.000          pin: U3/sdram.dq[1]
net (fo=0)                              0.000          5.000          net: dq[1],  NOFILE(0)
                                                                      pin: U3/sdram_syn_7.bpad
PAD (reg)           x000y059            0.978    r     5.978               
--------------------------------------------------------------------  ---------------
Arrival                                                5.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_7.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.817               

Slack               : 5.817ns
Begin Point         : U3/sdram.dq[23] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_18.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          5.000          pin: U3/sdram.dq[23]
net (fo=0)                              0.000          5.000          net: dq[23],  NOFILE(0)
                                                                      pin: U3/sdram_syn_18.bpad
PAD (reg)           x000y020            0.978    r     5.978          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[23],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_18.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.817               

Slack               : 5.817ns
Begin Point         : U3/sdram.dq[22] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_19.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          5.000          pin: U3/sdram.dq[22]
net (fo=0)                              0.000          5.000          net: dq[22],  NOFILE(0)
                                                                      pin: U3/sdram_syn_19.bpad
PAD (reg)           x000y017            0.978    r     5.978          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[22],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_19.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.817               

Slack               : 5.817ns
Begin Point         : U3/sdram.dq[21] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_20.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          5.000          pin: U3/sdram.dq[21]
net (fo=0)                              0.000          5.000          net: dq[21],  NOFILE(0)
                                                                      pin: U3/sdram_syn_20.bpad
PAD (reg)           x000y014            0.978    r     5.978          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[21],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_20.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.817               

Slack               : 5.817ns
Begin Point         : U3/sdram.dq[20] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_21.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          5.000          pin: U3/sdram.dq[20]
net (fo=0)                              0.000          5.000          net: dq[20],  NOFILE(0)
                                                                      pin: U3/sdram_syn_21.bpad
PAD (reg)           x000y014            0.978    r     5.978          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[20],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_21.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.817               

Slack               : 5.817ns
Begin Point         : U3/sdram.dq[19] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_22.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          5.000          pin: U3/sdram.dq[19]
net (fo=0)                              0.000          5.000          net: dq[19],  NOFILE(0)
                                                                      pin: U3/sdram_syn_22.bpad
PAD (reg)           x000y008            0.978    r     5.978          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[19],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_22.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.817               

Slack               : 5.817ns
Begin Point         : U3/sdram.dq[18] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_23.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          5.000          pin: U3/sdram.dq[18]
net (fo=0)                              0.000          5.000          net: dq[18],  NOFILE(0)
                                                                      pin: U3/sdram_syn_23.bpad
PAD (reg)           x000y008            0.978    r     5.978          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[18],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_23.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.817               





Timing details for FRAME_READ_WRITE_M0/READ_BUF
------------------------------

Timing details for frame_read_write_m0/read_buf
------------------------------------------------------------

Timing details for constraint:
	set_max_delay -from [get_regs -nowarn {*/primary_addr_gray_reg[*]}] -to [get_regs -nowarn {*/sync_r1[*]}] -datapath_only 7.700
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     
set_max_delay -from [get_regs -nowarn {*/primary_addr_gray_reg[*]}] -to [get_regs -nowarn {*/sync_r1[*]}] -datapath_only 7.700

Type           :     SMD

Statistics:
Max            : SWNS      6.645ns, STNS      0.000ns,         0 Viol Endpoints,        18 Total Endpoints,        18 Paths Analyzed
Min            : HWNS      0.000ns, HTNS      0.000ns,         0 Viol Endpoints,         0 Total Endpoints,         0 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.645ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.939ns (cell 0.289ns (30%), net 0.650ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x033y042z2          0.146    r     0.146          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[1]
net (fo=1)                              0.650          0.796          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.mi[0]
reg                 x037y035z0          0.143    r     0.939          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[1],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.939               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.645               

Slack               : 6.745ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/sub1_syn_61.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.839ns (cell 0.289ns (34%), net 0.550ns (66%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x033y042z2          0.146    r     0.146          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[0]
net (fo=1)                              0.550          0.696          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/sub1_syn_61.mi[0]
ADDER (reg)         x036y036z0          0.143    r     0.839          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[2],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.839               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/sub1_syn_61.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.745               

Slack               : 6.845ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/sub1_syn_61.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.739ns (cell 0.289ns (39%), net 0.450ns (61%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x034y041z1          0.146    r     0.146          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[1]
net (fo=1)                              0.450          0.596          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/sub1_syn_61.mi[1]
ADDER (reg)         x036y036z0          0.143    r     0.739          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[3],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.739               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/sub1_syn_61.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.845               

Slack               : 6.845ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/lt1_syn_32.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.739ns (cell 0.289ns (39%), net 0.450ns (61%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x034y043z1          0.146    r     0.146          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[0]
net (fo=1)                              0.450          0.596          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/lt1_syn_32.mi[1]
ADDER (reg)         x035y037z0          0.143    r     0.739          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[7],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.739               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/lt1_syn_32.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.845               

Slack               : 6.895ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_4.mi[1] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.689ns (cell 0.289ns (41%), net 0.400ns (59%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8]_syn_3.clk
--------------------------------------------------------------------  ---------------
clk2q               x036y048z3          0.146    r     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8]_syn_3.q[0]
net (fo=1)                              0.400          0.546          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_4.mi[1]
reg                 x036y042z0          0.143    r     0.689          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[8],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.689               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_4.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.895               

Slack               : 6.895ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.689ns (cell 0.289ns (41%), net 0.400ns (59%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x033y042z3          0.146    r     0.146          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[1]
net (fo=1)                              0.400          0.546          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.mi[0]
reg                 x036y039z2          0.143    r     0.689          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[4],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.689               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.895               

Slack               : 6.895ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[6]_syn_4.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.689ns (cell 0.289ns (41%), net 0.400ns (59%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x033y042z3          0.146    r     0.146          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[0]
net (fo=1)                              0.400          0.546          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[6]_syn_4.mi[0]
reg                 x036y039z3          0.143    r     0.689          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[5],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.689               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[6]_syn_4.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.895               

Slack               : 7.045ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_b[2]_syn_22.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.289ns (53%), net 0.250ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x034y041z1          0.146    r     0.146          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[0]
net (fo=1)                              0.250          0.396          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_b[2]_syn_22.mi[0]
reg                 x034y038z0          0.143    r     0.539          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[0],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_b[2]_syn_22.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  7.045               

Slack               : 7.045ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.289ns (53%), net 0.250ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x034y043z1          0.146    r     0.146          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[1]
net (fo=1)                              0.250          0.396          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.mi[0]
reg                 x036y042z2          0.143    r     0.539          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[6],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  7.045               

Slack               : 7.045ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[3]_syn_3.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.289ns (53%), net 0.250ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[3]_syn_3.clk
--------------------------------------------------------------------  ---------------
clk2q               x034y042z3          0.146    r     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[3]_syn_3.q[0]
net (fo=1)                              0.250          0.396          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.mi[0]
reg                 x035y040z0          0.143    r     0.539          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[8],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  7.045               



Min Paths
----------------------------------------------------------------------------------------------------





Timing details for FRAME_READ_WRITE_M0/WRITE_BUF
------------------------------

Timing details for frame_read_write_m0/write_buf
------------------------------------------------------------

Timing details for constraint:
	set_max_delay -from [get_regs -nowarn {*/primary_addr_gray_reg[*]}] -to [get_regs -nowarn {*/sync_r1[*]}] -datapath_only 7.700
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     
set_max_delay -from [get_regs -nowarn {*/primary_addr_gray_reg[*]}] -to [get_regs -nowarn {*/sync_r1[*]}] -datapath_only 7.700

Type           :     SMD

Statistics:
Max            : SWNS      6.695ns, STNS      0.000ns,         0 Viol Endpoints,        18 Total Endpoints,        18 Paths Analyzed
Min            : HWNS      0.000ns, HTNS      0.000ns,         0 Viol Endpoints,         0 Total Endpoints,         0 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.695ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[7]_syn_4.mi[0]
Check Type          : setup
Process             : slow
Budget              : 7.700ns
Data Path Delay     : 0.889ns (cell 0.289ns (32%), net 0.600ns (68%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x006y047z1          0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[0]
net (fo=1)                              0.600          0.746          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[7]_syn_4.mi[0]
reg                 x002y053z1          0.143    r     0.889          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[0],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.889               

constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.695               

Slack               : 6.795ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[1] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns
Data Path Delay     : 0.789ns (cell 0.289ns (36%), net 0.500ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
--------------------------------------------------------------------  ---------------
clk2q               x007y054z1          0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[0]
net (fo=1)                              0.500          0.646          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[1]
reg                 x013y052z3          0.143    r     0.789          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[1],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.789               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.795               

Slack               : 6.845ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns
Data Path Delay     : 0.739ns (cell 0.289ns (39%), net 0.450ns (61%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
--------------------------------------------------------------------  ---------------
clk2q               x009y055z3          0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[1]
net (fo=1)                              0.450          0.596          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[0]
reg                 x013y052z3          0.143    r     0.739          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[2],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.739               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.845               

Slack               : 6.895ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[1]
Check Type          : setup
Process             : slow
Budget              : 7.700ns
Data Path Delay     : 0.689ns (cell 0.289ns (41%), net 0.400ns (59%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x006y047z1          0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[1]
net (fo=1)                              0.400          0.546          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[1]
reg                 x003y050z1          0.143    r     0.689          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[1],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.689               

constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.895               

Slack               : 6.895ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.mi[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns
Data Path Delay     : 0.689ns (cell 0.289ns (41%), net 0.400ns (59%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
--------------------------------------------------------------------  ---------------
clk2q               x005y051z3          0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.q[0]
net (fo=1)                              0.400          0.546          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.mi[0]
reg                 x011y051z3          0.143    r     0.689          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[0],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.689               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.895               

Slack               : 6.945ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
End Point           : frame_read_write_m0/frame_fifo_read_m0/lt1_syn_51.mi[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns
Data Path Delay     : 0.639ns (cell 0.289ns (45%), net 0.350ns (55%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
--------------------------------------------------------------------  ---------------
clk2q               x009y055z3          0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[0]
net (fo=1)                              0.350          0.496          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/lt1_syn_51.mi[0]
ADDER (reg)         x012y057z0          0.143    r     0.639          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[5],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.639               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/lt1_syn_51.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.945               

Slack               : 6.945ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.mi[0]
Check Type          : setup
Process             : slow
Budget              : 7.700ns
Data Path Delay     : 0.639ns (cell 0.289ns (45%), net 0.350ns (55%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x007y049z3          0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[1]
net (fo=1)                              0.350          0.496          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.mi[0]
reg                 x005y052z2          0.143    r     0.639          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[2],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.639               

constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.945               

Slack               : 6.945ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_b[7]_syn_9.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0]_syn_4.mi[0]
Check Type          : setup
Process             : slow
Budget              : 7.700ns
Data Path Delay     : 0.639ns (cell 0.289ns (45%), net 0.350ns (55%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_b[7]_syn_9.clk
--------------------------------------------------------------------  ---------------
clk2q               x006y050z2          0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_addr_b[7]_syn_9.q[0]
net (fo=1)                              0.350          0.496          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0]_syn_4.mi[0]
reg                 x002y051z2          0.143    r     0.639          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[7],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.639               

constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.945               

Slack               : 6.945ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3]_syn_3.mi[0]
Check Type          : setup
Process             : slow
Budget              : 7.700ns
Data Path Delay     : 0.639ns (cell 0.289ns (45%), net 0.350ns (55%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x004y049z0          0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[1]
net (fo=1)                              0.350          0.496          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3]_syn_3.mi[0]
reg                 x005y053z1          0.143    r     0.639          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[4],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.639               

constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.945               

Slack               : 6.945ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3]_syn_3.mi[1]
Check Type          : setup
Process             : slow
Budget              : 7.700ns
Data Path Delay     : 0.639ns (cell 0.289ns (45%), net 0.350ns (55%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x005y048z1          0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[0]
net (fo=1)                              0.350          0.496          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3]_syn_3.mi[1]
reg                 x005y053z1          0.143    r     0.639          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[3],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.639               

constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.945               



Min Paths
----------------------------------------------------------------------------------------------------




