<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - output.info - js/src/jit/x64/Assembler-x64.h</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">js/src/jit/x64</a> - Assembler-x64.h<span style="font-size: 80%;"> (source / <a href="Assembler-x64.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">output.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">228</td>
            <td class="headerCovTableEntry">453</td>
            <td class="headerCovTableEntryLo">50.3 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2017-07-14 16:53:18</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">58</td>
            <td class="headerCovTableEntry">98</td>
            <td class="headerCovTableEntryLo">59.2 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /* -*- Mode: C++; tab-width: 8; indent-tabs-mode: nil; c-basic-offset: 4 -*-</a>
<span class="lineNum">       2 </span>            :  * vim: set ts=8 sts=4 et sw=4 tw=99:
<span class="lineNum">       3 </span>            :  * This Source Code Form is subject to the terms of the Mozilla Public
<span class="lineNum">       4 </span>            :  * License, v. 2.0. If a copy of the MPL was not distributed with this
<span class="lineNum">       5 </span>            :  * file, You can obtain one at http://mozilla.org/MPL/2.0/. */
<span class="lineNum">       6 </span>            : 
<span class="lineNum">       7 </span>            : #ifndef jit_x64_Assembler_x64_h
<span class="lineNum">       8 </span>            : #define jit_x64_Assembler_x64_h
<span class="lineNum">       9 </span>            : 
<span class="lineNum">      10 </span>            : #include &quot;mozilla/ArrayUtils.h&quot;
<span class="lineNum">      11 </span>            : 
<span class="lineNum">      12 </span>            : #include &quot;jit/IonCode.h&quot;
<span class="lineNum">      13 </span>            : #include &quot;jit/JitCompartment.h&quot;
<span class="lineNum">      14 </span>            : #include &quot;jit/shared/Assembler-shared.h&quot;
<span class="lineNum">      15 </span>            : 
<span class="lineNum">      16 </span>            : namespace js {
<span class="lineNum">      17 </span>            : namespace jit {
<span class="lineNum">      18 </span>            : 
<span class="lineNum">      19 </span>            : static constexpr Register rax { X86Encoding::rax };
<span class="lineNum">      20 </span>            : static constexpr Register rbx { X86Encoding::rbx };
<span class="lineNum">      21 </span>            : static constexpr Register rcx { X86Encoding::rcx };
<span class="lineNum">      22 </span>            : static constexpr Register rdx { X86Encoding::rdx };
<span class="lineNum">      23 </span>            : static constexpr Register rsi { X86Encoding::rsi };
<span class="lineNum">      24 </span>            : static constexpr Register rdi { X86Encoding::rdi };
<span class="lineNum">      25 </span>            : static constexpr Register rbp { X86Encoding::rbp };
<span class="lineNum">      26 </span>            : static constexpr Register r8  { X86Encoding::r8  };
<span class="lineNum">      27 </span>            : static constexpr Register r9  { X86Encoding::r9  };
<span class="lineNum">      28 </span>            : static constexpr Register r10 { X86Encoding::r10 };
<span class="lineNum">      29 </span>            : static constexpr Register r11 { X86Encoding::r11 };
<span class="lineNum">      30 </span>            : static constexpr Register r12 { X86Encoding::r12 };
<span class="lineNum">      31 </span>            : static constexpr Register r13 { X86Encoding::r13 };
<span class="lineNum">      32 </span>            : static constexpr Register r14 { X86Encoding::r14 };
<span class="lineNum">      33 </span>            : static constexpr Register r15 { X86Encoding::r15 };
<span class="lineNum">      34 </span>            : static constexpr Register rsp { X86Encoding::rsp };
<span class="lineNum">      35 </span>            : 
<span class="lineNum">      36 </span>            : static constexpr FloatRegister xmm0 = FloatRegister(X86Encoding::xmm0, FloatRegisters::Double);
<span class="lineNum">      37 </span>            : static constexpr FloatRegister xmm1 = FloatRegister(X86Encoding::xmm1, FloatRegisters::Double);
<span class="lineNum">      38 </span>            : static constexpr FloatRegister xmm2 = FloatRegister(X86Encoding::xmm2, FloatRegisters::Double);
<span class="lineNum">      39 </span>            : static constexpr FloatRegister xmm3 = FloatRegister(X86Encoding::xmm3, FloatRegisters::Double);
<span class="lineNum">      40 </span>            : static constexpr FloatRegister xmm4 = FloatRegister(X86Encoding::xmm4, FloatRegisters::Double);
<span class="lineNum">      41 </span>            : static constexpr FloatRegister xmm5 = FloatRegister(X86Encoding::xmm5, FloatRegisters::Double);
<span class="lineNum">      42 </span>            : static constexpr FloatRegister xmm6 = FloatRegister(X86Encoding::xmm6, FloatRegisters::Double);
<span class="lineNum">      43 </span>            : static constexpr FloatRegister xmm7 = FloatRegister(X86Encoding::xmm7, FloatRegisters::Double);
<span class="lineNum">      44 </span>            : static constexpr FloatRegister xmm8 = FloatRegister(X86Encoding::xmm8, FloatRegisters::Double);
<span class="lineNum">      45 </span>            : static constexpr FloatRegister xmm9 = FloatRegister(X86Encoding::xmm9, FloatRegisters::Double);
<span class="lineNum">      46 </span>            : static constexpr FloatRegister xmm10 = FloatRegister(X86Encoding::xmm10, FloatRegisters::Double);
<span class="lineNum">      47 </span>            : static constexpr FloatRegister xmm11 = FloatRegister(X86Encoding::xmm11, FloatRegisters::Double);
<span class="lineNum">      48 </span>            : static constexpr FloatRegister xmm12 = FloatRegister(X86Encoding::xmm12, FloatRegisters::Double);
<span class="lineNum">      49 </span>            : static constexpr FloatRegister xmm13 = FloatRegister(X86Encoding::xmm13, FloatRegisters::Double);
<span class="lineNum">      50 </span>            : static constexpr FloatRegister xmm14 = FloatRegister(X86Encoding::xmm14, FloatRegisters::Double);
<span class="lineNum">      51 </span>            : static constexpr FloatRegister xmm15 = FloatRegister(X86Encoding::xmm15, FloatRegisters::Double);
<span class="lineNum">      52 </span>            : 
<span class="lineNum">      53 </span>            : // X86-common synonyms.
<span class="lineNum">      54 </span>            : static constexpr Register eax = rax;
<span class="lineNum">      55 </span>            : static constexpr Register ebx = rbx;
<span class="lineNum">      56 </span>            : static constexpr Register ecx = rcx;
<span class="lineNum">      57 </span>            : static constexpr Register edx = rdx;
<span class="lineNum">      58 </span>            : static constexpr Register esi = rsi;
<span class="lineNum">      59 </span>            : static constexpr Register edi = rdi;
<span class="lineNum">      60 </span>            : static constexpr Register ebp = rbp;
<span class="lineNum">      61 </span>            : static constexpr Register esp = rsp;
<span class="lineNum">      62 </span>            : 
<span class="lineNum">      63 </span>            : static constexpr Register InvalidReg { X86Encoding::invalid_reg };
<span class="lineNum">      64 </span>            : static constexpr FloatRegister InvalidFloatReg = FloatRegister();
<span class="lineNum">      65 </span>            : 
<span class="lineNum">      66 </span>            : static constexpr Register StackPointer = rsp;
<span class="lineNum">      67 </span>            : static constexpr Register FramePointer = rbp;
<span class="lineNum">      68 </span>            : static constexpr Register JSReturnReg = rcx;
<span class="lineNum">      69 </span>            : // Avoid, except for assertions.
<span class="lineNum">      70 </span>            : static constexpr Register JSReturnReg_Type = JSReturnReg;
<span class="lineNum">      71 </span>            : static constexpr Register JSReturnReg_Data = JSReturnReg;
<span class="lineNum">      72 </span>            : 
<span class="lineNum">      73 </span>            : static constexpr Register ScratchReg = r11;
<span class="lineNum">      74 </span>            : 
<a name="75"><span class="lineNum">      75 </span>            : // Helper class for ScratchRegister usage. Asserts that only one piece</a>
<span class="lineNum">      76 </span>            : // of code thinks it has exclusive ownership of the scratch register.
<a name="77"><span class="lineNum">      77 </span><span class="lineCov">      25577 : struct ScratchRegisterScope : public AutoRegisterScope</span></a>
<span class="lineNum">      78 </span>            : {
<span class="lineNum">      79 </span><span class="lineCov">      25577 :     explicit ScratchRegisterScope(MacroAssembler&amp; masm)</span>
<span class="lineNum">      80 </span><span class="lineCov">      25577 :       : AutoRegisterScope(masm, ScratchReg)</span>
<span class="lineNum">      81 </span><span class="lineCov">      25576 :     { }</span>
<span class="lineNum">      82 </span>            : };
<span class="lineNum">      83 </span>            : 
<span class="lineNum">      84 </span>            : static constexpr Register ReturnReg = rax;
<span class="lineNum">      85 </span>            : static constexpr Register HeapReg = r15;
<span class="lineNum">      86 </span>            : static constexpr Register64 ReturnReg64(rax);
<span class="lineNum">      87 </span>            : static constexpr FloatRegister ReturnFloat32Reg = FloatRegister(X86Encoding::xmm0, FloatRegisters::Single);
<span class="lineNum">      88 </span>            : static constexpr FloatRegister ReturnDoubleReg = FloatRegister(X86Encoding::xmm0, FloatRegisters::Double);
<span class="lineNum">      89 </span>            : static constexpr FloatRegister ReturnSimd128Reg = FloatRegister(X86Encoding::xmm0, FloatRegisters::Simd128);
<span class="lineNum">      90 </span>            : static constexpr FloatRegister ScratchFloat32Reg = FloatRegister(X86Encoding::xmm15, FloatRegisters::Single);
<span class="lineNum">      91 </span>            : static constexpr FloatRegister ScratchDoubleReg = FloatRegister(X86Encoding::xmm15, FloatRegisters::Double);
<span class="lineNum">      92 </span>            : static constexpr FloatRegister ScratchSimd128Reg = xmm15;
<span class="lineNum">      93 </span>            : 
<span class="lineNum">      94 </span>            : // Avoid rbp, which is the FramePointer, which is unavailable in some modes.
<span class="lineNum">      95 </span>            : static constexpr Register ArgumentsRectifierReg = r8;
<span class="lineNum">      96 </span>            : static constexpr Register CallTempReg0 = rax;
<span class="lineNum">      97 </span>            : static constexpr Register CallTempReg1 = rdi;
<span class="lineNum">      98 </span>            : static constexpr Register CallTempReg2 = rbx;
<span class="lineNum">      99 </span>            : static constexpr Register CallTempReg3 = rcx;
<span class="lineNum">     100 </span>            : static constexpr Register CallTempReg4 = rsi;
<span class="lineNum">     101 </span>            : static constexpr Register CallTempReg5 = rdx;
<span class="lineNum">     102 </span>            : 
<span class="lineNum">     103 </span>            : // Different argument registers for WIN64
<span class="lineNum">     104 </span>            : #if defined(_WIN64)
<span class="lineNum">     105 </span>            : static constexpr Register IntArgReg0 = rcx;
<span class="lineNum">     106 </span>            : static constexpr Register IntArgReg1 = rdx;
<span class="lineNum">     107 </span>            : static constexpr Register IntArgReg2 = r8;
<span class="lineNum">     108 </span>            : static constexpr Register IntArgReg3 = r9;
<span class="lineNum">     109 </span>            : static constexpr uint32_t NumIntArgRegs = 4;
<span class="lineNum">     110 </span>            : // Use &quot;const&quot; instead of constexpr here to work around a bug
<span class="lineNum">     111 </span>            : // of VS2015 Update 1. See bug 1229604.
<span class="lineNum">     112 </span>            : static const Register IntArgRegs[NumIntArgRegs] = { rcx, rdx, r8, r9 };
<span class="lineNum">     113 </span>            : 
<span class="lineNum">     114 </span>            : static const Register CallTempNonArgRegs[] = { rax, rdi, rbx, rsi };
<span class="lineNum">     115 </span>            : static const uint32_t NumCallTempNonArgRegs =
<span class="lineNum">     116 </span>            :     mozilla::ArrayLength(CallTempNonArgRegs);
<span class="lineNum">     117 </span>            : 
<span class="lineNum">     118 </span>            : static constexpr FloatRegister FloatArgReg0 = xmm0;
<span class="lineNum">     119 </span>            : static constexpr FloatRegister FloatArgReg1 = xmm1;
<span class="lineNum">     120 </span>            : static constexpr FloatRegister FloatArgReg2 = xmm2;
<span class="lineNum">     121 </span>            : static constexpr FloatRegister FloatArgReg3 = xmm3;
<span class="lineNum">     122 </span>            : static const uint32_t NumFloatArgRegs = 4;
<span class="lineNum">     123 </span>            : static constexpr FloatRegister FloatArgRegs[NumFloatArgRegs] = { xmm0, xmm1, xmm2, xmm3 };
<span class="lineNum">     124 </span>            : #else
<span class="lineNum">     125 </span>            : static constexpr Register IntArgReg0 = rdi;
<span class="lineNum">     126 </span>            : static constexpr Register IntArgReg1 = rsi;
<span class="lineNum">     127 </span>            : static constexpr Register IntArgReg2 = rdx;
<span class="lineNum">     128 </span>            : static constexpr Register IntArgReg3 = rcx;
<span class="lineNum">     129 </span>            : static constexpr Register IntArgReg4 = r8;
<span class="lineNum">     130 </span>            : static constexpr Register IntArgReg5 = r9;
<span class="lineNum">     131 </span>            : static constexpr uint32_t NumIntArgRegs = 6;
<span class="lineNum">     132 </span>            : static const Register IntArgRegs[NumIntArgRegs] = { rdi, rsi, rdx, rcx, r8, r9 };
<span class="lineNum">     133 </span>            : 
<span class="lineNum">     134 </span>            : // Use &quot;const&quot; instead of constexpr here to work around a bug
<span class="lineNum">     135 </span>            : // of VS2015 Update 1. See bug 1229604.
<span class="lineNum">     136 </span>            : static const Register CallTempNonArgRegs[] = { rax, rbx };
<span class="lineNum">     137 </span>            : static const uint32_t NumCallTempNonArgRegs =
<span class="lineNum">     138 </span>            :     mozilla::ArrayLength(CallTempNonArgRegs);
<span class="lineNum">     139 </span>            : 
<span class="lineNum">     140 </span>            : static constexpr FloatRegister FloatArgReg0 = xmm0;
<span class="lineNum">     141 </span>            : static constexpr FloatRegister FloatArgReg1 = xmm1;
<span class="lineNum">     142 </span>            : static constexpr FloatRegister FloatArgReg2 = xmm2;
<span class="lineNum">     143 </span>            : static constexpr FloatRegister FloatArgReg3 = xmm3;
<span class="lineNum">     144 </span>            : static constexpr FloatRegister FloatArgReg4 = xmm4;
<span class="lineNum">     145 </span>            : static constexpr FloatRegister FloatArgReg5 = xmm5;
<span class="lineNum">     146 </span>            : static constexpr FloatRegister FloatArgReg6 = xmm6;
<span class="lineNum">     147 </span>            : static constexpr FloatRegister FloatArgReg7 = xmm7;
<span class="lineNum">     148 </span>            : static constexpr uint32_t NumFloatArgRegs = 8;
<span class="lineNum">     149 </span>            : static constexpr FloatRegister FloatArgRegs[NumFloatArgRegs] = { xmm0, xmm1, xmm2, xmm3, xmm4, xmm5, xmm6, xmm7 };
<span class="lineNum">     150 </span>            : #endif
<span class="lineNum">     151 </span>            : 
<span class="lineNum">     152 </span>            : // Registers used in the GenerateFFIIonExit Enable Activation block.
<span class="lineNum">     153 </span>            : static constexpr Register WasmIonExitRegCallee = r10;
<span class="lineNum">     154 </span>            : static constexpr Register WasmIonExitRegE0 = rax;
<span class="lineNum">     155 </span>            : static constexpr Register WasmIonExitRegE1 = rdi;
<span class="lineNum">     156 </span>            : 
<span class="lineNum">     157 </span>            : // Registers used in the GenerateFFIIonExit Disable Activation block.
<span class="lineNum">     158 </span>            : static constexpr Register WasmIonExitRegReturnData = ecx;
<span class="lineNum">     159 </span>            : static constexpr Register WasmIonExitRegReturnType = ecx;
<span class="lineNum">     160 </span>            : static constexpr Register WasmIonExitTlsReg = r14;
<span class="lineNum">     161 </span>            : static constexpr Register WasmIonExitRegD0 = rax;
<span class="lineNum">     162 </span>            : static constexpr Register WasmIonExitRegD1 = rdi;
<span class="lineNum">     163 </span>            : static constexpr Register WasmIonExitRegD2 = rbx;
<span class="lineNum">     164 </span>            : 
<span class="lineNum">     165 </span>            : // Registerd used in RegExpMatcher instruction (do not use JSReturnOperand).
<span class="lineNum">     166 </span>            : static constexpr Register RegExpMatcherRegExpReg = CallTempReg0;
<span class="lineNum">     167 </span>            : static constexpr Register RegExpMatcherStringReg = CallTempReg1;
<span class="lineNum">     168 </span>            : static constexpr Register RegExpMatcherLastIndexReg = CallTempReg2;
<span class="lineNum">     169 </span>            : 
<span class="lineNum">     170 </span>            : // Registerd used in RegExpTester instruction (do not use ReturnReg).
<span class="lineNum">     171 </span>            : static constexpr Register RegExpTesterRegExpReg = CallTempReg1;
<span class="lineNum">     172 </span>            : static constexpr Register RegExpTesterStringReg = CallTempReg2;
<span class="lineNum">     173 </span>            : static constexpr Register RegExpTesterLastIndexReg = CallTempReg3;
<span class="lineNum">     174 </span>            : 
<span class="lineNum">     175 </span>            : class ABIArgGenerator
<span class="lineNum">     176 </span>            : {
<span class="lineNum">     177 </span>            : #if defined(XP_WIN)
<span class="lineNum">     178 </span>            :     unsigned regIndex_;
<span class="lineNum">     179 </span>            : #else
<span class="lineNum">     180 </span>            :     unsigned intRegIndex_;
<span class="lineNum">     181 </span>            :     unsigned floatRegIndex_;
<span class="lineNum">     182 </span>            : #endif
<span class="lineNum">     183 </span>            :     uint32_t stackOffset_;
<span class="lineNum">     184 </span>            :     ABIArg current_;
<span class="lineNum">     185 </span>            : 
<span class="lineNum">     186 </span>            :   public:
<a name="187"><span class="lineNum">     187 </span>            :     ABIArgGenerator();</a>
<a name="188"><span class="lineNum">     188 </span>            :     ABIArg next(MIRType argType);</a>
<span class="lineNum">     189 </span><span class="lineNoCov">          0 :     ABIArg&amp; current() { return current_; }</span>
<span class="lineNum">     190 </span><span class="lineCov">      13023 :     uint32_t stackBytesConsumedSoFar() const { return stackOffset_; }</span>
<span class="lineNum">     191 </span>            : };
<span class="lineNum">     192 </span>            : 
<span class="lineNum">     193 </span>            : // Avoid r11, which is the MacroAssembler's ScratchReg.
<span class="lineNum">     194 </span>            : static constexpr Register ABINonArgReg0 = rax;
<span class="lineNum">     195 </span>            : static constexpr Register ABINonArgReg1 = rbx;
<span class="lineNum">     196 </span>            : static constexpr Register ABINonArgReg2 = r10;
<span class="lineNum">     197 </span>            : 
<span class="lineNum">     198 </span>            : // Note: these three registers are all guaranteed to be different
<span class="lineNum">     199 </span>            : static constexpr Register ABINonArgReturnReg0 = r10;
<span class="lineNum">     200 </span>            : static constexpr Register ABINonArgReturnReg1 = r12;
<span class="lineNum">     201 </span>            : static constexpr Register ABINonVolatileReg = r13;
<span class="lineNum">     202 </span>            : 
<span class="lineNum">     203 </span>            : // TLS pointer argument register for WebAssembly functions. This must not alias
<span class="lineNum">     204 </span>            : // any other register used for passing function arguments or return values.
<span class="lineNum">     205 </span>            : // Preserved by WebAssembly functions.
<span class="lineNum">     206 </span>            : static constexpr Register WasmTlsReg = r14;
<span class="lineNum">     207 </span>            : 
<span class="lineNum">     208 </span>            : // Registers used for asm.js/wasm table calls. These registers must be disjoint
<span class="lineNum">     209 </span>            : // from the ABI argument registers, WasmTlsReg and each other.
<span class="lineNum">     210 </span>            : static constexpr Register WasmTableCallScratchReg = ABINonArgReg0;
<span class="lineNum">     211 </span>            : static constexpr Register WasmTableCallSigReg = ABINonArgReg1;
<span class="lineNum">     212 </span>            : static constexpr Register WasmTableCallIndexReg = ABINonArgReg2;
<span class="lineNum">     213 </span>            : 
<span class="lineNum">     214 </span>            : static constexpr Register OsrFrameReg = IntArgReg3;
<span class="lineNum">     215 </span>            : 
<span class="lineNum">     216 </span>            : static constexpr Register PreBarrierReg = rdx;
<span class="lineNum">     217 </span>            : 
<span class="lineNum">     218 </span>            : static constexpr uint32_t ABIStackAlignment = 16;
<span class="lineNum">     219 </span>            : static constexpr uint32_t CodeAlignment = 16;
<span class="lineNum">     220 </span>            : static constexpr uint32_t JitStackAlignment = 16;
<span class="lineNum">     221 </span>            : 
<span class="lineNum">     222 </span>            : static constexpr uint32_t JitStackValueAlignment = JitStackAlignment / sizeof(Value);
<span class="lineNum">     223 </span>            : static_assert(JitStackAlignment % sizeof(Value) == 0 &amp;&amp; JitStackValueAlignment &gt;= 1,
<span class="lineNum">     224 </span>            :   &quot;Stack alignment should be a non-zero multiple of sizeof(Value)&quot;);
<span class="lineNum">     225 </span>            : 
<span class="lineNum">     226 </span>            : // This boolean indicates whether we support SIMD instructions flavoured for
<span class="lineNum">     227 </span>            : // this architecture or not. Rather than a method in the LIRGenerator, it is
<span class="lineNum">     228 </span>            : // here such that it is accessible from the entire codebase. Once full support
<span class="lineNum">     229 </span>            : // for SIMD is reached on all tier-1 platforms, this constant can be deleted.
<span class="lineNum">     230 </span>            : static constexpr bool SupportsSimd = true;
<span class="lineNum">     231 </span>            : static constexpr uint32_t SimdMemoryAlignment = 16;
<span class="lineNum">     232 </span>            : 
<span class="lineNum">     233 </span>            : static_assert(CodeAlignment % SimdMemoryAlignment == 0,
<span class="lineNum">     234 </span>            :   &quot;Code alignment should be larger than any of the alignments which are used for &quot;
<span class="lineNum">     235 </span>            :   &quot;the constant sections of the code buffer.  Thus it should be larger than the &quot;
<span class="lineNum">     236 </span>            :   &quot;alignment for SIMD constants.&quot;);
<span class="lineNum">     237 </span>            : 
<span class="lineNum">     238 </span>            : static_assert(JitStackAlignment % SimdMemoryAlignment == 0,
<span class="lineNum">     239 </span>            :   &quot;Stack alignment should be larger than any of the alignments which are used for &quot;
<span class="lineNum">     240 </span>            :   &quot;spilled values.  Thus it should be larger than the alignment for SIMD accesses.&quot;);
<span class="lineNum">     241 </span>            : 
<span class="lineNum">     242 </span>            : static const uint32_t WasmStackAlignment = SimdMemoryAlignment;
<span class="lineNum">     243 </span>            : 
<span class="lineNum">     244 </span>            : static const Scale ScalePointer = TimesEight;
<span class="lineNum">     245 </span>            : 
<span class="lineNum">     246 </span>            : } // namespace jit
<span class="lineNum">     247 </span>            : } // namespace js
<span class="lineNum">     248 </span>            : 
<span class="lineNum">     249 </span>            : #include &quot;jit/x86-shared/Assembler-x86-shared.h&quot;
<span class="lineNum">     250 </span>            : 
<span class="lineNum">     251 </span>            : namespace js {
<span class="lineNum">     252 </span>            : namespace jit {
<span class="lineNum">     253 </span>            : 
<span class="lineNum">     254 </span>            : // Return operand from a JS -&gt; JS call.
<a name="255"><span class="lineNum">     255 </span>            : static constexpr ValueOperand JSReturnOperand = ValueOperand(JSReturnReg);</a>
<span class="lineNum">     256 </span>            : 
<span class="lineNum">     257 </span><span class="lineCov">       4503 : class Assembler : public AssemblerX86Shared</span>
<span class="lineNum">     258 </span>            : {
<span class="lineNum">     259 </span>            :     // x64 jumps may need extra bits of relocation, because a jump may extend
<span class="lineNum">     260 </span>            :     // beyond the signed 32-bit range. To account for this we add an extended
<span class="lineNum">     261 </span>            :     // jump table at the bottom of the instruction stream, and if a jump
<span class="lineNum">     262 </span>            :     // overflows its range, it will redirect here.
<span class="lineNum">     263 </span>            :     //
<span class="lineNum">     264 </span>            :     // In our relocation table, we store two offsets instead of one: the offset
<span class="lineNum">     265 </span>            :     // to the original jump, and an offset to the extended jump if we will need
<span class="lineNum">     266 </span>            :     // to use it instead. The offsets are stored as:
<span class="lineNum">     267 </span>            :     //    [unsigned] Unsigned offset to short jump, from the start of the code.
<span class="lineNum">     268 </span>            :     //    [unsigned] Unsigned offset to the extended jump, from the start of
<span class="lineNum">     269 </span>            :     //               the jump table, in units of SizeOfJumpTableEntry.
<span class="lineNum">     270 </span>            :     //
<span class="lineNum">     271 </span>            :     // The start of the relocation table contains the offset from the code
<span class="lineNum">     272 </span>            :     // buffer to the start of the extended jump table.
<span class="lineNum">     273 </span>            :     //
<span class="lineNum">     274 </span>            :     // Each entry in this table is a jmp [rip], followed by a ud2 to hint to the
<span class="lineNum">     275 </span>            :     // hardware branch predictor that there is no fallthrough, followed by the
<span class="lineNum">     276 </span>            :     // eight bytes containing an immediate address. This comes out to 16 bytes.
<span class="lineNum">     277 </span>            :     //    +1 byte for opcode
<span class="lineNum">     278 </span>            :     //    +1 byte for mod r/m
<span class="lineNum">     279 </span>            :     //    +4 bytes for rip-relative offset (2)
<span class="lineNum">     280 </span>            :     //    +2 bytes for ud2 instruction
<span class="lineNum">     281 </span>            :     //    +8 bytes for 64-bit address
<span class="lineNum">     282 </span>            :     //
<span class="lineNum">     283 </span>            :     static const uint32_t SizeOfExtendedJump = 1 + 1 + 4 + 2 + 8;
<span class="lineNum">     284 </span>            :     static const uint32_t SizeOfJumpTableEntry = 16;
<span class="lineNum">     285 </span>            : 
<span class="lineNum">     286 </span>            :     uint32_t extendedJumpTable_;
<span class="lineNum">     287 </span>            : 
<span class="lineNum">     288 </span>            :     static JitCode* CodeFromJump(JitCode* code, uint8_t* jump);
<span class="lineNum">     289 </span>            : 
<span class="lineNum">     290 </span>            :   private:
<span class="lineNum">     291 </span>            :     void writeRelocation(JmpSrc src, Relocation::Kind reloc);
<span class="lineNum">     292 </span>            :     void addPendingJump(JmpSrc src, ImmPtr target, Relocation::Kind reloc);
<span class="lineNum">     293 </span>            : 
<span class="lineNum">     294 </span>            :   protected:
<span class="lineNum">     295 </span>            :     size_t addPatchableJump(JmpSrc src, Relocation::Kind reloc);
<span class="lineNum">     296 </span>            : 
<span class="lineNum">     297 </span>            :   public:
<span class="lineNum">     298 </span>            :     using AssemblerX86Shared::j;
<span class="lineNum">     299 </span>            :     using AssemblerX86Shared::jmp;
<span class="lineNum">     300 </span>            :     using AssemblerX86Shared::push;
<span class="lineNum">     301 </span>            :     using AssemblerX86Shared::pop;
<span class="lineNum">     302 </span>            :     using AssemblerX86Shared::vmovq;
<span class="lineNum">     303 </span>            : 
<span class="lineNum">     304 </span>            :     static uint8_t* PatchableJumpAddress(JitCode* code, size_t index);
<a name="305"><span class="lineNum">     305 </span>            :     static void PatchJumpEntry(uint8_t* entry, uint8_t* target, ReprotectCode reprotect);</a>
<span class="lineNum">     306 </span>            : 
<span class="lineNum">     307 </span><span class="lineCov">       4503 :     Assembler()</span>
<span class="lineNum">     308 </span><span class="lineCov">       4503 :       : extendedJumpTable_(0)</span>
<span class="lineNum">     309 </span>            :     {
<span class="lineNum">     310 </span><span class="lineCov">       4503 :     }</span>
<span class="lineNum">     311 </span>            : 
<span class="lineNum">     312 </span>            :     static void TraceJumpRelocations(JSTracer* trc, JitCode* code, CompactBufferReader&amp; reader);
<span class="lineNum">     313 </span>            : 
<span class="lineNum">     314 </span>            :     // The buffer is about to be linked, make sure any constant pools or excess
<span class="lineNum">     315 </span>            :     // bookkeeping has been flushed to the instruction stream.
<span class="lineNum">     316 </span>            :     void finish();
<span class="lineNum">     317 </span>            : 
<span class="lineNum">     318 </span>            :     // Copy the assembly code to the given buffer, and perform any pending
<span class="lineNum">     319 </span>            :     // relocations relying on the target address.
<span class="lineNum">     320 </span>            :     void executableCopy(uint8_t* buffer, bool flushICache = true);
<span class="lineNum">     321 </span>            : 
<a name="322"><span class="lineNum">     322 </span>            :     // Actual assembly emitting functions.</a>
<span class="lineNum">     323 </span>            : 
<span class="lineNum">     324 </span><span class="lineCov">        514 :     void push(const ImmGCPtr ptr) {</span>
<span class="lineNum">     325 </span><span class="lineCov">        514 :         movq(ptr, ScratchReg);</span>
<a name="326"><span class="lineNum">     326 </span><span class="lineCov">        514 :         push(ScratchReg);</span></a>
<span class="lineNum">     327 </span><span class="lineCov">        514 :     }</span>
<span class="lineNum">     328 </span><span class="lineCov">       5419 :     void push(const ImmWord ptr) {</span>
<span class="lineNum">     329 </span>            :         // We often end up with ImmWords that actually fit into int32.
<span class="lineNum">     330 </span>            :         // Be aware of the sign extension behavior.
<span class="lineNum">     331 </span><span class="lineCov">       5419 :         if (ptr.value &lt;= INT32_MAX) {</span>
<span class="lineNum">     332 </span><span class="lineCov">        102 :             push(Imm32(ptr.value));</span>
<span class="lineNum">     333 </span>            :         } else {
<span class="lineNum">     334 </span><span class="lineCov">       5317 :             movq(ptr, ScratchReg);</span>
<span class="lineNum">     335 </span><span class="lineCov">       5317 :             push(ScratchReg);</span>
<span class="lineNum">     336 </span>            :         }
<span class="lineNum">     337 </span><span class="lineCov">       5419 :     }</span>
<span class="lineNum">     338 </span>            :     void push(ImmPtr imm) {
<a name="339"><span class="lineNum">     339 </span>            :         push(ImmWord(uintptr_t(imm.value)));</a>
<span class="lineNum">     340 </span>            :     }
<span class="lineNum">     341 </span><span class="lineCov">          1 :     void push(FloatRegister src) {</span>
<span class="lineNum">     342 </span><span class="lineCov">          1 :         subq(Imm32(sizeof(double)), StackPointer);</span>
<a name="343"><span class="lineNum">     343 </span><span class="lineCov">          1 :         vmovsd(src, Address(StackPointer, 0));</span></a>
<span class="lineNum">     344 </span><span class="lineCov">          1 :     }</span>
<span class="lineNum">     345 </span><span class="lineCov">       1087 :     CodeOffset pushWithPatch(ImmWord word) {</span>
<span class="lineNum">     346 </span><span class="lineCov">       1087 :         CodeOffset label = movWithPatch(word, ScratchReg);</span>
<span class="lineNum">     347 </span><span class="lineCov">       1087 :         push(ScratchReg);</span>
<span class="lineNum">     348 </span><span class="lineCov">       1087 :         return label;</span>
<a name="349"><span class="lineNum">     349 </span>            :     }</a>
<span class="lineNum">     350 </span>            : 
<span class="lineNum">     351 </span><span class="lineCov">          2 :     void pop(FloatRegister src) {</span>
<span class="lineNum">     352 </span><span class="lineCov">          2 :         vmovsd(Address(StackPointer, 0), src);</span>
<span class="lineNum">     353 </span><span class="lineCov">          2 :         addq(Imm32(sizeof(double)), StackPointer);</span>
<a name="354"><span class="lineNum">     354 </span><span class="lineCov">          2 :     }</span></a>
<span class="lineNum">     355 </span>            : 
<span class="lineNum">     356 </span><span class="lineCov">      25869 :     CodeOffset movWithPatch(ImmWord word, Register dest) {</span>
<span class="lineNum">     357 </span><span class="lineCov">      25869 :         masm.movq_i64r(word.value, dest.encoding());</span>
<a name="358"><span class="lineNum">     358 </span><span class="lineCov">      25869 :         return CodeOffset(masm.currentOffset());</span></a>
<span class="lineNum">     359 </span>            :     }
<span class="lineNum">     360 </span><span class="lineCov">        206 :     CodeOffset movWithPatch(ImmPtr imm, Register dest) {</span>
<span class="lineNum">     361 </span><span class="lineCov">        206 :         return movWithPatch(ImmWord(uintptr_t(imm.value)), dest);</span>
<span class="lineNum">     362 </span>            :     }
<a name="363"><span class="lineNum">     363 </span>            : </a>
<span class="lineNum">     364 </span>            :     // This is for patching during code generation, not after.
<span class="lineNum">     365 </span><span class="lineNoCov">          0 :     void patchAddq(CodeOffset offset, int32_t n) {</span>
<span class="lineNum">     366 </span><span class="lineNoCov">          0 :         unsigned char* code = masm.data();</span>
<span class="lineNum">     367 </span><span class="lineNoCov">          0 :         X86Encoding::SetInt32(code + offset.offset(), n);</span>
<span class="lineNum">     368 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     369 </span>            : 
<span class="lineNum">     370 </span>            :     // Load an ImmWord value into a register. Note that this instruction will
<a name="371"><span class="lineNum">     371 </span>            :     // attempt to optimize its immediate field size. When a full 64-bit</a>
<span class="lineNum">     372 </span>            :     // immediate is needed for a relocation, use movWithPatch.
<span class="lineNum">     373 </span><span class="lineCov">      37932 :     void movq(ImmWord word, Register dest) {</span>
<span class="lineNum">     374 </span>            :         // Load a 64-bit immediate into a register. If the value falls into
<span class="lineNum">     375 </span>            :         // certain ranges, we can use specialized instructions which have
<span class="lineNum">     376 </span>            :         // smaller encodings.
<span class="lineNum">     377 </span><span class="lineCov">      37932 :         if (word.value &lt;= UINT32_MAX) {</span>
<span class="lineNum">     378 </span>            :             // movl has a 32-bit unsigned (effectively) immediate field.
<span class="lineNum">     379 </span><span class="lineCov">       5777 :             masm.movl_i32r((uint32_t)word.value, dest.encoding());</span>
<span class="lineNum">     380 </span><span class="lineCov">      32155 :         } else if ((intptr_t)word.value &gt;= INT32_MIN &amp;&amp; (intptr_t)word.value &lt;= INT32_MAX) {</span>
<span class="lineNum">     381 </span>            :             // movq has a 32-bit signed immediate field.
<span class="lineNum">     382 </span><span class="lineNoCov">          0 :             masm.movq_i32r((int32_t)(intptr_t)word.value, dest.encoding());</span>
<span class="lineNum">     383 </span>            :         } else {
<span class="lineNum">     384 </span>            :             // Otherwise use movabs.
<span class="lineNum">     385 </span><span class="lineCov">      32155 :             masm.movq_i64r(word.value, dest.encoding());</span>
<a name="386"><span class="lineNum">     386 </span>            :         }</a>
<span class="lineNum">     387 </span><span class="lineCov">      37931 :     }</span>
<span class="lineNum">     388 </span><span class="lineCov">      22704 :     void movq(ImmPtr imm, Register dest) {</span>
<a name="389"><span class="lineNum">     389 </span><span class="lineCov">      22704 :         movq(ImmWord(uintptr_t(imm.value)), dest);</span></a>
<span class="lineNum">     390 </span><span class="lineCov">      22704 :     }</span>
<span class="lineNum">     391 </span><span class="lineCov">       4213 :     void movq(ImmGCPtr ptr, Register dest) {</span>
<span class="lineNum">     392 </span><span class="lineCov">       4213 :         masm.movq_i64r(uintptr_t(ptr.value), dest.encoding());</span>
<a name="393"><span class="lineNum">     393 </span><span class="lineCov">       4213 :         writeDataRelocation(ptr);</span></a>
<span class="lineNum">     394 </span><span class="lineCov">       4213 :     }</span>
<span class="lineNum">     395 </span><span class="lineCov">      51753 :     void movq(const Operand&amp; src, Register dest) {</span>
<span class="lineNum">     396 </span><span class="lineCov">      51753 :         switch (src.kind()) {</span>
<span class="lineNum">     397 </span>            :           case Operand::REG:
<span class="lineNum">     398 </span><span class="lineNoCov">          0 :             masm.movq_rr(src.reg(), dest.encoding());</span>
<span class="lineNum">     399 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     400 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     401 </span><span class="lineCov">      51409 :             masm.movq_mr(src.disp(), src.base(), dest.encoding());</span>
<span class="lineNum">     402 </span><span class="lineCov">      51409 :             break;</span>
<span class="lineNum">     403 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">     404 </span><span class="lineCov">        344 :             masm.movq_mr(src.disp(), src.base(), src.index(), src.scale(), dest.encoding());</span>
<span class="lineNum">     405 </span><span class="lineCov">        344 :             break;</span>
<span class="lineNum">     406 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">     407 </span><span class="lineNoCov">          0 :             masm.movq_mr(src.address(), dest.encoding());</span>
<span class="lineNum">     408 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     409 </span>            :           default:
<span class="lineNum">     410 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="411"><span class="lineNum">     411 </span>            :         }</a>
<span class="lineNum">     412 </span><span class="lineCov">      51753 :     }</span>
<span class="lineNum">     413 </span><span class="lineCov">      26241 :     void movq(Register src, const Operand&amp; dest) {</span>
<span class="lineNum">     414 </span><span class="lineCov">      26241 :         switch (dest.kind()) {</span>
<span class="lineNum">     415 </span>            :           case Operand::REG:
<span class="lineNum">     416 </span><span class="lineCov">      16925 :             masm.movq_rr(src.encoding(), dest.reg());</span>
<span class="lineNum">     417 </span><span class="lineCov">      16925 :             break;</span>
<span class="lineNum">     418 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     419 </span><span class="lineCov">       9252 :             masm.movq_rm(src.encoding(), dest.disp(), dest.base());</span>
<span class="lineNum">     420 </span><span class="lineCov">       9252 :             break;</span>
<span class="lineNum">     421 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">     422 </span><span class="lineCov">         65 :             masm.movq_rm(src.encoding(), dest.disp(), dest.base(), dest.index(), dest.scale());</span>
<span class="lineNum">     423 </span><span class="lineCov">         65 :             break;</span>
<span class="lineNum">     424 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">     425 </span><span class="lineNoCov">          0 :             masm.movq_rm(src.encoding(), dest.address());</span>
<span class="lineNum">     426 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     427 </span>            :           default:
<span class="lineNum">     428 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="429"><span class="lineNum">     429 </span>            :         }</a>
<span class="lineNum">     430 </span><span class="lineCov">      26242 :     }</span>
<span class="lineNum">     431 </span><span class="lineCov">       1381 :     void movq(Imm32 imm32, const Operand&amp; dest) {</span>
<span class="lineNum">     432 </span><span class="lineCov">       1381 :         switch (dest.kind()) {</span>
<span class="lineNum">     433 </span>            :           case Operand::REG:
<span class="lineNum">     434 </span><span class="lineNoCov">          0 :             masm.movl_i32r(imm32.value, dest.reg());</span>
<span class="lineNum">     435 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     436 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     437 </span><span class="lineCov">       1381 :             masm.movq_i32m(imm32.value, dest.disp(), dest.base());</span>
<span class="lineNum">     438 </span><span class="lineCov">       1381 :             break;</span>
<span class="lineNum">     439 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">     440 </span><span class="lineNoCov">          0 :             masm.movq_i32m(imm32.value, dest.disp(), dest.base(), dest.index(), dest.scale());</span>
<span class="lineNum">     441 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     442 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">     443 </span><span class="lineNoCov">          0 :             masm.movq_i32m(imm32.value, dest.address());</span>
<span class="lineNum">     444 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     445 </span>            :           default:
<span class="lineNum">     446 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="447"><span class="lineNum">     447 </span>            :         }</a>
<span class="lineNum">     448 </span><span class="lineCov">       1381 :     }</span>
<span class="lineNum">     449 </span><span class="lineCov">         52 :     void vmovq(Register src, FloatRegister dest) {</span>
<a name="450"><span class="lineNum">     450 </span><span class="lineCov">         52 :         masm.vmovq_rr(src.encoding(), dest.encoding());</span></a>
<span class="lineNum">     451 </span><span class="lineCov">         52 :     }</span>
<span class="lineNum">     452 </span><span class="lineCov">          9 :     void vmovq(FloatRegister src, Register dest) {</span>
<a name="453"><span class="lineNum">     453 </span><span class="lineCov">          9 :         masm.vmovq_rr(src.encoding(), dest.encoding());</span></a>
<span class="lineNum">     454 </span><span class="lineCov">          9 :     }</span>
<span class="lineNum">     455 </span><span class="lineCov">      33037 :     void movq(Register src, Register dest) {</span>
<span class="lineNum">     456 </span><span class="lineCov">      33037 :         masm.movq_rr(src.encoding(), dest.encoding());</span>
<a name="457"><span class="lineNum">     457 </span><span class="lineCov">      33037 :     }</span></a>
<span class="lineNum">     458 </span>            : 
<span class="lineNum">     459 </span><span class="lineNoCov">          0 :     void cmovzq(const Operand&amp; src, Register dest) {</span>
<span class="lineNum">     460 </span><span class="lineNoCov">          0 :         switch (src.kind()) {</span>
<span class="lineNum">     461 </span>            :           case Operand::REG:
<span class="lineNum">     462 </span><span class="lineNoCov">          0 :             masm.cmovzq_rr(src.reg(), dest.encoding());</span>
<span class="lineNum">     463 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     464 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     465 </span><span class="lineNoCov">          0 :             masm.cmovzq_mr(src.disp(), src.base(), dest.encoding());</span>
<span class="lineNum">     466 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     467 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">     468 </span><span class="lineNoCov">          0 :             masm.cmovzq_mr(src.disp(), src.base(), src.index(), src.scale(), dest.encoding());</span>
<span class="lineNum">     469 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     470 </span>            :           default:
<span class="lineNum">     471 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<span class="lineNum">     472 </span>            :         }
<a name="473"><span class="lineNum">     473 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     474 </span>            : 
<span class="lineNum">     475 </span><span class="lineCov">          5 :     void xchgq(Register src, Register dest) {</span>
<span class="lineNum">     476 </span><span class="lineCov">          5 :         masm.xchgq_rr(src.encoding(), dest.encoding());</span>
<a name="477"><span class="lineNum">     477 </span><span class="lineCov">          5 :     }</span></a>
<span class="lineNum">     478 </span>            : 
<span class="lineNum">     479 </span><span class="lineNoCov">          0 :     void movsbq(const Operand&amp; src, Register dest) {</span>
<span class="lineNum">     480 </span><span class="lineNoCov">          0 :         switch (src.kind()) {</span>
<span class="lineNum">     481 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     482 </span><span class="lineNoCov">          0 :             masm.movsbq_mr(src.disp(), src.base(), dest.encoding());</span>
<span class="lineNum">     483 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     484 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">     485 </span><span class="lineNoCov">          0 :             masm.movsbq_mr(src.disp(), src.base(), src.index(), src.scale(), dest.encoding());</span>
<span class="lineNum">     486 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     487 </span>            :           default:
<span class="lineNum">     488 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<span class="lineNum">     489 </span>            :         }
<a name="490"><span class="lineNum">     490 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     491 </span>            : 
<span class="lineNum">     492 </span><span class="lineNoCov">          0 :     void movzbq(const Operand&amp; src, Register dest) {</span>
<span class="lineNum">     493 </span>            :         // movzbl zero-extends to 64 bits and is one byte smaller, so use that
<span class="lineNum">     494 </span>            :         // instead.
<span class="lineNum">     495 </span><span class="lineNoCov">          0 :         movzbl(src, dest);</span>
<a name="496"><span class="lineNum">     496 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     497 </span>            : 
<span class="lineNum">     498 </span><span class="lineNoCov">          0 :     void movswq(const Operand&amp; src, Register dest) {</span>
<span class="lineNum">     499 </span><span class="lineNoCov">          0 :         switch (src.kind()) {</span>
<span class="lineNum">     500 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     501 </span><span class="lineNoCov">          0 :             masm.movswq_mr(src.disp(), src.base(), dest.encoding());</span>
<span class="lineNum">     502 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     503 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">     504 </span><span class="lineNoCov">          0 :             masm.movswq_mr(src.disp(), src.base(), src.index(), src.scale(), dest.encoding());</span>
<span class="lineNum">     505 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     506 </span>            :           default:
<span class="lineNum">     507 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<span class="lineNum">     508 </span>            :         }
<a name="509"><span class="lineNum">     509 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     510 </span>            : 
<span class="lineNum">     511 </span><span class="lineNoCov">          0 :     void movzwq(const Operand&amp; src, Register dest) {</span>
<span class="lineNum">     512 </span>            :         // movzwl zero-extends to 64 bits and is one byte smaller, so use that
<span class="lineNum">     513 </span>            :         // instead.
<span class="lineNum">     514 </span><span class="lineNoCov">          0 :         movzwl(src, dest);</span>
<a name="515"><span class="lineNum">     515 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     516 </span>            : 
<span class="lineNum">     517 </span><span class="lineNoCov">          0 :     void movslq(Register src, Register dest) {</span>
<a name="518"><span class="lineNum">     518 </span><span class="lineNoCov">          0 :         masm.movslq_rr(src.encoding(), dest.encoding());</span></a>
<span class="lineNum">     519 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     520 </span><span class="lineNoCov">          0 :     void movslq(const Operand&amp; src, Register dest) {</span>
<span class="lineNum">     521 </span><span class="lineNoCov">          0 :         switch (src.kind()) {</span>
<span class="lineNum">     522 </span>            :           case Operand::REG:
<span class="lineNum">     523 </span><span class="lineNoCov">          0 :             masm.movslq_rr(src.reg(), dest.encoding());</span>
<span class="lineNum">     524 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     525 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     526 </span><span class="lineNoCov">          0 :             masm.movslq_mr(src.disp(), src.base(), dest.encoding());</span>
<span class="lineNum">     527 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     528 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">     529 </span><span class="lineNoCov">          0 :             masm.movslq_mr(src.disp(), src.base(), src.index(), src.scale(), dest.encoding());</span>
<span class="lineNum">     530 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     531 </span>            :           default:
<span class="lineNum">     532 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<span class="lineNum">     533 </span>            :         }
<a name="534"><span class="lineNum">     534 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     535 </span>            : 
<span class="lineNum">     536 </span><span class="lineCov">       1452 :     void andq(Register src, Register dest) {</span>
<a name="537"><span class="lineNum">     537 </span><span class="lineCov">       1452 :         masm.andq_rr(src.encoding(), dest.encoding());</span></a>
<span class="lineNum">     538 </span><span class="lineCov">       1452 :     }</span>
<span class="lineNum">     539 </span><span class="lineCov">      14369 :     void andq(Imm32 imm, Register dest) {</span>
<a name="540"><span class="lineNum">     540 </span><span class="lineCov">      14369 :         masm.andq_ir(imm.value, dest.encoding());</span></a>
<span class="lineNum">     541 </span><span class="lineCov">      14369 :     }</span>
<span class="lineNum">     542 </span><span class="lineCov">        196 :     void andq(const Operand&amp; src, Register dest) {</span>
<span class="lineNum">     543 </span><span class="lineCov">        196 :         switch (src.kind()) {</span>
<span class="lineNum">     544 </span>            :           case Operand::REG:
<span class="lineNum">     545 </span><span class="lineCov">         33 :             masm.andq_rr(src.reg(), dest.encoding());</span>
<span class="lineNum">     546 </span><span class="lineCov">         33 :             break;</span>
<span class="lineNum">     547 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     548 </span><span class="lineCov">        162 :             masm.andq_mr(src.disp(), src.base(), dest.encoding());</span>
<span class="lineNum">     549 </span><span class="lineCov">        162 :             break;</span>
<span class="lineNum">     550 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">     551 </span><span class="lineCov">          1 :             masm.andq_mr(src.disp(), src.base(), src.index(), src.scale(), dest.encoding());</span>
<span class="lineNum">     552 </span><span class="lineCov">          1 :             break;</span>
<span class="lineNum">     553 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">     554 </span><span class="lineNoCov">          0 :             masm.andq_mr(src.address(), dest.encoding());</span>
<span class="lineNum">     555 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     556 </span>            :           default:
<span class="lineNum">     557 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<span class="lineNum">     558 </span>            :         }
<a name="559"><span class="lineNum">     559 </span><span class="lineCov">        196 :     }</span></a>
<span class="lineNum">     560 </span>            : 
<span class="lineNum">     561 </span><span class="lineCov">      35224 :     void addq(Imm32 imm, Register dest) {</span>
<a name="562"><span class="lineNum">     562 </span><span class="lineCov">      35224 :         masm.addq_ir(imm.value, dest.encoding());</span></a>
<span class="lineNum">     563 </span><span class="lineCov">      35223 :     }</span>
<span class="lineNum">     564 </span><span class="lineNoCov">          0 :     CodeOffset addqWithPatch(Imm32 imm, Register dest) {</span>
<span class="lineNum">     565 </span><span class="lineNoCov">          0 :         masm.addq_i32r(imm.value, dest.encoding());</span>
<a name="566"><span class="lineNum">     566 </span><span class="lineNoCov">          0 :         return CodeOffset(masm.currentOffset());</span></a>
<span class="lineNum">     567 </span>            :     }
<span class="lineNum">     568 </span><span class="lineCov">       7508 :     void addq(Imm32 imm, const Operand&amp; dest) {</span>
<span class="lineNum">     569 </span><span class="lineCov">       7508 :         switch (dest.kind()) {</span>
<span class="lineNum">     570 </span>            :           case Operand::REG:
<span class="lineNum">     571 </span><span class="lineNoCov">          0 :             masm.addq_ir(imm.value, dest.reg());</span>
<span class="lineNum">     572 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     573 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     574 </span><span class="lineCov">       7508 :             masm.addq_im(imm.value, dest.disp(), dest.base());</span>
<span class="lineNum">     575 </span><span class="lineCov">       7508 :             break;</span>
<span class="lineNum">     576 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">     577 </span><span class="lineNoCov">          0 :             masm.addq_im(imm.value, dest.address());</span>
<span class="lineNum">     578 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     579 </span>            :           default:
<span class="lineNum">     580 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="581"><span class="lineNum">     581 </span>            :         }</a>
<span class="lineNum">     582 </span><span class="lineCov">       7508 :     }</span>
<span class="lineNum">     583 </span><span class="lineCov">        497 :     void addq(Register src, Register dest) {</span>
<a name="584"><span class="lineNum">     584 </span><span class="lineCov">        497 :         masm.addq_rr(src.encoding(), dest.encoding());</span></a>
<span class="lineNum">     585 </span><span class="lineCov">        497 :     }</span>
<span class="lineNum">     586 </span><span class="lineCov">         22 :     void addq(const Operand&amp; src, Register dest) {</span>
<span class="lineNum">     587 </span><span class="lineCov">         22 :         switch (src.kind()) {</span>
<span class="lineNum">     588 </span>            :           case Operand::REG:
<span class="lineNum">     589 </span><span class="lineNoCov">          0 :             masm.addq_rr(src.reg(), dest.encoding());</span>
<span class="lineNum">     590 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     591 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     592 </span><span class="lineCov">         22 :             masm.addq_mr(src.disp(), src.base(), dest.encoding());</span>
<span class="lineNum">     593 </span><span class="lineCov">         22 :             break;</span>
<span class="lineNum">     594 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">     595 </span><span class="lineNoCov">          0 :             masm.addq_mr(src.address(), dest.encoding());</span>
<span class="lineNum">     596 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     597 </span>            :           default:
<span class="lineNum">     598 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<span class="lineNum">     599 </span>            :         }
<a name="600"><span class="lineNum">     600 </span><span class="lineCov">         22 :     }</span></a>
<span class="lineNum">     601 </span>            : 
<span class="lineNum">     602 </span><span class="lineCov">      28836 :     void subq(Imm32 imm, Register dest) {</span>
<a name="603"><span class="lineNum">     603 </span><span class="lineCov">      28836 :         masm.subq_ir(imm.value, dest.encoding());</span></a>
<span class="lineNum">     604 </span><span class="lineCov">      28836 :     }</span>
<span class="lineNum">     605 </span><span class="lineCov">       1700 :     void subq(Register src, Register dest) {</span>
<a name="606"><span class="lineNum">     606 </span><span class="lineCov">       1700 :         masm.subq_rr(src.encoding(), dest.encoding());</span></a>
<span class="lineNum">     607 </span><span class="lineCov">       1700 :     }</span>
<span class="lineNum">     608 </span><span class="lineCov">         91 :     void subq(const Operand&amp; src, Register dest) {</span>
<span class="lineNum">     609 </span><span class="lineCov">         91 :         switch (src.kind()) {</span>
<span class="lineNum">     610 </span>            :           case Operand::REG:
<span class="lineNum">     611 </span><span class="lineNoCov">          0 :             masm.subq_rr(src.reg(), dest.encoding());</span>
<span class="lineNum">     612 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     613 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     614 </span><span class="lineCov">         91 :             masm.subq_mr(src.disp(), src.base(), dest.encoding());</span>
<span class="lineNum">     615 </span><span class="lineCov">         91 :             break;</span>
<span class="lineNum">     616 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">     617 </span><span class="lineNoCov">          0 :             masm.subq_mr(src.address(), dest.encoding());</span>
<span class="lineNum">     618 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     619 </span>            :           default:
<span class="lineNum">     620 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<span class="lineNum">     621 </span>            :         }
<span class="lineNum">     622 </span><span class="lineCov">         91 :     }</span>
<span class="lineNum">     623 </span>            :     void subq(Register src, const Operand&amp; dest) {
<span class="lineNum">     624 </span>            :         switch (dest.kind()) {
<span class="lineNum">     625 </span>            :           case Operand::REG:
<span class="lineNum">     626 </span>            :             masm.subq_rr(src.encoding(), dest.reg());
<span class="lineNum">     627 </span>            :             break;
<span class="lineNum">     628 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     629 </span>            :             masm.subq_rm(src.encoding(), dest.disp(), dest.base());
<span class="lineNum">     630 </span>            :             break;
<span class="lineNum">     631 </span>            :           default:
<span class="lineNum">     632 </span>            :             MOZ_CRASH(&quot;unexpected operand kind&quot;);
<a name="633"><span class="lineNum">     633 </span>            :         }</a>
<span class="lineNum">     634 </span>            :     }
<span class="lineNum">     635 </span><span class="lineCov">       1668 :     void shlq(Imm32 imm, Register dest) {</span>
<a name="636"><span class="lineNum">     636 </span><span class="lineCov">       1668 :         masm.shlq_ir(imm.value, dest.encoding());</span></a>
<span class="lineNum">     637 </span><span class="lineCov">       1668 :     }</span>
<span class="lineNum">     638 </span><span class="lineCov">       5828 :     void shrq(Imm32 imm, Register dest) {</span>
<a name="639"><span class="lineNum">     639 </span><span class="lineCov">       5828 :         masm.shrq_ir(imm.value, dest.encoding());</span></a>
<span class="lineNum">     640 </span><span class="lineCov">       5828 :     }</span>
<span class="lineNum">     641 </span><span class="lineCov">         17 :     void sarq(Imm32 imm, Register dest) {</span>
<a name="642"><span class="lineNum">     642 </span><span class="lineCov">         17 :         masm.sarq_ir(imm.value, dest.encoding());</span></a>
<span class="lineNum">     643 </span><span class="lineCov">         17 :     }</span>
<span class="lineNum">     644 </span><span class="lineNoCov">          0 :     void shlq_cl(Register dest) {</span>
<a name="645"><span class="lineNum">     645 </span><span class="lineNoCov">          0 :         masm.shlq_CLr(dest.encoding());</span></a>
<span class="lineNum">     646 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     647 </span><span class="lineNoCov">          0 :     void shrq_cl(Register dest) {</span>
<a name="648"><span class="lineNum">     648 </span><span class="lineNoCov">          0 :         masm.shrq_CLr(dest.encoding());</span></a>
<span class="lineNum">     649 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     650 </span><span class="lineNoCov">          0 :     void sarq_cl(Register dest) {</span>
<a name="651"><span class="lineNum">     651 </span><span class="lineNoCov">          0 :         masm.sarq_CLr(dest.encoding());</span></a>
<span class="lineNum">     652 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     653 </span><span class="lineNoCov">          0 :     void rolq(Imm32 imm, Register dest) {</span>
<a name="654"><span class="lineNum">     654 </span><span class="lineNoCov">          0 :         masm.rolq_ir(imm.value, dest.encoding());</span></a>
<span class="lineNum">     655 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     656 </span><span class="lineNoCov">          0 :     void rolq_cl(Register dest) {</span>
<a name="657"><span class="lineNum">     657 </span><span class="lineNoCov">          0 :         masm.rolq_CLr(dest.encoding());</span></a>
<span class="lineNum">     658 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     659 </span><span class="lineNoCov">          0 :     void rorq(Imm32 imm, Register dest) {</span>
<a name="660"><span class="lineNum">     660 </span><span class="lineNoCov">          0 :         masm.rorq_ir(imm.value, dest.encoding());</span></a>
<span class="lineNum">     661 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     662 </span><span class="lineNoCov">          0 :     void rorq_cl(Register dest) {</span>
<a name="663"><span class="lineNum">     663 </span><span class="lineNoCov">          0 :         masm.rorq_CLr(dest.encoding());</span></a>
<span class="lineNum">     664 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     665 </span><span class="lineCov">       2084 :     void orq(Imm32 imm, Register dest) {</span>
<a name="666"><span class="lineNum">     666 </span><span class="lineCov">       2084 :         masm.orq_ir(imm.value, dest.encoding());</span></a>
<span class="lineNum">     667 </span><span class="lineCov">       2084 :     }</span>
<span class="lineNum">     668 </span><span class="lineCov">       1306 :     void orq(Register src, Register dest) {</span>
<a name="669"><span class="lineNum">     669 </span><span class="lineCov">       1306 :         masm.orq_rr(src.encoding(), dest.encoding());</span></a>
<span class="lineNum">     670 </span><span class="lineCov">       1306 :     }</span>
<span class="lineNum">     671 </span><span class="lineNoCov">          0 :     void orq(const Operand&amp; src, Register dest) {</span>
<span class="lineNum">     672 </span><span class="lineNoCov">          0 :         switch (src.kind()) {</span>
<span class="lineNum">     673 </span>            :           case Operand::REG:
<span class="lineNum">     674 </span><span class="lineNoCov">          0 :             masm.orq_rr(src.reg(), dest.encoding());</span>
<span class="lineNum">     675 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     676 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     677 </span><span class="lineNoCov">          0 :             masm.orq_mr(src.disp(), src.base(), dest.encoding());</span>
<span class="lineNum">     678 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     679 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">     680 </span><span class="lineNoCov">          0 :             masm.orq_mr(src.address(), dest.encoding());</span>
<span class="lineNum">     681 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     682 </span>            :           default:
<span class="lineNum">     683 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="684"><span class="lineNum">     684 </span>            :         }</a>
<span class="lineNum">     685 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     686 </span><span class="lineNoCov">          0 :     void xorq(Register src, Register dest) {</span>
<a name="687"><span class="lineNum">     687 </span><span class="lineNoCov">          0 :         masm.xorq_rr(src.encoding(), dest.encoding());</span></a>
<span class="lineNum">     688 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     689 </span><span class="lineCov">        473 :     void xorq(Imm32 imm, Register dest) {</span>
<a name="690"><span class="lineNum">     690 </span><span class="lineCov">        473 :         masm.xorq_ir(imm.value, dest.encoding());</span></a>
<span class="lineNum">     691 </span><span class="lineCov">        473 :     }</span>
<span class="lineNum">     692 </span><span class="lineNoCov">          0 :     void xorq(const Operand&amp; src, Register dest) {</span>
<span class="lineNum">     693 </span><span class="lineNoCov">          0 :         switch (src.kind()) {</span>
<span class="lineNum">     694 </span>            :           case Operand::REG:
<span class="lineNum">     695 </span><span class="lineNoCov">          0 :             masm.xorq_rr(src.reg(), dest.encoding());</span>
<span class="lineNum">     696 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     697 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     698 </span><span class="lineNoCov">          0 :             masm.xorq_mr(src.disp(), src.base(), dest.encoding());</span>
<span class="lineNum">     699 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     700 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">     701 </span><span class="lineNoCov">          0 :             masm.xorq_mr(src.address(), dest.encoding());</span>
<span class="lineNum">     702 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     703 </span>            :           default:
<span class="lineNum">     704 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<span class="lineNum">     705 </span>            :         }
<a name="706"><span class="lineNum">     706 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     707 </span>            : 
<span class="lineNum">     708 </span><span class="lineNoCov">          0 :     void bsrq(const Register&amp; src, const Register&amp; dest) {</span>
<a name="709"><span class="lineNum">     709 </span><span class="lineNoCov">          0 :         masm.bsrq_rr(src.encoding(), dest.encoding());</span></a>
<span class="lineNum">     710 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     711 </span><span class="lineNoCov">          0 :     void bsfq(const Register&amp; src, const Register&amp; dest) {</span>
<a name="712"><span class="lineNum">     712 </span><span class="lineNoCov">          0 :         masm.bsfq_rr(src.encoding(), dest.encoding());</span></a>
<span class="lineNum">     713 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     714 </span><span class="lineNoCov">          0 :     void popcntq(const Register&amp; src, const Register&amp; dest) {</span>
<span class="lineNum">     715 </span><span class="lineNoCov">          0 :         masm.popcntq_rr(src.encoding(), dest.encoding());</span>
<a name="716"><span class="lineNum">     716 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     717 </span>            : 
<span class="lineNum">     718 </span><span class="lineNoCov">          0 :     void imulq(Register src, Register dest) {</span>
<a name="719"><span class="lineNum">     719 </span><span class="lineNoCov">          0 :         masm.imulq_rr(src.encoding(), dest.encoding());</span></a>
<span class="lineNum">     720 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     721 </span><span class="lineNoCov">          0 :     void imulq(const Operand&amp; src, Register dest) {</span>
<span class="lineNum">     722 </span><span class="lineNoCov">          0 :         switch (src.kind()) {</span>
<span class="lineNum">     723 </span>            :           case Operand::REG:
<span class="lineNum">     724 </span><span class="lineNoCov">          0 :             masm.imulq_rr(src.reg(), dest.encoding());</span>
<span class="lineNum">     725 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     726 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     727 </span><span class="lineNoCov">          0 :             masm.imulq_mr(src.disp(), src.base(), dest.encoding());</span>
<span class="lineNum">     728 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     729 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">     730 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;NYI&quot;);</span>
<span class="lineNum">     731 </span>            :             break;
<span class="lineNum">     732 </span>            :           default:
<span class="lineNum">     733 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<span class="lineNum">     734 </span>            :         }
<a name="735"><span class="lineNum">     735 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     736 </span>            : 
<span class="lineNum">     737 </span><span class="lineNoCov">          0 :     void cqo() {</span>
<a name="738"><span class="lineNum">     738 </span><span class="lineNoCov">          0 :         masm.cqo();</span></a>
<span class="lineNum">     739 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     740 </span><span class="lineNoCov">          0 :     void idivq(Register divisor) {</span>
<a name="741"><span class="lineNum">     741 </span><span class="lineNoCov">          0 :         masm.idivq_r(divisor.encoding());</span></a>
<span class="lineNum">     742 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     743 </span><span class="lineNoCov">          0 :     void udivq(Register divisor) {</span>
<span class="lineNum">     744 </span><span class="lineNoCov">          0 :         masm.divq_r(divisor.encoding());</span>
<span class="lineNum">     745 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     746 </span>            : 
<span class="lineNum">     747 </span>            :     void vcvtsi2sdq(Register src, FloatRegister dest) {
<span class="lineNum">     748 </span>            :         masm.vcvtsi2sdq_rr(src.encoding(), dest.encoding());
<a name="749"><span class="lineNum">     749 </span>            :     }</a>
<span class="lineNum">     750 </span>            : 
<span class="lineNum">     751 </span><span class="lineNoCov">          0 :     void negq(Register reg) {</span>
<span class="lineNum">     752 </span><span class="lineNoCov">          0 :         masm.negq_r(reg.encoding());</span>
<a name="753"><span class="lineNum">     753 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     754 </span>            : 
<span class="lineNum">     755 </span><span class="lineCov">      11110 :     void mov(ImmWord word, Register dest) {</span>
<span class="lineNum">     756 </span>            :         // Use xor for setting registers to zero, as it is specially optimized
<span class="lineNum">     757 </span>            :         // for this purpose on modern hardware. Note that it does clobber FLAGS
<span class="lineNum">     758 </span>            :         // though. Use xorl instead of xorq since they are functionally
<span class="lineNum">     759 </span>            :         // equivalent (32-bit instructions zero-extend their results to 64 bits)
<span class="lineNum">     760 </span>            :         // and xorl has a smaller encoding.
<span class="lineNum">     761 </span><span class="lineCov">      11110 :         if (word.value == 0)</span>
<span class="lineNum">     762 </span><span class="lineCov">       1199 :             xorl(dest, dest);</span>
<span class="lineNum">     763 </span>            :         else
<a name="764"><span class="lineNum">     764 </span><span class="lineCov">       9911 :             movq(word, dest);</span></a>
<span class="lineNum">     765 </span><span class="lineCov">      11110 :     }</span>
<span class="lineNum">     766 </span><span class="lineCov">      22704 :     void mov(ImmPtr imm, Register dest) {</span>
<a name="767"><span class="lineNum">     767 </span><span class="lineCov">      22704 :         movq(imm, dest);</span></a>
<span class="lineNum">     768 </span><span class="lineCov">      22704 :     }</span>
<span class="lineNum">     769 </span><span class="lineNoCov">          0 :     void mov(wasm::SymbolicAddress imm, Register dest) {</span>
<span class="lineNum">     770 </span><span class="lineNoCov">          0 :         masm.movq_i64r(-1, dest.encoding());</span>
<span class="lineNum">     771 </span><span class="lineNoCov">          0 :         append(wasm::SymbolicAccess(CodeOffset(masm.currentOffset()), imm));</span>
<span class="lineNum">     772 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     773 </span>            :     void mov(const Operand&amp; src, Register dest) {
<a name="774"><span class="lineNum">     774 </span>            :         movq(src, dest);</a>
<span class="lineNum">     775 </span>            :     }
<span class="lineNum">     776 </span><span class="lineCov">      17128 :     void mov(Register src, const Operand&amp; dest) {</span>
<span class="lineNum">     777 </span><span class="lineCov">      17128 :         movq(src, dest);</span>
<span class="lineNum">     778 </span><span class="lineCov">      17128 :     }</span>
<span class="lineNum">     779 </span>            :     void mov(Imm32 imm32, const Operand&amp; dest) {
<a name="780"><span class="lineNum">     780 </span>            :         movq(imm32, dest);</a>
<span class="lineNum">     781 </span>            :     }
<span class="lineNum">     782 </span><span class="lineCov">       1000 :     void mov(Register src, Register dest) {</span>
<a name="783"><span class="lineNum">     783 </span><span class="lineCov">       1000 :         movq(src, dest);</span></a>
<span class="lineNum">     784 </span><span class="lineCov">       1000 :     }</span>
<span class="lineNum">     785 </span><span class="lineCov">         17 :     void mov(CodeOffset* label, Register dest) {</span>
<span class="lineNum">     786 </span><span class="lineCov">         17 :         masm.movq_i64r(/* placeholder */ 0, dest.encoding());</span>
<a name="787"><span class="lineNum">     787 </span><span class="lineCov">         17 :         label-&gt;bind(masm.size());</span></a>
<span class="lineNum">     788 </span><span class="lineCov">         17 :     }</span>
<span class="lineNum">     789 </span><span class="lineCov">          5 :     void xchg(Register src, Register dest) {</span>
<a name="790"><span class="lineNum">     790 </span><span class="lineCov">          5 :         xchgq(src, dest);</span></a>
<span class="lineNum">     791 </span><span class="lineCov">          5 :     }</span>
<span class="lineNum">     792 </span><span class="lineCov">       3205 :     void lea(const Operand&amp; src, Register dest) {</span>
<span class="lineNum">     793 </span><span class="lineCov">       3205 :         switch (src.kind()) {</span>
<span class="lineNum">     794 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     795 </span><span class="lineCov">       3087 :             masm.leaq_mr(src.disp(), src.base(), dest.encoding());</span>
<span class="lineNum">     796 </span><span class="lineCov">       3087 :             break;</span>
<span class="lineNum">     797 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">     798 </span><span class="lineCov">        118 :             masm.leaq_mr(src.disp(), src.base(), src.index(), src.scale(), dest.encoding());</span>
<span class="lineNum">     799 </span><span class="lineCov">        118 :             break;</span>
<span class="lineNum">     800 </span>            :           default:
<span class="lineNum">     801 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexepcted operand kind&quot;);</span>
<span class="lineNum">     802 </span>            :         }
<span class="lineNum">     803 </span><span class="lineCov">       3205 :     }</span>
<span class="lineNum">     804 </span>            : 
<span class="lineNum">     805 </span>            :     CodeOffset loadRipRelativeInt32(Register dest) {
<span class="lineNum">     806 </span>            :         return CodeOffset(masm.movl_ripr(dest.encoding()).offset());
<span class="lineNum">     807 </span>            :     }
<span class="lineNum">     808 </span>            :     CodeOffset loadRipRelativeInt64(Register dest) {
<span class="lineNum">     809 </span>            :         return CodeOffset(masm.movq_ripr(dest.encoding()).offset());
<span class="lineNum">     810 </span>            :     }
<span class="lineNum">     811 </span>            :     CodeOffset loadRipRelativeDouble(FloatRegister dest) {
<span class="lineNum">     812 </span>            :         return CodeOffset(masm.vmovsd_ripr(dest.encoding()).offset());
<span class="lineNum">     813 </span>            :     }
<span class="lineNum">     814 </span>            :     CodeOffset loadRipRelativeFloat32(FloatRegister dest) {
<span class="lineNum">     815 </span>            :         return CodeOffset(masm.vmovss_ripr(dest.encoding()).offset());
<span class="lineNum">     816 </span>            :     }
<span class="lineNum">     817 </span>            :     CodeOffset loadRipRelativeInt32x4(FloatRegister dest) {
<span class="lineNum">     818 </span>            :         return CodeOffset(masm.vmovdqa_ripr(dest.encoding()).offset());
<span class="lineNum">     819 </span>            :     }
<span class="lineNum">     820 </span>            :     CodeOffset loadRipRelativeFloat32x4(FloatRegister dest) {
<span class="lineNum">     821 </span>            :         return CodeOffset(masm.vmovaps_ripr(dest.encoding()).offset());
<span class="lineNum">     822 </span>            :     }
<span class="lineNum">     823 </span>            :     CodeOffset storeRipRelativeInt32(Register dest) {
<span class="lineNum">     824 </span>            :         return CodeOffset(masm.movl_rrip(dest.encoding()).offset());
<span class="lineNum">     825 </span>            :     }
<span class="lineNum">     826 </span>            :     CodeOffset storeRipRelativeInt64(Register dest) {
<span class="lineNum">     827 </span>            :         return CodeOffset(masm.movq_rrip(dest.encoding()).offset());
<span class="lineNum">     828 </span>            :     }
<span class="lineNum">     829 </span>            :     CodeOffset storeRipRelativeDouble(FloatRegister dest) {
<span class="lineNum">     830 </span>            :         return CodeOffset(masm.vmovsd_rrip(dest.encoding()).offset());
<span class="lineNum">     831 </span>            :     }
<span class="lineNum">     832 </span>            :     CodeOffset storeRipRelativeFloat32(FloatRegister dest) {
<span class="lineNum">     833 </span>            :         return CodeOffset(masm.vmovss_rrip(dest.encoding()).offset());
<span class="lineNum">     834 </span>            :     }
<span class="lineNum">     835 </span>            :     CodeOffset storeRipRelativeInt32x4(FloatRegister dest) {
<span class="lineNum">     836 </span>            :         return CodeOffset(masm.vmovdqa_rrip(dest.encoding()).offset());
<span class="lineNum">     837 </span>            :     }
<span class="lineNum">     838 </span>            :     CodeOffset storeRipRelativeFloat32x4(FloatRegister dest) {
<span class="lineNum">     839 </span>            :         return CodeOffset(masm.vmovaps_rrip(dest.encoding()).offset());
<span class="lineNum">     840 </span>            :     }
<span class="lineNum">     841 </span>            :     CodeOffset leaRipRelative(Register dest) {
<span class="lineNum">     842 </span>            :         return CodeOffset(masm.leaq_rip(dest.encoding()).offset());
<a name="843"><span class="lineNum">     843 </span>            :     }</a>
<span class="lineNum">     844 </span>            : 
<span class="lineNum">     845 </span><span class="lineCov">        413 :     void cmpq(Register rhs, Register lhs) {</span>
<a name="846"><span class="lineNum">     846 </span><span class="lineCov">        413 :         masm.cmpq_rr(rhs.encoding(), lhs.encoding());</span></a>
<span class="lineNum">     847 </span><span class="lineCov">        413 :     }</span>
<span class="lineNum">     848 </span><span class="lineCov">       1946 :     void cmpq(Register rhs, const Operand&amp; lhs) {</span>
<span class="lineNum">     849 </span><span class="lineCov">       1946 :         switch (lhs.kind()) {</span>
<span class="lineNum">     850 </span>            :           case Operand::REG:
<span class="lineNum">     851 </span><span class="lineCov">        117 :             masm.cmpq_rr(rhs.encoding(), lhs.reg());</span>
<span class="lineNum">     852 </span><span class="lineCov">        117 :             break;</span>
<span class="lineNum">     853 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     854 </span><span class="lineCov">       1829 :             masm.cmpq_rm(rhs.encoding(), lhs.disp(), lhs.base());</span>
<span class="lineNum">     855 </span><span class="lineCov">       1829 :             break;</span>
<span class="lineNum">     856 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">     857 </span><span class="lineNoCov">          0 :             masm.cmpq_rm(rhs.encoding(), lhs.address());</span>
<span class="lineNum">     858 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     859 </span>            :           default:
<span class="lineNum">     860 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="861"><span class="lineNum">     861 </span>            :         }</a>
<span class="lineNum">     862 </span><span class="lineCov">       1946 :     }</span>
<span class="lineNum">     863 </span><span class="lineNoCov">          0 :     void cmpq(Imm32 rhs, Register lhs) {</span>
<a name="864"><span class="lineNum">     864 </span><span class="lineNoCov">          0 :         masm.cmpq_ir(rhs.value, lhs.encoding());</span></a>
<span class="lineNum">     865 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     866 </span><span class="lineCov">       2748 :     void cmpq(Imm32 rhs, const Operand&amp; lhs) {</span>
<span class="lineNum">     867 </span><span class="lineCov">       2748 :         switch (lhs.kind()) {</span>
<span class="lineNum">     868 </span>            :           case Operand::REG:
<span class="lineNum">     869 </span><span class="lineCov">       1694 :             masm.cmpq_ir(rhs.value, lhs.reg());</span>
<span class="lineNum">     870 </span><span class="lineCov">       1694 :             break;</span>
<span class="lineNum">     871 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     872 </span><span class="lineCov">       1047 :             masm.cmpq_im(rhs.value, lhs.disp(), lhs.base());</span>
<span class="lineNum">     873 </span><span class="lineCov">       1047 :             break;</span>
<span class="lineNum">     874 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">     875 </span><span class="lineCov">          7 :             masm.cmpq_im(rhs.value, lhs.disp(), lhs.base(), lhs.index(), lhs.scale());</span>
<span class="lineNum">     876 </span><span class="lineCov">          7 :             break;</span>
<span class="lineNum">     877 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">     878 </span><span class="lineNoCov">          0 :             masm.cmpq_im(rhs.value, lhs.address());</span>
<span class="lineNum">     879 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     880 </span>            :           default:
<span class="lineNum">     881 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="882"><span class="lineNum">     882 </span>            :         }</a>
<span class="lineNum">     883 </span><span class="lineCov">       2748 :     }</span>
<span class="lineNum">     884 </span><span class="lineNoCov">          0 :     void cmpq(const Operand&amp; rhs, Register lhs) {</span>
<span class="lineNum">     885 </span><span class="lineNoCov">          0 :         switch (rhs.kind()) {</span>
<span class="lineNum">     886 </span>            :           case Operand::REG:
<span class="lineNum">     887 </span><span class="lineNoCov">          0 :             masm.cmpq_rr(rhs.reg(), lhs.encoding());</span>
<span class="lineNum">     888 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     889 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     890 </span><span class="lineNoCov">          0 :             masm.cmpq_mr(rhs.disp(), rhs.base(), lhs.encoding());</span>
<span class="lineNum">     891 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     892 </span>            :           default:
<span class="lineNum">     893 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<span class="lineNum">     894 </span>            :         }
<a name="895"><span class="lineNum">     895 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     896 </span>            : 
<span class="lineNum">     897 </span><span class="lineCov">      13390 :     void testq(Imm32 rhs, Register lhs) {</span>
<a name="898"><span class="lineNum">     898 </span><span class="lineCov">      13390 :         masm.testq_ir(rhs.value, lhs.encoding());</span></a>
<span class="lineNum">     899 </span><span class="lineCov">      13390 :     }</span>
<span class="lineNum">     900 </span><span class="lineCov">        357 :     void testq(Register rhs, Register lhs) {</span>
<a name="901"><span class="lineNum">     901 </span><span class="lineCov">        357 :         masm.testq_rr(rhs.encoding(), lhs.encoding());</span></a>
<span class="lineNum">     902 </span><span class="lineCov">        357 :     }</span>
<span class="lineNum">     903 </span><span class="lineCov">         57 :     void testq(Imm32 rhs, const Operand&amp; lhs) {</span>
<span class="lineNum">     904 </span><span class="lineCov">         57 :         switch (lhs.kind()) {</span>
<span class="lineNum">     905 </span>            :           case Operand::REG:
<span class="lineNum">     906 </span><span class="lineNoCov">          0 :             masm.testq_ir(rhs.value, lhs.reg());</span>
<span class="lineNum">     907 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     908 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     909 </span><span class="lineCov">         57 :             masm.testq_i32m(rhs.value, lhs.disp(), lhs.base());</span>
<span class="lineNum">     910 </span><span class="lineCov">         57 :             break;</span>
<span class="lineNum">     911 </span>            :           default:
<span class="lineNum">     912 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<span class="lineNum">     913 </span>            :             break;
<span class="lineNum">     914 </span>            :         }
<a name="915"><span class="lineNum">     915 </span><span class="lineCov">         57 :     }</span></a>
<span class="lineNum">     916 </span>            : 
<span class="lineNum">     917 </span><span class="lineCov">       2614 :     void jmp(ImmPtr target, Relocation::Kind reloc = Relocation::HARDCODED) {</span>
<span class="lineNum">     918 </span><span class="lineCov">       2614 :         JmpSrc src = masm.jmp();</span>
<span class="lineNum">     919 </span><span class="lineCov">       2614 :         addPendingJump(src, target, reloc);</span>
<span class="lineNum">     920 </span><span class="lineCov">       2614 :     }</span>
<span class="lineNum">     921 </span>            :     void j(Condition cond, ImmPtr target,
<span class="lineNum">     922 </span>            :            Relocation::Kind reloc = Relocation::HARDCODED) {
<span class="lineNum">     923 </span>            :         JmpSrc src = masm.jCC(static_cast&lt;X86Encoding::Condition&gt;(cond));
<span class="lineNum">     924 </span>            :         addPendingJump(src, target, reloc);
<a name="925"><span class="lineNum">     925 </span>            :     }</a>
<span class="lineNum">     926 </span>            : 
<span class="lineNum">     927 </span><span class="lineCov">       2606 :     void jmp(JitCode* target) {</span>
<span class="lineNum">     928 </span><span class="lineCov">       2606 :         jmp(ImmPtr(target-&gt;raw()), Relocation::JITCODE);</span>
<span class="lineNum">     929 </span><span class="lineCov">       2606 :     }</span>
<span class="lineNum">     930 </span>            :     void j(Condition cond, JitCode* target) {
<a name="931"><span class="lineNum">     931 </span>            :         j(cond, ImmPtr(target-&gt;raw()), Relocation::JITCODE);</a>
<span class="lineNum">     932 </span>            :     }
<span class="lineNum">     933 </span><span class="lineCov">       4069 :     void call(JitCode* target) {</span>
<span class="lineNum">     934 </span><span class="lineCov">       4069 :         JmpSrc src = masm.call();</span>
<a name="935"><span class="lineNum">     935 </span><span class="lineCov">       4069 :         addPendingJump(src, ImmPtr(target-&gt;raw()), Relocation::JITCODE);</span></a>
<span class="lineNum">     936 </span><span class="lineCov">       4069 :     }</span>
<span class="lineNum">     937 </span><span class="lineNoCov">          0 :     void call(ImmWord target) {</span>
<a name="938"><span class="lineNum">     938 </span><span class="lineNoCov">          0 :         call(ImmPtr((void*)target.value));</span></a>
<span class="lineNum">     939 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     940 </span><span class="lineCov">      12946 :     void call(ImmPtr target) {</span>
<span class="lineNum">     941 </span><span class="lineCov">      12946 :         JmpSrc src = masm.call();</span>
<span class="lineNum">     942 </span><span class="lineCov">      12946 :         addPendingJump(src, target, Relocation::HARDCODED);</span>
<span class="lineNum">     943 </span><span class="lineCov">      12946 :     }</span>
<span class="lineNum">     944 </span>            : 
<a name="945"><span class="lineNum">     945 </span>            :     // Emit a CALL or CMP (nop) instruction. ToggleCall can be used to patch</a>
<span class="lineNum">     946 </span>            :     // this instruction.
<span class="lineNum">     947 </span><span class="lineNoCov">          0 :     CodeOffset toggledCall(JitCode* target, bool enabled) {</span>
<span class="lineNum">     948 </span><span class="lineNoCov">          0 :         CodeOffset offset(size());</span>
<span class="lineNum">     949 </span><span class="lineNoCov">          0 :         JmpSrc src = enabled ? masm.call() : masm.cmp_eax();</span>
<span class="lineNum">     950 </span><span class="lineNoCov">          0 :         addPendingJump(src, ImmPtr(target-&gt;raw()), Relocation::JITCODE);</span>
<span class="lineNum">     951 </span><span class="lineNoCov">          0 :         MOZ_ASSERT_IF(!oom(), size() - offset.offset() == ToggledCallSize(nullptr));</span>
<span class="lineNum">     952 </span><span class="lineNoCov">          0 :         return offset;</span>
<a name="953"><span class="lineNum">     953 </span>            :     }</a>
<span class="lineNum">     954 </span>            : 
<span class="lineNum">     955 </span><span class="lineNoCov">          0 :     static size_t ToggledCallSize(uint8_t* code) {</span>
<span class="lineNum">     956 </span>            :         // Size of a call instruction.
<span class="lineNum">     957 </span><span class="lineNoCov">          0 :         return 5;</span>
<span class="lineNum">     958 </span>            :     }
<span class="lineNum">     959 </span>            : 
<span class="lineNum">     960 </span>            :     // Do not mask shared implementations.
<a name="961"><span class="lineNum">     961 </span>            :     using AssemblerX86Shared::call;</a>
<span class="lineNum">     962 </span>            : 
<span class="lineNum">     963 </span><span class="lineNoCov">          0 :     void vcvttsd2sq(FloatRegister src, Register dest) {</span>
<a name="964"><span class="lineNum">     964 </span><span class="lineNoCov">          0 :         masm.vcvttsd2sq_rr(src.encoding(), dest.encoding());</span></a>
<span class="lineNum">     965 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     966 </span><span class="lineNoCov">          0 :     void vcvttss2sq(FloatRegister src, Register dest) {</span>
<a name="967"><span class="lineNum">     967 </span><span class="lineNoCov">          0 :         masm.vcvttss2sq_rr(src.encoding(), dest.encoding());</span></a>
<span class="lineNum">     968 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     969 </span><span class="lineNoCov">          0 :     void vcvtsq2sd(Register src1, FloatRegister src0, FloatRegister dest) {</span>
<a name="970"><span class="lineNum">     970 </span><span class="lineNoCov">          0 :         masm.vcvtsq2sd_rr(src1.encoding(), src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">     971 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     972 </span><span class="lineNoCov">          0 :     void vcvtsq2ss(Register src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">     973 </span><span class="lineNoCov">          0 :         masm.vcvtsq2ss_rr(src1.encoding(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">     974 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     975 </span>            : };
<a name="976"><span class="lineNum">     976 </span>            : </a>
<span class="lineNum">     977 </span>            : static inline void
<span class="lineNum">     978 </span><span class="lineCov">         21 : PatchJump(CodeLocationJump jump, CodeLocationLabel label, ReprotectCode reprotect = DontReprotect)</span>
<span class="lineNum">     979 </span>            : {
<span class="lineNum">     980 </span><span class="lineCov">         21 :     if (X86Encoding::CanRelinkJump(jump.raw(), label.raw())) {</span>
<span class="lineNum">     981 </span><span class="lineCov">         42 :         MaybeAutoWritableJitCode awjc(jump.raw() - 8, 8, reprotect);</span>
<span class="lineNum">     982 </span><span class="lineCov">         21 :         X86Encoding::SetRel32(jump.raw(), label.raw());</span>
<span class="lineNum">     983 </span>            :     } else {
<span class="lineNum">     984 </span>            :         {
<span class="lineNum">     985 </span><span class="lineNoCov">          0 :             MaybeAutoWritableJitCode awjc(jump.raw() - 8, 8, reprotect);</span>
<span class="lineNum">     986 </span><span class="lineNoCov">          0 :             X86Encoding::SetRel32(jump.raw(), jump.jumpTableEntry());</span>
<span class="lineNum">     987 </span>            :         }
<span class="lineNum">     988 </span><span class="lineNoCov">          0 :         Assembler::PatchJumpEntry(jump.jumpTableEntry(), label.raw(), reprotect);</span>
<span class="lineNum">     989 </span>            :     }
<span class="lineNum">     990 </span><span class="lineCov">         21 : }</span>
<a name="991"><span class="lineNum">     991 </span>            : </a>
<span class="lineNum">     992 </span>            : static inline void
<span class="lineNum">     993 </span><span class="lineNoCov">          0 : PatchBackedge(CodeLocationJump&amp; jump_, CodeLocationLabel label, JitZoneGroup::BackedgeTarget target)</span>
<span class="lineNum">     994 </span>            : {
<span class="lineNum">     995 </span><span class="lineNoCov">          0 :     PatchJump(jump_, label);</span>
<span class="lineNum">     996 </span><span class="lineNoCov">          0 : }</span>
<a name="997"><span class="lineNum">     997 </span>            : </a>
<span class="lineNum">     998 </span>            : static inline bool
<span class="lineNum">     999 </span><span class="lineCov">         36 : GetIntArgReg(uint32_t intArg, uint32_t floatArg, Register* out)</span>
<span class="lineNum">    1000 </span>            : {
<span class="lineNum">    1001 </span>            : #if defined(_WIN64)
<span class="lineNum">    1002 </span>            :     uint32_t arg = intArg + floatArg;
<span class="lineNum">    1003 </span>            : #else
<span class="lineNum">    1004 </span><span class="lineCov">         36 :     uint32_t arg = intArg;</span>
<span class="lineNum">    1005 </span>            : #endif
<span class="lineNum">    1006 </span><span class="lineCov">         36 :     if (arg &gt;= NumIntArgRegs)</span>
<span class="lineNum">    1007 </span><span class="lineNoCov">          0 :         return false;</span>
<span class="lineNum">    1008 </span><span class="lineCov">         36 :     *out = IntArgRegs[arg];</span>
<span class="lineNum">    1009 </span><span class="lineCov">         36 :     return true;</span>
<span class="lineNum">    1010 </span>            : }
<span class="lineNum">    1011 </span>            : 
<span class="lineNum">    1012 </span>            : // Get a register in which we plan to put a quantity that will be used as an
<span class="lineNum">    1013 </span>            : // integer argument.  This differs from GetIntArgReg in that if we have no more
<span class="lineNum">    1014 </span>            : // actual argument registers to use we will fall back on using whatever
<span class="lineNum">    1015 </span>            : // CallTempReg* don't overlap the argument registers, and only fail once those
<a name="1016"><span class="lineNum">    1016 </span>            : // run out too.</a>
<span class="lineNum">    1017 </span>            : static inline bool
<span class="lineNum">    1018 </span><span class="lineCov">         36 : GetTempRegForIntArg(uint32_t usedIntArgs, uint32_t usedFloatArgs, Register* out)</span>
<span class="lineNum">    1019 </span>            : {
<span class="lineNum">    1020 </span><span class="lineCov">         36 :     if (GetIntArgReg(usedIntArgs, usedFloatArgs, out))</span>
<span class="lineNum">    1021 </span><span class="lineCov">         36 :         return true;</span>
<span class="lineNum">    1022 </span>            :     // Unfortunately, we have to assume things about the point at which
<span class="lineNum">    1023 </span>            :     // GetIntArgReg returns false, because we need to know how many registers it
<span class="lineNum">    1024 </span>            :     // can allocate.
<span class="lineNum">    1025 </span>            : #if defined(_WIN64)
<span class="lineNum">    1026 </span>            :     uint32_t arg = usedIntArgs + usedFloatArgs;
<span class="lineNum">    1027 </span>            : #else
<span class="lineNum">    1028 </span><span class="lineNoCov">          0 :     uint32_t arg = usedIntArgs;</span>
<span class="lineNum">    1029 </span>            : #endif
<span class="lineNum">    1030 </span><span class="lineNoCov">          0 :     arg -= NumIntArgRegs;</span>
<span class="lineNum">    1031 </span><span class="lineNoCov">          0 :     if (arg &gt;= NumCallTempNonArgRegs)</span>
<span class="lineNum">    1032 </span><span class="lineNoCov">          0 :         return false;</span>
<span class="lineNum">    1033 </span><span class="lineNoCov">          0 :     *out = CallTempNonArgRegs[arg];</span>
<span class="lineNum">    1034 </span><span class="lineNoCov">          0 :     return true;</span>
<span class="lineNum">    1035 </span>            : }
<span class="lineNum">    1036 </span>            : 
<span class="lineNum">    1037 </span>            : static inline bool
<span class="lineNum">    1038 </span>            : GetFloatArgReg(uint32_t intArg, uint32_t floatArg, FloatRegister* out)
<span class="lineNum">    1039 </span>            : {
<span class="lineNum">    1040 </span>            : #if defined(_WIN64)
<span class="lineNum">    1041 </span>            :     uint32_t arg = intArg + floatArg;
<span class="lineNum">    1042 </span>            : #else
<span class="lineNum">    1043 </span>            :     uint32_t arg = floatArg;
<span class="lineNum">    1044 </span>            : #endif
<span class="lineNum">    1045 </span>            :     if (floatArg &gt;= NumFloatArgRegs)
<span class="lineNum">    1046 </span>            :         return false;
<span class="lineNum">    1047 </span>            :     *out = FloatArgRegs[arg];
<span class="lineNum">    1048 </span>            :     return true;
<span class="lineNum">    1049 </span>            : }
<span class="lineNum">    1050 </span>            : 
<span class="lineNum">    1051 </span>            : } // namespace jit
<span class="lineNum">    1052 </span>            : } // namespace js
<span class="lineNum">    1053 </span>            : 
<span class="lineNum">    1054 </span>            : #endif /* jit_x64_Assembler_x64_h */
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
