/*
 * Copyright (C) Huawei Technologies Co., Ltd. 2001-2023. All rights reserved.
 *
 * Description: file name PMIC_interface.h
 *              Auto gen from file "Hi6421BV100_nManager寄存器描述.xml"
 * Author     : Generated by tool
 * Create     : 2023-10-23 14:56:18
 */

#ifndef __PMIC_INTERFACE_H__
#define __PMIC_INTERFACE_H__


/*****************************************************************************
  1 Other head file
*****************************************************************************/


#ifdef __cplusplus
#if __cplusplus
    extern "C" {
#endif
#endif


/*****************************************************************************
  2 macro
*****************************************************************************/

/****************************************************************************
                     (1/17) PMU_CTRLA
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description: 版本寄存器0。
   Bit domain definition UNION:  PMIC_VERSION0_UNION */
#define PMIC_VERSION0_ADDR(base)            ((base) + (0x0000UL))

/* Register description: 版本寄存器1。
   Bit domain definition UNION:  PMIC_VERSION1_UNION */
#define PMIC_VERSION1_ADDR(base)            ((base) + (0x0001UL))

/* Register description: 版本寄存器2。
   Bit domain definition UNION:  PMIC_VERSION2_UNION */
#define PMIC_VERSION2_ADDR(base)            ((base) + (0x0002UL))

/* Register description: 版本寄存器3。
   Bit domain definition UNION:  PMIC_VERSION3_UNION */
#define PMIC_VERSION3_ADDR(base)            ((base) + (0x0003UL))

/* Register description: 版本寄存器4。
   Bit domain definition UNION:  PMIC_VERSION4_UNION */
#define PMIC_VERSION4_ADDR(base)            ((base) + (0x0004UL))

/* Register description: 版本寄存器5。
   Bit domain definition UNION:  PMIC_VERSION5_UNION */
#define PMIC_VERSION5_ADDR(base)            ((base) + (0x0005UL))

/* Register description: 状态标志寄存器0。
   Bit domain definition UNION:  PMIC_STATUS0_UNION */
#define PMIC_STATUS0_ADDR(base)             ((base) + (0x0006UL))

/* Register description: 状态标志寄存器1。
   Bit domain definition UNION:  PMIC_STATUS1_UNION */
#define PMIC_STATUS1_ADDR(base)             ((base) + (0x0007UL))

/* Register description: 状态标志寄存器2。
   Bit domain definition UNION:  PMIC_STATUS2_UNION */
#define PMIC_STATUS2_ADDR(base)             ((base) + (0x0008UL))

/* Register description: 状态标志寄存器3。
   Bit domain definition UNION:  PMIC_STATUS3_UNION */
#define PMIC_STATUS3_ADDR(base)             ((base) + (0x0009UL))

/* Register description: 状态标志寄存器4。
   Bit domain definition UNION:  PMIC_STATUS4_UNION */
#define PMIC_STATUS4_ADDR(base)             ((base) + (0x000AUL))

/* Register description: 状态标志寄存器5。
   Bit domain definition UNION:  PMIC_STATUS5_UNION */
#define PMIC_STATUS5_ADDR(base)             ((base) + (0x000BUL))

/* Register description: 状态标志寄存器6。
   Bit domain definition UNION:  PMIC_STATUS6_UNION */
#define PMIC_STATUS6_ADDR(base)             ((base) + (0x000CUL))

/* Register description: 状态标志寄存器7。
   Bit domain definition UNION:  PMIC_STATUS7_UNION */
#define PMIC_STATUS7_ADDR(base)             ((base) + (0x000DUL))

/* Register description: BUCK1开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_BUCK1_ONOFF_ECO_UNION */
#define PMIC_BUCK1_ONOFF_ECO_ADDR(base)     ((base) + (0x0015UL))

/* Register description: BUCK1调压寄存器。
   Bit domain definition UNION:  PMIC_BUCK1_VSET_UNION */
#define PMIC_BUCK1_VSET_ADDR(base)          ((base) + (0x0016UL))

/* Register description: BUCK2开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_BUCK2_ONOFF_ECO_UNION */
#define PMIC_BUCK2_ONOFF_ECO_ADDR(base)     ((base) + (0x0017UL))

/* Register description: BUCK2调压寄存器。
   Bit domain definition UNION:  PMIC_BUCK2_VSET_UNION */
#define PMIC_BUCK2_VSET_ADDR(base)          ((base) + (0x0018UL))

/* Register description: BUCK3开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_BUCK3_ONOFF_ECO_UNION */
#define PMIC_BUCK3_ONOFF_ECO_ADDR(base)     ((base) + (0x0019UL))

/* Register description: BUCK3调压寄存器。
   Bit domain definition UNION:  PMIC_BUCK3_VSET_UNION */
#define PMIC_BUCK3_VSET_ADDR(base)          ((base) + (0x001AUL))

/* Register description: BUCK5开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_BUCK5_ONOFF_ECO_UNION */
#define PMIC_BUCK5_ONOFF_ECO_ADDR(base)     ((base) + (0x001BUL))

/* Register description: BUCK5调压寄存器。
   Bit domain definition UNION:  PMIC_BUCK5_VSET_UNION */
#define PMIC_BUCK5_VSET_ADDR(base)          ((base) + (0x001CUL))

/* Register description: BUCK6开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_BUCK6_ONOFF_ECO_UNION */
#define PMIC_BUCK6_ONOFF_ECO_ADDR(base)     ((base) + (0x001DUL))

/* Register description: BUCK6调压寄存器。
   Bit domain definition UNION:  PMIC_BUCK6_VSET_UNION */
#define PMIC_BUCK6_VSET_ADDR(base)          ((base) + (0x001EUL))

/* Register description: BUCK7开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_BUCK7_ONOFF_ECO_UNION */
#define PMIC_BUCK7_ONOFF_ECO_ADDR(base)     ((base) + (0x001FUL))

/* Register description: BUCK7调压寄存器。
   Bit domain definition UNION:  PMIC_BUCK7_VSET_UNION */
#define PMIC_BUCK7_VSET_ADDR(base)          ((base) + (0x0020UL))

/* Register description: BUCK8开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_BUCK8_ONOFF_ECO_UNION */
#define PMIC_BUCK8_ONOFF_ECO_ADDR(base)     ((base) + (0x0021UL))

/* Register description: BUCK8调压寄存器。
   Bit domain definition UNION:  PMIC_BUCK8_VSET_UNION */
#define PMIC_BUCK8_VSET_ADDR(base)          ((base) + (0x0022UL))

/* Register description: BUCK9开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_BUCK9_ONOFF_ECO_UNION */
#define PMIC_BUCK9_ONOFF_ECO_ADDR(base)     ((base) + (0x0023UL))

/* Register description: BUCK9调压寄存器。
   Bit domain definition UNION:  PMIC_BUCK9_VSET_UNION */
#define PMIC_BUCK9_VSET_ADDR(base)          ((base) + (0x0024UL))

/* Register description: BUCK14开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_BUCK14_ONOFF_ECO_UNION */
#define PMIC_BUCK14_ONOFF_ECO_ADDR(base)    ((base) + (0x0025UL))

/* Register description: BUCK14调压寄存器。
   Bit domain definition UNION:  PMIC_BUCK14_VSET_UNION */
#define PMIC_BUCK14_VSET_ADDR(base)         ((base) + (0x0026UL))

/* Register description: LDO8开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO8_ONOFF_ECO_UNION */
#define PMIC_LDO8_ONOFF_ECO_ADDR(base)      ((base) + (0x0027UL))

/* Register description: LDO8调压寄存器。
   Bit domain definition UNION:  PMIC_LDO8_VSET_UNION */
#define PMIC_LDO8_VSET_ADDR(base)           ((base) + (0x0028UL))

/* Register description: LDO9开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO9_ONOFF_ECO_UNION */
#define PMIC_LDO9_ONOFF_ECO_ADDR(base)      ((base) + (0x0029UL))
#define PMIC_LDO9_ONOFF_ECO_ADDR(base)      ((base) + (0x0029UL))

/* Register description: LDO9调压寄存器。
   Bit domain definition UNION:  PMIC_LDO9_VSET_UNION */
#define PMIC_LDO9_VSET_ADDR(base)           ((base) + (0x002AUL))

/* Register description: LDO11开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO11_ONOFF_ECO_UNION */
#define PMIC_LDO11_ONOFF_ECO_ADDR(base)     ((base) + (0x002BUL))

/* Register description: LDO11调压寄存器。
   Bit domain definition UNION:  PMIC_LDO11_VSET_UNION */
#define PMIC_LDO11_VSET_ADDR(base)          ((base) + (0x002CUL))

/* Register description: LDO12开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO12_ONOFF_ECO_UNION */
#define PMIC_LDO12_ONOFF_ECO_ADDR(base)     ((base) + (0x002DUL))

/* Register description: LDO12调压寄存器。
   Bit domain definition UNION:  PMIC_LDO12_VSET_UNION */
#define PMIC_LDO12_VSET_ADDR(base)          ((base) + (0x002EUL))

/* Register description: LDO14开关和ECO寄存器。
   Bit domain definition UNION:  PMIC_LDO14_ONOFF_ECO_UNION */
#define PMIC_LDO14_ONOFF_ECO_ADDR(base)     ((base) + (0x002FUL))

/* Register description: LDO14调压寄存器。
   Bit domain definition UNION:  PMIC_LDO14_VSET_UNION */
#define PMIC_LDO14_VSET_ADDR(base)          ((base) + (0x0030UL))

/* Register description: LDO15开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO15_ONOFF_ECO_UNION */
#define PMIC_LDO15_ONOFF_ECO_ADDR(base)     ((base) + (0x0031UL))

/* Register description: LDO15调压寄存器。
   Bit domain definition UNION:  PMIC_LDO15_VSET_UNION */
#define PMIC_LDO15_VSET_ADDR(base)          ((base) + (0x0032UL))

/* Register description: LDO16开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO16_ONOFF_ECO_UNION */
#define PMIC_LDO16_ONOFF_ECO_ADDR(base)     ((base) + (0x0033UL))

/* Register description: LDO16调压寄存器。
   Bit domain definition UNION:  PMIC_LDO16_VSET_UNION */
#define PMIC_LDO16_VSET_ADDR(base)          ((base) + (0x0034UL))

/* Register description: LDO17开关和ECO使能寄存器1。
   Bit domain definition UNION:  PMIC_LDO17_ONOFF1_ECO_UNION */
#define PMIC_LDO17_ONOFF1_ECO_ADDR(base)    ((base) + (0x0035UL))

/* Register description: LDO17开关寄存器2。
   Bit domain definition UNION:  PMIC_LDO17_ONOFF2_UNION */
#define PMIC_LDO17_ONOFF2_ADDR(base)        ((base) + (0x0036UL))

/* Register description: LDO17调压寄存器。
   Bit domain definition UNION:  PMIC_LDO17_VSET_UNION */
#define PMIC_LDO17_VSET_ADDR(base)          ((base) + (0x0037UL))

/* Register description: LDO19开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO19_ONOFF_ECO_UNION */
#define PMIC_LDO19_ONOFF_ECO_ADDR(base)     ((base) + (0x0038UL))

/* Register description: LDO19调压寄存器。
   Bit domain definition UNION:  PMIC_LDO19_VSET_UNION */
#define PMIC_LDO19_VSET_ADDR(base)          ((base) + (0x0039UL))

/* Register description: LDO20开关和ECO寄存器。
   Bit domain definition UNION:  PMIC_LDO20_ONOFF_ECO_UNION */
#define PMIC_LDO20_ONOFF_ECO_ADDR(base)     ((base) + (0x003AUL))

/* Register description: LDO20调压寄存器。
   Bit domain definition UNION:  PMIC_LDO20_VSET_UNION */
#define PMIC_LDO20_VSET_ADDR(base)          ((base) + (0x003BUL))

/* Register description: LDO23开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO23_ONOFF_ECO_UNION */
#define PMIC_LDO23_ONOFF_ECO_ADDR(base)     ((base) + (0x003CUL))

/* Register description: LDO23调压寄存器。
   Bit domain definition UNION:  PMIC_LDO23_VSET_UNION */
#define PMIC_LDO23_VSET_ADDR(base)          ((base) + (0x003DUL))

/* Register description: LDO24开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO24_ONOFF_ECO_UNION */
#define PMIC_LDO24_ONOFF_ECO_ADDR(base)     ((base) + (0x003EUL))

/* Register description: LDO24调压寄存器。
   Bit domain definition UNION:  PMIC_LDO24_VSET_UNION */
#define PMIC_LDO24_VSET_ADDR(base)          ((base) + (0x003FUL))

/* Register description: LDO26开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO26_ONOFF_ECO_UNION */
#define PMIC_LDO26_ONOFF_ECO_ADDR(base)     ((base) + (0x0040UL))

/* Register description: LDO26调压寄存器。
   Bit domain definition UNION:  PMIC_LDO26_VSET_UNION */
#define PMIC_LDO26_VSET_ADDR(base)          ((base) + (0x0041UL))

/* Register description: LDO26 ECO调压寄存器。
   Bit domain definition UNION:  PMIC_LDO26_VSET_ECO_UNION */
#define PMIC_LDO26_VSET_ECO_ADDR(base)      ((base) + (0x0042UL))

/* Register description: LDO27开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO27_ONOFF_ECO_UNION */
#define PMIC_LDO27_ONOFF_ECO_ADDR(base)     ((base) + (0x0043UL))

/* Register description: LDO27调压寄存器。
   Bit domain definition UNION:  PMIC_LDO27_VSET_UNION */
#define PMIC_LDO27_VSET_ADDR(base)          ((base) + (0x0044UL))

/* Register description: LDO32开关和ECO寄存器。
   Bit domain definition UNION:  PMIC_LDO32_ONOFF_ECO_UNION */
#define PMIC_LDO32_ONOFF_ECO_ADDR(base)     ((base) + (0x0045UL))

/* Register description: LDO32调压寄存器。
   Bit domain definition UNION:  PMIC_LDO32_VSET_UNION */
#define PMIC_LDO32_VSET_ADDR(base)          ((base) + (0x0046UL))

/* Register description: LDO34开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO34_ONOFF_ECO_UNION */
#define PMIC_LDO34_ONOFF_ECO_ADDR(base)     ((base) + (0x0047UL))

/* Register description: LDO34调压寄存器。
   Bit domain definition UNION:  PMIC_LDO34_VSET_UNION */
#define PMIC_LDO34_VSET_ADDR(base)          ((base) + (0x0048UL))

/* Register description: LDO36开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO36_ONOFF_ECO_UNION */
#define PMIC_LDO36_ONOFF_ECO_ADDR(base)     ((base) + (0x0049UL))

/* Register description: LDO36调压寄存器。
   Bit domain definition UNION:  PMIC_LDO36_VSET_UNION */
#define PMIC_LDO36_VSET_ADDR(base)          ((base) + (0x004AUL))

/* Register description: LDO51开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO51_ONOFF_ECO_UNION */
#define PMIC_LDO51_ONOFF_ECO_ADDR(base)     ((base) + (0x004BUL))

/* Register description: LDO51调压寄存器。
   Bit domain definition UNION:  PMIC_LDO51_VSET_UNION */
#define PMIC_LDO51_VSET_ADDR(base)          ((base) + (0x004CUL))

/* Register description: LDO52开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO52_ONOFF_ECO_UNION */
#define PMIC_LDO52_ONOFF_ECO_ADDR(base)     ((base) + (0x004DUL))

/* Register description: LDO52调压寄存器。
   Bit domain definition UNION:  PMIC_LDO52_VSET_UNION */
#define PMIC_LDO52_VSET_ADDR(base)          ((base) + (0x004EUL))

/* Register description: LDO53开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO53_ONOFF_ECO_UNION */
#define PMIC_LDO53_ONOFF_ECO_ADDR(base)     ((base) + (0x004FUL))

/* Register description: LDO53调压寄存器。
   Bit domain definition UNION:  PMIC_LDO53_VSET_UNION */
#define PMIC_LDO53_VSET_ADDR(base)          ((base) + (0x0050UL))

/* Register description: LDO54开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO54_ONOFF_ECO_UNION */
#define PMIC_LDO54_ONOFF_ECO_ADDR(base)     ((base) + (0x0051UL))

/* Register description: LDO54调压寄存器。
   Bit domain definition UNION:  PMIC_LDO54_VSET_UNION */
#define PMIC_LDO54_VSET_ADDR(base)          ((base) + (0x0052UL))

/* Register description: LDO55开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO55_ONOFF_ECO_UNION */
#define PMIC_LDO55_ONOFF_ECO_ADDR(base)     ((base) + (0x0053UL))

/* Register description: LDO55调压寄存器。
   Bit domain definition UNION:  PMIC_LDO55_VSET_UNION */
#define PMIC_LDO55_VSET_ADDR(base)          ((base) + (0x0054UL))

/* Register description: LDO56开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO56_ONOFF_ECO_UNION */
#define PMIC_LDO56_ONOFF_ECO_ADDR(base)     ((base) + (0x0055UL))

/* Register description: LDO56调压寄存器。
   Bit domain definition UNION:  PMIC_LDO56_VSET_UNION */
#define PMIC_LDO56_VSET_ADDR(base)          ((base) + (0x0056UL))

/* Register description: LDO58开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO58_ONOFF_ECO_UNION */
#define PMIC_LDO58_ONOFF_ECO_ADDR(base)     ((base) + (0x0057UL))

/* Register description: LDO58调压寄存器。
   Bit domain definition UNION:  PMIC_LDO58_VSET_UNION */
#define PMIC_LDO58_VSET_ADDR(base)          ((base) + (0x0058UL))

/* Register description: LDO_BUF1开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO_BUF1_ONOFF_ECO_UNION */
#define PMIC_LDO_BUF1_ONOFF_ECO_ADDR(base)  ((base) + (0x0059UL))

/* Register description: LDO_BUF1 1.8V调压寄存器。
   Bit domain definition UNION:  PMIC_LDO_BUF1_1P8_VSET_UNION */
#define PMIC_LDO_BUF1_1P8_VSET_ADDR(base)   ((base) + (0x005AUL))

/* Register description: LDO_BUF1 1.2V调压寄存器。
   Bit domain definition UNION:  PMIC_LDO_BUF1_1P2_VSET_UNION */
#define PMIC_LDO_BUF1_1P2_VSET_ADDR(base)   ((base) + (0x005BUL))

/* Register description: LDO_BUF开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO_BUF_ONOFF_ECO_UNION */
#define PMIC_LDO_BUF_ONOFF_ECO_ADDR(base)   ((base) + (0x005CUL))

/* Register description: LDO_BUF调压寄存器。
   Bit domain definition UNION:  PMIC_LDO_BUF_VSET_UNION */
#define PMIC_LDO_BUF_VSET_ADDR(base)        ((base) + (0x005DUL))

/* Register description: LSW4开关和ECO使能寄存器1。
   Bit domain definition UNION:  PMIC_LSW4_ONOFF1_ECO_UNION */
#define PMIC_LSW4_ONOFF1_ECO_ADDR(base)     ((base) + (0x005EUL))

/* Register description: LSW4开关寄存器2。
   Bit domain definition UNION:  PMIC_LSW4_ONOFF2_UNION */
#define PMIC_LSW4_ONOFF2_ADDR(base)         ((base) + (0x005FUL))

/* Register description: LSW4调压寄存器。
   Bit domain definition UNION:  PMIC_LSW4_VSET_UNION */
#define PMIC_LSW4_VSET_ADDR(base)           ((base) + (0x0060UL))

/* Register description: LSW18开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LSW18_ONOFF_ECO_UNION */
#define PMIC_LSW18_ONOFF_ECO_ADDR(base)     ((base) + (0x0061UL))

/* Register description: LSW21开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LSW21_ONOFF_ECO_UNION */
#define PMIC_LSW21_ONOFF_ECO_ADDR(base)     ((base) + (0x0062UL))

/* Register description: LSW21调压寄存器。
   Bit domain definition UNION:  PMIC_LSW21_VSET_UNION */
#define PMIC_LSW21_VSET_ADDR(base)          ((base) + (0x0063UL))

/* Register description: PMUH开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_PMUH_ONOFF_ECO_UNION */
#define PMIC_PMUH_ONOFF_ECO_ADDR(base)      ((base) + (0x0064UL))

/* Register description: PMUH调压寄存器。
   Bit domain definition UNION:  PMIC_PMUH_VSET_UNION */
#define PMIC_PMUH_VSET_ADDR(base)           ((base) + (0x0065UL))

/* Register description: THSD 开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_BG_THSD_ONOFF_ECO_UNION */
#define PMIC_BG_THSD_ONOFF_ECO_ADDR(base)   ((base) + (0x0066UL))

/* Register description: 基准 开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_BG_REF_ONOFF_ECO_UNION */
#define PMIC_BG_REF_ONOFF_ECO_ADDR(base)    ((base) + (0x0067UL))

/* Register description: 内部BUCKBOOST使能寄存器。
   Bit domain definition UNION:  PMIC_BUCKBOOST_ONOFF_UNION */
#define PMIC_BUCKBOOST_ONOFF_ADDR(base)     ((base) + (0x0068UL))

/* Register description: 外部扩展芯片开关控制寄存器。
   Bit domain definition UNION:  PMIC_EXT_PMU_ONOFF_UNION */
#define PMIC_EXT_PMU_ONOFF_ADDR(base)       ((base) + (0x0069UL))

/* Register description: SYS时钟开关寄存器
   Bit domain definition UNION:  PMIC_CLK_SYS_EN_UNION */
#define PMIC_CLK_SYS_EN_ADDR(base)          ((base) + (0x006AUL))

/* Register description: SERDES时钟开关寄存器。
   Bit domain definition UNION:  PMIC_CLK_SERDES_EN_UNION */
#define PMIC_CLK_SERDES_EN_ADDR(base)       ((base) + (0x006BUL))

/* Register description: UFS时钟开关寄存器。
   Bit domain definition UNION:  PMIC_CLK_UFS_EN_UNION */
#define PMIC_CLK_UFS_EN_ADDR(base)          ((base) + (0x006CUL))

/* Register description: WIFI时钟开关寄存器
   Bit domain definition UNION:  PMIC_CLK_WIFI_EN_UNION */
#define PMIC_CLK_WIFI_EN_ADDR(base)         ((base) + (0x006DUL))

/* Register description: NFC时钟开关寄存器
   Bit domain definition UNION:  PMIC_CLK_NFC_EN_UNION */
#define PMIC_CLK_NFC_EN_ADDR(base)          ((base) + (0x006EUL))

/* Register description: RF0时钟开关寄存器
   Bit domain definition UNION:  PMIC_CLK_RF0_EN_UNION */
#define PMIC_CLK_RF0_EN_ADDR(base)          ((base) + (0x006FUL))

/* Register description: RF1时钟开关寄存器
   Bit domain definition UNION:  PMIC_CLK_RF1_EN_UNION */
#define PMIC_CLK_RF1_EN_ADDR(base)          ((base) + (0x0070UL))

/* Register description: IODIE时钟开关寄存器
   Bit domain definition UNION:  PMIC_CLK_IODIE_EN_UNION */
#define PMIC_CLK_IODIE_EN_ADDR(base)        ((base) + (0x0071UL))

/* Register description: UWB时钟开关寄存器。
   Bit domain definition UNION:  PMIC_CLK_UWB_EN_UNION */
#define PMIC_CLK_UWB_EN_ADDR(base)          ((base) + (0x0072UL))

/* Register description: 32kHz时钟SYS输出使能控制寄存器。
   Bit domain definition UNION:  PMIC_OSC32K_SYS_ONOFF_CTRL_UNION */
#define PMIC_OSC32K_SYS_ONOFF_CTRL_ADDR(base) ((base) + (0x0073UL))

/* Register description: 32kHz时钟BT输出使能控制寄存器。
   Bit domain definition UNION:  PMIC_OSC32K_BT_ONOFF_CTRL_UNION */
#define PMIC_OSC32K_BT_ONOFF_CTRL_ADDR(base) ((base) + (0x0074UL))

/* Register description: 32kHz时钟UWB输出使能控制寄存器。
   Bit domain definition UNION:  PMIC_OSC32K_UWB_ONOFF_CTRL_UNION */
#define PMIC_OSC32K_UWB_ONOFF_CTRL_ADDR(base) ((base) + (0x0075UL))

/* Register description: PMU_BTPWR_EN输出使能控制寄存器。
   Bit domain definition UNION:  PMIC_BTPWR_EN_ONOFF_CTRL_UNION */
#define PMIC_BTPWR_EN_ONOFF_CTRL_ADDR(base) ((base) + (0x0076UL))

/* Register description: PMU_BT_EN输出使能控制寄存器。
   Bit domain definition UNION:  PMIC_BT_EN_ONOFF_CTRL_UNION */
#define PMIC_BT_EN_ONOFF_CTRL_ADDR(base)    ((base) + (0x0077UL))

/* Register description: PMU_UWB_EN输出使能控制寄存器。
   Bit domain definition UNION:  PMIC_UWB_EN_ONOFF_CTRL_UNION */
#define PMIC_UWB_EN_ONOFF_CTRL_ADDR(base)   ((base) + (0x0078UL))

/* Register description: XO_CORE和LDO26调压控制寄存器。
   Bit domain definition UNION:  PMIC_XO_CORE_TIME_CTRL_UNION */
#define PMIC_XO_CORE_TIME_CTRL_ADDR(base)   ((base) + (0x0079UL))

/* Register description: BUCK OCP自动关断控制寄存器0。
   Bit domain definition UNION:  PMIC_BUCK_OCP_AUTO_CTRL0_UNION */
#define PMIC_BUCK_OCP_AUTO_CTRL0_ADDR(base) ((base) + (0x007AUL))

/* Register description: BUCK OCP自动关断控制寄存器1。
   Bit domain definition UNION:  PMIC_BUCK_OCP_AUTO_CTRL1_UNION */
#define PMIC_BUCK_OCP_AUTO_CTRL1_ADDR(base) ((base) + (0x007BUL))

/* Register description: BUCK OCP自动关断控制寄存器2。
   Bit domain definition UNION:  PMIC_BUCK_OCP_AUTO_CTRL2_UNION */
#define PMIC_BUCK_OCP_AUTO_CTRL2_ADDR(base) ((base) + (0x007CUL))

/* Register description: LDO OCP自动关断控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO_OCP_AUTO_CTRL0_UNION */
#define PMIC_LDO_OCP_AUTO_CTRL0_ADDR(base)  ((base) + (0x007DUL))

/* Register description: LDO OCP自动关断控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO_OCP_AUTO_CTRL1_UNION */
#define PMIC_LDO_OCP_AUTO_CTRL1_ADDR(base)  ((base) + (0x007EUL))

/* Register description: LDO OCP自动关断控制寄存器2。
   Bit domain definition UNION:  PMIC_LDO_OCP_AUTO_CTRL2_UNION */
#define PMIC_LDO_OCP_AUTO_CTRL2_ADDR(base)  ((base) + (0x007FUL))

/* Register description: LDO OCP自动关断控制寄存器3。
   Bit domain definition UNION:  PMIC_LDO_OCP_AUTO_CTRL3_UNION */
#define PMIC_LDO_OCP_AUTO_CTRL3_ADDR(base)  ((base) + (0x0080UL))

/* Register description: LDO OCP自动关断控制寄存器4。
   Bit domain definition UNION:  PMIC_LDO_OCP_AUTO_CTRL4_UNION */
#define PMIC_LDO_OCP_AUTO_CTRL4_ADDR(base)  ((base) + (0x0081UL))

/* Register description: LDO OCP自动关断控制寄存器5。
   Bit domain definition UNION:  PMIC_LDO_OCP_AUTO_CTRL5_UNION */
#define PMIC_LDO_OCP_AUTO_CTRL5_ADDR(base)  ((base) + (0x0082UL))

/* Register description: LDO OCP自动关断控制寄存器6。
   Bit domain definition UNION:  PMIC_LDO_OCP_AUTO_CTRL6_UNION */
#define PMIC_LDO_OCP_AUTO_CTRL6_ADDR(base)  ((base) + (0x0083UL))

/* Register description: LDO OCP自动关断控制寄存器7。
   Bit domain definition UNION:  PMIC_LDO_OCP_AUTO_CTRL7_UNION */
#define PMIC_LDO_OCP_AUTO_CTRL7_ADDR(base)  ((base) + (0x0084UL))

/* Register description: LDO OCP自动关断控制寄存器8。
   Bit domain definition UNION:  PMIC_LDO_OCP_AUTO_CTRL8_UNION */
#define PMIC_LDO_OCP_AUTO_CTRL8_ADDR(base)  ((base) + (0x0085UL))

/* Register description: LDO OCP自动关断控制寄存器9。
   Bit domain definition UNION:  PMIC_LDO_OCP_AUTO_CTRL9_UNION */
#define PMIC_LDO_OCP_AUTO_CTRL9_ADDR(base)  ((base) + (0x0086UL))

/* Register description: BUCK SCP自动关断控制寄存器0。
   Bit domain definition UNION:  PMIC_BUCK_SCP_AUTO_CTRL0_UNION */
#define PMIC_BUCK_SCP_AUTO_CTRL0_ADDR(base) ((base) + (0x0087UL))

/* Register description: BUCK SCP自动关断控制寄存器1。
   Bit domain definition UNION:  PMIC_BUCK_SCP_AUTO_CTRL1_UNION */
#define PMIC_BUCK_SCP_AUTO_CTRL1_ADDR(base) ((base) + (0x0088UL))

/* Register description: BUCK SCP自动关断控制寄存器2。
   Bit domain definition UNION:  PMIC_BUCK_SCP_AUTO_CTRL2_UNION */
#define PMIC_BUCK_SCP_AUTO_CTRL2_ADDR(base) ((base) + (0x0089UL))

/* Register description: BUCK OVP自动关断控制寄存器0。
   Bit domain definition UNION:  PMIC_BUCK_OVP_AUTO_CTRL0_UNION */
#define PMIC_BUCK_OVP_AUTO_CTRL0_ADDR(base) ((base) + (0x008AUL))

/* Register description: 外部扩展芯片异常控制寄存器。
   Bit domain definition UNION:  PMIC_EXT_FAULT_AUTO_CTRL_UNION */
#define PMIC_EXT_FAULT_AUTO_CTRL_ADDR(base) ((base) + (0x008BUL))

/* Register description: OCP和SCP滤波时间控制寄存器0。
   Bit domain definition UNION:  PMIC_OCP_DEB_CTRL0_UNION */
#define PMIC_OCP_DEB_CTRL0_ADDR(base)       ((base) + (0x008DUL))

/* Register description: OCP和SCP滤波时间控制寄存器1。
   Bit domain definition UNION:  PMIC_OCP_DEB_CTRL1_UNION */
#define PMIC_OCP_DEB_CTRL1_ADDR(base)       ((base) + (0x008EUL))

/* Register description: OCP和SCP滤波时间控制寄存器2。
   Bit domain definition UNION:  PMIC_OCP_DEB_CTRL2_UNION */
#define PMIC_OCP_DEB_CTRL2_ADDR(base)       ((base) + (0x008FUL))

/* Register description: 欠压关机滤波时间选择寄存器。
   Bit domain definition UNION:  PMIC_PWROFF_DEB_CTRL_UNION */
#define PMIC_PWROFF_DEB_CTRL_ADDR(base)     ((base) + (0x0090UL))

/* Register description: VSYS跌落滤波时间选择寄存器。
   Bit domain definition UNION:  PMIC_VSYS_DROP_DEB_CTRL_UNION */
#define PMIC_VSYS_DROP_DEB_CTRL_ADDR(base)  ((base) + (0x0091UL))

/* Register description: OCP和SCP滤波开关寄存器。
   Bit domain definition UNION:  PMIC_OCP_SCP_ONOFF_UNION */
#define PMIC_OCP_SCP_ONOFF_ADDR(base)       ((base) + (0x0092UL))

/* Register description: SYS时钟配置寄存器0。
   Bit domain definition UNION:  PMIC_CLK_SYS_CTRL0_UNION */
#define PMIC_CLK_SYS_CTRL0_ADDR(base)       ((base) + (0x0094UL))

/* Register description: SERDES时钟配置寄存器0。
   Bit domain definition UNION:  PMIC_CLK_SERDES_CTRL0_UNION */
#define PMIC_CLK_SERDES_CTRL0_ADDR(base)    ((base) + (0x0095UL))

/* Register description: UFS时钟配置寄存器0。
   Bit domain definition UNION:  PMIC_CLK_UFS_CTRL0_UNION */
#define PMIC_CLK_UFS_CTRL0_ADDR(base)       ((base) + (0x0096UL))

/* Register description: WIFI时钟配置寄存器0。
   Bit domain definition UNION:  PMIC_CLK_WIFI_CTRL0_UNION */
#define PMIC_CLK_WIFI_CTRL0_ADDR(base)      ((base) + (0x0097UL))

/* Register description: WIFI时钟配置寄存器1。
   Bit domain definition UNION:  PMIC_CLK_WIFI_CTRL1_UNION */
#define PMIC_CLK_WIFI_CTRL1_ADDR(base)      ((base) + (0x0098UL))

/* Register description: NFC时钟配置寄存器0。
   Bit domain definition UNION:  PMIC_CLK_NFC_CTRL0_UNION */
#define PMIC_CLK_NFC_CTRL0_ADDR(base)       ((base) + (0x0099UL))

/* Register description: NFC时钟配置寄存器1。
   Bit domain definition UNION:  PMIC_CLK_NFC_CTRL1_UNION */
#define PMIC_CLK_NFC_CTRL1_ADDR(base)       ((base) + (0x009AUL))

/* Register description: RF0时钟配置寄存器0。
   Bit domain definition UNION:  PMIC_CLK_RF0_CTRL0_UNION */
#define PMIC_CLK_RF0_CTRL0_ADDR(base)       ((base) + (0x009BUL))

/* Register description: RF0时钟配置寄存器1。
   Bit domain definition UNION:  PMIC_CLK_RF0_CTRL1_UNION */
#define PMIC_CLK_RF0_CTRL1_ADDR(base)       ((base) + (0x009CUL))

/* Register description: RF1时钟配置寄存器0。
   Bit domain definition UNION:  PMIC_CLK_RF1_CTRL0_UNION */
#define PMIC_CLK_RF1_CTRL0_ADDR(base)       ((base) + (0x009DUL))

/* Register description: RF1时钟配置寄存器1。
   Bit domain definition UNION:  PMIC_CLK_RF1_CTRL1_UNION */
#define PMIC_CLK_RF1_CTRL1_ADDR(base)       ((base) + (0x009EUL))

/* Register description: IODIE时钟配置寄存器0。
   Bit domain definition UNION:  PMIC_CLK_IODIE_CTRL0_UNION */
#define PMIC_CLK_IODIE_CTRL0_ADDR(base)     ((base) + (0x009FUL))

/* Register description: IODIE时钟配置寄存器1。
   Bit domain definition UNION:  PMIC_CLK_IODIE_CTRL1_UNION */
#define PMIC_CLK_IODIE_CTRL1_ADDR(base)     ((base) + (0x00A0UL))

/* Register description: UWB时钟配置寄存器0。
   Bit domain definition UNION:  PMIC_CLK_UWB_CTRL0_UNION */
#define PMIC_CLK_UWB_CTRL0_ADDR(base)       ((base) + (0x00A1UL))

/* Register description: UWB时钟配置寄存器1。
   Bit domain definition UNION:  PMIC_CLK_UWB_CTRL1_UNION */
#define PMIC_CLK_UWB_CTRL1_ADDR(base)       ((base) + (0x00A2UL))

/* Register description: 时钟控制寄存器0。
   Bit domain definition UNION:  PMIC_CLK_TOP_CTRL0_UNION */
#define PMIC_CLK_TOP_CTRL0_ADDR(base)       ((base) + (0x00A3UL))

/* Register description: 时钟控制寄存器1。
   Bit domain definition UNION:  PMIC_CLK_TOP_CTRL1_UNION */
#define PMIC_CLK_TOP_CTRL1_ADDR(base)       ((base) + (0x00A4UL))

/* Register description: BANDGAP和THSD控制寄存器0。
   Bit domain definition UNION:  PMIC_BG_THSD_CTRL0_UNION */
#define PMIC_BG_THSD_CTRL0_ADDR(base)       ((base) + (0x00A5UL))

/* Register description: BANDGAP和THSD控制寄存器1。
   Bit domain definition UNION:  PMIC_BG_THSD_CTRL1_UNION */
#define PMIC_BG_THSD_CTRL1_ADDR(base)       ((base) + (0x00A6UL))

/* Register description: BANDGAP和THSD控制寄存器2。
   Bit domain definition UNION:  PMIC_BG_THSD_CTRL2_UNION */
#define PMIC_BG_THSD_CTRL2_ADDR(base)       ((base) + (0x00A7UL))

/* Register description: BANDGAP和THSD控制寄存器3。
   Bit domain definition UNION:  PMIC_BG_THSD_CTRL3_UNION */
#define PMIC_BG_THSD_CTRL3_ADDR(base)       ((base) + (0x00A8UL))

/* Register description: BANDGAP和THSD控制寄存器4。
   Bit domain definition UNION:  PMIC_BG_THSD_CTRL4_UNION */
#define PMIC_BG_THSD_CTRL4_ADDR(base)       ((base) + (0x00A9UL))

/* Register description: BANDGAP和THSD预留配置寄存器。
   Bit domain definition UNION:  PMIC_BG_THSD_RESERVE_UNION */
#define PMIC_BG_THSD_RESERVE_ADDR(base)     ((base) + (0x00AAUL))

/* Register description: PMU软复位寄存器。
   Bit domain definition UNION:  PMIC_PMU_SOFT_RST_UNION */
#define PMIC_PMU_SOFT_RST_ADDR(base)        ((base) + (0x00ADUL))

/* Register description: 马达模块软复位寄存器
   Bit domain definition UNION:  PMIC_LRA_SOFT_RST_UNION */
#define PMIC_LRA_SOFT_RST_ADDR(base)        ((base) + (0x00AEUL))

/* Register description: 下电区写屏蔽控制寄存器。
   Bit domain definition UNION:  PMIC_LOCK_UNION */
#define PMIC_LOCK_ADDR(base)                ((base) + (0x00AFUL))

/* Register description: SIM控制寄存器0。
   Bit domain definition UNION:  PMIC_SIM_CTRL0_UNION */
#define PMIC_SIM_CTRL0_ADDR(base)           ((base) + (0x00B0UL))

/* Register description: SIM控制寄存器1。
   Bit domain definition UNION:  PMIC_SIM_CTRL1_UNION */
#define PMIC_SIM_CTRL1_ADDR(base)           ((base) + (0x00B1UL))

/* Register description: SIM滤波控制寄存器1。
   Bit domain definition UNION:  PMIC_SIM_DEB_CTRL1_UNION */
#define PMIC_SIM_DEB_CTRL1_ADDR(base)       ((base) + (0x00B2UL))

/* Register description: SIM滤波控制寄存器2。
   Bit domain definition UNION:  PMIC_SIM_DEB_CTRL2_UNION */
#define PMIC_SIM_DEB_CTRL2_ADDR(base)       ((base) + (0x00B3UL))

/* Register description: GPIO0数据寄存器。
   Bit domain definition UNION:  PMIC_GPIO0DATA_UNION */
#define PMIC_GPIO0DATA_ADDR(base)           ((base) + (0x00B4UL))

/* Register description: GPIO0_DATA预留寄存器。
   Bit domain definition UNION:  PMIC_GPIO0_DATA_RESERVE_UNION */
#define PMIC_GPIO0_DATA_RESERVE_ADDR(base)  ((base) + (0x00B5UL))

/* Register description: GPIO0数据寄存器DIR。
   Bit domain definition UNION:  PMIC_GPIO0DIR_UNION */
#define PMIC_GPIO0DIR_ADDR(base)            ((base) + (0x00B6UL))

/* Register description: GPIO0_DIR预留寄存器。
   Bit domain definition UNION:  PMIC_GPIO0_DIR_RESERVE_UNION */
#define PMIC_GPIO0_DIR_RESERVE_ADDR(base)   ((base) + (0x00B7UL))

/* Register description: 边沿或电平触发方式选择寄存器。
   Bit domain definition UNION:  PMIC_GPIO0IS_UNION */
#define PMIC_GPIO0IS_ADDR(base)             ((base) + (0x00B8UL))

/* Register description: 单沿或双沿触发方式寄存器。
   Bit domain definition UNION:  PMIC_GPIO0IBE_UNION */
#define PMIC_GPIO0IBE_ADDR(base)            ((base) + (0x00B9UL))

/* Register description: 上升沿或下降沿边沿触发方式寄存器。
   Bit domain definition UNION:  PMIC_GPIO0IEV_UNION */
#define PMIC_GPIO0IEV_ADDR(base)            ((base) + (0x00BAUL))

/* Register description: GPIO复用关系配置寄存器。
   Bit domain definition UNION:  PMIC_GPIO0AFSEL_UNION */
#define PMIC_GPIO0AFSEL_ADDR(base)          ((base) + (0x00BBUL))

/* Register description: GPIO输出模式配置寄存器。
   Bit domain definition UNION:  PMIC_GPIO0DSSEL_UNION */
#define PMIC_GPIO0DSSEL_ADDR(base)          ((base) + (0x00BCUL))

/* Register description: GPIO内部上拉配置寄存器。
            对用户Reserved不使用。
   Bit domain definition UNION:  PMIC_GPIO0PUSEL_UNION */
#define PMIC_GPIO0PUSEL_ADDR(base)          ((base) + (0x00BDUL))

/* Register description: GPIO内部下拉配置寄存器。
            对用户Reserved不使用。
   Bit domain definition UNION:  PMIC_GPIO0PDSEL_UNION */
#define PMIC_GPIO0PDSEL_ADDR(base)          ((base) + (0x00BEUL))

/* Register description: GPIO0滤波控制寄存器。
   Bit domain definition UNION:  PMIC_GPIO0DEBSEL_UNION */
#define PMIC_GPIO0DEBSEL_ADDR(base)         ((base) + (0x00BFUL))

/* Register description: SIM0内部上拉配置寄存器。
            对用户Reserved不使用。
   Bit domain definition UNION:  PMIC_SIM0PUSEL_UNION */
#define PMIC_SIM0PUSEL_ADDR(base)           ((base) + (0x00C0UL))

/* Register description: SIM0内部下拉配置寄存器。
            对用户Reserved不使用。
   Bit domain definition UNION:  PMIC_SIM0PDSEL_UNION */
#define PMIC_SIM0PDSEL_ADDR(base)           ((base) + (0x00C1UL))

/* Register description: GPIO1数据寄存器。
   Bit domain definition UNION:  PMIC_GPIO1DATA_UNION */
#define PMIC_GPIO1DATA_ADDR(base)           ((base) + (0x00C2UL))

/* Register description: GPIO1_DATA预留寄存器。
   Bit domain definition UNION:  PMIC_GPIO1_DATA_RESERVE_UNION */
#define PMIC_GPIO1_DATA_RESERVE_ADDR(base)  ((base) + (0x00C3UL))

/* Register description: GPIO1数据寄存器DIR。
   Bit domain definition UNION:  PMIC_GPIO1DIR_UNION */
#define PMIC_GPIO1DIR_ADDR(base)            ((base) + (0x00C4UL))

/* Register description: GPIO1_DIR预留寄存器。
   Bit domain definition UNION:  PMIC_GPIO1_DIR_RESERVE_UNION */
#define PMIC_GPIO1_DIR_RESERVE_ADDR(base)   ((base) + (0x00C5UL))

/* Register description: 边沿或电平触发方式选择寄存器。
   Bit domain definition UNION:  PMIC_GPIO1IS_UNION */
#define PMIC_GPIO1IS_ADDR(base)             ((base) + (0x00C6UL))

/* Register description: 单沿或双沿触发方式寄存器。
   Bit domain definition UNION:  PMIC_GPIO1IBE_UNION */
#define PMIC_GPIO1IBE_ADDR(base)            ((base) + (0x00C7UL))

/* Register description: 上升沿或下降沿边沿触发方式寄存器。
   Bit domain definition UNION:  PMIC_GPIO1IEV_UNION */
#define PMIC_GPIO1IEV_ADDR(base)            ((base) + (0x00C8UL))

/* Register description: GPIO复用关系配置寄存器。
   Bit domain definition UNION:  PMIC_GPIO1AFSEL_UNION */
#define PMIC_GPIO1AFSEL_ADDR(base)          ((base) + (0x00C9UL))

/* Register description: GPIO输出模式配置寄存器。
   Bit domain definition UNION:  PMIC_GPIO1DSSEL_UNION */
#define PMIC_GPIO1DSSEL_ADDR(base)          ((base) + (0x00CAUL))

/* Register description: GPIO内部上拉配置寄存器。
            对用户Reserved不使用。
   Bit domain definition UNION:  PMIC_GPIO1PUSEL_UNION */
#define PMIC_GPIO1PUSEL_ADDR(base)          ((base) + (0x00CBUL))

/* Register description: GPIO内部下拉配置寄存器。
            对用户Reserved不使用。
   Bit domain definition UNION:  PMIC_GPIO1PDSEL_UNION */
#define PMIC_GPIO1PDSEL_ADDR(base)          ((base) + (0x00CCUL))

/* Register description: GPIO1滤波控制寄存器。
   Bit domain definition UNION:  PMIC_GPIO1DEBSEL_UNION */
#define PMIC_GPIO1DEBSEL_ADDR(base)         ((base) + (0x00CDUL))

/* Register description: SIM1内部上拉配置寄存器。
            对用户Reserved不使用。
   Bit domain definition UNION:  PMIC_SIM1PUSEL_UNION */
#define PMIC_SIM1PUSEL_ADDR(base)           ((base) + (0x00CEUL))

/* Register description: SIM1内部下拉配置寄存器。
            对用户Reserved不使用。
   Bit domain definition UNION:  PMIC_SIM1PDSEL_UNION */
#define PMIC_SIM1PDSEL_ADDR(base)           ((base) + (0x00CFUL))

/* Register description: BUCK0 RAMP调压配置寄存器0。
   Bit domain definition UNION:  PMIC_BUCK0_RAMP_CFG0_UNION */
#define PMIC_BUCK0_RAMP_CFG0_ADDR(base)     ((base) + (0x00D1UL))

/* Register description: BUCK0 RAMP UP过程state等待时间配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK0_RAMPUP_STATE_UNION */
#define PMIC_BUCK0_RAMPUP_STATE_ADDR(base)  ((base) + (0x00D2UL))

/* Register description: BUCK0 RAMP DOWN过程state等待时间配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK0_RAMPDOWN_STATE_UNION */
#define PMIC_BUCK0_RAMPDOWN_STATE_ADDR(base) ((base) + (0x00D3UL))

/* Register description: BUCK0 RAMP调压VOK延时配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK0_RAMP_VOK_CFG_UNION */
#define PMIC_BUCK0_RAMP_VOK_CFG_ADDR(base)  ((base) + (0x00D4UL))

/* Register description: BUCK0 RAMP UP转折点电压和转折后速率配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK0_RAMPUP_CHG_CFG_UNION */
#define PMIC_BUCK0_RAMPUP_CHG_CFG_ADDR(base) ((base) + (0x00D5UL))

/* Register description: BUCK0 RAMP DOWN转折点电压和转折后速率配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK0_RAMPDOWN_CHG_CFG_UNION */
#define PMIC_BUCK0_RAMPDOWN_CHG_CFG_ADDR(base) ((base) + (0x00D6UL))

/* Register description: BUCK1 RAMP调压配置寄存器0。
   Bit domain definition UNION:  PMIC_BUCK1_RAMP_CFG0_UNION */
#define PMIC_BUCK1_RAMP_CFG0_ADDR(base)     ((base) + (0x00D8UL))

/* Register description: BUCK1 RAMP UP过程state等待时间配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK1_RAMPUP_STATE_UNION */
#define PMIC_BUCK1_RAMPUP_STATE_ADDR(base)  ((base) + (0x00D9UL))

/* Register description: BUCK1 RAMP DOWN过程state等待时间配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK1_RAMPDOWN_STATE_UNION */
#define PMIC_BUCK1_RAMPDOWN_STATE_ADDR(base) ((base) + (0x00DAUL))

/* Register description: BUCK1 RAMP调压VOK延时配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK1_RAMP_VOK_CFG_UNION */
#define PMIC_BUCK1_RAMP_VOK_CFG_ADDR(base)  ((base) + (0x00DBUL))

/* Register description: BUCK1 RAMP UP转折点电压和转折后速率配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK1_RAMPUP_CHG_CFG_UNION */
#define PMIC_BUCK1_RAMPUP_CHG_CFG_ADDR(base) ((base) + (0x00DCUL))

/* Register description: BUCK1 RAMP DOWN转折点电压和转折后速率配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK1_RAMPDOWN_CHG_CFG_UNION */
#define PMIC_BUCK1_RAMPDOWN_CHG_CFG_ADDR(base) ((base) + (0x00DDUL))

/* Register description: BUCK5 RAMP调压配置寄存器0。
   Bit domain definition UNION:  PMIC_BUCK5_RAMP_CFG0_UNION */
#define PMIC_BUCK5_RAMP_CFG0_ADDR(base)     ((base) + (0x00DFUL))

/* Register description: BUCK5 RAMP UP过程state等待时间配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK5_RAMPUP_STATE_UNION */
#define PMIC_BUCK5_RAMPUP_STATE_ADDR(base)  ((base) + (0x00E0UL))

/* Register description: BUCK5 RAMP DOWN过程state等待时间配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK5_RAMPDOWN_STATE_UNION */
#define PMIC_BUCK5_RAMPDOWN_STATE_ADDR(base) ((base) + (0x00E1UL))

/* Register description: BUCK5 RAMP调压VOK延时配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK5_RAMP_VOK_CFG_UNION */
#define PMIC_BUCK5_RAMP_VOK_CFG_ADDR(base)  ((base) + (0x00E2UL))

/* Register description: BUCK5 RAMP UP转折点电压和转折后速率配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK5_RAMPUP_CHG_CFG_UNION */
#define PMIC_BUCK5_RAMPUP_CHG_CFG_ADDR(base) ((base) + (0x00E3UL))

/* Register description: BUCK5 RAMP DOWN转折点电压和转折后速率配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK5_RAMPDOWN_CHG_CFG_UNION */
#define PMIC_BUCK5_RAMPDOWN_CHG_CFG_ADDR(base) ((base) + (0x00E4UL))

/* Register description: BUCK6 RAMP调压配置寄存器0。
   Bit domain definition UNION:  PMIC_BUCK6_RAMP_CFG0_UNION */
#define PMIC_BUCK6_RAMP_CFG0_ADDR(base)     ((base) + (0x00E6UL))

/* Register description: BUCK6 RAMP UP过程state等待时间配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK6_RAMPUP_STATE_UNION */
#define PMIC_BUCK6_RAMPUP_STATE_ADDR(base)  ((base) + (0x00E7UL))

/* Register description: BUCK6 RAMP DOWN过程state等待时间配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK6_RAMPDOWN_STATE_UNION */
#define PMIC_BUCK6_RAMPDOWN_STATE_ADDR(base) ((base) + (0x00E8UL))

/* Register description: BUCK6 RAMP调压VOK延时配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK6_RAMP_VOK_CFG_UNION */
#define PMIC_BUCK6_RAMP_VOK_CFG_ADDR(base)  ((base) + (0x00E9UL))

/* Register description: BUCK6 RAMP UP转折点电压和转折后速率配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK6_RAMPUP_CHG_CFG_UNION */
#define PMIC_BUCK6_RAMPUP_CHG_CFG_ADDR(base) ((base) + (0x00EAUL))

/* Register description: BUCK6 RAMP DOWN转折点电压和转折后速率配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK6_RAMPDOWN_CHG_CFG_UNION */
#define PMIC_BUCK6_RAMPDOWN_CHG_CFG_ADDR(base) ((base) + (0x00EBUL))

/* Register description: BUCK7 RAMP调压配置寄存器0。
   Bit domain definition UNION:  PMIC_BUCK7_RAMP_CFG0_UNION */
#define PMIC_BUCK7_RAMP_CFG0_ADDR(base)     ((base) + (0x00EDUL))

/* Register description: BUCK7 RAMP UP过程state等待时间配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK7_RAMPUP_STATE_UNION */
#define PMIC_BUCK7_RAMPUP_STATE_ADDR(base)  ((base) + (0x00EEUL))

/* Register description: BUCK7 RAMP DOWN过程state等待时间配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK7_RAMPDOWN_STATE_UNION */
#define PMIC_BUCK7_RAMPDOWN_STATE_ADDR(base) ((base) + (0x00EFUL))

/* Register description: BUCK7 RAMP调压VOK延时配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK7_RAMP_VOK_CFG_UNION */
#define PMIC_BUCK7_RAMP_VOK_CFG_ADDR(base)  ((base) + (0x00F0UL))

/* Register description: BUCK7 RAMP UP转折点电压和转折后速率配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK7_RAMPUP_CHG_CFG_UNION */
#define PMIC_BUCK7_RAMPUP_CHG_CFG_ADDR(base) ((base) + (0x00F1UL))

/* Register description: BUCK7 RAMP DOWN转折点电压和转折后速率配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK7_RAMPDOWN_CHG_CFG_UNION */
#define PMIC_BUCK7_RAMPDOWN_CHG_CFG_ADDR(base) ((base) + (0x00F2UL))

/* Register description: BUCK9 RAMP调压配置寄存器0。
   Bit domain definition UNION:  PMIC_BUCK9_RAMP_CFG0_UNION */
#define PMIC_BUCK9_RAMP_CFG0_ADDR(base)     ((base) + (0x00F4UL))

/* Register description: BUCK9 RAMP UP过程state等待时间配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK9_RAMPUP_STATE_UNION */
#define PMIC_BUCK9_RAMPUP_STATE_ADDR(base)  ((base) + (0x00F5UL))

/* Register description: BUCK9 RAMP DOWN过程state等待时间配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK9_RAMPDOWN_STATE_UNION */
#define PMIC_BUCK9_RAMPDOWN_STATE_ADDR(base) ((base) + (0x00F6UL))

/* Register description: BUCK9 RAMP调压VOK延时配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK9_RAMP_VOK_CFG_UNION */
#define PMIC_BUCK9_RAMP_VOK_CFG_ADDR(base)  ((base) + (0x00F7UL))

/* Register description: BUCK9 RAMP UP转折点电压和转折后速率配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK9_RAMPUP_CHG_CFG_UNION */
#define PMIC_BUCK9_RAMPUP_CHG_CFG_ADDR(base) ((base) + (0x00F8UL))

/* Register description: BUCK9 RAMP DOWN转折点电压和转折后速率配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK9_RAMPDOWN_CHG_CFG_UNION */
#define PMIC_BUCK9_RAMPDOWN_CHG_CFG_ADDR(base) ((base) + (0x00F9UL))

/* Register description: BUCK13 RAMP调压配置寄存器0。
   Bit domain definition UNION:  PMIC_BUCK13_RAMP_CFG0_UNION */
#define PMIC_BUCK13_RAMP_CFG0_ADDR(base)    ((base) + (0x00FBUL))

/* Register description: BUCK13 RAMP UP过程state等待时间配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK13_RAMPUP_STATE_UNION */
#define PMIC_BUCK13_RAMPUP_STATE_ADDR(base) ((base) + (0x00FCUL))

/* Register description: BUCK13 RAMP DOWN过程state等待时间配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK13_RAMPDOWN_STATE_UNION */
#define PMIC_BUCK13_RAMPDOWN_STATE_ADDR(base) ((base) + (0x00FDUL))

/* Register description: BUCK13 RAMP调压VOK延时配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK13_RAMP_VOK_CFG_UNION */
#define PMIC_BUCK13_RAMP_VOK_CFG_ADDR(base) ((base) + (0x00FEUL))

/* Register description: BUCK13 RAMP UP转折点电压和转折后速率配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK13_RAMPUP_CHG_CFG_UNION */
#define PMIC_BUCK13_RAMPUP_CHG_CFG_ADDR(base) ((base) + (0x00FFUL))

/* Register description: BUCK13 RAMP DOWN转折点电压和转折后速率配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK13_RAMPDOWN_CHG_CFG_UNION */
#define PMIC_BUCK13_RAMPDOWN_CHG_CFG_ADDR(base) ((base) + (0x0100UL))

/* Register description: BUCK RAMP 状态标志寄存器。
   Bit domain definition UNION:  PMIC_BUCK_RAMP_STATUS_UNION */
#define PMIC_BUCK_RAMP_STATUS_ADDR(base)    ((base) + (0x0101UL))

/* Register description: LDO0 RAMP调压配置寄存器0。
   Bit domain definition UNION:  PMIC_LDO0_RAMP_CFG0_UNION */
#define PMIC_LDO0_RAMP_CFG0_ADDR(base)      ((base) + (0x0102UL))

/* Register description: LDO0 RAMP DOWN过程 pulldown配置寄存器。
   Bit domain definition UNION:  PMIC_LDO0_RAMPDOWN_PULLD_UNION */
#define PMIC_LDO0_RAMPDOWN_PULLD_ADDR(base) ((base) + (0x0103UL))

/* Register description: LDO0 RAMP调压VOK延时配置寄存器。
   Bit domain definition UNION:  PMIC_LDO0_RAMP_VOK_CFG_UNION */
#define PMIC_LDO0_RAMP_VOK_CFG_ADDR(base)   ((base) + (0x0104UL))

/* Register description: LDO32 RAMP调压配置寄存器0。
   Bit domain definition UNION:  PMIC_LDO32_RAMP_CFG0_UNION */
#define PMIC_LDO32_RAMP_CFG0_ADDR(base)     ((base) + (0x0106UL))

/* Register description: LDO32 RAMP DOWN过程 pulldown配置寄存器。
   Bit domain definition UNION:  PMIC_LDO32_RAMPDOWN_PULLD_UNION */
#define PMIC_LDO32_RAMPDOWN_PULLD_ADDR(base) ((base) + (0x0107UL))

/* Register description: LDO32 RAMP调压VOK延时配置寄存器。
   Bit domain definition UNION:  PMIC_LDO32_RAMP_VOK_CFG_UNION */
#define PMIC_LDO32_RAMP_VOK_CFG_ADDR(base)  ((base) + (0x0108UL))

/* Register description: LDO43 RAMP调压配置寄存器0。
   Bit domain definition UNION:  PMIC_LDO43_RAMP_CFG0_UNION */
#define PMIC_LDO43_RAMP_CFG0_ADDR(base)     ((base) + (0x010AUL))

/* Register description: LDO43 RAMP DOWN过程 pulldown配置寄存器。
   Bit domain definition UNION:  PMIC_LDO43_RAMPDOWN_PULLD_UNION */
#define PMIC_LDO43_RAMPDOWN_PULLD_ADDR(base) ((base) + (0x010BUL))

/* Register description: LDO43 RAMP调压VOK延时配置寄存器。
   Bit domain definition UNION:  PMIC_LDO43_RAMP_VOK_CFG_UNION */
#define PMIC_LDO43_RAMP_VOK_CFG_ADDR(base)  ((base) + (0x010CUL))

/* Register description: LDO44 RAMP调压配置寄存器0。
   Bit domain definition UNION:  PMIC_LDO44_RAMP_CFG0_UNION */
#define PMIC_LDO44_RAMP_CFG0_ADDR(base)     ((base) + (0x010EUL))

/* Register description: LDO44 RAMP DOWN过程 pulldown配置寄存器。
   Bit domain definition UNION:  PMIC_LDO44_RAMPDOWN_PULLD_UNION */
#define PMIC_LDO44_RAMPDOWN_PULLD_ADDR(base) ((base) + (0x010FUL))

/* Register description: LDO44 RAMP调压VOK延时配置寄存器。
   Bit domain definition UNION:  PMIC_LDO44_RAMP_VOK_CFG_UNION */
#define PMIC_LDO44_RAMP_VOK_CFG_ADDR(base)  ((base) + (0x0110UL))

/* Register description: LDO45 RAMP调压配置寄存器0。
   Bit domain definition UNION:  PMIC_LDO45_RAMP_CFG0_UNION */
#define PMIC_LDO45_RAMP_CFG0_ADDR(base)     ((base) + (0x0112UL))

/* Register description: LDO45 RAMP DOWN过程 pulldown配置寄存器。
   Bit domain definition UNION:  PMIC_LDO45_RAMPDOWN_PULLD_UNION */
#define PMIC_LDO45_RAMPDOWN_PULLD_ADDR(base) ((base) + (0x0113UL))

/* Register description: LDO45 RAMP调压VOK延时配置寄存器。
   Bit domain definition UNION:  PMIC_LDO45_RAMP_VOK_CFG_UNION */
#define PMIC_LDO45_RAMP_VOK_CFG_ADDR(base)  ((base) + (0x0114UL))

/* Register description: LDO51 RAMP调压配置寄存器0。
   Bit domain definition UNION:  PMIC_LDO51_RAMP_CFG0_UNION */
#define PMIC_LDO51_RAMP_CFG0_ADDR(base)     ((base) + (0x0116UL))

/* Register description: LDO51 RAMP DOWN过程 pulldown配置寄存器。
   Bit domain definition UNION:  PMIC_LDO51_RAMPDOWN_PULLD_UNION */
#define PMIC_LDO51_RAMPDOWN_PULLD_ADDR(base) ((base) + (0x0117UL))

/* Register description: LDO51 RAMP调压VOK延时配置寄存器。
   Bit domain definition UNION:  PMIC_LDO51_RAMP_VOK_CFG_UNION */
#define PMIC_LDO51_RAMP_VOK_CFG_ADDR(base)  ((base) + (0x0118UL))

/* Register description: LDO56 RAMP调压配置寄存器0。
   Bit domain definition UNION:  PMIC_LDO56_RAMP_CFG0_UNION */
#define PMIC_LDO56_RAMP_CFG0_ADDR(base)     ((base) + (0x011AUL))

/* Register description: LDO56 RAMP DOWN过程 pulldown配置寄存器。
   Bit domain definition UNION:  PMIC_LDO56_RAMPDOWN_PULLD_UNION */
#define PMIC_LDO56_RAMPDOWN_PULLD_ADDR(base) ((base) + (0x011BUL))

/* Register description: LDO56 RAMP调压VOK延时配置寄存器。
   Bit domain definition UNION:  PMIC_LDO56_RAMP_VOK_CFG_UNION */
#define PMIC_LDO56_RAMP_VOK_CFG_ADDR(base)  ((base) + (0x011CUL))

/* Register description: LDO RAMP 状态标志寄存器。
   Bit domain definition UNION:  PMIC_LDO_RAMP_STATUS_UNION */
#define PMIC_LDO_RAMP_STATUS_ADDR(base)     ((base) + (0x011DUL))

/* Register description: 软件在eco模式下对SPMI有读写需求时，提供SPMI时钟以及同步用的19.2M ssi时钟(该寄存器时钟为常开时钟)
   Bit domain definition UNION:  PMIC_SPMI_ECO_GT_BYPASS0_UNION */
#define PMIC_SPMI_ECO_GT_BYPASS0_ADDR(base) ((base) + (0x011EUL))

/* Register description: 软件在eco模式下对SPMI有读写需求时，提供SPMI时钟以及同步用的19.2M ssi时钟(该寄存器时钟为常开时钟)
   Bit domain definition UNION:  PMIC_SPMI_ECO_GT_BYPASS1_UNION */
#define PMIC_SPMI_ECO_GT_BYPASS1_ADDR(base) ((base) + (0x011FUL))

/* Register description: 软件在eco模式下对SPMI有读写需求时，提供SPMI时钟以及同步用的19.2M ssi时钟(该寄存器时钟为常开时钟)
   Bit domain definition UNION:  PMIC_SPMI_ECO_GT_BYPASS2_UNION */
#define PMIC_SPMI_ECO_GT_BYPASS2_ADDR(base) ((base) + (0x0120UL))

/* Register description: 数字内部debug控制寄存器0。
   Bit domain definition UNION:  PMIC_DEBUG_CTRL0_UNION */
#define PMIC_DEBUG_CTRL0_ADDR(base)         ((base) + (0x0121UL))

/* Register description: 开机态发生19.2MHz时钟丢失事件控制寄存器。
   Bit domain definition UNION:  PMIC_DIS_19M2_CTRL_UNION */
#define PMIC_DIS_19M2_CTRL_ADDR(base)       ((base) + (0x0122UL))

/* Register description: 开机态PWRON按键按下次数记录寄存器。
   Bit domain definition UNION:  PMIC_PWRONN_CNT_UNION */
#define PMIC_PWRONN_CNT_ADDR(base)          ((base) + (0x0123UL))

/* Register description: 开机态PWRON按键按下次数统计功能屏蔽寄存器。
   Bit domain definition UNION:  PMIC_PWRONN_CNT_MASK_UNION */
#define PMIC_PWRONN_CNT_MASK_ADDR(base)     ((base) + (0x0124UL))

/* Register description: FSR模式配置寄存器。
   Bit domain definition UNION:  PMIC_FSR_FLAG_UNION */
#define PMIC_FSR_FLAG_ADDR(base)            ((base) + (0x0130UL))

/* Register description: 关机找回时间设置寄存器bit[7:0]。
   Bit domain definition UNION:  PMIC_OFFD_TIMER0_UNION */
#define PMIC_OFFD_TIMER0_ADDR(base)         ((base) + (0x0131UL))

/* Register description: 关机找回测试模式切换。
   Bit domain definition UNION:  PMIC_OFFD_TEST_MODE_UNION */
#define PMIC_OFFD_TEST_MODE_ADDR(base)      ((base) + (0x0134UL))


#else


/* Register description: 版本寄存器0。
   Bit domain definition UNION:  PMIC_VERSION0_UNION */
#define PMIC_VERSION0_ADDR(base)            ((base) + (0x0000))

/* Register description: 版本寄存器1。
   Bit domain definition UNION:  PMIC_VERSION1_UNION */
#define PMIC_VERSION1_ADDR(base)            ((base) + (0x0001))

/* Register description: 版本寄存器2。
   Bit domain definition UNION:  PMIC_VERSION2_UNION */
#define PMIC_VERSION2_ADDR(base)            ((base) + (0x0002))

/* Register description: 版本寄存器3。
   Bit domain definition UNION:  PMIC_VERSION3_UNION */
#define PMIC_VERSION3_ADDR(base)            ((base) + (0x0003))

/* Register description: 版本寄存器4。
   Bit domain definition UNION:  PMIC_VERSION4_UNION */
#define PMIC_VERSION4_ADDR(base)            ((base) + (0x0004))

/* Register description: 版本寄存器5。
   Bit domain definition UNION:  PMIC_VERSION5_UNION */
#define PMIC_VERSION5_ADDR(base)            ((base) + (0x0005))

/* Register description: 状态标志寄存器0。
   Bit domain definition UNION:  PMIC_STATUS0_UNION */
#define PMIC_STATUS0_ADDR(base)             ((base) + (0x0006))

/* Register description: 状态标志寄存器1。
   Bit domain definition UNION:  PMIC_STATUS1_UNION */
#define PMIC_STATUS1_ADDR(base)             ((base) + (0x0007))

/* Register description: 状态标志寄存器2。
   Bit domain definition UNION:  PMIC_STATUS2_UNION */
#define PMIC_STATUS2_ADDR(base)             ((base) + (0x0008))

/* Register description: 状态标志寄存器3。
   Bit domain definition UNION:  PMIC_STATUS3_UNION */
#define PMIC_STATUS3_ADDR(base)             ((base) + (0x0009))

/* Register description: 状态标志寄存器4。
   Bit domain definition UNION:  PMIC_STATUS4_UNION */
#define PMIC_STATUS4_ADDR(base)             ((base) + (0x000A))

/* Register description: 状态标志寄存器5。
   Bit domain definition UNION:  PMIC_STATUS5_UNION */
#define PMIC_STATUS5_ADDR(base)             ((base) + (0x000B))

/* Register description: 状态标志寄存器6。
   Bit domain definition UNION:  PMIC_STATUS6_UNION */
#define PMIC_STATUS6_ADDR(base)             ((base) + (0x000C))

/* Register description: 状态标志寄存器7。
   Bit domain definition UNION:  PMIC_STATUS7_UNION */
#define PMIC_STATUS7_ADDR(base)             ((base) + (0x000D))

/* Register description: BUCK1开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_BUCK1_ONOFF_ECO_UNION */
#define PMIC_BUCK1_ONOFF_ECO_ADDR(base)     ((base) + (0x0015))

/* Register description: BUCK1调压寄存器。
   Bit domain definition UNION:  PMIC_BUCK1_VSET_UNION */
#define PMIC_BUCK1_VSET_ADDR(base)          ((base) + (0x0016))

/* Register description: BUCK2开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_BUCK2_ONOFF_ECO_UNION */
#define PMIC_BUCK2_ONOFF_ECO_ADDR(base)     ((base) + (0x0017))

/* Register description: BUCK2调压寄存器。
   Bit domain definition UNION:  PMIC_BUCK2_VSET_UNION */
#define PMIC_BUCK2_VSET_ADDR(base)          ((base) + (0x0018))

/* Register description: BUCK3开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_BUCK3_ONOFF_ECO_UNION */
#define PMIC_BUCK3_ONOFF_ECO_ADDR(base)     ((base) + (0x0019))

/* Register description: BUCK3调压寄存器。
   Bit domain definition UNION:  PMIC_BUCK3_VSET_UNION */
#define PMIC_BUCK3_VSET_ADDR(base)          ((base) + (0x001A))

/* Register description: BUCK5开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_BUCK5_ONOFF_ECO_UNION */
#define PMIC_BUCK5_ONOFF_ECO_ADDR(base)     ((base) + (0x001B))

/* Register description: BUCK5调压寄存器。
   Bit domain definition UNION:  PMIC_BUCK5_VSET_UNION */
#define PMIC_BUCK5_VSET_ADDR(base)          ((base) + (0x001C))

/* Register description: BUCK6开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_BUCK6_ONOFF_ECO_UNION */
#define PMIC_BUCK6_ONOFF_ECO_ADDR(base)     ((base) + (0x001D))

/* Register description: BUCK6调压寄存器。
   Bit domain definition UNION:  PMIC_BUCK6_VSET_UNION */
#define PMIC_BUCK6_VSET_ADDR(base)          ((base) + (0x001E))

/* Register description: BUCK7开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_BUCK7_ONOFF_ECO_UNION */
#define PMIC_BUCK7_ONOFF_ECO_ADDR(base)     ((base) + (0x001F))

/* Register description: BUCK7调压寄存器。
   Bit domain definition UNION:  PMIC_BUCK7_VSET_UNION */
#define PMIC_BUCK7_VSET_ADDR(base)          ((base) + (0x0020))

/* Register description: BUCK8开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_BUCK8_ONOFF_ECO_UNION */
#define PMIC_BUCK8_ONOFF_ECO_ADDR(base)     ((base) + (0x0021))

/* Register description: BUCK8调压寄存器。
   Bit domain definition UNION:  PMIC_BUCK8_VSET_UNION */
#define PMIC_BUCK8_VSET_ADDR(base)          ((base) + (0x0022))

/* Register description: BUCK9开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_BUCK9_ONOFF_ECO_UNION */
#define PMIC_BUCK9_ONOFF_ECO_ADDR(base)     ((base) + (0x0023))

/* Register description: BUCK9调压寄存器。
   Bit domain definition UNION:  PMIC_BUCK9_VSET_UNION */
#define PMIC_BUCK9_VSET_ADDR(base)          ((base) + (0x0024))

/* Register description: BUCK14开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_BUCK14_ONOFF_ECO_UNION */
#define PMIC_BUCK14_ONOFF_ECO_ADDR(base)    ((base) + (0x0025))

/* Register description: BUCK14调压寄存器。
   Bit domain definition UNION:  PMIC_BUCK14_VSET_UNION */
#define PMIC_BUCK14_VSET_ADDR(base)         ((base) + (0x0026))

/* Register description: LDO8开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO8_ONOFF_ECO_UNION */
#define PMIC_LDO8_ONOFF_ECO_ADDR(base)      ((base) + (0x0027))

/* Register description: LDO8调压寄存器。
   Bit domain definition UNION:  PMIC_LDO8_VSET_UNION */
#define PMIC_LDO8_VSET_ADDR(base)           ((base) + (0x0028))

/* Register description: LDO9开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO9_ONOFF_ECO_UNION */
#define PMIC_LDO9_ONOFF_ECO_ADDR(base)      ((base) + (0x0029))

/* Register description: LDO9调压寄存器。
   Bit domain definition UNION:  PMIC_LDO9_VSET_UNION */
#define PMIC_LDO9_VSET_ADDR(base)           ((base) + (0x002A))

/* Register description: LDO11开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO11_ONOFF_ECO_UNION */
#define PMIC_LDO11_ONOFF_ECO_ADDR(base)     ((base) + (0x002B))

/* Register description: LDO11调压寄存器。
   Bit domain definition UNION:  PMIC_LDO11_VSET_UNION */
#define PMIC_LDO11_VSET_ADDR(base)          ((base) + (0x002C))

/* Register description: LDO12开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO12_ONOFF_ECO_UNION */
#define PMIC_LDO12_ONOFF_ECO_ADDR(base)     ((base) + (0x002D))

/* Register description: LDO12调压寄存器。
   Bit domain definition UNION:  PMIC_LDO12_VSET_UNION */
#define PMIC_LDO12_VSET_ADDR(base)          ((base) + (0x002E))

/* Register description: LDO14开关和ECO寄存器。
   Bit domain definition UNION:  PMIC_LDO14_ONOFF_ECO_UNION */
#define PMIC_LDO14_ONOFF_ECO_ADDR(base)     ((base) + (0x002F))

/* Register description: LDO14调压寄存器。
   Bit domain definition UNION:  PMIC_LDO14_VSET_UNION */
#define PMIC_LDO14_VSET_ADDR(base)          ((base) + (0x0030))

/* Register description: LDO15开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO15_ONOFF_ECO_UNION */
#define PMIC_LDO15_ONOFF_ECO_ADDR(base)     ((base) + (0x0031))

/* Register description: LDO15调压寄存器。
   Bit domain definition UNION:  PMIC_LDO15_VSET_UNION */
#define PMIC_LDO15_VSET_ADDR(base)          ((base) + (0x0032))

/* Register description: LDO16开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO16_ONOFF_ECO_UNION */
#define PMIC_LDO16_ONOFF_ECO_ADDR(base)     ((base) + (0x0033))

/* Register description: LDO16调压寄存器。
   Bit domain definition UNION:  PMIC_LDO16_VSET_UNION */
#define PMIC_LDO16_VSET_ADDR(base)          ((base) + (0x0034))

/* Register description: LDO17开关和ECO使能寄存器1。
   Bit domain definition UNION:  PMIC_LDO17_ONOFF1_ECO_UNION */
#define PMIC_LDO17_ONOFF1_ECO_ADDR(base)    ((base) + (0x0035))

/* Register description: LDO17开关寄存器2。
   Bit domain definition UNION:  PMIC_LDO17_ONOFF2_UNION */
#define PMIC_LDO17_ONOFF2_ADDR(base)        ((base) + (0x0036))

/* Register description: LDO17调压寄存器。
   Bit domain definition UNION:  PMIC_LDO17_VSET_UNION */
#define PMIC_LDO17_VSET_ADDR(base)          ((base) + (0x0037))

/* Register description: LDO19开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO19_ONOFF_ECO_UNION */
#define PMIC_LDO19_ONOFF_ECO_ADDR(base)     ((base) + (0x0038))

/* Register description: LDO19调压寄存器。
   Bit domain definition UNION:  PMIC_LDO19_VSET_UNION */
#define PMIC_LDO19_VSET_ADDR(base)          ((base) + (0x0039))

/* Register description: LDO20开关和ECO寄存器。
   Bit domain definition UNION:  PMIC_LDO20_ONOFF_ECO_UNION */
#define PMIC_LDO20_ONOFF_ECO_ADDR(base)     ((base) + (0x003A))

/* Register description: LDO20调压寄存器。
   Bit domain definition UNION:  PMIC_LDO20_VSET_UNION */
#define PMIC_LDO20_VSET_ADDR(base)          ((base) + (0x003B))

/* Register description: LDO23开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO23_ONOFF_ECO_UNION */
#define PMIC_LDO23_ONOFF_ECO_ADDR(base)     ((base) + (0x003C))

/* Register description: LDO23调压寄存器。
   Bit domain definition UNION:  PMIC_LDO23_VSET_UNION */
#define PMIC_LDO23_VSET_ADDR(base)          ((base) + (0x003D))

/* Register description: LDO24开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO24_ONOFF_ECO_UNION */
#define PMIC_LDO24_ONOFF_ECO_ADDR(base)     ((base) + (0x003E))

/* Register description: LDO24调压寄存器。
   Bit domain definition UNION:  PMIC_LDO24_VSET_UNION */
#define PMIC_LDO24_VSET_ADDR(base)          ((base) + (0x003F))

/* Register description: LDO26开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO26_ONOFF_ECO_UNION */
#define PMIC_LDO26_ONOFF_ECO_ADDR(base)     ((base) + (0x0040))

/* Register description: LDO26调压寄存器。
   Bit domain definition UNION:  PMIC_LDO26_VSET_UNION */
#define PMIC_LDO26_VSET_ADDR(base)          ((base) + (0x0041))

/* Register description: LDO26 ECO调压寄存器。
   Bit domain definition UNION:  PMIC_LDO26_VSET_ECO_UNION */
#define PMIC_LDO26_VSET_ECO_ADDR(base)      ((base) + (0x0042))

/* Register description: LDO27开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO27_ONOFF_ECO_UNION */
#define PMIC_LDO27_ONOFF_ECO_ADDR(base)     ((base) + (0x0043))

/* Register description: LDO27调压寄存器。
   Bit domain definition UNION:  PMIC_LDO27_VSET_UNION */
#define PMIC_LDO27_VSET_ADDR(base)          ((base) + (0x0044))

/* Register description: LDO32开关和ECO寄存器。
   Bit domain definition UNION:  PMIC_LDO32_ONOFF_ECO_UNION */
#define PMIC_LDO32_ONOFF_ECO_ADDR(base)     ((base) + (0x0045))

/* Register description: LDO32调压寄存器。
   Bit domain definition UNION:  PMIC_LDO32_VSET_UNION */
#define PMIC_LDO32_VSET_ADDR(base)          ((base) + (0x0046))

/* Register description: LDO34开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO34_ONOFF_ECO_UNION */
#define PMIC_LDO34_ONOFF_ECO_ADDR(base)     ((base) + (0x0047))

/* Register description: LDO34调压寄存器。
   Bit domain definition UNION:  PMIC_LDO34_VSET_UNION */
#define PMIC_LDO34_VSET_ADDR(base)          ((base) + (0x0048))

/* Register description: LDO36开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO36_ONOFF_ECO_UNION */
#define PMIC_LDO36_ONOFF_ECO_ADDR(base)     ((base) + (0x0049))

/* Register description: LDO36调压寄存器。
   Bit domain definition UNION:  PMIC_LDO36_VSET_UNION */
#define PMIC_LDO36_VSET_ADDR(base)          ((base) + (0x004A))

/* Register description: LDO51开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO51_ONOFF_ECO_UNION */
#define PMIC_LDO51_ONOFF_ECO_ADDR(base)     ((base) + (0x004B))

/* Register description: LDO51调压寄存器。
   Bit domain definition UNION:  PMIC_LDO51_VSET_UNION */
#define PMIC_LDO51_VSET_ADDR(base)          ((base) + (0x004C))

/* Register description: LDO52开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO52_ONOFF_ECO_UNION */
#define PMIC_LDO52_ONOFF_ECO_ADDR(base)     ((base) + (0x004D))

/* Register description: LDO52调压寄存器。
   Bit domain definition UNION:  PMIC_LDO52_VSET_UNION */
#define PMIC_LDO52_VSET_ADDR(base)          ((base) + (0x004E))

/* Register description: LDO53开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO53_ONOFF_ECO_UNION */
#define PMIC_LDO53_ONOFF_ECO_ADDR(base)     ((base) + (0x004F))

/* Register description: LDO53调压寄存器。
   Bit domain definition UNION:  PMIC_LDO53_VSET_UNION */
#define PMIC_LDO53_VSET_ADDR(base)          ((base) + (0x0050))

/* Register description: LDO54开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO54_ONOFF_ECO_UNION */
#define PMIC_LDO54_ONOFF_ECO_ADDR(base)     ((base) + (0x0051))

/* Register description: LDO54调压寄存器。
   Bit domain definition UNION:  PMIC_LDO54_VSET_UNION */
#define PMIC_LDO54_VSET_ADDR(base)          ((base) + (0x0052))

/* Register description: LDO55开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO55_ONOFF_ECO_UNION */
#define PMIC_LDO55_ONOFF_ECO_ADDR(base)     ((base) + (0x0053))

/* Register description: LDO55调压寄存器。
   Bit domain definition UNION:  PMIC_LDO55_VSET_UNION */
#define PMIC_LDO55_VSET_ADDR(base)          ((base) + (0x0054))

/* Register description: LDO56开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO56_ONOFF_ECO_UNION */
#define PMIC_LDO56_ONOFF_ECO_ADDR(base)     ((base) + (0x0055))

/* Register description: LDO56调压寄存器。
   Bit domain definition UNION:  PMIC_LDO56_VSET_UNION */
#define PMIC_LDO56_VSET_ADDR(base)          ((base) + (0x0056))

/* Register description: LDO58开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO58_ONOFF_ECO_UNION */
#define PMIC_LDO58_ONOFF_ECO_ADDR(base)     ((base) + (0x0057))

/* Register description: LDO58调压寄存器。
   Bit domain definition UNION:  PMIC_LDO58_VSET_UNION */
#define PMIC_LDO58_VSET_ADDR(base)          ((base) + (0x0058))

/* Register description: LDO_BUF1开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO_BUF1_ONOFF_ECO_UNION */
#define PMIC_LDO_BUF1_ONOFF_ECO_ADDR(base)  ((base) + (0x0059))

/* Register description: LDO_BUF1 1.8V调压寄存器。
   Bit domain definition UNION:  PMIC_LDO_BUF1_1P8_VSET_UNION */
#define PMIC_LDO_BUF1_1P8_VSET_ADDR(base)   ((base) + (0x005A))

/* Register description: LDO_BUF1 1.2V调压寄存器。
   Bit domain definition UNION:  PMIC_LDO_BUF1_1P2_VSET_UNION */
#define PMIC_LDO_BUF1_1P2_VSET_ADDR(base)   ((base) + (0x005B))

/* Register description: LDO_BUF开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO_BUF_ONOFF_ECO_UNION */
#define PMIC_LDO_BUF_ONOFF_ECO_ADDR(base)   ((base) + (0x005C))

/* Register description: LDO_BUF调压寄存器。
   Bit domain definition UNION:  PMIC_LDO_BUF_VSET_UNION */
#define PMIC_LDO_BUF_VSET_ADDR(base)        ((base) + (0x005D))

/* Register description: LSW4开关和ECO使能寄存器1。
   Bit domain definition UNION:  PMIC_LSW4_ONOFF1_ECO_UNION */
#define PMIC_LSW4_ONOFF1_ECO_ADDR(base)     ((base) + (0x005E))

/* Register description: LSW4开关寄存器2。
   Bit domain definition UNION:  PMIC_LSW4_ONOFF2_UNION */
#define PMIC_LSW4_ONOFF2_ADDR(base)         ((base) + (0x005F))

/* Register description: LSW4调压寄存器。
   Bit domain definition UNION:  PMIC_LSW4_VSET_UNION */
#define PMIC_LSW4_VSET_ADDR(base)           ((base) + (0x0060))

/* Register description: LSW18开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LSW18_ONOFF_ECO_UNION */
#define PMIC_LSW18_ONOFF_ECO_ADDR(base)     ((base) + (0x0061))

/* Register description: LSW21开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LSW21_ONOFF_ECO_UNION */
#define PMIC_LSW21_ONOFF_ECO_ADDR(base)     ((base) + (0x0062))

/* Register description: LSW21调压寄存器。
   Bit domain definition UNION:  PMIC_LSW21_VSET_UNION */
#define PMIC_LSW21_VSET_ADDR(base)          ((base) + (0x0063))

/* Register description: PMUH开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_PMUH_ONOFF_ECO_UNION */
#define PMIC_PMUH_ONOFF_ECO_ADDR(base)      ((base) + (0x0064))

/* Register description: PMUH调压寄存器。
   Bit domain definition UNION:  PMIC_PMUH_VSET_UNION */
#define PMIC_PMUH_VSET_ADDR(base)           ((base) + (0x0065))

/* Register description: THSD 开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_BG_THSD_ONOFF_ECO_UNION */
#define PMIC_BG_THSD_ONOFF_ECO_ADDR(base)   ((base) + (0x0066))

/* Register description: 基准 开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_BG_REF_ONOFF_ECO_UNION */
#define PMIC_BG_REF_ONOFF_ECO_ADDR(base)    ((base) + (0x0067))

/* Register description: 内部BUCKBOOST使能寄存器。
   Bit domain definition UNION:  PMIC_BUCKBOOST_ONOFF_UNION */
#define PMIC_BUCKBOOST_ONOFF_ADDR(base)     ((base) + (0x0068))

/* Register description: 外部扩展芯片开关控制寄存器。
   Bit domain definition UNION:  PMIC_EXT_PMU_ONOFF_UNION */
#define PMIC_EXT_PMU_ONOFF_ADDR(base)       ((base) + (0x0069))

/* Register description: SYS时钟开关寄存器
   Bit domain definition UNION:  PMIC_CLK_SYS_EN_UNION */
#define PMIC_CLK_SYS_EN_ADDR(base)          ((base) + (0x006A))

/* Register description: SERDES时钟开关寄存器。
   Bit domain definition UNION:  PMIC_CLK_SERDES_EN_UNION */
#define PMIC_CLK_SERDES_EN_ADDR(base)       ((base) + (0x006B))

/* Register description: UFS时钟开关寄存器。
   Bit domain definition UNION:  PMIC_CLK_UFS_EN_UNION */
#define PMIC_CLK_UFS_EN_ADDR(base)          ((base) + (0x006C))

/* Register description: WIFI时钟开关寄存器
   Bit domain definition UNION:  PMIC_CLK_WIFI_EN_UNION */
#define PMIC_CLK_WIFI_EN_ADDR(base)         ((base) + (0x006D))

/* Register description: NFC时钟开关寄存器
   Bit domain definition UNION:  PMIC_CLK_NFC_EN_UNION */
#define PMIC_CLK_NFC_EN_ADDR(base)          ((base) + (0x006E))

/* Register description: RF0时钟开关寄存器
   Bit domain definition UNION:  PMIC_CLK_RF0_EN_UNION */
#define PMIC_CLK_RF0_EN_ADDR(base)          ((base) + (0x006F))

/* Register description: RF1时钟开关寄存器
   Bit domain definition UNION:  PMIC_CLK_RF1_EN_UNION */
#define PMIC_CLK_RF1_EN_ADDR(base)          ((base) + (0x0070))

/* Register description: IODIE时钟开关寄存器
   Bit domain definition UNION:  PMIC_CLK_IODIE_EN_UNION */
#define PMIC_CLK_IODIE_EN_ADDR(base)        ((base) + (0x0071))

/* Register description: UWB时钟开关寄存器。
   Bit domain definition UNION:  PMIC_CLK_UWB_EN_UNION */
#define PMIC_CLK_UWB_EN_ADDR(base)          ((base) + (0x0072))

/* Register description: 32kHz时钟SYS输出使能控制寄存器。
   Bit domain definition UNION:  PMIC_OSC32K_SYS_ONOFF_CTRL_UNION */
#define PMIC_OSC32K_SYS_ONOFF_CTRL_ADDR(base) ((base) + (0x0073))

/* Register description: 32kHz时钟BT输出使能控制寄存器。
   Bit domain definition UNION:  PMIC_OSC32K_BT_ONOFF_CTRL_UNION */
#define PMIC_OSC32K_BT_ONOFF_CTRL_ADDR(base) ((base) + (0x0074))

/* Register description: 32kHz时钟UWB输出使能控制寄存器。
   Bit domain definition UNION:  PMIC_OSC32K_UWB_ONOFF_CTRL_UNION */
#define PMIC_OSC32K_UWB_ONOFF_CTRL_ADDR(base) ((base) + (0x0075))

/* Register description: PMU_BTPWR_EN输出使能控制寄存器。
   Bit domain definition UNION:  PMIC_BTPWR_EN_ONOFF_CTRL_UNION */
#define PMIC_BTPWR_EN_ONOFF_CTRL_ADDR(base) ((base) + (0x0076))

/* Register description: PMU_BT_EN输出使能控制寄存器。
   Bit domain definition UNION:  PMIC_BT_EN_ONOFF_CTRL_UNION */
#define PMIC_BT_EN_ONOFF_CTRL_ADDR(base)    ((base) + (0x0077))

/* Register description: PMU_UWB_EN输出使能控制寄存器。
   Bit domain definition UNION:  PMIC_UWB_EN_ONOFF_CTRL_UNION */
#define PMIC_UWB_EN_ONOFF_CTRL_ADDR(base)   ((base) + (0x0078))

/* Register description: XO_CORE和LDO26调压控制寄存器。
   Bit domain definition UNION:  PMIC_XO_CORE_TIME_CTRL_UNION */
#define PMIC_XO_CORE_TIME_CTRL_ADDR(base)   ((base) + (0x0079))

/* Register description: BUCK OCP自动关断控制寄存器0。
   Bit domain definition UNION:  PMIC_BUCK_OCP_AUTO_CTRL0_UNION */
#define PMIC_BUCK_OCP_AUTO_CTRL0_ADDR(base) ((base) + (0x007A))

/* Register description: BUCK OCP自动关断控制寄存器1。
   Bit domain definition UNION:  PMIC_BUCK_OCP_AUTO_CTRL1_UNION */
#define PMIC_BUCK_OCP_AUTO_CTRL1_ADDR(base) ((base) + (0x007B))

/* Register description: BUCK OCP自动关断控制寄存器2。
   Bit domain definition UNION:  PMIC_BUCK_OCP_AUTO_CTRL2_UNION */
#define PMIC_BUCK_OCP_AUTO_CTRL2_ADDR(base) ((base) + (0x007C))

/* Register description: LDO OCP自动关断控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO_OCP_AUTO_CTRL0_UNION */
#define PMIC_LDO_OCP_AUTO_CTRL0_ADDR(base)  ((base) + (0x007D))

/* Register description: LDO OCP自动关断控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO_OCP_AUTO_CTRL1_UNION */
#define PMIC_LDO_OCP_AUTO_CTRL1_ADDR(base)  ((base) + (0x007E))

/* Register description: LDO OCP自动关断控制寄存器2。
   Bit domain definition UNION:  PMIC_LDO_OCP_AUTO_CTRL2_UNION */
#define PMIC_LDO_OCP_AUTO_CTRL2_ADDR(base)  ((base) + (0x007F))

/* Register description: LDO OCP自动关断控制寄存器3。
   Bit domain definition UNION:  PMIC_LDO_OCP_AUTO_CTRL3_UNION */
#define PMIC_LDO_OCP_AUTO_CTRL3_ADDR(base)  ((base) + (0x0080))

/* Register description: LDO OCP自动关断控制寄存器4。
   Bit domain definition UNION:  PMIC_LDO_OCP_AUTO_CTRL4_UNION */
#define PMIC_LDO_OCP_AUTO_CTRL4_ADDR(base)  ((base) + (0x0081))

/* Register description: LDO OCP自动关断控制寄存器5。
   Bit domain definition UNION:  PMIC_LDO_OCP_AUTO_CTRL5_UNION */
#define PMIC_LDO_OCP_AUTO_CTRL5_ADDR(base)  ((base) + (0x0082))

/* Register description: LDO OCP自动关断控制寄存器6。
   Bit domain definition UNION:  PMIC_LDO_OCP_AUTO_CTRL6_UNION */
#define PMIC_LDO_OCP_AUTO_CTRL6_ADDR(base)  ((base) + (0x0083))

/* Register description: LDO OCP自动关断控制寄存器7。
   Bit domain definition UNION:  PMIC_LDO_OCP_AUTO_CTRL7_UNION */
#define PMIC_LDO_OCP_AUTO_CTRL7_ADDR(base)  ((base) + (0x0084))

/* Register description: LDO OCP自动关断控制寄存器8。
   Bit domain definition UNION:  PMIC_LDO_OCP_AUTO_CTRL8_UNION */
#define PMIC_LDO_OCP_AUTO_CTRL8_ADDR(base)  ((base) + (0x0085))

/* Register description: LDO OCP自动关断控制寄存器9。
   Bit domain definition UNION:  PMIC_LDO_OCP_AUTO_CTRL9_UNION */
#define PMIC_LDO_OCP_AUTO_CTRL9_ADDR(base)  ((base) + (0x0086))

/* Register description: BUCK SCP自动关断控制寄存器0。
   Bit domain definition UNION:  PMIC_BUCK_SCP_AUTO_CTRL0_UNION */
#define PMIC_BUCK_SCP_AUTO_CTRL0_ADDR(base) ((base) + (0x0087))

/* Register description: BUCK SCP自动关断控制寄存器1。
   Bit domain definition UNION:  PMIC_BUCK_SCP_AUTO_CTRL1_UNION */
#define PMIC_BUCK_SCP_AUTO_CTRL1_ADDR(base) ((base) + (0x0088))

/* Register description: BUCK SCP自动关断控制寄存器2。
   Bit domain definition UNION:  PMIC_BUCK_SCP_AUTO_CTRL2_UNION */
#define PMIC_BUCK_SCP_AUTO_CTRL2_ADDR(base) ((base) + (0x0089))

/* Register description: BUCK OVP自动关断控制寄存器0。
   Bit domain definition UNION:  PMIC_BUCK_OVP_AUTO_CTRL0_UNION */
#define PMIC_BUCK_OVP_AUTO_CTRL0_ADDR(base) ((base) + (0x008A))

/* Register description: 外部扩展芯片异常控制寄存器。
   Bit domain definition UNION:  PMIC_EXT_FAULT_AUTO_CTRL_UNION */
#define PMIC_EXT_FAULT_AUTO_CTRL_ADDR(base) ((base) + (0x008B))

/* Register description: OCP和SCP滤波时间控制寄存器0。
   Bit domain definition UNION:  PMIC_OCP_DEB_CTRL0_UNION */
#define PMIC_OCP_DEB_CTRL0_ADDR(base)       ((base) + (0x008D))

/* Register description: OCP和SCP滤波时间控制寄存器1。
   Bit domain definition UNION:  PMIC_OCP_DEB_CTRL1_UNION */
#define PMIC_OCP_DEB_CTRL1_ADDR(base)       ((base) + (0x008E))

/* Register description: OCP和SCP滤波时间控制寄存器2。
   Bit domain definition UNION:  PMIC_OCP_DEB_CTRL2_UNION */
#define PMIC_OCP_DEB_CTRL2_ADDR(base)       ((base) + (0x008F))

/* Register description: 欠压关机滤波时间选择寄存器。
   Bit domain definition UNION:  PMIC_PWROFF_DEB_CTRL_UNION */
#define PMIC_PWROFF_DEB_CTRL_ADDR(base)     ((base) + (0x0090))

/* Register description: VSYS跌落滤波时间选择寄存器。
   Bit domain definition UNION:  PMIC_VSYS_DROP_DEB_CTRL_UNION */
#define PMIC_VSYS_DROP_DEB_CTRL_ADDR(base)  ((base) + (0x0091))

/* Register description: OCP和SCP滤波开关寄存器。
   Bit domain definition UNION:  PMIC_OCP_SCP_ONOFF_UNION */
#define PMIC_OCP_SCP_ONOFF_ADDR(base)       ((base) + (0x0092))

/* Register description: SYS时钟配置寄存器0。
   Bit domain definition UNION:  PMIC_CLK_SYS_CTRL0_UNION */
#define PMIC_CLK_SYS_CTRL0_ADDR(base)       ((base) + (0x0094))

/* Register description: SERDES时钟配置寄存器0。
   Bit domain definition UNION:  PMIC_CLK_SERDES_CTRL0_UNION */
#define PMIC_CLK_SERDES_CTRL0_ADDR(base)    ((base) + (0x0095))

/* Register description: UFS时钟配置寄存器0。
   Bit domain definition UNION:  PMIC_CLK_UFS_CTRL0_UNION */
#define PMIC_CLK_UFS_CTRL0_ADDR(base)       ((base) + (0x0096))

/* Register description: WIFI时钟配置寄存器0。
   Bit domain definition UNION:  PMIC_CLK_WIFI_CTRL0_UNION */
#define PMIC_CLK_WIFI_CTRL0_ADDR(base)      ((base) + (0x0097))

/* Register description: WIFI时钟配置寄存器1。
   Bit domain definition UNION:  PMIC_CLK_WIFI_CTRL1_UNION */
#define PMIC_CLK_WIFI_CTRL1_ADDR(base)      ((base) + (0x0098))

/* Register description: NFC时钟配置寄存器0。
   Bit domain definition UNION:  PMIC_CLK_NFC_CTRL0_UNION */
#define PMIC_CLK_NFC_CTRL0_ADDR(base)       ((base) + (0x0099))

/* Register description: NFC时钟配置寄存器1。
   Bit domain definition UNION:  PMIC_CLK_NFC_CTRL1_UNION */
#define PMIC_CLK_NFC_CTRL1_ADDR(base)       ((base) + (0x009A))

/* Register description: RF0时钟配置寄存器0。
   Bit domain definition UNION:  PMIC_CLK_RF0_CTRL0_UNION */
#define PMIC_CLK_RF0_CTRL0_ADDR(base)       ((base) + (0x009B))

/* Register description: RF0时钟配置寄存器1。
   Bit domain definition UNION:  PMIC_CLK_RF0_CTRL1_UNION */
#define PMIC_CLK_RF0_CTRL1_ADDR(base)       ((base) + (0x009C))

/* Register description: RF1时钟配置寄存器0。
   Bit domain definition UNION:  PMIC_CLK_RF1_CTRL0_UNION */
#define PMIC_CLK_RF1_CTRL0_ADDR(base)       ((base) + (0x009D))

/* Register description: RF1时钟配置寄存器1。
   Bit domain definition UNION:  PMIC_CLK_RF1_CTRL1_UNION */
#define PMIC_CLK_RF1_CTRL1_ADDR(base)       ((base) + (0x009E))

/* Register description: IODIE时钟配置寄存器0。
   Bit domain definition UNION:  PMIC_CLK_IODIE_CTRL0_UNION */
#define PMIC_CLK_IODIE_CTRL0_ADDR(base)     ((base) + (0x009F))

/* Register description: IODIE时钟配置寄存器1。
   Bit domain definition UNION:  PMIC_CLK_IODIE_CTRL1_UNION */
#define PMIC_CLK_IODIE_CTRL1_ADDR(base)     ((base) + (0x00A0))

/* Register description: UWB时钟配置寄存器0。
   Bit domain definition UNION:  PMIC_CLK_UWB_CTRL0_UNION */
#define PMIC_CLK_UWB_CTRL0_ADDR(base)       ((base) + (0x00A1))

/* Register description: UWB时钟配置寄存器1。
   Bit domain definition UNION:  PMIC_CLK_UWB_CTRL1_UNION */
#define PMIC_CLK_UWB_CTRL1_ADDR(base)       ((base) + (0x00A2))

/* Register description: 时钟控制寄存器0。
   Bit domain definition UNION:  PMIC_CLK_TOP_CTRL0_UNION */
#define PMIC_CLK_TOP_CTRL0_ADDR(base)       ((base) + (0x00A3))

/* Register description: 时钟控制寄存器1。
   Bit domain definition UNION:  PMIC_CLK_TOP_CTRL1_UNION */
#define PMIC_CLK_TOP_CTRL1_ADDR(base)       ((base) + (0x00A4))

/* Register description: BANDGAP和THSD控制寄存器0。
   Bit domain definition UNION:  PMIC_BG_THSD_CTRL0_UNION */
#define PMIC_BG_THSD_CTRL0_ADDR(base)       ((base) + (0x00A5))

/* Register description: BANDGAP和THSD控制寄存器1。
   Bit domain definition UNION:  PMIC_BG_THSD_CTRL1_UNION */
#define PMIC_BG_THSD_CTRL1_ADDR(base)       ((base) + (0x00A6))

/* Register description: BANDGAP和THSD控制寄存器2。
   Bit domain definition UNION:  PMIC_BG_THSD_CTRL2_UNION */
#define PMIC_BG_THSD_CTRL2_ADDR(base)       ((base) + (0x00A7))

/* Register description: BANDGAP和THSD控制寄存器3。
   Bit domain definition UNION:  PMIC_BG_THSD_CTRL3_UNION */
#define PMIC_BG_THSD_CTRL3_ADDR(base)       ((base) + (0x00A8))

/* Register description: BANDGAP和THSD控制寄存器4。
   Bit domain definition UNION:  PMIC_BG_THSD_CTRL4_UNION */
#define PMIC_BG_THSD_CTRL4_ADDR(base)       ((base) + (0x00A9))

/* Register description: BANDGAP和THSD预留配置寄存器。
   Bit domain definition UNION:  PMIC_BG_THSD_RESERVE_UNION */
#define PMIC_BG_THSD_RESERVE_ADDR(base)     ((base) + (0x00AA))

/* Register description: PMU软复位寄存器。
   Bit domain definition UNION:  PMIC_PMU_SOFT_RST_UNION */
#define PMIC_PMU_SOFT_RST_ADDR(base)        ((base) + (0x00AD))

/* Register description: 马达模块软复位寄存器
   Bit domain definition UNION:  PMIC_LRA_SOFT_RST_UNION */
#define PMIC_LRA_SOFT_RST_ADDR(base)        ((base) + (0x00AE))

/* Register description: 下电区写屏蔽控制寄存器。
   Bit domain definition UNION:  PMIC_LOCK_UNION */
#define PMIC_LOCK_ADDR(base)                ((base) + (0x00AF))

/* Register description: SIM控制寄存器0。
   Bit domain definition UNION:  PMIC_SIM_CTRL0_UNION */
#define PMIC_SIM_CTRL0_ADDR(base)           ((base) + (0x00B0))

/* Register description: SIM控制寄存器1。
   Bit domain definition UNION:  PMIC_SIM_CTRL1_UNION */
#define PMIC_SIM_CTRL1_ADDR(base)           ((base) + (0x00B1))

/* Register description: SIM滤波控制寄存器1。
   Bit domain definition UNION:  PMIC_SIM_DEB_CTRL1_UNION */
#define PMIC_SIM_DEB_CTRL1_ADDR(base)       ((base) + (0x00B2))

/* Register description: SIM滤波控制寄存器2。
   Bit domain definition UNION:  PMIC_SIM_DEB_CTRL2_UNION */
#define PMIC_SIM_DEB_CTRL2_ADDR(base)       ((base) + (0x00B3))

/* Register description: GPIO0数据寄存器。
   Bit domain definition UNION:  PMIC_GPIO0DATA_UNION */
#define PMIC_GPIO0DATA_ADDR(base)           ((base) + (0x00B4))

/* Register description: GPIO0_DATA预留寄存器。
   Bit domain definition UNION:  PMIC_GPIO0_DATA_RESERVE_UNION */
#define PMIC_GPIO0_DATA_RESERVE_ADDR(base)  ((base) + (0x00B5))

/* Register description: GPIO0数据寄存器DIR。
   Bit domain definition UNION:  PMIC_GPIO0DIR_UNION */
#define PMIC_GPIO0DIR_ADDR(base)            ((base) + (0x00B6))

/* Register description: GPIO0_DIR预留寄存器。
   Bit domain definition UNION:  PMIC_GPIO0_DIR_RESERVE_UNION */
#define PMIC_GPIO0_DIR_RESERVE_ADDR(base)   ((base) + (0x00B7))

/* Register description: 边沿或电平触发方式选择寄存器。
   Bit domain definition UNION:  PMIC_GPIO0IS_UNION */
#define PMIC_GPIO0IS_ADDR(base)             ((base) + (0x00B8))

/* Register description: 单沿或双沿触发方式寄存器。
   Bit domain definition UNION:  PMIC_GPIO0IBE_UNION */
#define PMIC_GPIO0IBE_ADDR(base)            ((base) + (0x00B9))

/* Register description: 上升沿或下降沿边沿触发方式寄存器。
   Bit domain definition UNION:  PMIC_GPIO0IEV_UNION */
#define PMIC_GPIO0IEV_ADDR(base)            ((base) + (0x00BA))

/* Register description: GPIO复用关系配置寄存器。
   Bit domain definition UNION:  PMIC_GPIO0AFSEL_UNION */
#define PMIC_GPIO0AFSEL_ADDR(base)          ((base) + (0x00BB))

/* Register description: GPIO输出模式配置寄存器。
   Bit domain definition UNION:  PMIC_GPIO0DSSEL_UNION */
#define PMIC_GPIO0DSSEL_ADDR(base)          ((base) + (0x00BC))

/* Register description: GPIO内部上拉配置寄存器。
            对用户Reserved不使用。
   Bit domain definition UNION:  PMIC_GPIO0PUSEL_UNION */
#define PMIC_GPIO0PUSEL_ADDR(base)          ((base) + (0x00BD))

/* Register description: GPIO内部下拉配置寄存器。
            对用户Reserved不使用。
   Bit domain definition UNION:  PMIC_GPIO0PDSEL_UNION */
#define PMIC_GPIO0PDSEL_ADDR(base)          ((base) + (0x00BE))

/* Register description: GPIO0滤波控制寄存器。
   Bit domain definition UNION:  PMIC_GPIO0DEBSEL_UNION */
#define PMIC_GPIO0DEBSEL_ADDR(base)         ((base) + (0x00BF))

/* Register description: SIM0内部上拉配置寄存器。
            对用户Reserved不使用。
   Bit domain definition UNION:  PMIC_SIM0PUSEL_UNION */
#define PMIC_SIM0PUSEL_ADDR(base)           ((base) + (0x00C0))

/* Register description: SIM0内部下拉配置寄存器。
            对用户Reserved不使用。
   Bit domain definition UNION:  PMIC_SIM0PDSEL_UNION */
#define PMIC_SIM0PDSEL_ADDR(base)           ((base) + (0x00C1))

/* Register description: GPIO1数据寄存器。
   Bit domain definition UNION:  PMIC_GPIO1DATA_UNION */
#define PMIC_GPIO1DATA_ADDR(base)           ((base) + (0x00C2))

/* Register description: GPIO1_DATA预留寄存器。
   Bit domain definition UNION:  PMIC_GPIO1_DATA_RESERVE_UNION */
#define PMIC_GPIO1_DATA_RESERVE_ADDR(base)  ((base) + (0x00C3))

/* Register description: GPIO1数据寄存器DIR。
   Bit domain definition UNION:  PMIC_GPIO1DIR_UNION */
#define PMIC_GPIO1DIR_ADDR(base)            ((base) + (0x00C4))

/* Register description: GPIO1_DIR预留寄存器。
   Bit domain definition UNION:  PMIC_GPIO1_DIR_RESERVE_UNION */
#define PMIC_GPIO1_DIR_RESERVE_ADDR(base)   ((base) + (0x00C5))

/* Register description: 边沿或电平触发方式选择寄存器。
   Bit domain definition UNION:  PMIC_GPIO1IS_UNION */
#define PMIC_GPIO1IS_ADDR(base)             ((base) + (0x00C6))

/* Register description: 单沿或双沿触发方式寄存器。
   Bit domain definition UNION:  PMIC_GPIO1IBE_UNION */
#define PMIC_GPIO1IBE_ADDR(base)            ((base) + (0x00C7))

/* Register description: 上升沿或下降沿边沿触发方式寄存器。
   Bit domain definition UNION:  PMIC_GPIO1IEV_UNION */
#define PMIC_GPIO1IEV_ADDR(base)            ((base) + (0x00C8))

/* Register description: GPIO复用关系配置寄存器。
   Bit domain definition UNION:  PMIC_GPIO1AFSEL_UNION */
#define PMIC_GPIO1AFSEL_ADDR(base)          ((base) + (0x00C9))

/* Register description: GPIO输出模式配置寄存器。
   Bit domain definition UNION:  PMIC_GPIO1DSSEL_UNION */
#define PMIC_GPIO1DSSEL_ADDR(base)          ((base) + (0x00CA))

/* Register description: GPIO内部上拉配置寄存器。
            对用户Reserved不使用。
   Bit domain definition UNION:  PMIC_GPIO1PUSEL_UNION */
#define PMIC_GPIO1PUSEL_ADDR(base)          ((base) + (0x00CB))

/* Register description: GPIO内部下拉配置寄存器。
            对用户Reserved不使用。
   Bit domain definition UNION:  PMIC_GPIO1PDSEL_UNION */
#define PMIC_GPIO1PDSEL_ADDR(base)          ((base) + (0x00CC))

/* Register description: GPIO1滤波控制寄存器。
   Bit domain definition UNION:  PMIC_GPIO1DEBSEL_UNION */
#define PMIC_GPIO1DEBSEL_ADDR(base)         ((base) + (0x00CD))

/* Register description: SIM1内部上拉配置寄存器。
            对用户Reserved不使用。
   Bit domain definition UNION:  PMIC_SIM1PUSEL_UNION */
#define PMIC_SIM1PUSEL_ADDR(base)           ((base) + (0x00CE))

/* Register description: SIM1内部下拉配置寄存器。
            对用户Reserved不使用。
   Bit domain definition UNION:  PMIC_SIM1PDSEL_UNION */
#define PMIC_SIM1PDSEL_ADDR(base)           ((base) + (0x00CF))

/* Register description: BUCK0 RAMP调压配置寄存器0。
   Bit domain definition UNION:  PMIC_BUCK0_RAMP_CFG0_UNION */
#define PMIC_BUCK0_RAMP_CFG0_ADDR(base)     ((base) + (0x00D1))

/* Register description: BUCK0 RAMP UP过程state等待时间配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK0_RAMPUP_STATE_UNION */
#define PMIC_BUCK0_RAMPUP_STATE_ADDR(base)  ((base) + (0x00D2))

/* Register description: BUCK0 RAMP DOWN过程state等待时间配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK0_RAMPDOWN_STATE_UNION */
#define PMIC_BUCK0_RAMPDOWN_STATE_ADDR(base) ((base) + (0x00D3))

/* Register description: BUCK0 RAMP调压VOK延时配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK0_RAMP_VOK_CFG_UNION */
#define PMIC_BUCK0_RAMP_VOK_CFG_ADDR(base)  ((base) + (0x00D4))

/* Register description: BUCK0 RAMP UP转折点电压和转折后速率配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK0_RAMPUP_CHG_CFG_UNION */
#define PMIC_BUCK0_RAMPUP_CHG_CFG_ADDR(base) ((base) + (0x00D5))

/* Register description: BUCK0 RAMP DOWN转折点电压和转折后速率配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK0_RAMPDOWN_CHG_CFG_UNION */
#define PMIC_BUCK0_RAMPDOWN_CHG_CFG_ADDR(base) ((base) + (0x00D6))

/* Register description: BUCK1 RAMP调压配置寄存器0。
   Bit domain definition UNION:  PMIC_BUCK1_RAMP_CFG0_UNION */
#define PMIC_BUCK1_RAMP_CFG0_ADDR(base)     ((base) + (0x00D8))

/* Register description: BUCK1 RAMP UP过程state等待时间配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK1_RAMPUP_STATE_UNION */
#define PMIC_BUCK1_RAMPUP_STATE_ADDR(base)  ((base) + (0x00D9))

/* Register description: BUCK1 RAMP DOWN过程state等待时间配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK1_RAMPDOWN_STATE_UNION */
#define PMIC_BUCK1_RAMPDOWN_STATE_ADDR(base) ((base) + (0x00DA))

/* Register description: BUCK1 RAMP调压VOK延时配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK1_RAMP_VOK_CFG_UNION */
#define PMIC_BUCK1_RAMP_VOK_CFG_ADDR(base)  ((base) + (0x00DB))

/* Register description: BUCK1 RAMP UP转折点电压和转折后速率配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK1_RAMPUP_CHG_CFG_UNION */
#define PMIC_BUCK1_RAMPUP_CHG_CFG_ADDR(base) ((base) + (0x00DC))

/* Register description: BUCK1 RAMP DOWN转折点电压和转折后速率配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK1_RAMPDOWN_CHG_CFG_UNION */
#define PMIC_BUCK1_RAMPDOWN_CHG_CFG_ADDR(base) ((base) + (0x00DD))

/* Register description: BUCK5 RAMP调压配置寄存器0。
   Bit domain definition UNION:  PMIC_BUCK5_RAMP_CFG0_UNION */
#define PMIC_BUCK5_RAMP_CFG0_ADDR(base)     ((base) + (0x00DF))

/* Register description: BUCK5 RAMP UP过程state等待时间配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK5_RAMPUP_STATE_UNION */
#define PMIC_BUCK5_RAMPUP_STATE_ADDR(base)  ((base) + (0x00E0))

/* Register description: BUCK5 RAMP DOWN过程state等待时间配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK5_RAMPDOWN_STATE_UNION */
#define PMIC_BUCK5_RAMPDOWN_STATE_ADDR(base) ((base) + (0x00E1))

/* Register description: BUCK5 RAMP调压VOK延时配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK5_RAMP_VOK_CFG_UNION */
#define PMIC_BUCK5_RAMP_VOK_CFG_ADDR(base)  ((base) + (0x00E2))

/* Register description: BUCK5 RAMP UP转折点电压和转折后速率配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK5_RAMPUP_CHG_CFG_UNION */
#define PMIC_BUCK5_RAMPUP_CHG_CFG_ADDR(base) ((base) + (0x00E3))

/* Register description: BUCK5 RAMP DOWN转折点电压和转折后速率配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK5_RAMPDOWN_CHG_CFG_UNION */
#define PMIC_BUCK5_RAMPDOWN_CHG_CFG_ADDR(base) ((base) + (0x00E4))

/* Register description: BUCK6 RAMP调压配置寄存器0。
   Bit domain definition UNION:  PMIC_BUCK6_RAMP_CFG0_UNION */
#define PMIC_BUCK6_RAMP_CFG0_ADDR(base)     ((base) + (0x00E6))

/* Register description: BUCK6 RAMP UP过程state等待时间配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK6_RAMPUP_STATE_UNION */
#define PMIC_BUCK6_RAMPUP_STATE_ADDR(base)  ((base) + (0x00E7))

/* Register description: BUCK6 RAMP DOWN过程state等待时间配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK6_RAMPDOWN_STATE_UNION */
#define PMIC_BUCK6_RAMPDOWN_STATE_ADDR(base) ((base) + (0x00E8))

/* Register description: BUCK6 RAMP调压VOK延时配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK6_RAMP_VOK_CFG_UNION */
#define PMIC_BUCK6_RAMP_VOK_CFG_ADDR(base)  ((base) + (0x00E9))

/* Register description: BUCK6 RAMP UP转折点电压和转折后速率配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK6_RAMPUP_CHG_CFG_UNION */
#define PMIC_BUCK6_RAMPUP_CHG_CFG_ADDR(base) ((base) + (0x00EA))

/* Register description: BUCK6 RAMP DOWN转折点电压和转折后速率配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK6_RAMPDOWN_CHG_CFG_UNION */
#define PMIC_BUCK6_RAMPDOWN_CHG_CFG_ADDR(base) ((base) + (0x00EB))

/* Register description: BUCK7 RAMP调压配置寄存器0。
   Bit domain definition UNION:  PMIC_BUCK7_RAMP_CFG0_UNION */
#define PMIC_BUCK7_RAMP_CFG0_ADDR(base)     ((base) + (0x00ED))

/* Register description: BUCK7 RAMP UP过程state等待时间配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK7_RAMPUP_STATE_UNION */
#define PMIC_BUCK7_RAMPUP_STATE_ADDR(base)  ((base) + (0x00EE))

/* Register description: BUCK7 RAMP DOWN过程state等待时间配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK7_RAMPDOWN_STATE_UNION */
#define PMIC_BUCK7_RAMPDOWN_STATE_ADDR(base) ((base) + (0x00EF))

/* Register description: BUCK7 RAMP调压VOK延时配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK7_RAMP_VOK_CFG_UNION */
#define PMIC_BUCK7_RAMP_VOK_CFG_ADDR(base)  ((base) + (0x00F0))

/* Register description: BUCK7 RAMP UP转折点电压和转折后速率配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK7_RAMPUP_CHG_CFG_UNION */
#define PMIC_BUCK7_RAMPUP_CHG_CFG_ADDR(base) ((base) + (0x00F1))

/* Register description: BUCK7 RAMP DOWN转折点电压和转折后速率配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK7_RAMPDOWN_CHG_CFG_UNION */
#define PMIC_BUCK7_RAMPDOWN_CHG_CFG_ADDR(base) ((base) + (0x00F2))

/* Register description: BUCK9 RAMP调压配置寄存器0。
   Bit domain definition UNION:  PMIC_BUCK9_RAMP_CFG0_UNION */
#define PMIC_BUCK9_RAMP_CFG0_ADDR(base)     ((base) + (0x00F4))

/* Register description: BUCK9 RAMP UP过程state等待时间配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK9_RAMPUP_STATE_UNION */
#define PMIC_BUCK9_RAMPUP_STATE_ADDR(base)  ((base) + (0x00F5))

/* Register description: BUCK9 RAMP DOWN过程state等待时间配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK9_RAMPDOWN_STATE_UNION */
#define PMIC_BUCK9_RAMPDOWN_STATE_ADDR(base) ((base) + (0x00F6))

/* Register description: BUCK9 RAMP调压VOK延时配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK9_RAMP_VOK_CFG_UNION */
#define PMIC_BUCK9_RAMP_VOK_CFG_ADDR(base)  ((base) + (0x00F7))

/* Register description: BUCK9 RAMP UP转折点电压和转折后速率配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK9_RAMPUP_CHG_CFG_UNION */
#define PMIC_BUCK9_RAMPUP_CHG_CFG_ADDR(base) ((base) + (0x00F8))

/* Register description: BUCK9 RAMP DOWN转折点电压和转折后速率配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK9_RAMPDOWN_CHG_CFG_UNION */
#define PMIC_BUCK9_RAMPDOWN_CHG_CFG_ADDR(base) ((base) + (0x00F9))

/* Register description: BUCK13 RAMP调压配置寄存器0。
   Bit domain definition UNION:  PMIC_BUCK13_RAMP_CFG0_UNION */
#define PMIC_BUCK13_RAMP_CFG0_ADDR(base)    ((base) + (0x00FB))

/* Register description: BUCK13 RAMP UP过程state等待时间配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK13_RAMPUP_STATE_UNION */
#define PMIC_BUCK13_RAMPUP_STATE_ADDR(base) ((base) + (0x00FC))

/* Register description: BUCK13 RAMP DOWN过程state等待时间配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK13_RAMPDOWN_STATE_UNION */
#define PMIC_BUCK13_RAMPDOWN_STATE_ADDR(base) ((base) + (0x00FD))

/* Register description: BUCK13 RAMP调压VOK延时配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK13_RAMP_VOK_CFG_UNION */
#define PMIC_BUCK13_RAMP_VOK_CFG_ADDR(base) ((base) + (0x00FE))

/* Register description: BUCK13 RAMP UP转折点电压和转折后速率配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK13_RAMPUP_CHG_CFG_UNION */
#define PMIC_BUCK13_RAMPUP_CHG_CFG_ADDR(base) ((base) + (0x00FF))

/* Register description: BUCK13 RAMP DOWN转折点电压和转折后速率配置寄存器。
   Bit domain definition UNION:  PMIC_BUCK13_RAMPDOWN_CHG_CFG_UNION */
#define PMIC_BUCK13_RAMPDOWN_CHG_CFG_ADDR(base) ((base) + (0x0100))

/* Register description: BUCK RAMP 状态标志寄存器。
   Bit domain definition UNION:  PMIC_BUCK_RAMP_STATUS_UNION */
#define PMIC_BUCK_RAMP_STATUS_ADDR(base)    ((base) + (0x0101))

/* Register description: LDO0 RAMP调压配置寄存器0。
   Bit domain definition UNION:  PMIC_LDO0_RAMP_CFG0_UNION */
#define PMIC_LDO0_RAMP_CFG0_ADDR(base)      ((base) + (0x0102))

/* Register description: LDO0 RAMP DOWN过程 pulldown配置寄存器。
   Bit domain definition UNION:  PMIC_LDO0_RAMPDOWN_PULLD_UNION */
#define PMIC_LDO0_RAMPDOWN_PULLD_ADDR(base) ((base) + (0x0103))

/* Register description: LDO0 RAMP调压VOK延时配置寄存器。
   Bit domain definition UNION:  PMIC_LDO0_RAMP_VOK_CFG_UNION */
#define PMIC_LDO0_RAMP_VOK_CFG_ADDR(base)   ((base) + (0x0104))

/* Register description: LDO32 RAMP调压配置寄存器0。
   Bit domain definition UNION:  PMIC_LDO32_RAMP_CFG0_UNION */
#define PMIC_LDO32_RAMP_CFG0_ADDR(base)     ((base) + (0x0106))

/* Register description: LDO32 RAMP DOWN过程 pulldown配置寄存器。
   Bit domain definition UNION:  PMIC_LDO32_RAMPDOWN_PULLD_UNION */
#define PMIC_LDO32_RAMPDOWN_PULLD_ADDR(base) ((base) + (0x0107))

/* Register description: LDO32 RAMP调压VOK延时配置寄存器。
   Bit domain definition UNION:  PMIC_LDO32_RAMP_VOK_CFG_UNION */
#define PMIC_LDO32_RAMP_VOK_CFG_ADDR(base)  ((base) + (0x0108))

/* Register description: LDO43 RAMP调压配置寄存器0。
   Bit domain definition UNION:  PMIC_LDO43_RAMP_CFG0_UNION */
#define PMIC_LDO43_RAMP_CFG0_ADDR(base)     ((base) + (0x010A))

/* Register description: LDO43 RAMP DOWN过程 pulldown配置寄存器。
   Bit domain definition UNION:  PMIC_LDO43_RAMPDOWN_PULLD_UNION */
#define PMIC_LDO43_RAMPDOWN_PULLD_ADDR(base) ((base) + (0x010B))

/* Register description: LDO43 RAMP调压VOK延时配置寄存器。
   Bit domain definition UNION:  PMIC_LDO43_RAMP_VOK_CFG_UNION */
#define PMIC_LDO43_RAMP_VOK_CFG_ADDR(base)  ((base) + (0x010C))

/* Register description: LDO44 RAMP调压配置寄存器0。
   Bit domain definition UNION:  PMIC_LDO44_RAMP_CFG0_UNION */
#define PMIC_LDO44_RAMP_CFG0_ADDR(base)     ((base) + (0x010E))

/* Register description: LDO44 RAMP DOWN过程 pulldown配置寄存器。
   Bit domain definition UNION:  PMIC_LDO44_RAMPDOWN_PULLD_UNION */
#define PMIC_LDO44_RAMPDOWN_PULLD_ADDR(base) ((base) + (0x010F))

/* Register description: LDO44 RAMP调压VOK延时配置寄存器。
   Bit domain definition UNION:  PMIC_LDO44_RAMP_VOK_CFG_UNION */
#define PMIC_LDO44_RAMP_VOK_CFG_ADDR(base)  ((base) + (0x0110))

/* Register description: LDO45 RAMP调压配置寄存器0。
   Bit domain definition UNION:  PMIC_LDO45_RAMP_CFG0_UNION */
#define PMIC_LDO45_RAMP_CFG0_ADDR(base)     ((base) + (0x0112))

/* Register description: LDO45 RAMP DOWN过程 pulldown配置寄存器。
   Bit domain definition UNION:  PMIC_LDO45_RAMPDOWN_PULLD_UNION */
#define PMIC_LDO45_RAMPDOWN_PULLD_ADDR(base) ((base) + (0x0113))

/* Register description: LDO45 RAMP调压VOK延时配置寄存器。
   Bit domain definition UNION:  PMIC_LDO45_RAMP_VOK_CFG_UNION */
#define PMIC_LDO45_RAMP_VOK_CFG_ADDR(base)  ((base) + (0x0114))

/* Register description: LDO51 RAMP调压配置寄存器0。
   Bit domain definition UNION:  PMIC_LDO51_RAMP_CFG0_UNION */
#define PMIC_LDO51_RAMP_CFG0_ADDR(base)     ((base) + (0x0116))

/* Register description: LDO51 RAMP DOWN过程 pulldown配置寄存器。
   Bit domain definition UNION:  PMIC_LDO51_RAMPDOWN_PULLD_UNION */
#define PMIC_LDO51_RAMPDOWN_PULLD_ADDR(base) ((base) + (0x0117))

/* Register description: LDO51 RAMP调压VOK延时配置寄存器。
   Bit domain definition UNION:  PMIC_LDO51_RAMP_VOK_CFG_UNION */
#define PMIC_LDO51_RAMP_VOK_CFG_ADDR(base)  ((base) + (0x0118))

/* Register description: LDO56 RAMP调压配置寄存器0。
   Bit domain definition UNION:  PMIC_LDO56_RAMP_CFG0_UNION */
#define PMIC_LDO56_RAMP_CFG0_ADDR(base)     ((base) + (0x011A))

/* Register description: LDO56 RAMP DOWN过程 pulldown配置寄存器。
   Bit domain definition UNION:  PMIC_LDO56_RAMPDOWN_PULLD_UNION */
#define PMIC_LDO56_RAMPDOWN_PULLD_ADDR(base) ((base) + (0x011B))

/* Register description: LDO56 RAMP调压VOK延时配置寄存器。
   Bit domain definition UNION:  PMIC_LDO56_RAMP_VOK_CFG_UNION */
#define PMIC_LDO56_RAMP_VOK_CFG_ADDR(base)  ((base) + (0x011C))

/* Register description: LDO RAMP 状态标志寄存器。
   Bit domain definition UNION:  PMIC_LDO_RAMP_STATUS_UNION */
#define PMIC_LDO_RAMP_STATUS_ADDR(base)     ((base) + (0x011D))

/* Register description: 软件在eco模式下对SPMI有读写需求时，提供SPMI时钟以及同步用的19.2M ssi时钟(该寄存器时钟为常开时钟)
   Bit domain definition UNION:  PMIC_SPMI_ECO_GT_BYPASS0_UNION */
#define PMIC_SPMI_ECO_GT_BYPASS0_ADDR(base) ((base) + (0x011E))

/* Register description: 软件在eco模式下对SPMI有读写需求时，提供SPMI时钟以及同步用的19.2M ssi时钟(该寄存器时钟为常开时钟)
   Bit domain definition UNION:  PMIC_SPMI_ECO_GT_BYPASS1_UNION */
#define PMIC_SPMI_ECO_GT_BYPASS1_ADDR(base) ((base) + (0x011F))

/* Register description: 软件在eco模式下对SPMI有读写需求时，提供SPMI时钟以及同步用的19.2M ssi时钟(该寄存器时钟为常开时钟)
   Bit domain definition UNION:  PMIC_SPMI_ECO_GT_BYPASS2_UNION */
#define PMIC_SPMI_ECO_GT_BYPASS2_ADDR(base) ((base) + (0x0120))

/* Register description: 数字内部debug控制寄存器0。
   Bit domain definition UNION:  PMIC_DEBUG_CTRL0_UNION */
#define PMIC_DEBUG_CTRL0_ADDR(base)         ((base) + (0x0121))

/* Register description: 开机态发生19.2MHz时钟丢失事件控制寄存器。
   Bit domain definition UNION:  PMIC_DIS_19M2_CTRL_UNION */
#define PMIC_DIS_19M2_CTRL_ADDR(base)       ((base) + (0x0122))

/* Register description: 开机态PWRON按键按下次数记录寄存器。
   Bit domain definition UNION:  PMIC_PWRONN_CNT_UNION */
#define PMIC_PWRONN_CNT_ADDR(base)          ((base) + (0x0123))

/* Register description: 开机态PWRON按键按下次数统计功能屏蔽寄存器。
   Bit domain definition UNION:  PMIC_PWRONN_CNT_MASK_UNION */
#define PMIC_PWRONN_CNT_MASK_ADDR(base)     ((base) + (0x0124))

/* Register description: FSR模式配置寄存器。
   Bit domain definition UNION:  PMIC_FSR_FLAG_UNION */
#define PMIC_FSR_FLAG_ADDR(base)            ((base) + (0x0130))

/* Register description: 关机找回时间设置寄存器bit[7:0]。
   Bit domain definition UNION:  PMIC_OFFD_TIMER0_UNION */
#define PMIC_OFFD_TIMER0_ADDR(base)         ((base) + (0x0131))

/* Register description: 关机找回测试模式切换。
   Bit domain definition UNION:  PMIC_OFFD_TEST_MODE_UNION */
#define PMIC_OFFD_TEST_MODE_ADDR(base)      ((base) + (0x0134))


#endif


/****************************************************************************
                     (2/17) PMU_IRQ
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description: IRQ上报二级中断寄存器0。
   Bit domain definition UNION:  PMIC_IRQ_L2_RPT_0_UNION */
#define PMIC_IRQ_L2_RPT_0_ADDR(base)        ((base) + (0x01A0UL))

/* Register description: IRQ上报二级中断寄存器1。
   Bit domain definition UNION:  PMIC_IRQ_L2_RPT_1_UNION */
#define PMIC_IRQ_L2_RPT_1_ADDR(base)        ((base) + (0x01A1UL))

/* Register description: IRQ上报三级中断PWRON_N按键中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_PWRON_RPT_UNION */
#define PMIC_IRQ_L3_PWRON_RPT_ADDR(base)    ((base) + (0x01A2UL))

/* Register description: IRQ上报三级中断VOICE音量键中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_VOICE_RPT_UNION */
#define PMIC_IRQ_L3_VOICE_RPT_ADDR(base)    ((base) + (0x01A3UL))

/* Register description: IRQ上报三级中断RTC中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_ALARM_RPT_UNION */
#define PMIC_IRQ_L3_ALARM_RPT_ADDR(base)    ((base) + (0x01A4UL))

/* Register description: IRQ上报三级中断温度保护中断0。
   Bit domain definition UNION:  PMIC_IRQ_L3_TEMP_RPT_0_UNION */
#define PMIC_IRQ_L3_TEMP_RPT_0_ADDR(base)   ((base) + (0x01A5UL))

/* Register description: IRQ上报三级中断温度保护中断1。
   Bit domain definition UNION:  PMIC_IRQ_L3_TEMP_RPT_1_UNION */
#define PMIC_IRQ_L3_TEMP_RPT_1_ADDR(base)   ((base) + (0x01A6UL))

/* Register description: IRQ上报三级中断温度保护中断2。
   Bit domain definition UNION:  PMIC_IRQ_L3_TEMP_RPT_2_UNION */
#define PMIC_IRQ_L3_TEMP_RPT_2_ADDR(base)   ((base) + (0x01A7UL))

/* Register description: IRQ上报三级中断SIM_HPD中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_SIM_HPD_UNION */
#define PMIC_IRQ_L3_SIM_HPD_ADDR(base)      ((base) + (0x01A8UL))

/* Register description: IRQ上报三级中断GPIO中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_GPIO_UNION */
#define PMIC_IRQ_L3_GPIO_ADDR(base)         ((base) + (0x01A9UL))

/* Register description: IRQ上报三级中断BUCK/LDO异常中断0，OCP中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_BUCKLDO_RPT_0_UNION */
#define PMIC_IRQ_L3_BUCKLDO_RPT_0_ADDR(base) ((base) + (0x01AAUL))

/* Register description: IRQ上报三级中断BUCK/LDO异常中断1，OCP中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_BUCKLDO_RPT_1_UNION */
#define PMIC_IRQ_L3_BUCKLDO_RPT_1_ADDR(base) ((base) + (0x01ABUL))

/* Register description: IRQ上报三级中断BUCK/LDO异常中断2，OCP中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_BUCKLDO_RPT_2_UNION */
#define PMIC_IRQ_L3_BUCKLDO_RPT_2_ADDR(base) ((base) + (0x01ACUL))

/* Register description: IRQ上报三级中断BUCK/LDO异常中断3，OCP中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_BUCKLDO_RPT_3_UNION */
#define PMIC_IRQ_L3_BUCKLDO_RPT_3_ADDR(base) ((base) + (0x01ADUL))

/* Register description: IRQ上报三级中断BUCK/LDO异常中断4，OCP中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_BUCKLDO_RPT_4_UNION */
#define PMIC_IRQ_L3_BUCKLDO_RPT_4_ADDR(base) ((base) + (0x01AEUL))

/* Register description: IRQ上报三级中断BUCK/LDO异常中断5，OCP中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_BUCKLDO_RPT_5_UNION */
#define PMIC_IRQ_L3_BUCKLDO_RPT_5_ADDR(base) ((base) + (0x01AFUL))

/* Register description: IRQ上报三级中断BUCK/LDO异常中断6，OCP中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_BUCKLDO_RPT_6_UNION */
#define PMIC_IRQ_L3_BUCKLDO_RPT_6_ADDR(base) ((base) + (0x01B0UL))

/* Register description: IRQ上报三级中断BUCK/LDO异常中断7，SCP中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_BUCKLDO_RPT_7_UNION */
#define PMIC_IRQ_L3_BUCKLDO_RPT_7_ADDR(base) ((base) + (0x01B1UL))

/* Register description: IRQ上报三级中断BUCK/LDO异常中断8，SCP中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_BUCKLDO_RPT_8_UNION */
#define PMIC_IRQ_L3_BUCKLDO_RPT_8_ADDR(base) ((base) + (0x01B2UL))

/* Register description: IRQ上报三级中断BUCK/LDO异常中断9，OVP中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_BUCKLDO_RPT_9_UNION */
#define PMIC_IRQ_L3_BUCKLDO_RPT_9_ADDR(base) ((base) + (0x01B3UL))

/* Register description: IRQ上报三级中断SOH中断0，SOH-OVP中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_SOH_RPT_0_UNION */
#define PMIC_IRQ_L3_SOH_RPT_0_ADDR(base)    ((base) + (0x01B6UL))

/* Register description: IRQ上报三级中断EIS中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_EIS_UNION */
#define PMIC_IRQ_L3_EIS_ADDR(base)          ((base) + (0x01B8UL))

/* Register description: IRQ上报三级中断，马达中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_LRA_RPT_UNION */
#define PMIC_IRQ_L3_LRA_RPT_ADDR(base)      ((base) + (0x01B9UL))

/* Register description: IRQ上报三级中断，VBUS_SENSE中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_VBUS_RPT_UNION */
#define PMIC_IRQ_L3_VBUS_RPT_ADDR(base)     ((base) + (0x01BAUL))

/* Register description: IRQ上报三级中断，RAMP中断0，BUCK二次ramp中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_RAMP_RPT_0_UNION */
#define PMIC_IRQ_L3_RAMP_RPT_0_ADDR(base)   ((base) + (0x01BBUL))

/* Register description: IRQ上报三级中断，RAMP中断1，BUCK二次ramp中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_RAMP_RPT_1_UNION */
#define PMIC_IRQ_L3_RAMP_RPT_1_ADDR(base)   ((base) + (0x01BCUL))

/* Register description: IRQ上报三级中断，PowerSequence中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_PS_RPT_UNION */
#define PMIC_IRQ_L3_PS_RPT_ADDR(base)       ((base) + (0x01BDUL))

/* Register description: IRQ上报三级中断，外部芯片FAULT_N中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_FAULT_RPT_UNION */
#define PMIC_IRQ_L3_FAULT_RPT_ADDR(base)    ((base) + (0x01BEUL))

/* Register description: VSYS跌落电压检测中断寄存器。
   Bit domain definition UNION:  PMIC_VSYS_DROP_IRQ_UNION */
#define PMIC_VSYS_DROP_IRQ_ADDR(base)       ((base) + (0x01C1UL))


#else


/* Register description: IRQ上报二级中断寄存器0。
   Bit domain definition UNION:  PMIC_IRQ_L2_RPT_0_UNION */
#define PMIC_IRQ_L2_RPT_0_ADDR(base)        ((base) + (0x01A0))

/* Register description: IRQ上报二级中断寄存器1。
   Bit domain definition UNION:  PMIC_IRQ_L2_RPT_1_UNION */
#define PMIC_IRQ_L2_RPT_1_ADDR(base)        ((base) + (0x01A1))

/* Register description: IRQ上报三级中断PWRON_N按键中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_PWRON_RPT_UNION */
#define PMIC_IRQ_L3_PWRON_RPT_ADDR(base)    ((base) + (0x01A2))

/* Register description: IRQ上报三级中断VOICE音量键中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_VOICE_RPT_UNION */
#define PMIC_IRQ_L3_VOICE_RPT_ADDR(base)    ((base) + (0x01A3))

/* Register description: IRQ上报三级中断RTC中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_ALARM_RPT_UNION */
#define PMIC_IRQ_L3_ALARM_RPT_ADDR(base)    ((base) + (0x01A4))

/* Register description: IRQ上报三级中断温度保护中断0。
   Bit domain definition UNION:  PMIC_IRQ_L3_TEMP_RPT_0_UNION */
#define PMIC_IRQ_L3_TEMP_RPT_0_ADDR(base)   ((base) + (0x01A5))

/* Register description: IRQ上报三级中断温度保护中断1。
   Bit domain definition UNION:  PMIC_IRQ_L3_TEMP_RPT_1_UNION */
#define PMIC_IRQ_L3_TEMP_RPT_1_ADDR(base)   ((base) + (0x01A6))

/* Register description: IRQ上报三级中断温度保护中断2。
   Bit domain definition UNION:  PMIC_IRQ_L3_TEMP_RPT_2_UNION */
#define PMIC_IRQ_L3_TEMP_RPT_2_ADDR(base)   ((base) + (0x01A7))

/* Register description: IRQ上报三级中断SIM_HPD中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_SIM_HPD_UNION */
#define PMIC_IRQ_L3_SIM_HPD_ADDR(base)      ((base) + (0x01A8))

/* Register description: IRQ上报三级中断GPIO中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_GPIO_UNION */
#define PMIC_IRQ_L3_GPIO_ADDR(base)         ((base) + (0x01A9))

/* Register description: IRQ上报三级中断BUCK/LDO异常中断0，OCP中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_BUCKLDO_RPT_0_UNION */
#define PMIC_IRQ_L3_BUCKLDO_RPT_0_ADDR(base) ((base) + (0x01AA))

/* Register description: IRQ上报三级中断BUCK/LDO异常中断1，OCP中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_BUCKLDO_RPT_1_UNION */
#define PMIC_IRQ_L3_BUCKLDO_RPT_1_ADDR(base) ((base) + (0x01AB))

/* Register description: IRQ上报三级中断BUCK/LDO异常中断2，OCP中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_BUCKLDO_RPT_2_UNION */
#define PMIC_IRQ_L3_BUCKLDO_RPT_2_ADDR(base) ((base) + (0x01AC))

/* Register description: IRQ上报三级中断BUCK/LDO异常中断3，OCP中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_BUCKLDO_RPT_3_UNION */
#define PMIC_IRQ_L3_BUCKLDO_RPT_3_ADDR(base) ((base) + (0x01AD))

/* Register description: IRQ上报三级中断BUCK/LDO异常中断4，OCP中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_BUCKLDO_RPT_4_UNION */
#define PMIC_IRQ_L3_BUCKLDO_RPT_4_ADDR(base) ((base) + (0x01AE))

/* Register description: IRQ上报三级中断BUCK/LDO异常中断5，OCP中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_BUCKLDO_RPT_5_UNION */
#define PMIC_IRQ_L3_BUCKLDO_RPT_5_ADDR(base) ((base) + (0x01AF))

/* Register description: IRQ上报三级中断BUCK/LDO异常中断6，OCP中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_BUCKLDO_RPT_6_UNION */
#define PMIC_IRQ_L3_BUCKLDO_RPT_6_ADDR(base) ((base) + (0x01B0))

/* Register description: IRQ上报三级中断BUCK/LDO异常中断7，SCP中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_BUCKLDO_RPT_7_UNION */
#define PMIC_IRQ_L3_BUCKLDO_RPT_7_ADDR(base) ((base) + (0x01B1))

/* Register description: IRQ上报三级中断BUCK/LDO异常中断8，SCP中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_BUCKLDO_RPT_8_UNION */
#define PMIC_IRQ_L3_BUCKLDO_RPT_8_ADDR(base) ((base) + (0x01B2))

/* Register description: IRQ上报三级中断BUCK/LDO异常中断9，OVP中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_BUCKLDO_RPT_9_UNION */
#define PMIC_IRQ_L3_BUCKLDO_RPT_9_ADDR(base) ((base) + (0x01B3))

/* Register description: IRQ上报三级中断SOH中断0，SOH-OVP中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_SOH_RPT_0_UNION */
#define PMIC_IRQ_L3_SOH_RPT_0_ADDR(base)    ((base) + (0x01B6))

/* Register description: IRQ上报三级中断EIS中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_EIS_UNION */
#define PMIC_IRQ_L3_EIS_ADDR(base)          ((base) + (0x01B8))

/* Register description: IRQ上报三级中断，马达中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_LRA_RPT_UNION */
#define PMIC_IRQ_L3_LRA_RPT_ADDR(base)      ((base) + (0x01B9))

/* Register description: IRQ上报三级中断，VBUS_SENSE中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_VBUS_RPT_UNION */
#define PMIC_IRQ_L3_VBUS_RPT_ADDR(base)     ((base) + (0x01BA))

/* Register description: IRQ上报三级中断，RAMP中断0，BUCK二次ramp中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_RAMP_RPT_0_UNION */
#define PMIC_IRQ_L3_RAMP_RPT_0_ADDR(base)   ((base) + (0x01BB))

/* Register description: IRQ上报三级中断，RAMP中断1，BUCK二次ramp中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_RAMP_RPT_1_UNION */
#define PMIC_IRQ_L3_RAMP_RPT_1_ADDR(base)   ((base) + (0x01BC))

/* Register description: IRQ上报三级中断，PowerSequence中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_PS_RPT_UNION */
#define PMIC_IRQ_L3_PS_RPT_ADDR(base)       ((base) + (0x01BD))

/* Register description: IRQ上报三级中断，外部芯片FAULT_N中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_FAULT_RPT_UNION */
#define PMIC_IRQ_L3_FAULT_RPT_ADDR(base)    ((base) + (0x01BE))

/* Register description: VSYS跌落电压检测中断寄存器。
   Bit domain definition UNION:  PMIC_VSYS_DROP_IRQ_UNION */
#define PMIC_VSYS_DROP_IRQ_ADDR(base)       ((base) + (0x01C1))


#endif


/****************************************************************************
                     (3/17) PMU_IRQ_MASK
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description: IRQ上报二级中断屏蔽寄存器0。
   Bit domain definition UNION:  PMIC_IRQ_L2_MASK_0_UNION */
#define PMIC_IRQ_L2_MASK_0_ADDR(base)       ((base) + (0x01D0UL))

/* Register description: IRQ上报二级中断屏蔽寄存器1。
   Bit domain definition UNION:  PMIC_IRQ_L2_MASK_1_UNION */
#define PMIC_IRQ_L2_MASK_1_ADDR(base)       ((base) + (0x01D1UL))

/* Register description: IRQ上报三级中断PWRON_N按键中断屏蔽寄存器。
   Bit domain definition UNION:  PMIC_IRQ_L3_PWRON_MASK_UNION */
#define PMIC_IRQ_L3_PWRON_MASK_ADDR(base)   ((base) + (0x01D2UL))

/* Register description: IRQ上报三级中断VOICE音量键中断屏蔽寄存器。
   Bit domain definition UNION:  PMIC_IRQ_L3_VOICE_MASK_UNION */
#define PMIC_IRQ_L3_VOICE_MASK_ADDR(base)   ((base) + (0x01D3UL))

/* Register description: IRQ上报三级中断ALARM中断屏蔽寄存器。
   Bit domain definition UNION:  PMIC_IRQ_L3_ALARM_MASK_UNION */
#define PMIC_IRQ_L3_ALARM_MASK_ADDR(base)   ((base) + (0x01D4UL))

/* Register description: IRQ上报三级中断温度保护中断屏蔽寄存器0。
   Bit domain definition UNION:  PMIC_IRQ_L3_TEMP_MASK_0_UNION */
#define PMIC_IRQ_L3_TEMP_MASK_0_ADDR(base)  ((base) + (0x01D5UL))

/* Register description: IRQ上报三级中断温度保护中断屏蔽寄存器1。
   Bit domain definition UNION:  PMIC_IRQ_L3_TEMP_MASK_1_UNION */
#define PMIC_IRQ_L3_TEMP_MASK_1_ADDR(base)  ((base) + (0x01D6UL))

/* Register description: IRQ上报三级中断温度保护中断屏蔽寄存器2。
   Bit domain definition UNION:  PMIC_IRQ_L3_TEMP_MASK_2_UNION */
#define PMIC_IRQ_L3_TEMP_MASK_2_ADDR(base)  ((base) + (0x01D7UL))

/* Register description: IRQ上报三级中断SIM_HPD中断屏蔽寄存器。
   Bit domain definition UNION:  PMIC_IRQ_L3_SIM_HPD_MASK_UNION */
#define PMIC_IRQ_L3_SIM_HPD_MASK_ADDR(base) ((base) + (0x01D8UL))

/* Register description: IRQ上报三级中断GPIO中断屏蔽寄存器。
   Bit domain definition UNION:  PMIC_IRQ_L3_GPIO_MASK_UNION */
#define PMIC_IRQ_L3_GPIO_MASK_ADDR(base)    ((base) + (0x01D9UL))

/* Register description: IRQ上报三级中断BUCK/LDO异常中断屏蔽0，OCP中断屏蔽。
   Bit domain definition UNION:  PMIC_IRQ_L3_BUCKLDO_MASK_0_UNION */
#define PMIC_IRQ_L3_BUCKLDO_MASK_0_ADDR(base) ((base) + (0x01DAUL))

/* Register description: IRQ上报三级中断BUCK/LDO异常中断屏蔽1，OCP中断屏蔽。
   Bit domain definition UNION:  PMIC_IRQ_L3_BUCKLDO_MASK_1_UNION */
#define PMIC_IRQ_L3_BUCKLDO_MASK_1_ADDR(base) ((base) + (0x01DBUL))

/* Register description: IRQ上报三级中断BUCK/LDO异常中断屏蔽2，OCP中断屏蔽。
   Bit domain definition UNION:  PMIC_IRQ_L3_BUCKLDO_MASK_2_UNION */
#define PMIC_IRQ_L3_BUCKLDO_MASK_2_ADDR(base) ((base) + (0x01DCUL))

/* Register description: IRQ上报三级中断BUCK/LDO异常中断屏蔽3，OCP中断屏蔽。
   Bit domain definition UNION:  PMIC_IRQ_L3_BUCKLDO_MASK_3_UNION */
#define PMIC_IRQ_L3_BUCKLDO_MASK_3_ADDR(base) ((base) + (0x01DDUL))

/* Register description: IRQ上报三级中断BUCK/LDO异常中断屏蔽4，OCP中断屏蔽。
   Bit domain definition UNION:  PMIC_IRQ_L3_BUCKLDO_MASK_4_UNION */
#define PMIC_IRQ_L3_BUCKLDO_MASK_4_ADDR(base) ((base) + (0x01DEUL))

/* Register description: IRQ上报三级中断BUCK/LDO异常中断屏蔽5，OCP中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_BUCKLDO_MASK_5_UNION */
#define PMIC_IRQ_L3_BUCKLDO_MASK_5_ADDR(base) ((base) + (0x01DFUL))

/* Register description: IRQ上报三级中断BUCK/LDO异常中断屏蔽6，OCP中断屏蔽。
   Bit domain definition UNION:  PMIC_IRQ_L3_BUCKLDO_MASK_6_UNION */
#define PMIC_IRQ_L3_BUCKLDO_MASK_6_ADDR(base) ((base) + (0x01E0UL))

/* Register description: IRQ上报三级中断BUCK/LDO异常中断屏蔽7，SCP中断屏蔽。
   Bit domain definition UNION:  PMIC_IRQ_L3_BUCKLDO_MASK_7_UNION */
#define PMIC_IRQ_L3_BUCKLDO_MASK_7_ADDR(base) ((base) + (0x01E1UL))

/* Register description: IRQ上报三级中断BUCK/LDO异常中断屏蔽8，SCP中断屏蔽。
   Bit domain definition UNION:  PMIC_IRQ_L3_BUCKLDO_MASK_8_UNION */
#define PMIC_IRQ_L3_BUCKLDO_MASK_8_ADDR(base) ((base) + (0x01E2UL))

/* Register description: IRQ上报三级中断BUCK/LDO异常中断屏蔽9，OVP中断屏蔽。
   Bit domain definition UNION:  PMIC_IRQ_L3_BUCKLDO_MASK_9_UNION */
#define PMIC_IRQ_L3_BUCKLDO_MASK_9_ADDR(base) ((base) + (0x01E3UL))

/* Register description: IRQ上报三级中断SOH中断屏蔽0，SOH-OVP中断屏蔽。
   Bit domain definition UNION:  PMIC_IRQ_L3_SOH_MASK_0_UNION */
#define PMIC_IRQ_L3_SOH_MASK_0_ADDR(base)   ((base) + (0x01E6UL))

/* Register description: IRQ上报三级中断EIS中断屏蔽。
   Bit domain definition UNION:  PMIC_IRQ_L3_EIS_MASK_UNION */
#define PMIC_IRQ_L3_EIS_MASK_ADDR(base)     ((base) + (0x01E8UL))

/* Register description: IRQ上报三级中断，马达中断屏蔽。
   Bit domain definition UNION:  PMIC_IRQ_L3_LRA_MASK_UNION */
#define PMIC_IRQ_L3_LRA_MASK_ADDR(base)     ((base) + (0x01E9UL))

/* Register description: IRQ上报三级中断，VBUS_SENSE中断屏蔽。
   Bit domain definition UNION:  PMIC_IRQ_L3_VBUS_MASK_UNION */
#define PMIC_IRQ_L3_VBUS_MASK_ADDR(base)    ((base) + (0x01EAUL))

/* Register description: IRQ上报三级中断，RAMP中断屏蔽0，BUCK二次ramp中断屏蔽。
   Bit domain definition UNION:  PMIC_IRQ_L3_RAMP_MASK_0_UNION */
#define PMIC_IRQ_L3_RAMP_MASK_0_ADDR(base)  ((base) + (0x01EBUL))

/* Register description: IRQ上报三级中断，RAMP中断屏蔽1，BUCK二次ramp中断屏蔽。
   Bit domain definition UNION:  PMIC_IRQ_L3_RAMP_MASK_1_UNION */
#define PMIC_IRQ_L3_RAMP_MASK_1_ADDR(base)  ((base) + (0x01ECUL))

/* Register description: IRQ上报三级中断，PowerSequence中断屏蔽。
   Bit domain definition UNION:  PMIC_IRQ_L3_PS_MASK_UNION */
#define PMIC_IRQ_L3_PS_MASK_ADDR(base)      ((base) + (0x01EDUL))

/* Register description: IRQ上报三级中断，外部芯片FAULT_N中断屏蔽。
   Bit domain definition UNION:  PMIC_IRQ_L3_FAULT_MASK_UNION */
#define PMIC_IRQ_L3_FAULT_MASK_ADDR(base)   ((base) + (0x01EEUL))

/* Register description: VBAT_DROP中断MASK控制寄存器。
   Bit domain definition UNION:  PMIC_VSYS_DROP_IRQ_MASK_UNION */
#define PMIC_VSYS_DROP_IRQ_MASK_ADDR(base)  ((base) + (0x01F1UL))


#else


/* Register description: IRQ上报二级中断屏蔽寄存器0。
   Bit domain definition UNION:  PMIC_IRQ_L2_MASK_0_UNION */
#define PMIC_IRQ_L2_MASK_0_ADDR(base)       ((base) + (0x01D0))

/* Register description: IRQ上报二级中断屏蔽寄存器1。
   Bit domain definition UNION:  PMIC_IRQ_L2_MASK_1_UNION */
#define PMIC_IRQ_L2_MASK_1_ADDR(base)       ((base) + (0x01D1))

/* Register description: IRQ上报三级中断PWRON_N按键中断屏蔽寄存器。
   Bit domain definition UNION:  PMIC_IRQ_L3_PWRON_MASK_UNION */
#define PMIC_IRQ_L3_PWRON_MASK_ADDR(base)   ((base) + (0x01D2))

/* Register description: IRQ上报三级中断VOICE音量键中断屏蔽寄存器。
   Bit domain definition UNION:  PMIC_IRQ_L3_VOICE_MASK_UNION */
#define PMIC_IRQ_L3_VOICE_MASK_ADDR(base)   ((base) + (0x01D3))

/* Register description: IRQ上报三级中断ALARM中断屏蔽寄存器。
   Bit domain definition UNION:  PMIC_IRQ_L3_ALARM_MASK_UNION */
#define PMIC_IRQ_L3_ALARM_MASK_ADDR(base)   ((base) + (0x01D4))

/* Register description: IRQ上报三级中断温度保护中断屏蔽寄存器0。
   Bit domain definition UNION:  PMIC_IRQ_L3_TEMP_MASK_0_UNION */
#define PMIC_IRQ_L3_TEMP_MASK_0_ADDR(base)  ((base) + (0x01D5))

/* Register description: IRQ上报三级中断温度保护中断屏蔽寄存器1。
   Bit domain definition UNION:  PMIC_IRQ_L3_TEMP_MASK_1_UNION */
#define PMIC_IRQ_L3_TEMP_MASK_1_ADDR(base)  ((base) + (0x01D6))

/* Register description: IRQ上报三级中断温度保护中断屏蔽寄存器2。
   Bit domain definition UNION:  PMIC_IRQ_L3_TEMP_MASK_2_UNION */
#define PMIC_IRQ_L3_TEMP_MASK_2_ADDR(base)  ((base) + (0x01D7))

/* Register description: IRQ上报三级中断SIM_HPD中断屏蔽寄存器。
   Bit domain definition UNION:  PMIC_IRQ_L3_SIM_HPD_MASK_UNION */
#define PMIC_IRQ_L3_SIM_HPD_MASK_ADDR(base) ((base) + (0x01D8))

/* Register description: IRQ上报三级中断GPIO中断屏蔽寄存器。
   Bit domain definition UNION:  PMIC_IRQ_L3_GPIO_MASK_UNION */
#define PMIC_IRQ_L3_GPIO_MASK_ADDR(base)    ((base) + (0x01D9))

/* Register description: IRQ上报三级中断BUCK/LDO异常中断屏蔽0，OCP中断屏蔽。
   Bit domain definition UNION:  PMIC_IRQ_L3_BUCKLDO_MASK_0_UNION */
#define PMIC_IRQ_L3_BUCKLDO_MASK_0_ADDR(base) ((base) + (0x01DA))

/* Register description: IRQ上报三级中断BUCK/LDO异常中断屏蔽1，OCP中断屏蔽。
   Bit domain definition UNION:  PMIC_IRQ_L3_BUCKLDO_MASK_1_UNION */
#define PMIC_IRQ_L3_BUCKLDO_MASK_1_ADDR(base) ((base) + (0x01DB))

/* Register description: IRQ上报三级中断BUCK/LDO异常中断屏蔽2，OCP中断屏蔽。
   Bit domain definition UNION:  PMIC_IRQ_L3_BUCKLDO_MASK_2_UNION */
#define PMIC_IRQ_L3_BUCKLDO_MASK_2_ADDR(base) ((base) + (0x01DC))

/* Register description: IRQ上报三级中断BUCK/LDO异常中断屏蔽3，OCP中断屏蔽。
   Bit domain definition UNION:  PMIC_IRQ_L3_BUCKLDO_MASK_3_UNION */
#define PMIC_IRQ_L3_BUCKLDO_MASK_3_ADDR(base) ((base) + (0x01DD))

/* Register description: IRQ上报三级中断BUCK/LDO异常中断屏蔽4，OCP中断屏蔽。
   Bit domain definition UNION:  PMIC_IRQ_L3_BUCKLDO_MASK_4_UNION */
#define PMIC_IRQ_L3_BUCKLDO_MASK_4_ADDR(base) ((base) + (0x01DE))

/* Register description: IRQ上报三级中断BUCK/LDO异常中断屏蔽5，OCP中断。
   Bit domain definition UNION:  PMIC_IRQ_L3_BUCKLDO_MASK_5_UNION */
#define PMIC_IRQ_L3_BUCKLDO_MASK_5_ADDR(base) ((base) + (0x01DF))

/* Register description: IRQ上报三级中断BUCK/LDO异常中断屏蔽6，OCP中断屏蔽。
   Bit domain definition UNION:  PMIC_IRQ_L3_BUCKLDO_MASK_6_UNION */
#define PMIC_IRQ_L3_BUCKLDO_MASK_6_ADDR(base) ((base) + (0x01E0))

/* Register description: IRQ上报三级中断BUCK/LDO异常中断屏蔽7，SCP中断屏蔽。
   Bit domain definition UNION:  PMIC_IRQ_L3_BUCKLDO_MASK_7_UNION */
#define PMIC_IRQ_L3_BUCKLDO_MASK_7_ADDR(base) ((base) + (0x01E1))

/* Register description: IRQ上报三级中断BUCK/LDO异常中断屏蔽8，SCP中断屏蔽。
   Bit domain definition UNION:  PMIC_IRQ_L3_BUCKLDO_MASK_8_UNION */
#define PMIC_IRQ_L3_BUCKLDO_MASK_8_ADDR(base) ((base) + (0x01E2))

/* Register description: IRQ上报三级中断BUCK/LDO异常中断屏蔽9，OVP中断屏蔽。
   Bit domain definition UNION:  PMIC_IRQ_L3_BUCKLDO_MASK_9_UNION */
#define PMIC_IRQ_L3_BUCKLDO_MASK_9_ADDR(base) ((base) + (0x01E3))

/* Register description: IRQ上报三级中断SOH中断屏蔽0，SOH-OVP中断屏蔽。
   Bit domain definition UNION:  PMIC_IRQ_L3_SOH_MASK_0_UNION */
#define PMIC_IRQ_L3_SOH_MASK_0_ADDR(base)   ((base) + (0x01E6))

/* Register description: IRQ上报三级中断EIS中断屏蔽。
   Bit domain definition UNION:  PMIC_IRQ_L3_EIS_MASK_UNION */
#define PMIC_IRQ_L3_EIS_MASK_ADDR(base)     ((base) + (0x01E8))

/* Register description: IRQ上报三级中断，马达中断屏蔽。
   Bit domain definition UNION:  PMIC_IRQ_L3_LRA_MASK_UNION */
#define PMIC_IRQ_L3_LRA_MASK_ADDR(base)     ((base) + (0x01E9))

/* Register description: IRQ上报三级中断，VBUS_SENSE中断屏蔽。
   Bit domain definition UNION:  PMIC_IRQ_L3_VBUS_MASK_UNION */
#define PMIC_IRQ_L3_VBUS_MASK_ADDR(base)    ((base) + (0x01EA))

/* Register description: IRQ上报三级中断，RAMP中断屏蔽0，BUCK二次ramp中断屏蔽。
   Bit domain definition UNION:  PMIC_IRQ_L3_RAMP_MASK_0_UNION */
#define PMIC_IRQ_L3_RAMP_MASK_0_ADDR(base)  ((base) + (0x01EB))

/* Register description: IRQ上报三级中断，RAMP中断屏蔽1，BUCK二次ramp中断屏蔽。
   Bit domain definition UNION:  PMIC_IRQ_L3_RAMP_MASK_1_UNION */
#define PMIC_IRQ_L3_RAMP_MASK_1_ADDR(base)  ((base) + (0x01EC))

/* Register description: IRQ上报三级中断，PowerSequence中断屏蔽。
   Bit domain definition UNION:  PMIC_IRQ_L3_PS_MASK_UNION */
#define PMIC_IRQ_L3_PS_MASK_ADDR(base)      ((base) + (0x01ED))

/* Register description: IRQ上报三级中断，外部芯片FAULT_N中断屏蔽。
   Bit domain definition UNION:  PMIC_IRQ_L3_FAULT_MASK_UNION */
#define PMIC_IRQ_L3_FAULT_MASK_ADDR(base)   ((base) + (0x01EE))

/* Register description: VBAT_DROP中断MASK控制寄存器。
   Bit domain definition UNION:  PMIC_VSYS_DROP_IRQ_MASK_UNION */
#define PMIC_VSYS_DROP_IRQ_MASK_ADDR(base)  ((base) + (0x01F1))


#endif


/****************************************************************************
                     (4/17) NP_PMU_EVENT
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description: 事件记录寄存器0。
   Bit domain definition UNION:  PMIC_NP_RECORD0_UNION */
#define PMIC_NP_RECORD0_ADDR(base)          ((base) + (0x0200UL))

/* Register description: 事件记录寄存器1。
   Bit domain definition UNION:  PMIC_NP_RECORD1_UNION */
#define PMIC_NP_RECORD1_ADDR(base)          ((base) + (0x0201UL))

/* Register description: 事件记录寄存器2。
   Bit domain definition UNION:  PMIC_NP_RECORD2_UNION */
#define PMIC_NP_RECORD2_ADDR(base)          ((base) + (0x0202UL))

/* Register description: 事件记录寄存器3。
   Bit domain definition UNION:  PMIC_NP_RECORD3_UNION */
#define PMIC_NP_RECORD3_ADDR(base)          ((base) + (0x0203UL))

/* Register description: 校准事件记录寄存器0。
   Bit domain definition UNION:  PMIC_NP_CALI_RECORD0_UNION */
#define PMIC_NP_CALI_RECORD0_ADDR(base)     ((base) + (0x0204UL))

/* Register description: 校准事件记录寄存器1。
   Bit domain definition UNION:  PMIC_NP_CALI_RECORD1_UNION */
#define PMIC_NP_CALI_RECORD1_ADDR(base)     ((base) + (0x0205UL))

/* Register description: BUCK/LDO OCP事件记录寄存器0。
   Bit domain definition UNION:  PMIC_NP_OCP0_UNION */
#define PMIC_NP_OCP0_ADDR(base)             ((base) + (0x0206UL))

/* Register description: BUCK/LDO OCP事件记录寄存器1。
   Bit domain definition UNION:  PMIC_NP_OCP1_UNION */
#define PMIC_NP_OCP1_ADDR(base)             ((base) + (0x0207UL))

/* Register description: BUCK/LDO OCP事件记录寄存器2。
   Bit domain definition UNION:  PMIC_NP_OCP2_UNION */
#define PMIC_NP_OCP2_ADDR(base)             ((base) + (0x0208UL))

/* Register description: BUCK/LDO OCP事件记录寄存器3。
   Bit domain definition UNION:  PMIC_NP_OCP3_UNION */
#define PMIC_NP_OCP3_ADDR(base)             ((base) + (0x0209UL))

/* Register description: BUCK/LDO OCP事件记录寄存器4。
   Bit domain definition UNION:  PMIC_NP_OCP4_UNION */
#define PMIC_NP_OCP4_ADDR(base)             ((base) + (0x020AUL))

/* Register description: BUCK/LDO OCP事件记录寄存器5。
   Bit domain definition UNION:  PMIC_NP_OCP5_UNION */
#define PMIC_NP_OCP5_ADDR(base)             ((base) + (0x020BUL))

/* Register description: BUCK/LDO OCP事件记录寄存器6。
   Bit domain definition UNION:  PMIC_NP_OCP6_UNION */
#define PMIC_NP_OCP6_ADDR(base)             ((base) + (0x020CUL))

/* Register description: BUCK SCP事件记录寄存器0。
   Bit domain definition UNION:  PMIC_NP_SCP0_UNION */
#define PMIC_NP_SCP0_ADDR(base)             ((base) + (0x020DUL))

/* Register description: BUCK SCP事件记录寄存器1。
   Bit domain definition UNION:  PMIC_NP_SCP1_UNION */
#define PMIC_NP_SCP1_ADDR(base)             ((base) + (0x020EUL))

/* Register description: BUCK OVP事件记录寄存器0。
   Bit domain definition UNION:  PMIC_NP_OVP0_UNION */
#define PMIC_NP_OVP0_ADDR(base)             ((base) + (0x020FUL))

/* Register description: BUCK 过温事件记录寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK_TEMP0_UNION */
#define PMIC_NP_BUCK_TEMP0_ADDR(base)       ((base) + (0x0210UL))

/* Register description: BUCK 过温事件记录寄存器1。
   Bit domain definition UNION:  PMIC_NP_BUCK_TEMP1_UNION */
#define PMIC_NP_BUCK_TEMP1_ADDR(base)       ((base) + (0x0211UL))

/* Register description: ramp事件记录寄存器0。
   Bit domain definition UNION:  PMIC_NP_RAMP_EVENT0_UNION */
#define PMIC_NP_RAMP_EVENT0_ADDR(base)      ((base) + (0x0215UL))

/* Register description: ramp事件记录寄存器1。
   Bit domain definition UNION:  PMIC_NP_RAMP_EVENT1_UNION */
#define PMIC_NP_RAMP_EVENT1_ADDR(base)      ((base) + (0x0216UL))

/* Register description: ramp异常事件记录寄存器2。
   Bit domain definition UNION:  PMIC_NP_RAMP_EVENT2_UNION */
#define PMIC_NP_RAMP_EVENT2_ADDR(base)      ((base) + (0x0217UL))

/* Register description: ramp异常事件记录寄存器3。
   Bit domain definition UNION:  PMIC_NP_RAMP_EVENT3_UNION */
#define PMIC_NP_RAMP_EVENT3_ADDR(base)      ((base) + (0x0218UL))

/* Register description: SOH高阈值事件记录。
   Bit domain definition UNION:  PMIC_NP_SOH_RECORD_UNION */
#define PMIC_NP_SOH_RECORD_ADDR(base)       ((base) + (0x0219UL))

/* Register description: COUL 关机OCV事件记录寄存器0。
   Bit domain definition UNION:  PMIC_NP_COUL_RECORD0_UNION */
#define PMIC_NP_COUL_RECORD0_ADDR(base)     ((base) + (0x021BUL))

/* Register description: COUL 关机OCV事件记录寄存器1。
   Bit domain definition UNION:  PMIC_NP_COUL_RECORD1_UNION */
#define PMIC_NP_COUL_RECORD1_ADDR(base)     ((base) + (0x021CUL))

/* Register description: COUL 关机OCV事件记录寄存器2。
   Bit domain definition UNION:  PMIC_NP_COUL_RECORD2_UNION */
#define PMIC_NP_COUL_RECORD2_ADDR(base)     ((base) + (0x021DUL))

/* Register description: PowerSequence事件记录。
   Bit domain definition UNION:  PMIC_NP_PS_RECORD_UNION */
#define PMIC_NP_PS_RECORD_ADDR(base)        ((base) + (0x021EUL))

/* Register description: 外部扩展芯片异常事件记录。
   Bit domain definition UNION:  PMIC_NP_FAULT_RECORD_UNION */
#define PMIC_NP_FAULT_RECORD_ADDR(base)     ((base) + (0x021FUL))

/* Register description: VSYS浪涌电压检测异常事件记录寄存器。
   Bit domain definition UNION:  PMIC_NP_VSYS_SURGE_RECORD_UNION */
#define PMIC_NP_VSYS_SURGE_RECORD_ADDR(base) ((base) + (0x0220UL))

/* Register description: VSYS跌落电压检测异常事件记录寄存器。
   Bit domain definition UNION:  PMIC_NP_VSYS_DROP_RECORD_UNION */
#define PMIC_NP_VSYS_DROP_RECORD_ADDR(base) ((base) + (0x0225UL))


#else


/* Register description: 事件记录寄存器0。
   Bit domain definition UNION:  PMIC_NP_RECORD0_UNION */
#define PMIC_NP_RECORD0_ADDR(base)          ((base) + (0x0200))

/* Register description: 事件记录寄存器1。
   Bit domain definition UNION:  PMIC_NP_RECORD1_UNION */
#define PMIC_NP_RECORD1_ADDR(base)          ((base) + (0x0201))

/* Register description: 事件记录寄存器2。
   Bit domain definition UNION:  PMIC_NP_RECORD2_UNION */
#define PMIC_NP_RECORD2_ADDR(base)          ((base) + (0x0202))

/* Register description: 事件记录寄存器3。
   Bit domain definition UNION:  PMIC_NP_RECORD3_UNION */
#define PMIC_NP_RECORD3_ADDR(base)          ((base) + (0x0203))

/* Register description: 校准事件记录寄存器0。
   Bit domain definition UNION:  PMIC_NP_CALI_RECORD0_UNION */
#define PMIC_NP_CALI_RECORD0_ADDR(base)     ((base) + (0x0204))

/* Register description: 校准事件记录寄存器1。
   Bit domain definition UNION:  PMIC_NP_CALI_RECORD1_UNION */
#define PMIC_NP_CALI_RECORD1_ADDR(base)     ((base) + (0x0205))

/* Register description: BUCK/LDO OCP事件记录寄存器0。
   Bit domain definition UNION:  PMIC_NP_OCP0_UNION */
#define PMIC_NP_OCP0_ADDR(base)             ((base) + (0x0206))

/* Register description: BUCK/LDO OCP事件记录寄存器1。
   Bit domain definition UNION:  PMIC_NP_OCP1_UNION */
#define PMIC_NP_OCP1_ADDR(base)             ((base) + (0x0207))

/* Register description: BUCK/LDO OCP事件记录寄存器2。
   Bit domain definition UNION:  PMIC_NP_OCP2_UNION */
#define PMIC_NP_OCP2_ADDR(base)             ((base) + (0x0208))

/* Register description: BUCK/LDO OCP事件记录寄存器3。
   Bit domain definition UNION:  PMIC_NP_OCP3_UNION */
#define PMIC_NP_OCP3_ADDR(base)             ((base) + (0x0209))

/* Register description: BUCK/LDO OCP事件记录寄存器4。
   Bit domain definition UNION:  PMIC_NP_OCP4_UNION */
#define PMIC_NP_OCP4_ADDR(base)             ((base) + (0x020A))

/* Register description: BUCK/LDO OCP事件记录寄存器5。
   Bit domain definition UNION:  PMIC_NP_OCP5_UNION */
#define PMIC_NP_OCP5_ADDR(base)             ((base) + (0x020B))

/* Register description: BUCK/LDO OCP事件记录寄存器6。
   Bit domain definition UNION:  PMIC_NP_OCP6_UNION */
#define PMIC_NP_OCP6_ADDR(base)             ((base) + (0x020C))

/* Register description: BUCK SCP事件记录寄存器0。
   Bit domain definition UNION:  PMIC_NP_SCP0_UNION */
#define PMIC_NP_SCP0_ADDR(base)             ((base) + (0x020D))

/* Register description: BUCK SCP事件记录寄存器1。
   Bit domain definition UNION:  PMIC_NP_SCP1_UNION */
#define PMIC_NP_SCP1_ADDR(base)             ((base) + (0x020E))

/* Register description: BUCK OVP事件记录寄存器0。
   Bit domain definition UNION:  PMIC_NP_OVP0_UNION */
#define PMIC_NP_OVP0_ADDR(base)             ((base) + (0x020F))

/* Register description: BUCK 过温事件记录寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK_TEMP0_UNION */
#define PMIC_NP_BUCK_TEMP0_ADDR(base)       ((base) + (0x0210))

/* Register description: BUCK 过温事件记录寄存器1。
   Bit domain definition UNION:  PMIC_NP_BUCK_TEMP1_UNION */
#define PMIC_NP_BUCK_TEMP1_ADDR(base)       ((base) + (0x0211))

/* Register description: ramp事件记录寄存器0。
   Bit domain definition UNION:  PMIC_NP_RAMP_EVENT0_UNION */
#define PMIC_NP_RAMP_EVENT0_ADDR(base)      ((base) + (0x0215))

/* Register description: ramp事件记录寄存器1。
   Bit domain definition UNION:  PMIC_NP_RAMP_EVENT1_UNION */
#define PMIC_NP_RAMP_EVENT1_ADDR(base)      ((base) + (0x0216))

/* Register description: ramp异常事件记录寄存器2。
   Bit domain definition UNION:  PMIC_NP_RAMP_EVENT2_UNION */
#define PMIC_NP_RAMP_EVENT2_ADDR(base)      ((base) + (0x0217))

/* Register description: ramp异常事件记录寄存器3。
   Bit domain definition UNION:  PMIC_NP_RAMP_EVENT3_UNION */
#define PMIC_NP_RAMP_EVENT3_ADDR(base)      ((base) + (0x0218))

/* Register description: SOH高阈值事件记录。
   Bit domain definition UNION:  PMIC_NP_SOH_RECORD_UNION */
#define PMIC_NP_SOH_RECORD_ADDR(base)       ((base) + (0x0219))

/* Register description: COUL 关机OCV事件记录寄存器0。
   Bit domain definition UNION:  PMIC_NP_COUL_RECORD0_UNION */
#define PMIC_NP_COUL_RECORD0_ADDR(base)     ((base) + (0x021B))

/* Register description: COUL 关机OCV事件记录寄存器1。
   Bit domain definition UNION:  PMIC_NP_COUL_RECORD1_UNION */
#define PMIC_NP_COUL_RECORD1_ADDR(base)     ((base) + (0x021C))

/* Register description: COUL 关机OCV事件记录寄存器2。
   Bit domain definition UNION:  PMIC_NP_COUL_RECORD2_UNION */
#define PMIC_NP_COUL_RECORD2_ADDR(base)     ((base) + (0x021D))

/* Register description: PowerSequence事件记录。
   Bit domain definition UNION:  PMIC_NP_PS_RECORD_UNION */
#define PMIC_NP_PS_RECORD_ADDR(base)        ((base) + (0x021E))

/* Register description: 外部扩展芯片异常事件记录。
   Bit domain definition UNION:  PMIC_NP_FAULT_RECORD_UNION */
#define PMIC_NP_FAULT_RECORD_ADDR(base)     ((base) + (0x021F))

/* Register description: VSYS浪涌电压检测异常事件记录寄存器。
   Bit domain definition UNION:  PMIC_NP_VSYS_SURGE_RECORD_UNION */
#define PMIC_NP_VSYS_SURGE_RECORD_ADDR(base) ((base) + (0x0220))

/* Register description: VSYS跌落电压检测异常事件记录寄存器。
   Bit domain definition UNION:  PMIC_NP_VSYS_DROP_RECORD_UNION */
#define PMIC_NP_VSYS_DROP_RECORD_ADDR(base) ((base) + (0x0225))


#endif


/****************************************************************************
                     (5/17) XOADC
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description: ADC硬件自校准结束指示寄存器。
   Bit domain definition UNION:  PMIC_XOADC_PWRUP_CALI_END_UNION */
#define PMIC_XOADC_PWRUP_CALI_END_ADDR(base) ((base) + (0x03A0UL))

/* Register description: ADC硬件自校准平均值寄存器。
   Bit domain definition UNION:  PMIC_XOADC_AUTOCALI_AVE0_UNION */
#define PMIC_XOADC_AUTOCALI_AVE0_ADDR(base) ((base) + (0x03A1UL))

/* Register description: ADC硬件自校准平均值寄存器。
   Bit domain definition UNION:  PMIC_XOADC_AUTOCALI_AVE1_UNION */
#define PMIC_XOADC_AUTOCALI_AVE1_ADDR(base) ((base) + (0x03A2UL))

/* Register description: ADC硬件自校准平均值寄存器。
   Bit domain definition UNION:  PMIC_XOADC_AUTOCALI_AVE2_UNION */
#define PMIC_XOADC_AUTOCALI_AVE2_ADDR(base) ((base) + (0x03A3UL))

/* Register description: ADC硬件自校准平均值寄存器。
   Bit domain definition UNION:  PMIC_XOADC_AUTOCALI_AVE3_UNION */
#define PMIC_XOADC_AUTOCALI_AVE3_ADDR(base) ((base) + (0x03A4UL))

/* Register description: XOADC控制寄存器。
   Bit domain definition UNION:  PMIC_XOADC_CTRL_UNION */
#define PMIC_XOADC_CTRL_ADDR(base)          ((base) + (0x03A5UL))

/* Register description: XOADC优化debug寄存器。
   Bit domain definition UNION:  PMIC_XOADC_SAMP_PHASE_UNION */
#define PMIC_XOADC_SAMP_PHASE_ADDR(base)    ((base) + (0x03A6UL))

/* Register description: XOADC优化配置寄存器0。
   Bit domain definition UNION:  PMIC_XOADC_OPT_0_UNION */
#define PMIC_XOADC_OPT_0_ADDR(base)         ((base) + (0x03A7UL))

/* Register description: XOADC优化配置寄存器1。
   Bit domain definition UNION:  PMIC_XOADC_OPT_1_UNION */
#define PMIC_XOADC_OPT_1_ADDR(base)         ((base) + (0x03A8UL))

/* Register description: ADC通道选择寄存器。
   Bit domain definition UNION:  PMIC_XOADC_AIN_SEL_UNION */
#define PMIC_XOADC_AIN_SEL_ADDR(base)       ((base) + (0x03A9UL))

/* Register description: XOADC模拟配置寄存器0。
   Bit domain definition UNION:  PMIC_XOADC_CFG0_UNION */
#define PMIC_XOADC_CFG0_ADDR(base)          ((base) + (0x03AAUL))

/* Register description: XOADC模拟保留寄存器0。
   Bit domain definition UNION:  PMIC_XOADC_RESERVE0_UNION */
#define PMIC_XOADC_RESERVE0_ADDR(base)      ((base) + (0x03ABUL))

/* Register description: XOADC模拟保留寄存器1。
   Bit domain definition UNION:  PMIC_XOADC_RESERVE1_UNION */
#define PMIC_XOADC_RESERVE1_ADDR(base)      ((base) + (0x03ACUL))

/* Register description: WIFI侧配置XOADC使能。
   Bit domain definition UNION:  PMIC_XOADC_WIFI_ANA_EN_UNION */
#define PMIC_XOADC_WIFI_ANA_EN_ADDR(base)   ((base) + (0x03B5UL))

/* Register description: SOC侧配置XOADC使能。
   Bit domain definition UNION:  PMIC_XOADC_SOC_ANA_EN_UNION */
#define PMIC_XOADC_SOC_ANA_EN_ADDR(base)    ((base) + (0x03B6UL))

/* Register description: XOADC状态指示寄存器。
   Bit domain definition UNION:  PMIC_XOADC_STATE_UNION */
#define PMIC_XOADC_STATE_ADDR(base)         ((base) + (0x03B7UL))

/* Register description: ADC采样值寄存器。
   Bit domain definition UNION:  PMIC_XOADC_DATA0_UNION */
#define PMIC_XOADC_DATA0_ADDR(base)         ((base) + (0x03B8UL))

/* Register description: ADC采样值寄存器。
   Bit domain definition UNION:  PMIC_XOADC_DATA1_UNION */
#define PMIC_XOADC_DATA1_ADDR(base)         ((base) + (0x03B9UL))

/* Register description: ADC校准值寄存器。
   Bit domain definition UNION:  PMIC_XOADC_CALI_DATA0_UNION */
#define PMIC_XOADC_CALI_DATA0_ADDR(base)    ((base) + (0x03BAUL))

/* Register description: ADC校准值寄存器。
   Bit domain definition UNION:  PMIC_XOADC_CALI_DATA1_UNION */
#define PMIC_XOADC_CALI_DATA1_ADDR(base)    ((base) + (0x03BBUL))

/* Register description: XOADC控制寄存器。
   Bit domain definition UNION:  PMIC_XOADC_CFG_EN_UNION */
#define PMIC_XOADC_CFG_EN_ADDR(base)        ((base) + (0x03BCUL))

/* Register description: XOADC循环轮询模式使能寄存器。
   Bit domain definition UNION:  PMIC_XOADC_LOOP_EN_UNION */
#define PMIC_XOADC_LOOP_EN_ADDR(base)       ((base) + (0x03BDUL))

/* Register description: XOADC循环轮询模式定时寄存器。
   Bit domain definition UNION:  PMIC_XOADC_LOOP_TIME_UNION */
#define PMIC_XOADC_LOOP_TIME_ADDR(base)     ((base) + (0x03BEUL))

/* Register description: XOADC接口仲裁结果指示寄存器（用于软件debug）。
   Bit domain definition UNION:  PMIC_XOADC_ARB_DEBUG_UNION */
#define PMIC_XOADC_ARB_DEBUG_ADDR(base)     ((base) + (0x03C0UL))

/* Register description: XOADC控制寄存器。
   Bit domain definition UNION:  PMIC_XOADC_CTRL_S_UNION */
#define PMIC_XOADC_CTRL_S_ADDR(base)        ((base) + (0x03C1UL))

/* Register description: XOADC优化debug寄存器。
   Bit domain definition UNION:  PMIC_XOADC_SAMP_PHASE_S_UNION */
#define PMIC_XOADC_SAMP_PHASE_S_ADDR(base)  ((base) + (0x03C2UL))

/* Register description: XOADC优化配置寄存器0。
   Bit domain definition UNION:  PMIC_XOADC_OPT_0_S_UNION */
#define PMIC_XOADC_OPT_0_S_ADDR(base)       ((base) + (0x03C3UL))

/* Register description: XOADC优化配置寄存器1。
   Bit domain definition UNION:  PMIC_XOADC_OPT_1_S_UNION */
#define PMIC_XOADC_OPT_1_S_ADDR(base)       ((base) + (0x03C4UL))

/* Register description: ADC通道选择寄存器。
   Bit domain definition UNION:  PMIC_XOADC_AIN_SEL_S_UNION */
#define PMIC_XOADC_AIN_SEL_S_ADDR(base)     ((base) + (0x03C5UL))

/* Register description: XOADC模拟配置寄存器0。
   Bit domain definition UNION:  PMIC_XOADC_CFG0_S_UNION */
#define PMIC_XOADC_CFG0_S_ADDR(base)        ((base) + (0x03C6UL))

/* Register description: XOADC模拟保留寄存器0。
   Bit domain definition UNION:  PMIC_XOADC_RESERVE0_S_UNION */
#define PMIC_XOADC_RESERVE0_S_ADDR(base)    ((base) + (0x03C7UL))

/* Register description: XOADC模拟保留寄存器1。
   Bit domain definition UNION:  PMIC_XOADC_RESERVE1_S_UNION */
#define PMIC_XOADC_RESERVE1_S_ADDR(base)    ((base) + (0x03C8UL))

/* Register description: SOC以及WIFI仲裁后的XOADC使能。
   Bit domain definition UNION:  PMIC_XOADC_ANA_EN_S_UNION */
#define PMIC_XOADC_ANA_EN_S_ADDR(base)      ((base) + (0x03D1UL))

/* Register description: XOADC循环模式状态指示寄存器。
   Bit domain definition UNION:  PMIC_XOADC_LOOP_STATE_UNION */
#define PMIC_XOADC_LOOP_STATE_ADDR(base)    ((base) + (0x03D2UL))

/* Register description: XOADC版本寄存器。
   Bit domain definition UNION:  PMIC_XOADC_VERSION_ID_UNION */
#define PMIC_XOADC_VERSION_ID_ADDR(base)    ((base) + (0x03D5UL))

/* Register description: SOC侧软件配置寄存器0。
   Bit domain definition UNION:  PMIC_XOADC_SOFT_CFG0_UNION */
#define PMIC_XOADC_SOFT_CFG0_ADDR(base)     ((base) + (0x03D7UL))

/* Register description: SOC侧软件配置寄存器1。
   Bit domain definition UNION:  PMIC_XOADC_SOFT_CFG1_UNION */
#define PMIC_XOADC_SOFT_CFG1_ADDR(base)     ((base) + (0x03D8UL))

/* Register description: SOC侧软件配置寄存器2。
   Bit domain definition UNION:  PMIC_XOADC_SOFT_CFG2_UNION */
#define PMIC_XOADC_SOFT_CFG2_ADDR(base)     ((base) + (0x03D9UL))

/* Register description: SOC侧软件配置寄存器3。
   Bit domain definition UNION:  PMIC_XOADC_SOFT_CFG3_UNION */
#define PMIC_XOADC_SOFT_CFG3_ADDR(base)     ((base) + (0x03DAUL))

/* Register description: wifi侧软件配置寄存器0。
   Bit domain definition UNION:  PMIC_XOADC_SOFT_CFG4_UNION */
#define PMIC_XOADC_SOFT_CFG4_ADDR(base)     ((base) + (0x03DBUL))

/* Register description: wifi侧软件配置寄存器1。
   Bit domain definition UNION:  PMIC_XOADC_SOFT_CFG5_UNION */
#define PMIC_XOADC_SOFT_CFG5_ADDR(base)     ((base) + (0x03DCUL))

/* Register description: wifi侧软件配置寄存器2。
   Bit domain definition UNION:  PMIC_XOADC_SOFT_CFG6_UNION */
#define PMIC_XOADC_SOFT_CFG6_ADDR(base)     ((base) + (0x03DDUL))

/* Register description: wifi侧软件配置寄存器3。
   Bit domain definition UNION:  PMIC_XOADC_SOFT_CFG7_UNION */
#define PMIC_XOADC_SOFT_CFG7_ADDR(base)     ((base) + (0x03DEUL))

/* Register description: Hi110x读取计数寄存器[7:0]。
   Bit domain definition UNION:  PMIC_HI110X_RDATA_OUT0_UNION */
#define PMIC_HI110X_RDATA_OUT0_ADDR(base)   ((base) + (0x03E3UL))

/* Register description: Hi110x读取计数寄存器[15:8]。
   Bit domain definition UNION:  PMIC_HI110X_RDATA_OUT1_UNION */
#define PMIC_HI110X_RDATA_OUT1_ADDR(base)   ((base) + (0x03E4UL))

/* Register description: Hi110x读取计数寄存器[23:16]。
   Bit domain definition UNION:  PMIC_HI110X_RDATA_OUT2_UNION */
#define PMIC_HI110X_RDATA_OUT2_ADDR(base)   ((base) + (0x03E5UL))

/* Register description: Hi110x读取计数寄存器[31:24]。
   Bit domain definition UNION:  PMIC_HI110X_RDATA_OUT3_UNION */
#define PMIC_HI110X_RDATA_OUT3_ADDR(base)   ((base) + (0x03E6UL))

/* Register description: Hi110x读取计数寄存器[39:32]。
   Bit domain definition UNION:  PMIC_HI110X_RDATA_OUT4_UNION */
#define PMIC_HI110X_RDATA_OUT4_ADDR(base)   ((base) + (0x03E7UL))

/* Register description: Hi110x读取计数寄存器[47:40]。
   Bit domain definition UNION:  PMIC_HI110X_RDATA_OUT5_UNION */
#define PMIC_HI110X_RDATA_OUT5_ADDR(base)   ((base) + (0x03E8UL))

/* Register description: Hi110x读取计数寄存器[55:48]。
   Bit domain definition UNION:  PMIC_HI110X_RDATA_OUT6_UNION */
#define PMIC_HI110X_RDATA_OUT6_ADDR(base)   ((base) + (0x03E9UL))

/* Register description: Hi110x读取计数寄存器[63:56]。
   Bit domain definition UNION:  PMIC_HI110X_RDATA_OUT7_UNION */
#define PMIC_HI110X_RDATA_OUT7_ADDR(base)   ((base) + (0x03EAUL))

/* Register description: Hi110x_REFRESH数据更新寄存器。
   Bit domain definition UNION:  PMIC_RTC_LOAD_FLAG_UNION */
#define PMIC_RTC_LOAD_FLAG_ADDR(base)       ((base) + (0x03EBUL))

/* Register description: Hi110x_REFRESH数据更新lock寄存器。
   Bit domain definition UNION:  PMIC_HI110X_REFRESH_LOCK_UNION */
#define PMIC_HI110X_REFRESH_LOCK_ADDR(base) ((base) + (0x03ECUL))

/* Register description: SPMI debug寄存器0。
   Bit domain definition UNION:  PMIC_SPMI_DEBUG0_R_UNION */
#define PMIC_SPMI_DEBUG0_R_ADDR(base)       ((base) + (0x03EFUL))

/* Register description: SPMI debug寄存器1。
   Bit domain definition UNION:  PMIC_SPMI_DEBUG1_R_UNION */
#define PMIC_SPMI_DEBUG1_R_ADDR(base)       ((base) + (0x03F0UL))

/* Register description: SPMI debug寄存器2。
   Bit domain definition UNION:  PMIC_SPMI_DEBUG2_R_UNION */
#define PMIC_SPMI_DEBUG2_R_ADDR(base)       ((base) + (0x03F1UL))

/* Register description: SPMI debug寄存器3。
   Bit domain definition UNION:  PMIC_SPMI_DEBUG3_R_UNION */
#define PMIC_SPMI_DEBUG3_R_ADDR(base)       ((base) + (0x03F2UL))

/* Register description: SPMI debug寄存器4。
   Bit domain definition UNION:  PMIC_SPMI_DEBUG4_R_UNION */
#define PMIC_SPMI_DEBUG4_R_ADDR(base)       ((base) + (0x03F3UL))

/* Register description: SPMI debug寄存器5。
   Bit domain definition UNION:  PMIC_SPMI_DEBUG5_R_UNION */
#define PMIC_SPMI_DEBUG5_R_ADDR(base)       ((base) + (0x03F4UL))

/* Register description: SPMI debug寄存器6。
   Bit domain definition UNION:  PMIC_SPMI_DEBUG6_R_UNION */
#define PMIC_SPMI_DEBUG6_R_ADDR(base)       ((base) + (0x03F5UL))

/* Register description: SPMI debug寄存器7。
   Bit domain definition UNION:  PMIC_SPMI_DEBUG7_R_UNION */
#define PMIC_SPMI_DEBUG7_R_ADDR(base)       ((base) + (0x03F6UL))

/* Register description: 数字IO驱动配置寄存器0
   Bit domain definition UNION:  PMIC_DIG_IO_DS_CFG0_UNION */
#define PMIC_DIG_IO_DS_CFG0_ADDR(base)      ((base) + (0x03F7UL))

/* Register description: 数字IO驱动配置寄存器1
   Bit domain definition UNION:  PMIC_DIG_IO_DS_CFG1_UNION */
#define PMIC_DIG_IO_DS_CFG1_ADDR(base)      ((base) + (0x03F8UL))

/* Register description: 数字IO驱动配置寄存器2
   Bit domain definition UNION:  PMIC_DIG_IO_DS_CFG2_UNION */
#define PMIC_DIG_IO_DS_CFG2_ADDR(base)      ((base) + (0x03F9UL))

/* Register description: XOADC_SSI接口测试dummy寄存器
   Bit domain definition UNION:  PMIC_DUMMY_XOADC_SSI_UNION */
#define PMIC_DUMMY_XOADC_SSI_ADDR(base)     ((base) + (0x03FFUL))


#else


/* Register description: ADC硬件自校准结束指示寄存器。
   Bit domain definition UNION:  PMIC_XOADC_PWRUP_CALI_END_UNION */
#define PMIC_XOADC_PWRUP_CALI_END_ADDR(base) ((base) + (0x03A0))

/* Register description: ADC硬件自校准平均值寄存器。
   Bit domain definition UNION:  PMIC_XOADC_AUTOCALI_AVE0_UNION */
#define PMIC_XOADC_AUTOCALI_AVE0_ADDR(base) ((base) + (0x03A1))

/* Register description: ADC硬件自校准平均值寄存器。
   Bit domain definition UNION:  PMIC_XOADC_AUTOCALI_AVE1_UNION */
#define PMIC_XOADC_AUTOCALI_AVE1_ADDR(base) ((base) + (0x03A2))

/* Register description: ADC硬件自校准平均值寄存器。
   Bit domain definition UNION:  PMIC_XOADC_AUTOCALI_AVE2_UNION */
#define PMIC_XOADC_AUTOCALI_AVE2_ADDR(base) ((base) + (0x03A3))

/* Register description: ADC硬件自校准平均值寄存器。
   Bit domain definition UNION:  PMIC_XOADC_AUTOCALI_AVE3_UNION */
#define PMIC_XOADC_AUTOCALI_AVE3_ADDR(base) ((base) + (0x03A4))

/* Register description: XOADC控制寄存器。
   Bit domain definition UNION:  PMIC_XOADC_CTRL_UNION */
#define PMIC_XOADC_CTRL_ADDR(base)          ((base) + (0x03A5))

/* Register description: XOADC优化debug寄存器。
   Bit domain definition UNION:  PMIC_XOADC_SAMP_PHASE_UNION */
#define PMIC_XOADC_SAMP_PHASE_ADDR(base)    ((base) + (0x03A6))

/* Register description: XOADC优化配置寄存器0。
   Bit domain definition UNION:  PMIC_XOADC_OPT_0_UNION */
#define PMIC_XOADC_OPT_0_ADDR(base)         ((base) + (0x03A7))

/* Register description: XOADC优化配置寄存器1。
   Bit domain definition UNION:  PMIC_XOADC_OPT_1_UNION */
#define PMIC_XOADC_OPT_1_ADDR(base)         ((base) + (0x03A8))

/* Register description: ADC通道选择寄存器。
   Bit domain definition UNION:  PMIC_XOADC_AIN_SEL_UNION */
#define PMIC_XOADC_AIN_SEL_ADDR(base)       ((base) + (0x03A9))

/* Register description: XOADC模拟配置寄存器0。
   Bit domain definition UNION:  PMIC_XOADC_CFG0_UNION */
#define PMIC_XOADC_CFG0_ADDR(base)          ((base) + (0x03AA))

/* Register description: XOADC模拟保留寄存器0。
   Bit domain definition UNION:  PMIC_XOADC_RESERVE0_UNION */
#define PMIC_XOADC_RESERVE0_ADDR(base)      ((base) + (0x03AB))

/* Register description: XOADC模拟保留寄存器1。
   Bit domain definition UNION:  PMIC_XOADC_RESERVE1_UNION */
#define PMIC_XOADC_RESERVE1_ADDR(base)      ((base) + (0x03AC))

/* Register description: WIFI侧配置XOADC使能。
   Bit domain definition UNION:  PMIC_XOADC_WIFI_ANA_EN_UNION */
#define PMIC_XOADC_WIFI_ANA_EN_ADDR(base)   ((base) + (0x03B5))

/* Register description: SOC侧配置XOADC使能。
   Bit domain definition UNION:  PMIC_XOADC_SOC_ANA_EN_UNION */
#define PMIC_XOADC_SOC_ANA_EN_ADDR(base)    ((base) + (0x03B6))

/* Register description: XOADC状态指示寄存器。
   Bit domain definition UNION:  PMIC_XOADC_STATE_UNION */
#define PMIC_XOADC_STATE_ADDR(base)         ((base) + (0x03B7))

/* Register description: ADC采样值寄存器。
   Bit domain definition UNION:  PMIC_XOADC_DATA0_UNION */
#define PMIC_XOADC_DATA0_ADDR(base)         ((base) + (0x03B8))

/* Register description: ADC采样值寄存器。
   Bit domain definition UNION:  PMIC_XOADC_DATA1_UNION */
#define PMIC_XOADC_DATA1_ADDR(base)         ((base) + (0x03B9))

/* Register description: ADC校准值寄存器。
   Bit domain definition UNION:  PMIC_XOADC_CALI_DATA0_UNION */
#define PMIC_XOADC_CALI_DATA0_ADDR(base)    ((base) + (0x03BA))

/* Register description: ADC校准值寄存器。
   Bit domain definition UNION:  PMIC_XOADC_CALI_DATA1_UNION */
#define PMIC_XOADC_CALI_DATA1_ADDR(base)    ((base) + (0x03BB))

/* Register description: XOADC控制寄存器。
   Bit domain definition UNION:  PMIC_XOADC_CFG_EN_UNION */
#define PMIC_XOADC_CFG_EN_ADDR(base)        ((base) + (0x03BC))

/* Register description: XOADC循环轮询模式使能寄存器。
   Bit domain definition UNION:  PMIC_XOADC_LOOP_EN_UNION */
#define PMIC_XOADC_LOOP_EN_ADDR(base)       ((base) + (0x03BD))

/* Register description: XOADC循环轮询模式定时寄存器。
   Bit domain definition UNION:  PMIC_XOADC_LOOP_TIME_UNION */
#define PMIC_XOADC_LOOP_TIME_ADDR(base)     ((base) + (0x03BE))

/* Register description: XOADC接口仲裁结果指示寄存器（用于软件debug）。
   Bit domain definition UNION:  PMIC_XOADC_ARB_DEBUG_UNION */
#define PMIC_XOADC_ARB_DEBUG_ADDR(base)     ((base) + (0x03C0))

/* Register description: XOADC控制寄存器。
   Bit domain definition UNION:  PMIC_XOADC_CTRL_S_UNION */
#define PMIC_XOADC_CTRL_S_ADDR(base)        ((base) + (0x03C1))

/* Register description: XOADC优化debug寄存器。
   Bit domain definition UNION:  PMIC_XOADC_SAMP_PHASE_S_UNION */
#define PMIC_XOADC_SAMP_PHASE_S_ADDR(base)  ((base) + (0x03C2))

/* Register description: XOADC优化配置寄存器0。
   Bit domain definition UNION:  PMIC_XOADC_OPT_0_S_UNION */
#define PMIC_XOADC_OPT_0_S_ADDR(base)       ((base) + (0x03C3))

/* Register description: XOADC优化配置寄存器1。
   Bit domain definition UNION:  PMIC_XOADC_OPT_1_S_UNION */
#define PMIC_XOADC_OPT_1_S_ADDR(base)       ((base) + (0x03C4))

/* Register description: ADC通道选择寄存器。
   Bit domain definition UNION:  PMIC_XOADC_AIN_SEL_S_UNION */
#define PMIC_XOADC_AIN_SEL_S_ADDR(base)     ((base) + (0x03C5))

/* Register description: XOADC模拟配置寄存器0。
   Bit domain definition UNION:  PMIC_XOADC_CFG0_S_UNION */
#define PMIC_XOADC_CFG0_S_ADDR(base)        ((base) + (0x03C6))

/* Register description: XOADC模拟保留寄存器0。
   Bit domain definition UNION:  PMIC_XOADC_RESERVE0_S_UNION */
#define PMIC_XOADC_RESERVE0_S_ADDR(base)    ((base) + (0x03C7))

/* Register description: XOADC模拟保留寄存器1。
   Bit domain definition UNION:  PMIC_XOADC_RESERVE1_S_UNION */
#define PMIC_XOADC_RESERVE1_S_ADDR(base)    ((base) + (0x03C8))

/* Register description: SOC以及WIFI仲裁后的XOADC使能。
   Bit domain definition UNION:  PMIC_XOADC_ANA_EN_S_UNION */
#define PMIC_XOADC_ANA_EN_S_ADDR(base)      ((base) + (0x03D1))

/* Register description: XOADC循环模式状态指示寄存器。
   Bit domain definition UNION:  PMIC_XOADC_LOOP_STATE_UNION */
#define PMIC_XOADC_LOOP_STATE_ADDR(base)    ((base) + (0x03D2))

/* Register description: XOADC版本寄存器。
   Bit domain definition UNION:  PMIC_XOADC_VERSION_ID_UNION */
#define PMIC_XOADC_VERSION_ID_ADDR(base)    ((base) + (0x03D5))

/* Register description: SOC侧软件配置寄存器0。
   Bit domain definition UNION:  PMIC_XOADC_SOFT_CFG0_UNION */
#define PMIC_XOADC_SOFT_CFG0_ADDR(base)     ((base) + (0x03D7))

/* Register description: SOC侧软件配置寄存器1。
   Bit domain definition UNION:  PMIC_XOADC_SOFT_CFG1_UNION */
#define PMIC_XOADC_SOFT_CFG1_ADDR(base)     ((base) + (0x03D8))

/* Register description: SOC侧软件配置寄存器2。
   Bit domain definition UNION:  PMIC_XOADC_SOFT_CFG2_UNION */
#define PMIC_XOADC_SOFT_CFG2_ADDR(base)     ((base) + (0x03D9))

/* Register description: SOC侧软件配置寄存器3。
   Bit domain definition UNION:  PMIC_XOADC_SOFT_CFG3_UNION */
#define PMIC_XOADC_SOFT_CFG3_ADDR(base)     ((base) + (0x03DA))

/* Register description: wifi侧软件配置寄存器0。
   Bit domain definition UNION:  PMIC_XOADC_SOFT_CFG4_UNION */
#define PMIC_XOADC_SOFT_CFG4_ADDR(base)     ((base) + (0x03DB))

/* Register description: wifi侧软件配置寄存器1。
   Bit domain definition UNION:  PMIC_XOADC_SOFT_CFG5_UNION */
#define PMIC_XOADC_SOFT_CFG5_ADDR(base)     ((base) + (0x03DC))

/* Register description: wifi侧软件配置寄存器2。
   Bit domain definition UNION:  PMIC_XOADC_SOFT_CFG6_UNION */
#define PMIC_XOADC_SOFT_CFG6_ADDR(base)     ((base) + (0x03DD))

/* Register description: wifi侧软件配置寄存器3。
   Bit domain definition UNION:  PMIC_XOADC_SOFT_CFG7_UNION */
#define PMIC_XOADC_SOFT_CFG7_ADDR(base)     ((base) + (0x03DE))

/* Register description: Hi110x读取计数寄存器[7:0]。
   Bit domain definition UNION:  PMIC_HI110X_RDATA_OUT0_UNION */
#define PMIC_HI110X_RDATA_OUT0_ADDR(base)   ((base) + (0x03E3))

/* Register description: Hi110x读取计数寄存器[15:8]。
   Bit domain definition UNION:  PMIC_HI110X_RDATA_OUT1_UNION */
#define PMIC_HI110X_RDATA_OUT1_ADDR(base)   ((base) + (0x03E4))

/* Register description: Hi110x读取计数寄存器[23:16]。
   Bit domain definition UNION:  PMIC_HI110X_RDATA_OUT2_UNION */
#define PMIC_HI110X_RDATA_OUT2_ADDR(base)   ((base) + (0x03E5))

/* Register description: Hi110x读取计数寄存器[31:24]。
   Bit domain definition UNION:  PMIC_HI110X_RDATA_OUT3_UNION */
#define PMIC_HI110X_RDATA_OUT3_ADDR(base)   ((base) + (0x03E6))

/* Register description: Hi110x读取计数寄存器[39:32]。
   Bit domain definition UNION:  PMIC_HI110X_RDATA_OUT4_UNION */
#define PMIC_HI110X_RDATA_OUT4_ADDR(base)   ((base) + (0x03E7))

/* Register description: Hi110x读取计数寄存器[47:40]。
   Bit domain definition UNION:  PMIC_HI110X_RDATA_OUT5_UNION */
#define PMIC_HI110X_RDATA_OUT5_ADDR(base)   ((base) + (0x03E8))

/* Register description: Hi110x读取计数寄存器[55:48]。
   Bit domain definition UNION:  PMIC_HI110X_RDATA_OUT6_UNION */
#define PMIC_HI110X_RDATA_OUT6_ADDR(base)   ((base) + (0x03E9))

/* Register description: Hi110x读取计数寄存器[63:56]。
   Bit domain definition UNION:  PMIC_HI110X_RDATA_OUT7_UNION */
#define PMIC_HI110X_RDATA_OUT7_ADDR(base)   ((base) + (0x03EA))

/* Register description: Hi110x_REFRESH数据更新寄存器。
   Bit domain definition UNION:  PMIC_RTC_LOAD_FLAG_UNION */
#define PMIC_RTC_LOAD_FLAG_ADDR(base)       ((base) + (0x03EB))

/* Register description: Hi110x_REFRESH数据更新lock寄存器。
   Bit domain definition UNION:  PMIC_HI110X_REFRESH_LOCK_UNION */
#define PMIC_HI110X_REFRESH_LOCK_ADDR(base) ((base) + (0x03EC))

/* Register description: SPMI debug寄存器0。
   Bit domain definition UNION:  PMIC_SPMI_DEBUG0_R_UNION */
#define PMIC_SPMI_DEBUG0_R_ADDR(base)       ((base) + (0x03EF))

/* Register description: SPMI debug寄存器1。
   Bit domain definition UNION:  PMIC_SPMI_DEBUG1_R_UNION */
#define PMIC_SPMI_DEBUG1_R_ADDR(base)       ((base) + (0x03F0))

/* Register description: SPMI debug寄存器2。
   Bit domain definition UNION:  PMIC_SPMI_DEBUG2_R_UNION */
#define PMIC_SPMI_DEBUG2_R_ADDR(base)       ((base) + (0x03F1))

/* Register description: SPMI debug寄存器3。
   Bit domain definition UNION:  PMIC_SPMI_DEBUG3_R_UNION */
#define PMIC_SPMI_DEBUG3_R_ADDR(base)       ((base) + (0x03F2))

/* Register description: SPMI debug寄存器4。
   Bit domain definition UNION:  PMIC_SPMI_DEBUG4_R_UNION */
#define PMIC_SPMI_DEBUG4_R_ADDR(base)       ((base) + (0x03F3))

/* Register description: SPMI debug寄存器5。
   Bit domain definition UNION:  PMIC_SPMI_DEBUG5_R_UNION */
#define PMIC_SPMI_DEBUG5_R_ADDR(base)       ((base) + (0x03F4))

/* Register description: SPMI debug寄存器6。
   Bit domain definition UNION:  PMIC_SPMI_DEBUG6_R_UNION */
#define PMIC_SPMI_DEBUG6_R_ADDR(base)       ((base) + (0x03F5))

/* Register description: SPMI debug寄存器7。
   Bit domain definition UNION:  PMIC_SPMI_DEBUG7_R_UNION */
#define PMIC_SPMI_DEBUG7_R_ADDR(base)       ((base) + (0x03F6))

/* Register description: 数字IO驱动配置寄存器0
   Bit domain definition UNION:  PMIC_DIG_IO_DS_CFG0_UNION */
#define PMIC_DIG_IO_DS_CFG0_ADDR(base)      ((base) + (0x03F7))

/* Register description: 数字IO驱动配置寄存器1
   Bit domain definition UNION:  PMIC_DIG_IO_DS_CFG1_UNION */
#define PMIC_DIG_IO_DS_CFG1_ADDR(base)      ((base) + (0x03F8))

/* Register description: 数字IO驱动配置寄存器2
   Bit domain definition UNION:  PMIC_DIG_IO_DS_CFG2_UNION */
#define PMIC_DIG_IO_DS_CFG2_ADDR(base)      ((base) + (0x03F9))

/* Register description: XOADC_SSI接口测试dummy寄存器
   Bit domain definition UNION:  PMIC_DUMMY_XOADC_SSI_UNION */
#define PMIC_DUMMY_XOADC_SSI_ADDR(base)     ((base) + (0x03FF))


#endif


/****************************************************************************
                     (6/17) EFUSE_REG
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description: EFUSE寄存器写屏蔽控制寄存器。
   Bit domain definition UNION:  PMIC_EFUSE_LOCK_UNION */
#define PMIC_EFUSE_LOCK_ADDR(base)          ((base) + (0x0400UL))

/* Register description: 开机态手动读写操作时，EFUSE模块时钟控制寄存器。
   Bit domain definition UNION:  PMIC_EFUSE_CLK_CTRL_UNION */
#define PMIC_EFUSE_CLK_CTRL_ADDR(base)      ((base) + (0x0401UL))

/* Register description: EFUSE循环读操作控制寄存器。
   Bit domain definition UNION:  PMIC_EFUSE_LOOP_RD_CTRL_UNION */
#define PMIC_EFUSE_LOOP_RD_CTRL_ADDR(base)  ((base) + (0x0402UL))

/* Register description: EFUSE写pulse控制寄存器。
   Bit domain definition UNION:  PMIC_EFUSE_WR_PULSE_CTRL_UNION */
#define PMIC_EFUSE_WR_PULSE_CTRL_ADDR(base) ((base) + (0x0403UL))

/* Register description: EFUSE0回读寄存器。
   Bit domain definition UNION:  PMIC_EFUSE0_D_UNION */
#define PMIC_EFUSE0_D_ADDR(base)            ((base) + (0x0405UL))

/* Register description: EFUSE0 AEN脉冲产生方式选择寄存器。
   Bit domain definition UNION:  PMIC_EFUSE0_AEN_MODE_UNION */
#define PMIC_EFUSE0_AEN_MODE_ADDR(base)     ((base) + (0x0406UL))

/* Register description: EFUSE0控制寄存器0
   Bit domain definition UNION:  PMIC_EFUSE0_MODE_CTRL_UNION */
#define PMIC_EFUSE0_MODE_CTRL_ADDR(base)    ((base) + (0x0407UL))

/* Register description: EFUSE0读使能控制
   Bit domain definition UNION:  PMIC_EFUSE0_RDEN_CFG_UNION */
#define PMIC_EFUSE0_RDEN_CFG_ADDR(base)     ((base) + (0x0409UL))

/* Register description: EFUSE0编程使能控制
   Bit domain definition UNION:  PMIC_EFUSE0_PGMEN_CFG_UNION */
#define PMIC_EFUSE0_PGMEN_CFG_ADDR(base)    ((base) + (0x040AUL))

/* Register description: EFUSE0地址有效控制
   Bit domain definition UNION:  PMIC_EFUSE0_AEN_CFG_UNION */
#define PMIC_EFUSE0_AEN_CFG_ADDR(base)      ((base) + (0x040BUL))

/* Register description: EFUSE0地址控制
   Bit domain definition UNION:  PMIC_EFUSE0_ADDR_L_UNION */
#define PMIC_EFUSE0_ADDR_L_ADDR(base)       ((base) + (0x040CUL))

/* Register description: EFUSE0地址控制
   Bit domain definition UNION:  PMIC_EFUSE0_ADDR_H_UNION */
#define PMIC_EFUSE0_ADDR_H_ADDR(base)       ((base) + (0x040DUL))

/* Register description: EFUSE0测试使能信号
   Bit domain definition UNION:  PMIC_EFUSE0_TESTBUS_EN_UNION */
#define PMIC_EFUSE0_TESTBUS_EN_ADDR(base)   ((base) + (0x040EUL))

/* Register description: EFUSE0测试选择信号
   Bit domain definition UNION:  PMIC_EFUSE0_TESTBUS_SEL_UNION */
#define PMIC_EFUSE0_TESTBUS_SEL_ADDR(base)  ((base) + (0x040FUL))

/* Register description: EFUSE0测试回读数据
   Bit domain definition UNION:  PMIC_EFUSE0_TESTBUS_DATA_UNION */
#define PMIC_EFUSE0_TESTBUS_DATA_ADDR(base) ((base) + (0x0410UL))

/* Register description: EFUSE0预修调地址寄存器
   Bit domain definition UNION:  PMIC_EFUSE0_PDOB_PRE_ADDR_WE_UNION */
#define PMIC_EFUSE0_PDOB_PRE_ADDR_WE_ADDR(base) ((base) + (0x0411UL))

/* Register description: EFUSE0预修调数据寄存器
   Bit domain definition UNION:  PMIC_EFUSE0_PDOB_PRE_WDATA_UNION */
#define PMIC_EFUSE0_PDOB_PRE_WDATA_ADDR(base) ((base) + (0x0412UL))

/* Register description: EFUSE选择信号
   Bit domain definition UNION:  PMIC_EFUSE_PDOB_SEL_UNION */
#define PMIC_EFUSE_PDOB_SEL_ADDR(base)      ((base) + (0x0413UL))

/* Register description: EFUSE0状态机复位寄存器
   Bit domain definition UNION:  PMIC_EFUSE0_FSM_RESET_UNION */
#define PMIC_EFUSE0_FSM_RESET_ADDR(base)    ((base) + (0x0414UL))

/* Register description: EFUSE0预修调寄存器0，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_0_W_UNION */
#define PMIC_EFUSE0_0_W_ADDR(base)          ((base) + (0x04A0UL))

/* Register description: EFUSE0预修调寄存器1，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_1_W_UNION */
#define PMIC_EFUSE0_1_W_ADDR(base)          ((base) + (0x04A1UL))

/* Register description: EFUSE0预修调寄存器2，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_2_W_UNION */
#define PMIC_EFUSE0_2_W_ADDR(base)          ((base) + (0x04A2UL))

/* Register description: EFUSE0预修调寄存器3，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_3_W_UNION */
#define PMIC_EFUSE0_3_W_ADDR(base)          ((base) + (0x04A3UL))

/* Register description: EFUSE0预修调寄存器4，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_4_W_UNION */
#define PMIC_EFUSE0_4_W_ADDR(base)          ((base) + (0x04A4UL))

/* Register description: EFUSE0预修调寄存器5，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_5_W_UNION */
#define PMIC_EFUSE0_5_W_ADDR(base)          ((base) + (0x04A5UL))

/* Register description: EFUSE0预修调寄存器6，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_6_W_UNION */
#define PMIC_EFUSE0_6_W_ADDR(base)          ((base) + (0x04A6UL))

/* Register description: EFUSE0预修调寄存器7，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_7_W_UNION */
#define PMIC_EFUSE0_7_W_ADDR(base)          ((base) + (0x04A7UL))

/* Register description: EFUSE0预修调寄存器8，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_8_W_UNION */
#define PMIC_EFUSE0_8_W_ADDR(base)          ((base) + (0x04A8UL))

/* Register description: EFUSE0预修调寄存器9，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_9_W_UNION */
#define PMIC_EFUSE0_9_W_ADDR(base)          ((base) + (0x04A9UL))

/* Register description: EFUSE0预修调寄存器10，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_10_W_UNION */
#define PMIC_EFUSE0_10_W_ADDR(base)         ((base) + (0x04AAUL))

/* Register description: EFUSE0预修调寄存器11，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_11_W_UNION */
#define PMIC_EFUSE0_11_W_ADDR(base)         ((base) + (0x04ABUL))

/* Register description: EFUSE0预修调寄存器12，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_12_W_UNION */
#define PMIC_EFUSE0_12_W_ADDR(base)         ((base) + (0x04ACUL))

/* Register description: EFUSE0预修调寄存器13，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_13_W_UNION */
#define PMIC_EFUSE0_13_W_ADDR(base)         ((base) + (0x04ADUL))

/* Register description: EFUSE0预修调寄存器14，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_14_W_UNION */
#define PMIC_EFUSE0_14_W_ADDR(base)         ((base) + (0x04AEUL))

/* Register description: EFUSE0预修调寄存器15，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_15_W_UNION */
#define PMIC_EFUSE0_15_W_ADDR(base)         ((base) + (0x04AFUL))

/* Register description: EFUSE0预修调寄存器16，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_16_W_UNION */
#define PMIC_EFUSE0_16_W_ADDR(base)         ((base) + (0x04B0UL))

/* Register description: EFUSE0预修调寄存器17，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_17_W_UNION */
#define PMIC_EFUSE0_17_W_ADDR(base)         ((base) + (0x04B1UL))

/* Register description: EFUSE0预修调寄存器18，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_18_W_UNION */
#define PMIC_EFUSE0_18_W_ADDR(base)         ((base) + (0x04B2UL))

/* Register description: EFUSE0预修调寄存器19，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_19_W_UNION */
#define PMIC_EFUSE0_19_W_ADDR(base)         ((base) + (0x04B3UL))

/* Register description: EFUSE0预修调寄存器20，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_20_W_UNION */
#define PMIC_EFUSE0_20_W_ADDR(base)         ((base) + (0x04B4UL))

/* Register description: EFUSE0预修调寄存器21，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_21_W_UNION */
#define PMIC_EFUSE0_21_W_ADDR(base)         ((base) + (0x04B5UL))

/* Register description: EFUSE0预修调寄存器22，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_22_W_UNION */
#define PMIC_EFUSE0_22_W_ADDR(base)         ((base) + (0x04B6UL))

/* Register description: EFUSE0预修调寄存器23，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_23_W_UNION */
#define PMIC_EFUSE0_23_W_ADDR(base)         ((base) + (0x04B7UL))

/* Register description: EFUSE0预修调寄存器24，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_24_W_UNION */
#define PMIC_EFUSE0_24_W_ADDR(base)         ((base) + (0x04B8UL))

/* Register description: EFUSE0预修调寄存器25，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_25_W_UNION */
#define PMIC_EFUSE0_25_W_ADDR(base)         ((base) + (0x04B9UL))

/* Register description: EFUSE0预修调寄存器26，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_26_W_UNION */
#define PMIC_EFUSE0_26_W_ADDR(base)         ((base) + (0x04BAUL))

/* Register description: EFUSE0预修调寄存器27，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_27_W_UNION */
#define PMIC_EFUSE0_27_W_ADDR(base)         ((base) + (0x04BBUL))

/* Register description: EFUSE0预修调寄存器28，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_28_W_UNION */
#define PMIC_EFUSE0_28_W_ADDR(base)         ((base) + (0x04BCUL))

/* Register description: EFUSE0预修调寄存器29，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_29_W_UNION */
#define PMIC_EFUSE0_29_W_ADDR(base)         ((base) + (0x04BDUL))

/* Register description: EFUSE0预修调寄存器30，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_30_W_UNION */
#define PMIC_EFUSE0_30_W_ADDR(base)         ((base) + (0x04BEUL))

/* Register description: EFUSE0预修调寄存器31，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_31_W_UNION */
#define PMIC_EFUSE0_31_W_ADDR(base)         ((base) + (0x04BFUL))

/* Register description: EFUSE0预修调寄存器32，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_32_W_UNION */
#define PMIC_EFUSE0_32_W_ADDR(base)         ((base) + (0x04C0UL))

/* Register description: EFUSE0预修调寄存器33，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_33_W_UNION */
#define PMIC_EFUSE0_33_W_ADDR(base)         ((base) + (0x04C1UL))

/* Register description: EFUSE0预修调寄存器34，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_34_W_UNION */
#define PMIC_EFUSE0_34_W_ADDR(base)         ((base) + (0x04C2UL))

/* Register description: EFUSE0预修调寄存器35，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_35_W_UNION */
#define PMIC_EFUSE0_35_W_ADDR(base)         ((base) + (0x04C3UL))

/* Register description: EFUSE0预修调寄存器36，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_36_W_UNION */
#define PMIC_EFUSE0_36_W_ADDR(base)         ((base) + (0x04C4UL))

/* Register description: EFUSE0预修调寄存器37，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_37_W_UNION */
#define PMIC_EFUSE0_37_W_ADDR(base)         ((base) + (0x04C5UL))

/* Register description: EFUSE0预修调寄存器38，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_38_W_UNION */
#define PMIC_EFUSE0_38_W_ADDR(base)         ((base) + (0x04C6UL))

/* Register description: EFUSE0预修调寄存器39，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_39_W_UNION */
#define PMIC_EFUSE0_39_W_ADDR(base)         ((base) + (0x04C7UL))

/* Register description: EFUSE0预修调寄存器40，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_40_W_UNION */
#define PMIC_EFUSE0_40_W_ADDR(base)         ((base) + (0x04C8UL))

/* Register description: EFUSE0预修调寄存器41，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_41_W_UNION */
#define PMIC_EFUSE0_41_W_ADDR(base)         ((base) + (0x04C9UL))

/* Register description: EFUSE0预修调寄存器42，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_42_W_UNION */
#define PMIC_EFUSE0_42_W_ADDR(base)         ((base) + (0x04CAUL))

/* Register description: EFUSE0预修调寄存器43，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_43_W_UNION */
#define PMIC_EFUSE0_43_W_ADDR(base)         ((base) + (0x04CBUL))

/* Register description: EFUSE0预修调寄存器44，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_44_W_UNION */
#define PMIC_EFUSE0_44_W_ADDR(base)         ((base) + (0x04CCUL))

/* Register description: EFUSE0预修调寄存器45，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_45_W_UNION */
#define PMIC_EFUSE0_45_W_ADDR(base)         ((base) + (0x04CDUL))

/* Register description: EFUSE0预修调寄存器46，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_46_W_UNION */
#define PMIC_EFUSE0_46_W_ADDR(base)         ((base) + (0x04CEUL))

/* Register description: EFUSE0预修调寄存器47，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_47_W_UNION */
#define PMIC_EFUSE0_47_W_ADDR(base)         ((base) + (0x04CFUL))

/* Register description: EFUSE0预修调寄存器48，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_48_W_UNION */
#define PMIC_EFUSE0_48_W_ADDR(base)         ((base) + (0x04D0UL))

/* Register description: EFUSE0预修调寄存器49，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_49_W_UNION */
#define PMIC_EFUSE0_49_W_ADDR(base)         ((base) + (0x04D1UL))

/* Register description: EFUSE0预修调寄存器50，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_50_W_UNION */
#define PMIC_EFUSE0_50_W_ADDR(base)         ((base) + (0x04D2UL))

/* Register description: EFUSE0预修调寄存器51，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_51_W_UNION */
#define PMIC_EFUSE0_51_W_ADDR(base)         ((base) + (0x04D3UL))

/* Register description: EFUSE0预修调寄存器52，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_52_W_UNION */
#define PMIC_EFUSE0_52_W_ADDR(base)         ((base) + (0x04D4UL))

/* Register description: EFUSE0预修调寄存器53，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_53_W_UNION */
#define PMIC_EFUSE0_53_W_ADDR(base)         ((base) + (0x04D5UL))

/* Register description: EFUSE0预修调寄存器54，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_54_W_UNION */
#define PMIC_EFUSE0_54_W_ADDR(base)         ((base) + (0x04D6UL))

/* Register description: EFUSE0预修调寄存器55，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_55_W_UNION */
#define PMIC_EFUSE0_55_W_ADDR(base)         ((base) + (0x04D7UL))

/* Register description: EFUSE0预修调寄存器56，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_56_W_UNION */
#define PMIC_EFUSE0_56_W_ADDR(base)         ((base) + (0x04D8UL))

/* Register description: EFUSE0预修调寄存器57，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_57_W_UNION */
#define PMIC_EFUSE0_57_W_ADDR(base)         ((base) + (0x04D9UL))

/* Register description: EFUSE0预修调寄存器58，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_58_W_UNION */
#define PMIC_EFUSE0_58_W_ADDR(base)         ((base) + (0x04DAUL))

/* Register description: EFUSE0预修调寄存器59，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_59_W_UNION */
#define PMIC_EFUSE0_59_W_ADDR(base)         ((base) + (0x04DBUL))

/* Register description: EFUSE0预修调寄存器60，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_60_W_UNION */
#define PMIC_EFUSE0_60_W_ADDR(base)         ((base) + (0x04DCUL))

/* Register description: EFUSE0预修调寄存器61，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_61_W_UNION */
#define PMIC_EFUSE0_61_W_ADDR(base)         ((base) + (0x04DDUL))

/* Register description: EFUSE0预修调寄存器62，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_62_W_UNION */
#define PMIC_EFUSE0_62_W_ADDR(base)         ((base) + (0x04DEUL))

/* Register description: EFUSE0预修调寄存器63，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_63_W_UNION */
#define PMIC_EFUSE0_63_W_ADDR(base)         ((base) + (0x04DFUL))

/* Register description: EFUSE0预修调寄存器64，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_64_W_UNION */
#define PMIC_EFUSE0_64_W_ADDR(base)         ((base) + (0x04E0UL))

/* Register description: EFUSE0预修调寄存器65，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_65_W_UNION */
#define PMIC_EFUSE0_65_W_ADDR(base)         ((base) + (0x04E1UL))

/* Register description: EFUSE0预修调寄存器66，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_66_W_UNION */
#define PMIC_EFUSE0_66_W_ADDR(base)         ((base) + (0x04E2UL))

/* Register description: EFUSE0预修调寄存器67，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_67_W_UNION */
#define PMIC_EFUSE0_67_W_ADDR(base)         ((base) + (0x04E3UL))

/* Register description: EFUSE0预修调寄存器68，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_68_W_UNION */
#define PMIC_EFUSE0_68_W_ADDR(base)         ((base) + (0x04E4UL))

/* Register description: EFUSE0预修调寄存器69，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_69_W_UNION */
#define PMIC_EFUSE0_69_W_ADDR(base)         ((base) + (0x04E5UL))

/* Register description: EFUSE0预修调寄存器70，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_70_W_UNION */
#define PMIC_EFUSE0_70_W_ADDR(base)         ((base) + (0x04E6UL))

/* Register description: EFUSE0预修调寄存器71，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_71_W_UNION */
#define PMIC_EFUSE0_71_W_ADDR(base)         ((base) + (0x04E7UL))

/* Register description: EFUSE0预修调寄存器72，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_72_W_UNION */
#define PMIC_EFUSE0_72_W_ADDR(base)         ((base) + (0x04E8UL))

/* Register description: EFUSE0预修调寄存器73，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_73_W_UNION */
#define PMIC_EFUSE0_73_W_ADDR(base)         ((base) + (0x04E9UL))

/* Register description: EFUSE0预修调寄存器74，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_74_W_UNION */
#define PMIC_EFUSE0_74_W_ADDR(base)         ((base) + (0x04EAUL))

/* Register description: EFUSE0预修调寄存器75，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_75_W_UNION */
#define PMIC_EFUSE0_75_W_ADDR(base)         ((base) + (0x04EBUL))

/* Register description: EFUSE0预修调寄存器76，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_76_W_UNION */
#define PMIC_EFUSE0_76_W_ADDR(base)         ((base) + (0x04ECUL))

/* Register description: EFUSE0预修调寄存器77，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_77_W_UNION */
#define PMIC_EFUSE0_77_W_ADDR(base)         ((base) + (0x04EDUL))

/* Register description: EFUSE0预修调寄存器78，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_78_W_UNION */
#define PMIC_EFUSE0_78_W_ADDR(base)         ((base) + (0x04EEUL))

/* Register description: EFUSE0预修调寄存器79，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_79_W_UNION */
#define PMIC_EFUSE0_79_W_ADDR(base)         ((base) + (0x04EFUL))

/* Register description: EFUSE0预修调寄存器80，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_80_W_UNION */
#define PMIC_EFUSE0_80_W_ADDR(base)         ((base) + (0x04F0UL))

/* Register description: EFUSE0预修调寄存器81，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_81_W_UNION */
#define PMIC_EFUSE0_81_W_ADDR(base)         ((base) + (0x04F1UL))

/* Register description: EFUSE0预修调寄存器82，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_82_W_UNION */
#define PMIC_EFUSE0_82_W_ADDR(base)         ((base) + (0x04F2UL))

/* Register description: EFUSE0预修调寄存器83，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_83_W_UNION */
#define PMIC_EFUSE0_83_W_ADDR(base)         ((base) + (0x04F3UL))

/* Register description: EFUSE0预修调寄存器84，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_84_W_UNION */
#define PMIC_EFUSE0_84_W_ADDR(base)         ((base) + (0x04F4UL))

/* Register description: EFUSE0预修调寄存器85，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_85_W_UNION */
#define PMIC_EFUSE0_85_W_ADDR(base)         ((base) + (0x04F5UL))

/* Register description: EFUSE0预修调寄存器86，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_86_W_UNION */
#define PMIC_EFUSE0_86_W_ADDR(base)         ((base) + (0x04F6UL))

/* Register description: EFUSE0预修调寄存器87，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_87_W_UNION */
#define PMIC_EFUSE0_87_W_ADDR(base)         ((base) + (0x04F7UL))

/* Register description: EFUSE0预修调寄存器88，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_88_W_UNION */
#define PMIC_EFUSE0_88_W_ADDR(base)         ((base) + (0x04F8UL))


#else


/* Register description: EFUSE寄存器写屏蔽控制寄存器。
   Bit domain definition UNION:  PMIC_EFUSE_LOCK_UNION */
#define PMIC_EFUSE_LOCK_ADDR(base)          ((base) + (0x0400))

/* Register description: 开机态手动读写操作时，EFUSE模块时钟控制寄存器。
   Bit domain definition UNION:  PMIC_EFUSE_CLK_CTRL_UNION */
#define PMIC_EFUSE_CLK_CTRL_ADDR(base)      ((base) + (0x0401))

/* Register description: EFUSE循环读操作控制寄存器。
   Bit domain definition UNION:  PMIC_EFUSE_LOOP_RD_CTRL_UNION */
#define PMIC_EFUSE_LOOP_RD_CTRL_ADDR(base)  ((base) + (0x0402))

/* Register description: EFUSE写pulse控制寄存器。
   Bit domain definition UNION:  PMIC_EFUSE_WR_PULSE_CTRL_UNION */
#define PMIC_EFUSE_WR_PULSE_CTRL_ADDR(base) ((base) + (0x0403))

/* Register description: EFUSE0回读寄存器。
   Bit domain definition UNION:  PMIC_EFUSE0_D_UNION */
#define PMIC_EFUSE0_D_ADDR(base)            ((base) + (0x0405))

/* Register description: EFUSE0 AEN脉冲产生方式选择寄存器。
   Bit domain definition UNION:  PMIC_EFUSE0_AEN_MODE_UNION */
#define PMIC_EFUSE0_AEN_MODE_ADDR(base)     ((base) + (0x0406))

/* Register description: EFUSE0控制寄存器0
   Bit domain definition UNION:  PMIC_EFUSE0_MODE_CTRL_UNION */
#define PMIC_EFUSE0_MODE_CTRL_ADDR(base)    ((base) + (0x0407))

/* Register description: EFUSE0读使能控制
   Bit domain definition UNION:  PMIC_EFUSE0_RDEN_CFG_UNION */
#define PMIC_EFUSE0_RDEN_CFG_ADDR(base)     ((base) + (0x0409))

/* Register description: EFUSE0编程使能控制
   Bit domain definition UNION:  PMIC_EFUSE0_PGMEN_CFG_UNION */
#define PMIC_EFUSE0_PGMEN_CFG_ADDR(base)    ((base) + (0x040A))

/* Register description: EFUSE0地址有效控制
   Bit domain definition UNION:  PMIC_EFUSE0_AEN_CFG_UNION */
#define PMIC_EFUSE0_AEN_CFG_ADDR(base)      ((base) + (0x040B))

/* Register description: EFUSE0地址控制
   Bit domain definition UNION:  PMIC_EFUSE0_ADDR_L_UNION */
#define PMIC_EFUSE0_ADDR_L_ADDR(base)       ((base) + (0x040C))

/* Register description: EFUSE0地址控制
   Bit domain definition UNION:  PMIC_EFUSE0_ADDR_H_UNION */
#define PMIC_EFUSE0_ADDR_H_ADDR(base)       ((base) + (0x040D))

/* Register description: EFUSE0测试使能信号
   Bit domain definition UNION:  PMIC_EFUSE0_TESTBUS_EN_UNION */
#define PMIC_EFUSE0_TESTBUS_EN_ADDR(base)   ((base) + (0x040E))

/* Register description: EFUSE0测试选择信号
   Bit domain definition UNION:  PMIC_EFUSE0_TESTBUS_SEL_UNION */
#define PMIC_EFUSE0_TESTBUS_SEL_ADDR(base)  ((base) + (0x040F))

/* Register description: EFUSE0测试回读数据
   Bit domain definition UNION:  PMIC_EFUSE0_TESTBUS_DATA_UNION */
#define PMIC_EFUSE0_TESTBUS_DATA_ADDR(base) ((base) + (0x0410))

/* Register description: EFUSE0预修调地址寄存器
   Bit domain definition UNION:  PMIC_EFUSE0_PDOB_PRE_ADDR_WE_UNION */
#define PMIC_EFUSE0_PDOB_PRE_ADDR_WE_ADDR(base) ((base) + (0x0411))

/* Register description: EFUSE0预修调数据寄存器
   Bit domain definition UNION:  PMIC_EFUSE0_PDOB_PRE_WDATA_UNION */
#define PMIC_EFUSE0_PDOB_PRE_WDATA_ADDR(base) ((base) + (0x0412))

/* Register description: EFUSE选择信号
   Bit domain definition UNION:  PMIC_EFUSE_PDOB_SEL_UNION */
#define PMIC_EFUSE_PDOB_SEL_ADDR(base)      ((base) + (0x0413))

/* Register description: EFUSE0状态机复位寄存器
   Bit domain definition UNION:  PMIC_EFUSE0_FSM_RESET_UNION */
#define PMIC_EFUSE0_FSM_RESET_ADDR(base)    ((base) + (0x0414))

/* Register description: EFUSE0预修调寄存器0，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_0_W_UNION */
#define PMIC_EFUSE0_0_W_ADDR(base)          ((base) + (0x04A0))

/* Register description: EFUSE0预修调寄存器1，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_1_W_UNION */
#define PMIC_EFUSE0_1_W_ADDR(base)          ((base) + (0x04A1))

/* Register description: EFUSE0预修调寄存器2，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_2_W_UNION */
#define PMIC_EFUSE0_2_W_ADDR(base)          ((base) + (0x04A2))

/* Register description: EFUSE0预修调寄存器3，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_3_W_UNION */
#define PMIC_EFUSE0_3_W_ADDR(base)          ((base) + (0x04A3))

/* Register description: EFUSE0预修调寄存器4，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_4_W_UNION */
#define PMIC_EFUSE0_4_W_ADDR(base)          ((base) + (0x04A4))

/* Register description: EFUSE0预修调寄存器5，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_5_W_UNION */
#define PMIC_EFUSE0_5_W_ADDR(base)          ((base) + (0x04A5))

/* Register description: EFUSE0预修调寄存器6，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_6_W_UNION */
#define PMIC_EFUSE0_6_W_ADDR(base)          ((base) + (0x04A6))

/* Register description: EFUSE0预修调寄存器7，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_7_W_UNION */
#define PMIC_EFUSE0_7_W_ADDR(base)          ((base) + (0x04A7))

/* Register description: EFUSE0预修调寄存器8，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_8_W_UNION */
#define PMIC_EFUSE0_8_W_ADDR(base)          ((base) + (0x04A8))

/* Register description: EFUSE0预修调寄存器9，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_9_W_UNION */
#define PMIC_EFUSE0_9_W_ADDR(base)          ((base) + (0x04A9))

/* Register description: EFUSE0预修调寄存器10，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_10_W_UNION */
#define PMIC_EFUSE0_10_W_ADDR(base)         ((base) + (0x04AA))

/* Register description: EFUSE0预修调寄存器11，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_11_W_UNION */
#define PMIC_EFUSE0_11_W_ADDR(base)         ((base) + (0x04AB))

/* Register description: EFUSE0预修调寄存器12，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_12_W_UNION */
#define PMIC_EFUSE0_12_W_ADDR(base)         ((base) + (0x04AC))

/* Register description: EFUSE0预修调寄存器13，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_13_W_UNION */
#define PMIC_EFUSE0_13_W_ADDR(base)         ((base) + (0x04AD))

/* Register description: EFUSE0预修调寄存器14，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_14_W_UNION */
#define PMIC_EFUSE0_14_W_ADDR(base)         ((base) + (0x04AE))

/* Register description: EFUSE0预修调寄存器15，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_15_W_UNION */
#define PMIC_EFUSE0_15_W_ADDR(base)         ((base) + (0x04AF))

/* Register description: EFUSE0预修调寄存器16，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_16_W_UNION */
#define PMIC_EFUSE0_16_W_ADDR(base)         ((base) + (0x04B0))

/* Register description: EFUSE0预修调寄存器17，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_17_W_UNION */
#define PMIC_EFUSE0_17_W_ADDR(base)         ((base) + (0x04B1))

/* Register description: EFUSE0预修调寄存器18，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_18_W_UNION */
#define PMIC_EFUSE0_18_W_ADDR(base)         ((base) + (0x04B2))

/* Register description: EFUSE0预修调寄存器19，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_19_W_UNION */
#define PMIC_EFUSE0_19_W_ADDR(base)         ((base) + (0x04B3))

/* Register description: EFUSE0预修调寄存器20，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_20_W_UNION */
#define PMIC_EFUSE0_20_W_ADDR(base)         ((base) + (0x04B4))

/* Register description: EFUSE0预修调寄存器21，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_21_W_UNION */
#define PMIC_EFUSE0_21_W_ADDR(base)         ((base) + (0x04B5))

/* Register description: EFUSE0预修调寄存器22，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_22_W_UNION */
#define PMIC_EFUSE0_22_W_ADDR(base)         ((base) + (0x04B6))

/* Register description: EFUSE0预修调寄存器23，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_23_W_UNION */
#define PMIC_EFUSE0_23_W_ADDR(base)         ((base) + (0x04B7))

/* Register description: EFUSE0预修调寄存器24，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_24_W_UNION */
#define PMIC_EFUSE0_24_W_ADDR(base)         ((base) + (0x04B8))

/* Register description: EFUSE0预修调寄存器25，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_25_W_UNION */
#define PMIC_EFUSE0_25_W_ADDR(base)         ((base) + (0x04B9))

/* Register description: EFUSE0预修调寄存器26，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_26_W_UNION */
#define PMIC_EFUSE0_26_W_ADDR(base)         ((base) + (0x04BA))

/* Register description: EFUSE0预修调寄存器27，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_27_W_UNION */
#define PMIC_EFUSE0_27_W_ADDR(base)         ((base) + (0x04BB))

/* Register description: EFUSE0预修调寄存器28，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_28_W_UNION */
#define PMIC_EFUSE0_28_W_ADDR(base)         ((base) + (0x04BC))

/* Register description: EFUSE0预修调寄存器29，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_29_W_UNION */
#define PMIC_EFUSE0_29_W_ADDR(base)         ((base) + (0x04BD))

/* Register description: EFUSE0预修调寄存器30，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_30_W_UNION */
#define PMIC_EFUSE0_30_W_ADDR(base)         ((base) + (0x04BE))

/* Register description: EFUSE0预修调寄存器31，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_31_W_UNION */
#define PMIC_EFUSE0_31_W_ADDR(base)         ((base) + (0x04BF))

/* Register description: EFUSE0预修调寄存器32，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_32_W_UNION */
#define PMIC_EFUSE0_32_W_ADDR(base)         ((base) + (0x04C0))

/* Register description: EFUSE0预修调寄存器33，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_33_W_UNION */
#define PMIC_EFUSE0_33_W_ADDR(base)         ((base) + (0x04C1))

/* Register description: EFUSE0预修调寄存器34，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_34_W_UNION */
#define PMIC_EFUSE0_34_W_ADDR(base)         ((base) + (0x04C2))

/* Register description: EFUSE0预修调寄存器35，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_35_W_UNION */
#define PMIC_EFUSE0_35_W_ADDR(base)         ((base) + (0x04C3))

/* Register description: EFUSE0预修调寄存器36，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_36_W_UNION */
#define PMIC_EFUSE0_36_W_ADDR(base)         ((base) + (0x04C4))

/* Register description: EFUSE0预修调寄存器37，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_37_W_UNION */
#define PMIC_EFUSE0_37_W_ADDR(base)         ((base) + (0x04C5))

/* Register description: EFUSE0预修调寄存器38，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_38_W_UNION */
#define PMIC_EFUSE0_38_W_ADDR(base)         ((base) + (0x04C6))

/* Register description: EFUSE0预修调寄存器39，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_39_W_UNION */
#define PMIC_EFUSE0_39_W_ADDR(base)         ((base) + (0x04C7))

/* Register description: EFUSE0预修调寄存器40，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_40_W_UNION */
#define PMIC_EFUSE0_40_W_ADDR(base)         ((base) + (0x04C8))

/* Register description: EFUSE0预修调寄存器41，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_41_W_UNION */
#define PMIC_EFUSE0_41_W_ADDR(base)         ((base) + (0x04C9))

/* Register description: EFUSE0预修调寄存器42，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_42_W_UNION */
#define PMIC_EFUSE0_42_W_ADDR(base)         ((base) + (0x04CA))

/* Register description: EFUSE0预修调寄存器43，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_43_W_UNION */
#define PMIC_EFUSE0_43_W_ADDR(base)         ((base) + (0x04CB))

/* Register description: EFUSE0预修调寄存器44，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_44_W_UNION */
#define PMIC_EFUSE0_44_W_ADDR(base)         ((base) + (0x04CC))

/* Register description: EFUSE0预修调寄存器45，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_45_W_UNION */
#define PMIC_EFUSE0_45_W_ADDR(base)         ((base) + (0x04CD))

/* Register description: EFUSE0预修调寄存器46，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_46_W_UNION */
#define PMIC_EFUSE0_46_W_ADDR(base)         ((base) + (0x04CE))

/* Register description: EFUSE0预修调寄存器47，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_47_W_UNION */
#define PMIC_EFUSE0_47_W_ADDR(base)         ((base) + (0x04CF))

/* Register description: EFUSE0预修调寄存器48，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_48_W_UNION */
#define PMIC_EFUSE0_48_W_ADDR(base)         ((base) + (0x04D0))

/* Register description: EFUSE0预修调寄存器49，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_49_W_UNION */
#define PMIC_EFUSE0_49_W_ADDR(base)         ((base) + (0x04D1))

/* Register description: EFUSE0预修调寄存器50，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_50_W_UNION */
#define PMIC_EFUSE0_50_W_ADDR(base)         ((base) + (0x04D2))

/* Register description: EFUSE0预修调寄存器51，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_51_W_UNION */
#define PMIC_EFUSE0_51_W_ADDR(base)         ((base) + (0x04D3))

/* Register description: EFUSE0预修调寄存器52，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_52_W_UNION */
#define PMIC_EFUSE0_52_W_ADDR(base)         ((base) + (0x04D4))

/* Register description: EFUSE0预修调寄存器53，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_53_W_UNION */
#define PMIC_EFUSE0_53_W_ADDR(base)         ((base) + (0x04D5))

/* Register description: EFUSE0预修调寄存器54，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_54_W_UNION */
#define PMIC_EFUSE0_54_W_ADDR(base)         ((base) + (0x04D6))

/* Register description: EFUSE0预修调寄存器55，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_55_W_UNION */
#define PMIC_EFUSE0_55_W_ADDR(base)         ((base) + (0x04D7))

/* Register description: EFUSE0预修调寄存器56，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_56_W_UNION */
#define PMIC_EFUSE0_56_W_ADDR(base)         ((base) + (0x04D8))

/* Register description: EFUSE0预修调寄存器57，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_57_W_UNION */
#define PMIC_EFUSE0_57_W_ADDR(base)         ((base) + (0x04D9))

/* Register description: EFUSE0预修调寄存器58，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_58_W_UNION */
#define PMIC_EFUSE0_58_W_ADDR(base)         ((base) + (0x04DA))

/* Register description: EFUSE0预修调寄存器59，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_59_W_UNION */
#define PMIC_EFUSE0_59_W_ADDR(base)         ((base) + (0x04DB))

/* Register description: EFUSE0预修调寄存器60，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_60_W_UNION */
#define PMIC_EFUSE0_60_W_ADDR(base)         ((base) + (0x04DC))

/* Register description: EFUSE0预修调寄存器61，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_61_W_UNION */
#define PMIC_EFUSE0_61_W_ADDR(base)         ((base) + (0x04DD))

/* Register description: EFUSE0预修调寄存器62，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_62_W_UNION */
#define PMIC_EFUSE0_62_W_ADDR(base)         ((base) + (0x04DE))

/* Register description: EFUSE0预修调寄存器63，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_63_W_UNION */
#define PMIC_EFUSE0_63_W_ADDR(base)         ((base) + (0x04DF))

/* Register description: EFUSE0预修调寄存器64，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_64_W_UNION */
#define PMIC_EFUSE0_64_W_ADDR(base)         ((base) + (0x04E0))

/* Register description: EFUSE0预修调寄存器65，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_65_W_UNION */
#define PMIC_EFUSE0_65_W_ADDR(base)         ((base) + (0x04E1))

/* Register description: EFUSE0预修调寄存器66，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_66_W_UNION */
#define PMIC_EFUSE0_66_W_ADDR(base)         ((base) + (0x04E2))

/* Register description: EFUSE0预修调寄存器67，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_67_W_UNION */
#define PMIC_EFUSE0_67_W_ADDR(base)         ((base) + (0x04E3))

/* Register description: EFUSE0预修调寄存器68，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_68_W_UNION */
#define PMIC_EFUSE0_68_W_ADDR(base)         ((base) + (0x04E4))

/* Register description: EFUSE0预修调寄存器69，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_69_W_UNION */
#define PMIC_EFUSE0_69_W_ADDR(base)         ((base) + (0x04E5))

/* Register description: EFUSE0预修调寄存器70，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_70_W_UNION */
#define PMIC_EFUSE0_70_W_ADDR(base)         ((base) + (0x04E6))

/* Register description: EFUSE0预修调寄存器71，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_71_W_UNION */
#define PMIC_EFUSE0_71_W_ADDR(base)         ((base) + (0x04E7))

/* Register description: EFUSE0预修调寄存器72，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_72_W_UNION */
#define PMIC_EFUSE0_72_W_ADDR(base)         ((base) + (0x04E8))

/* Register description: EFUSE0预修调寄存器73，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_73_W_UNION */
#define PMIC_EFUSE0_73_W_ADDR(base)         ((base) + (0x04E9))

/* Register description: EFUSE0预修调寄存器74，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_74_W_UNION */
#define PMIC_EFUSE0_74_W_ADDR(base)         ((base) + (0x04EA))

/* Register description: EFUSE0预修调寄存器75，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_75_W_UNION */
#define PMIC_EFUSE0_75_W_ADDR(base)         ((base) + (0x04EB))

/* Register description: EFUSE0预修调寄存器76，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_76_W_UNION */
#define PMIC_EFUSE0_76_W_ADDR(base)         ((base) + (0x04EC))

/* Register description: EFUSE0预修调寄存器77，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_77_W_UNION */
#define PMIC_EFUSE0_77_W_ADDR(base)         ((base) + (0x04ED))

/* Register description: EFUSE0预修调寄存器78，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_78_W_UNION */
#define PMIC_EFUSE0_78_W_ADDR(base)         ((base) + (0x04EE))

/* Register description: EFUSE0预修调寄存器79，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_79_W_UNION */
#define PMIC_EFUSE0_79_W_ADDR(base)         ((base) + (0x04EF))

/* Register description: EFUSE0预修调寄存器80，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_80_W_UNION */
#define PMIC_EFUSE0_80_W_ADDR(base)         ((base) + (0x04F0))

/* Register description: EFUSE0预修调寄存器81，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_81_W_UNION */
#define PMIC_EFUSE0_81_W_ADDR(base)         ((base) + (0x04F1))

/* Register description: EFUSE0预修调寄存器82，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_82_W_UNION */
#define PMIC_EFUSE0_82_W_ADDR(base)         ((base) + (0x04F2))

/* Register description: EFUSE0预修调寄存器83，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_83_W_UNION */
#define PMIC_EFUSE0_83_W_ADDR(base)         ((base) + (0x04F3))

/* Register description: EFUSE0预修调寄存器84，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_84_W_UNION */
#define PMIC_EFUSE0_84_W_ADDR(base)         ((base) + (0x04F4))

/* Register description: EFUSE0预修调寄存器85，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_85_W_UNION */
#define PMIC_EFUSE0_85_W_ADDR(base)         ((base) + (0x04F5))

/* Register description: EFUSE0预修调寄存器86，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_86_W_UNION */
#define PMIC_EFUSE0_86_W_ADDR(base)         ((base) + (0x04F6))

/* Register description: EFUSE0预修调寄存器87，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_87_W_UNION */
#define PMIC_EFUSE0_87_W_ADDR(base)         ((base) + (0x04F7))

/* Register description: EFUSE0预修调寄存器88，用于模拟。
   Bit domain definition UNION:  PMIC_EFUSE0_88_W_UNION */
#define PMIC_EFUSE0_88_W_ADDR(base)         ((base) + (0x04F8))


#endif


/****************************************************************************
                     (7/17) NP_PMU_CTRL
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description: 系统控制寄存器0。
   Bit domain definition UNION:  PMIC_NP_SYS_CTRL0_UNION */
#define PMIC_NP_SYS_CTRL0_ADDR(base)        ((base) + (0x0500UL))

/* Register description: RF0时钟输出波形配置寄存器。
   Bit domain definition UNION:  PMIC_NP_CLK_RF0_CTRL_UNION */
#define PMIC_NP_CLK_RF0_CTRL_ADDR(base)     ((base) + (0x0503UL))

/* Register description: RF1时钟输出波形配置寄存器。
   Bit domain definition UNION:  PMIC_NP_CLK_RF1_CTRL_UNION */
#define PMIC_NP_CLK_RF1_CTRL_ADDR(base)     ((base) + (0x0504UL))

/* Register description: 时钟控制寄存器0。
   Bit domain definition UNION:  PMIC_NP_CLK_TOP_CTRL0_UNION */
#define PMIC_NP_CLK_TOP_CTRL0_ADDR(base)    ((base) + (0x0505UL))

/* Register description: 时钟控制寄存器1。
   Bit domain definition UNION:  PMIC_NP_CLK_TOP_CTRL1_UNION */
#define PMIC_NP_CLK_TOP_CTRL1_ADDR(base)    ((base) + (0x0506UL))

/* Register description: 256K RC控制寄存器0。
   Bit domain definition UNION:  PMIC_NP_CLK_256K_CTRL0_UNION */
#define PMIC_NP_CLK_256K_CTRL0_ADDR(base)   ((base) + (0x0507UL))

/* Register description: 256K RC控制寄存器1。
   Bit domain definition UNION:  PMIC_NP_CLK_256K_CTRL1_UNION */
#define PMIC_NP_CLK_256K_CTRL1_ADDR(base)   ((base) + (0x0508UL))

/* Register description: XO模拟预留寄存器0。
   Bit domain definition UNION:  PMIC_NP_XO_RES0_UNION */
#define PMIC_NP_XO_RES0_ADDR(base)          ((base) + (0x050AUL))

/* Register description: CLK32_BT时钟输出驱动控制寄存器。
   Bit domain definition UNION:  PMIC_NP_CLK32_BT_DRV_UNION */
#define PMIC_NP_CLK32_BT_DRV_ADDR(base)     ((base) + (0x050BUL))

/* Register description: CLK32_UWB时钟输出驱动控制寄存器。
   Bit domain definition UNION:  PMIC_NP_CLK32_UWB_DRV_UNION */
#define PMIC_NP_CLK32_UWB_DRV_ADDR(base)    ((base) + (0x050CUL))

/* Register description: IN端低压阈值调整寄存器0。
   Bit domain definition UNION:  PMIC_NP_VSYS_LOW_SET0_UNION */
#define PMIC_NP_VSYS_LOW_SET0_ADDR(base)    ((base) + (0x0510UL))

/* Register description: IN端低压阈值调整寄存器1。
   Bit domain definition UNION:  PMIC_NP_VSYS_LOW_SET1_UNION */
#define PMIC_NP_VSYS_LOW_SET1_ADDR(base)    ((base) + (0x0511UL))

/* Register description: VSYS跌落电压检测值配置寄存器。
   Bit domain definition UNION:  PMIC_NP_VSYS_DROP_SET_UNION */
#define PMIC_NP_VSYS_DROP_SET_ADDR(base)    ((base) + (0x0512UL))

/* Register description: HRESET复位下电控制寄存器。
   Bit domain definition UNION:  PMIC_NP_HRESET_PWRDOWN_CTRL_UNION */
#define PMIC_NP_HRESET_PWRDOWN_CTRL_ADDR(base) ((base) + (0x0513UL))

/* Register description: SMPL控制寄存器。
   Bit domain definition UNION:  PMIC_NP_SMPL_CTRL_UNION */
#define PMIC_NP_SMPL_CTRL_ADDR(base)        ((base) + (0x0514UL))

/* Register description: 非下电控制寄存器。
   Bit domain definition UNION:  PMIC_NP_CTRL_UNION */
#define PMIC_NP_CTRL_ADDR(base)             ((base) + (0x0515UL))

/* Register description: 外部扩展芯片异常控制寄存器。
   Bit domain definition UNION:  PMIC_NP_EXT_FAULT_CTRL_UNION */
#define PMIC_NP_EXT_FAULT_CTRL_ADDR(base)   ((base) + (0x0516UL))

/* Register description: BUCK或LDO电源开关使能方式选择寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCKLDO_ONOFF_MODE_UNION */
#define PMIC_NP_BUCKLDO_ONOFF_MODE_ADDR(base) ((base) + (0x0517UL))

/* Register description: debug寄存器写屏蔽控制寄存器。
   Bit domain definition UNION:  PMIC_NP_DEBUG_LOCK_UNION */
#define PMIC_NP_DEBUG_LOCK_ADDR(base)       ((base) + (0x0520UL))

/* Register description: 数字系统debug预留寄存器0。
   Bit domain definition UNION:  PMIC_NP_SYS_DEBUG0_UNION */
#define PMIC_NP_SYS_DEBUG0_ADDR(base)       ((base) + (0x0521UL))

/* Register description: 数字系统debug预留寄存器1。
   Bit domain definition UNION:  PMIC_NP_SYS_DEBUG1_UNION */
#define PMIC_NP_SYS_DEBUG1_ADDR(base)       ((base) + (0x0522UL))

/* Register description: RC时钟debug预留寄存器2。
   Bit domain definition UNION:  PMIC_NP_SYS_DEBUG2_UNION */
#define PMIC_NP_SYS_DEBUG2_ADDR(base)       ((base) + (0x0523UL))

/* Register description: 数字系统debug预留寄存器3。
   Bit domain definition UNION:  PMIC_NP_SYS_DEBUG3_UNION */
#define PMIC_NP_SYS_DEBUG3_ADDR(base)       ((base) + (0x0524UL))

/* Register description: 数字系统debug预留寄存器4。
   Bit domain definition UNION:  PMIC_NP_SYS_DEBUG4_UNION */
#define PMIC_NP_SYS_DEBUG4_ADDR(base)       ((base) + (0x0525UL))

/* Register description: 数字系统debug预留寄存器5。
   Bit domain definition UNION:  PMIC_NP_SYS_DEBUG5_UNION */
#define PMIC_NP_SYS_DEBUG5_ADDR(base)       ((base) + (0x0526UL))

/* Register description: NOPWRT控制寄存器。
   Bit domain definition UNION:  PMIC_NP_BACKUP_CHG_UNION */
#define PMIC_NP_BACKUP_CHG_ADDR(base)       ((base) + (0x0527UL))

/* Register description: 下拉电阻屏蔽寄存器。
   Bit domain definition UNION:  PMIC_NP_SHIELD_RES_UNION */
#define PMIC_NP_SHIELD_RES_ADDR(base)       ((base) + (0x0528UL))

/* Register description: 数模接口保留寄存器0。
   Bit domain definition UNION:  PMIC_NP_D2A_RES0_UNION */
#define PMIC_NP_D2A_RES0_ADDR(base)         ((base) + (0x0529UL))

/* Register description: 数模接口保留寄存器1。
   Bit domain definition UNION:  PMIC_NP_D2A_RES1_UNION */
#define PMIC_NP_D2A_RES1_ADDR(base)         ((base) + (0x052AUL))

/* Register description: 数模接口保留寄存器2。
   Bit domain definition UNION:  PMIC_NP_D2A_RES2_UNION */
#define PMIC_NP_D2A_RES2_ADDR(base)         ((base) + (0x052BUL))

/* Register description: 数模接口保留寄存器3。
   Bit domain definition UNION:  PMIC_NP_D2A_RES3_UNION */
#define PMIC_NP_D2A_RES3_ADDR(base)         ((base) + (0x052CUL))

/* Register description: PMUD_BUCK_EN使能配置寄存器。
   Bit domain definition UNION:  PMIC_NP_PMUD_BUCK_EN_UNION */
#define PMIC_NP_PMUD_BUCK_EN_ADDR(base)     ((base) + (0x052DUL))

/* Register description: PMUD调压寄存器。
   Bit domain definition UNION:  PMIC_NP_PMUD_VSET_UNION */
#define PMIC_NP_PMUD_VSET_ADDR(base)        ((base) + (0x052EUL))

/* Register description: PMUD配置寄存器0。
   Bit domain definition UNION:  PMIC_NP_PMUD_CTRL0_UNION */
#define PMIC_NP_PMUD_CTRL0_ADDR(base)       ((base) + (0x052FUL))

/* Register description: BANDGAP和THSD非下电配置寄存器0。
   Bit domain definition UNION:  PMIC_NP_BG_THSD_CTRL0_UNION */
#define PMIC_NP_BG_THSD_CTRL0_ADDR(base)    ((base) + (0x0530UL))

/* Register description: 内部BUCKBOOST使能寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_ONOFF_UNION */
#define PMIC_NP_BUCKBOOST_ONOFF_ADDR(base)  ((base) + (0x0531UL))

/* Register description: BUCKBOOST调压寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_VSET_UNION */
#define PMIC_NP_BUCKBOOST_VSET_ADDR(base)   ((base) + (0x0532UL))

/* Register description: BUCKBOOST配置寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG0_UNION */
#define PMIC_NP_BUCKBOOST_CFG0_ADDR(base)   ((base) + (0x0533UL))

/* Register description: BUCKBOOST配置寄存器1。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG1_UNION */
#define PMIC_NP_BUCKBOOST_CFG1_ADDR(base)   ((base) + (0x0534UL))

/* Register description: BUCKBOOST配置寄存器2。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG2_UNION */
#define PMIC_NP_BUCKBOOST_CFG2_ADDR(base)   ((base) + (0x0535UL))

/* Register description: BUCKBOOST配置寄存器3。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG3_UNION */
#define PMIC_NP_BUCKBOOST_CFG3_ADDR(base)   ((base) + (0x0536UL))

/* Register description: BUCKBOOST配置寄存器4。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG4_UNION */
#define PMIC_NP_BUCKBOOST_CFG4_ADDR(base)   ((base) + (0x0537UL))

/* Register description: BUCKBOOST配置寄存器5。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG5_UNION */
#define PMIC_NP_BUCKBOOST_CFG5_ADDR(base)   ((base) + (0x0538UL))

/* Register description: BUCKBOOST配置寄存器6。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG6_UNION */
#define PMIC_NP_BUCKBOOST_CFG6_ADDR(base)   ((base) + (0x0539UL))

/* Register description: BUCKBOOST配置寄存器7。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG7_UNION */
#define PMIC_NP_BUCKBOOST_CFG7_ADDR(base)   ((base) + (0x053AUL))

/* Register description: BUCKBOOST配置寄存器8。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG8_UNION */
#define PMIC_NP_BUCKBOOST_CFG8_ADDR(base)   ((base) + (0x053BUL))

/* Register description: BUCKBOOST配置寄存器9。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG9_UNION */
#define PMIC_NP_BUCKBOOST_CFG9_ADDR(base)   ((base) + (0x053CUL))

/* Register description: BUCKBOOST配置寄存器10。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG10_UNION */
#define PMIC_NP_BUCKBOOST_CFG10_ADDR(base)  ((base) + (0x053DUL))

/* Register description: BUCKBOOST配置寄存器11。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG11_UNION */
#define PMIC_NP_BUCKBOOST_CFG11_ADDR(base)  ((base) + (0x053EUL))

/* Register description: BUCKBOOST配置寄存器12。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG12_UNION */
#define PMIC_NP_BUCKBOOST_CFG12_ADDR(base)  ((base) + (0x053FUL))

/* Register description: BUCKBOOST配置寄存器13。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG13_UNION */
#define PMIC_NP_BUCKBOOST_CFG13_ADDR(base)  ((base) + (0x0540UL))

/* Register description: BUCKBOOST配置寄存器14。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG14_UNION */
#define PMIC_NP_BUCKBOOST_CFG14_ADDR(base)  ((base) + (0x0541UL))

/* Register description: BUCKBOOST配置寄存器15。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG15_UNION */
#define PMIC_NP_BUCKBOOST_CFG15_ADDR(base)  ((base) + (0x0542UL))

/* Register description: BUCKBOOST配置寄存器16。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG16_UNION */
#define PMIC_NP_BUCKBOOST_CFG16_ADDR(base)  ((base) + (0x0543UL))

/* Register description: BUCKBOOST配置寄存器17。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG17_UNION */
#define PMIC_NP_BUCKBOOST_CFG17_ADDR(base)  ((base) + (0x0544UL))

/* Register description: BUCKBOOST配置寄存器18。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG18_UNION */
#define PMIC_NP_BUCKBOOST_CFG18_ADDR(base)  ((base) + (0x0545UL))

/* Register description: BUCKBOOST配置寄存器19。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG19_UNION */
#define PMIC_NP_BUCKBOOST_CFG19_ADDR(base)  ((base) + (0x0546UL))

/* Register description: BUCKBOOST配置寄存器20。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG20_UNION */
#define PMIC_NP_BUCKBOOST_CFG20_ADDR(base)  ((base) + (0x0547UL))

/* Register description: BUCKBOOST配置寄存器21。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG21_UNION */
#define PMIC_NP_BUCKBOOST_CFG21_ADDR(base)  ((base) + (0x0548UL))

/* Register description: BUCKBOOST配置寄存器22。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG22_UNION */
#define PMIC_NP_BUCKBOOST_CFG22_ADDR(base)  ((base) + (0x0549UL))

/* Register description: BUCKBOOST配置寄存器23。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG23_UNION */
#define PMIC_NP_BUCKBOOST_CFG23_ADDR(base)  ((base) + (0x054AUL))

/* Register description: BUCKBOOST配置寄存器24。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG24_UNION */
#define PMIC_NP_BUCKBOOST_CFG24_ADDR(base)  ((base) + (0x054BUL))

/* Register description: BUCKBOOST配置寄存器25。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG25_UNION */
#define PMIC_NP_BUCKBOOST_CFG25_ADDR(base)  ((base) + (0x054CUL))

/* Register description: BUCKBOOST配置寄存器26。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG26_UNION */
#define PMIC_NP_BUCKBOOST_CFG26_ADDR(base)  ((base) + (0x054DUL))

/* Register description: BUCKBOOST配置寄存器27。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG27_UNION */
#define PMIC_NP_BUCKBOOST_CFG27_ADDR(base)  ((base) + (0x054EUL))

/* Register description: BUCKBOOST配置寄存器28。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG28_UNION */
#define PMIC_NP_BUCKBOOST_CFG28_ADDR(base)  ((base) + (0x054FUL))

/* Register description: BUCKBOOST配置寄存器29。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG29_UNION */
#define PMIC_NP_BUCKBOOST_CFG29_ADDR(base)  ((base) + (0x0550UL))

/* Register description: BUCKBOOST配置寄存器30。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG30_UNION */
#define PMIC_NP_BUCKBOOST_CFG30_ADDR(base)  ((base) + (0x0551UL))

/* Register description: BUCKBOOST配置寄存器31。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG31_UNION */
#define PMIC_NP_BUCKBOOST_CFG31_ADDR(base)  ((base) + (0x0552UL))

/* Register description: BUCKBOOST配置寄存器32。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG32_UNION */
#define PMIC_NP_BUCKBOOST_CFG32_ADDR(base)  ((base) + (0x0553UL))

/* Register description: BUCKBOOST配置寄存器33。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG33_UNION */
#define PMIC_NP_BUCKBOOST_CFG33_ADDR(base)  ((base) + (0x0554UL))

/* Register description: BUCKBOOST配置寄存器34。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG34_UNION */
#define PMIC_NP_BUCKBOOST_CFG34_ADDR(base)  ((base) + (0x0555UL))

/* Register description: BUCKBOOST配置寄存器35。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG35_UNION */
#define PMIC_NP_BUCKBOOST_CFG35_ADDR(base)  ((base) + (0x0556UL))

/* Register description: BUCKBOOST配置寄存器36。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG36_UNION */
#define PMIC_NP_BUCKBOOST_CFG36_ADDR(base)  ((base) + (0x0557UL))

/* Register description: BUCKBOOST配置寄存器37。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG37_UNION */
#define PMIC_NP_BUCKBOOST_CFG37_ADDR(base)  ((base) + (0x0558UL))

/* Register description: BUCKBOOST配置寄存器38。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG38_UNION */
#define PMIC_NP_BUCKBOOST_CFG38_ADDR(base)  ((base) + (0x0559UL))

/* Register description: BUCKBOOST配置寄存器39。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG39_UNION */
#define PMIC_NP_BUCKBOOST_CFG39_ADDR(base)  ((base) + (0x055AUL))

/* Register description: BUCKBOOST配置寄存器40。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG40_UNION */
#define PMIC_NP_BUCKBOOST_CFG40_ADDR(base)  ((base) + (0x055BUL))

/* Register description: BUCKBOOST配置寄存器41。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG41_UNION */
#define PMIC_NP_BUCKBOOST_CFG41_ADDR(base)  ((base) + (0x055CUL))

/* Register description: BUCKBOOST配置寄存器42。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG42_UNION */
#define PMIC_NP_BUCKBOOST_CFG42_ADDR(base)  ((base) + (0x055DUL))

/* Register description: BUCKBOOST配置寄存器43。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG43_UNION */
#define PMIC_NP_BUCKBOOST_CFG43_ADDR(base)  ((base) + (0x055EUL))

/* Register description: BUCK非下电预留寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK_RES0_UNION */
#define PMIC_NP_BUCK_RES0_ADDR(base)        ((base) + (0x055FUL))

/* Register description: BUCK非下电预留寄存器1。
   Bit domain definition UNION:  PMIC_NP_BUCK_RES1_UNION */
#define PMIC_NP_BUCK_RES1_ADDR(base)        ((base) + (0x0560UL))

/* Register description: BUCK非下电预留寄存器2。
   Bit domain definition UNION:  PMIC_NP_BUCK_RES2_UNION */
#define PMIC_NP_BUCK_RES2_ADDR(base)        ((base) + (0x0561UL))

/* Register description: BUCK非下电预留寄存器3。
   Bit domain definition UNION:  PMIC_NP_BUCK_RES3_UNION */
#define PMIC_NP_BUCK_RES3_ADDR(base)        ((base) + (0x0562UL))

/* Register description: BUCK0非下电配置寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK0_CTRL0_UNION */
#define PMIC_NP_BUCK0_CTRL0_ADDR(base)      ((base) + (0x0563UL))

/* Register description: BUCK0非下电配置寄存器1。
   Bit domain definition UNION:  PMIC_NP_BUCK0_CTRL1_UNION */
#define PMIC_NP_BUCK0_CTRL1_ADDR(base)      ((base) + (0x0564UL))

/* Register description: BUCK0非下电预留寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK0_RES0_UNION */
#define PMIC_NP_BUCK0_RES0_ADDR(base)       ((base) + (0x0565UL))

/* Register description: BUCK1非下电配置寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK1_CTRL0_UNION */
#define PMIC_NP_BUCK1_CTRL0_ADDR(base)      ((base) + (0x0566UL))

/* Register description: BUCK1非下电配置寄存器1。
   Bit domain definition UNION:  PMIC_NP_BUCK1_CTRL1_UNION */
#define PMIC_NP_BUCK1_CTRL1_ADDR(base)      ((base) + (0x0567UL))

/* Register description: BUCK1非下电预留寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK1_RES0_UNION */
#define PMIC_NP_BUCK1_RES0_ADDR(base)       ((base) + (0x0568UL))

/* Register description: BUCK2非下电配置寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK2_CTRL0_UNION */
#define PMIC_NP_BUCK2_CTRL0_ADDR(base)      ((base) + (0x0569UL))

/* Register description: BUCK2非下电配置寄存器1。
   Bit domain definition UNION:  PMIC_NP_BUCK2_CTRL1_UNION */
#define PMIC_NP_BUCK2_CTRL1_ADDR(base)      ((base) + (0x056AUL))

/* Register description: BUCK2非下电预留寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK2_RES0_UNION */
#define PMIC_NP_BUCK2_RES0_ADDR(base)       ((base) + (0x056BUL))

/* Register description: BUCK3非下电配置寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK3_CTRL0_UNION */
#define PMIC_NP_BUCK3_CTRL0_ADDR(base)      ((base) + (0x056CUL))

/* Register description: BUCK3非下电配置寄存器1。
   Bit domain definition UNION:  PMIC_NP_BUCK3_CTRL1_UNION */
#define PMIC_NP_BUCK3_CTRL1_ADDR(base)      ((base) + (0x056DUL))

/* Register description: BUCK3非下电预留寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK3_RES0_UNION */
#define PMIC_NP_BUCK3_RES0_ADDR(base)       ((base) + (0x056EUL))

/* Register description: BUCK5非下电配置寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK5_CTRL0_UNION */
#define PMIC_NP_BUCK5_CTRL0_ADDR(base)      ((base) + (0x056FUL))

/* Register description: BUCK5非下电配置寄存器1。
   Bit domain definition UNION:  PMIC_NP_BUCK5_CTRL1_UNION */
#define PMIC_NP_BUCK5_CTRL1_ADDR(base)      ((base) + (0x0570UL))

/* Register description: BUCK5非下电预留寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK5_RES0_UNION */
#define PMIC_NP_BUCK5_RES0_ADDR(base)       ((base) + (0x0571UL))

/* Register description: BUCK6非下电配置寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK6_CTRL0_UNION */
#define PMIC_NP_BUCK6_CTRL0_ADDR(base)      ((base) + (0x0572UL))

/* Register description: BUCK6非下电配置寄存器1。
   Bit domain definition UNION:  PMIC_NP_BUCK6_CTRL1_UNION */
#define PMIC_NP_BUCK6_CTRL1_ADDR(base)      ((base) + (0x0573UL))

/* Register description: BUCK6非下电预留寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK6_RES0_UNION */
#define PMIC_NP_BUCK6_RES0_ADDR(base)       ((base) + (0x0574UL))

/* Register description: BUCK7非下电配置寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK7_CTRL0_UNION */
#define PMIC_NP_BUCK7_CTRL0_ADDR(base)      ((base) + (0x0575UL))

/* Register description: BUCK7非下电配置寄存器1。
   Bit domain definition UNION:  PMIC_NP_BUCK7_CTRL1_UNION */
#define PMIC_NP_BUCK7_CTRL1_ADDR(base)      ((base) + (0x0576UL))

/* Register description: BUCK7非下电预留寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK7_RES0_UNION */
#define PMIC_NP_BUCK7_RES0_ADDR(base)       ((base) + (0x0577UL))

/* Register description: BUCK8非下电配置寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK8_CTRL0_UNION */
#define PMIC_NP_BUCK8_CTRL0_ADDR(base)      ((base) + (0x0578UL))

/* Register description: BUCK8非下电配置寄存器1。
   Bit domain definition UNION:  PMIC_NP_BUCK8_CTRL1_UNION */
#define PMIC_NP_BUCK8_CTRL1_ADDR(base)      ((base) + (0x0579UL))

/* Register description: BUCK8非下电预留寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK8_RES0_UNION */
#define PMIC_NP_BUCK8_RES0_ADDR(base)       ((base) + (0x057AUL))

/* Register description: BUCK9非下电配置寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK9_CTRL0_UNION */
#define PMIC_NP_BUCK9_CTRL0_ADDR(base)      ((base) + (0x057BUL))

/* Register description: BUCK9非下电配置寄存器1。
   Bit domain definition UNION:  PMIC_NP_BUCK9_CTRL1_UNION */
#define PMIC_NP_BUCK9_CTRL1_ADDR(base)      ((base) + (0x057CUL))

/* Register description: BUCK9非下电预留寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK9_RES0_UNION */
#define PMIC_NP_BUCK9_RES0_ADDR(base)       ((base) + (0x057DUL))

/* Register description: BUCK13非下电配置寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK13_CTRL0_UNION */
#define PMIC_NP_BUCK13_CTRL0_ADDR(base)     ((base) + (0x057EUL))

/* Register description: BUCK13非下电配置寄存器1。
   Bit domain definition UNION:  PMIC_NP_BUCK13_CTRL1_UNION */
#define PMIC_NP_BUCK13_CTRL1_ADDR(base)     ((base) + (0x057FUL))

/* Register description: BUCK13非下电预留寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK13_RES0_UNION */
#define PMIC_NP_BUCK13_RES0_ADDR(base)      ((base) + (0x0580UL))

/* Register description: BUCK14非下电配置寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK14_CTRL0_UNION */
#define PMIC_NP_BUCK14_CTRL0_ADDR(base)     ((base) + (0x0581UL))

/* Register description: BUCK14非下电配置寄存器1。
   Bit domain definition UNION:  PMIC_NP_BUCK14_CTRL1_UNION */
#define PMIC_NP_BUCK14_CTRL1_ADDR(base)     ((base) + (0x0582UL))

/* Register description: BUCK14非下电预留寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK14_RES0_UNION */
#define PMIC_NP_BUCK14_RES0_ADDR(base)      ((base) + (0x0583UL))

/* Register description: LDO非下电预留寄存器0。
   Bit domain definition UNION:  PMIC_NP_LDO_RES0_UNION */
#define PMIC_NP_LDO_RES0_ADDR(base)         ((base) + (0x0584UL))

/* Register description: 软件预留寄存器0。
   Bit domain definition UNION:  PMIC_HRST_REG0_UNION */
#define PMIC_HRST_REG0_ADDR(base)        ((base) + (0x0585UL))

/* Register description: 软件预留寄存器1。
   Bit domain definition UNION:  PMIC_HRST_REG1_UNION */
#define PMIC_HRST_REG1_ADDR(base)        ((base) + (0x0586UL))

/* Register description: 软件预留寄存器2。
   Bit domain definition UNION:  PMIC_HRST_REG2_UNION */
#define PMIC_HRST_REG2_ADDR(base)        ((base) + (0x0587UL))

/* Register description: 软件预留寄存器3。
   Bit domain definition UNION:  PMIC_HRST_REG3_UNION */
#define PMIC_HRST_REG3_ADDR(base)        ((base) + (0x0588UL))

/* Register description: 软件预留寄存器4。
   Bit domain definition UNION:  PMIC_HRST_REG4_UNION */
#define PMIC_HRST_REG4_ADDR(base)        ((base) + (0x0589UL))

/* Register description: 软件预留寄存器5。
   Bit domain definition UNION:  PMIC_HRST_REG5_UNION */
#define PMIC_HRST_REG5_ADDR(base)        ((base) + (0x058AUL))

/* Register description: 软件预留寄存器6。
   Bit domain definition UNION:  PMIC_HRST_REG6_UNION */
#define PMIC_HRST_REG6_ADDR(base)        ((base) + (0x058BUL))

/* Register description: 软件预留寄存器7。
   Bit domain definition UNION:  PMIC_HRST_REG7_UNION */
#define PMIC_HRST_REG7_ADDR(base)        ((base) + (0x058CUL))

/* Register description: 软件预留寄存器8。
   Bit domain definition UNION:  PMIC_HRST_REG8_UNION */
#define PMIC_HRST_REG8_ADDR(base)        ((base) + (0x058DUL))

/* Register description: 软件预留寄存器9。
   Bit domain definition UNION:  PMIC_HRST_REG9_UNION */
#define PMIC_HRST_REG9_ADDR(base)        ((base) + (0x058EUL))

/* Register description: 软件预留寄存器10。
   Bit domain definition UNION:  PMIC_HRST_REG10_UNION */
#define PMIC_HRST_REG10_ADDR(base)       ((base) + (0x058FUL))

/* Register description: 软件预留寄存器11。
   Bit domain definition UNION:  PMIC_HRST_REG11_UNION */
#define PMIC_HRST_REG11_ADDR(base)       ((base) + (0x0590UL))

/* Register description: 软件预留寄存器12。
   Bit domain definition UNION:  PMIC_HRST_REG12_UNION */
#define PMIC_HRST_REG12_ADDR(base)       ((base) + (0x0591UL))

/* Register description: 软件预留寄存器13。
   Bit domain definition UNION:  PMIC_HRST_REG13_UNION */
#define PMIC_HRST_REG13_ADDR(base)       ((base) + (0x0592UL))

/* Register description: 软件预留寄存器14。
   Bit domain definition UNION:  PMIC_HRST_REG14_UNION */
#define PMIC_HRST_REG14_ADDR(base)       ((base) + (0x0593UL))

/* Register description: 软件预留寄存器15。
   Bit domain definition UNION:  PMIC_HRST_REG15_UNION */
#define PMIC_HRST_REG15_ADDR(base)       ((base) + (0x0594UL))

/* Register description: 软件预留寄存器16。
   Bit domain definition UNION:  PMIC_HRST_REG16_UNION */
#define PMIC_HRST_REG16_ADDR(base)       ((base) + (0x0595UL))

/* Register description: 软件预留寄存器17。
   Bit domain definition UNION:  PMIC_HRST_REG17_UNION */
#define PMIC_HRST_REG17_ADDR(base)       ((base) + (0x0596UL))

/* Register description: 软件预留寄存器18。
   Bit domain definition UNION:  PMIC_HRST_REG18_UNION */
#define PMIC_HRST_REG18_ADDR(base)       ((base) + (0x0597UL))

/* Register description: 软件预留寄存器19。
   Bit domain definition UNION:  PMIC_HRST_REG19_UNION */
#define PMIC_HRST_REG19_ADDR(base)       ((base) + (0x0598UL))

/* Register description: 软件预留寄存器20。
   Bit domain definition UNION:  PMIC_HRST_REG20_UNION */
#define PMIC_HRST_REG20_ADDR(base)       ((base) + (0x0599UL))

/* Register description: 软件预留寄存器21。
   Bit domain definition UNION:  PMIC_HRST_REG21_UNION */
#define PMIC_HRST_REG21_ADDR(base)       ((base) + (0x059AUL))

/* Register description: 软件预留寄存器22。
   Bit domain definition UNION:  PMIC_HRST_REG22_UNION */
#define PMIC_HRST_REG22_ADDR(base)       ((base) + (0x059BUL))

/* Register description: 软件预留寄存器23。
   Bit domain definition UNION:  PMIC_HRST_REG23_UNION */
#define PMIC_HRST_REG23_ADDR(base)       ((base) + (0x059CUL))

/* Register description: 软件预留寄存器24。
   Bit domain definition UNION:  PMIC_HRST_REG24_UNION */
#define PMIC_HRST_REG24_ADDR(base)       ((base) + (0x059DUL))

/* Register description: 软件预留寄存器25。
   Bit domain definition UNION:  PMIC_HRST_REG25_UNION */
#define PMIC_HRST_REG25_ADDR(base)       ((base) + (0x059EUL))

/* Register description: 软件预留寄存器26。
   Bit domain definition UNION:  PMIC_HRST_REG26_UNION */
#define PMIC_HRST_REG26_ADDR(base)       ((base) + (0x059FUL))

/* Register description: 软件预留寄存器27。
   Bit domain definition UNION:  PMIC_HRST_REG27_UNION */
#define PMIC_HRST_REG27_ADDR(base)       ((base) + (0x05A0UL))

/* Register description: 软件预留寄存器28。
   Bit domain definition UNION:  PMIC_HRST_REG28_UNION */
#define PMIC_HRST_REG28_ADDR(base)       ((base) + (0x05A1UL))

/* Register description: 软件预留寄存器29。
   Bit domain definition UNION:  PMIC_HRST_REG29_UNION */
#define PMIC_HRST_REG29_ADDR(base)       ((base) + (0x05A2UL))

/* Register description: 软件预留寄存器30。
   Bit domain definition UNION:  PMIC_HRST_REG30_UNION */
#define PMIC_HRST_REG30_ADDR(base)       ((base) + (0x05A3UL))

/* Register description: 软件预留寄存器31。
   Bit domain definition UNION:  PMIC_HRST_REG31_UNION */
#define PMIC_HRST_REG31_ADDR(base)       ((base) + (0x05A4UL))

/* Register description: 软件预留寄存器32。
   Bit domain definition UNION:  PMIC_HRST_REG32_UNION */
#define PMIC_HRST_REG32_ADDR(base)       ((base) + (0x05A5UL))

/* Register description: 软件预留寄存器33。
   Bit domain definition UNION:  PMIC_HRST_REG33_UNION */
#define PMIC_HRST_REG33_ADDR(base)       ((base) + (0x05A6UL))

/* Register description: 软件预留寄存器34。
   Bit domain definition UNION:  PMIC_HRST_REG34_UNION */
#define PMIC_HRST_REG34_ADDR(base)       ((base) + (0x05A7UL))

/* Register description: 软件预留寄存器35。
   Bit domain definition UNION:  PMIC_HRST_REG35_UNION */
#define PMIC_HRST_REG35_ADDR(base)       ((base) + (0x05A8UL))

/* Register description: 软件预留寄存器36。
   Bit domain definition UNION:  PMIC_HRST_REG36_UNION */
#define PMIC_HRST_REG36_ADDR(base)       ((base) + (0x05A9UL))

/* Register description: 软件预留寄存器37。
   Bit domain definition UNION:  PMIC_HRST_REG37_UNION */
#define PMIC_HRST_REG37_ADDR(base)       ((base) + (0x05AAUL))

/* Register description: 软件预留寄存器38。
   Bit domain definition UNION:  PMIC_HRST_REG38_UNION */
#define PMIC_HRST_REG38_ADDR(base)       ((base) + (0x05ABUL))

/* Register description: 软件预留寄存器39。
   Bit domain definition UNION:  PMIC_HRST_REG39_UNION */
#define PMIC_HRST_REG39_ADDR(base)       ((base) + (0x05ACUL))

/* Register description: 软件预留寄存器40。
   Bit domain definition UNION:  PMIC_HRST_REG40_UNION */
#define PMIC_HRST_REG40_ADDR(base)       ((base) + (0x05ADUL))

/* Register description: 软件预留寄存器41。
   Bit domain definition UNION:  PMIC_HRST_REG41_UNION */
#define PMIC_HRST_REG41_ADDR(base)       ((base) + (0x05AEUL))

/* Register description: 软件预留寄存器42。
   Bit domain definition UNION:  PMIC_HRST_REG42_UNION */
#define PMIC_HRST_REG42_ADDR(base)       ((base) + (0x05AFUL))

/* Register description: 软件预留寄存器43。
   Bit domain definition UNION:  PMIC_HRST_REG43_UNION */
#define PMIC_HRST_REG43_ADDR(base)       ((base) + (0x05B0UL))

/* Register description: 软件预留寄存器44。
   Bit domain definition UNION:  PMIC_HRST_REG44_UNION */
#define PMIC_HRST_REG44_ADDR(base)       ((base) + (0x05B1UL))

/* Register description: 软件预留寄存器45。
   Bit domain definition UNION:  PMIC_HRST_REG45_UNION */
#define PMIC_HRST_REG45_ADDR(base)       ((base) + (0x05B2UL))

/* Register description: 软件预留寄存器46。
   Bit domain definition UNION:  PMIC_HRST_REG46_UNION */
#define PMIC_HRST_REG46_ADDR(base)       ((base) + (0x05B3UL))

/* Register description: 软件预留寄存器47。
   Bit domain definition UNION:  PMIC_HRST_REG47_UNION */
#define PMIC_HRST_REG47_ADDR(base)       ((base) + (0x05B4UL))

/* Register description: VOICE_RESTART1和VOICE_RESTART2组合键N秒触发关机重启或热复位屏蔽控制寄存器。
   Bit domain definition UNION:  PMIC_NP_VIOCE_RESTART_CTRL_UNION */
#define PMIC_NP_VIOCE_RESTART_CTRL_ADDR(base) ((base) + (0x05BAUL))

/* Register description: 电源上下电位置选择控制寄存器。
   Bit domain definition UNION:  PMIC_NP_PWR_ONOFF_SEQ_CTRL_UNION */
#define PMIC_NP_PWR_ONOFF_SEQ_CTRL_ADDR(base) ((base) + (0x05BBUL))

/* Register description: BUCK0 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCK0_ON_PLACE_UNION */
#define PMIC_NP_BUCK0_ON_PLACE_ADDR(base)   ((base) + (0x05BCUL))

/* Register description: BUCK1 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCK1_ON_PLACE_UNION */
#define PMIC_NP_BUCK1_ON_PLACE_ADDR(base)   ((base) + (0x05BDUL))

/* Register description: BUCK5 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCK5_ON_PLACE_UNION */
#define PMIC_NP_BUCK5_ON_PLACE_ADDR(base)   ((base) + (0x05BEUL))

/* Register description: BUCK6 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCK6_ON_PLACE_UNION */
#define PMIC_NP_BUCK6_ON_PLACE_ADDR(base)   ((base) + (0x05BFUL))

/* Register description: BUCK7 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCK7_ON_PLACE_UNION */
#define PMIC_NP_BUCK7_ON_PLACE_ADDR(base)   ((base) + (0x05C0UL))

/* Register description: BUCK8 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCK8_ON_PLACE_UNION */
#define PMIC_NP_BUCK8_ON_PLACE_ADDR(base)   ((base) + (0x05C1UL))

/* Register description: BUCK9 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCK9_ON_PLACE_UNION */
#define PMIC_NP_BUCK9_ON_PLACE_ADDR(base)   ((base) + (0x05C2UL))

/* Register description: BUCK13 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCK13_ON_PLACE_UNION */
#define PMIC_NP_BUCK13_ON_PLACE_ADDR(base)  ((base) + (0x05C3UL))

/* Register description: BUCK14 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCK14_ON_PLACE_UNION */
#define PMIC_NP_BUCK14_ON_PLACE_ADDR(base)  ((base) + (0x05C4UL))

/* Register description: LDO0 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO0_ON_PLACE_UNION */
#define PMIC_NP_LDO0_ON_PLACE_ADDR(base)    ((base) + (0x05C5UL))

/* Register description: LDO8 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO8_ON_PLACE_UNION */
#define PMIC_NP_LDO8_ON_PLACE_ADDR(base)    ((base) + (0x05C6UL))

/* Register description: LDO15 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO15_ON_PLACE_UNION */
#define PMIC_NP_LDO15_ON_PLACE_ADDR(base)   ((base) + (0x05C7UL))

/* Register description: LDO23 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO23_ON_PLACE_UNION */
#define PMIC_NP_LDO23_ON_PLACE_ADDR(base)   ((base) + (0x05C8UL))

/* Register description: LDO24 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO24_ON_PLACE_UNION */
#define PMIC_NP_LDO24_ON_PLACE_ADDR(base)   ((base) + (0x05C9UL))

/* Register description: LDO30 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO30_ON_PLACE_UNION */
#define PMIC_NP_LDO30_ON_PLACE_ADDR(base)   ((base) + (0x05CAUL))

/* Register description: LDO36 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO36_ON_PLACE_UNION */
#define PMIC_NP_LDO36_ON_PLACE_ADDR(base)   ((base) + (0x05CBUL))

/* Register description: LDO37 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO37_ON_PLACE_UNION */
#define PMIC_NP_LDO37_ON_PLACE_ADDR(base)   ((base) + (0x05CCUL))

/* Register description: LDO43 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO43_ON_PLACE_UNION */
#define PMIC_NP_LDO43_ON_PLACE_ADDR(base)   ((base) + (0x05CDUL))

/* Register description: LDO51 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO51_ON_PLACE_UNION */
#define PMIC_NP_LDO51_ON_PLACE_ADDR(base)   ((base) + (0x05CEUL))

/* Register description: LDO54 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO54_ON_PLACE_UNION */
#define PMIC_NP_LDO54_ON_PLACE_ADDR(base)   ((base) + (0x05CFUL))

/* Register description: LDO55 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO55_ON_PLACE_UNION */
#define PMIC_NP_LDO55_ON_PLACE_ADDR(base)   ((base) + (0x05D0UL))

/* Register description: LDO56 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO56_ON_PLACE_UNION */
#define PMIC_NP_LDO56_ON_PLACE_ADDR(base)   ((base) + (0x05D1UL))

/* Register description: LDO_BUF 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO_BUF_ON_PLACE_UNION */
#define PMIC_NP_LDO_BUF_ON_PLACE_ADDR(base) ((base) + (0x05D2UL))

/* Register description: LDO_BUF1 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO_BUF1_ON_PLACE_UNION */
#define PMIC_NP_LDO_BUF1_ON_PLACE_ADDR(base) ((base) + (0x05D3UL))

/* Register description: LSW18 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LSW18_ON_PLACE_UNION */
#define PMIC_NP_LSW18_ON_PLACE_ADDR(base)   ((base) + (0x05D4UL))

/* Register description: LSW37 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LSW37_ON_PLACE_UNION */
#define PMIC_NP_LSW37_ON_PLACE_ADDR(base)   ((base) + (0x05D5UL))

/* Register description: PMU_EN 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_PMU_EN_ON_PLACE_UNION */
#define PMIC_NP_PMU_EN_ON_PLACE_ADDR(base)  ((base) + (0x05D6UL))

/* Register description: BUCK0 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCK0_OFF_PLACE_UNION */
#define PMIC_NP_BUCK0_OFF_PLACE_ADDR(base)  ((base) + (0x05DCUL))

/* Register description: BUCK1 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCK1_OFF_PLACE_UNION */
#define PMIC_NP_BUCK1_OFF_PLACE_ADDR(base)  ((base) + (0x05DDUL))

/* Register description: BUCK5 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCK5_OFF_PLACE_UNION */
#define PMIC_NP_BUCK5_OFF_PLACE_ADDR(base)  ((base) + (0x05DEUL))

/* Register description: BUCK6 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCK6_OFF_PLACE_UNION */
#define PMIC_NP_BUCK6_OFF_PLACE_ADDR(base)  ((base) + (0x05DFUL))

/* Register description: BUCK7 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCK7_OFF_PLACE_UNION */
#define PMIC_NP_BUCK7_OFF_PLACE_ADDR(base)  ((base) + (0x05E0UL))

/* Register description: BUCK8 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCK8_OFF_PLACE_UNION */
#define PMIC_NP_BUCK8_OFF_PLACE_ADDR(base)  ((base) + (0x05E1UL))

/* Register description: BUCK9 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCK9_OFF_PLACE_UNION */
#define PMIC_NP_BUCK9_OFF_PLACE_ADDR(base)  ((base) + (0x05E2UL))

/* Register description: BUCK13 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCK13_OFF_PLACE_UNION */
#define PMIC_NP_BUCK13_OFF_PLACE_ADDR(base) ((base) + (0x05E3UL))

/* Register description: BUCK14 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCK14_OFF_PLACE_UNION */
#define PMIC_NP_BUCK14_OFF_PLACE_ADDR(base) ((base) + (0x05E4UL))

/* Register description: LDO0 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO0_OFF_PLACE_UNION */
#define PMIC_NP_LDO0_OFF_PLACE_ADDR(base)   ((base) + (0x05E5UL))

/* Register description: LDO8 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO8_OFF_PLACE_UNION */
#define PMIC_NP_LDO8_OFF_PLACE_ADDR(base)   ((base) + (0x05E6UL))

/* Register description: LDO15 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO15_OFF_PLACE_UNION */
#define PMIC_NP_LDO15_OFF_PLACE_ADDR(base)  ((base) + (0x05E7UL))

/* Register description: LDO23 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO23_OFF_PLACE_UNION */
#define PMIC_NP_LDO23_OFF_PLACE_ADDR(base)  ((base) + (0x05E8UL))

/* Register description: LDO24 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO24_OFF_PLACE_UNION */
#define PMIC_NP_LDO24_OFF_PLACE_ADDR(base)  ((base) + (0x05E9UL))

/* Register description: LDO30 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO30_OFF_PLACE_UNION */
#define PMIC_NP_LDO30_OFF_PLACE_ADDR(base)  ((base) + (0x05EAUL))

/* Register description: LDO36 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO36_OFF_PLACE_UNION */
#define PMIC_NP_LDO36_OFF_PLACE_ADDR(base)  ((base) + (0x05EBUL))

/* Register description: LDO37 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO37_OFF_PLACE_UNION */
#define PMIC_NP_LDO37_OFF_PLACE_ADDR(base)  ((base) + (0x05ECUL))

/* Register description: LDO43 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO43_OFF_PLACE_UNION */
#define PMIC_NP_LDO43_OFF_PLACE_ADDR(base)  ((base) + (0x05EDUL))

/* Register description: LDO51 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO51_OFF_PLACE_UNION */
#define PMIC_NP_LDO51_OFF_PLACE_ADDR(base)  ((base) + (0x05EEUL))

/* Register description: LDO54 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO54_OFF_PLACE_UNION */
#define PMIC_NP_LDO54_OFF_PLACE_ADDR(base)  ((base) + (0x05EFUL))

/* Register description: LDO55 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO55_OFF_PLACE_UNION */
#define PMIC_NP_LDO55_OFF_PLACE_ADDR(base)  ((base) + (0x05F0UL))

/* Register description: LDO56 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO56_OFF_PLACE_UNION */
#define PMIC_NP_LDO56_OFF_PLACE_ADDR(base)  ((base) + (0x05F1UL))

/* Register description: LDO_BUF 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO_BUF_OFF_PLACE_UNION */
#define PMIC_NP_LDO_BUF_OFF_PLACE_ADDR(base) ((base) + (0x05F2UL))

/* Register description: LDO_BUF1 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO_BUF1_OFF_PLACE_UNION */
#define PMIC_NP_LDO_BUF1_OFF_PLACE_ADDR(base) ((base) + (0x05F3UL))

/* Register description: LSW18 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LSW18_OFF_PLACE_UNION */
#define PMIC_NP_LSW18_OFF_PLACE_ADDR(base)  ((base) + (0x05F4UL))

/* Register description: LSW37 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LSW37_OFF_PLACE_UNION */
#define PMIC_NP_LSW37_OFF_PLACE_ADDR(base)  ((base) + (0x05F5UL))

/* Register description: PMU_EN 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_PMU_EN_OFF_PLACE_UNION */
#define PMIC_NP_PMU_EN_OFF_PLACE_ADDR(base) ((base) + (0x05F6UL))

/* Register description: EFUSE0回读寄存器0。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_0_R_UNION */
#define PMIC_NP_EFUSE0_0_R_ADDR(base)       ((base) + (0x0600UL))

/* Register description: EFUSE0回读寄存器1。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_1_R_UNION */
#define PMIC_NP_EFUSE0_1_R_ADDR(base)       ((base) + (0x0601UL))

/* Register description: EFUSE0回读寄存器2。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_2_R_UNION */
#define PMIC_NP_EFUSE0_2_R_ADDR(base)       ((base) + (0x0602UL))

/* Register description: EFUSE0回读寄存器3。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_3_R_UNION */
#define PMIC_NP_EFUSE0_3_R_ADDR(base)       ((base) + (0x0603UL))

/* Register description: EFUSE0回读寄存器4。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_4_R_UNION */
#define PMIC_NP_EFUSE0_4_R_ADDR(base)       ((base) + (0x0604UL))

/* Register description: EFUSE0回读寄存器5。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_5_R_UNION */
#define PMIC_NP_EFUSE0_5_R_ADDR(base)       ((base) + (0x0605UL))

/* Register description: EFUSE0回读寄存器6。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_6_R_UNION */
#define PMIC_NP_EFUSE0_6_R_ADDR(base)       ((base) + (0x0606UL))

/* Register description: EFUSE0回读寄存器7。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_7_R_UNION */
#define PMIC_NP_EFUSE0_7_R_ADDR(base)       ((base) + (0x0607UL))

/* Register description: EFUSE0回读寄存器8。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_8_R_UNION */
#define PMIC_NP_EFUSE0_8_R_ADDR(base)       ((base) + (0x0608UL))

/* Register description: EFUSE0回读寄存器9。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_9_R_UNION */
#define PMIC_NP_EFUSE0_9_R_ADDR(base)       ((base) + (0x0609UL))

/* Register description: EFUSE0回读寄存器10。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_10_R_UNION */
#define PMIC_NP_EFUSE0_10_R_ADDR(base)      ((base) + (0x060AUL))

/* Register description: EFUSE0回读寄存器11。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_11_R_UNION */
#define PMIC_NP_EFUSE0_11_R_ADDR(base)      ((base) + (0x060BUL))

/* Register description: EFUSE0回读寄存器12。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_12_R_UNION */
#define PMIC_NP_EFUSE0_12_R_ADDR(base)      ((base) + (0x060CUL))

/* Register description: EFUSE0回读寄存器13。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_13_R_UNION */
#define PMIC_NP_EFUSE0_13_R_ADDR(base)      ((base) + (0x060DUL))

/* Register description: EFUSE0回读寄存器14。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_14_R_UNION */
#define PMIC_NP_EFUSE0_14_R_ADDR(base)      ((base) + (0x060EUL))

/* Register description: EFUSE0回读寄存器15。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_15_R_UNION */
#define PMIC_NP_EFUSE0_15_R_ADDR(base)      ((base) + (0x060FUL))

/* Register description: EFUSE0回读寄存器16。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_16_R_UNION */
#define PMIC_NP_EFUSE0_16_R_ADDR(base)      ((base) + (0x0610UL))

/* Register description: EFUSE0回读寄存器17。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_17_R_UNION */
#define PMIC_NP_EFUSE0_17_R_ADDR(base)      ((base) + (0x0611UL))

/* Register description: EFUSE0回读寄存器18。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_18_R_UNION */
#define PMIC_NP_EFUSE0_18_R_ADDR(base)      ((base) + (0x0612UL))

/* Register description: EFUSE0回读寄存器19。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_19_R_UNION */
#define PMIC_NP_EFUSE0_19_R_ADDR(base)      ((base) + (0x0613UL))

/* Register description: EFUSE0回读寄存器20。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_20_R_UNION */
#define PMIC_NP_EFUSE0_20_R_ADDR(base)      ((base) + (0x0614UL))

/* Register description: EFUSE0回读寄存器21。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_21_R_UNION */
#define PMIC_NP_EFUSE0_21_R_ADDR(base)      ((base) + (0x0615UL))

/* Register description: EFUSE0回读寄存器22。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_22_R_UNION */
#define PMIC_NP_EFUSE0_22_R_ADDR(base)      ((base) + (0x0616UL))

/* Register description: EFUSE0回读寄存器23。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_23_R_UNION */
#define PMIC_NP_EFUSE0_23_R_ADDR(base)      ((base) + (0x0617UL))

/* Register description: EFUSE0回读寄存器24。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_24_R_UNION */
#define PMIC_NP_EFUSE0_24_R_ADDR(base)      ((base) + (0x0618UL))

/* Register description: EFUSE0回读寄存器25。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_25_R_UNION */
#define PMIC_NP_EFUSE0_25_R_ADDR(base)      ((base) + (0x0619UL))

/* Register description: EFUSE0回读寄存器26。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_26_R_UNION */
#define PMIC_NP_EFUSE0_26_R_ADDR(base)      ((base) + (0x061AUL))

/* Register description: EFUSE0回读寄存器27。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_27_R_UNION */
#define PMIC_NP_EFUSE0_27_R_ADDR(base)      ((base) + (0x061BUL))

/* Register description: EFUSE0回读寄存器28。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_28_R_UNION */
#define PMIC_NP_EFUSE0_28_R_ADDR(base)      ((base) + (0x061CUL))

/* Register description: EFUSE0回读寄存器29。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_29_R_UNION */
#define PMIC_NP_EFUSE0_29_R_ADDR(base)      ((base) + (0x061DUL))

/* Register description: EFUSE0回读寄存器30。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_30_R_UNION */
#define PMIC_NP_EFUSE0_30_R_ADDR(base)      ((base) + (0x061EUL))

/* Register description: EFUSE0回读寄存器31。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_31_R_UNION */
#define PMIC_NP_EFUSE0_31_R_ADDR(base)      ((base) + (0x061FUL))

/* Register description: EFUSE0回读寄存器32。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_32_R_UNION */
#define PMIC_NP_EFUSE0_32_R_ADDR(base)      ((base) + (0x0620UL))

/* Register description: EFUSE0回读寄存器33。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_33_R_UNION */
#define PMIC_NP_EFUSE0_33_R_ADDR(base)      ((base) + (0x0621UL))

/* Register description: EFUSE0回读寄存器34。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_34_R_UNION */
#define PMIC_NP_EFUSE0_34_R_ADDR(base)      ((base) + (0x0622UL))

/* Register description: EFUSE0回读寄存器35。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_35_R_UNION */
#define PMIC_NP_EFUSE0_35_R_ADDR(base)      ((base) + (0x0623UL))

/* Register description: EFUSE0回读寄存器36。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_36_R_UNION */
#define PMIC_NP_EFUSE0_36_R_ADDR(base)      ((base) + (0x0624UL))

/* Register description: EFUSE0回读寄存器37。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_37_R_UNION */
#define PMIC_NP_EFUSE0_37_R_ADDR(base)      ((base) + (0x0625UL))

/* Register description: EFUSE0回读寄存器38。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_38_R_UNION */
#define PMIC_NP_EFUSE0_38_R_ADDR(base)      ((base) + (0x0626UL))

/* Register description: EFUSE0回读寄存器39。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_39_R_UNION */
#define PMIC_NP_EFUSE0_39_R_ADDR(base)      ((base) + (0x0627UL))

/* Register description: EFUSE0回读寄存器40。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_40_R_UNION */
#define PMIC_NP_EFUSE0_40_R_ADDR(base)      ((base) + (0x0628UL))

/* Register description: EFUSE0回读寄存器41。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_41_R_UNION */
#define PMIC_NP_EFUSE0_41_R_ADDR(base)      ((base) + (0x0629UL))

/* Register description: EFUSE0回读寄存器42。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_42_R_UNION */
#define PMIC_NP_EFUSE0_42_R_ADDR(base)      ((base) + (0x062AUL))

/* Register description: EFUSE0回读寄存器43。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_43_R_UNION */
#define PMIC_NP_EFUSE0_43_R_ADDR(base)      ((base) + (0x062BUL))

/* Register description: EFUSE0回读寄存器44。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_44_R_UNION */
#define PMIC_NP_EFUSE0_44_R_ADDR(base)      ((base) + (0x062CUL))

/* Register description: EFUSE0回读寄存器45。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_45_R_UNION */
#define PMIC_NP_EFUSE0_45_R_ADDR(base)      ((base) + (0x062DUL))

/* Register description: EFUSE0回读寄存器46。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_46_R_UNION */
#define PMIC_NP_EFUSE0_46_R_ADDR(base)      ((base) + (0x062EUL))

/* Register description: EFUSE0回读寄存器47。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_47_R_UNION */
#define PMIC_NP_EFUSE0_47_R_ADDR(base)      ((base) + (0x062FUL))

/* Register description: EFUSE0回读寄存器48。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_48_R_UNION */
#define PMIC_NP_EFUSE0_48_R_ADDR(base)      ((base) + (0x0630UL))

/* Register description: EFUSE0回读寄存器49。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_49_R_UNION */
#define PMIC_NP_EFUSE0_49_R_ADDR(base)      ((base) + (0x0631UL))

/* Register description: EFUSE0回读寄存器50。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_50_R_UNION */
#define PMIC_NP_EFUSE0_50_R_ADDR(base)      ((base) + (0x0632UL))

/* Register description: EFUSE0回读寄存器51。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_51_R_UNION */
#define PMIC_NP_EFUSE0_51_R_ADDR(base)      ((base) + (0x0633UL))

/* Register description: EFUSE0回读寄存器52。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_52_R_UNION */
#define PMIC_NP_EFUSE0_52_R_ADDR(base)      ((base) + (0x0634UL))

/* Register description: EFUSE0回读寄存器53。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_53_R_UNION */
#define PMIC_NP_EFUSE0_53_R_ADDR(base)      ((base) + (0x0635UL))

/* Register description: EFUSE0回读寄存器54。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_54_R_UNION */
#define PMIC_NP_EFUSE0_54_R_ADDR(base)      ((base) + (0x0636UL))

/* Register description: EFUSE0回读寄存器55。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_55_R_UNION */
#define PMIC_NP_EFUSE0_55_R_ADDR(base)      ((base) + (0x0637UL))

/* Register description: EFUSE0回读寄存器56。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_56_R_UNION */
#define PMIC_NP_EFUSE0_56_R_ADDR(base)      ((base) + (0x0638UL))

/* Register description: EFUSE0回读寄存器57。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_57_R_UNION */
#define PMIC_NP_EFUSE0_57_R_ADDR(base)      ((base) + (0x0639UL))

/* Register description: EFUSE0回读寄存器58。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_58_R_UNION */
#define PMIC_NP_EFUSE0_58_R_ADDR(base)      ((base) + (0x063AUL))

/* Register description: EFUSE0回读寄存器59。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_59_R_UNION */
#define PMIC_NP_EFUSE0_59_R_ADDR(base)      ((base) + (0x063BUL))

/* Register description: EFUSE0回读寄存器60。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_60_R_UNION */
#define PMIC_NP_EFUSE0_60_R_ADDR(base)      ((base) + (0x063CUL))

/* Register description: EFUSE0回读寄存器61。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_61_R_UNION */
#define PMIC_NP_EFUSE0_61_R_ADDR(base)      ((base) + (0x063DUL))

/* Register description: EFUSE0回读寄存器62。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_62_R_UNION */
#define PMIC_NP_EFUSE0_62_R_ADDR(base)      ((base) + (0x063EUL))

/* Register description: EFUSE0回读寄存器63。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_63_R_UNION */
#define PMIC_NP_EFUSE0_63_R_ADDR(base)      ((base) + (0x063FUL))

/* Register description: EFUSE0回读寄存器64。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_64_R_UNION */
#define PMIC_NP_EFUSE0_64_R_ADDR(base)      ((base) + (0x0640UL))

/* Register description: EFUSE0回读寄存器65。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_65_R_UNION */
#define PMIC_NP_EFUSE0_65_R_ADDR(base)      ((base) + (0x0641UL))

/* Register description: EFUSE0回读寄存器66。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_66_R_UNION */
#define PMIC_NP_EFUSE0_66_R_ADDR(base)      ((base) + (0x0642UL))

/* Register description: EFUSE0回读寄存器67。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_67_R_UNION */
#define PMIC_NP_EFUSE0_67_R_ADDR(base)      ((base) + (0x0643UL))

/* Register description: EFUSE0回读寄存器68。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_68_R_UNION */
#define PMIC_NP_EFUSE0_68_R_ADDR(base)      ((base) + (0x0644UL))

/* Register description: EFUSE0回读寄存器69。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_69_R_UNION */
#define PMIC_NP_EFUSE0_69_R_ADDR(base)      ((base) + (0x0645UL))

/* Register description: EFUSE0回读寄存器70。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_70_R_UNION */
#define PMIC_NP_EFUSE0_70_R_ADDR(base)      ((base) + (0x0646UL))

/* Register description: EFUSE0回读寄存器71。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_71_R_UNION */
#define PMIC_NP_EFUSE0_71_R_ADDR(base)      ((base) + (0x0647UL))

/* Register description: EFUSE0回读寄存器72。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_72_R_UNION */
#define PMIC_NP_EFUSE0_72_R_ADDR(base)      ((base) + (0x0648UL))

/* Register description: EFUSE0回读寄存器73。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_73_R_UNION */
#define PMIC_NP_EFUSE0_73_R_ADDR(base)      ((base) + (0x0649UL))

/* Register description: EFUSE0回读寄存器74。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_74_R_UNION */
#define PMIC_NP_EFUSE0_74_R_ADDR(base)      ((base) + (0x064AUL))

/* Register description: EFUSE0回读寄存器75。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_75_R_UNION */
#define PMIC_NP_EFUSE0_75_R_ADDR(base)      ((base) + (0x064BUL))

/* Register description: EFUSE0回读寄存器76。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_76_R_UNION */
#define PMIC_NP_EFUSE0_76_R_ADDR(base)      ((base) + (0x064CUL))

/* Register description: EFUSE0回读寄存器77。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_77_R_UNION */
#define PMIC_NP_EFUSE0_77_R_ADDR(base)      ((base) + (0x064DUL))

/* Register description: EFUSE0回读寄存器78。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_78_R_UNION */
#define PMIC_NP_EFUSE0_78_R_ADDR(base)      ((base) + (0x064EUL))

/* Register description: EFUSE0回读寄存器79。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_79_R_UNION */
#define PMIC_NP_EFUSE0_79_R_ADDR(base)      ((base) + (0x064FUL))

/* Register description: EFUSE0回读寄存器80。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_80_R_UNION */
#define PMIC_NP_EFUSE0_80_R_ADDR(base)      ((base) + (0x0650UL))

/* Register description: EFUSE0回读寄存器81。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_81_R_UNION */
#define PMIC_NP_EFUSE0_81_R_ADDR(base)      ((base) + (0x0651UL))

/* Register description: EFUSE0回读寄存器82。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_82_R_UNION */
#define PMIC_NP_EFUSE0_82_R_ADDR(base)      ((base) + (0x0652UL))

/* Register description: EFUSE0回读寄存器83。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_83_R_UNION */
#define PMIC_NP_EFUSE0_83_R_ADDR(base)      ((base) + (0x0653UL))

/* Register description: EFUSE0回读寄存器84。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_84_R_UNION */
#define PMIC_NP_EFUSE0_84_R_ADDR(base)      ((base) + (0x0654UL))

/* Register description: EFUSE0回读寄存器85。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_85_R_UNION */
#define PMIC_NP_EFUSE0_85_R_ADDR(base)      ((base) + (0x0655UL))

/* Register description: EFUSE0回读寄存器86。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_86_R_UNION */
#define PMIC_NP_EFUSE0_86_R_ADDR(base)      ((base) + (0x0656UL))

/* Register description: EFUSE0回读寄存器87。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_87_R_UNION */
#define PMIC_NP_EFUSE0_87_R_ADDR(base)      ((base) + (0x0657UL))

/* Register description: EFUSE0回读寄存器88。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_88_R_UNION */
#define PMIC_NP_EFUSE0_88_R_ADDR(base)      ((base) + (0x0658UL))

/* Register description: EFUSE0回读寄存器89。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_89_R_UNION */
#define PMIC_NP_EFUSE0_89_R_ADDR(base)      ((base) + (0x0659UL))

/* Register description: EFUSE0回读寄存器90。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_90_R_UNION */
#define PMIC_NP_EFUSE0_90_R_ADDR(base)      ((base) + (0x065AUL))

/* Register description: EFUSE0回读寄存器91。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_91_R_UNION */
#define PMIC_NP_EFUSE0_91_R_ADDR(base)      ((base) + (0x065BUL))

/* Register description: EFUSE0回读寄存器92。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_92_R_UNION */
#define PMIC_NP_EFUSE0_92_R_ADDR(base)      ((base) + (0x065CUL))

/* Register description: EFUSE0回读寄存器93。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_93_R_UNION */
#define PMIC_NP_EFUSE0_93_R_ADDR(base)      ((base) + (0x065DUL))

/* Register description: EFUSE0回读寄存器94。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_94_R_UNION */
#define PMIC_NP_EFUSE0_94_R_ADDR(base)      ((base) + (0x065EUL))

/* Register description: EFUSE0回读寄存器95。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_95_R_UNION */
#define PMIC_NP_EFUSE0_95_R_ADDR(base)      ((base) + (0x065FUL))

/* Register description: EFUSE0回读寄存器96。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_96_R_UNION */
#define PMIC_NP_EFUSE0_96_R_ADDR(base)      ((base) + (0x0660UL))

/* Register description: EFUSE0回读寄存器97。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_97_R_UNION */
#define PMIC_NP_EFUSE0_97_R_ADDR(base)      ((base) + (0x0661UL))

/* Register description: EFUSE0回读寄存器98。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_98_R_UNION */
#define PMIC_NP_EFUSE0_98_R_ADDR(base)      ((base) + (0x0662UL))

/* Register description: EFUSE0回读寄存器99。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_99_R_UNION */
#define PMIC_NP_EFUSE0_99_R_ADDR(base)      ((base) + (0x0663UL))

/* Register description: EFUSE0回读寄存器100。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_100_R_UNION */
#define PMIC_NP_EFUSE0_100_R_ADDR(base)     ((base) + (0x0664UL))

/* Register description: EFUSE0回读寄存器101。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_101_R_UNION */
#define PMIC_NP_EFUSE0_101_R_ADDR(base)     ((base) + (0x0665UL))

/* Register description: EFUSE0回读寄存器102。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_102_R_UNION */
#define PMIC_NP_EFUSE0_102_R_ADDR(base)     ((base) + (0x0666UL))

/* Register description: EFUSE0回读寄存器103。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_103_R_UNION */
#define PMIC_NP_EFUSE0_103_R_ADDR(base)     ((base) + (0x0667UL))

/* Register description: EFUSE0回读寄存器104。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_104_R_UNION */
#define PMIC_NP_EFUSE0_104_R_ADDR(base)     ((base) + (0x0668UL))

/* Register description: EFUSE0回读寄存器105。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_105_R_UNION */
#define PMIC_NP_EFUSE0_105_R_ADDR(base)     ((base) + (0x0669UL))

/* Register description: EFUSE0回读寄存器106。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_106_R_UNION */
#define PMIC_NP_EFUSE0_106_R_ADDR(base)     ((base) + (0x066AUL))

/* Register description: EFUSE0回读寄存器107。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_107_R_UNION */
#define PMIC_NP_EFUSE0_107_R_ADDR(base)     ((base) + (0x066BUL))

/* Register description: EFUSE0回读寄存器108。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_108_R_UNION */
#define PMIC_NP_EFUSE0_108_R_ADDR(base)     ((base) + (0x066CUL))

/* Register description: EFUSE0回读寄存器109。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_109_R_UNION */
#define PMIC_NP_EFUSE0_109_R_ADDR(base)     ((base) + (0x066DUL))

/* Register description: EFUSE0回读寄存器110。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_110_R_UNION */
#define PMIC_NP_EFUSE0_110_R_ADDR(base)     ((base) + (0x066EUL))

/* Register description: EFUSE0回读寄存器111。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_111_R_UNION */
#define PMIC_NP_EFUSE0_111_R_ADDR(base)     ((base) + (0x066FUL))

/* Register description: EFUSE0回读寄存器112。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_112_R_UNION */
#define PMIC_NP_EFUSE0_112_R_ADDR(base)     ((base) + (0x0670UL))

/* Register description: EFUSE0回读寄存器113。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_113_R_UNION */
#define PMIC_NP_EFUSE0_113_R_ADDR(base)     ((base) + (0x0671UL))

/* Register description: EFUSE0回读寄存器114。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_114_R_UNION */
#define PMIC_NP_EFUSE0_114_R_ADDR(base)     ((base) + (0x0672UL))

/* Register description: EFUSE0回读寄存器115。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_115_R_UNION */
#define PMIC_NP_EFUSE0_115_R_ADDR(base)     ((base) + (0x0673UL))

/* Register description: EFUSE0回读寄存器116。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_116_R_UNION */
#define PMIC_NP_EFUSE0_116_R_ADDR(base)     ((base) + (0x0674UL))

/* Register description: EFUSE0回读寄存器117。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_117_R_UNION */
#define PMIC_NP_EFUSE0_117_R_ADDR(base)     ((base) + (0x0675UL))

/* Register description: EFUSE0回读寄存器118。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_118_R_UNION */
#define PMIC_NP_EFUSE0_118_R_ADDR(base)     ((base) + (0x0676UL))

/* Register description: EFUSE0回读寄存器119。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_119_R_UNION */
#define PMIC_NP_EFUSE0_119_R_ADDR(base)     ((base) + (0x0677UL))

/* Register description: EFUSE0回读寄存器120。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_120_R_UNION */
#define PMIC_NP_EFUSE0_120_R_ADDR(base)     ((base) + (0x0678UL))

/* Register description: EFUSE0回读寄存器121。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_121_R_UNION */
#define PMIC_NP_EFUSE0_121_R_ADDR(base)     ((base) + (0x0679UL))

/* Register description: EFUSE0回读寄存器122。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_122_R_UNION */
#define PMIC_NP_EFUSE0_122_R_ADDR(base)     ((base) + (0x067AUL))

/* Register description: EFUSE0回读寄存器123。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_123_R_UNION */
#define PMIC_NP_EFUSE0_123_R_ADDR(base)     ((base) + (0x067BUL))

/* Register description: EFUSE0回读寄存器124。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_124_R_UNION */
#define PMIC_NP_EFUSE0_124_R_ADDR(base)     ((base) + (0x067CUL))

/* Register description: EFUSE0回读寄存器125。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_125_R_UNION */
#define PMIC_NP_EFUSE0_125_R_ADDR(base)     ((base) + (0x067DUL))

/* Register description: EFUSE0回读寄存器126。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_126_R_UNION */
#define PMIC_NP_EFUSE0_126_R_ADDR(base)     ((base) + (0x067EUL))

/* Register description: EFUSE0回读寄存器127。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_127_R_UNION */
#define PMIC_NP_EFUSE0_127_R_ADDR(base)     ((base) + (0x067FUL))


#else


/* Register description: 系统控制寄存器0。
   Bit domain definition UNION:  PMIC_NP_SYS_CTRL0_UNION */
#define PMIC_NP_SYS_CTRL0_ADDR(base)        ((base) + (0x0500))

/* Register description: RF0时钟输出波形配置寄存器。
   Bit domain definition UNION:  PMIC_NP_CLK_RF0_CTRL_UNION */
#define PMIC_NP_CLK_RF0_CTRL_ADDR(base)     ((base) + (0x0503))

/* Register description: RF1时钟输出波形配置寄存器。
   Bit domain definition UNION:  PMIC_NP_CLK_RF1_CTRL_UNION */
#define PMIC_NP_CLK_RF1_CTRL_ADDR(base)     ((base) + (0x0504))

/* Register description: 时钟控制寄存器0。
   Bit domain definition UNION:  PMIC_NP_CLK_TOP_CTRL0_UNION */
#define PMIC_NP_CLK_TOP_CTRL0_ADDR(base)    ((base) + (0x0505))

/* Register description: 时钟控制寄存器1。
   Bit domain definition UNION:  PMIC_NP_CLK_TOP_CTRL1_UNION */
#define PMIC_NP_CLK_TOP_CTRL1_ADDR(base)    ((base) + (0x0506))

/* Register description: 256K RC控制寄存器0。
   Bit domain definition UNION:  PMIC_NP_CLK_256K_CTRL0_UNION */
#define PMIC_NP_CLK_256K_CTRL0_ADDR(base)   ((base) + (0x0507))

/* Register description: 256K RC控制寄存器1。
   Bit domain definition UNION:  PMIC_NP_CLK_256K_CTRL1_UNION */
#define PMIC_NP_CLK_256K_CTRL1_ADDR(base)   ((base) + (0x0508))

/* Register description: XO模拟预留寄存器0。
   Bit domain definition UNION:  PMIC_NP_XO_RES0_UNION */
#define PMIC_NP_XO_RES0_ADDR(base)          ((base) + (0x050A))

/* Register description: CLK32_BT时钟输出驱动控制寄存器。
   Bit domain definition UNION:  PMIC_NP_CLK32_BT_DRV_UNION */
#define PMIC_NP_CLK32_BT_DRV_ADDR(base)     ((base) + (0x050B))

/* Register description: CLK32_UWB时钟输出驱动控制寄存器。
   Bit domain definition UNION:  PMIC_NP_CLK32_UWB_DRV_UNION */
#define PMIC_NP_CLK32_UWB_DRV_ADDR(base)    ((base) + (0x050C))

/* Register description: IN端低压阈值调整寄存器0。
   Bit domain definition UNION:  PMIC_NP_VSYS_LOW_SET0_UNION */
#define PMIC_NP_VSYS_LOW_SET0_ADDR(base)    ((base) + (0x0510))

/* Register description: IN端低压阈值调整寄存器1。
   Bit domain definition UNION:  PMIC_NP_VSYS_LOW_SET1_UNION */
#define PMIC_NP_VSYS_LOW_SET1_ADDR(base)    ((base) + (0x0511))

/* Register description: VSYS跌落电压检测值配置寄存器。
   Bit domain definition UNION:  PMIC_NP_VSYS_DROP_SET_UNION */
#define PMIC_NP_VSYS_DROP_SET_ADDR(base)    ((base) + (0x0512))

/* Register description: HRESET复位下电控制寄存器。
   Bit domain definition UNION:  PMIC_NP_HRESET_PWRDOWN_CTRL_UNION */
#define PMIC_NP_HRESET_PWRDOWN_CTRL_ADDR(base) ((base) + (0x0513))

/* Register description: SMPL控制寄存器。
   Bit domain definition UNION:  PMIC_NP_SMPL_CTRL_UNION */
#define PMIC_NP_SMPL_CTRL_ADDR(base)        ((base) + (0x0514))

/* Register description: 非下电控制寄存器。
   Bit domain definition UNION:  PMIC_NP_CTRL_UNION */
#define PMIC_NP_CTRL_ADDR(base)             ((base) + (0x0515))

/* Register description: 外部扩展芯片异常控制寄存器。
   Bit domain definition UNION:  PMIC_NP_EXT_FAULT_CTRL_UNION */
#define PMIC_NP_EXT_FAULT_CTRL_ADDR(base)   ((base) + (0x0516))

/* Register description: BUCK或LDO电源开关使能方式选择寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCKLDO_ONOFF_MODE_UNION */
#define PMIC_NP_BUCKLDO_ONOFF_MODE_ADDR(base) ((base) + (0x0517))

/* Register description: debug寄存器写屏蔽控制寄存器。
   Bit domain definition UNION:  PMIC_NP_DEBUG_LOCK_UNION */
#define PMIC_NP_DEBUG_LOCK_ADDR(base)       ((base) + (0x0520))

/* Register description: 数字系统debug预留寄存器0。
   Bit domain definition UNION:  PMIC_NP_SYS_DEBUG0_UNION */
#define PMIC_NP_SYS_DEBUG0_ADDR(base)       ((base) + (0x0521))

/* Register description: 数字系统debug预留寄存器1。
   Bit domain definition UNION:  PMIC_NP_SYS_DEBUG1_UNION */
#define PMIC_NP_SYS_DEBUG1_ADDR(base)       ((base) + (0x0522))

/* Register description: RC时钟debug预留寄存器2。
   Bit domain definition UNION:  PMIC_NP_SYS_DEBUG2_UNION */
#define PMIC_NP_SYS_DEBUG2_ADDR(base)       ((base) + (0x0523))

/* Register description: 数字系统debug预留寄存器3。
   Bit domain definition UNION:  PMIC_NP_SYS_DEBUG3_UNION */
#define PMIC_NP_SYS_DEBUG3_ADDR(base)       ((base) + (0x0524))

/* Register description: 数字系统debug预留寄存器4。
   Bit domain definition UNION:  PMIC_NP_SYS_DEBUG4_UNION */
#define PMIC_NP_SYS_DEBUG4_ADDR(base)       ((base) + (0x0525))

/* Register description: 数字系统debug预留寄存器5。
   Bit domain definition UNION:  PMIC_NP_SYS_DEBUG5_UNION */
#define PMIC_NP_SYS_DEBUG5_ADDR(base)       ((base) + (0x0526))

/* Register description: NOPWRT控制寄存器。
   Bit domain definition UNION:  PMIC_NP_BACKUP_CHG_UNION */
#define PMIC_NP_BACKUP_CHG_ADDR(base)       ((base) + (0x0527))

/* Register description: 下拉电阻屏蔽寄存器。
   Bit domain definition UNION:  PMIC_NP_SHIELD_RES_UNION */
#define PMIC_NP_SHIELD_RES_ADDR(base)       ((base) + (0x0528))

/* Register description: 数模接口保留寄存器0。
   Bit domain definition UNION:  PMIC_NP_D2A_RES0_UNION */
#define PMIC_NP_D2A_RES0_ADDR(base)         ((base) + (0x0529))

/* Register description: 数模接口保留寄存器1。
   Bit domain definition UNION:  PMIC_NP_D2A_RES1_UNION */
#define PMIC_NP_D2A_RES1_ADDR(base)         ((base) + (0x052A))

/* Register description: 数模接口保留寄存器2。
   Bit domain definition UNION:  PMIC_NP_D2A_RES2_UNION */
#define PMIC_NP_D2A_RES2_ADDR(base)         ((base) + (0x052B))

/* Register description: 数模接口保留寄存器3。
   Bit domain definition UNION:  PMIC_NP_D2A_RES3_UNION */
#define PMIC_NP_D2A_RES3_ADDR(base)         ((base) + (0x052C))

/* Register description: PMUD_BUCK_EN使能配置寄存器。
   Bit domain definition UNION:  PMIC_NP_PMUD_BUCK_EN_UNION */
#define PMIC_NP_PMUD_BUCK_EN_ADDR(base)     ((base) + (0x052D))

/* Register description: PMUD调压寄存器。
   Bit domain definition UNION:  PMIC_NP_PMUD_VSET_UNION */
#define PMIC_NP_PMUD_VSET_ADDR(base)        ((base) + (0x052E))

/* Register description: PMUD配置寄存器0。
   Bit domain definition UNION:  PMIC_NP_PMUD_CTRL0_UNION */
#define PMIC_NP_PMUD_CTRL0_ADDR(base)       ((base) + (0x052F))

/* Register description: BANDGAP和THSD非下电配置寄存器0。
   Bit domain definition UNION:  PMIC_NP_BG_THSD_CTRL0_UNION */
#define PMIC_NP_BG_THSD_CTRL0_ADDR(base)    ((base) + (0x0530))

/* Register description: 内部BUCKBOOST使能寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_ONOFF_UNION */
#define PMIC_NP_BUCKBOOST_ONOFF_ADDR(base)  ((base) + (0x0531))

/* Register description: BUCKBOOST调压寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_VSET_UNION */
#define PMIC_NP_BUCKBOOST_VSET_ADDR(base)   ((base) + (0x0532))

/* Register description: BUCKBOOST配置寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG0_UNION */
#define PMIC_NP_BUCKBOOST_CFG0_ADDR(base)   ((base) + (0x0533))

/* Register description: BUCKBOOST配置寄存器1。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG1_UNION */
#define PMIC_NP_BUCKBOOST_CFG1_ADDR(base)   ((base) + (0x0534))

/* Register description: BUCKBOOST配置寄存器2。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG2_UNION */
#define PMIC_NP_BUCKBOOST_CFG2_ADDR(base)   ((base) + (0x0535))

/* Register description: BUCKBOOST配置寄存器3。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG3_UNION */
#define PMIC_NP_BUCKBOOST_CFG3_ADDR(base)   ((base) + (0x0536))

/* Register description: BUCKBOOST配置寄存器4。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG4_UNION */
#define PMIC_NP_BUCKBOOST_CFG4_ADDR(base)   ((base) + (0x0537))

/* Register description: BUCKBOOST配置寄存器5。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG5_UNION */
#define PMIC_NP_BUCKBOOST_CFG5_ADDR(base)   ((base) + (0x0538))

/* Register description: BUCKBOOST配置寄存器6。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG6_UNION */
#define PMIC_NP_BUCKBOOST_CFG6_ADDR(base)   ((base) + (0x0539))

/* Register description: BUCKBOOST配置寄存器7。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG7_UNION */
#define PMIC_NP_BUCKBOOST_CFG7_ADDR(base)   ((base) + (0x053A))

/* Register description: BUCKBOOST配置寄存器8。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG8_UNION */
#define PMIC_NP_BUCKBOOST_CFG8_ADDR(base)   ((base) + (0x053B))

/* Register description: BUCKBOOST配置寄存器9。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG9_UNION */
#define PMIC_NP_BUCKBOOST_CFG9_ADDR(base)   ((base) + (0x053C))

/* Register description: BUCKBOOST配置寄存器10。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG10_UNION */
#define PMIC_NP_BUCKBOOST_CFG10_ADDR(base)  ((base) + (0x053D))

/* Register description: BUCKBOOST配置寄存器11。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG11_UNION */
#define PMIC_NP_BUCKBOOST_CFG11_ADDR(base)  ((base) + (0x053E))

/* Register description: BUCKBOOST配置寄存器12。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG12_UNION */
#define PMIC_NP_BUCKBOOST_CFG12_ADDR(base)  ((base) + (0x053F))

/* Register description: BUCKBOOST配置寄存器13。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG13_UNION */
#define PMIC_NP_BUCKBOOST_CFG13_ADDR(base)  ((base) + (0x0540))

/* Register description: BUCKBOOST配置寄存器14。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG14_UNION */
#define PMIC_NP_BUCKBOOST_CFG14_ADDR(base)  ((base) + (0x0541))

/* Register description: BUCKBOOST配置寄存器15。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG15_UNION */
#define PMIC_NP_BUCKBOOST_CFG15_ADDR(base)  ((base) + (0x0542))

/* Register description: BUCKBOOST配置寄存器16。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG16_UNION */
#define PMIC_NP_BUCKBOOST_CFG16_ADDR(base)  ((base) + (0x0543))

/* Register description: BUCKBOOST配置寄存器17。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG17_UNION */
#define PMIC_NP_BUCKBOOST_CFG17_ADDR(base)  ((base) + (0x0544))

/* Register description: BUCKBOOST配置寄存器18。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG18_UNION */
#define PMIC_NP_BUCKBOOST_CFG18_ADDR(base)  ((base) + (0x0545))

/* Register description: BUCKBOOST配置寄存器19。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG19_UNION */
#define PMIC_NP_BUCKBOOST_CFG19_ADDR(base)  ((base) + (0x0546))

/* Register description: BUCKBOOST配置寄存器20。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG20_UNION */
#define PMIC_NP_BUCKBOOST_CFG20_ADDR(base)  ((base) + (0x0547))

/* Register description: BUCKBOOST配置寄存器21。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG21_UNION */
#define PMIC_NP_BUCKBOOST_CFG21_ADDR(base)  ((base) + (0x0548))

/* Register description: BUCKBOOST配置寄存器22。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG22_UNION */
#define PMIC_NP_BUCKBOOST_CFG22_ADDR(base)  ((base) + (0x0549))

/* Register description: BUCKBOOST配置寄存器23。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG23_UNION */
#define PMIC_NP_BUCKBOOST_CFG23_ADDR(base)  ((base) + (0x054A))

/* Register description: BUCKBOOST配置寄存器24。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG24_UNION */
#define PMIC_NP_BUCKBOOST_CFG24_ADDR(base)  ((base) + (0x054B))

/* Register description: BUCKBOOST配置寄存器25。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG25_UNION */
#define PMIC_NP_BUCKBOOST_CFG25_ADDR(base)  ((base) + (0x054C))

/* Register description: BUCKBOOST配置寄存器26。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG26_UNION */
#define PMIC_NP_BUCKBOOST_CFG26_ADDR(base)  ((base) + (0x054D))

/* Register description: BUCKBOOST配置寄存器27。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG27_UNION */
#define PMIC_NP_BUCKBOOST_CFG27_ADDR(base)  ((base) + (0x054E))

/* Register description: BUCKBOOST配置寄存器28。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG28_UNION */
#define PMIC_NP_BUCKBOOST_CFG28_ADDR(base)  ((base) + (0x054F))

/* Register description: BUCKBOOST配置寄存器29。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG29_UNION */
#define PMIC_NP_BUCKBOOST_CFG29_ADDR(base)  ((base) + (0x0550))

/* Register description: BUCKBOOST配置寄存器30。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG30_UNION */
#define PMIC_NP_BUCKBOOST_CFG30_ADDR(base)  ((base) + (0x0551))

/* Register description: BUCKBOOST配置寄存器31。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG31_UNION */
#define PMIC_NP_BUCKBOOST_CFG31_ADDR(base)  ((base) + (0x0552))

/* Register description: BUCKBOOST配置寄存器32。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG32_UNION */
#define PMIC_NP_BUCKBOOST_CFG32_ADDR(base)  ((base) + (0x0553))

/* Register description: BUCKBOOST配置寄存器33。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG33_UNION */
#define PMIC_NP_BUCKBOOST_CFG33_ADDR(base)  ((base) + (0x0554))

/* Register description: BUCKBOOST配置寄存器34。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG34_UNION */
#define PMIC_NP_BUCKBOOST_CFG34_ADDR(base)  ((base) + (0x0555))

/* Register description: BUCKBOOST配置寄存器35。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG35_UNION */
#define PMIC_NP_BUCKBOOST_CFG35_ADDR(base)  ((base) + (0x0556))

/* Register description: BUCKBOOST配置寄存器36。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG36_UNION */
#define PMIC_NP_BUCKBOOST_CFG36_ADDR(base)  ((base) + (0x0557))

/* Register description: BUCKBOOST配置寄存器37。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG37_UNION */
#define PMIC_NP_BUCKBOOST_CFG37_ADDR(base)  ((base) + (0x0558))

/* Register description: BUCKBOOST配置寄存器38。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG38_UNION */
#define PMIC_NP_BUCKBOOST_CFG38_ADDR(base)  ((base) + (0x0559))

/* Register description: BUCKBOOST配置寄存器39。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG39_UNION */
#define PMIC_NP_BUCKBOOST_CFG39_ADDR(base)  ((base) + (0x055A))

/* Register description: BUCKBOOST配置寄存器40。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG40_UNION */
#define PMIC_NP_BUCKBOOST_CFG40_ADDR(base)  ((base) + (0x055B))

/* Register description: BUCKBOOST配置寄存器41。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG41_UNION */
#define PMIC_NP_BUCKBOOST_CFG41_ADDR(base)  ((base) + (0x055C))

/* Register description: BUCKBOOST配置寄存器42。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG42_UNION */
#define PMIC_NP_BUCKBOOST_CFG42_ADDR(base)  ((base) + (0x055D))

/* Register description: BUCKBOOST配置寄存器43。
   Bit domain definition UNION:  PMIC_NP_BUCKBOOST_CFG43_UNION */
#define PMIC_NP_BUCKBOOST_CFG43_ADDR(base)  ((base) + (0x055E))

/* Register description: BUCK非下电预留寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK_RES0_UNION */
#define PMIC_NP_BUCK_RES0_ADDR(base)        ((base) + (0x055F))

/* Register description: BUCK非下电预留寄存器1。
   Bit domain definition UNION:  PMIC_NP_BUCK_RES1_UNION */
#define PMIC_NP_BUCK_RES1_ADDR(base)        ((base) + (0x0560))

/* Register description: BUCK非下电预留寄存器2。
   Bit domain definition UNION:  PMIC_NP_BUCK_RES2_UNION */
#define PMIC_NP_BUCK_RES2_ADDR(base)        ((base) + (0x0561))

/* Register description: BUCK非下电预留寄存器3。
   Bit domain definition UNION:  PMIC_NP_BUCK_RES3_UNION */
#define PMIC_NP_BUCK_RES3_ADDR(base)        ((base) + (0x0562))

/* Register description: BUCK0非下电配置寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK0_CTRL0_UNION */
#define PMIC_NP_BUCK0_CTRL0_ADDR(base)      ((base) + (0x0563))

/* Register description: BUCK0非下电配置寄存器1。
   Bit domain definition UNION:  PMIC_NP_BUCK0_CTRL1_UNION */
#define PMIC_NP_BUCK0_CTRL1_ADDR(base)      ((base) + (0x0564))

/* Register description: BUCK0非下电预留寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK0_RES0_UNION */
#define PMIC_NP_BUCK0_RES0_ADDR(base)       ((base) + (0x0565))

/* Register description: BUCK1非下电配置寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK1_CTRL0_UNION */
#define PMIC_NP_BUCK1_CTRL0_ADDR(base)      ((base) + (0x0566))

/* Register description: BUCK1非下电配置寄存器1。
   Bit domain definition UNION:  PMIC_NP_BUCK1_CTRL1_UNION */
#define PMIC_NP_BUCK1_CTRL1_ADDR(base)      ((base) + (0x0567))

/* Register description: BUCK1非下电预留寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK1_RES0_UNION */
#define PMIC_NP_BUCK1_RES0_ADDR(base)       ((base) + (0x0568))

/* Register description: BUCK2非下电配置寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK2_CTRL0_UNION */
#define PMIC_NP_BUCK2_CTRL0_ADDR(base)      ((base) + (0x0569))

/* Register description: BUCK2非下电配置寄存器1。
   Bit domain definition UNION:  PMIC_NP_BUCK2_CTRL1_UNION */
#define PMIC_NP_BUCK2_CTRL1_ADDR(base)      ((base) + (0x056A))

/* Register description: BUCK2非下电预留寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK2_RES0_UNION */
#define PMIC_NP_BUCK2_RES0_ADDR(base)       ((base) + (0x056B))

/* Register description: BUCK3非下电配置寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK3_CTRL0_UNION */
#define PMIC_NP_BUCK3_CTRL0_ADDR(base)      ((base) + (0x056C))

/* Register description: BUCK3非下电配置寄存器1。
   Bit domain definition UNION:  PMIC_NP_BUCK3_CTRL1_UNION */
#define PMIC_NP_BUCK3_CTRL1_ADDR(base)      ((base) + (0x056D))

/* Register description: BUCK3非下电预留寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK3_RES0_UNION */
#define PMIC_NP_BUCK3_RES0_ADDR(base)       ((base) + (0x056E))

/* Register description: BUCK5非下电配置寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK5_CTRL0_UNION */
#define PMIC_NP_BUCK5_CTRL0_ADDR(base)      ((base) + (0x056F))

/* Register description: BUCK5非下电配置寄存器1。
   Bit domain definition UNION:  PMIC_NP_BUCK5_CTRL1_UNION */
#define PMIC_NP_BUCK5_CTRL1_ADDR(base)      ((base) + (0x0570))

/* Register description: BUCK5非下电预留寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK5_RES0_UNION */
#define PMIC_NP_BUCK5_RES0_ADDR(base)       ((base) + (0x0571))

/* Register description: BUCK6非下电配置寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK6_CTRL0_UNION */
#define PMIC_NP_BUCK6_CTRL0_ADDR(base)      ((base) + (0x0572))

/* Register description: BUCK6非下电配置寄存器1。
   Bit domain definition UNION:  PMIC_NP_BUCK6_CTRL1_UNION */
#define PMIC_NP_BUCK6_CTRL1_ADDR(base)      ((base) + (0x0573))

/* Register description: BUCK6非下电预留寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK6_RES0_UNION */
#define PMIC_NP_BUCK6_RES0_ADDR(base)       ((base) + (0x0574))

/* Register description: BUCK7非下电配置寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK7_CTRL0_UNION */
#define PMIC_NP_BUCK7_CTRL0_ADDR(base)      ((base) + (0x0575))

/* Register description: BUCK7非下电配置寄存器1。
   Bit domain definition UNION:  PMIC_NP_BUCK7_CTRL1_UNION */
#define PMIC_NP_BUCK7_CTRL1_ADDR(base)      ((base) + (0x0576))

/* Register description: BUCK7非下电预留寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK7_RES0_UNION */
#define PMIC_NP_BUCK7_RES0_ADDR(base)       ((base) + (0x0577))

/* Register description: BUCK8非下电配置寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK8_CTRL0_UNION */
#define PMIC_NP_BUCK8_CTRL0_ADDR(base)      ((base) + (0x0578))

/* Register description: BUCK8非下电配置寄存器1。
   Bit domain definition UNION:  PMIC_NP_BUCK8_CTRL1_UNION */
#define PMIC_NP_BUCK8_CTRL1_ADDR(base)      ((base) + (0x0579))

/* Register description: BUCK8非下电预留寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK8_RES0_UNION */
#define PMIC_NP_BUCK8_RES0_ADDR(base)       ((base) + (0x057A))

/* Register description: BUCK9非下电配置寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK9_CTRL0_UNION */
#define PMIC_NP_BUCK9_CTRL0_ADDR(base)      ((base) + (0x057B))

/* Register description: BUCK9非下电配置寄存器1。
   Bit domain definition UNION:  PMIC_NP_BUCK9_CTRL1_UNION */
#define PMIC_NP_BUCK9_CTRL1_ADDR(base)      ((base) + (0x057C))

/* Register description: BUCK9非下电预留寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK9_RES0_UNION */
#define PMIC_NP_BUCK9_RES0_ADDR(base)       ((base) + (0x057D))

/* Register description: BUCK13非下电配置寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK13_CTRL0_UNION */
#define PMIC_NP_BUCK13_CTRL0_ADDR(base)     ((base) + (0x057E))

/* Register description: BUCK13非下电配置寄存器1。
   Bit domain definition UNION:  PMIC_NP_BUCK13_CTRL1_UNION */
#define PMIC_NP_BUCK13_CTRL1_ADDR(base)     ((base) + (0x057F))

/* Register description: BUCK13非下电预留寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK13_RES0_UNION */
#define PMIC_NP_BUCK13_RES0_ADDR(base)      ((base) + (0x0580))

/* Register description: BUCK14非下电配置寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK14_CTRL0_UNION */
#define PMIC_NP_BUCK14_CTRL0_ADDR(base)     ((base) + (0x0581))

/* Register description: BUCK14非下电配置寄存器1。
   Bit domain definition UNION:  PMIC_NP_BUCK14_CTRL1_UNION */
#define PMIC_NP_BUCK14_CTRL1_ADDR(base)     ((base) + (0x0582))

/* Register description: BUCK14非下电预留寄存器0。
   Bit domain definition UNION:  PMIC_NP_BUCK14_RES0_UNION */
#define PMIC_NP_BUCK14_RES0_ADDR(base)      ((base) + (0x0583))

/* Register description: LDO非下电预留寄存器0。
   Bit domain definition UNION:  PMIC_NP_LDO_RES0_UNION */
#define PMIC_NP_LDO_RES0_ADDR(base)         ((base) + (0x0584))

/* Register description: 软件预留寄存器0。
   Bit domain definition UNION:  PMIC_NP_HRST_REG0_UNION */
#define PMIC_NP_HRST_REG0_ADDR(base)        ((base) + (0x0585))

/* Register description: 软件预留寄存器1。
   Bit domain definition UNION:  PMIC_NP_HRST_REG1_UNION */
#define PMIC_NP_HRST_REG1_ADDR(base)        ((base) + (0x0586))

/* Register description: 软件预留寄存器2。
   Bit domain definition UNION:  PMIC_NP_HRST_REG2_UNION */
#define PMIC_NP_HRST_REG2_ADDR(base)        ((base) + (0x0587))

/* Register description: 软件预留寄存器3。
   Bit domain definition UNION:  PMIC_NP_HRST_REG3_UNION */
#define PMIC_NP_HRST_REG3_ADDR(base)        ((base) + (0x0588))

/* Register description: 软件预留寄存器4。
   Bit domain definition UNION:  PMIC_NP_HRST_REG4_UNION */
#define PMIC_NP_HRST_REG4_ADDR(base)        ((base) + (0x0589))

/* Register description: 软件预留寄存器5。
   Bit domain definition UNION:  PMIC_NP_HRST_REG5_UNION */
#define PMIC_NP_HRST_REG5_ADDR(base)        ((base) + (0x058A))

/* Register description: 软件预留寄存器6。
   Bit domain definition UNION:  PMIC_NP_HRST_REG6_UNION */
#define PMIC_NP_HRST_REG6_ADDR(base)        ((base) + (0x058B))

/* Register description: 软件预留寄存器7。
   Bit domain definition UNION:  PMIC_NP_HRST_REG7_UNION */
#define PMIC_NP_HRST_REG7_ADDR(base)        ((base) + (0x058C))

/* Register description: 软件预留寄存器8。
   Bit domain definition UNION:  PMIC_NP_HRST_REG8_UNION */
#define PMIC_NP_HRST_REG8_ADDR(base)        ((base) + (0x058D))

/* Register description: 软件预留寄存器9。
   Bit domain definition UNION:  PMIC_NP_HRST_REG9_UNION */
#define PMIC_NP_HRST_REG9_ADDR(base)        ((base) + (0x058E))

/* Register description: 软件预留寄存器10。
   Bit domain definition UNION:  PMIC_NP_HRST_REG10_UNION */
#define PMIC_NP_HRST_REG10_ADDR(base)       ((base) + (0x058F))

/* Register description: 软件预留寄存器11。
   Bit domain definition UNION:  PMIC_NP_HRST_REG11_UNION */
#define PMIC_NP_HRST_REG11_ADDR(base)       ((base) + (0x0590))

/* Register description: 软件预留寄存器12。
   Bit domain definition UNION:  PMIC_NP_HRST_REG12_UNION */
#define PMIC_NP_HRST_REG12_ADDR(base)       ((base) + (0x0591))

/* Register description: 软件预留寄存器13。
   Bit domain definition UNION:  PMIC_NP_HRST_REG13_UNION */
#define PMIC_NP_HRST_REG13_ADDR(base)       ((base) + (0x0592))

/* Register description: 软件预留寄存器14。
   Bit domain definition UNION:  PMIC_NP_HRST_REG14_UNION */
#define PMIC_NP_HRST_REG14_ADDR(base)       ((base) + (0x0593))

/* Register description: 软件预留寄存器15。
   Bit domain definition UNION:  PMIC_NP_HRST_REG15_UNION */
#define PMIC_NP_HRST_REG15_ADDR(base)       ((base) + (0x0594))

/* Register description: 软件预留寄存器16。
   Bit domain definition UNION:  PMIC_NP_HRST_REG16_UNION */
#define PMIC_NP_HRST_REG16_ADDR(base)       ((base) + (0x0595))

/* Register description: 软件预留寄存器17。
   Bit domain definition UNION:  PMIC_NP_HRST_REG17_UNION */
#define PMIC_NP_HRST_REG17_ADDR(base)       ((base) + (0x0596))

/* Register description: 软件预留寄存器18。
   Bit domain definition UNION:  PMIC_NP_HRST_REG18_UNION */
#define PMIC_NP_HRST_REG18_ADDR(base)       ((base) + (0x0597))

/* Register description: 软件预留寄存器19。
   Bit domain definition UNION:  PMIC_NP_HRST_REG19_UNION */
#define PMIC_NP_HRST_REG19_ADDR(base)       ((base) + (0x0598))

/* Register description: 软件预留寄存器20。
   Bit domain definition UNION:  PMIC_NP_HRST_REG20_UNION */
#define PMIC_NP_HRST_REG20_ADDR(base)       ((base) + (0x0599))

/* Register description: 软件预留寄存器21。
   Bit domain definition UNION:  PMIC_NP_HRST_REG21_UNION */
#define PMIC_NP_HRST_REG21_ADDR(base)       ((base) + (0x059A))

/* Register description: 软件预留寄存器22。
   Bit domain definition UNION:  PMIC_NP_HRST_REG22_UNION */
#define PMIC_NP_HRST_REG22_ADDR(base)       ((base) + (0x059B))

/* Register description: 软件预留寄存器23。
   Bit domain definition UNION:  PMIC_NP_HRST_REG23_UNION */
#define PMIC_NP_HRST_REG23_ADDR(base)       ((base) + (0x059C))

/* Register description: 软件预留寄存器24。
   Bit domain definition UNION:  PMIC_NP_HRST_REG24_UNION */
#define PMIC_NP_HRST_REG24_ADDR(base)       ((base) + (0x059D))

/* Register description: 软件预留寄存器25。
   Bit domain definition UNION:  PMIC_NP_HRST_REG25_UNION */
#define PMIC_NP_HRST_REG25_ADDR(base)       ((base) + (0x059E))

/* Register description: 软件预留寄存器26。
   Bit domain definition UNION:  PMIC_NP_HRST_REG26_UNION */
#define PMIC_NP_HRST_REG26_ADDR(base)       ((base) + (0x059F))

/* Register description: 软件预留寄存器27。
   Bit domain definition UNION:  PMIC_NP_HRST_REG27_UNION */
#define PMIC_NP_HRST_REG27_ADDR(base)       ((base) + (0x05A0))

/* Register description: 软件预留寄存器28。
   Bit domain definition UNION:  PMIC_NP_HRST_REG28_UNION */
#define PMIC_NP_HRST_REG28_ADDR(base)       ((base) + (0x05A1))

/* Register description: 软件预留寄存器29。
   Bit domain definition UNION:  PMIC_NP_HRST_REG29_UNION */
#define PMIC_NP_HRST_REG29_ADDR(base)       ((base) + (0x05A2))

/* Register description: 软件预留寄存器30。
   Bit domain definition UNION:  PMIC_NP_HRST_REG30_UNION */
#define PMIC_NP_HRST_REG30_ADDR(base)       ((base) + (0x05A3))

/* Register description: 软件预留寄存器31。
   Bit domain definition UNION:  PMIC_NP_HRST_REG31_UNION */
#define PMIC_NP_HRST_REG31_ADDR(base)       ((base) + (0x05A4))

/* Register description: 软件预留寄存器32。
   Bit domain definition UNION:  PMIC_NP_HRST_REG32_UNION */
#define PMIC_NP_HRST_REG32_ADDR(base)       ((base) + (0x05A5))

/* Register description: 软件预留寄存器33。
   Bit domain definition UNION:  PMIC_NP_HRST_REG33_UNION */
#define PMIC_NP_HRST_REG33_ADDR(base)       ((base) + (0x05A6))

/* Register description: 软件预留寄存器34。
   Bit domain definition UNION:  PMIC_NP_HRST_REG34_UNION */
#define PMIC_NP_HRST_REG34_ADDR(base)       ((base) + (0x05A7))

/* Register description: 软件预留寄存器35。
   Bit domain definition UNION:  PMIC_NP_HRST_REG35_UNION */
#define PMIC_NP_HRST_REG35_ADDR(base)       ((base) + (0x05A8))

/* Register description: 软件预留寄存器36。
   Bit domain definition UNION:  PMIC_NP_HRST_REG36_UNION */
#define PMIC_NP_HRST_REG36_ADDR(base)       ((base) + (0x05A9))

/* Register description: 软件预留寄存器37。
   Bit domain definition UNION:  PMIC_NP_HRST_REG37_UNION */
#define PMIC_NP_HRST_REG37_ADDR(base)       ((base) + (0x05AA))

/* Register description: 软件预留寄存器38。
   Bit domain definition UNION:  PMIC_NP_HRST_REG38_UNION */
#define PMIC_NP_HRST_REG38_ADDR(base)       ((base) + (0x05AB))

/* Register description: 软件预留寄存器39。
   Bit domain definition UNION:  PMIC_NP_HRST_REG39_UNION */
#define PMIC_NP_HRST_REG39_ADDR(base)       ((base) + (0x05AC))

/* Register description: 软件预留寄存器40。
   Bit domain definition UNION:  PMIC_NP_HRST_REG40_UNION */
#define PMIC_NP_HRST_REG40_ADDR(base)       ((base) + (0x05AD))

/* Register description: 软件预留寄存器41。
   Bit domain definition UNION:  PMIC_NP_HRST_REG41_UNION */
#define PMIC_NP_HRST_REG41_ADDR(base)       ((base) + (0x05AE))

/* Register description: 软件预留寄存器42。
   Bit domain definition UNION:  PMIC_NP_HRST_REG42_UNION */
#define PMIC_NP_HRST_REG42_ADDR(base)       ((base) + (0x05AF))

/* Register description: 软件预留寄存器43。
   Bit domain definition UNION:  PMIC_NP_HRST_REG43_UNION */
#define PMIC_NP_HRST_REG43_ADDR(base)       ((base) + (0x05B0))

/* Register description: 软件预留寄存器44。
   Bit domain definition UNION:  PMIC_NP_HRST_REG44_UNION */
#define PMIC_NP_HRST_REG44_ADDR(base)       ((base) + (0x05B1))

/* Register description: 软件预留寄存器45。
   Bit domain definition UNION:  PMIC_NP_HRST_REG45_UNION */
#define PMIC_NP_HRST_REG45_ADDR(base)       ((base) + (0x05B2))

/* Register description: 软件预留寄存器46。
   Bit domain definition UNION:  PMIC_NP_HRST_REG46_UNION */
#define PMIC_NP_HRST_REG46_ADDR(base)       ((base) + (0x05B3))

/* Register description: 软件预留寄存器47。
   Bit domain definition UNION:  PMIC_NP_HRST_REG47_UNION */
#define PMIC_NP_HRST_REG47_ADDR(base)       ((base) + (0x05B4))

/* Register description: VOICE_RESTART1和VOICE_RESTART2组合键N秒触发关机重启或热复位屏蔽控制寄存器。
   Bit domain definition UNION:  PMIC_NP_VIOCE_RESTART_CTRL_UNION */
#define PMIC_NP_VIOCE_RESTART_CTRL_ADDR(base) ((base) + (0x05BA))

/* Register description: 电源上下电位置选择控制寄存器。
   Bit domain definition UNION:  PMIC_NP_PWR_ONOFF_SEQ_CTRL_UNION */
#define PMIC_NP_PWR_ONOFF_SEQ_CTRL_ADDR(base) ((base) + (0x05BB))

/* Register description: BUCK0 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCK0_ON_PLACE_UNION */
#define PMIC_NP_BUCK0_ON_PLACE_ADDR(base)   ((base) + (0x05BC))

/* Register description: BUCK1 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCK1_ON_PLACE_UNION */
#define PMIC_NP_BUCK1_ON_PLACE_ADDR(base)   ((base) + (0x05BD))

/* Register description: BUCK5 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCK5_ON_PLACE_UNION */
#define PMIC_NP_BUCK5_ON_PLACE_ADDR(base)   ((base) + (0x05BE))

/* Register description: BUCK6 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCK6_ON_PLACE_UNION */
#define PMIC_NP_BUCK6_ON_PLACE_ADDR(base)   ((base) + (0x05BF))

/* Register description: BUCK7 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCK7_ON_PLACE_UNION */
#define PMIC_NP_BUCK7_ON_PLACE_ADDR(base)   ((base) + (0x05C0))

/* Register description: BUCK8 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCK8_ON_PLACE_UNION */
#define PMIC_NP_BUCK8_ON_PLACE_ADDR(base)   ((base) + (0x05C1))

/* Register description: BUCK9 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCK9_ON_PLACE_UNION */
#define PMIC_NP_BUCK9_ON_PLACE_ADDR(base)   ((base) + (0x05C2))

/* Register description: BUCK13 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCK13_ON_PLACE_UNION */
#define PMIC_NP_BUCK13_ON_PLACE_ADDR(base)  ((base) + (0x05C3))

/* Register description: BUCK14 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCK14_ON_PLACE_UNION */
#define PMIC_NP_BUCK14_ON_PLACE_ADDR(base)  ((base) + (0x05C4))

/* Register description: LDO0 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO0_ON_PLACE_UNION */
#define PMIC_NP_LDO0_ON_PLACE_ADDR(base)    ((base) + (0x05C5))

/* Register description: LDO8 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO8_ON_PLACE_UNION */
#define PMIC_NP_LDO8_ON_PLACE_ADDR(base)    ((base) + (0x05C6))

/* Register description: LDO15 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO15_ON_PLACE_UNION */
#define PMIC_NP_LDO15_ON_PLACE_ADDR(base)   ((base) + (0x05C7))

/* Register description: LDO23 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO23_ON_PLACE_UNION */
#define PMIC_NP_LDO23_ON_PLACE_ADDR(base)   ((base) + (0x05C8))

/* Register description: LDO24 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO24_ON_PLACE_UNION */
#define PMIC_NP_LDO24_ON_PLACE_ADDR(base)   ((base) + (0x05C9))

/* Register description: LDO30 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO30_ON_PLACE_UNION */
#define PMIC_NP_LDO30_ON_PLACE_ADDR(base)   ((base) + (0x05CA))

/* Register description: LDO36 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO36_ON_PLACE_UNION */
#define PMIC_NP_LDO36_ON_PLACE_ADDR(base)   ((base) + (0x05CB))

/* Register description: LDO37 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO37_ON_PLACE_UNION */
#define PMIC_NP_LDO37_ON_PLACE_ADDR(base)   ((base) + (0x05CC))

/* Register description: LDO43 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO43_ON_PLACE_UNION */
#define PMIC_NP_LDO43_ON_PLACE_ADDR(base)   ((base) + (0x05CD))

/* Register description: LDO51 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO51_ON_PLACE_UNION */
#define PMIC_NP_LDO51_ON_PLACE_ADDR(base)   ((base) + (0x05CE))

/* Register description: LDO54 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO54_ON_PLACE_UNION */
#define PMIC_NP_LDO54_ON_PLACE_ADDR(base)   ((base) + (0x05CF))

/* Register description: LDO55 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO55_ON_PLACE_UNION */
#define PMIC_NP_LDO55_ON_PLACE_ADDR(base)   ((base) + (0x05D0))

/* Register description: LDO56 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO56_ON_PLACE_UNION */
#define PMIC_NP_LDO56_ON_PLACE_ADDR(base)   ((base) + (0x05D1))

/* Register description: LDO_BUF 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO_BUF_ON_PLACE_UNION */
#define PMIC_NP_LDO_BUF_ON_PLACE_ADDR(base) ((base) + (0x05D2))

/* Register description: LDO_BUF1 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO_BUF1_ON_PLACE_UNION */
#define PMIC_NP_LDO_BUF1_ON_PLACE_ADDR(base) ((base) + (0x05D3))

/* Register description: LSW18 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LSW18_ON_PLACE_UNION */
#define PMIC_NP_LSW18_ON_PLACE_ADDR(base)   ((base) + (0x05D4))

/* Register description: LSW37 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LSW37_ON_PLACE_UNION */
#define PMIC_NP_LSW37_ON_PLACE_ADDR(base)   ((base) + (0x05D5))

/* Register description: PMU_EN 上电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_PMU_EN_ON_PLACE_UNION */
#define PMIC_NP_PMU_EN_ON_PLACE_ADDR(base)  ((base) + (0x05D6))

/* Register description: BUCK0 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCK0_OFF_PLACE_UNION */
#define PMIC_NP_BUCK0_OFF_PLACE_ADDR(base)  ((base) + (0x05DC))

/* Register description: BUCK1 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCK1_OFF_PLACE_UNION */
#define PMIC_NP_BUCK1_OFF_PLACE_ADDR(base)  ((base) + (0x05DD))

/* Register description: BUCK5 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCK5_OFF_PLACE_UNION */
#define PMIC_NP_BUCK5_OFF_PLACE_ADDR(base)  ((base) + (0x05DE))

/* Register description: BUCK6 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCK6_OFF_PLACE_UNION */
#define PMIC_NP_BUCK6_OFF_PLACE_ADDR(base)  ((base) + (0x05DF))

/* Register description: BUCK7 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCK7_OFF_PLACE_UNION */
#define PMIC_NP_BUCK7_OFF_PLACE_ADDR(base)  ((base) + (0x05E0))

/* Register description: BUCK8 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCK8_OFF_PLACE_UNION */
#define PMIC_NP_BUCK8_OFF_PLACE_ADDR(base)  ((base) + (0x05E1))

/* Register description: BUCK9 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCK9_OFF_PLACE_UNION */
#define PMIC_NP_BUCK9_OFF_PLACE_ADDR(base)  ((base) + (0x05E2))

/* Register description: BUCK13 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCK13_OFF_PLACE_UNION */
#define PMIC_NP_BUCK13_OFF_PLACE_ADDR(base) ((base) + (0x05E3))

/* Register description: BUCK14 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_BUCK14_OFF_PLACE_UNION */
#define PMIC_NP_BUCK14_OFF_PLACE_ADDR(base) ((base) + (0x05E4))

/* Register description: LDO0 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO0_OFF_PLACE_UNION */
#define PMIC_NP_LDO0_OFF_PLACE_ADDR(base)   ((base) + (0x05E5))

/* Register description: LDO8 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO8_OFF_PLACE_UNION */
#define PMIC_NP_LDO8_OFF_PLACE_ADDR(base)   ((base) + (0x05E6))

/* Register description: LDO15 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO15_OFF_PLACE_UNION */
#define PMIC_NP_LDO15_OFF_PLACE_ADDR(base)  ((base) + (0x05E7))

/* Register description: LDO23 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO23_OFF_PLACE_UNION */
#define PMIC_NP_LDO23_OFF_PLACE_ADDR(base)  ((base) + (0x05E8))

/* Register description: LDO24 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO24_OFF_PLACE_UNION */
#define PMIC_NP_LDO24_OFF_PLACE_ADDR(base)  ((base) + (0x05E9))

/* Register description: LDO30 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO30_OFF_PLACE_UNION */
#define PMIC_NP_LDO30_OFF_PLACE_ADDR(base)  ((base) + (0x05EA))

/* Register description: LDO36 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO36_OFF_PLACE_UNION */
#define PMIC_NP_LDO36_OFF_PLACE_ADDR(base)  ((base) + (0x05EB))

/* Register description: LDO37 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO37_OFF_PLACE_UNION */
#define PMIC_NP_LDO37_OFF_PLACE_ADDR(base)  ((base) + (0x05EC))

/* Register description: LDO43 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO43_OFF_PLACE_UNION */
#define PMIC_NP_LDO43_OFF_PLACE_ADDR(base)  ((base) + (0x05ED))

/* Register description: LDO51 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO51_OFF_PLACE_UNION */
#define PMIC_NP_LDO51_OFF_PLACE_ADDR(base)  ((base) + (0x05EE))

/* Register description: LDO54 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO54_OFF_PLACE_UNION */
#define PMIC_NP_LDO54_OFF_PLACE_ADDR(base)  ((base) + (0x05EF))

/* Register description: LDO55 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO55_OFF_PLACE_UNION */
#define PMIC_NP_LDO55_OFF_PLACE_ADDR(base)  ((base) + (0x05F0))

/* Register description: LDO56 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO56_OFF_PLACE_UNION */
#define PMIC_NP_LDO56_OFF_PLACE_ADDR(base)  ((base) + (0x05F1))

/* Register description: LDO_BUF 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO_BUF_OFF_PLACE_UNION */
#define PMIC_NP_LDO_BUF_OFF_PLACE_ADDR(base) ((base) + (0x05F2))

/* Register description: LDO_BUF1 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LDO_BUF1_OFF_PLACE_UNION */
#define PMIC_NP_LDO_BUF1_OFF_PLACE_ADDR(base) ((base) + (0x05F3))

/* Register description: LSW18 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LSW18_OFF_PLACE_UNION */
#define PMIC_NP_LSW18_OFF_PLACE_ADDR(base)  ((base) + (0x05F4))

/* Register description: LSW37 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_LSW37_OFF_PLACE_UNION */
#define PMIC_NP_LSW37_OFF_PLACE_ADDR(base)  ((base) + (0x05F5))

/* Register description: PMU_EN 下电位置配置寄存器。
   Bit domain definition UNION:  PMIC_NP_PMU_EN_OFF_PLACE_UNION */
#define PMIC_NP_PMU_EN_OFF_PLACE_ADDR(base) ((base) + (0x05F6))

/* Register description: EFUSE0回读寄存器0。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_0_R_UNION */
#define PMIC_NP_EFUSE0_0_R_ADDR(base)       ((base) + (0x0600))

/* Register description: EFUSE0回读寄存器1。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_1_R_UNION */
#define PMIC_NP_EFUSE0_1_R_ADDR(base)       ((base) + (0x0601))

/* Register description: EFUSE0回读寄存器2。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_2_R_UNION */
#define PMIC_NP_EFUSE0_2_R_ADDR(base)       ((base) + (0x0602))

/* Register description: EFUSE0回读寄存器3。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_3_R_UNION */
#define PMIC_NP_EFUSE0_3_R_ADDR(base)       ((base) + (0x0603))

/* Register description: EFUSE0回读寄存器4。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_4_R_UNION */
#define PMIC_NP_EFUSE0_4_R_ADDR(base)       ((base) + (0x0604))

/* Register description: EFUSE0回读寄存器5。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_5_R_UNION */
#define PMIC_NP_EFUSE0_5_R_ADDR(base)       ((base) + (0x0605))

/* Register description: EFUSE0回读寄存器6。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_6_R_UNION */
#define PMIC_NP_EFUSE0_6_R_ADDR(base)       ((base) + (0x0606))

/* Register description: EFUSE0回读寄存器7。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_7_R_UNION */
#define PMIC_NP_EFUSE0_7_R_ADDR(base)       ((base) + (0x0607))

/* Register description: EFUSE0回读寄存器8。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_8_R_UNION */
#define PMIC_NP_EFUSE0_8_R_ADDR(base)       ((base) + (0x0608))

/* Register description: EFUSE0回读寄存器9。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_9_R_UNION */
#define PMIC_NP_EFUSE0_9_R_ADDR(base)       ((base) + (0x0609))

/* Register description: EFUSE0回读寄存器10。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_10_R_UNION */
#define PMIC_NP_EFUSE0_10_R_ADDR(base)      ((base) + (0x060A))

/* Register description: EFUSE0回读寄存器11。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_11_R_UNION */
#define PMIC_NP_EFUSE0_11_R_ADDR(base)      ((base) + (0x060B))

/* Register description: EFUSE0回读寄存器12。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_12_R_UNION */
#define PMIC_NP_EFUSE0_12_R_ADDR(base)      ((base) + (0x060C))

/* Register description: EFUSE0回读寄存器13。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_13_R_UNION */
#define PMIC_NP_EFUSE0_13_R_ADDR(base)      ((base) + (0x060D))

/* Register description: EFUSE0回读寄存器14。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_14_R_UNION */
#define PMIC_NP_EFUSE0_14_R_ADDR(base)      ((base) + (0x060E))

/* Register description: EFUSE0回读寄存器15。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_15_R_UNION */
#define PMIC_NP_EFUSE0_15_R_ADDR(base)      ((base) + (0x060F))

/* Register description: EFUSE0回读寄存器16。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_16_R_UNION */
#define PMIC_NP_EFUSE0_16_R_ADDR(base)      ((base) + (0x0610))

/* Register description: EFUSE0回读寄存器17。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_17_R_UNION */
#define PMIC_NP_EFUSE0_17_R_ADDR(base)      ((base) + (0x0611))

/* Register description: EFUSE0回读寄存器18。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_18_R_UNION */
#define PMIC_NP_EFUSE0_18_R_ADDR(base)      ((base) + (0x0612))

/* Register description: EFUSE0回读寄存器19。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_19_R_UNION */
#define PMIC_NP_EFUSE0_19_R_ADDR(base)      ((base) + (0x0613))

/* Register description: EFUSE0回读寄存器20。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_20_R_UNION */
#define PMIC_NP_EFUSE0_20_R_ADDR(base)      ((base) + (0x0614))

/* Register description: EFUSE0回读寄存器21。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_21_R_UNION */
#define PMIC_NP_EFUSE0_21_R_ADDR(base)      ((base) + (0x0615))

/* Register description: EFUSE0回读寄存器22。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_22_R_UNION */
#define PMIC_NP_EFUSE0_22_R_ADDR(base)      ((base) + (0x0616))

/* Register description: EFUSE0回读寄存器23。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_23_R_UNION */
#define PMIC_NP_EFUSE0_23_R_ADDR(base)      ((base) + (0x0617))

/* Register description: EFUSE0回读寄存器24。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_24_R_UNION */
#define PMIC_NP_EFUSE0_24_R_ADDR(base)      ((base) + (0x0618))

/* Register description: EFUSE0回读寄存器25。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_25_R_UNION */
#define PMIC_NP_EFUSE0_25_R_ADDR(base)      ((base) + (0x0619))

/* Register description: EFUSE0回读寄存器26。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_26_R_UNION */
#define PMIC_NP_EFUSE0_26_R_ADDR(base)      ((base) + (0x061A))

/* Register description: EFUSE0回读寄存器27。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_27_R_UNION */
#define PMIC_NP_EFUSE0_27_R_ADDR(base)      ((base) + (0x061B))

/* Register description: EFUSE0回读寄存器28。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_28_R_UNION */
#define PMIC_NP_EFUSE0_28_R_ADDR(base)      ((base) + (0x061C))

/* Register description: EFUSE0回读寄存器29。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_29_R_UNION */
#define PMIC_NP_EFUSE0_29_R_ADDR(base)      ((base) + (0x061D))

/* Register description: EFUSE0回读寄存器30。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_30_R_UNION */
#define PMIC_NP_EFUSE0_30_R_ADDR(base)      ((base) + (0x061E))

/* Register description: EFUSE0回读寄存器31。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_31_R_UNION */
#define PMIC_NP_EFUSE0_31_R_ADDR(base)      ((base) + (0x061F))

/* Register description: EFUSE0回读寄存器32。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_32_R_UNION */
#define PMIC_NP_EFUSE0_32_R_ADDR(base)      ((base) + (0x0620))

/* Register description: EFUSE0回读寄存器33。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_33_R_UNION */
#define PMIC_NP_EFUSE0_33_R_ADDR(base)      ((base) + (0x0621))

/* Register description: EFUSE0回读寄存器34。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_34_R_UNION */
#define PMIC_NP_EFUSE0_34_R_ADDR(base)      ((base) + (0x0622))

/* Register description: EFUSE0回读寄存器35。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_35_R_UNION */
#define PMIC_NP_EFUSE0_35_R_ADDR(base)      ((base) + (0x0623))

/* Register description: EFUSE0回读寄存器36。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_36_R_UNION */
#define PMIC_NP_EFUSE0_36_R_ADDR(base)      ((base) + (0x0624))

/* Register description: EFUSE0回读寄存器37。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_37_R_UNION */
#define PMIC_NP_EFUSE0_37_R_ADDR(base)      ((base) + (0x0625))

/* Register description: EFUSE0回读寄存器38。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_38_R_UNION */
#define PMIC_NP_EFUSE0_38_R_ADDR(base)      ((base) + (0x0626))

/* Register description: EFUSE0回读寄存器39。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_39_R_UNION */
#define PMIC_NP_EFUSE0_39_R_ADDR(base)      ((base) + (0x0627))

/* Register description: EFUSE0回读寄存器40。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_40_R_UNION */
#define PMIC_NP_EFUSE0_40_R_ADDR(base)      ((base) + (0x0628))

/* Register description: EFUSE0回读寄存器41。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_41_R_UNION */
#define PMIC_NP_EFUSE0_41_R_ADDR(base)      ((base) + (0x0629))

/* Register description: EFUSE0回读寄存器42。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_42_R_UNION */
#define PMIC_NP_EFUSE0_42_R_ADDR(base)      ((base) + (0x062A))

/* Register description: EFUSE0回读寄存器43。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_43_R_UNION */
#define PMIC_NP_EFUSE0_43_R_ADDR(base)      ((base) + (0x062B))

/* Register description: EFUSE0回读寄存器44。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_44_R_UNION */
#define PMIC_NP_EFUSE0_44_R_ADDR(base)      ((base) + (0x062C))

/* Register description: EFUSE0回读寄存器45。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_45_R_UNION */
#define PMIC_NP_EFUSE0_45_R_ADDR(base)      ((base) + (0x062D))

/* Register description: EFUSE0回读寄存器46。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_46_R_UNION */
#define PMIC_NP_EFUSE0_46_R_ADDR(base)      ((base) + (0x062E))

/* Register description: EFUSE0回读寄存器47。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_47_R_UNION */
#define PMIC_NP_EFUSE0_47_R_ADDR(base)      ((base) + (0x062F))

/* Register description: EFUSE0回读寄存器48。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_48_R_UNION */
#define PMIC_NP_EFUSE0_48_R_ADDR(base)      ((base) + (0x0630))

/* Register description: EFUSE0回读寄存器49。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_49_R_UNION */
#define PMIC_NP_EFUSE0_49_R_ADDR(base)      ((base) + (0x0631))

/* Register description: EFUSE0回读寄存器50。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_50_R_UNION */
#define PMIC_NP_EFUSE0_50_R_ADDR(base)      ((base) + (0x0632))

/* Register description: EFUSE0回读寄存器51。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_51_R_UNION */
#define PMIC_NP_EFUSE0_51_R_ADDR(base)      ((base) + (0x0633))

/* Register description: EFUSE0回读寄存器52。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_52_R_UNION */
#define PMIC_NP_EFUSE0_52_R_ADDR(base)      ((base) + (0x0634))

/* Register description: EFUSE0回读寄存器53。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_53_R_UNION */
#define PMIC_NP_EFUSE0_53_R_ADDR(base)      ((base) + (0x0635))

/* Register description: EFUSE0回读寄存器54。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_54_R_UNION */
#define PMIC_NP_EFUSE0_54_R_ADDR(base)      ((base) + (0x0636))

/* Register description: EFUSE0回读寄存器55。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_55_R_UNION */
#define PMIC_NP_EFUSE0_55_R_ADDR(base)      ((base) + (0x0637))

/* Register description: EFUSE0回读寄存器56。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_56_R_UNION */
#define PMIC_NP_EFUSE0_56_R_ADDR(base)      ((base) + (0x0638))

/* Register description: EFUSE0回读寄存器57。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_57_R_UNION */
#define PMIC_NP_EFUSE0_57_R_ADDR(base)      ((base) + (0x0639))

/* Register description: EFUSE0回读寄存器58。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_58_R_UNION */
#define PMIC_NP_EFUSE0_58_R_ADDR(base)      ((base) + (0x063A))

/* Register description: EFUSE0回读寄存器59。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_59_R_UNION */
#define PMIC_NP_EFUSE0_59_R_ADDR(base)      ((base) + (0x063B))

/* Register description: EFUSE0回读寄存器60。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_60_R_UNION */
#define PMIC_NP_EFUSE0_60_R_ADDR(base)      ((base) + (0x063C))

/* Register description: EFUSE0回读寄存器61。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_61_R_UNION */
#define PMIC_NP_EFUSE0_61_R_ADDR(base)      ((base) + (0x063D))

/* Register description: EFUSE0回读寄存器62。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_62_R_UNION */
#define PMIC_NP_EFUSE0_62_R_ADDR(base)      ((base) + (0x063E))

/* Register description: EFUSE0回读寄存器63。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_63_R_UNION */
#define PMIC_NP_EFUSE0_63_R_ADDR(base)      ((base) + (0x063F))

/* Register description: EFUSE0回读寄存器64。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_64_R_UNION */
#define PMIC_NP_EFUSE0_64_R_ADDR(base)      ((base) + (0x0640))

/* Register description: EFUSE0回读寄存器65。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_65_R_UNION */
#define PMIC_NP_EFUSE0_65_R_ADDR(base)      ((base) + (0x0641))

/* Register description: EFUSE0回读寄存器66。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_66_R_UNION */
#define PMIC_NP_EFUSE0_66_R_ADDR(base)      ((base) + (0x0642))

/* Register description: EFUSE0回读寄存器67。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_67_R_UNION */
#define PMIC_NP_EFUSE0_67_R_ADDR(base)      ((base) + (0x0643))

/* Register description: EFUSE0回读寄存器68。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_68_R_UNION */
#define PMIC_NP_EFUSE0_68_R_ADDR(base)      ((base) + (0x0644))

/* Register description: EFUSE0回读寄存器69。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_69_R_UNION */
#define PMIC_NP_EFUSE0_69_R_ADDR(base)      ((base) + (0x0645))

/* Register description: EFUSE0回读寄存器70。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_70_R_UNION */
#define PMIC_NP_EFUSE0_70_R_ADDR(base)      ((base) + (0x0646))

/* Register description: EFUSE0回读寄存器71。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_71_R_UNION */
#define PMIC_NP_EFUSE0_71_R_ADDR(base)      ((base) + (0x0647))

/* Register description: EFUSE0回读寄存器72。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_72_R_UNION */
#define PMIC_NP_EFUSE0_72_R_ADDR(base)      ((base) + (0x0648))

/* Register description: EFUSE0回读寄存器73。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_73_R_UNION */
#define PMIC_NP_EFUSE0_73_R_ADDR(base)      ((base) + (0x0649))

/* Register description: EFUSE0回读寄存器74。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_74_R_UNION */
#define PMIC_NP_EFUSE0_74_R_ADDR(base)      ((base) + (0x064A))

/* Register description: EFUSE0回读寄存器75。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_75_R_UNION */
#define PMIC_NP_EFUSE0_75_R_ADDR(base)      ((base) + (0x064B))

/* Register description: EFUSE0回读寄存器76。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_76_R_UNION */
#define PMIC_NP_EFUSE0_76_R_ADDR(base)      ((base) + (0x064C))

/* Register description: EFUSE0回读寄存器77。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_77_R_UNION */
#define PMIC_NP_EFUSE0_77_R_ADDR(base)      ((base) + (0x064D))

/* Register description: EFUSE0回读寄存器78。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_78_R_UNION */
#define PMIC_NP_EFUSE0_78_R_ADDR(base)      ((base) + (0x064E))

/* Register description: EFUSE0回读寄存器79。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_79_R_UNION */
#define PMIC_NP_EFUSE0_79_R_ADDR(base)      ((base) + (0x064F))

/* Register description: EFUSE0回读寄存器80。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_80_R_UNION */
#define PMIC_NP_EFUSE0_80_R_ADDR(base)      ((base) + (0x0650))

/* Register description: EFUSE0回读寄存器81。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_81_R_UNION */
#define PMIC_NP_EFUSE0_81_R_ADDR(base)      ((base) + (0x0651))

/* Register description: EFUSE0回读寄存器82。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_82_R_UNION */
#define PMIC_NP_EFUSE0_82_R_ADDR(base)      ((base) + (0x0652))

/* Register description: EFUSE0回读寄存器83。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_83_R_UNION */
#define PMIC_NP_EFUSE0_83_R_ADDR(base)      ((base) + (0x0653))

/* Register description: EFUSE0回读寄存器84。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_84_R_UNION */
#define PMIC_NP_EFUSE0_84_R_ADDR(base)      ((base) + (0x0654))

/* Register description: EFUSE0回读寄存器85。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_85_R_UNION */
#define PMIC_NP_EFUSE0_85_R_ADDR(base)      ((base) + (0x0655))

/* Register description: EFUSE0回读寄存器86。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_86_R_UNION */
#define PMIC_NP_EFUSE0_86_R_ADDR(base)      ((base) + (0x0656))

/* Register description: EFUSE0回读寄存器87。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_87_R_UNION */
#define PMIC_NP_EFUSE0_87_R_ADDR(base)      ((base) + (0x0657))

/* Register description: EFUSE0回读寄存器88。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_88_R_UNION */
#define PMIC_NP_EFUSE0_88_R_ADDR(base)      ((base) + (0x0658))

/* Register description: EFUSE0回读寄存器89。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_89_R_UNION */
#define PMIC_NP_EFUSE0_89_R_ADDR(base)      ((base) + (0x0659))

/* Register description: EFUSE0回读寄存器90。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_90_R_UNION */
#define PMIC_NP_EFUSE0_90_R_ADDR(base)      ((base) + (0x065A))

/* Register description: EFUSE0回读寄存器91。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_91_R_UNION */
#define PMIC_NP_EFUSE0_91_R_ADDR(base)      ((base) + (0x065B))

/* Register description: EFUSE0回读寄存器92。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_92_R_UNION */
#define PMIC_NP_EFUSE0_92_R_ADDR(base)      ((base) + (0x065C))

/* Register description: EFUSE0回读寄存器93。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_93_R_UNION */
#define PMIC_NP_EFUSE0_93_R_ADDR(base)      ((base) + (0x065D))

/* Register description: EFUSE0回读寄存器94。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_94_R_UNION */
#define PMIC_NP_EFUSE0_94_R_ADDR(base)      ((base) + (0x065E))

/* Register description: EFUSE0回读寄存器95。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_95_R_UNION */
#define PMIC_NP_EFUSE0_95_R_ADDR(base)      ((base) + (0x065F))

/* Register description: EFUSE0回读寄存器96。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_96_R_UNION */
#define PMIC_NP_EFUSE0_96_R_ADDR(base)      ((base) + (0x0660))

/* Register description: EFUSE0回读寄存器97。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_97_R_UNION */
#define PMIC_NP_EFUSE0_97_R_ADDR(base)      ((base) + (0x0661))

/* Register description: EFUSE0回读寄存器98。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_98_R_UNION */
#define PMIC_NP_EFUSE0_98_R_ADDR(base)      ((base) + (0x0662))

/* Register description: EFUSE0回读寄存器99。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_99_R_UNION */
#define PMIC_NP_EFUSE0_99_R_ADDR(base)      ((base) + (0x0663))

/* Register description: EFUSE0回读寄存器100。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_100_R_UNION */
#define PMIC_NP_EFUSE0_100_R_ADDR(base)     ((base) + (0x0664))

/* Register description: EFUSE0回读寄存器101。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_101_R_UNION */
#define PMIC_NP_EFUSE0_101_R_ADDR(base)     ((base) + (0x0665))

/* Register description: EFUSE0回读寄存器102。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_102_R_UNION */
#define PMIC_NP_EFUSE0_102_R_ADDR(base)     ((base) + (0x0666))

/* Register description: EFUSE0回读寄存器103。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_103_R_UNION */
#define PMIC_NP_EFUSE0_103_R_ADDR(base)     ((base) + (0x0667))

/* Register description: EFUSE0回读寄存器104。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_104_R_UNION */
#define PMIC_NP_EFUSE0_104_R_ADDR(base)     ((base) + (0x0668))

/* Register description: EFUSE0回读寄存器105。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_105_R_UNION */
#define PMIC_NP_EFUSE0_105_R_ADDR(base)     ((base) + (0x0669))

/* Register description: EFUSE0回读寄存器106。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_106_R_UNION */
#define PMIC_NP_EFUSE0_106_R_ADDR(base)     ((base) + (0x066A))

/* Register description: EFUSE0回读寄存器107。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_107_R_UNION */
#define PMIC_NP_EFUSE0_107_R_ADDR(base)     ((base) + (0x066B))

/* Register description: EFUSE0回读寄存器108。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_108_R_UNION */
#define PMIC_NP_EFUSE0_108_R_ADDR(base)     ((base) + (0x066C))

/* Register description: EFUSE0回读寄存器109。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_109_R_UNION */
#define PMIC_NP_EFUSE0_109_R_ADDR(base)     ((base) + (0x066D))

/* Register description: EFUSE0回读寄存器110。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_110_R_UNION */
#define PMIC_NP_EFUSE0_110_R_ADDR(base)     ((base) + (0x066E))

/* Register description: EFUSE0回读寄存器111。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_111_R_UNION */
#define PMIC_NP_EFUSE0_111_R_ADDR(base)     ((base) + (0x066F))

/* Register description: EFUSE0回读寄存器112。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_112_R_UNION */
#define PMIC_NP_EFUSE0_112_R_ADDR(base)     ((base) + (0x0670))

/* Register description: EFUSE0回读寄存器113。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_113_R_UNION */
#define PMIC_NP_EFUSE0_113_R_ADDR(base)     ((base) + (0x0671))

/* Register description: EFUSE0回读寄存器114。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_114_R_UNION */
#define PMIC_NP_EFUSE0_114_R_ADDR(base)     ((base) + (0x0672))

/* Register description: EFUSE0回读寄存器115。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_115_R_UNION */
#define PMIC_NP_EFUSE0_115_R_ADDR(base)     ((base) + (0x0673))

/* Register description: EFUSE0回读寄存器116。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_116_R_UNION */
#define PMIC_NP_EFUSE0_116_R_ADDR(base)     ((base) + (0x0674))

/* Register description: EFUSE0回读寄存器117。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_117_R_UNION */
#define PMIC_NP_EFUSE0_117_R_ADDR(base)     ((base) + (0x0675))

/* Register description: EFUSE0回读寄存器118。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_118_R_UNION */
#define PMIC_NP_EFUSE0_118_R_ADDR(base)     ((base) + (0x0676))

/* Register description: EFUSE0回读寄存器119。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_119_R_UNION */
#define PMIC_NP_EFUSE0_119_R_ADDR(base)     ((base) + (0x0677))

/* Register description: EFUSE0回读寄存器120。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_120_R_UNION */
#define PMIC_NP_EFUSE0_120_R_ADDR(base)     ((base) + (0x0678))

/* Register description: EFUSE0回读寄存器121。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_121_R_UNION */
#define PMIC_NP_EFUSE0_121_R_ADDR(base)     ((base) + (0x0679))

/* Register description: EFUSE0回读寄存器122。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_122_R_UNION */
#define PMIC_NP_EFUSE0_122_R_ADDR(base)     ((base) + (0x067A))

/* Register description: EFUSE0回读寄存器123。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_123_R_UNION */
#define PMIC_NP_EFUSE0_123_R_ADDR(base)     ((base) + (0x067B))

/* Register description: EFUSE0回读寄存器124。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_124_R_UNION */
#define PMIC_NP_EFUSE0_124_R_ADDR(base)     ((base) + (0x067C))

/* Register description: EFUSE0回读寄存器125。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_125_R_UNION */
#define PMIC_NP_EFUSE0_125_R_ADDR(base)     ((base) + (0x067D))

/* Register description: EFUSE0回读寄存器126。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_126_R_UNION */
#define PMIC_NP_EFUSE0_126_R_ADDR(base)     ((base) + (0x067E))

/* Register description: EFUSE0回读寄存器127。
   Bit domain definition UNION:  PMIC_NP_EFUSE0_127_R_UNION */
#define PMIC_NP_EFUSE0_127_R_ADDR(base)     ((base) + (0x067F))


#endif


/****************************************************************************
                     (8/17) PMU_SER
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description: RTC当前时间寄存器bit[7:0]。
   Bit domain definition UNION:  PMIC_SER_RTCDR0_UNION */
#define PMIC_SER_RTCDR0_ADDR(base)          ((base) + (0x0C00UL))

/* Register description: RTC当前时间寄存器bit[15:8]。
   Bit domain definition UNION:  PMIC_SER_RTCDR1_UNION */
#define PMIC_SER_RTCDR1_ADDR(base)          ((base) + (0x0C01UL))

/* Register description: RTC当前时间寄存器bit[23:16]。
   Bit domain definition UNION:  PMIC_SER_RTCDR2_UNION */
#define PMIC_SER_RTCDR2_ADDR(base)          ((base) + (0x0C02UL))

/* Register description: RTC当前时间寄存器bit[31:24]。
   Bit domain definition UNION:  PMIC_SER_RTCDR3_UNION */
#define PMIC_SER_RTCDR3_ADDR(base)          ((base) + (0x0C03UL))

/* Register description: RTC比较寄存器bit[7:0]。
   Bit domain definition UNION:  PMIC_SER_RTCMR0_UNION */
#define PMIC_SER_RTCMR0_ADDR(base)          ((base) + (0x0C04UL))

/* Register description: RTC比较寄存器bit[15:8]。
   Bit domain definition UNION:  PMIC_SER_RTCMR1_UNION */
#define PMIC_SER_RTCMR1_ADDR(base)          ((base) + (0x0C05UL))

/* Register description: RTC比较寄存器bit[23:16]。
   Bit domain definition UNION:  PMIC_SER_RTCMR2_UNION */
#define PMIC_SER_RTCMR2_ADDR(base)          ((base) + (0x0C06UL))

/* Register description: RTC比较寄存器bit[31:24]。
   Bit domain definition UNION:  PMIC_SER_RTCMR3_UNION */
#define PMIC_SER_RTCMR3_ADDR(base)          ((base) + (0x0C07UL))

/* Register description: RTC加载寄存器bit[7:0]。
   Bit domain definition UNION:  PMIC_SER_RTCLR0_UNION */
#define PMIC_SER_RTCLR0_ADDR(base)          ((base) + (0x0C08UL))

/* Register description: RTC加载寄存器bit[15:8]。
   Bit domain definition UNION:  PMIC_SER_RTCLR1_UNION */
#define PMIC_SER_RTCLR1_ADDR(base)          ((base) + (0x0C09UL))

/* Register description: RTC加载寄存器bit[23:16]。
   Bit domain definition UNION:  PMIC_SER_RTCLR2_UNION */
#define PMIC_SER_RTCLR2_ADDR(base)          ((base) + (0x0C0AUL))

/* Register description: RTC加载寄存器bit[31:24]。
   Bit domain definition UNION:  PMIC_SER_RTCLR3_UNION */
#define PMIC_SER_RTCLR3_ADDR(base)          ((base) + (0x0C0BUL))

/* Register description: RTC控制寄存器。
   Bit domain definition UNION:  PMIC_SER_RTCCTRL_UNION */
#define PMIC_SER_RTCCTRL_ADDR(base)         ((base) + (0x0C0CUL))

/* Register description: XO_THRESOLD[7:0]寄存器。
   Bit domain definition UNION:  PMIC_SER_XO_THRESOLD0_UNION */
#define PMIC_SER_XO_THRESOLD0_ADDR(base)    ((base) + (0x0C0DUL))

/* Register description: XO_THRESOLD[15:8]寄存器。
   Bit domain definition UNION:  PMIC_SER_XO_THRESOLD1_UNION */
#define PMIC_SER_XO_THRESOLD1_ADDR(base)    ((base) + (0x0C0EUL))

/* Register description: CRC_VALUE[7:0]寄存器。
   Bit domain definition UNION:  PMIC_SER_CRC_VAULE0_UNION */
#define PMIC_SER_CRC_VAULE0_ADDR(base)      ((base) + (0x0C0FUL))

/* Register description: CRC_VALUE[15:8]寄存器。
   Bit domain definition UNION:  PMIC_SER_CRC_VAULE1_UNION */
#define PMIC_SER_CRC_VAULE1_ADDR(base)      ((base) + (0x0C10UL))

/* Register description: CRC_VALUE[20:16]寄存器。
   Bit domain definition UNION:  PMIC_SER_CRC_VAULE2_UNION */
#define PMIC_SER_CRC_VAULE2_ADDR(base)      ((base) + (0x0C11UL))

/* Register description: RTC上电拍照[7:0]寄存器。
   Bit domain definition UNION:  PMIC_SER_RTC_PWRUP_TIMER0_UNION */
#define PMIC_SER_RTC_PWRUP_TIMER0_ADDR(base) ((base) + (0x0C12UL))

/* Register description: RTC上电拍照[15:8]寄存器。
   Bit domain definition UNION:  PMIC_SER_RTC_PWRUP_TIMER1_UNION */
#define PMIC_SER_RTC_PWRUP_TIMER1_ADDR(base) ((base) + (0x0C13UL))

/* Register description: RTC上电拍照[23:16]寄存器。
   Bit domain definition UNION:  PMIC_SER_RTC_PWRUP_TIMER2_UNION */
#define PMIC_SER_RTC_PWRUP_TIMER2_ADDR(base) ((base) + (0x0C14UL))

/* Register description: RTC上电拍照[31:24]寄存器。
   Bit domain definition UNION:  PMIC_SER_RTC_PWRUP_TIMER3_UNION */
#define PMIC_SER_RTC_PWRUP_TIMER3_ADDR(base) ((base) + (0x0C15UL))

/* Register description: RTC下电拍照[7:0]寄存器。
   Bit domain definition UNION:  PMIC_SER_RTC_PWRDOWN_TIMER0_UNION */
#define PMIC_SER_RTC_PWRDOWN_TIMER0_ADDR(base) ((base) + (0x0C16UL))

/* Register description: RTC下电拍照[15:8]寄存器。
   Bit domain definition UNION:  PMIC_SER_RTC_PWRDOWN_TIMER1_UNION */
#define PMIC_SER_RTC_PWRDOWN_TIMER1_ADDR(base) ((base) + (0x0C17UL))

/* Register description: RTC下电拍照[23:16]寄存器。
   Bit domain definition UNION:  PMIC_SER_RTC_PWRDOWN_TIMER2_UNION */
#define PMIC_SER_RTC_PWRDOWN_TIMER2_ADDR(base) ((base) + (0x0C18UL))

/* Register description: RTC下电拍照[31:24]寄存器。
   Bit domain definition UNION:  PMIC_SER_RTC_PWRDOWN_TIMER3_UNION */
#define PMIC_SER_RTC_PWRDOWN_TIMER3_ADDR(base) ((base) + (0x0C19UL))

/* Register description: BUCK0开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_BUCK0_ONOFF_ECO_UNION */
#define PMIC_BUCK0_ONOFF_ECO_ADDR(base)     ((base) + (0x0C20UL))

/* Register description: BUCK0调压寄存器。
   Bit domain definition UNION:  PMIC_BUCK0_VSET_UNION */
#define PMIC_BUCK0_VSET_ADDR(base)          ((base) + (0x0C21UL))

/* Register description: BUCK13开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_BUCK13_ONOFF_ECO_UNION */
#define PMIC_BUCK13_ONOFF_ECO_ADDR(base)    ((base) + (0x0C28UL))

/* Register description: BUCK13调压寄存器。
   Bit domain definition UNION:  PMIC_BUCK13_VSET_UNION */
#define PMIC_BUCK13_VSET_ADDR(base)         ((base) + (0x0C29UL))

/* Register description: LDO0开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO0_ONOFF_ECO_UNION */
#define PMIC_LDO0_ONOFF_ECO_ADDR(base)      ((base) + (0x0C30UL))

/* Register description: LDO0调压寄存器。
   Bit domain definition UNION:  PMIC_LDO0_VSET_UNION */
#define PMIC_LDO0_VSET_ADDR(base)           ((base) + (0x0C31UL))

/* Register description: LDO2开关和ECO寄存器1。
   Bit domain definition UNION:  PMIC_LDO2_ONOFF1_ECO_UNION */
#define PMIC_LDO2_ONOFF1_ECO_ADDR(base)     ((base) + (0x0C38UL))

/* Register description: LDO2开关寄存器2。
   Bit domain definition UNION:  PMIC_LDO2_ONOFF2_UNION */
#define PMIC_LDO2_ONOFF2_ADDR(base)         ((base) + (0x0C39UL))

/* Register description: LDO2调压寄存器。
   Bit domain definition UNION:  PMIC_LDO2_VSET_UNION */
#define PMIC_LDO2_VSET_ADDR(base)           ((base) + (0x0C3AUL))

/* Register description: LDO30开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO30_ONOFF_ECO_UNION */
#define PMIC_LDO30_ONOFF_ECO_ADDR(base)     ((base) + (0x0C40UL))

/* Register description: LDO30调压寄存器。
   Bit domain definition UNION:  PMIC_LDO30_VSET_UNION */
#define PMIC_LDO30_VSET_ADDR(base)          ((base) + (0x0C41UL))

/* Register description: LDO37开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO37_ONOFF_ECO_UNION */
#define PMIC_LDO37_ONOFF_ECO_ADDR(base)     ((base) + (0x0C48UL))

/* Register description: LDO37调压寄存器。
   Bit domain definition UNION:  PMIC_LDO37_VSET_UNION */
#define PMIC_LDO37_VSET_ADDR(base)          ((base) + (0x0C49UL))

/* Register description: LDO43开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO43_ONOFF_ECO_UNION */
#define PMIC_LDO43_ONOFF_ECO_ADDR(base)     ((base) + (0x0C50UL))

/* Register description: LDO43调压寄存器。
   Bit domain definition UNION:  PMIC_LDO43_VSET_UNION */
#define PMIC_LDO43_VSET_ADDR(base)          ((base) + (0x0C51UL))

/* Register description: LDO44开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO44_ONOFF_ECO_UNION */
#define PMIC_LDO44_ONOFF_ECO_ADDR(base)     ((base) + (0x0C58UL))

/* Register description: LDO44调压寄存器。
   Bit domain definition UNION:  PMIC_LDO44_VSET_UNION */
#define PMIC_LDO44_VSET_ADDR(base)          ((base) + (0x0C59UL))

/* Register description: LDO45开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO45_ONOFF_ECO_UNION */
#define PMIC_LDO45_ONOFF_ECO_ADDR(base)     ((base) + (0x0C60UL))

/* Register description: LDO45调压寄存器。
   Bit domain definition UNION:  PMIC_LDO45_VSET_UNION */
#define PMIC_LDO45_VSET_ADDR(base)          ((base) + (0x0C61UL))

/* Register description: LSW37开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LSW37_ONOFF_ECO_UNION */
#define PMIC_LSW37_ONOFF_ECO_ADDR(base)     ((base) + (0x0C68UL))

/* Register description: SIDEKEY中断触发模式选择寄存器。
   Bit domain definition UNION:  PMIC_SER_SIDEKEY_MODE_UNION */
#define PMIC_SER_SIDEKEY_MODE_ADDR(base)    ((base) + (0x0C70UL))


#else


/* Register description: RTC当前时间寄存器bit[7:0]。
   Bit domain definition UNION:  PMIC_SER_RTCDR0_UNION */
#define PMIC_SER_RTCDR0_ADDR(base)          ((base) + (0x0C00))

/* Register description: RTC当前时间寄存器bit[15:8]。
   Bit domain definition UNION:  PMIC_SER_RTCDR1_UNION */
#define PMIC_SER_RTCDR1_ADDR(base)          ((base) + (0x0C01))

/* Register description: RTC当前时间寄存器bit[23:16]。
   Bit domain definition UNION:  PMIC_SER_RTCDR2_UNION */
#define PMIC_SER_RTCDR2_ADDR(base)          ((base) + (0x0C02))

/* Register description: RTC当前时间寄存器bit[31:24]。
   Bit domain definition UNION:  PMIC_SER_RTCDR3_UNION */
#define PMIC_SER_RTCDR3_ADDR(base)          ((base) + (0x0C03))

/* Register description: RTC比较寄存器bit[7:0]。
   Bit domain definition UNION:  PMIC_SER_RTCMR0_UNION */
#define PMIC_SER_RTCMR0_ADDR(base)          ((base) + (0x0C04))

/* Register description: RTC比较寄存器bit[15:8]。
   Bit domain definition UNION:  PMIC_SER_RTCMR1_UNION */
#define PMIC_SER_RTCMR1_ADDR(base)          ((base) + (0x0C05))

/* Register description: RTC比较寄存器bit[23:16]。
   Bit domain definition UNION:  PMIC_SER_RTCMR2_UNION */
#define PMIC_SER_RTCMR2_ADDR(base)          ((base) + (0x0C06))

/* Register description: RTC比较寄存器bit[31:24]。
   Bit domain definition UNION:  PMIC_SER_RTCMR3_UNION */
#define PMIC_SER_RTCMR3_ADDR(base)          ((base) + (0x0C07))

/* Register description: RTC加载寄存器bit[7:0]。
   Bit domain definition UNION:  PMIC_SER_RTCLR0_UNION */
#define PMIC_SER_RTCLR0_ADDR(base)          ((base) + (0x0C08))

/* Register description: RTC加载寄存器bit[15:8]。
   Bit domain definition UNION:  PMIC_SER_RTCLR1_UNION */
#define PMIC_SER_RTCLR1_ADDR(base)          ((base) + (0x0C09))

/* Register description: RTC加载寄存器bit[23:16]。
   Bit domain definition UNION:  PMIC_SER_RTCLR2_UNION */
#define PMIC_SER_RTCLR2_ADDR(base)          ((base) + (0x0C0A))

/* Register description: RTC加载寄存器bit[31:24]。
   Bit domain definition UNION:  PMIC_SER_RTCLR3_UNION */
#define PMIC_SER_RTCLR3_ADDR(base)          ((base) + (0x0C0B))

/* Register description: RTC控制寄存器。
   Bit domain definition UNION:  PMIC_SER_RTCCTRL_UNION */
#define PMIC_SER_RTCCTRL_ADDR(base)         ((base) + (0x0C0C))

/* Register description: XO_THRESOLD[7:0]寄存器。
   Bit domain definition UNION:  PMIC_SER_XO_THRESOLD0_UNION */
#define PMIC_SER_XO_THRESOLD0_ADDR(base)    ((base) + (0x0C0D))

/* Register description: XO_THRESOLD[15:8]寄存器。
   Bit domain definition UNION:  PMIC_SER_XO_THRESOLD1_UNION */
#define PMIC_SER_XO_THRESOLD1_ADDR(base)    ((base) + (0x0C0E))

/* Register description: CRC_VALUE[7:0]寄存器。
   Bit domain definition UNION:  PMIC_SER_CRC_VAULE0_UNION */
#define PMIC_SER_CRC_VAULE0_ADDR(base)      ((base) + (0x0C0F))

/* Register description: CRC_VALUE[15:8]寄存器。
   Bit domain definition UNION:  PMIC_SER_CRC_VAULE1_UNION */
#define PMIC_SER_CRC_VAULE1_ADDR(base)      ((base) + (0x0C10))

/* Register description: CRC_VALUE[20:16]寄存器。
   Bit domain definition UNION:  PMIC_SER_CRC_VAULE2_UNION */
#define PMIC_SER_CRC_VAULE2_ADDR(base)      ((base) + (0x0C11))

/* Register description: RTC上电拍照[7:0]寄存器。
   Bit domain definition UNION:  PMIC_SER_RTC_PWRUP_TIMER0_UNION */
#define PMIC_SER_RTC_PWRUP_TIMER0_ADDR(base) ((base) + (0x0C12))

/* Register description: RTC上电拍照[15:8]寄存器。
   Bit domain definition UNION:  PMIC_SER_RTC_PWRUP_TIMER1_UNION */
#define PMIC_SER_RTC_PWRUP_TIMER1_ADDR(base) ((base) + (0x0C13))

/* Register description: RTC上电拍照[23:16]寄存器。
   Bit domain definition UNION:  PMIC_SER_RTC_PWRUP_TIMER2_UNION */
#define PMIC_SER_RTC_PWRUP_TIMER2_ADDR(base) ((base) + (0x0C14))

/* Register description: RTC上电拍照[31:24]寄存器。
   Bit domain definition UNION:  PMIC_SER_RTC_PWRUP_TIMER3_UNION */
#define PMIC_SER_RTC_PWRUP_TIMER3_ADDR(base) ((base) + (0x0C15))

/* Register description: RTC下电拍照[7:0]寄存器。
   Bit domain definition UNION:  PMIC_SER_RTC_PWRDOWN_TIMER0_UNION */
#define PMIC_SER_RTC_PWRDOWN_TIMER0_ADDR(base) ((base) + (0x0C16))

/* Register description: RTC下电拍照[15:8]寄存器。
   Bit domain definition UNION:  PMIC_SER_RTC_PWRDOWN_TIMER1_UNION */
#define PMIC_SER_RTC_PWRDOWN_TIMER1_ADDR(base) ((base) + (0x0C17))

/* Register description: RTC下电拍照[23:16]寄存器。
   Bit domain definition UNION:  PMIC_SER_RTC_PWRDOWN_TIMER2_UNION */
#define PMIC_SER_RTC_PWRDOWN_TIMER2_ADDR(base) ((base) + (0x0C18))

/* Register description: RTC下电拍照[31:24]寄存器。
   Bit domain definition UNION:  PMIC_SER_RTC_PWRDOWN_TIMER3_UNION */
#define PMIC_SER_RTC_PWRDOWN_TIMER3_ADDR(base) ((base) + (0x0C19))

/* Register description: BUCK0开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_BUCK0_ONOFF_ECO_UNION */
#define PMIC_BUCK0_ONOFF_ECO_ADDR(base)     ((base) + (0x0C20))

/* Register description: BUCK0调压寄存器。
   Bit domain definition UNION:  PMIC_BUCK0_VSET_UNION */
#define PMIC_BUCK0_VSET_ADDR(base)          ((base) + (0x0C21))

/* Register description: BUCK13开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_BUCK13_ONOFF_ECO_UNION */
#define PMIC_BUCK13_ONOFF_ECO_ADDR(base)    ((base) + (0x0C28))

/* Register description: BUCK13调压寄存器。
   Bit domain definition UNION:  PMIC_BUCK13_VSET_UNION */
#define PMIC_BUCK13_VSET_ADDR(base)         ((base) + (0x0C29))

/* Register description: LDO0开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO0_ONOFF_ECO_UNION */
#define PMIC_LDO0_ONOFF_ECO_ADDR(base)      ((base) + (0x0C30))

/* Register description: LDO0调压寄存器。
   Bit domain definition UNION:  PMIC_LDO0_VSET_UNION */
#define PMIC_LDO0_VSET_ADDR(base)           ((base) + (0x0C31))

/* Register description: LDO2开关和ECO寄存器1。
   Bit domain definition UNION:  PMIC_LDO2_ONOFF1_ECO_UNION */
#define PMIC_LDO2_ONOFF1_ECO_ADDR(base)     ((base) + (0x0C38))

/* Register description: LDO2开关寄存器2。
   Bit domain definition UNION:  PMIC_LDO2_ONOFF2_UNION */
#define PMIC_LDO2_ONOFF2_ADDR(base)         ((base) + (0x0C39))

/* Register description: LDO2调压寄存器。
   Bit domain definition UNION:  PMIC_LDO2_VSET_UNION */
#define PMIC_LDO2_VSET_ADDR(base)           ((base) + (0x0C3A))

/* Register description: LDO30开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO30_ONOFF_ECO_UNION */
#define PMIC_LDO30_ONOFF_ECO_ADDR(base)     ((base) + (0x0C40))

/* Register description: LDO30调压寄存器。
   Bit domain definition UNION:  PMIC_LDO30_VSET_UNION */
#define PMIC_LDO30_VSET_ADDR(base)          ((base) + (0x0C41))

/* Register description: LDO37开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO37_ONOFF_ECO_UNION */
#define PMIC_LDO37_ONOFF_ECO_ADDR(base)     ((base) + (0x0C48))

/* Register description: LDO37调压寄存器。
   Bit domain definition UNION:  PMIC_LDO37_VSET_UNION */
#define PMIC_LDO37_VSET_ADDR(base)          ((base) + (0x0C49))

/* Register description: LDO43开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO43_ONOFF_ECO_UNION */
#define PMIC_LDO43_ONOFF_ECO_ADDR(base)     ((base) + (0x0C50))

/* Register description: LDO43调压寄存器。
   Bit domain definition UNION:  PMIC_LDO43_VSET_UNION */
#define PMIC_LDO43_VSET_ADDR(base)          ((base) + (0x0C51))

/* Register description: LDO44开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO44_ONOFF_ECO_UNION */
#define PMIC_LDO44_ONOFF_ECO_ADDR(base)     ((base) + (0x0C58))

/* Register description: LDO44调压寄存器。
   Bit domain definition UNION:  PMIC_LDO44_VSET_UNION */
#define PMIC_LDO44_VSET_ADDR(base)          ((base) + (0x0C59))

/* Register description: LDO45开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LDO45_ONOFF_ECO_UNION */
#define PMIC_LDO45_ONOFF_ECO_ADDR(base)     ((base) + (0x0C60))

/* Register description: LDO45调压寄存器。
   Bit domain definition UNION:  PMIC_LDO45_VSET_UNION */
#define PMIC_LDO45_VSET_ADDR(base)          ((base) + (0x0C61))

/* Register description: LSW37开关和ECO使能寄存器。
   Bit domain definition UNION:  PMIC_LSW37_ONOFF_ECO_UNION */
#define PMIC_LSW37_ONOFF_ECO_ADDR(base)     ((base) + (0x0C68))

/* Register description: SIDEKEY中断触发模式选择寄存器。
   Bit domain definition UNION:  PMIC_SER_SIDEKEY_MODE_UNION */
#define PMIC_SER_SIDEKEY_MODE_ADDR(base)    ((base) + (0x0C70))


#endif


/****************************************************************************
                     (9/17) PMU_CTRLB
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description: SPMI接口测试dummy寄存器
   Bit domain definition UNION:  PMIC_DUMMY_SPMI_UNION */
#define PMIC_DUMMY_SPMI_ADDR(base)          ((base) + (0x1000UL))

/* Register description: BUCK0控制寄存器0。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL0_UNION */
#define PMIC_BUCK0_CTRL0_ADDR(base)         ((base) + (0x1003UL))

/* Register description: BUCK0控制寄存器1。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL1_UNION */
#define PMIC_BUCK0_CTRL1_ADDR(base)         ((base) + (0x1004UL))

/* Register description: BUCK0控制寄存器2。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL2_UNION */
#define PMIC_BUCK0_CTRL2_ADDR(base)         ((base) + (0x1005UL))

/* Register description: BUCK0控制寄存器3。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL3_UNION */
#define PMIC_BUCK0_CTRL3_ADDR(base)         ((base) + (0x1006UL))

/* Register description: BUCK0控制寄存器4。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL4_UNION */
#define PMIC_BUCK0_CTRL4_ADDR(base)         ((base) + (0x1007UL))

/* Register description: BUCK0控制寄存器5。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL5_UNION */
#define PMIC_BUCK0_CTRL5_ADDR(base)         ((base) + (0x1008UL))

/* Register description: BUCK0控制寄存器6。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL6_UNION */
#define PMIC_BUCK0_CTRL6_ADDR(base)         ((base) + (0x1009UL))

/* Register description: BUCK0控制寄存器7。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL7_UNION */
#define PMIC_BUCK0_CTRL7_ADDR(base)         ((base) + (0x100AUL))

/* Register description: BUCK0控制寄存器8。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL8_UNION */
#define PMIC_BUCK0_CTRL8_ADDR(base)         ((base) + (0x100BUL))

/* Register description: BUCK0控制寄存器9。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL9_UNION */
#define PMIC_BUCK0_CTRL9_ADDR(base)         ((base) + (0x100CUL))

/* Register description: BUCK0控制寄存器10。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL10_UNION */
#define PMIC_BUCK0_CTRL10_ADDR(base)        ((base) + (0x100DUL))

/* Register description: BUCK0控制寄存器11。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL11_UNION */
#define PMIC_BUCK0_CTRL11_ADDR(base)        ((base) + (0x100EUL))

/* Register description: BUCK0控制寄存器12。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL12_UNION */
#define PMIC_BUCK0_CTRL12_ADDR(base)        ((base) + (0x100FUL))

/* Register description: BUCK0控制寄存器13。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL13_UNION */
#define PMIC_BUCK0_CTRL13_ADDR(base)        ((base) + (0x1010UL))

/* Register description: BUCK0控制寄存器14。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL14_UNION */
#define PMIC_BUCK0_CTRL14_ADDR(base)        ((base) + (0x1011UL))

/* Register description: BUCK0控制寄存器15。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL15_UNION */
#define PMIC_BUCK0_CTRL15_ADDR(base)        ((base) + (0x1012UL))

/* Register description: BUCK0控制寄存器16。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL16_UNION */
#define PMIC_BUCK0_CTRL16_ADDR(base)        ((base) + (0x1013UL))

/* Register description: BUCK0控制寄存器17。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL17_UNION */
#define PMIC_BUCK0_CTRL17_ADDR(base)        ((base) + (0x1014UL))

/* Register description: BUCK0控制寄存器18。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL18_UNION */
#define PMIC_BUCK0_CTRL18_ADDR(base)        ((base) + (0x1015UL))

/* Register description: BUCK0控制寄存器19。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL19_UNION */
#define PMIC_BUCK0_CTRL19_ADDR(base)        ((base) + (0x1016UL))

/* Register description: BUCK0控制寄存器20。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL20_UNION */
#define PMIC_BUCK0_CTRL20_ADDR(base)        ((base) + (0x1017UL))

/* Register description: BUCK0控制寄存器21。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL21_UNION */
#define PMIC_BUCK0_CTRL21_ADDR(base)        ((base) + (0x1018UL))

/* Register description: BUCK0控制寄存器22。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL22_UNION */
#define PMIC_BUCK0_CTRL22_ADDR(base)        ((base) + (0x1019UL))

/* Register description: BUCK0控制寄存器23。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL23_UNION */
#define PMIC_BUCK0_CTRL23_ADDR(base)        ((base) + (0x101AUL))

/* Register description: BUCK0控制寄存器24。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL24_UNION */
#define PMIC_BUCK0_CTRL24_ADDR(base)        ((base) + (0x101BUL))

/* Register description: BUCK0预留配置寄存器0。
   Bit domain definition UNION:  PMIC_BUCK0_RESERVED0_UNION */
#define PMIC_BUCK0_RESERVED0_ADDR(base)     ((base) + (0x101CUL))

/* Register description: BUCK1控制寄存器0。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL0_UNION */
#define PMIC_BUCK1_CTRL0_ADDR(base)         ((base) + (0x101DUL))

/* Register description: BUCK1控制寄存器1。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL1_UNION */
#define PMIC_BUCK1_CTRL1_ADDR(base)         ((base) + (0x101EUL))

/* Register description: BUCK1控制寄存器2。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL2_UNION */
#define PMIC_BUCK1_CTRL2_ADDR(base)         ((base) + (0x101FUL))

/* Register description: BUCK1控制寄存器3。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL3_UNION */
#define PMIC_BUCK1_CTRL3_ADDR(base)         ((base) + (0x1020UL))

/* Register description: BUCK1控制寄存器4。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL4_UNION */
#define PMIC_BUCK1_CTRL4_ADDR(base)         ((base) + (0x1021UL))

/* Register description: BUCK1控制寄存器5。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL5_UNION */
#define PMIC_BUCK1_CTRL5_ADDR(base)         ((base) + (0x1022UL))

/* Register description: BUCK1控制寄存器6。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL6_UNION */
#define PMIC_BUCK1_CTRL6_ADDR(base)         ((base) + (0x1023UL))

/* Register description: BUCK1控制寄存器7。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL7_UNION */
#define PMIC_BUCK1_CTRL7_ADDR(base)         ((base) + (0x1024UL))

/* Register description: BUCK1控制寄存器8。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL8_UNION */
#define PMIC_BUCK1_CTRL8_ADDR(base)         ((base) + (0x1025UL))

/* Register description: BUCK1控制寄存器9。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL9_UNION */
#define PMIC_BUCK1_CTRL9_ADDR(base)         ((base) + (0x1026UL))

/* Register description: BUCK1控制寄存器10。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL10_UNION */
#define PMIC_BUCK1_CTRL10_ADDR(base)        ((base) + (0x1027UL))

/* Register description: BUCK1控制寄存器11。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL11_UNION */
#define PMIC_BUCK1_CTRL11_ADDR(base)        ((base) + (0x1028UL))

/* Register description: BUCK1控制寄存器12。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL12_UNION */
#define PMIC_BUCK1_CTRL12_ADDR(base)        ((base) + (0x1029UL))

/* Register description: BUCK1控制寄存器13。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL13_UNION */
#define PMIC_BUCK1_CTRL13_ADDR(base)        ((base) + (0x102AUL))

/* Register description: BUCK1控制寄存器14。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL14_UNION */
#define PMIC_BUCK1_CTRL14_ADDR(base)        ((base) + (0x102BUL))

/* Register description: BUCK1控制寄存器15。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL15_UNION */
#define PMIC_BUCK1_CTRL15_ADDR(base)        ((base) + (0x102CUL))

/* Register description: BUCK1控制寄存器16。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL16_UNION */
#define PMIC_BUCK1_CTRL16_ADDR(base)        ((base) + (0x102DUL))

/* Register description: BUCK1控制寄存器17。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL17_UNION */
#define PMIC_BUCK1_CTRL17_ADDR(base)        ((base) + (0x102EUL))

/* Register description: BUCK1控制寄存器18。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL18_UNION */
#define PMIC_BUCK1_CTRL18_ADDR(base)        ((base) + (0x102FUL))

/* Register description: BUCK1控制寄存器19。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL19_UNION */
#define PMIC_BUCK1_CTRL19_ADDR(base)        ((base) + (0x1030UL))

/* Register description: BUCK1控制寄存器20。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL20_UNION */
#define PMIC_BUCK1_CTRL20_ADDR(base)        ((base) + (0x1031UL))

/* Register description: BUCK1控制寄存器21。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL21_UNION */
#define PMIC_BUCK1_CTRL21_ADDR(base)        ((base) + (0x1032UL))

/* Register description: BUCK1控制寄存器22。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL22_UNION */
#define PMIC_BUCK1_CTRL22_ADDR(base)        ((base) + (0x1033UL))

/* Register description: BUCK1控制寄存器23。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL23_UNION */
#define PMIC_BUCK1_CTRL23_ADDR(base)        ((base) + (0x1034UL))

/* Register description: BUCK1控制寄存器24。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL24_UNION */
#define PMIC_BUCK1_CTRL24_ADDR(base)        ((base) + (0x1035UL))

/* Register description: BUCK1预留配置寄存器0。
   Bit domain definition UNION:  PMIC_BUCK1_RESERVED0_UNION */
#define PMIC_BUCK1_RESERVED0_ADDR(base)     ((base) + (0x1036UL))

/* Register description: BUCK2控制寄存器0。
   Bit domain definition UNION:  PMIC_BUCK2_CTRL0_UNION */
#define PMIC_BUCK2_CTRL0_ADDR(base)         ((base) + (0x1037UL))

/* Register description: BUCK2控制寄存器1。
   Bit domain definition UNION:  PMIC_BUCK2_CTRL1_UNION */
#define PMIC_BUCK2_CTRL1_ADDR(base)         ((base) + (0x1038UL))

/* Register description: BUCK2控制寄存器2。
   Bit domain definition UNION:  PMIC_BUCK2_CTRL2_UNION */
#define PMIC_BUCK2_CTRL2_ADDR(base)         ((base) + (0x1039UL))

/* Register description: BUCK2控制寄存器3。
   Bit domain definition UNION:  PMIC_BUCK2_CTRL3_UNION */
#define PMIC_BUCK2_CTRL3_ADDR(base)         ((base) + (0x103AUL))

/* Register description: BUCK2控制寄存器4。
   Bit domain definition UNION:  PMIC_BUCK2_CTRL4_UNION */
#define PMIC_BUCK2_CTRL4_ADDR(base)         ((base) + (0x103BUL))

/* Register description: BUCK2控制寄存器5。
   Bit domain definition UNION:  PMIC_BUCK2_CTRL5_UNION */
#define PMIC_BUCK2_CTRL5_ADDR(base)         ((base) + (0x103CUL))

/* Register description: BUCK2控制寄存器6。
   Bit domain definition UNION:  PMIC_BUCK2_CTRL6_UNION */
#define PMIC_BUCK2_CTRL6_ADDR(base)         ((base) + (0x103DUL))

/* Register description: BUCK2控制寄存器7。
   Bit domain definition UNION:  PMIC_BUCK2_CTRL7_UNION */
#define PMIC_BUCK2_CTRL7_ADDR(base)         ((base) + (0x103EUL))

/* Register description: BUCK2控制寄存器8。
   Bit domain definition UNION:  PMIC_BUCK2_CTRL8_UNION */
#define PMIC_BUCK2_CTRL8_ADDR(base)         ((base) + (0x103FUL))

/* Register description: BUCK2控制寄存器9。
   Bit domain definition UNION:  PMIC_BUCK2_CTRL9_UNION */
#define PMIC_BUCK2_CTRL9_ADDR(base)         ((base) + (0x1040UL))

/* Register description: BUCK2控制寄存器10。
   Bit domain definition UNION:  PMIC_BUCK2_CTRL10_UNION */
#define PMIC_BUCK2_CTRL10_ADDR(base)        ((base) + (0x1041UL))

/* Register description: BUCK2控制寄存器11。
   Bit domain definition UNION:  PMIC_BUCK2_CTRL11_UNION */
#define PMIC_BUCK2_CTRL11_ADDR(base)        ((base) + (0x1042UL))

/* Register description: BUCK2控制寄存器12。
   Bit domain definition UNION:  PMIC_BUCK2_CTRL12_UNION */
#define PMIC_BUCK2_CTRL12_ADDR(base)        ((base) + (0x1043UL))

/* Register description: BUCK2控制寄存器13。
   Bit domain definition UNION:  PMIC_BUCK2_CTRL13_UNION */
#define PMIC_BUCK2_CTRL13_ADDR(base)        ((base) + (0x1044UL))

/* Register description: BUCK2控制寄存器14。
   Bit domain definition UNION:  PMIC_BUCK2_CTRL14_UNION */
#define PMIC_BUCK2_CTRL14_ADDR(base)        ((base) + (0x1045UL))

/* Register description: BUCK2控制寄存器15。
   Bit domain definition UNION:  PMIC_BUCK2_CTRL15_UNION */
#define PMIC_BUCK2_CTRL15_ADDR(base)        ((base) + (0x1046UL))

/* Register description: BUCK2控制寄存器16。
   Bit domain definition UNION:  PMIC_BUCK2_CTRL16_UNION */
#define PMIC_BUCK2_CTRL16_ADDR(base)        ((base) + (0x1047UL))

/* Register description: BUCK2控制寄存器17。
   Bit domain definition UNION:  PMIC_BUCK2_CTRL17_UNION */
#define PMIC_BUCK2_CTRL17_ADDR(base)        ((base) + (0x1048UL))

/* Register description: BUCK2控制寄存器18。
   Bit domain definition UNION:  PMIC_BUCK2_CTRL18_UNION */
#define PMIC_BUCK2_CTRL18_ADDR(base)        ((base) + (0x1049UL))

/* Register description: BUCK2控制寄存器19。
   Bit domain definition UNION:  PMIC_BUCK2_CTRL19_UNION */
#define PMIC_BUCK2_CTRL19_ADDR(base)        ((base) + (0x104AUL))

/* Register description: BUCK2预留配置寄存器0。
   Bit domain definition UNION:  PMIC_BUCK2_RESERVED0_UNION */
#define PMIC_BUCK2_RESERVED0_ADDR(base)     ((base) + (0x104BUL))

/* Register description: BUCK3控制寄存器0。
   Bit domain definition UNION:  PMIC_BUCK3_CTRL0_UNION */
#define PMIC_BUCK3_CTRL0_ADDR(base)         ((base) + (0x104CUL))

/* Register description: BUCK3控制寄存器1。
   Bit domain definition UNION:  PMIC_BUCK3_CTRL1_UNION */
#define PMIC_BUCK3_CTRL1_ADDR(base)         ((base) + (0x104DUL))

/* Register description: BUCK3控制寄存器2。
   Bit domain definition UNION:  PMIC_BUCK3_CTRL2_UNION */
#define PMIC_BUCK3_CTRL2_ADDR(base)         ((base) + (0x104EUL))

/* Register description: BUCK3控制寄存器3。
   Bit domain definition UNION:  PMIC_BUCK3_CTRL3_UNION */
#define PMIC_BUCK3_CTRL3_ADDR(base)         ((base) + (0x104FUL))

/* Register description: BUCK3控制寄存器4。
   Bit domain definition UNION:  PMIC_BUCK3_CTRL4_UNION */
#define PMIC_BUCK3_CTRL4_ADDR(base)         ((base) + (0x1050UL))

/* Register description: BUCK3控制寄存器5。
   Bit domain definition UNION:  PMIC_BUCK3_CTRL5_UNION */
#define PMIC_BUCK3_CTRL5_ADDR(base)         ((base) + (0x1051UL))

/* Register description: BUCK3控制寄存器6。
   Bit domain definition UNION:  PMIC_BUCK3_CTRL6_UNION */
#define PMIC_BUCK3_CTRL6_ADDR(base)         ((base) + (0x1052UL))

/* Register description: BUCK3控制寄存器7。
   Bit domain definition UNION:  PMIC_BUCK3_CTRL7_UNION */
#define PMIC_BUCK3_CTRL7_ADDR(base)         ((base) + (0x1053UL))

/* Register description: BUCK3控制寄存器8。
   Bit domain definition UNION:  PMIC_BUCK3_CTRL8_UNION */
#define PMIC_BUCK3_CTRL8_ADDR(base)         ((base) + (0x1054UL))

/* Register description: BUCK3控制寄存器9。
   Bit domain definition UNION:  PMIC_BUCK3_CTRL9_UNION */
#define PMIC_BUCK3_CTRL9_ADDR(base)         ((base) + (0x1055UL))

/* Register description: BUCK3控制寄存器10。
   Bit domain definition UNION:  PMIC_BUCK3_CTRL10_UNION */
#define PMIC_BUCK3_CTRL10_ADDR(base)        ((base) + (0x1056UL))

/* Register description: BUCK3控制寄存器11。
   Bit domain definition UNION:  PMIC_BUCK3_CTRL11_UNION */
#define PMIC_BUCK3_CTRL11_ADDR(base)        ((base) + (0x1057UL))

/* Register description: BUCK3控制寄存器12。
   Bit domain definition UNION:  PMIC_BUCK3_CTRL12_UNION */
#define PMIC_BUCK3_CTRL12_ADDR(base)        ((base) + (0x1058UL))

/* Register description: BUCK3控制寄存器13。
   Bit domain definition UNION:  PMIC_BUCK3_CTRL13_UNION */
#define PMIC_BUCK3_CTRL13_ADDR(base)        ((base) + (0x1059UL))

/* Register description: BUCK3控制寄存器14。
   Bit domain definition UNION:  PMIC_BUCK3_CTRL14_UNION */
#define PMIC_BUCK3_CTRL14_ADDR(base)        ((base) + (0x105AUL))

/* Register description: BUCK3控制寄存器15。
   Bit domain definition UNION:  PMIC_BUCK3_CTRL15_UNION */
#define PMIC_BUCK3_CTRL15_ADDR(base)        ((base) + (0x105BUL))

/* Register description: BUCK3控制寄存器16。
   Bit domain definition UNION:  PMIC_BUCK3_CTRL16_UNION */
#define PMIC_BUCK3_CTRL16_ADDR(base)        ((base) + (0x105CUL))

/* Register description: BUCK3控制寄存器17。
   Bit domain definition UNION:  PMIC_BUCK3_CTRL17_UNION */
#define PMIC_BUCK3_CTRL17_ADDR(base)        ((base) + (0x105DUL))

/* Register description: BUCK3控制寄存器18。
   Bit domain definition UNION:  PMIC_BUCK3_CTRL18_UNION */
#define PMIC_BUCK3_CTRL18_ADDR(base)        ((base) + (0x105EUL))

/* Register description: BUCK3控制寄存器19。
   Bit domain definition UNION:  PMIC_BUCK3_CTRL19_UNION */
#define PMIC_BUCK3_CTRL19_ADDR(base)        ((base) + (0x105FUL))

/* Register description: BUCK3预留配置寄存器0。
   Bit domain definition UNION:  PMIC_BUCK3_RESERVED0_UNION */
#define PMIC_BUCK3_RESERVED0_ADDR(base)     ((base) + (0x1060UL))

/* Register description: BUCK5控制寄存器0。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL0_UNION */
#define PMIC_BUCK5_CTRL0_ADDR(base)         ((base) + (0x1061UL))

/* Register description: BUCK5控制寄存器1。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL1_UNION */
#define PMIC_BUCK5_CTRL1_ADDR(base)         ((base) + (0x1062UL))

/* Register description: BUCK5控制寄存器2。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL2_UNION */
#define PMIC_BUCK5_CTRL2_ADDR(base)         ((base) + (0x1063UL))

/* Register description: BUCK5控制寄存器3。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL3_UNION */
#define PMIC_BUCK5_CTRL3_ADDR(base)         ((base) + (0x1064UL))

/* Register description: BUCK5控制寄存器4。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL4_UNION */
#define PMIC_BUCK5_CTRL4_ADDR(base)         ((base) + (0x1065UL))

/* Register description: BUCK5控制寄存器5。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL5_UNION */
#define PMIC_BUCK5_CTRL5_ADDR(base)         ((base) + (0x1066UL))

/* Register description: BUCK5控制寄存器6。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL6_UNION */
#define PMIC_BUCK5_CTRL6_ADDR(base)         ((base) + (0x1067UL))

/* Register description: BUCK5控制寄存器7。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL7_UNION */
#define PMIC_BUCK5_CTRL7_ADDR(base)         ((base) + (0x1068UL))

/* Register description: BUCK5控制寄存器8。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL8_UNION */
#define PMIC_BUCK5_CTRL8_ADDR(base)         ((base) + (0x1069UL))

/* Register description: BUCK5控制寄存器9。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL9_UNION */
#define PMIC_BUCK5_CTRL9_ADDR(base)         ((base) + (0x106AUL))

/* Register description: BUCK5控制寄存器10。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL10_UNION */
#define PMIC_BUCK5_CTRL10_ADDR(base)        ((base) + (0x106BUL))

/* Register description: BUCK5控制寄存器11。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL11_UNION */
#define PMIC_BUCK5_CTRL11_ADDR(base)        ((base) + (0x106CUL))

/* Register description: BUCK5控制寄存器12。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL12_UNION */
#define PMIC_BUCK5_CTRL12_ADDR(base)        ((base) + (0x106DUL))

/* Register description: BUCK5控制寄存器13。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL13_UNION */
#define PMIC_BUCK5_CTRL13_ADDR(base)        ((base) + (0x106EUL))

/* Register description: BUCK5控制寄存器14。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL14_UNION */
#define PMIC_BUCK5_CTRL14_ADDR(base)        ((base) + (0x106FUL))

/* Register description: BUCK5控制寄存器15。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL15_UNION */
#define PMIC_BUCK5_CTRL15_ADDR(base)        ((base) + (0x1070UL))

/* Register description: BUCK5控制寄存器16。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL16_UNION */
#define PMIC_BUCK5_CTRL16_ADDR(base)        ((base) + (0x1071UL))

/* Register description: BUCK5控制寄存器17。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL17_UNION */
#define PMIC_BUCK5_CTRL17_ADDR(base)        ((base) + (0x1072UL))

/* Register description: BUCK5控制寄存器18。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL18_UNION */
#define PMIC_BUCK5_CTRL18_ADDR(base)        ((base) + (0x1073UL))

/* Register description: BUCK5控制寄存器19。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL19_UNION */
#define PMIC_BUCK5_CTRL19_ADDR(base)        ((base) + (0x1074UL))

/* Register description: BUCK5控制寄存器20。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL20_UNION */
#define PMIC_BUCK5_CTRL20_ADDR(base)        ((base) + (0x1075UL))

/* Register description: BUCK5控制寄存器21。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL21_UNION */
#define PMIC_BUCK5_CTRL21_ADDR(base)        ((base) + (0x1076UL))

/* Register description: BUCK5控制寄存器22。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL22_UNION */
#define PMIC_BUCK5_CTRL22_ADDR(base)        ((base) + (0x1077UL))

/* Register description: BUCK5控制寄存器23。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL23_UNION */
#define PMIC_BUCK5_CTRL23_ADDR(base)        ((base) + (0x1078UL))

/* Register description: BUCK5控制寄存器24。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL24_UNION */
#define PMIC_BUCK5_CTRL24_ADDR(base)        ((base) + (0x1079UL))

/* Register description: BUCK5预留配置寄存器0。
   Bit domain definition UNION:  PMIC_BUCK5_RESERVED0_UNION */
#define PMIC_BUCK5_RESERVED0_ADDR(base)     ((base) + (0x107AUL))

/* Register description: BUCK6控制寄存器0。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL0_UNION */
#define PMIC_BUCK6_CTRL0_ADDR(base)         ((base) + (0x107BUL))

/* Register description: BUCK6控制寄存器1。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL1_UNION */
#define PMIC_BUCK6_CTRL1_ADDR(base)         ((base) + (0x107CUL))

/* Register description: BUCK6控制寄存器2。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL2_UNION */
#define PMIC_BUCK6_CTRL2_ADDR(base)         ((base) + (0x107DUL))

/* Register description: BUCK6控制寄存器3。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL3_UNION */
#define PMIC_BUCK6_CTRL3_ADDR(base)         ((base) + (0x107EUL))

/* Register description: BUCK6控制寄存器4。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL4_UNION */
#define PMIC_BUCK6_CTRL4_ADDR(base)         ((base) + (0x107FUL))

/* Register description: BUCK6控制寄存器5。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL5_UNION */
#define PMIC_BUCK6_CTRL5_ADDR(base)         ((base) + (0x1080UL))

/* Register description: BUCK6控制寄存器6。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL6_UNION */
#define PMIC_BUCK6_CTRL6_ADDR(base)         ((base) + (0x1081UL))

/* Register description: BUCK6控制寄存器7。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL7_UNION */
#define PMIC_BUCK6_CTRL7_ADDR(base)         ((base) + (0x1082UL))

/* Register description: BUCK6控制寄存器8。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL8_UNION */
#define PMIC_BUCK6_CTRL8_ADDR(base)         ((base) + (0x1083UL))

/* Register description: BUCK6控制寄存器9。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL9_UNION */
#define PMIC_BUCK6_CTRL9_ADDR(base)         ((base) + (0x1084UL))

/* Register description: BUCK6控制寄存器10。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL10_UNION */
#define PMIC_BUCK6_CTRL10_ADDR(base)        ((base) + (0x1085UL))

/* Register description: BUCK6控制寄存器11。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL11_UNION */
#define PMIC_BUCK6_CTRL11_ADDR(base)        ((base) + (0x1086UL))

/* Register description: BUCK6控制寄存器12。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL12_UNION */
#define PMIC_BUCK6_CTRL12_ADDR(base)        ((base) + (0x1087UL))

/* Register description: BUCK6控制寄存器13。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL13_UNION */
#define PMIC_BUCK6_CTRL13_ADDR(base)        ((base) + (0x1088UL))

/* Register description: BUCK6控制寄存器14。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL14_UNION */
#define PMIC_BUCK6_CTRL14_ADDR(base)        ((base) + (0x1089UL))

/* Register description: BUCK6控制寄存器15。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL15_UNION */
#define PMIC_BUCK6_CTRL15_ADDR(base)        ((base) + (0x108AUL))

/* Register description: BUCK6控制寄存器16。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL16_UNION */
#define PMIC_BUCK6_CTRL16_ADDR(base)        ((base) + (0x108BUL))

/* Register description: BUCK6控制寄存器17。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL17_UNION */
#define PMIC_BUCK6_CTRL17_ADDR(base)        ((base) + (0x108CUL))

/* Register description: BUCK6控制寄存器18。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL18_UNION */
#define PMIC_BUCK6_CTRL18_ADDR(base)        ((base) + (0x108DUL))

/* Register description: BUCK6控制寄存器19。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL19_UNION */
#define PMIC_BUCK6_CTRL19_ADDR(base)        ((base) + (0x108EUL))

/* Register description: BUCK6控制寄存器20。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL20_UNION */
#define PMIC_BUCK6_CTRL20_ADDR(base)        ((base) + (0x108FUL))

/* Register description: BUCK6控制寄存器21。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL21_UNION */
#define PMIC_BUCK6_CTRL21_ADDR(base)        ((base) + (0x1090UL))

/* Register description: BUCK6控制寄存器22。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL22_UNION */
#define PMIC_BUCK6_CTRL22_ADDR(base)        ((base) + (0x1091UL))

/* Register description: BUCK6控制寄存器23。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL23_UNION */
#define PMIC_BUCK6_CTRL23_ADDR(base)        ((base) + (0x1092UL))

/* Register description: BUCK6控制寄存器24。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL24_UNION */
#define PMIC_BUCK6_CTRL24_ADDR(base)        ((base) + (0x1093UL))

/* Register description: BUCK6预留配置寄存器0。
   Bit domain definition UNION:  PMIC_BUCK6_RESERVED0_UNION */
#define PMIC_BUCK6_RESERVED0_ADDR(base)     ((base) + (0x1094UL))

/* Register description: BUCK7控制寄存器0。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL0_UNION */
#define PMIC_BUCK7_CTRL0_ADDR(base)         ((base) + (0x1095UL))

/* Register description: BUCK7控制寄存器1。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL1_UNION */
#define PMIC_BUCK7_CTRL1_ADDR(base)         ((base) + (0x1096UL))

/* Register description: BUCK7控制寄存器2。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL2_UNION */
#define PMIC_BUCK7_CTRL2_ADDR(base)         ((base) + (0x1097UL))

/* Register description: BUCK7控制寄存器3。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL3_UNION */
#define PMIC_BUCK7_CTRL3_ADDR(base)         ((base) + (0x1098UL))

/* Register description: BUCK7控制寄存器4。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL4_UNION */
#define PMIC_BUCK7_CTRL4_ADDR(base)         ((base) + (0x1099UL))

/* Register description: BUCK7控制寄存器5。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL5_UNION */
#define PMIC_BUCK7_CTRL5_ADDR(base)         ((base) + (0x109AUL))

/* Register description: BUCK7控制寄存器6。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL6_UNION */
#define PMIC_BUCK7_CTRL6_ADDR(base)         ((base) + (0x109BUL))

/* Register description: BUCK7控制寄存器7。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL7_UNION */
#define PMIC_BUCK7_CTRL7_ADDR(base)         ((base) + (0x109CUL))

/* Register description: BUCK7控制寄存器8。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL8_UNION */
#define PMIC_BUCK7_CTRL8_ADDR(base)         ((base) + (0x109DUL))

/* Register description: BUCK7控制寄存器9。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL9_UNION */
#define PMIC_BUCK7_CTRL9_ADDR(base)         ((base) + (0x109EUL))

/* Register description: BUCK7控制寄存器10。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL10_UNION */
#define PMIC_BUCK7_CTRL10_ADDR(base)        ((base) + (0x109FUL))

/* Register description: BUCK7控制寄存器11。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL11_UNION */
#define PMIC_BUCK7_CTRL11_ADDR(base)        ((base) + (0x10A0UL))

/* Register description: BUCK7控制寄存器12。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL12_UNION */
#define PMIC_BUCK7_CTRL12_ADDR(base)        ((base) + (0x10A1UL))

/* Register description: BUCK7控制寄存器13。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL13_UNION */
#define PMIC_BUCK7_CTRL13_ADDR(base)        ((base) + (0x10A2UL))

/* Register description: BUCK7控制寄存器14。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL14_UNION */
#define PMIC_BUCK7_CTRL14_ADDR(base)        ((base) + (0x10A3UL))

/* Register description: BUCK7控制寄存器15。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL15_UNION */
#define PMIC_BUCK7_CTRL15_ADDR(base)        ((base) + (0x10A4UL))

/* Register description: BUCK7控制寄存器16。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL16_UNION */
#define PMIC_BUCK7_CTRL16_ADDR(base)        ((base) + (0x10A5UL))

/* Register description: BUCK7控制寄存器17。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL17_UNION */
#define PMIC_BUCK7_CTRL17_ADDR(base)        ((base) + (0x10A6UL))

/* Register description: BUCK7控制寄存器18。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL18_UNION */
#define PMIC_BUCK7_CTRL18_ADDR(base)        ((base) + (0x10A7UL))

/* Register description: BUCK7控制寄存器19。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL19_UNION */
#define PMIC_BUCK7_CTRL19_ADDR(base)        ((base) + (0x10A8UL))

/* Register description: BUCK7控制寄存器20。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL20_UNION */
#define PMIC_BUCK7_CTRL20_ADDR(base)        ((base) + (0x10A9UL))

/* Register description: BUCK7控制寄存器21。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL21_UNION */
#define PMIC_BUCK7_CTRL21_ADDR(base)        ((base) + (0x10AAUL))

/* Register description: BUCK7控制寄存器22。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL22_UNION */
#define PMIC_BUCK7_CTRL22_ADDR(base)        ((base) + (0x10ABUL))

/* Register description: BUCK7控制寄存器23。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL23_UNION */
#define PMIC_BUCK7_CTRL23_ADDR(base)        ((base) + (0x10ACUL))

/* Register description: BUCK7控制寄存器24。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL24_UNION */
#define PMIC_BUCK7_CTRL24_ADDR(base)        ((base) + (0x10ADUL))

/* Register description: BUCK7预留配置寄存器0。
   Bit domain definition UNION:  PMIC_BUCK7_RESERVED0_UNION */
#define PMIC_BUCK7_RESERVED0_ADDR(base)     ((base) + (0x10AEUL))

/* Register description: BUCK8控制寄存器0。
   Bit domain definition UNION:  PMIC_BUCK8_CTRL0_UNION */
#define PMIC_BUCK8_CTRL0_ADDR(base)         ((base) + (0x10AFUL))

/* Register description: BUCK8控制寄存器1。
   Bit domain definition UNION:  PMIC_BUCK8_CTRL1_UNION */
#define PMIC_BUCK8_CTRL1_ADDR(base)         ((base) + (0x10B0UL))

/* Register description: BUCK8控制寄存器2。
   Bit domain definition UNION:  PMIC_BUCK8_CTRL2_UNION */
#define PMIC_BUCK8_CTRL2_ADDR(base)         ((base) + (0x10B1UL))

/* Register description: BUCK8控制寄存器3。
   Bit domain definition UNION:  PMIC_BUCK8_CTRL3_UNION */
#define PMIC_BUCK8_CTRL3_ADDR(base)         ((base) + (0x10B2UL))

/* Register description: BUCK8控制寄存器4。
   Bit domain definition UNION:  PMIC_BUCK8_CTRL4_UNION */
#define PMIC_BUCK8_CTRL4_ADDR(base)         ((base) + (0x10B3UL))

/* Register description: BUCK8控制寄存器5。
   Bit domain definition UNION:  PMIC_BUCK8_CTRL5_UNION */
#define PMIC_BUCK8_CTRL5_ADDR(base)         ((base) + (0x10B4UL))

/* Register description: BUCK8控制寄存器6。
   Bit domain definition UNION:  PMIC_BUCK8_CTRL6_UNION */
#define PMIC_BUCK8_CTRL6_ADDR(base)         ((base) + (0x10B5UL))

/* Register description: BUCK8控制寄存器7。
   Bit domain definition UNION:  PMIC_BUCK8_CTRL7_UNION */
#define PMIC_BUCK8_CTRL7_ADDR(base)         ((base) + (0x10B6UL))

/* Register description: BUCK8控制寄存器8。
   Bit domain definition UNION:  PMIC_BUCK8_CTRL8_UNION */
#define PMIC_BUCK8_CTRL8_ADDR(base)         ((base) + (0x10B7UL))

/* Register description: BUCK8控制寄存器9。
   Bit domain definition UNION:  PMIC_BUCK8_CTRL9_UNION */
#define PMIC_BUCK8_CTRL9_ADDR(base)         ((base) + (0x10B8UL))

/* Register description: BUCK8控制寄存器10。
   Bit domain definition UNION:  PMIC_BUCK8_CTRL10_UNION */
#define PMIC_BUCK8_CTRL10_ADDR(base)        ((base) + (0x10B9UL))

/* Register description: BUCK8控制寄存器11。
   Bit domain definition UNION:  PMIC_BUCK8_CTRL11_UNION */
#define PMIC_BUCK8_CTRL11_ADDR(base)        ((base) + (0x10BAUL))

/* Register description: BUCK8控制寄存器12。
   Bit domain definition UNION:  PMIC_BUCK8_CTRL12_UNION */
#define PMIC_BUCK8_CTRL12_ADDR(base)        ((base) + (0x10BBUL))

/* Register description: BUCK8控制寄存器13。
   Bit domain definition UNION:  PMIC_BUCK8_CTRL13_UNION */
#define PMIC_BUCK8_CTRL13_ADDR(base)        ((base) + (0x10BCUL))

/* Register description: BUCK8控制寄存器14。
   Bit domain definition UNION:  PMIC_BUCK8_CTRL14_UNION */
#define PMIC_BUCK8_CTRL14_ADDR(base)        ((base) + (0x10BDUL))

/* Register description: BUCK8控制寄存器15。
   Bit domain definition UNION:  PMIC_BUCK8_CTRL15_UNION */
#define PMIC_BUCK8_CTRL15_ADDR(base)        ((base) + (0x10BEUL))

/* Register description: BUCK8控制寄存器16。
   Bit domain definition UNION:  PMIC_BUCK8_CTRL16_UNION */
#define PMIC_BUCK8_CTRL16_ADDR(base)        ((base) + (0x10BFUL))

/* Register description: BUCK8控制寄存器17。
   Bit domain definition UNION:  PMIC_BUCK8_CTRL17_UNION */
#define PMIC_BUCK8_CTRL17_ADDR(base)        ((base) + (0x10C0UL))

/* Register description: BUCK8控制寄存器18。
   Bit domain definition UNION:  PMIC_BUCK8_CTRL18_UNION */
#define PMIC_BUCK8_CTRL18_ADDR(base)        ((base) + (0x10C1UL))

/* Register description: BUCK8控制寄存器19。
   Bit domain definition UNION:  PMIC_BUCK8_CTRL19_UNION */
#define PMIC_BUCK8_CTRL19_ADDR(base)        ((base) + (0x10C2UL))

/* Register description: BUCK8预留配置寄存器0。
   Bit domain definition UNION:  PMIC_BUCK8_RESERVED0_UNION */
#define PMIC_BUCK8_RESERVED0_ADDR(base)     ((base) + (0x10C3UL))

/* Register description: BUCK9控制寄存器0。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL0_UNION */
#define PMIC_BUCK9_CTRL0_ADDR(base)         ((base) + (0x10C4UL))

/* Register description: BUCK9控制寄存器1。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL1_UNION */
#define PMIC_BUCK9_CTRL1_ADDR(base)         ((base) + (0x10C5UL))

/* Register description: BUCK9控制寄存器2。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL2_UNION */
#define PMIC_BUCK9_CTRL2_ADDR(base)         ((base) + (0x10C6UL))

/* Register description: BUCK9控制寄存器3。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL3_UNION */
#define PMIC_BUCK9_CTRL3_ADDR(base)         ((base) + (0x10C7UL))

/* Register description: BUCK9控制寄存器4。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL4_UNION */
#define PMIC_BUCK9_CTRL4_ADDR(base)         ((base) + (0x10C8UL))

/* Register description: BUCK9控制寄存器5。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL5_UNION */
#define PMIC_BUCK9_CTRL5_ADDR(base)         ((base) + (0x10C9UL))

/* Register description: BUCK9控制寄存器6。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL6_UNION */
#define PMIC_BUCK9_CTRL6_ADDR(base)         ((base) + (0x10CAUL))

/* Register description: BUCK9控制寄存器7。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL7_UNION */
#define PMIC_BUCK9_CTRL7_ADDR(base)         ((base) + (0x10CBUL))

/* Register description: BUCK9控制寄存器8。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL8_UNION */
#define PMIC_BUCK9_CTRL8_ADDR(base)         ((base) + (0x10CCUL))

/* Register description: BUCK9控制寄存器9。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL9_UNION */
#define PMIC_BUCK9_CTRL9_ADDR(base)         ((base) + (0x10CDUL))

/* Register description: BUCK9控制寄存器10。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL10_UNION */
#define PMIC_BUCK9_CTRL10_ADDR(base)        ((base) + (0x10CEUL))

/* Register description: BUCK9控制寄存器11。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL11_UNION */
#define PMIC_BUCK9_CTRL11_ADDR(base)        ((base) + (0x10CFUL))

/* Register description: BUCK9控制寄存器12。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL12_UNION */
#define PMIC_BUCK9_CTRL12_ADDR(base)        ((base) + (0x10D0UL))

/* Register description: BUCK9控制寄存器13。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL13_UNION */
#define PMIC_BUCK9_CTRL13_ADDR(base)        ((base) + (0x10D1UL))

/* Register description: BUCK9控制寄存器14。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL14_UNION */
#define PMIC_BUCK9_CTRL14_ADDR(base)        ((base) + (0x10D2UL))

/* Register description: BUCK9控制寄存器15。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL15_UNION */
#define PMIC_BUCK9_CTRL15_ADDR(base)        ((base) + (0x10D3UL))

/* Register description: BUCK9控制寄存器16。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL16_UNION */
#define PMIC_BUCK9_CTRL16_ADDR(base)        ((base) + (0x10D4UL))

/* Register description: BUCK9控制寄存器17。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL17_UNION */
#define PMIC_BUCK9_CTRL17_ADDR(base)        ((base) + (0x10D5UL))

/* Register description: BUCK9控制寄存器18。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL18_UNION */
#define PMIC_BUCK9_CTRL18_ADDR(base)        ((base) + (0x10D6UL))

/* Register description: BUCK9控制寄存器19。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL19_UNION */
#define PMIC_BUCK9_CTRL19_ADDR(base)        ((base) + (0x10D7UL))

/* Register description: BUCK9控制寄存器20。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL20_UNION */
#define PMIC_BUCK9_CTRL20_ADDR(base)        ((base) + (0x10D8UL))

/* Register description: BUCK9控制寄存器21。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL21_UNION */
#define PMIC_BUCK9_CTRL21_ADDR(base)        ((base) + (0x10D9UL))

/* Register description: BUCK9控制寄存器22。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL22_UNION */
#define PMIC_BUCK9_CTRL22_ADDR(base)        ((base) + (0x10DAUL))

/* Register description: BUCK9控制寄存器23。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL23_UNION */
#define PMIC_BUCK9_CTRL23_ADDR(base)        ((base) + (0x10DBUL))

/* Register description: BUCK9控制寄存器24。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL24_UNION */
#define PMIC_BUCK9_CTRL24_ADDR(base)        ((base) + (0x10DCUL))

/* Register description: BUCK9预留配置寄存器0。
   Bit domain definition UNION:  PMIC_BUCK9_RESERVED0_UNION */
#define PMIC_BUCK9_RESERVED0_ADDR(base)     ((base) + (0x10DDUL))

/* Register description: BUCK13控制寄存器0。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL0_UNION */
#define PMIC_BUCK13_CTRL0_ADDR(base)        ((base) + (0x10DEUL))

/* Register description: BUCK13控制寄存器1。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL1_UNION */
#define PMIC_BUCK13_CTRL1_ADDR(base)        ((base) + (0x10DFUL))

/* Register description: BUCK13控制寄存器2。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL2_UNION */
#define PMIC_BUCK13_CTRL2_ADDR(base)        ((base) + (0x10E0UL))

/* Register description: BUCK13控制寄存器3。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL3_UNION */
#define PMIC_BUCK13_CTRL3_ADDR(base)        ((base) + (0x10E1UL))

/* Register description: BUCK13控制寄存器4。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL4_UNION */
#define PMIC_BUCK13_CTRL4_ADDR(base)        ((base) + (0x10E2UL))

/* Register description: BUCK13控制寄存器5。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL5_UNION */
#define PMIC_BUCK13_CTRL5_ADDR(base)        ((base) + (0x10E3UL))

/* Register description: BUCK13控制寄存器6。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL6_UNION */
#define PMIC_BUCK13_CTRL6_ADDR(base)        ((base) + (0x10E4UL))

/* Register description: BUCK13控制寄存器7。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL7_UNION */
#define PMIC_BUCK13_CTRL7_ADDR(base)        ((base) + (0x10E5UL))

/* Register description: BUCK13控制寄存器8。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL8_UNION */
#define PMIC_BUCK13_CTRL8_ADDR(base)        ((base) + (0x10E6UL))

/* Register description: BUCK13控制寄存器9。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL9_UNION */
#define PMIC_BUCK13_CTRL9_ADDR(base)        ((base) + (0x10E7UL))

/* Register description: BUCK13控制寄存器10。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL10_UNION */
#define PMIC_BUCK13_CTRL10_ADDR(base)       ((base) + (0x10E8UL))

/* Register description: BUCK13控制寄存器11。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL11_UNION */
#define PMIC_BUCK13_CTRL11_ADDR(base)       ((base) + (0x10E9UL))

/* Register description: BUCK13控制寄存器12。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL12_UNION */
#define PMIC_BUCK13_CTRL12_ADDR(base)       ((base) + (0x10EAUL))

/* Register description: BUCK13控制寄存器13。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL13_UNION */
#define PMIC_BUCK13_CTRL13_ADDR(base)       ((base) + (0x10EBUL))

/* Register description: BUCK13控制寄存器14。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL14_UNION */
#define PMIC_BUCK13_CTRL14_ADDR(base)       ((base) + (0x10ECUL))

/* Register description: BUCK13控制寄存器15。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL15_UNION */
#define PMIC_BUCK13_CTRL15_ADDR(base)       ((base) + (0x10EDUL))

/* Register description: BUCK13控制寄存器16。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL16_UNION */
#define PMIC_BUCK13_CTRL16_ADDR(base)       ((base) + (0x10EEUL))

/* Register description: BUCK13控制寄存器17。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL17_UNION */
#define PMIC_BUCK13_CTRL17_ADDR(base)       ((base) + (0x10EFUL))

/* Register description: BUCK13控制寄存器18。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL18_UNION */
#define PMIC_BUCK13_CTRL18_ADDR(base)       ((base) + (0x10F0UL))

/* Register description: BUCK13控制寄存器19。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL19_UNION */
#define PMIC_BUCK13_CTRL19_ADDR(base)       ((base) + (0x10F1UL))

/* Register description: BUCK13控制寄存器20。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL20_UNION */
#define PMIC_BUCK13_CTRL20_ADDR(base)       ((base) + (0x10F2UL))

/* Register description: BUCK13控制寄存器21。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL21_UNION */
#define PMIC_BUCK13_CTRL21_ADDR(base)       ((base) + (0x10F3UL))

/* Register description: BUCK13控制寄存器22。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL22_UNION */
#define PMIC_BUCK13_CTRL22_ADDR(base)       ((base) + (0x10F4UL))

/* Register description: BUCK13控制寄存器23。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL23_UNION */
#define PMIC_BUCK13_CTRL23_ADDR(base)       ((base) + (0x10F5UL))

/* Register description: BUCK13控制寄存器24。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL24_UNION */
#define PMIC_BUCK13_CTRL24_ADDR(base)       ((base) + (0x10F6UL))

/* Register description: BUCK13预留配置寄存器0。
   Bit domain definition UNION:  PMIC_BUCK13_RESERVED0_UNION */
#define PMIC_BUCK13_RESERVED0_ADDR(base)    ((base) + (0x10F7UL))

/* Register description: BUCK14控制寄存器0。
   Bit domain definition UNION:  PMIC_BUCK14_CTRL0_UNION */
#define PMIC_BUCK14_CTRL0_ADDR(base)        ((base) + (0x10F8UL))

/* Register description: BUCK14控制寄存器1。
   Bit domain definition UNION:  PMIC_BUCK14_CTRL1_UNION */
#define PMIC_BUCK14_CTRL1_ADDR(base)        ((base) + (0x10F9UL))

/* Register description: BUCK14控制寄存器2。
   Bit domain definition UNION:  PMIC_BUCK14_CTRL2_UNION */
#define PMIC_BUCK14_CTRL2_ADDR(base)        ((base) + (0x10FAUL))

/* Register description: BUCK14控制寄存器3。
   Bit domain definition UNION:  PMIC_BUCK14_CTRL3_UNION */
#define PMIC_BUCK14_CTRL3_ADDR(base)        ((base) + (0x10FBUL))

/* Register description: BUCK14控制寄存器4。
   Bit domain definition UNION:  PMIC_BUCK14_CTRL4_UNION */
#define PMIC_BUCK14_CTRL4_ADDR(base)        ((base) + (0x10FCUL))

/* Register description: BUCK14控制寄存器5。
   Bit domain definition UNION:  PMIC_BUCK14_CTRL5_UNION */
#define PMIC_BUCK14_CTRL5_ADDR(base)        ((base) + (0x10FDUL))

/* Register description: BUCK14控制寄存器6。
   Bit domain definition UNION:  PMIC_BUCK14_CTRL6_UNION */
#define PMIC_BUCK14_CTRL6_ADDR(base)        ((base) + (0x10FEUL))

/* Register description: BUCK14控制寄存器7。
   Bit domain definition UNION:  PMIC_BUCK14_CTRL7_UNION */
#define PMIC_BUCK14_CTRL7_ADDR(base)        ((base) + (0x10FFUL))

/* Register description: BUCK14控制寄存器8。
   Bit domain definition UNION:  PMIC_BUCK14_CTRL8_UNION */
#define PMIC_BUCK14_CTRL8_ADDR(base)        ((base) + (0x1100UL))

/* Register description: BUCK14控制寄存器9。
   Bit domain definition UNION:  PMIC_BUCK14_CTRL9_UNION */
#define PMIC_BUCK14_CTRL9_ADDR(base)        ((base) + (0x1101UL))

/* Register description: BUCK14控制寄存器10。
   Bit domain definition UNION:  PMIC_BUCK14_CTRL10_UNION */
#define PMIC_BUCK14_CTRL10_ADDR(base)       ((base) + (0x1102UL))

/* Register description: BUCK14控制寄存器11。
   Bit domain definition UNION:  PMIC_BUCK14_CTRL11_UNION */
#define PMIC_BUCK14_CTRL11_ADDR(base)       ((base) + (0x1103UL))

/* Register description: BUCK14控制寄存器12。
   Bit domain definition UNION:  PMIC_BUCK14_CTRL12_UNION */
#define PMIC_BUCK14_CTRL12_ADDR(base)       ((base) + (0x1104UL))

/* Register description: BUCK14控制寄存器13。
   Bit domain definition UNION:  PMIC_BUCK14_CTRL13_UNION */
#define PMIC_BUCK14_CTRL13_ADDR(base)       ((base) + (0x1105UL))

/* Register description: BUCK14控制寄存器14。
   Bit domain definition UNION:  PMIC_BUCK14_CTRL14_UNION */
#define PMIC_BUCK14_CTRL14_ADDR(base)       ((base) + (0x1106UL))

/* Register description: BUCK14控制寄存器15。
   Bit domain definition UNION:  PMIC_BUCK14_CTRL15_UNION */
#define PMIC_BUCK14_CTRL15_ADDR(base)       ((base) + (0x1107UL))

/* Register description: BUCK14控制寄存器16。
   Bit domain definition UNION:  PMIC_BUCK14_CTRL16_UNION */
#define PMIC_BUCK14_CTRL16_ADDR(base)       ((base) + (0x1108UL))

/* Register description: BUCK14控制寄存器17。
   Bit domain definition UNION:  PMIC_BUCK14_CTRL17_UNION */
#define PMIC_BUCK14_CTRL17_ADDR(base)       ((base) + (0x1109UL))

/* Register description: BUCK14控制寄存器18。
   Bit domain definition UNION:  PMIC_BUCK14_CTRL18_UNION */
#define PMIC_BUCK14_CTRL18_ADDR(base)       ((base) + (0x110AUL))

/* Register description: BUCK14控制寄存器19。
   Bit domain definition UNION:  PMIC_BUCK14_CTRL19_UNION */
#define PMIC_BUCK14_CTRL19_ADDR(base)       ((base) + (0x110BUL))

/* Register description: BUCK14预留配置寄存器0。
   Bit domain definition UNION:  PMIC_BUCK14_RESERVED0_UNION */
#define PMIC_BUCK14_RESERVED0_ADDR(base)    ((base) + (0x110CUL))

/* Register description: BUCK 配置寄存器0。
   Bit domain definition UNION:  PMIC_BUCK_CFG0_UNION */
#define PMIC_BUCK_CFG0_ADDR(base)           ((base) + (0x110DUL))

/* Register description: BUCK 配置寄存器1。
   Bit domain definition UNION:  PMIC_BUCK_CFG1_UNION */
#define PMIC_BUCK_CFG1_ADDR(base)           ((base) + (0x110EUL))

/* Register description: BUCK 配置寄存器2。
   Bit domain definition UNION:  PMIC_BUCK_CFG2_UNION */
#define PMIC_BUCK_CFG2_ADDR(base)           ((base) + (0x110FUL))

/* Register description: BUCK 配置寄存器3。
   Bit domain definition UNION:  PMIC_BUCK_CFG3_UNION */
#define PMIC_BUCK_CFG3_ADDR(base)           ((base) + (0x1110UL))

/* Register description: BUCK 配置寄存器4。
   Bit domain definition UNION:  PMIC_BUCK_CFG4_UNION */
#define PMIC_BUCK_CFG4_ADDR(base)           ((base) + (0x1111UL))

/* Register description: BUCK 配置寄存器5。
   Bit domain definition UNION:  PMIC_BUCK_CFG5_UNION */
#define PMIC_BUCK_CFG5_ADDR(base)           ((base) + (0x1112UL))

/* Register description: BUCK 配置寄存器6。
   Bit domain definition UNION:  PMIC_BUCK_CFG6_UNION */
#define PMIC_BUCK_CFG6_ADDR(base)           ((base) + (0x1113UL))

/* Register description: BUCK 预留配置寄存器0。
   Bit domain definition UNION:  PMIC_BUCK_RESERVED0_UNION */
#define PMIC_BUCK_RESERVED0_ADDR(base)      ((base) + (0x1114UL))

/* Register description: BUCK 预留配置寄存器1。
   Bit domain definition UNION:  PMIC_BUCK_RESERVED1_UNION */
#define PMIC_BUCK_RESERVED1_ADDR(base)      ((base) + (0x1115UL))

/* Register description: BUCK 预留配置寄存器2。
   Bit domain definition UNION:  PMIC_BUCK_RESERVED2_UNION */
#define PMIC_BUCK_RESERVED2_ADDR(base)      ((base) + (0x1116UL))

/* Register description: BUCK 预留配置寄存器3。
   Bit domain definition UNION:  PMIC_BUCK_RESERVED3_UNION */
#define PMIC_BUCK_RESERVED3_ADDR(base)      ((base) + (0x1117UL))

/* Register description: BUCK 预留只读寄存器0。
   Bit domain definition UNION:  PMIC_BUCK_A2D_RESERVE0_UNION */
#define PMIC_BUCK_A2D_RESERVE0_ADDR(base)   ((base) + (0x1118UL))

/* Register description: BUCK 预留只读寄存器1。
   Bit domain definition UNION:  PMIC_BUCK_A2D_RESERVE1_UNION */
#define PMIC_BUCK_A2D_RESERVE1_ADDR(base)   ((base) + (0x1119UL))

/* Register description: LDO0控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO0_CTRL0_UNION */
#define PMIC_LDO0_CTRL0_ADDR(base)          ((base) + (0x1120UL))

/* Register description: LDO0控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO0_CTRL1_UNION */
#define PMIC_LDO0_CTRL1_ADDR(base)          ((base) + (0x1121UL))

/* Register description: LDO0控制寄存器2。
   Bit domain definition UNION:  PMIC_LDO0_CTRL2_UNION */
#define PMIC_LDO0_CTRL2_ADDR(base)          ((base) + (0x1122UL))

/* Register description: LDO2控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO2_CTRL0_UNION */
#define PMIC_LDO2_CTRL0_ADDR(base)          ((base) + (0x1123UL))

/* Register description: LDO2控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO2_CTRL1_UNION */
#define PMIC_LDO2_CTRL1_ADDR(base)          ((base) + (0x1124UL))

/* Register description: LDO8控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO8_CTRL0_UNION */
#define PMIC_LDO8_CTRL0_ADDR(base)          ((base) + (0x1125UL))

/* Register description: LDO8控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO8_CTRL1_UNION */
#define PMIC_LDO8_CTRL1_ADDR(base)          ((base) + (0x1126UL))

/* Register description: LDO9控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO9_CTRL0_UNION */
#define PMIC_LDO9_CTRL0_ADDR(base)          ((base) + (0x1127UL))

/* Register description: LDO9控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO9_CTRL1_UNION */
#define PMIC_LDO9_CTRL1_ADDR(base)          ((base) + (0x1128UL))

/* Register description: LDO11控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO11_CTRL0_UNION */
#define PMIC_LDO11_CTRL0_ADDR(base)         ((base) + (0x1129UL))

/* Register description: LDO11控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO11_CTRL1_UNION */
#define PMIC_LDO11_CTRL1_ADDR(base)         ((base) + (0x112AUL))

/* Register description: LDO12控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO12_CTRL0_UNION */
#define PMIC_LDO12_CTRL0_ADDR(base)         ((base) + (0x112BUL))

/* Register description: LDO12控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO12_CTRL1_UNION */
#define PMIC_LDO12_CTRL1_ADDR(base)         ((base) + (0x112CUL))

/* Register description: LDO14控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO14_CTRL0_UNION */
#define PMIC_LDO14_CTRL0_ADDR(base)         ((base) + (0x112DUL))

/* Register description: LDO14控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO14_CTRL1_UNION */
#define PMIC_LDO14_CTRL1_ADDR(base)         ((base) + (0x112EUL))

/* Register description: LDO15控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO15_CTRL0_UNION */
#define PMIC_LDO15_CTRL0_ADDR(base)         ((base) + (0x112FUL))

/* Register description: LDO15控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO15_CTRL1_UNION */
#define PMIC_LDO15_CTRL1_ADDR(base)         ((base) + (0x1130UL))

/* Register description: LDO16控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO16_CTRL0_UNION */
#define PMIC_LDO16_CTRL0_ADDR(base)         ((base) + (0x1131UL))

/* Register description: LDO16控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO16_CTRL1_UNION */
#define PMIC_LDO16_CTRL1_ADDR(base)         ((base) + (0x1132UL))

/* Register description: LDO17控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO17_CTRL0_UNION */
#define PMIC_LDO17_CTRL0_ADDR(base)         ((base) + (0x1133UL))

/* Register description: LDO17控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO17_CTRL1_UNION */
#define PMIC_LDO17_CTRL1_ADDR(base)         ((base) + (0x1134UL))

/* Register description: LDO19控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO19_CTRL0_UNION */
#define PMIC_LDO19_CTRL0_ADDR(base)         ((base) + (0x1135UL))

/* Register description: LDO19控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO19_CTRL1_UNION */
#define PMIC_LDO19_CTRL1_ADDR(base)         ((base) + (0x1136UL))

/* Register description: LDO20控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO20_CTRL0_UNION */
#define PMIC_LDO20_CTRL0_ADDR(base)         ((base) + (0x1137UL))

/* Register description: LDO20控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO20_CTRL1_UNION */
#define PMIC_LDO20_CTRL1_ADDR(base)         ((base) + (0x1138UL))

/* Register description: LDO23控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO23_CTRL0_UNION */
#define PMIC_LDO23_CTRL0_ADDR(base)         ((base) + (0x1139UL))

/* Register description: LDO23控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO23_CTRL1_UNION */
#define PMIC_LDO23_CTRL1_ADDR(base)         ((base) + (0x113AUL))

/* Register description: LDO24控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO24_CTRL0_UNION */
#define PMIC_LDO24_CTRL0_ADDR(base)         ((base) + (0x113BUL))

/* Register description: LDO24控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO24_CTRL1_UNION */
#define PMIC_LDO24_CTRL1_ADDR(base)         ((base) + (0x113CUL))

/* Register description: LDO26控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO26_CTRL0_UNION */
#define PMIC_LDO26_CTRL0_ADDR(base)         ((base) + (0x113DUL))

/* Register description: LDO26控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO26_CTRL1_UNION */
#define PMIC_LDO26_CTRL1_ADDR(base)         ((base) + (0x113EUL))

/* Register description: LDO30控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO30_CTRL0_UNION */
#define PMIC_LDO30_CTRL0_ADDR(base)         ((base) + (0x113FUL))

/* Register description: LDO30控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO30_CTRL1_UNION */
#define PMIC_LDO30_CTRL1_ADDR(base)         ((base) + (0x1140UL))

/* Register description: LDO32控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO32_CTRL0_UNION */
#define PMIC_LDO32_CTRL0_ADDR(base)         ((base) + (0x1141UL))

/* Register description: LDO32控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO32_CTRL1_UNION */
#define PMIC_LDO32_CTRL1_ADDR(base)         ((base) + (0x1142UL))

/* Register description: LDO34控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO34_CTRL0_UNION */
#define PMIC_LDO34_CTRL0_ADDR(base)         ((base) + (0x1143UL))

/* Register description: LDO34控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO34_CTRL1_UNION */
#define PMIC_LDO34_CTRL1_ADDR(base)         ((base) + (0x1144UL))

/* Register description: LDO36控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO36_CTRL0_UNION */
#define PMIC_LDO36_CTRL0_ADDR(base)         ((base) + (0x1145UL))

/* Register description: LDO36控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO36_CTRL1_UNION */
#define PMIC_LDO36_CTRL1_ADDR(base)         ((base) + (0x1146UL))

/* Register description: LDO37控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO37_CTRL0_UNION */
#define PMIC_LDO37_CTRL0_ADDR(base)         ((base) + (0x1147UL))

/* Register description: LDO37控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO37_CTRL1_UNION */
#define PMIC_LDO37_CTRL1_ADDR(base)         ((base) + (0x1148UL))

/* Register description: LDO43控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO43_CTRL0_UNION */
#define PMIC_LDO43_CTRL0_ADDR(base)         ((base) + (0x1149UL))

/* Register description: LDO43控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO43_CTRL1_UNION */
#define PMIC_LDO43_CTRL1_ADDR(base)         ((base) + (0x114AUL))

/* Register description: LDO44控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO44_CTRL0_UNION */
#define PMIC_LDO44_CTRL0_ADDR(base)         ((base) + (0x114BUL))

/* Register description: LDO44控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO44_CTRL1_UNION */
#define PMIC_LDO44_CTRL1_ADDR(base)         ((base) + (0x114CUL))

/* Register description: LDO45控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO45_CTRL0_UNION */
#define PMIC_LDO45_CTRL0_ADDR(base)         ((base) + (0x114DUL))

/* Register description: LDO45控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO45_CTRL1_UNION */
#define PMIC_LDO45_CTRL1_ADDR(base)         ((base) + (0x114EUL))

/* Register description: LDO51控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO51_CTRL0_UNION */
#define PMIC_LDO51_CTRL0_ADDR(base)         ((base) + (0x114FUL))

/* Register description: LDO51控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO51_CTRL1_UNION */
#define PMIC_LDO51_CTRL1_ADDR(base)         ((base) + (0x1150UL))

/* Register description: LDO52控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO52_CTRL0_UNION */
#define PMIC_LDO52_CTRL0_ADDR(base)         ((base) + (0x1151UL))

/* Register description: LDO52控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO52_CTRL1_UNION */
#define PMIC_LDO52_CTRL1_ADDR(base)         ((base) + (0x1152UL))

/* Register description: LDO53控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO53_CTRL0_UNION */
#define PMIC_LDO53_CTRL0_ADDR(base)         ((base) + (0x1153UL))

/* Register description: LDO53控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO53_CTRL1_UNION */
#define PMIC_LDO53_CTRL1_ADDR(base)         ((base) + (0x1154UL))

/* Register description: LDO54控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO54_CTRL0_UNION */
#define PMIC_LDO54_CTRL0_ADDR(base)         ((base) + (0x1155UL))

/* Register description: LDO54控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO54_CTRL1_UNION */
#define PMIC_LDO54_CTRL1_ADDR(base)         ((base) + (0x1156UL))

/* Register description: LDO55控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO55_CTRL0_UNION */
#define PMIC_LDO55_CTRL0_ADDR(base)         ((base) + (0x1157UL))

/* Register description: LDO55控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO55_CTRL1_UNION */
#define PMIC_LDO55_CTRL1_ADDR(base)         ((base) + (0x1158UL))

/* Register description: LDO56控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO56_CTRL0_UNION */
#define PMIC_LDO56_CTRL0_ADDR(base)         ((base) + (0x1159UL))

/* Register description: LDO56控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO56_CTRL1_UNION */
#define PMIC_LDO56_CTRL1_ADDR(base)         ((base) + (0x115AUL))

/* Register description: LDO58控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO58_CTRL0_UNION */
#define PMIC_LDO58_CTRL0_ADDR(base)         ((base) + (0x115BUL))

/* Register description: LDO58控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO58_CTRL1_UNION */
#define PMIC_LDO58_CTRL1_ADDR(base)         ((base) + (0x115CUL))

/* Register description: LDO_BUF1控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO_BUF1_CTRL0_UNION */
#define PMIC_LDO_BUF1_CTRL0_ADDR(base)      ((base) + (0x115DUL))

/* Register description: LDO_BUF1控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO_BUF1_CTRL1_UNION */
#define PMIC_LDO_BUF1_CTRL1_ADDR(base)      ((base) + (0x115EUL))

/* Register description: LDO_BUF控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO_BUF_CTRL0_UNION */
#define PMIC_LDO_BUF_CTRL0_ADDR(base)       ((base) + (0x115FUL))

/* Register description: LDO_BUF控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO_BUF_CTRL1_UNION */
#define PMIC_LDO_BUF_CTRL1_ADDR(base)       ((base) + (0x1160UL))

/* Register description: LSW4控制寄存器0。
   Bit domain definition UNION:  PMIC_LSW4_CTRL0_UNION */
#define PMIC_LSW4_CTRL0_ADDR(base)          ((base) + (0x1161UL))

/* Register description: LSW4控制寄存器1。
   Bit domain definition UNION:  PMIC_LSW4_CTRL1_UNION */
#define PMIC_LSW4_CTRL1_ADDR(base)          ((base) + (0x1162UL))

/* Register description: LSW18控制寄存器0。
   Bit domain definition UNION:  PMIC_LSW18_CTRL0_UNION */
#define PMIC_LSW18_CTRL0_ADDR(base)         ((base) + (0x1163UL))

/* Register description: LSW18控制寄存器1。
   Bit domain definition UNION:  PMIC_LSW18_CTRL1_UNION */
#define PMIC_LSW18_CTRL1_ADDR(base)         ((base) + (0x1164UL))

/* Register description: LSW21控制寄存器0。
   Bit domain definition UNION:  PMIC_LSW21_CTRL0_UNION */
#define PMIC_LSW21_CTRL0_ADDR(base)         ((base) + (0x1165UL))

/* Register description: LSW21控制寄存器1。
   Bit domain definition UNION:  PMIC_LSW21_CTRL1_UNION */
#define PMIC_LSW21_CTRL1_ADDR(base)         ((base) + (0x1166UL))

/* Register description: LSW37控制寄存器0。
   Bit domain definition UNION:  PMIC_LSW37_CTRL0_UNION */
#define PMIC_LSW37_CTRL0_ADDR(base)         ((base) + (0x1167UL))

/* Register description: LSW37控制寄存器1。
   Bit domain definition UNION:  PMIC_LSW37_CTRL1_UNION */
#define PMIC_LSW37_CTRL1_ADDR(base)         ((base) + (0x1168UL))

/* Register description: LDO_PMUH控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO_PMUH_CTRL0_UNION */
#define PMIC_LDO_PMUH_CTRL0_ADDR(base)      ((base) + (0x1169UL))

/* Register description: LDO_PMUH控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO_PMUH_CTRL1_UNION */
#define PMIC_LDO_PMUH_CTRL1_ADDR(base)      ((base) + (0x116AUL))

/* Register description: LDO预留配置寄存器0。
   Bit domain definition UNION:  PMIC_LDO_RESERVED0_UNION */
#define PMIC_LDO_RESERVED0_ADDR(base)       ((base) + (0x116BUL))

/* Register description: LDO预留配置寄存器1。
   Bit domain definition UNION:  PMIC_LDO_RESERVED1_UNION */
#define PMIC_LDO_RESERVED1_ADDR(base)       ((base) + (0x116CUL))

/* Register description: LDO预留配置寄存器2。
   Bit domain definition UNION:  PMIC_LDO_RESERVED2_UNION */
#define PMIC_LDO_RESERVED2_ADDR(base)       ((base) + (0x116DUL))

/* Register description: LDO预留配置寄存器3。
   Bit domain definition UNION:  PMIC_LDO_RESERVED3_UNION */
#define PMIC_LDO_RESERVED3_ADDR(base)       ((base) + (0x116EUL))

/* Register description: LDO预留配置寄存器4。
   Bit domain definition UNION:  PMIC_LDO_RESERVED4_UNION */
#define PMIC_LDO_RESERVED4_ADDR(base)       ((base) + (0x116FUL))

/* Register description: LDO预留配置寄存器5。
   Bit domain definition UNION:  PMIC_LDO_RESERVED5_UNION */
#define PMIC_LDO_RESERVED5_ADDR(base)       ((base) + (0x1170UL))

/* Register description: LDO预留配置寄存器6。
   Bit domain definition UNION:  PMIC_LDO_RESERVED6_UNION */
#define PMIC_LDO_RESERVED6_ADDR(base)       ((base) + (0x1171UL))

/* Register description: LDO预留配置寄存器7。
   Bit domain definition UNION:  PMIC_LDO_RESERVED7_UNION */
#define PMIC_LDO_RESERVED7_ADDR(base)       ((base) + (0x1172UL))

/* Register description: LDO预留配置寄存器8。
   Bit domain definition UNION:  PMIC_LDO_RESERVED8_UNION */
#define PMIC_LDO_RESERVED8_ADDR(base)       ((base) + (0x1173UL))

/* Register description: 模拟预留配置寄存器0。
   Bit domain definition UNION:  PMIC_D2A_RESERVED0_UNION */
#define PMIC_D2A_RESERVED0_ADDR(base)       ((base) + (0x1174UL))

/* Register description: 模拟预留配置寄存器1。
   Bit domain definition UNION:  PMIC_D2A_RESERVED1_UNION */
#define PMIC_D2A_RESERVED1_ADDR(base)       ((base) + (0x1175UL))

/* Register description: 模拟预留配置寄存器2。
   Bit domain definition UNION:  PMIC_D2A_RESERVED2_UNION */
#define PMIC_D2A_RESERVED2_ADDR(base)       ((base) + (0x1176UL))

/* Register description: 模拟预留配置寄存器3。
   Bit domain definition UNION:  PMIC_D2A_RESERVED3_UNION */
#define PMIC_D2A_RESERVED3_ADDR(base)       ((base) + (0x1177UL))

/* Register description: 模拟预留只读寄存器0。
   Bit domain definition UNION:  PMIC_A2D_RESERVED0_UNION */
#define PMIC_A2D_RESERVED0_ADDR(base)       ((base) + (0x1178UL))

/* Register description: 模拟预留只读寄存器1。
   Bit domain definition UNION:  PMIC_A2D_RESERVED1_UNION */
#define PMIC_A2D_RESERVED1_ADDR(base)       ((base) + (0x1179UL))


#else


/* Register description: SPMI接口测试dummy寄存器
   Bit domain definition UNION:  PMIC_DUMMY_SPMI_UNION */
#define PMIC_DUMMY_SPMI_ADDR(base)          ((base) + (0x1000))

/* Register description: BUCK0控制寄存器0。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL0_UNION */
#define PMIC_BUCK0_CTRL0_ADDR(base)         ((base) + (0x1003))

/* Register description: BUCK0控制寄存器1。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL1_UNION */
#define PMIC_BUCK0_CTRL1_ADDR(base)         ((base) + (0x1004))

/* Register description: BUCK0控制寄存器2。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL2_UNION */
#define PMIC_BUCK0_CTRL2_ADDR(base)         ((base) + (0x1005))

/* Register description: BUCK0控制寄存器3。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL3_UNION */
#define PMIC_BUCK0_CTRL3_ADDR(base)         ((base) + (0x1006))

/* Register description: BUCK0控制寄存器4。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL4_UNION */
#define PMIC_BUCK0_CTRL4_ADDR(base)         ((base) + (0x1007))

/* Register description: BUCK0控制寄存器5。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL5_UNION */
#define PMIC_BUCK0_CTRL5_ADDR(base)         ((base) + (0x1008))

/* Register description: BUCK0控制寄存器6。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL6_UNION */
#define PMIC_BUCK0_CTRL6_ADDR(base)         ((base) + (0x1009))

/* Register description: BUCK0控制寄存器7。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL7_UNION */
#define PMIC_BUCK0_CTRL7_ADDR(base)         ((base) + (0x100A))

/* Register description: BUCK0控制寄存器8。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL8_UNION */
#define PMIC_BUCK0_CTRL8_ADDR(base)         ((base) + (0x100B))

/* Register description: BUCK0控制寄存器9。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL9_UNION */
#define PMIC_BUCK0_CTRL9_ADDR(base)         ((base) + (0x100C))

/* Register description: BUCK0控制寄存器10。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL10_UNION */
#define PMIC_BUCK0_CTRL10_ADDR(base)        ((base) + (0x100D))

/* Register description: BUCK0控制寄存器11。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL11_UNION */
#define PMIC_BUCK0_CTRL11_ADDR(base)        ((base) + (0x100E))

/* Register description: BUCK0控制寄存器12。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL12_UNION */
#define PMIC_BUCK0_CTRL12_ADDR(base)        ((base) + (0x100F))

/* Register description: BUCK0控制寄存器13。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL13_UNION */
#define PMIC_BUCK0_CTRL13_ADDR(base)        ((base) + (0x1010))

/* Register description: BUCK0控制寄存器14。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL14_UNION */
#define PMIC_BUCK0_CTRL14_ADDR(base)        ((base) + (0x1011))

/* Register description: BUCK0控制寄存器15。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL15_UNION */
#define PMIC_BUCK0_CTRL15_ADDR(base)        ((base) + (0x1012))

/* Register description: BUCK0控制寄存器16。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL16_UNION */
#define PMIC_BUCK0_CTRL16_ADDR(base)        ((base) + (0x1013))

/* Register description: BUCK0控制寄存器17。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL17_UNION */
#define PMIC_BUCK0_CTRL17_ADDR(base)        ((base) + (0x1014))

/* Register description: BUCK0控制寄存器18。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL18_UNION */
#define PMIC_BUCK0_CTRL18_ADDR(base)        ((base) + (0x1015))

/* Register description: BUCK0控制寄存器19。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL19_UNION */
#define PMIC_BUCK0_CTRL19_ADDR(base)        ((base) + (0x1016))

/* Register description: BUCK0控制寄存器20。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL20_UNION */
#define PMIC_BUCK0_CTRL20_ADDR(base)        ((base) + (0x1017))

/* Register description: BUCK0控制寄存器21。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL21_UNION */
#define PMIC_BUCK0_CTRL21_ADDR(base)        ((base) + (0x1018))

/* Register description: BUCK0控制寄存器22。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL22_UNION */
#define PMIC_BUCK0_CTRL22_ADDR(base)        ((base) + (0x1019))

/* Register description: BUCK0控制寄存器23。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL23_UNION */
#define PMIC_BUCK0_CTRL23_ADDR(base)        ((base) + (0x101A))

/* Register description: BUCK0控制寄存器24。
   Bit domain definition UNION:  PMIC_BUCK0_CTRL24_UNION */
#define PMIC_BUCK0_CTRL24_ADDR(base)        ((base) + (0x101B))

/* Register description: BUCK0预留配置寄存器0。
   Bit domain definition UNION:  PMIC_BUCK0_RESERVED0_UNION */
#define PMIC_BUCK0_RESERVED0_ADDR(base)     ((base) + (0x101C))

/* Register description: BUCK1控制寄存器0。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL0_UNION */
#define PMIC_BUCK1_CTRL0_ADDR(base)         ((base) + (0x101D))

/* Register description: BUCK1控制寄存器1。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL1_UNION */
#define PMIC_BUCK1_CTRL1_ADDR(base)         ((base) + (0x101E))

/* Register description: BUCK1控制寄存器2。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL2_UNION */
#define PMIC_BUCK1_CTRL2_ADDR(base)         ((base) + (0x101F))

/* Register description: BUCK1控制寄存器3。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL3_UNION */
#define PMIC_BUCK1_CTRL3_ADDR(base)         ((base) + (0x1020))

/* Register description: BUCK1控制寄存器4。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL4_UNION */
#define PMIC_BUCK1_CTRL4_ADDR(base)         ((base) + (0x1021))

/* Register description: BUCK1控制寄存器5。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL5_UNION */
#define PMIC_BUCK1_CTRL5_ADDR(base)         ((base) + (0x1022))

/* Register description: BUCK1控制寄存器6。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL6_UNION */
#define PMIC_BUCK1_CTRL6_ADDR(base)         ((base) + (0x1023))

/* Register description: BUCK1控制寄存器7。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL7_UNION */
#define PMIC_BUCK1_CTRL7_ADDR(base)         ((base) + (0x1024))

/* Register description: BUCK1控制寄存器8。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL8_UNION */
#define PMIC_BUCK1_CTRL8_ADDR(base)         ((base) + (0x1025))

/* Register description: BUCK1控制寄存器9。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL9_UNION */
#define PMIC_BUCK1_CTRL9_ADDR(base)         ((base) + (0x1026))

/* Register description: BUCK1控制寄存器10。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL10_UNION */
#define PMIC_BUCK1_CTRL10_ADDR(base)        ((base) + (0x1027))

/* Register description: BUCK1控制寄存器11。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL11_UNION */
#define PMIC_BUCK1_CTRL11_ADDR(base)        ((base) + (0x1028))

/* Register description: BUCK1控制寄存器12。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL12_UNION */
#define PMIC_BUCK1_CTRL12_ADDR(base)        ((base) + (0x1029))

/* Register description: BUCK1控制寄存器13。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL13_UNION */
#define PMIC_BUCK1_CTRL13_ADDR(base)        ((base) + (0x102A))

/* Register description: BUCK1控制寄存器14。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL14_UNION */
#define PMIC_BUCK1_CTRL14_ADDR(base)        ((base) + (0x102B))

/* Register description: BUCK1控制寄存器15。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL15_UNION */
#define PMIC_BUCK1_CTRL15_ADDR(base)        ((base) + (0x102C))

/* Register description: BUCK1控制寄存器16。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL16_UNION */
#define PMIC_BUCK1_CTRL16_ADDR(base)        ((base) + (0x102D))

/* Register description: BUCK1控制寄存器17。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL17_UNION */
#define PMIC_BUCK1_CTRL17_ADDR(base)        ((base) + (0x102E))

/* Register description: BUCK1控制寄存器18。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL18_UNION */
#define PMIC_BUCK1_CTRL18_ADDR(base)        ((base) + (0x102F))

/* Register description: BUCK1控制寄存器19。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL19_UNION */
#define PMIC_BUCK1_CTRL19_ADDR(base)        ((base) + (0x1030))

/* Register description: BUCK1控制寄存器20。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL20_UNION */
#define PMIC_BUCK1_CTRL20_ADDR(base)        ((base) + (0x1031))

/* Register description: BUCK1控制寄存器21。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL21_UNION */
#define PMIC_BUCK1_CTRL21_ADDR(base)        ((base) + (0x1032))

/* Register description: BUCK1控制寄存器22。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL22_UNION */
#define PMIC_BUCK1_CTRL22_ADDR(base)        ((base) + (0x1033))

/* Register description: BUCK1控制寄存器23。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL23_UNION */
#define PMIC_BUCK1_CTRL23_ADDR(base)        ((base) + (0x1034))

/* Register description: BUCK1控制寄存器24。
   Bit domain definition UNION:  PMIC_BUCK1_CTRL24_UNION */
#define PMIC_BUCK1_CTRL24_ADDR(base)        ((base) + (0x1035))

/* Register description: BUCK1预留配置寄存器0。
   Bit domain definition UNION:  PMIC_BUCK1_RESERVED0_UNION */
#define PMIC_BUCK1_RESERVED0_ADDR(base)     ((base) + (0x1036))

/* Register description: BUCK2控制寄存器0。
   Bit domain definition UNION:  PMIC_BUCK2_CTRL0_UNION */
#define PMIC_BUCK2_CTRL0_ADDR(base)         ((base) + (0x1037))

/* Register description: BUCK2控制寄存器1。
   Bit domain definition UNION:  PMIC_BUCK2_CTRL1_UNION */
#define PMIC_BUCK2_CTRL1_ADDR(base)         ((base) + (0x1038))

/* Register description: BUCK2控制寄存器2。
   Bit domain definition UNION:  PMIC_BUCK2_CTRL2_UNION */
#define PMIC_BUCK2_CTRL2_ADDR(base)         ((base) + (0x1039))

/* Register description: BUCK2控制寄存器3。
   Bit domain definition UNION:  PMIC_BUCK2_CTRL3_UNION */
#define PMIC_BUCK2_CTRL3_ADDR(base)         ((base) + (0x103A))

/* Register description: BUCK2控制寄存器4。
   Bit domain definition UNION:  PMIC_BUCK2_CTRL4_UNION */
#define PMIC_BUCK2_CTRL4_ADDR(base)         ((base) + (0x103B))

/* Register description: BUCK2控制寄存器5。
   Bit domain definition UNION:  PMIC_BUCK2_CTRL5_UNION */
#define PMIC_BUCK2_CTRL5_ADDR(base)         ((base) + (0x103C))

/* Register description: BUCK2控制寄存器6。
   Bit domain definition UNION:  PMIC_BUCK2_CTRL6_UNION */
#define PMIC_BUCK2_CTRL6_ADDR(base)         ((base) + (0x103D))

/* Register description: BUCK2控制寄存器7。
   Bit domain definition UNION:  PMIC_BUCK2_CTRL7_UNION */
#define PMIC_BUCK2_CTRL7_ADDR(base)         ((base) + (0x103E))

/* Register description: BUCK2控制寄存器8。
   Bit domain definition UNION:  PMIC_BUCK2_CTRL8_UNION */
#define PMIC_BUCK2_CTRL8_ADDR(base)         ((base) + (0x103F))

/* Register description: BUCK2控制寄存器9。
   Bit domain definition UNION:  PMIC_BUCK2_CTRL9_UNION */
#define PMIC_BUCK2_CTRL9_ADDR(base)         ((base) + (0x1040))

/* Register description: BUCK2控制寄存器10。
   Bit domain definition UNION:  PMIC_BUCK2_CTRL10_UNION */
#define PMIC_BUCK2_CTRL10_ADDR(base)        ((base) + (0x1041))

/* Register description: BUCK2控制寄存器11。
   Bit domain definition UNION:  PMIC_BUCK2_CTRL11_UNION */
#define PMIC_BUCK2_CTRL11_ADDR(base)        ((base) + (0x1042))

/* Register description: BUCK2控制寄存器12。
   Bit domain definition UNION:  PMIC_BUCK2_CTRL12_UNION */
#define PMIC_BUCK2_CTRL12_ADDR(base)        ((base) + (0x1043))

/* Register description: BUCK2控制寄存器13。
   Bit domain definition UNION:  PMIC_BUCK2_CTRL13_UNION */
#define PMIC_BUCK2_CTRL13_ADDR(base)        ((base) + (0x1044))

/* Register description: BUCK2控制寄存器14。
   Bit domain definition UNION:  PMIC_BUCK2_CTRL14_UNION */
#define PMIC_BUCK2_CTRL14_ADDR(base)        ((base) + (0x1045))

/* Register description: BUCK2控制寄存器15。
   Bit domain definition UNION:  PMIC_BUCK2_CTRL15_UNION */
#define PMIC_BUCK2_CTRL15_ADDR(base)        ((base) + (0x1046))

/* Register description: BUCK2控制寄存器16。
   Bit domain definition UNION:  PMIC_BUCK2_CTRL16_UNION */
#define PMIC_BUCK2_CTRL16_ADDR(base)        ((base) + (0x1047))

/* Register description: BUCK2控制寄存器17。
   Bit domain definition UNION:  PMIC_BUCK2_CTRL17_UNION */
#define PMIC_BUCK2_CTRL17_ADDR(base)        ((base) + (0x1048))

/* Register description: BUCK2控制寄存器18。
   Bit domain definition UNION:  PMIC_BUCK2_CTRL18_UNION */
#define PMIC_BUCK2_CTRL18_ADDR(base)        ((base) + (0x1049))

/* Register description: BUCK2控制寄存器19。
   Bit domain definition UNION:  PMIC_BUCK2_CTRL19_UNION */
#define PMIC_BUCK2_CTRL19_ADDR(base)        ((base) + (0x104A))

/* Register description: BUCK2预留配置寄存器0。
   Bit domain definition UNION:  PMIC_BUCK2_RESERVED0_UNION */
#define PMIC_BUCK2_RESERVED0_ADDR(base)     ((base) + (0x104B))

/* Register description: BUCK3控制寄存器0。
   Bit domain definition UNION:  PMIC_BUCK3_CTRL0_UNION */
#define PMIC_BUCK3_CTRL0_ADDR(base)         ((base) + (0x104C))

/* Register description: BUCK3控制寄存器1。
   Bit domain definition UNION:  PMIC_BUCK3_CTRL1_UNION */
#define PMIC_BUCK3_CTRL1_ADDR(base)         ((base) + (0x104D))

/* Register description: BUCK3控制寄存器2。
   Bit domain definition UNION:  PMIC_BUCK3_CTRL2_UNION */
#define PMIC_BUCK3_CTRL2_ADDR(base)         ((base) + (0x104E))

/* Register description: BUCK3控制寄存器3。
   Bit domain definition UNION:  PMIC_BUCK3_CTRL3_UNION */
#define PMIC_BUCK3_CTRL3_ADDR(base)         ((base) + (0x104F))

/* Register description: BUCK3控制寄存器4。
   Bit domain definition UNION:  PMIC_BUCK3_CTRL4_UNION */
#define PMIC_BUCK3_CTRL4_ADDR(base)         ((base) + (0x1050))

/* Register description: BUCK3控制寄存器5。
   Bit domain definition UNION:  PMIC_BUCK3_CTRL5_UNION */
#define PMIC_BUCK3_CTRL5_ADDR(base)         ((base) + (0x1051))

/* Register description: BUCK3控制寄存器6。
   Bit domain definition UNION:  PMIC_BUCK3_CTRL6_UNION */
#define PMIC_BUCK3_CTRL6_ADDR(base)         ((base) + (0x1052))

/* Register description: BUCK3控制寄存器7。
   Bit domain definition UNION:  PMIC_BUCK3_CTRL7_UNION */
#define PMIC_BUCK3_CTRL7_ADDR(base)         ((base) + (0x1053))

/* Register description: BUCK3控制寄存器8。
   Bit domain definition UNION:  PMIC_BUCK3_CTRL8_UNION */
#define PMIC_BUCK3_CTRL8_ADDR(base)         ((base) + (0x1054))

/* Register description: BUCK3控制寄存器9。
   Bit domain definition UNION:  PMIC_BUCK3_CTRL9_UNION */
#define PMIC_BUCK3_CTRL9_ADDR(base)         ((base) + (0x1055))

/* Register description: BUCK3控制寄存器10。
   Bit domain definition UNION:  PMIC_BUCK3_CTRL10_UNION */
#define PMIC_BUCK3_CTRL10_ADDR(base)        ((base) + (0x1056))

/* Register description: BUCK3控制寄存器11。
   Bit domain definition UNION:  PMIC_BUCK3_CTRL11_UNION */
#define PMIC_BUCK3_CTRL11_ADDR(base)        ((base) + (0x1057))

/* Register description: BUCK3控制寄存器12。
   Bit domain definition UNION:  PMIC_BUCK3_CTRL12_UNION */
#define PMIC_BUCK3_CTRL12_ADDR(base)        ((base) + (0x1058))

/* Register description: BUCK3控制寄存器13。
   Bit domain definition UNION:  PMIC_BUCK3_CTRL13_UNION */
#define PMIC_BUCK3_CTRL13_ADDR(base)        ((base) + (0x1059))

/* Register description: BUCK3控制寄存器14。
   Bit domain definition UNION:  PMIC_BUCK3_CTRL14_UNION */
#define PMIC_BUCK3_CTRL14_ADDR(base)        ((base) + (0x105A))

/* Register description: BUCK3控制寄存器15。
   Bit domain definition UNION:  PMIC_BUCK3_CTRL15_UNION */
#define PMIC_BUCK3_CTRL15_ADDR(base)        ((base) + (0x105B))

/* Register description: BUCK3控制寄存器16。
   Bit domain definition UNION:  PMIC_BUCK3_CTRL16_UNION */
#define PMIC_BUCK3_CTRL16_ADDR(base)        ((base) + (0x105C))

/* Register description: BUCK3控制寄存器17。
   Bit domain definition UNION:  PMIC_BUCK3_CTRL17_UNION */
#define PMIC_BUCK3_CTRL17_ADDR(base)        ((base) + (0x105D))

/* Register description: BUCK3控制寄存器18。
   Bit domain definition UNION:  PMIC_BUCK3_CTRL18_UNION */
#define PMIC_BUCK3_CTRL18_ADDR(base)        ((base) + (0x105E))

/* Register description: BUCK3控制寄存器19。
   Bit domain definition UNION:  PMIC_BUCK3_CTRL19_UNION */
#define PMIC_BUCK3_CTRL19_ADDR(base)        ((base) + (0x105F))

/* Register description: BUCK3预留配置寄存器0。
   Bit domain definition UNION:  PMIC_BUCK3_RESERVED0_UNION */
#define PMIC_BUCK3_RESERVED0_ADDR(base)     ((base) + (0x1060))

/* Register description: BUCK5控制寄存器0。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL0_UNION */
#define PMIC_BUCK5_CTRL0_ADDR(base)         ((base) + (0x1061))

/* Register description: BUCK5控制寄存器1。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL1_UNION */
#define PMIC_BUCK5_CTRL1_ADDR(base)         ((base) + (0x1062))

/* Register description: BUCK5控制寄存器2。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL2_UNION */
#define PMIC_BUCK5_CTRL2_ADDR(base)         ((base) + (0x1063))

/* Register description: BUCK5控制寄存器3。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL3_UNION */
#define PMIC_BUCK5_CTRL3_ADDR(base)         ((base) + (0x1064))

/* Register description: BUCK5控制寄存器4。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL4_UNION */
#define PMIC_BUCK5_CTRL4_ADDR(base)         ((base) + (0x1065))

/* Register description: BUCK5控制寄存器5。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL5_UNION */
#define PMIC_BUCK5_CTRL5_ADDR(base)         ((base) + (0x1066))

/* Register description: BUCK5控制寄存器6。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL6_UNION */
#define PMIC_BUCK5_CTRL6_ADDR(base)         ((base) + (0x1067))

/* Register description: BUCK5控制寄存器7。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL7_UNION */
#define PMIC_BUCK5_CTRL7_ADDR(base)         ((base) + (0x1068))

/* Register description: BUCK5控制寄存器8。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL8_UNION */
#define PMIC_BUCK5_CTRL8_ADDR(base)         ((base) + (0x1069))

/* Register description: BUCK5控制寄存器9。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL9_UNION */
#define PMIC_BUCK5_CTRL9_ADDR(base)         ((base) + (0x106A))

/* Register description: BUCK5控制寄存器10。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL10_UNION */
#define PMIC_BUCK5_CTRL10_ADDR(base)        ((base) + (0x106B))

/* Register description: BUCK5控制寄存器11。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL11_UNION */
#define PMIC_BUCK5_CTRL11_ADDR(base)        ((base) + (0x106C))

/* Register description: BUCK5控制寄存器12。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL12_UNION */
#define PMIC_BUCK5_CTRL12_ADDR(base)        ((base) + (0x106D))

/* Register description: BUCK5控制寄存器13。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL13_UNION */
#define PMIC_BUCK5_CTRL13_ADDR(base)        ((base) + (0x106E))

/* Register description: BUCK5控制寄存器14。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL14_UNION */
#define PMIC_BUCK5_CTRL14_ADDR(base)        ((base) + (0x106F))

/* Register description: BUCK5控制寄存器15。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL15_UNION */
#define PMIC_BUCK5_CTRL15_ADDR(base)        ((base) + (0x1070))

/* Register description: BUCK5控制寄存器16。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL16_UNION */
#define PMIC_BUCK5_CTRL16_ADDR(base)        ((base) + (0x1071))

/* Register description: BUCK5控制寄存器17。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL17_UNION */
#define PMIC_BUCK5_CTRL17_ADDR(base)        ((base) + (0x1072))

/* Register description: BUCK5控制寄存器18。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL18_UNION */
#define PMIC_BUCK5_CTRL18_ADDR(base)        ((base) + (0x1073))

/* Register description: BUCK5控制寄存器19。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL19_UNION */
#define PMIC_BUCK5_CTRL19_ADDR(base)        ((base) + (0x1074))

/* Register description: BUCK5控制寄存器20。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL20_UNION */
#define PMIC_BUCK5_CTRL20_ADDR(base)        ((base) + (0x1075))

/* Register description: BUCK5控制寄存器21。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL21_UNION */
#define PMIC_BUCK5_CTRL21_ADDR(base)        ((base) + (0x1076))

/* Register description: BUCK5控制寄存器22。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL22_UNION */
#define PMIC_BUCK5_CTRL22_ADDR(base)        ((base) + (0x1077))

/* Register description: BUCK5控制寄存器23。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL23_UNION */
#define PMIC_BUCK5_CTRL23_ADDR(base)        ((base) + (0x1078))

/* Register description: BUCK5控制寄存器24。
   Bit domain definition UNION:  PMIC_BUCK5_CTRL24_UNION */
#define PMIC_BUCK5_CTRL24_ADDR(base)        ((base) + (0x1079))

/* Register description: BUCK5预留配置寄存器0。
   Bit domain definition UNION:  PMIC_BUCK5_RESERVED0_UNION */
#define PMIC_BUCK5_RESERVED0_ADDR(base)     ((base) + (0x107A))

/* Register description: BUCK6控制寄存器0。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL0_UNION */
#define PMIC_BUCK6_CTRL0_ADDR(base)         ((base) + (0x107B))

/* Register description: BUCK6控制寄存器1。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL1_UNION */
#define PMIC_BUCK6_CTRL1_ADDR(base)         ((base) + (0x107C))

/* Register description: BUCK6控制寄存器2。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL2_UNION */
#define PMIC_BUCK6_CTRL2_ADDR(base)         ((base) + (0x107D))

/* Register description: BUCK6控制寄存器3。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL3_UNION */
#define PMIC_BUCK6_CTRL3_ADDR(base)         ((base) + (0x107E))

/* Register description: BUCK6控制寄存器4。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL4_UNION */
#define PMIC_BUCK6_CTRL4_ADDR(base)         ((base) + (0x107F))

/* Register description: BUCK6控制寄存器5。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL5_UNION */
#define PMIC_BUCK6_CTRL5_ADDR(base)         ((base) + (0x1080))

/* Register description: BUCK6控制寄存器6。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL6_UNION */
#define PMIC_BUCK6_CTRL6_ADDR(base)         ((base) + (0x1081))

/* Register description: BUCK6控制寄存器7。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL7_UNION */
#define PMIC_BUCK6_CTRL7_ADDR(base)         ((base) + (0x1082))

/* Register description: BUCK6控制寄存器8。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL8_UNION */
#define PMIC_BUCK6_CTRL8_ADDR(base)         ((base) + (0x1083))

/* Register description: BUCK6控制寄存器9。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL9_UNION */
#define PMIC_BUCK6_CTRL9_ADDR(base)         ((base) + (0x1084))

/* Register description: BUCK6控制寄存器10。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL10_UNION */
#define PMIC_BUCK6_CTRL10_ADDR(base)        ((base) + (0x1085))

/* Register description: BUCK6控制寄存器11。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL11_UNION */
#define PMIC_BUCK6_CTRL11_ADDR(base)        ((base) + (0x1086))

/* Register description: BUCK6控制寄存器12。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL12_UNION */
#define PMIC_BUCK6_CTRL12_ADDR(base)        ((base) + (0x1087))

/* Register description: BUCK6控制寄存器13。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL13_UNION */
#define PMIC_BUCK6_CTRL13_ADDR(base)        ((base) + (0x1088))

/* Register description: BUCK6控制寄存器14。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL14_UNION */
#define PMIC_BUCK6_CTRL14_ADDR(base)        ((base) + (0x1089))

/* Register description: BUCK6控制寄存器15。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL15_UNION */
#define PMIC_BUCK6_CTRL15_ADDR(base)        ((base) + (0x108A))

/* Register description: BUCK6控制寄存器16。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL16_UNION */
#define PMIC_BUCK6_CTRL16_ADDR(base)        ((base) + (0x108B))

/* Register description: BUCK6控制寄存器17。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL17_UNION */
#define PMIC_BUCK6_CTRL17_ADDR(base)        ((base) + (0x108C))

/* Register description: BUCK6控制寄存器18。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL18_UNION */
#define PMIC_BUCK6_CTRL18_ADDR(base)        ((base) + (0x108D))

/* Register description: BUCK6控制寄存器19。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL19_UNION */
#define PMIC_BUCK6_CTRL19_ADDR(base)        ((base) + (0x108E))

/* Register description: BUCK6控制寄存器20。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL20_UNION */
#define PMIC_BUCK6_CTRL20_ADDR(base)        ((base) + (0x108F))

/* Register description: BUCK6控制寄存器21。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL21_UNION */
#define PMIC_BUCK6_CTRL21_ADDR(base)        ((base) + (0x1090))

/* Register description: BUCK6控制寄存器22。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL22_UNION */
#define PMIC_BUCK6_CTRL22_ADDR(base)        ((base) + (0x1091))

/* Register description: BUCK6控制寄存器23。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL23_UNION */
#define PMIC_BUCK6_CTRL23_ADDR(base)        ((base) + (0x1092))

/* Register description: BUCK6控制寄存器24。
   Bit domain definition UNION:  PMIC_BUCK6_CTRL24_UNION */
#define PMIC_BUCK6_CTRL24_ADDR(base)        ((base) + (0x1093))

/* Register description: BUCK6预留配置寄存器0。
   Bit domain definition UNION:  PMIC_BUCK6_RESERVED0_UNION */
#define PMIC_BUCK6_RESERVED0_ADDR(base)     ((base) + (0x1094))

/* Register description: BUCK7控制寄存器0。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL0_UNION */
#define PMIC_BUCK7_CTRL0_ADDR(base)         ((base) + (0x1095))

/* Register description: BUCK7控制寄存器1。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL1_UNION */
#define PMIC_BUCK7_CTRL1_ADDR(base)         ((base) + (0x1096))

/* Register description: BUCK7控制寄存器2。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL2_UNION */
#define PMIC_BUCK7_CTRL2_ADDR(base)         ((base) + (0x1097))

/* Register description: BUCK7控制寄存器3。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL3_UNION */
#define PMIC_BUCK7_CTRL3_ADDR(base)         ((base) + (0x1098))

/* Register description: BUCK7控制寄存器4。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL4_UNION */
#define PMIC_BUCK7_CTRL4_ADDR(base)         ((base) + (0x1099))

/* Register description: BUCK7控制寄存器5。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL5_UNION */
#define PMIC_BUCK7_CTRL5_ADDR(base)         ((base) + (0x109A))

/* Register description: BUCK7控制寄存器6。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL6_UNION */
#define PMIC_BUCK7_CTRL6_ADDR(base)         ((base) + (0x109B))

/* Register description: BUCK7控制寄存器7。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL7_UNION */
#define PMIC_BUCK7_CTRL7_ADDR(base)         ((base) + (0x109C))

/* Register description: BUCK7控制寄存器8。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL8_UNION */
#define PMIC_BUCK7_CTRL8_ADDR(base)         ((base) + (0x109D))

/* Register description: BUCK7控制寄存器9。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL9_UNION */
#define PMIC_BUCK7_CTRL9_ADDR(base)         ((base) + (0x109E))

/* Register description: BUCK7控制寄存器10。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL10_UNION */
#define PMIC_BUCK7_CTRL10_ADDR(base)        ((base) + (0x109F))

/* Register description: BUCK7控制寄存器11。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL11_UNION */
#define PMIC_BUCK7_CTRL11_ADDR(base)        ((base) + (0x10A0))

/* Register description: BUCK7控制寄存器12。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL12_UNION */
#define PMIC_BUCK7_CTRL12_ADDR(base)        ((base) + (0x10A1))

/* Register description: BUCK7控制寄存器13。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL13_UNION */
#define PMIC_BUCK7_CTRL13_ADDR(base)        ((base) + (0x10A2))

/* Register description: BUCK7控制寄存器14。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL14_UNION */
#define PMIC_BUCK7_CTRL14_ADDR(base)        ((base) + (0x10A3))

/* Register description: BUCK7控制寄存器15。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL15_UNION */
#define PMIC_BUCK7_CTRL15_ADDR(base)        ((base) + (0x10A4))

/* Register description: BUCK7控制寄存器16。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL16_UNION */
#define PMIC_BUCK7_CTRL16_ADDR(base)        ((base) + (0x10A5))

/* Register description: BUCK7控制寄存器17。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL17_UNION */
#define PMIC_BUCK7_CTRL17_ADDR(base)        ((base) + (0x10A6))

/* Register description: BUCK7控制寄存器18。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL18_UNION */
#define PMIC_BUCK7_CTRL18_ADDR(base)        ((base) + (0x10A7))

/* Register description: BUCK7控制寄存器19。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL19_UNION */
#define PMIC_BUCK7_CTRL19_ADDR(base)        ((base) + (0x10A8))

/* Register description: BUCK7控制寄存器20。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL20_UNION */
#define PMIC_BUCK7_CTRL20_ADDR(base)        ((base) + (0x10A9))

/* Register description: BUCK7控制寄存器21。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL21_UNION */
#define PMIC_BUCK7_CTRL21_ADDR(base)        ((base) + (0x10AA))

/* Register description: BUCK7控制寄存器22。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL22_UNION */
#define PMIC_BUCK7_CTRL22_ADDR(base)        ((base) + (0x10AB))

/* Register description: BUCK7控制寄存器23。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL23_UNION */
#define PMIC_BUCK7_CTRL23_ADDR(base)        ((base) + (0x10AC))

/* Register description: BUCK7控制寄存器24。
   Bit domain definition UNION:  PMIC_BUCK7_CTRL24_UNION */
#define PMIC_BUCK7_CTRL24_ADDR(base)        ((base) + (0x10AD))

/* Register description: BUCK7预留配置寄存器0。
   Bit domain definition UNION:  PMIC_BUCK7_RESERVED0_UNION */
#define PMIC_BUCK7_RESERVED0_ADDR(base)     ((base) + (0x10AE))

/* Register description: BUCK8控制寄存器0。
   Bit domain definition UNION:  PMIC_BUCK8_CTRL0_UNION */
#define PMIC_BUCK8_CTRL0_ADDR(base)         ((base) + (0x10AF))

/* Register description: BUCK8控制寄存器1。
   Bit domain definition UNION:  PMIC_BUCK8_CTRL1_UNION */
#define PMIC_BUCK8_CTRL1_ADDR(base)         ((base) + (0x10B0))

/* Register description: BUCK8控制寄存器2。
   Bit domain definition UNION:  PMIC_BUCK8_CTRL2_UNION */
#define PMIC_BUCK8_CTRL2_ADDR(base)         ((base) + (0x10B1))

/* Register description: BUCK8控制寄存器3。
   Bit domain definition UNION:  PMIC_BUCK8_CTRL3_UNION */
#define PMIC_BUCK8_CTRL3_ADDR(base)         ((base) + (0x10B2))

/* Register description: BUCK8控制寄存器4。
   Bit domain definition UNION:  PMIC_BUCK8_CTRL4_UNION */
#define PMIC_BUCK8_CTRL4_ADDR(base)         ((base) + (0x10B3))

/* Register description: BUCK8控制寄存器5。
   Bit domain definition UNION:  PMIC_BUCK8_CTRL5_UNION */
#define PMIC_BUCK8_CTRL5_ADDR(base)         ((base) + (0x10B4))

/* Register description: BUCK8控制寄存器6。
   Bit domain definition UNION:  PMIC_BUCK8_CTRL6_UNION */
#define PMIC_BUCK8_CTRL6_ADDR(base)         ((base) + (0x10B5))

/* Register description: BUCK8控制寄存器7。
   Bit domain definition UNION:  PMIC_BUCK8_CTRL7_UNION */
#define PMIC_BUCK8_CTRL7_ADDR(base)         ((base) + (0x10B6))

/* Register description: BUCK8控制寄存器8。
   Bit domain definition UNION:  PMIC_BUCK8_CTRL8_UNION */
#define PMIC_BUCK8_CTRL8_ADDR(base)         ((base) + (0x10B7))

/* Register description: BUCK8控制寄存器9。
   Bit domain definition UNION:  PMIC_BUCK8_CTRL9_UNION */
#define PMIC_BUCK8_CTRL9_ADDR(base)         ((base) + (0x10B8))

/* Register description: BUCK8控制寄存器10。
   Bit domain definition UNION:  PMIC_BUCK8_CTRL10_UNION */
#define PMIC_BUCK8_CTRL10_ADDR(base)        ((base) + (0x10B9))

/* Register description: BUCK8控制寄存器11。
   Bit domain definition UNION:  PMIC_BUCK8_CTRL11_UNION */
#define PMIC_BUCK8_CTRL11_ADDR(base)        ((base) + (0x10BA))

/* Register description: BUCK8控制寄存器12。
   Bit domain definition UNION:  PMIC_BUCK8_CTRL12_UNION */
#define PMIC_BUCK8_CTRL12_ADDR(base)        ((base) + (0x10BB))

/* Register description: BUCK8控制寄存器13。
   Bit domain definition UNION:  PMIC_BUCK8_CTRL13_UNION */
#define PMIC_BUCK8_CTRL13_ADDR(base)        ((base) + (0x10BC))

/* Register description: BUCK8控制寄存器14。
   Bit domain definition UNION:  PMIC_BUCK8_CTRL14_UNION */
#define PMIC_BUCK8_CTRL14_ADDR(base)        ((base) + (0x10BD))

/* Register description: BUCK8控制寄存器15。
   Bit domain definition UNION:  PMIC_BUCK8_CTRL15_UNION */
#define PMIC_BUCK8_CTRL15_ADDR(base)        ((base) + (0x10BE))

/* Register description: BUCK8控制寄存器16。
   Bit domain definition UNION:  PMIC_BUCK8_CTRL16_UNION */
#define PMIC_BUCK8_CTRL16_ADDR(base)        ((base) + (0x10BF))

/* Register description: BUCK8控制寄存器17。
   Bit domain definition UNION:  PMIC_BUCK8_CTRL17_UNION */
#define PMIC_BUCK8_CTRL17_ADDR(base)        ((base) + (0x10C0))

/* Register description: BUCK8控制寄存器18。
   Bit domain definition UNION:  PMIC_BUCK8_CTRL18_UNION */
#define PMIC_BUCK8_CTRL18_ADDR(base)        ((base) + (0x10C1))

/* Register description: BUCK8控制寄存器19。
   Bit domain definition UNION:  PMIC_BUCK8_CTRL19_UNION */
#define PMIC_BUCK8_CTRL19_ADDR(base)        ((base) + (0x10C2))

/* Register description: BUCK8预留配置寄存器0。
   Bit domain definition UNION:  PMIC_BUCK8_RESERVED0_UNION */
#define PMIC_BUCK8_RESERVED0_ADDR(base)     ((base) + (0x10C3))

/* Register description: BUCK9控制寄存器0。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL0_UNION */
#define PMIC_BUCK9_CTRL0_ADDR(base)         ((base) + (0x10C4))

/* Register description: BUCK9控制寄存器1。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL1_UNION */
#define PMIC_BUCK9_CTRL1_ADDR(base)         ((base) + (0x10C5))

/* Register description: BUCK9控制寄存器2。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL2_UNION */
#define PMIC_BUCK9_CTRL2_ADDR(base)         ((base) + (0x10C6))

/* Register description: BUCK9控制寄存器3。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL3_UNION */
#define PMIC_BUCK9_CTRL3_ADDR(base)         ((base) + (0x10C7))

/* Register description: BUCK9控制寄存器4。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL4_UNION */
#define PMIC_BUCK9_CTRL4_ADDR(base)         ((base) + (0x10C8))

/* Register description: BUCK9控制寄存器5。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL5_UNION */
#define PMIC_BUCK9_CTRL5_ADDR(base)         ((base) + (0x10C9))

/* Register description: BUCK9控制寄存器6。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL6_UNION */
#define PMIC_BUCK9_CTRL6_ADDR(base)         ((base) + (0x10CA))

/* Register description: BUCK9控制寄存器7。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL7_UNION */
#define PMIC_BUCK9_CTRL7_ADDR(base)         ((base) + (0x10CB))

/* Register description: BUCK9控制寄存器8。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL8_UNION */
#define PMIC_BUCK9_CTRL8_ADDR(base)         ((base) + (0x10CC))

/* Register description: BUCK9控制寄存器9。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL9_UNION */
#define PMIC_BUCK9_CTRL9_ADDR(base)         ((base) + (0x10CD))

/* Register description: BUCK9控制寄存器10。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL10_UNION */
#define PMIC_BUCK9_CTRL10_ADDR(base)        ((base) + (0x10CE))

/* Register description: BUCK9控制寄存器11。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL11_UNION */
#define PMIC_BUCK9_CTRL11_ADDR(base)        ((base) + (0x10CF))

/* Register description: BUCK9控制寄存器12。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL12_UNION */
#define PMIC_BUCK9_CTRL12_ADDR(base)        ((base) + (0x10D0))

/* Register description: BUCK9控制寄存器13。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL13_UNION */
#define PMIC_BUCK9_CTRL13_ADDR(base)        ((base) + (0x10D1))

/* Register description: BUCK9控制寄存器14。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL14_UNION */
#define PMIC_BUCK9_CTRL14_ADDR(base)        ((base) + (0x10D2))

/* Register description: BUCK9控制寄存器15。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL15_UNION */
#define PMIC_BUCK9_CTRL15_ADDR(base)        ((base) + (0x10D3))

/* Register description: BUCK9控制寄存器16。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL16_UNION */
#define PMIC_BUCK9_CTRL16_ADDR(base)        ((base) + (0x10D4))

/* Register description: BUCK9控制寄存器17。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL17_UNION */
#define PMIC_BUCK9_CTRL17_ADDR(base)        ((base) + (0x10D5))

/* Register description: BUCK9控制寄存器18。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL18_UNION */
#define PMIC_BUCK9_CTRL18_ADDR(base)        ((base) + (0x10D6))

/* Register description: BUCK9控制寄存器19。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL19_UNION */
#define PMIC_BUCK9_CTRL19_ADDR(base)        ((base) + (0x10D7))

/* Register description: BUCK9控制寄存器20。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL20_UNION */
#define PMIC_BUCK9_CTRL20_ADDR(base)        ((base) + (0x10D8))

/* Register description: BUCK9控制寄存器21。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL21_UNION */
#define PMIC_BUCK9_CTRL21_ADDR(base)        ((base) + (0x10D9))

/* Register description: BUCK9控制寄存器22。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL22_UNION */
#define PMIC_BUCK9_CTRL22_ADDR(base)        ((base) + (0x10DA))

/* Register description: BUCK9控制寄存器23。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL23_UNION */
#define PMIC_BUCK9_CTRL23_ADDR(base)        ((base) + (0x10DB))

/* Register description: BUCK9控制寄存器24。
   Bit domain definition UNION:  PMIC_BUCK9_CTRL24_UNION */
#define PMIC_BUCK9_CTRL24_ADDR(base)        ((base) + (0x10DC))

/* Register description: BUCK9预留配置寄存器0。
   Bit domain definition UNION:  PMIC_BUCK9_RESERVED0_UNION */
#define PMIC_BUCK9_RESERVED0_ADDR(base)     ((base) + (0x10DD))

/* Register description: BUCK13控制寄存器0。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL0_UNION */
#define PMIC_BUCK13_CTRL0_ADDR(base)        ((base) + (0x10DE))

/* Register description: BUCK13控制寄存器1。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL1_UNION */
#define PMIC_BUCK13_CTRL1_ADDR(base)        ((base) + (0x10DF))

/* Register description: BUCK13控制寄存器2。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL2_UNION */
#define PMIC_BUCK13_CTRL2_ADDR(base)        ((base) + (0x10E0))

/* Register description: BUCK13控制寄存器3。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL3_UNION */
#define PMIC_BUCK13_CTRL3_ADDR(base)        ((base) + (0x10E1))

/* Register description: BUCK13控制寄存器4。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL4_UNION */
#define PMIC_BUCK13_CTRL4_ADDR(base)        ((base) + (0x10E2))

/* Register description: BUCK13控制寄存器5。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL5_UNION */
#define PMIC_BUCK13_CTRL5_ADDR(base)        ((base) + (0x10E3))

/* Register description: BUCK13控制寄存器6。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL6_UNION */
#define PMIC_BUCK13_CTRL6_ADDR(base)        ((base) + (0x10E4))

/* Register description: BUCK13控制寄存器7。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL7_UNION */
#define PMIC_BUCK13_CTRL7_ADDR(base)        ((base) + (0x10E5))

/* Register description: BUCK13控制寄存器8。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL8_UNION */
#define PMIC_BUCK13_CTRL8_ADDR(base)        ((base) + (0x10E6))

/* Register description: BUCK13控制寄存器9。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL9_UNION */
#define PMIC_BUCK13_CTRL9_ADDR(base)        ((base) + (0x10E7))

/* Register description: BUCK13控制寄存器10。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL10_UNION */
#define PMIC_BUCK13_CTRL10_ADDR(base)       ((base) + (0x10E8))

/* Register description: BUCK13控制寄存器11。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL11_UNION */
#define PMIC_BUCK13_CTRL11_ADDR(base)       ((base) + (0x10E9))

/* Register description: BUCK13控制寄存器12。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL12_UNION */
#define PMIC_BUCK13_CTRL12_ADDR(base)       ((base) + (0x10EA))

/* Register description: BUCK13控制寄存器13。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL13_UNION */
#define PMIC_BUCK13_CTRL13_ADDR(base)       ((base) + (0x10EB))

/* Register description: BUCK13控制寄存器14。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL14_UNION */
#define PMIC_BUCK13_CTRL14_ADDR(base)       ((base) + (0x10EC))

/* Register description: BUCK13控制寄存器15。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL15_UNION */
#define PMIC_BUCK13_CTRL15_ADDR(base)       ((base) + (0x10ED))

/* Register description: BUCK13控制寄存器16。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL16_UNION */
#define PMIC_BUCK13_CTRL16_ADDR(base)       ((base) + (0x10EE))

/* Register description: BUCK13控制寄存器17。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL17_UNION */
#define PMIC_BUCK13_CTRL17_ADDR(base)       ((base) + (0x10EF))

/* Register description: BUCK13控制寄存器18。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL18_UNION */
#define PMIC_BUCK13_CTRL18_ADDR(base)       ((base) + (0x10F0))

/* Register description: BUCK13控制寄存器19。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL19_UNION */
#define PMIC_BUCK13_CTRL19_ADDR(base)       ((base) + (0x10F1))

/* Register description: BUCK13控制寄存器20。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL20_UNION */
#define PMIC_BUCK13_CTRL20_ADDR(base)       ((base) + (0x10F2))

/* Register description: BUCK13控制寄存器21。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL21_UNION */
#define PMIC_BUCK13_CTRL21_ADDR(base)       ((base) + (0x10F3))

/* Register description: BUCK13控制寄存器22。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL22_UNION */
#define PMIC_BUCK13_CTRL22_ADDR(base)       ((base) + (0x10F4))

/* Register description: BUCK13控制寄存器23。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL23_UNION */
#define PMIC_BUCK13_CTRL23_ADDR(base)       ((base) + (0x10F5))

/* Register description: BUCK13控制寄存器24。
   Bit domain definition UNION:  PMIC_BUCK13_CTRL24_UNION */
#define PMIC_BUCK13_CTRL24_ADDR(base)       ((base) + (0x10F6))

/* Register description: BUCK13预留配置寄存器0。
   Bit domain definition UNION:  PMIC_BUCK13_RESERVED0_UNION */
#define PMIC_BUCK13_RESERVED0_ADDR(base)    ((base) + (0x10F7))

/* Register description: BUCK14控制寄存器0。
   Bit domain definition UNION:  PMIC_BUCK14_CTRL0_UNION */
#define PMIC_BUCK14_CTRL0_ADDR(base)        ((base) + (0x10F8))

/* Register description: BUCK14控制寄存器1。
   Bit domain definition UNION:  PMIC_BUCK14_CTRL1_UNION */
#define PMIC_BUCK14_CTRL1_ADDR(base)        ((base) + (0x10F9))

/* Register description: BUCK14控制寄存器2。
   Bit domain definition UNION:  PMIC_BUCK14_CTRL2_UNION */
#define PMIC_BUCK14_CTRL2_ADDR(base)        ((base) + (0x10FA))

/* Register description: BUCK14控制寄存器3。
   Bit domain definition UNION:  PMIC_BUCK14_CTRL3_UNION */
#define PMIC_BUCK14_CTRL3_ADDR(base)        ((base) + (0x10FB))

/* Register description: BUCK14控制寄存器4。
   Bit domain definition UNION:  PMIC_BUCK14_CTRL4_UNION */
#define PMIC_BUCK14_CTRL4_ADDR(base)        ((base) + (0x10FC))

/* Register description: BUCK14控制寄存器5。
   Bit domain definition UNION:  PMIC_BUCK14_CTRL5_UNION */
#define PMIC_BUCK14_CTRL5_ADDR(base)        ((base) + (0x10FD))

/* Register description: BUCK14控制寄存器6。
   Bit domain definition UNION:  PMIC_BUCK14_CTRL6_UNION */
#define PMIC_BUCK14_CTRL6_ADDR(base)        ((base) + (0x10FE))

/* Register description: BUCK14控制寄存器7。
   Bit domain definition UNION:  PMIC_BUCK14_CTRL7_UNION */
#define PMIC_BUCK14_CTRL7_ADDR(base)        ((base) + (0x10FF))

/* Register description: BUCK14控制寄存器8。
   Bit domain definition UNION:  PMIC_BUCK14_CTRL8_UNION */
#define PMIC_BUCK14_CTRL8_ADDR(base)        ((base) + (0x1100))

/* Register description: BUCK14控制寄存器9。
   Bit domain definition UNION:  PMIC_BUCK14_CTRL9_UNION */
#define PMIC_BUCK14_CTRL9_ADDR(base)        ((base) + (0x1101))

/* Register description: BUCK14控制寄存器10。
   Bit domain definition UNION:  PMIC_BUCK14_CTRL10_UNION */
#define PMIC_BUCK14_CTRL10_ADDR(base)       ((base) + (0x1102))

/* Register description: BUCK14控制寄存器11。
   Bit domain definition UNION:  PMIC_BUCK14_CTRL11_UNION */
#define PMIC_BUCK14_CTRL11_ADDR(base)       ((base) + (0x1103))

/* Register description: BUCK14控制寄存器12。
   Bit domain definition UNION:  PMIC_BUCK14_CTRL12_UNION */
#define PMIC_BUCK14_CTRL12_ADDR(base)       ((base) + (0x1104))

/* Register description: BUCK14控制寄存器13。
   Bit domain definition UNION:  PMIC_BUCK14_CTRL13_UNION */
#define PMIC_BUCK14_CTRL13_ADDR(base)       ((base) + (0x1105))

/* Register description: BUCK14控制寄存器14。
   Bit domain definition UNION:  PMIC_BUCK14_CTRL14_UNION */
#define PMIC_BUCK14_CTRL14_ADDR(base)       ((base) + (0x1106))

/* Register description: BUCK14控制寄存器15。
   Bit domain definition UNION:  PMIC_BUCK14_CTRL15_UNION */
#define PMIC_BUCK14_CTRL15_ADDR(base)       ((base) + (0x1107))

/* Register description: BUCK14控制寄存器16。
   Bit domain definition UNION:  PMIC_BUCK14_CTRL16_UNION */
#define PMIC_BUCK14_CTRL16_ADDR(base)       ((base) + (0x1108))

/* Register description: BUCK14控制寄存器17。
   Bit domain definition UNION:  PMIC_BUCK14_CTRL17_UNION */
#define PMIC_BUCK14_CTRL17_ADDR(base)       ((base) + (0x1109))

/* Register description: BUCK14控制寄存器18。
   Bit domain definition UNION:  PMIC_BUCK14_CTRL18_UNION */
#define PMIC_BUCK14_CTRL18_ADDR(base)       ((base) + (0x110A))

/* Register description: BUCK14控制寄存器19。
   Bit domain definition UNION:  PMIC_BUCK14_CTRL19_UNION */
#define PMIC_BUCK14_CTRL19_ADDR(base)       ((base) + (0x110B))

/* Register description: BUCK14预留配置寄存器0。
   Bit domain definition UNION:  PMIC_BUCK14_RESERVED0_UNION */
#define PMIC_BUCK14_RESERVED0_ADDR(base)    ((base) + (0x110C))

/* Register description: BUCK 配置寄存器0。
   Bit domain definition UNION:  PMIC_BUCK_CFG0_UNION */
#define PMIC_BUCK_CFG0_ADDR(base)           ((base) + (0x110D))

/* Register description: BUCK 配置寄存器1。
   Bit domain definition UNION:  PMIC_BUCK_CFG1_UNION */
#define PMIC_BUCK_CFG1_ADDR(base)           ((base) + (0x110E))

/* Register description: BUCK 配置寄存器2。
   Bit domain definition UNION:  PMIC_BUCK_CFG2_UNION */
#define PMIC_BUCK_CFG2_ADDR(base)           ((base) + (0x110F))

/* Register description: BUCK 配置寄存器3。
   Bit domain definition UNION:  PMIC_BUCK_CFG3_UNION */
#define PMIC_BUCK_CFG3_ADDR(base)           ((base) + (0x1110))

/* Register description: BUCK 配置寄存器4。
   Bit domain definition UNION:  PMIC_BUCK_CFG4_UNION */
#define PMIC_BUCK_CFG4_ADDR(base)           ((base) + (0x1111))

/* Register description: BUCK 配置寄存器5。
   Bit domain definition UNION:  PMIC_BUCK_CFG5_UNION */
#define PMIC_BUCK_CFG5_ADDR(base)           ((base) + (0x1112))

/* Register description: BUCK 配置寄存器6。
   Bit domain definition UNION:  PMIC_BUCK_CFG6_UNION */
#define PMIC_BUCK_CFG6_ADDR(base)           ((base) + (0x1113))

/* Register description: BUCK 预留配置寄存器0。
   Bit domain definition UNION:  PMIC_BUCK_RESERVED0_UNION */
#define PMIC_BUCK_RESERVED0_ADDR(base)      ((base) + (0x1114))

/* Register description: BUCK 预留配置寄存器1。
   Bit domain definition UNION:  PMIC_BUCK_RESERVED1_UNION */
#define PMIC_BUCK_RESERVED1_ADDR(base)      ((base) + (0x1115))

/* Register description: BUCK 预留配置寄存器2。
   Bit domain definition UNION:  PMIC_BUCK_RESERVED2_UNION */
#define PMIC_BUCK_RESERVED2_ADDR(base)      ((base) + (0x1116))

/* Register description: BUCK 预留配置寄存器3。
   Bit domain definition UNION:  PMIC_BUCK_RESERVED3_UNION */
#define PMIC_BUCK_RESERVED3_ADDR(base)      ((base) + (0x1117))

/* Register description: BUCK 预留只读寄存器0。
   Bit domain definition UNION:  PMIC_BUCK_A2D_RESERVE0_UNION */
#define PMIC_BUCK_A2D_RESERVE0_ADDR(base)   ((base) + (0x1118))

/* Register description: BUCK 预留只读寄存器1。
   Bit domain definition UNION:  PMIC_BUCK_A2D_RESERVE1_UNION */
#define PMIC_BUCK_A2D_RESERVE1_ADDR(base)   ((base) + (0x1119))

/* Register description: LDO0控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO0_CTRL0_UNION */
#define PMIC_LDO0_CTRL0_ADDR(base)          ((base) + (0x1120))

/* Register description: LDO0控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO0_CTRL1_UNION */
#define PMIC_LDO0_CTRL1_ADDR(base)          ((base) + (0x1121))

/* Register description: LDO0控制寄存器2。
   Bit domain definition UNION:  PMIC_LDO0_CTRL2_UNION */
#define PMIC_LDO0_CTRL2_ADDR(base)          ((base) + (0x1122))

/* Register description: LDO2控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO2_CTRL0_UNION */
#define PMIC_LDO2_CTRL0_ADDR(base)          ((base) + (0x1123))

/* Register description: LDO2控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO2_CTRL1_UNION */
#define PMIC_LDO2_CTRL1_ADDR(base)          ((base) + (0x1124))

/* Register description: LDO8控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO8_CTRL0_UNION */
#define PMIC_LDO8_CTRL0_ADDR(base)          ((base) + (0x1125))

/* Register description: LDO8控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO8_CTRL1_UNION */
#define PMIC_LDO8_CTRL1_ADDR(base)          ((base) + (0x1126))

/* Register description: LDO9控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO9_CTRL0_UNION */
#define PMIC_LDO9_CTRL0_ADDR(base)          ((base) + (0x1127))

/* Register description: LDO9控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO9_CTRL1_UNION */
#define PMIC_LDO9_CTRL1_ADDR(base)          ((base) + (0x1128))

/* Register description: LDO11控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO11_CTRL0_UNION */
#define PMIC_LDO11_CTRL0_ADDR(base)         ((base) + (0x1129))

/* Register description: LDO11控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO11_CTRL1_UNION */
#define PMIC_LDO11_CTRL1_ADDR(base)         ((base) + (0x112A))

/* Register description: LDO12控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO12_CTRL0_UNION */
#define PMIC_LDO12_CTRL0_ADDR(base)         ((base) + (0x112B))

/* Register description: LDO12控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO12_CTRL1_UNION */
#define PMIC_LDO12_CTRL1_ADDR(base)         ((base) + (0x112C))

/* Register description: LDO14控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO14_CTRL0_UNION */
#define PMIC_LDO14_CTRL0_ADDR(base)         ((base) + (0x112D))

/* Register description: LDO14控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO14_CTRL1_UNION */
#define PMIC_LDO14_CTRL1_ADDR(base)         ((base) + (0x112E))

/* Register description: LDO15控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO15_CTRL0_UNION */
#define PMIC_LDO15_CTRL0_ADDR(base)         ((base) + (0x112F))

/* Register description: LDO15控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO15_CTRL1_UNION */
#define PMIC_LDO15_CTRL1_ADDR(base)         ((base) + (0x1130))

/* Register description: LDO16控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO16_CTRL0_UNION */
#define PMIC_LDO16_CTRL0_ADDR(base)         ((base) + (0x1131))

/* Register description: LDO16控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO16_CTRL1_UNION */
#define PMIC_LDO16_CTRL1_ADDR(base)         ((base) + (0x1132))

/* Register description: LDO17控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO17_CTRL0_UNION */
#define PMIC_LDO17_CTRL0_ADDR(base)         ((base) + (0x1133))

/* Register description: LDO17控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO17_CTRL1_UNION */
#define PMIC_LDO17_CTRL1_ADDR(base)         ((base) + (0x1134))

/* Register description: LDO19控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO19_CTRL0_UNION */
#define PMIC_LDO19_CTRL0_ADDR(base)         ((base) + (0x1135))

/* Register description: LDO19控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO19_CTRL1_UNION */
#define PMIC_LDO19_CTRL1_ADDR(base)         ((base) + (0x1136))

/* Register description: LDO20控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO20_CTRL0_UNION */
#define PMIC_LDO20_CTRL0_ADDR(base)         ((base) + (0x1137))

/* Register description: LDO20控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO20_CTRL1_UNION */
#define PMIC_LDO20_CTRL1_ADDR(base)         ((base) + (0x1138))

/* Register description: LDO23控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO23_CTRL0_UNION */
#define PMIC_LDO23_CTRL0_ADDR(base)         ((base) + (0x1139))

/* Register description: LDO23控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO23_CTRL1_UNION */
#define PMIC_LDO23_CTRL1_ADDR(base)         ((base) + (0x113A))

/* Register description: LDO24控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO24_CTRL0_UNION */
#define PMIC_LDO24_CTRL0_ADDR(base)         ((base) + (0x113B))

/* Register description: LDO24控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO24_CTRL1_UNION */
#define PMIC_LDO24_CTRL1_ADDR(base)         ((base) + (0x113C))

/* Register description: LDO26控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO26_CTRL0_UNION */
#define PMIC_LDO26_CTRL0_ADDR(base)         ((base) + (0x113D))

/* Register description: LDO26控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO26_CTRL1_UNION */
#define PMIC_LDO26_CTRL1_ADDR(base)         ((base) + (0x113E))

/* Register description: LDO30控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO30_CTRL0_UNION */
#define PMIC_LDO30_CTRL0_ADDR(base)         ((base) + (0x113F))

/* Register description: LDO30控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO30_CTRL1_UNION */
#define PMIC_LDO30_CTRL1_ADDR(base)         ((base) + (0x1140))

/* Register description: LDO32控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO32_CTRL0_UNION */
#define PMIC_LDO32_CTRL0_ADDR(base)         ((base) + (0x1141))

/* Register description: LDO32控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO32_CTRL1_UNION */
#define PMIC_LDO32_CTRL1_ADDR(base)         ((base) + (0x1142))

/* Register description: LDO34控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO34_CTRL0_UNION */
#define PMIC_LDO34_CTRL0_ADDR(base)         ((base) + (0x1143))

/* Register description: LDO34控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO34_CTRL1_UNION */
#define PMIC_LDO34_CTRL1_ADDR(base)         ((base) + (0x1144))

/* Register description: LDO36控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO36_CTRL0_UNION */
#define PMIC_LDO36_CTRL0_ADDR(base)         ((base) + (0x1145))

/* Register description: LDO36控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO36_CTRL1_UNION */
#define PMIC_LDO36_CTRL1_ADDR(base)         ((base) + (0x1146))

/* Register description: LDO37控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO37_CTRL0_UNION */
#define PMIC_LDO37_CTRL0_ADDR(base)         ((base) + (0x1147))

/* Register description: LDO37控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO37_CTRL1_UNION */
#define PMIC_LDO37_CTRL1_ADDR(base)         ((base) + (0x1148))

/* Register description: LDO43控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO43_CTRL0_UNION */
#define PMIC_LDO43_CTRL0_ADDR(base)         ((base) + (0x1149))

/* Register description: LDO43控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO43_CTRL1_UNION */
#define PMIC_LDO43_CTRL1_ADDR(base)         ((base) + (0x114A))

/* Register description: LDO44控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO44_CTRL0_UNION */
#define PMIC_LDO44_CTRL0_ADDR(base)         ((base) + (0x114B))

/* Register description: LDO44控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO44_CTRL1_UNION */
#define PMIC_LDO44_CTRL1_ADDR(base)         ((base) + (0x114C))

/* Register description: LDO45控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO45_CTRL0_UNION */
#define PMIC_LDO45_CTRL0_ADDR(base)         ((base) + (0x114D))

/* Register description: LDO45控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO45_CTRL1_UNION */
#define PMIC_LDO45_CTRL1_ADDR(base)         ((base) + (0x114E))

/* Register description: LDO51控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO51_CTRL0_UNION */
#define PMIC_LDO51_CTRL0_ADDR(base)         ((base) + (0x114F))

/* Register description: LDO51控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO51_CTRL1_UNION */
#define PMIC_LDO51_CTRL1_ADDR(base)         ((base) + (0x1150))

/* Register description: LDO52控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO52_CTRL0_UNION */
#define PMIC_LDO52_CTRL0_ADDR(base)         ((base) + (0x1151))

/* Register description: LDO52控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO52_CTRL1_UNION */
#define PMIC_LDO52_CTRL1_ADDR(base)         ((base) + (0x1152))

/* Register description: LDO53控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO53_CTRL0_UNION */
#define PMIC_LDO53_CTRL0_ADDR(base)         ((base) + (0x1153))

/* Register description: LDO53控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO53_CTRL1_UNION */
#define PMIC_LDO53_CTRL1_ADDR(base)         ((base) + (0x1154))

/* Register description: LDO54控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO54_CTRL0_UNION */
#define PMIC_LDO54_CTRL0_ADDR(base)         ((base) + (0x1155))

/* Register description: LDO54控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO54_CTRL1_UNION */
#define PMIC_LDO54_CTRL1_ADDR(base)         ((base) + (0x1156))

/* Register description: LDO55控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO55_CTRL0_UNION */
#define PMIC_LDO55_CTRL0_ADDR(base)         ((base) + (0x1157))

/* Register description: LDO55控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO55_CTRL1_UNION */
#define PMIC_LDO55_CTRL1_ADDR(base)         ((base) + (0x1158))

/* Register description: LDO56控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO56_CTRL0_UNION */
#define PMIC_LDO56_CTRL0_ADDR(base)         ((base) + (0x1159))

/* Register description: LDO56控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO56_CTRL1_UNION */
#define PMIC_LDO56_CTRL1_ADDR(base)         ((base) + (0x115A))

/* Register description: LDO58控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO58_CTRL0_UNION */
#define PMIC_LDO58_CTRL0_ADDR(base)         ((base) + (0x115B))

/* Register description: LDO58控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO58_CTRL1_UNION */
#define PMIC_LDO58_CTRL1_ADDR(base)         ((base) + (0x115C))

/* Register description: LDO_BUF1控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO_BUF1_CTRL0_UNION */
#define PMIC_LDO_BUF1_CTRL0_ADDR(base)      ((base) + (0x115D))

/* Register description: LDO_BUF1控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO_BUF1_CTRL1_UNION */
#define PMIC_LDO_BUF1_CTRL1_ADDR(base)      ((base) + (0x115E))

/* Register description: LDO_BUF控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO_BUF_CTRL0_UNION */
#define PMIC_LDO_BUF_CTRL0_ADDR(base)       ((base) + (0x115F))

/* Register description: LDO_BUF控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO_BUF_CTRL1_UNION */
#define PMIC_LDO_BUF_CTRL1_ADDR(base)       ((base) + (0x1160))

/* Register description: LSW4控制寄存器0。
   Bit domain definition UNION:  PMIC_LSW4_CTRL0_UNION */
#define PMIC_LSW4_CTRL0_ADDR(base)          ((base) + (0x1161))

/* Register description: LSW4控制寄存器1。
   Bit domain definition UNION:  PMIC_LSW4_CTRL1_UNION */
#define PMIC_LSW4_CTRL1_ADDR(base)          ((base) + (0x1162))

/* Register description: LSW18控制寄存器0。
   Bit domain definition UNION:  PMIC_LSW18_CTRL0_UNION */
#define PMIC_LSW18_CTRL0_ADDR(base)         ((base) + (0x1163))

/* Register description: LSW18控制寄存器1。
   Bit domain definition UNION:  PMIC_LSW18_CTRL1_UNION */
#define PMIC_LSW18_CTRL1_ADDR(base)         ((base) + (0x1164))

/* Register description: LSW21控制寄存器0。
   Bit domain definition UNION:  PMIC_LSW21_CTRL0_UNION */
#define PMIC_LSW21_CTRL0_ADDR(base)         ((base) + (0x1165))

/* Register description: LSW21控制寄存器1。
   Bit domain definition UNION:  PMIC_LSW21_CTRL1_UNION */
#define PMIC_LSW21_CTRL1_ADDR(base)         ((base) + (0x1166))

/* Register description: LSW37控制寄存器0。
   Bit domain definition UNION:  PMIC_LSW37_CTRL0_UNION */
#define PMIC_LSW37_CTRL0_ADDR(base)         ((base) + (0x1167))

/* Register description: LSW37控制寄存器1。
   Bit domain definition UNION:  PMIC_LSW37_CTRL1_UNION */
#define PMIC_LSW37_CTRL1_ADDR(base)         ((base) + (0x1168))

/* Register description: LDO_PMUH控制寄存器0。
   Bit domain definition UNION:  PMIC_LDO_PMUH_CTRL0_UNION */
#define PMIC_LDO_PMUH_CTRL0_ADDR(base)      ((base) + (0x1169))

/* Register description: LDO_PMUH控制寄存器1。
   Bit domain definition UNION:  PMIC_LDO_PMUH_CTRL1_UNION */
#define PMIC_LDO_PMUH_CTRL1_ADDR(base)      ((base) + (0x116A))

/* Register description: LDO预留配置寄存器0。
   Bit domain definition UNION:  PMIC_LDO_RESERVED0_UNION */
#define PMIC_LDO_RESERVED0_ADDR(base)       ((base) + (0x116B))

/* Register description: LDO预留配置寄存器1。
   Bit domain definition UNION:  PMIC_LDO_RESERVED1_UNION */
#define PMIC_LDO_RESERVED1_ADDR(base)       ((base) + (0x116C))

/* Register description: LDO预留配置寄存器2。
   Bit domain definition UNION:  PMIC_LDO_RESERVED2_UNION */
#define PMIC_LDO_RESERVED2_ADDR(base)       ((base) + (0x116D))

/* Register description: LDO预留配置寄存器3。
   Bit domain definition UNION:  PMIC_LDO_RESERVED3_UNION */
#define PMIC_LDO_RESERVED3_ADDR(base)       ((base) + (0x116E))

/* Register description: LDO预留配置寄存器4。
   Bit domain definition UNION:  PMIC_LDO_RESERVED4_UNION */
#define PMIC_LDO_RESERVED4_ADDR(base)       ((base) + (0x116F))

/* Register description: LDO预留配置寄存器5。
   Bit domain definition UNION:  PMIC_LDO_RESERVED5_UNION */
#define PMIC_LDO_RESERVED5_ADDR(base)       ((base) + (0x1170))

/* Register description: LDO预留配置寄存器6。
   Bit domain definition UNION:  PMIC_LDO_RESERVED6_UNION */
#define PMIC_LDO_RESERVED6_ADDR(base)       ((base) + (0x1171))

/* Register description: LDO预留配置寄存器7。
   Bit domain definition UNION:  PMIC_LDO_RESERVED7_UNION */
#define PMIC_LDO_RESERVED7_ADDR(base)       ((base) + (0x1172))

/* Register description: LDO预留配置寄存器8。
   Bit domain definition UNION:  PMIC_LDO_RESERVED8_UNION */
#define PMIC_LDO_RESERVED8_ADDR(base)       ((base) + (0x1173))

/* Register description: 模拟预留配置寄存器0。
   Bit domain definition UNION:  PMIC_D2A_RESERVED0_UNION */
#define PMIC_D2A_RESERVED0_ADDR(base)       ((base) + (0x1174))

/* Register description: 模拟预留配置寄存器1。
   Bit domain definition UNION:  PMIC_D2A_RESERVED1_UNION */
#define PMIC_D2A_RESERVED1_ADDR(base)       ((base) + (0x1175))

/* Register description: 模拟预留配置寄存器2。
   Bit domain definition UNION:  PMIC_D2A_RESERVED2_UNION */
#define PMIC_D2A_RESERVED2_ADDR(base)       ((base) + (0x1176))

/* Register description: 模拟预留配置寄存器3。
   Bit domain definition UNION:  PMIC_D2A_RESERVED3_UNION */
#define PMIC_D2A_RESERVED3_ADDR(base)       ((base) + (0x1177))

/* Register description: 模拟预留只读寄存器0。
   Bit domain definition UNION:  PMIC_A2D_RESERVED0_UNION */
#define PMIC_A2D_RESERVED0_ADDR(base)       ((base) + (0x1178))

/* Register description: 模拟预留只读寄存器1。
   Bit domain definition UNION:  PMIC_A2D_RESERVED1_UNION */
#define PMIC_A2D_RESERVED1_ADDR(base)       ((base) + (0x1179))


#endif


/****************************************************************************
                     (10/17) PS_CTRL
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description: PS0对应的操作指令
   Bit domain definition UNION:  PMIC_PS0_INSTR_UNION */
#define PMIC_PS0_INSTR_ADDR(base, PS0_DEPTH)  ((base) + (0x2000+(PS0_DEPTH)))

/* Register description: PS1对应的操作指令
   Bit domain definition UNION:  PMIC_PS1_INSTR_UNION */
#define PMIC_PS1_INSTR_ADDR(base, PS1_DEPTH)  ((base) + (0x2020+(PS1_DEPTH)))

/* Register description: PS2对应的操作指令
   Bit domain definition UNION:  PMIC_PS2_INSTR_UNION */
#define PMIC_PS2_INSTR_ADDR(base, PS2_DEPTH)  ((base) + (0x2040+(PS2_DEPTH)))

/* Register description: PS3对应的操作指令
   Bit domain definition UNION:  PMIC_PS3_INSTR_UNION */
#define PMIC_PS3_INSTR_ADDR(base, PS3_DEPTH)  ((base) + (0x2060+(PS3_DEPTH)))

/* Register description: PS4对应的操作指令
   Bit domain definition UNION:  PMIC_PS4_INSTR_UNION */
#define PMIC_PS4_INSTR_ADDR(base, PS4_DEPTH)  ((base) + (0x2080+(PS4_DEPTH)))

/* Register description: PS5对应的操作指令
   Bit domain definition UNION:  PMIC_PS5_INSTR_UNION */
#define PMIC_PS5_INSTR_ADDR(base, PS5_DEPTH)  ((base) + (0x20A0+(PS5_DEPTH)))

/* Register description: PS6对应的操作指令
   Bit domain definition UNION:  PMIC_PS6_INSTR_UNION */
#define PMIC_PS6_INSTR_ADDR(base, PS6_DEPTH)  ((base) + (0x20C0+(PS6_DEPTH)))

/* Register description: PS7对应的操作指令
   Bit domain definition UNION:  PMIC_PS7_INSTR_UNION */
#define PMIC_PS7_INSTR_ADDR(base, PS7_DEPTH)  ((base) + (0x20E0+(PS7_DEPTH)))

/* Register description: PS8对应的操作指令
   Bit domain definition UNION:  PMIC_PS8_INSTR_UNION */
#define PMIC_PS8_INSTR_ADDR(base, PS8_DEPTH)  ((base) + (0x2100+(PS8_DEPTH)))

/* Register description: PS9对应的操作指令
   Bit domain definition UNION:  PMIC_PS9_INSTR_UNION */
#define PMIC_PS9_INSTR_ADDR(base, PS9_DEPTH)  ((base) + (0x2120+(PS9_DEPTH)))

/* Register description: PS10对应的操作指令
   Bit domain definition UNION:  PMIC_PS10_INSTR_UNION */
#define PMIC_PS10_INSTR_ADDR(base, PS10_DEPTH)  ((base) + (0x2140+(PS10_DEPTH)))

/* Register description: PS11对应的操作指令
   Bit domain definition UNION:  PMIC_PS11_INSTR_UNION */
#define PMIC_PS11_INSTR_ADDR(base, PS11_DEPTH)  ((base) + (0x2160+(PS11_DEPTH)))

/* Register description: PS12对应的操作指令
   Bit domain definition UNION:  PMIC_PS12_INSTR_UNION */
#define PMIC_PS12_INSTR_ADDR(base, PS12_DEPTH)  ((base) + (0x2180+(PS12_DEPTH)))

/* Register description: PS13对应的操作指令
   Bit domain definition UNION:  PMIC_PS13_INSTR_UNION */
#define PMIC_PS13_INSTR_ADDR(base, PS13_DEPTH)  ((base) + (0x21A0+(PS13_DEPTH)))

/* Register description: PS14对应的操作指令
   Bit domain definition UNION:  PMIC_PS14_INSTR_UNION */
#define PMIC_PS14_INSTR_ADDR(base, PS14_DEPTH)  ((base) + (0x21C0+(PS14_DEPTH)))

/* Register description: 受控PS的电源对应的LP0电压码字
   Bit domain definition UNION:  PMIC_LP0_VSET_UNION */
#define PMIC_LP0_VSET_ADDR(base, VR_NUM)    ((base) + (0x2200+(VR_NUM)))

/* Register description: 受控PS的电源对应的LP1电压码字
   Bit domain definition UNION:  PMIC_LP1_VSET_UNION */
#define PMIC_LP1_VSET_ADDR(base, VR_NUM)    ((base) + (0x2220+(VR_NUM)))

/* Register description: LP0对应的ECO控制bit
   Bit domain definition UNION:  PMIC_LP0_ECO_UNION */
#define PMIC_LP0_ECO_ADDR(base, LP_NUM)     ((base) + (0x2240+(LP_NUM)))

/* Register description: LP1对应的ECO控制bit
   Bit domain definition UNION:  PMIC_LP1_ECO_UNION */
#define PMIC_LP1_ECO_ADDR(base, LP_NUM)     ((base) + (0x2244+(LP_NUM)))

/* Register description: ECO是否受控PS
   Bit domain definition UNION:  PMIC_VR_ECO_PS_CTRL_UNION */
#define PMIC_VR_ECO_PS_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2248+(LP_NUM)))

/* Register description: ECO是否受控PS bit6
   Bit domain definition UNION:  PMIC_VR_ECO_BIT6_CTRL_UNION */
#define PMIC_VR_ECO_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x224A+(LP_NUM)))

/* Register description: EN是否受控PS
   Bit domain definition UNION:  PMIC_VR_EN_PS_CTRL_UNION */
#define PMIC_VR_EN_PS_CTRL_ADDR(base, LP_NUM)  ((base) + (0x224C+(LP_NUM)))

/* Register description: VSET是否受控PS
   Bit domain definition UNION:  PMIC_VR_VSET_PS_CTRL_UNION */
#define PMIC_VR_VSET_PS_CTRL_ADDR(base, LP_NUM)  ((base) + (0x224E+(LP_NUM)))

/* Register description: 第0路平面电源是否受控BIT6
   Bit domain definition UNION:  PMIC_BUCK_R0_PSX_BIT6_CTRL_UNION */
#define PMIC_BUCK_R0_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2250+(LP_NUM)))

/* Register description: 第1路平面电源是否受控BIT6
   Bit domain definition UNION:  PMIC_BUCK_R1_PSX_BIT6_CTRL_UNION */
#define PMIC_BUCK_R1_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2252+(LP_NUM)))

/* Register description: 第2路平面电源是否受控BIT6
   Bit domain definition UNION:  PMIC_BUCK_R2_PSX_BIT6_CTRL_UNION */
#define PMIC_BUCK_R2_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2254+(LP_NUM)))

/* Register description: 第3路平面电源是否受控BIT6
   Bit domain definition UNION:  PMIC_BUCK_R3_PSX_BIT6_CTRL_UNION */
#define PMIC_BUCK_R3_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2256+(LP_NUM)))

/* Register description: 第4路平面电源是否受控BIT6
   Bit domain definition UNION:  PMIC_BUCK_R4_PSX_BIT6_CTRL_UNION */
#define PMIC_BUCK_R4_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2258+(LP_NUM)))

/* Register description: 第5路平面电源是否受控BIT6
   Bit domain definition UNION:  PMIC_BUCK_R5_PSX_BIT6_CTRL_UNION */
#define PMIC_BUCK_R5_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x225A+(LP_NUM)))

/* Register description: 第6路平面电源是否受控BIT6
   Bit domain definition UNION:  PMIC_BUCK_R6_PSX_BIT6_CTRL_UNION */
#define PMIC_BUCK_R6_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x225C+(LP_NUM)))

/* Register description: 第7路平面电源是否受控BIT6
   Bit domain definition UNION:  PMIC_BUCK_R7_PSX_BIT6_CTRL_UNION */
#define PMIC_BUCK_R7_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x225E+(LP_NUM)))

/* Register description: 第8路平面电源是否受控BIT6
   Bit domain definition UNION:  PMIC_BUCK_R8_PSX_BIT6_CTRL_UNION */
#define PMIC_BUCK_R8_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2260+(LP_NUM)))

/* Register description: 第9路平面电源是否受控BIT6
   Bit domain definition UNION:  PMIC_BUCK_R9_PSX_BIT6_CTRL_UNION */
#define PMIC_BUCK_R9_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2262+(LP_NUM)))

/* Register description: 第10路平面电源是否受控BIT6
   Bit domain definition UNION:  PMIC_BUCK_R10_PSX_BIT6_CTRL_UNION */
#define PMIC_BUCK_R10_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2264+(LP_NUM)))

/* Register description: 第0路LDO电源是否受控BIT6
   Bit domain definition UNION:  PMIC_LDO_R0_PSX_BIT6_CTRL_UNION */
#define PMIC_LDO_R0_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x226A+(LP_NUM)))

/* Register description: 第1路LDO电源是否受控BIT6
   Bit domain definition UNION:  PMIC_LDO_R1_PSX_BIT6_CTRL_UNION */
#define PMIC_LDO_R1_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x226C+(LP_NUM)))

/* Register description: 第2路LDO电源是否受控BIT6
   Bit domain definition UNION:  PMIC_LDO_R2_PSX_BIT6_CTRL_UNION */
#define PMIC_LDO_R2_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x226E+(LP_NUM)))

/* Register description: 第3路LDO电源是否受控BIT6
   Bit domain definition UNION:  PMIC_LDO_R3_PSX_BIT6_CTRL_UNION */
#define PMIC_LDO_R3_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2270+(LP_NUM)))

/* Register description: 第4路LDO电源是否受控BIT6
   Bit domain definition UNION:  PMIC_LDO_R4_PSX_BIT6_CTRL_UNION */
#define PMIC_LDO_R4_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2272+(LP_NUM)))

/* Register description: 第5路LDO电源是否受控BIT6
   Bit domain definition UNION:  PMIC_LDO_R5_PSX_BIT6_CTRL_UNION */
#define PMIC_LDO_R5_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2274+(LP_NUM)))

/* Register description: 第6路LDO电源是否受控BIT6
   Bit domain definition UNION:  PMIC_LDO_R6_PSX_BIT6_CTRL_UNION */
#define PMIC_LDO_R6_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2276+(LP_NUM)))

/* Register description: 第7路LDO电源是否受控BIT6
   Bit domain definition UNION:  PMIC_LDO_R7_PSX_BIT6_CTRL_UNION */
#define PMIC_LDO_R7_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2278+(LP_NUM)))

/* Register description: 第8路LDO电源是否受控BIT6
   Bit domain definition UNION:  PMIC_LDO_R8_PSX_BIT6_CTRL_UNION */
#define PMIC_LDO_R8_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x227A+(LP_NUM)))

/* Register description: 第9路LDO电源是否受控BIT6
   Bit domain definition UNION:  PMIC_LDO_R9_PSX_BIT6_CTRL_UNION */
#define PMIC_LDO_R9_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x227C+(LP_NUM)))

/* Register description: 第10路LDO电源是否受控BIT6
   Bit domain definition UNION:  PMIC_LDO_R10_PSX_BIT6_CTRL_UNION */
#define PMIC_LDO_R10_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x227E+(LP_NUM)))

/* Register description: 第11路LDO电源是否受控BIT6
   Bit domain definition UNION:  PMIC_LDO_R11_PSX_BIT6_CTRL_UNION */
#define PMIC_LDO_R11_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2280+(LP_NUM)))

/* Register description: 第12路LDO电源是否受控BIT6
   Bit domain definition UNION:  PMIC_LDO_R12_PSX_BIT6_CTRL_UNION */
#define PMIC_LDO_R12_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2282+(LP_NUM)))

/* Register description: 第13路LDO电源是否受控BIT6
   Bit domain definition UNION:  PMIC_LDO_R13_PSX_BIT6_CTRL_UNION */
#define PMIC_LDO_R13_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2284+(LP_NUM)))

/* Register description: 第14路LDO电源是否受控BIT6
   Bit domain definition UNION:  PMIC_LDO_R14_PSX_BIT6_CTRL_UNION */
#define PMIC_LDO_R14_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2286+(LP_NUM)))

/* Register description: 第15路LDO电源是否受控BIT6
   Bit domain definition UNION:  PMIC_LDO_R15_PSX_BIT6_CTRL_UNION */
#define PMIC_LDO_R15_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2288+(LP_NUM)))

/* Register description: PMU内部9M6时钟是否受PS BIT6门控
   Bit domain definition UNION:  PMIC_CLK9M6_EN_PSX_BIT6_CTRL_UNION */
#define PMIC_CLK9M6_EN_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2292+(LP_NUM)))

/* Register description: PMUH是否受控PS进退低功耗
   Bit domain definition UNION:  PMIC_PMUH_BIT6_PSX_CTRL_UNION */
#define PMIC_PMUH_BIT6_PSX_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2298+(LP_NUM)))

/* Register description: 
   Bit domain definition UNION:  PMIC_ECO_BIT6_TIME_SEL_UNION */
#define PMIC_ECO_BIT6_TIME_SEL_ADDR(base)   ((base) + (0x22A0UL))

/* Register description: 第0路LDO电源是否受控PS上下电
   Bit domain definition UNION:  PMIC_LDO_R0_EN_PSX_CTRL_UNION */
#define PMIC_LDO_R0_EN_PSX_CTRL_ADDR(base, LP_NUM)  ((base) + (0x22B0+(LP_NUM)))

/* Register description: 第1路LDO电源是否受控PS上下电
   Bit domain definition UNION:  PMIC_LDO_R1_EN_PSX_CTRL_UNION */
#define PMIC_LDO_R1_EN_PSX_CTRL_ADDR(base, LP_NUM)  ((base) + (0x22B2+(LP_NUM)))

/* Register description: PS命令
   Bit domain definition UNION:  PMIC_PS_EXEC_CMD_UNION */
#define PMIC_PS_EXEC_CMD_ADDR(base)         ((base) + (0x2340UL))

/* Register description: 
   Bit domain definition UNION:  PMIC_PS_PMUH_THSD_REF_CTRL_UNION */
#define PMIC_PS_PMUH_THSD_REF_CTRL_ADDR(base) ((base) + (0x2350UL))

/* Register description: 
   Bit domain definition UNION:  PMIC_HD_COMB_CTRL0_UNION */
#define PMIC_HD_COMB_CTRL0_ADDR(base)       ((base) + (0x2351UL))

/* Register description: wifi硬线、thsd控制寄存器。
   Bit domain definition UNION:  PMIC_HD_COMB_CTRL1_UNION */
#define PMIC_HD_COMB_CTRL1_ADDR(base)       ((base) + (0x2352UL))

/* Register description: XO时钟开启关闭是否受控组合逻辑
   Bit domain definition UNION:  PMIC_HD_COMB_CTRL2_UNION */
#define PMIC_HD_COMB_CTRL2_ADDR(base)       ((base) + (0x2353UL))

/* Register description: 
   Bit domain definition UNION:  PMIC_HD_XO_CLK_CTRL0_UNION */
#define PMIC_HD_XO_CLK_CTRL0_ADDR(base)     ((base) + (0x2354UL))

/* Register description: 
   Bit domain definition UNION:  PMIC_PS_XO_CLK_CTRL0_UNION */
#define PMIC_PS_XO_CLK_CTRL0_ADDR(base)     ((base) + (0x2355UL))

/* Register description: 
   Bit domain definition UNION:  PMIC_PS_SYS_CLK_TIME_UNION */
#define PMIC_PS_SYS_CLK_TIME_ADDR(base)     ((base) + (0x2356UL))

/* Register description: 
   Bit domain definition UNION:  PMIC_PSX_BIT6_ECO_CTRL0_UNION */
#define PMIC_PSX_BIT6_ECO_CTRL0_ADDR(base)  ((base) + (0x2370UL))

/* Register description: 
   Bit domain definition UNION:  PMIC_PSX_BIT6_ECO_CTRL1_UNION */
#define PMIC_PSX_BIT6_ECO_CTRL1_ADDR(base)  ((base) + (0x2372UL))

/* Register description: 
   Bit domain definition UNION:  PMIC_PSX_BIT6_ECO_CTRL2_UNION */
#define PMIC_PSX_BIT6_ECO_CTRL2_ADDR(base)  ((base) + (0x2373UL))

/* Register description: 
   Bit domain definition UNION:  PMIC_BIT6_ECO_CTRL0_UNION */
#define PMIC_BIT6_ECO_CTRL0_ADDR(base)      ((base) + (0x2375UL))

/* Register description: 
   Bit domain definition UNION:  PMIC_BIT6_ECO_CTRL1_UNION */
#define PMIC_BIT6_ECO_CTRL1_ADDR(base)      ((base) + (0x2376UL))

/* Register description: 
   Bit domain definition UNION:  PMIC_BIT6_ECO_CTRL2_UNION */
#define PMIC_BIT6_ECO_CTRL2_ADDR(base)      ((base) + (0x2377UL))

/* Register description: 
   Bit domain definition UNION:  PMIC_BIT6_ECO_CTRL3_UNION */
#define PMIC_BIT6_ECO_CTRL3_ADDR(base)      ((base) + (0x2378UL))

/* Register description: 
   Bit domain definition UNION:  PMIC_PSX_ONOFF_CTRL0_UNION */
#define PMIC_PSX_ONOFF_CTRL0_ADDR(base)     ((base) + (0x2379UL))

/* Register description: 
   Bit domain definition UNION:  PMIC_PS_INTL_CTRL0_UNION */
#define PMIC_PS_INTL_CTRL0_ADDR(base)       ((base) + (0x237DUL))

/* Register description: 
   Bit domain definition UNION:  PMIC_PS_INTL_CTRL1_UNION */
#define PMIC_PS_INTL_CTRL1_ADDR(base)       ((base) + (0x237EUL))

/* Register description: eco_in_n低功耗控制寄存器。
   Bit domain definition UNION:  PMIC_ECO_IN_N_MASK_UNION */
#define PMIC_ECO_IN_N_MASK_ADDR(base)       ((base) + (0x2380UL))

/* Register description: 库仑计ECO使能控制寄存器0。
   Bit domain definition UNION:  PMIC_COUL_ECO_MASK0_UNION */
#define PMIC_COUL_ECO_MASK0_ADDR(base)      ((base) + (0x2381UL))

/* Register description: 库仑计ECO使能控制寄存器1。
   Bit domain definition UNION:  PMIC_COUL_ECO_MASK1_UNION */
#define PMIC_COUL_ECO_MASK1_ADDR(base)      ((base) + (0x2382UL))

/* Register description: 库仑计ECO是否跟随PS控制寄存器。
   Bit domain definition UNION:  PMIC_COUL_PSX_ECO_CTRL_UNION */
#define PMIC_COUL_PSX_ECO_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2384+(LP_NUM)))


#else


/* Register description: PS0对应的操作指令
   Bit domain definition UNION:  PMIC_PS0_INSTR_UNION */
#define PMIC_PS0_INSTR_ADDR(base, PS0_DEPTH)  ((base) + (0x2000+(PS0_DEPTH)))

/* Register description: PS1对应的操作指令
   Bit domain definition UNION:  PMIC_PS1_INSTR_UNION */
#define PMIC_PS1_INSTR_ADDR(base, PS1_DEPTH)  ((base) + (0x2020+(PS1_DEPTH)))

/* Register description: PS2对应的操作指令
   Bit domain definition UNION:  PMIC_PS2_INSTR_UNION */
#define PMIC_PS2_INSTR_ADDR(base, PS2_DEPTH)  ((base) + (0x2040+(PS2_DEPTH)))

/* Register description: PS3对应的操作指令
   Bit domain definition UNION:  PMIC_PS3_INSTR_UNION */
#define PMIC_PS3_INSTR_ADDR(base, PS3_DEPTH)  ((base) + (0x2060+(PS3_DEPTH)))

/* Register description: PS4对应的操作指令
   Bit domain definition UNION:  PMIC_PS4_INSTR_UNION */
#define PMIC_PS4_INSTR_ADDR(base, PS4_DEPTH)  ((base) + (0x2080+(PS4_DEPTH)))

/* Register description: PS5对应的操作指令
   Bit domain definition UNION:  PMIC_PS5_INSTR_UNION */
#define PMIC_PS5_INSTR_ADDR(base, PS5_DEPTH)  ((base) + (0x20A0+(PS5_DEPTH)))

/* Register description: PS6对应的操作指令
   Bit domain definition UNION:  PMIC_PS6_INSTR_UNION */
#define PMIC_PS6_INSTR_ADDR(base, PS6_DEPTH)  ((base) + (0x20C0+(PS6_DEPTH)))

/* Register description: PS7对应的操作指令
   Bit domain definition UNION:  PMIC_PS7_INSTR_UNION */
#define PMIC_PS7_INSTR_ADDR(base, PS7_DEPTH)  ((base) + (0x20E0+(PS7_DEPTH)))

/* Register description: PS8对应的操作指令
   Bit domain definition UNION:  PMIC_PS8_INSTR_UNION */
#define PMIC_PS8_INSTR_ADDR(base, PS8_DEPTH)  ((base) + (0x2100+(PS8_DEPTH)))

/* Register description: PS9对应的操作指令
   Bit domain definition UNION:  PMIC_PS9_INSTR_UNION */
#define PMIC_PS9_INSTR_ADDR(base, PS9_DEPTH)  ((base) + (0x2120+(PS9_DEPTH)))

/* Register description: PS10对应的操作指令
   Bit domain definition UNION:  PMIC_PS10_INSTR_UNION */
#define PMIC_PS10_INSTR_ADDR(base, PS10_DEPTH)  ((base) + (0x2140+(PS10_DEPTH)))

/* Register description: PS11对应的操作指令
   Bit domain definition UNION:  PMIC_PS11_INSTR_UNION */
#define PMIC_PS11_INSTR_ADDR(base, PS11_DEPTH)  ((base) + (0x2160+(PS11_DEPTH)))

/* Register description: PS12对应的操作指令
   Bit domain definition UNION:  PMIC_PS12_INSTR_UNION */
#define PMIC_PS12_INSTR_ADDR(base, PS12_DEPTH)  ((base) + (0x2180+(PS12_DEPTH)))

/* Register description: PS13对应的操作指令
   Bit domain definition UNION:  PMIC_PS13_INSTR_UNION */
#define PMIC_PS13_INSTR_ADDR(base, PS13_DEPTH)  ((base) + (0x21A0+(PS13_DEPTH)))

/* Register description: PS14对应的操作指令
   Bit domain definition UNION:  PMIC_PS14_INSTR_UNION */
#define PMIC_PS14_INSTR_ADDR(base, PS14_DEPTH)  ((base) + (0x21C0+(PS14_DEPTH)))

/* Register description: 受控PS的电源对应的LP0电压码字
   Bit domain definition UNION:  PMIC_LP0_VSET_UNION */
#define PMIC_LP0_VSET_ADDR(base, VR_NUM)    ((base) + (0x2200+(VR_NUM)))

/* Register description: 受控PS的电源对应的LP1电压码字
   Bit domain definition UNION:  PMIC_LP1_VSET_UNION */
#define PMIC_LP1_VSET_ADDR(base, VR_NUM)    ((base) + (0x2220+(VR_NUM)))

/* Register description: LP0对应的ECO控制bit
   Bit domain definition UNION:  PMIC_LP0_ECO_UNION */
#define PMIC_LP0_ECO_ADDR(base, LP_NUM)     ((base) + (0x2240+(LP_NUM)))

/* Register description: LP1对应的ECO控制bit
   Bit domain definition UNION:  PMIC_LP1_ECO_UNION */
#define PMIC_LP1_ECO_ADDR(base, LP_NUM)     ((base) + (0x2244+(LP_NUM)))

/* Register description: ECO是否受控PS
   Bit domain definition UNION:  PMIC_VR_ECO_PS_CTRL_UNION */
#define PMIC_VR_ECO_PS_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2248+(LP_NUM)))

/* Register description: ECO是否受控PS bit6
   Bit domain definition UNION:  PMIC_VR_ECO_BIT6_CTRL_UNION */
#define PMIC_VR_ECO_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x224A+(LP_NUM)))

/* Register description: EN是否受控PS
   Bit domain definition UNION:  PMIC_VR_EN_PS_CTRL_UNION */
#define PMIC_VR_EN_PS_CTRL_ADDR(base, LP_NUM)  ((base) + (0x224C+(LP_NUM)))

/* Register description: VSET是否受控PS
   Bit domain definition UNION:  PMIC_VR_VSET_PS_CTRL_UNION */
#define PMIC_VR_VSET_PS_CTRL_ADDR(base, LP_NUM)  ((base) + (0x224E+(LP_NUM)))

/* Register description: 第0路平面电源是否受控BIT6
   Bit domain definition UNION:  PMIC_BUCK_R0_PSX_BIT6_CTRL_UNION */
#define PMIC_BUCK_R0_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2250+(LP_NUM)))

/* Register description: 第1路平面电源是否受控BIT6
   Bit domain definition UNION:  PMIC_BUCK_R1_PSX_BIT6_CTRL_UNION */
#define PMIC_BUCK_R1_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2252+(LP_NUM)))

/* Register description: 第2路平面电源是否受控BIT6
   Bit domain definition UNION:  PMIC_BUCK_R2_PSX_BIT6_CTRL_UNION */
#define PMIC_BUCK_R2_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2254+(LP_NUM)))

/* Register description: 第3路平面电源是否受控BIT6
   Bit domain definition UNION:  PMIC_BUCK_R3_PSX_BIT6_CTRL_UNION */
#define PMIC_BUCK_R3_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2256+(LP_NUM)))

/* Register description: 第4路平面电源是否受控BIT6
   Bit domain definition UNION:  PMIC_BUCK_R4_PSX_BIT6_CTRL_UNION */
#define PMIC_BUCK_R4_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2258+(LP_NUM)))

/* Register description: 第5路平面电源是否受控BIT6
   Bit domain definition UNION:  PMIC_BUCK_R5_PSX_BIT6_CTRL_UNION */
#define PMIC_BUCK_R5_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x225A+(LP_NUM)))

/* Register description: 第6路平面电源是否受控BIT6
   Bit domain definition UNION:  PMIC_BUCK_R6_PSX_BIT6_CTRL_UNION */
#define PMIC_BUCK_R6_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x225C+(LP_NUM)))

/* Register description: 第7路平面电源是否受控BIT6
   Bit domain definition UNION:  PMIC_BUCK_R7_PSX_BIT6_CTRL_UNION */
#define PMIC_BUCK_R7_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x225E+(LP_NUM)))

/* Register description: 第8路平面电源是否受控BIT6
   Bit domain definition UNION:  PMIC_BUCK_R8_PSX_BIT6_CTRL_UNION */
#define PMIC_BUCK_R8_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2260+(LP_NUM)))

/* Register description: 第9路平面电源是否受控BIT6
   Bit domain definition UNION:  PMIC_BUCK_R9_PSX_BIT6_CTRL_UNION */
#define PMIC_BUCK_R9_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2262+(LP_NUM)))

/* Register description: 第10路平面电源是否受控BIT6
   Bit domain definition UNION:  PMIC_BUCK_R10_PSX_BIT6_CTRL_UNION */
#define PMIC_BUCK_R10_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2264+(LP_NUM)))

/* Register description: 第0路LDO电源是否受控BIT6
   Bit domain definition UNION:  PMIC_LDO_R0_PSX_BIT6_CTRL_UNION */
#define PMIC_LDO_R0_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x226A+(LP_NUM)))

/* Register description: 第1路LDO电源是否受控BIT6
   Bit domain definition UNION:  PMIC_LDO_R1_PSX_BIT6_CTRL_UNION */
#define PMIC_LDO_R1_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x226C+(LP_NUM)))

/* Register description: 第2路LDO电源是否受控BIT6
   Bit domain definition UNION:  PMIC_LDO_R2_PSX_BIT6_CTRL_UNION */
#define PMIC_LDO_R2_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x226E+(LP_NUM)))

/* Register description: 第3路LDO电源是否受控BIT6
   Bit domain definition UNION:  PMIC_LDO_R3_PSX_BIT6_CTRL_UNION */
#define PMIC_LDO_R3_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2270+(LP_NUM)))

/* Register description: 第4路LDO电源是否受控BIT6
   Bit domain definition UNION:  PMIC_LDO_R4_PSX_BIT6_CTRL_UNION */
#define PMIC_LDO_R4_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2272+(LP_NUM)))

/* Register description: 第5路LDO电源是否受控BIT6
   Bit domain definition UNION:  PMIC_LDO_R5_PSX_BIT6_CTRL_UNION */
#define PMIC_LDO_R5_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2274+(LP_NUM)))

/* Register description: 第6路LDO电源是否受控BIT6
   Bit domain definition UNION:  PMIC_LDO_R6_PSX_BIT6_CTRL_UNION */
#define PMIC_LDO_R6_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2276+(LP_NUM)))

/* Register description: 第7路LDO电源是否受控BIT6
   Bit domain definition UNION:  PMIC_LDO_R7_PSX_BIT6_CTRL_UNION */
#define PMIC_LDO_R7_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2278+(LP_NUM)))

/* Register description: 第8路LDO电源是否受控BIT6
   Bit domain definition UNION:  PMIC_LDO_R8_PSX_BIT6_CTRL_UNION */
#define PMIC_LDO_R8_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x227A+(LP_NUM)))

/* Register description: 第9路LDO电源是否受控BIT6
   Bit domain definition UNION:  PMIC_LDO_R9_PSX_BIT6_CTRL_UNION */
#define PMIC_LDO_R9_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x227C+(LP_NUM)))

/* Register description: 第10路LDO电源是否受控BIT6
   Bit domain definition UNION:  PMIC_LDO_R10_PSX_BIT6_CTRL_UNION */
#define PMIC_LDO_R10_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x227E+(LP_NUM)))

/* Register description: 第11路LDO电源是否受控BIT6
   Bit domain definition UNION:  PMIC_LDO_R11_PSX_BIT6_CTRL_UNION */
#define PMIC_LDO_R11_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2280+(LP_NUM)))

/* Register description: 第12路LDO电源是否受控BIT6
   Bit domain definition UNION:  PMIC_LDO_R12_PSX_BIT6_CTRL_UNION */
#define PMIC_LDO_R12_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2282+(LP_NUM)))

/* Register description: 第13路LDO电源是否受控BIT6
   Bit domain definition UNION:  PMIC_LDO_R13_PSX_BIT6_CTRL_UNION */
#define PMIC_LDO_R13_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2284+(LP_NUM)))

/* Register description: 第14路LDO电源是否受控BIT6
   Bit domain definition UNION:  PMIC_LDO_R14_PSX_BIT6_CTRL_UNION */
#define PMIC_LDO_R14_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2286+(LP_NUM)))

/* Register description: 第15路LDO电源是否受控BIT6
   Bit domain definition UNION:  PMIC_LDO_R15_PSX_BIT6_CTRL_UNION */
#define PMIC_LDO_R15_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2288+(LP_NUM)))

/* Register description: PMU内部9M6时钟是否受PS BIT6门控
   Bit domain definition UNION:  PMIC_CLK9M6_EN_PSX_BIT6_CTRL_UNION */
#define PMIC_CLK9M6_EN_PSX_BIT6_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2292+(LP_NUM)))

/* Register description: PMUH是否受控PS进退低功耗
   Bit domain definition UNION:  PMIC_PMUH_BIT6_PSX_CTRL_UNION */
#define PMIC_PMUH_BIT6_PSX_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2298+(LP_NUM)))

/* Register description: 
   Bit domain definition UNION:  PMIC_ECO_BIT6_TIME_SEL_UNION */
#define PMIC_ECO_BIT6_TIME_SEL_ADDR(base)   ((base) + (0x22A0))

/* Register description: 第0路LDO电源是否受控PS上下电
   Bit domain definition UNION:  PMIC_LDO_R0_EN_PSX_CTRL_UNION */
#define PMIC_LDO_R0_EN_PSX_CTRL_ADDR(base, LP_NUM)  ((base) + (0x22B0+(LP_NUM)))

/* Register description: 第1路LDO电源是否受控PS上下电
   Bit domain definition UNION:  PMIC_LDO_R1_EN_PSX_CTRL_UNION */
#define PMIC_LDO_R1_EN_PSX_CTRL_ADDR(base, LP_NUM)  ((base) + (0x22B2+(LP_NUM)))

/* Register description: PS命令
   Bit domain definition UNION:  PMIC_PS_EXEC_CMD_UNION */
#define PMIC_PS_EXEC_CMD_ADDR(base)         ((base) + (0x2340))

/* Register description: 
   Bit domain definition UNION:  PMIC_PS_PMUH_THSD_REF_CTRL_UNION */
#define PMIC_PS_PMUH_THSD_REF_CTRL_ADDR(base) ((base) + (0x2350))

/* Register description: 
   Bit domain definition UNION:  PMIC_HD_COMB_CTRL0_UNION */
#define PMIC_HD_COMB_CTRL0_ADDR(base)       ((base) + (0x2351))

/* Register description: wifi硬线、thsd控制寄存器。
   Bit domain definition UNION:  PMIC_HD_COMB_CTRL1_UNION */
#define PMIC_HD_COMB_CTRL1_ADDR(base)       ((base) + (0x2352))

/* Register description: XO时钟开启关闭是否受控组合逻辑
   Bit domain definition UNION:  PMIC_HD_COMB_CTRL2_UNION */
#define PMIC_HD_COMB_CTRL2_ADDR(base)       ((base) + (0x2353))

/* Register description: 
   Bit domain definition UNION:  PMIC_HD_XO_CLK_CTRL0_UNION */
#define PMIC_HD_XO_CLK_CTRL0_ADDR(base)     ((base) + (0x2354))

/* Register description: 
   Bit domain definition UNION:  PMIC_PS_XO_CLK_CTRL0_UNION */
#define PMIC_PS_XO_CLK_CTRL0_ADDR(base)     ((base) + (0x2355))

/* Register description: 
   Bit domain definition UNION:  PMIC_PS_SYS_CLK_TIME_UNION */
#define PMIC_PS_SYS_CLK_TIME_ADDR(base)     ((base) + (0x2356))

/* Register description: 
   Bit domain definition UNION:  PMIC_PSX_BIT6_ECO_CTRL0_UNION */
#define PMIC_PSX_BIT6_ECO_CTRL0_ADDR(base)  ((base) + (0x2370))

/* Register description: 
   Bit domain definition UNION:  PMIC_PSX_BIT6_ECO_CTRL1_UNION */
#define PMIC_PSX_BIT6_ECO_CTRL1_ADDR(base)  ((base) + (0x2372))

/* Register description: 
   Bit domain definition UNION:  PMIC_PSX_BIT6_ECO_CTRL2_UNION */
#define PMIC_PSX_BIT6_ECO_CTRL2_ADDR(base)  ((base) + (0x2373))

/* Register description: 
   Bit domain definition UNION:  PMIC_BIT6_ECO_CTRL0_UNION */
#define PMIC_BIT6_ECO_CTRL0_ADDR(base)      ((base) + (0x2375))

/* Register description: 
   Bit domain definition UNION:  PMIC_BIT6_ECO_CTRL1_UNION */
#define PMIC_BIT6_ECO_CTRL1_ADDR(base)      ((base) + (0x2376))

/* Register description: 
   Bit domain definition UNION:  PMIC_BIT6_ECO_CTRL2_UNION */
#define PMIC_BIT6_ECO_CTRL2_ADDR(base)      ((base) + (0x2377))

/* Register description: 
   Bit domain definition UNION:  PMIC_BIT6_ECO_CTRL3_UNION */
#define PMIC_BIT6_ECO_CTRL3_ADDR(base)      ((base) + (0x2378))

/* Register description: 
   Bit domain definition UNION:  PMIC_PSX_ONOFF_CTRL0_UNION */
#define PMIC_PSX_ONOFF_CTRL0_ADDR(base)     ((base) + (0x2379))

/* Register description: 
   Bit domain definition UNION:  PMIC_PS_INTL_CTRL0_UNION */
#define PMIC_PS_INTL_CTRL0_ADDR(base)       ((base) + (0x237D))

/* Register description: 
   Bit domain definition UNION:  PMIC_PS_INTL_CTRL1_UNION */
#define PMIC_PS_INTL_CTRL1_ADDR(base)       ((base) + (0x237E))

/* Register description: eco_in_n低功耗控制寄存器。
   Bit domain definition UNION:  PMIC_ECO_IN_N_MASK_UNION */
#define PMIC_ECO_IN_N_MASK_ADDR(base)       ((base) + (0x2380))

/* Register description: 库仑计ECO使能控制寄存器0。
   Bit domain definition UNION:  PMIC_COUL_ECO_MASK0_UNION */
#define PMIC_COUL_ECO_MASK0_ADDR(base)      ((base) + (0x2381))

/* Register description: 库仑计ECO使能控制寄存器1。
   Bit domain definition UNION:  PMIC_COUL_ECO_MASK1_UNION */
#define PMIC_COUL_ECO_MASK1_ADDR(base)      ((base) + (0x2382))

/* Register description: 库仑计ECO是否跟随PS控制寄存器。
   Bit domain definition UNION:  PMIC_COUL_PSX_ECO_CTRL_UNION */
#define PMIC_COUL_PSX_ECO_CTRL_ADDR(base, LP_NUM)  ((base) + (0x2384+(LP_NUM)))


#endif


/****************************************************************************
                     (11/17) FER
 ****************************************************************************/
#define FER_BASE     (0x3000)
#ifndef __SOC_H_FOR_ASM__


/* Register description: FER_CTRL_配置寄存器_0
   Bit domain definition UNION:  PMIC_FER_CTRL_UNION */
#define PMIC_FER_CTRL_ADDR(base)            ((base) + (0x0000UL) + FER_BASE)

/* Register description: FER_EVENT_LEVEL_配置寄存器
   Bit domain definition UNION:  PMIC_FER_EVENT_LEVEL_UNION */
#define PMIC_FER_EVENT_LEVEL_ADDR(base)     ((base) + (0x0001UL) + FER_BASE)

/* Register description: BUCK_PG_MSK_配置寄存器
   Bit domain definition UNION:  PMIC_FER_BUCK_PG_MSK_UNION */
#define PMIC_FER_BUCK_PG_MSK_ADDR(base)     ((base) + (0x0002UL) + FER_BASE)

/* Register description: BUCK_VOK_MSK_配置寄存器
   Bit domain definition UNION:  PMIC_FER_BUCK_VOK_MSK_UNION */
#define PMIC_FER_BUCK_VOK_MSK_ADDR(base)    ((base) + (0x0003UL) + FER_BASE)

/* Register description: BUCK_OC_MSK_配置寄存器
   Bit domain definition UNION:  PMIC_FER_BUCK_OC_MSK_UNION */
#define PMIC_FER_BUCK_OC_MSK_ADDR(base)     ((base) + (0x0004UL) + FER_BASE)

/* Register description: BUCK_OT_MSK_配置寄存器
   Bit domain definition UNION:  PMIC_FER_BUCK_OT_MSK_UNION */
#define PMIC_FER_BUCK_OT_MSK_ADDR(base)     ((base) + (0x0005UL) + FER_BASE)

/* Register description: PMU_PSOK_配置寄存器
   Bit domain definition UNION:  PMIC_FER_PMU_PSOK_MSK_UNION */
#define PMIC_FER_PMU_PSOK_MSK_ADDR(base)    ((base) + (0x0006UL) + FER_BASE)

/* Register description: PMU_IRQ_MSK_配置寄存器_0
   Bit domain definition UNION:  PMIC_FER_PMU_IRQ_MSK0_UNION */
#define PMIC_FER_PMU_IRQ_MSK0_ADDR(base)    ((base) + (0x0007UL) + FER_BASE)

/* Register description: PMU_IRQ_MSK_配置寄存器_1
   Bit domain definition UNION:  PMIC_FER_PMU_IRQ_MSK1_UNION */
#define PMIC_FER_PMU_IRQ_MSK1_ADDR(base)    ((base) + (0x0008UL) + FER_BASE)

/* Register description: MONITOR_BG_OT_配置寄存器_3
   Bit domain definition UNION:  PMIC_FER_BUF_BUCK_PGVOK_UNION */
#define PMIC_FER_BUF_BUCK_PGVOK_ADDR(base)  ((base) + (0x0009UL) + FER_BASE)

/* Register description: MONITOR_BG_OT_配置寄存器_4
   Bit domain definition UNION:  PMIC_FER_BUF_BUCK_OCOT_UNION */
#define PMIC_FER_BUF_BUCK_OCOT_ADDR(base)   ((base) + (0x000AUL) + FER_BASE)

/* Register description: BUF_PMU_PSOK_配置寄存器
   Bit domain definition UNION:  PMIC_FER_BUF_PMU_PSOK_UNION */
#define PMIC_FER_BUF_PMU_PSOK_ADDR(base)    ((base) + (0x000BUL) + FER_BASE)

/* Register description: BUF_PMU_IRQ_配置寄存器_0
   Bit domain definition UNION:  PMIC_FER_BUF_PMU_IRQ0_UNION */
#define PMIC_FER_BUF_PMU_IRQ0_ADDR(base)    ((base) + (0x000CUL) + FER_BASE)

/* Register description: BUF_PMU_IRQ_配置寄存器_1
   Bit domain definition UNION:  PMIC_FER_BUF_PMU_IRQ1_UNION */
#define PMIC_FER_BUF_PMU_IRQ1_ADDR(base)    ((base) + (0x000DUL) + FER_BASE)

/* Register description: TRANS_ABIT_DATA_配置寄存器
   Bit domain definition UNION:  PMIC_FER_TRANS_ABIT_DATA_UNION */
#define PMIC_FER_TRANS_ABIT_DATA_ADDR(base) ((base) + (0x000EUL) + FER_BASE)

/* Register description: TRANS_ABIT_ADDR_配置寄存器
   Bit domain definition UNION:  PMIC_FER_TRANS_ABIT_ADDR_UNION */
#define PMIC_FER_TRANS_ABIT_ADDR_ADDR(base) ((base) + (0x000FUL) + FER_BASE)

/* Register description: TRANS_SRBIT_DATA_配置寄存器
   Bit domain definition UNION:  PMIC_FER_TRANS_SRBIT_DATA_UNION */
#define PMIC_FER_TRANS_SRBIT_DATA_ADDR(base) ((base) + (0x0010UL) + FER_BASE)

/* Register description: TRANS_SRBIT_ADDR_配置寄存器
   Bit domain definition UNION:  PMIC_FER_TRANS_SRBIT_ADDR_UNION */
#define PMIC_FER_TRANS_SRBIT_ADDR_ADDR(base) ((base) + (0x0011UL) + FER_BASE)

/* Register description: SPMI_DEBUG寄存器0
   Bit domain definition UNION:  PMIC_SPMI_DEBUG0_UNION */
#define PMIC_SPMI_DEBUG0_ADDR(base)         ((base) + (0x0040UL) + FER_BASE)

/* Register description: SPMI_DEBUG寄存器1
   Bit domain definition UNION:  PMIC_SPMI_DEBUG1_UNION */
#define PMIC_SPMI_DEBUG1_ADDR(base)         ((base) + (0x0041UL) + FER_BASE)

/* Register description: SPMI_DEBUG寄存器2
   Bit domain definition UNION:  PMIC_SPMI_DEBUG2_UNION */
#define PMIC_SPMI_DEBUG2_ADDR(base)         ((base) + (0x0042UL) + FER_BASE)

/* Register description: SPMI_DEBUG寄存器3
   Bit domain definition UNION:  PMIC_SPMI_DEBUG3_UNION */
#define PMIC_SPMI_DEBUG3_ADDR(base)         ((base) + (0x0043UL) + FER_BASE)

/* Register description: SPMI_DEBUG寄存器4
   Bit domain definition UNION:  PMIC_SPMI_DEBUG4_UNION */
#define PMIC_SPMI_DEBUG4_ADDR(base)         ((base) + (0x0044UL) + FER_BASE)

/* Register description: SPMI_DEBUG寄存器5
   Bit domain definition UNION:  PMIC_SPMI_DEBUG5_UNION */
#define PMIC_SPMI_DEBUG5_ADDR(base)         ((base) + (0x0045UL) + FER_BASE)

/* Register description: SPMI_DEBUG寄存器6
   Bit domain definition UNION:  PMIC_SPMI_DEBUG6_UNION */
#define PMIC_SPMI_DEBUG6_ADDR(base)         ((base) + (0x0046UL) + FER_BASE)

/* Register description: SPMI_DEBUG寄存器7
   Bit domain definition UNION:  PMIC_SPMI_DEBUG7_UNION */
#define PMIC_SPMI_DEBUG7_ADDR(base)         ((base) + (0x0047UL) + FER_BASE)


#else


/* Register description: FER_CTRL_配置寄存器_0
   Bit domain definition UNION:  PMIC_FER_CTRL_UNION */
#define PMIC_FER_CTRL_ADDR(base)            ((base) + (0x0000) + FER_BASE)

/* Register description: FER_EVENT_LEVEL_配置寄存器
   Bit domain definition UNION:  PMIC_FER_EVENT_LEVEL_UNION */
#define PMIC_FER_EVENT_LEVEL_ADDR(base)     ((base) + (0x0001) + FER_BASE)

/* Register description: BUCK_PG_MSK_配置寄存器
   Bit domain definition UNION:  PMIC_FER_BUCK_PG_MSK_UNION */
#define PMIC_FER_BUCK_PG_MSK_ADDR(base)     ((base) + (0x0002) + FER_BASE)

/* Register description: BUCK_VOK_MSK_配置寄存器
   Bit domain definition UNION:  PMIC_FER_BUCK_VOK_MSK_UNION */
#define PMIC_FER_BUCK_VOK_MSK_ADDR(base)    ((base) + (0x0003) + FER_BASE)

/* Register description: BUCK_OC_MSK_配置寄存器
   Bit domain definition UNION:  PMIC_FER_BUCK_OC_MSK_UNION */
#define PMIC_FER_BUCK_OC_MSK_ADDR(base)     ((base) + (0x0004) + FER_BASE)

/* Register description: BUCK_OT_MSK_配置寄存器
   Bit domain definition UNION:  PMIC_FER_BUCK_OT_MSK_UNION */
#define PMIC_FER_BUCK_OT_MSK_ADDR(base)     ((base) + (0x0005) + FER_BASE)

/* Register description: PMU_PSOK_配置寄存器
   Bit domain definition UNION:  PMIC_FER_PMU_PSOK_MSK_UNION */
#define PMIC_FER_PMU_PSOK_MSK_ADDR(base)    ((base) + (0x0006) + FER_BASE)

/* Register description: PMU_IRQ_MSK_配置寄存器_0
   Bit domain definition UNION:  PMIC_FER_PMU_IRQ_MSK0_UNION */
#define PMIC_FER_PMU_IRQ_MSK0_ADDR(base)    ((base) + (0x0007) + FER_BASE)

/* Register description: PMU_IRQ_MSK_配置寄存器_1
   Bit domain definition UNION:  PMIC_FER_PMU_IRQ_MSK1_UNION */
#define PMIC_FER_PMU_IRQ_MSK1_ADDR(base)    ((base) + (0x0008) + FER_BASE)

/* Register description: MONITOR_BG_OT_配置寄存器_3
   Bit domain definition UNION:  PMIC_FER_BUF_BUCK_PGVOK_UNION */
#define PMIC_FER_BUF_BUCK_PGVOK_ADDR(base)  ((base) + (0x0009) + FER_BASE)

/* Register description: MONITOR_BG_OT_配置寄存器_4
   Bit domain definition UNION:  PMIC_FER_BUF_BUCK_OCOT_UNION */
#define PMIC_FER_BUF_BUCK_OCOT_ADDR(base)   ((base) + (0x000A) + FER_BASE)

/* Register description: BUF_PMU_PSOK_配置寄存器
   Bit domain definition UNION:  PMIC_FER_BUF_PMU_PSOK_UNION */
#define PMIC_FER_BUF_PMU_PSOK_ADDR(base)    ((base) + (0x000B) + FER_BASE)

/* Register description: BUF_PMU_IRQ_配置寄存器_0
   Bit domain definition UNION:  PMIC_FER_BUF_PMU_IRQ0_UNION */
#define PMIC_FER_BUF_PMU_IRQ0_ADDR(base)    ((base) + (0x000C) + FER_BASE)

/* Register description: BUF_PMU_IRQ_配置寄存器_1
   Bit domain definition UNION:  PMIC_FER_BUF_PMU_IRQ1_UNION */
#define PMIC_FER_BUF_PMU_IRQ1_ADDR(base)    ((base) + (0x000D) + FER_BASE)

/* Register description: TRANS_ABIT_DATA_配置寄存器
   Bit domain definition UNION:  PMIC_FER_TRANS_ABIT_DATA_UNION */
#define PMIC_FER_TRANS_ABIT_DATA_ADDR(base) ((base) + (0x000E) + FER_BASE)

/* Register description: TRANS_ABIT_ADDR_配置寄存器
   Bit domain definition UNION:  PMIC_FER_TRANS_ABIT_ADDR_UNION */
#define PMIC_FER_TRANS_ABIT_ADDR_ADDR(base) ((base) + (0x000F) + FER_BASE)

/* Register description: TRANS_SRBIT_DATA_配置寄存器
   Bit domain definition UNION:  PMIC_FER_TRANS_SRBIT_DATA_UNION */
#define PMIC_FER_TRANS_SRBIT_DATA_ADDR(base) ((base) + (0x0010) + FER_BASE)

/* Register description: TRANS_SRBIT_ADDR_配置寄存器
   Bit domain definition UNION:  PMIC_FER_TRANS_SRBIT_ADDR_UNION */
#define PMIC_FER_TRANS_SRBIT_ADDR_ADDR(base) ((base) + (0x0011) + FER_BASE)

/* Register description: SPMI_DEBUG寄存器0
   Bit domain definition UNION:  PMIC_SPMI_DEBUG0_UNION */
#define PMIC_SPMI_DEBUG0_ADDR(base)         ((base) + (0x0040) + FER_BASE)

/* Register description: SPMI_DEBUG寄存器1
   Bit domain definition UNION:  PMIC_SPMI_DEBUG1_UNION */
#define PMIC_SPMI_DEBUG1_ADDR(base)         ((base) + (0x0041) + FER_BASE)

/* Register description: SPMI_DEBUG寄存器2
   Bit domain definition UNION:  PMIC_SPMI_DEBUG2_UNION */
#define PMIC_SPMI_DEBUG2_ADDR(base)         ((base) + (0x0042) + FER_BASE)

/* Register description: SPMI_DEBUG寄存器3
   Bit domain definition UNION:  PMIC_SPMI_DEBUG3_UNION */
#define PMIC_SPMI_DEBUG3_ADDR(base)         ((base) + (0x0043) + FER_BASE)

/* Register description: SPMI_DEBUG寄存器4
   Bit domain definition UNION:  PMIC_SPMI_DEBUG4_UNION */
#define PMIC_SPMI_DEBUG4_ADDR(base)         ((base) + (0x0044) + FER_BASE)

/* Register description: SPMI_DEBUG寄存器5
   Bit domain definition UNION:  PMIC_SPMI_DEBUG5_UNION */
#define PMIC_SPMI_DEBUG5_ADDR(base)         ((base) + (0x0045) + FER_BASE)

/* Register description: SPMI_DEBUG寄存器6
   Bit domain definition UNION:  PMIC_SPMI_DEBUG6_UNION */
#define PMIC_SPMI_DEBUG6_ADDR(base)         ((base) + (0x0046) + FER_BASE)

/* Register description: SPMI_DEBUG寄存器7
   Bit domain definition UNION:  PMIC_SPMI_DEBUG7_UNION */
#define PMIC_SPMI_DEBUG7_ADDR(base)         ((base) + (0x0047) + FER_BASE)


#endif


/****************************************************************************
                     (12/17) HKADC
 ****************************************************************************/
 #define HKADC_BASE     (0x4000)
#ifndef __SOC_H_FOR_ASM__


/* Register description: ADC控制寄存器。
   Bit domain definition UNION:  PMIC_ADC_CTRL_UNION */
#define PMIC_ADC_CTRL_ADDR(base)            ((base) + (0x0000UL) + HKADC_BASE)

/* Register description: ADC转换开始寄存器。
   Bit domain definition UNION:  PMIC_ADC_START_UNION */
#define PMIC_ADC_START_ADDR(base)           ((base) + (0x0001UL) + HKADC_BASE)

/* Register description: ADC转换状态指示寄存器。
   Bit domain definition UNION:  PMIC_CONV_STATUS_UNION */
#define PMIC_CONV_STATUS_ADDR(base)         ((base) + (0x0002UL) + HKADC_BASE)

/* Register description: ADC结果高位寄存器。
   Bit domain definition UNION:  PMIC_ADC_DATA1_UNION */
#define PMIC_ADC_DATA1_ADDR(base)           ((base) + (0x0003UL) + HKADC_BASE)

/* Register description: ADC结果低位寄存器。
   Bit domain definition UNION:  PMIC_ADC_DATA0_UNION */
#define PMIC_ADC_DATA0_ADDR(base)           ((base) + (0x0004UL) + HKADC_BASE)

/* Register description: ADC转换使能寄存器。
   Bit domain definition UNION:  PMIC_ADC_CONV_UNION */
#define PMIC_ADC_CONV_ADDR(base)            ((base) + (0x0005UL) + HKADC_BASE)

/* Register description: ADCibas电流配置寄存器。
   Bit domain definition UNION:  PMIC_ADC_CURRENT_UNION */
#define PMIC_ADC_CURRENT_ADDR(base)         ((base) + (0x0006UL) + HKADC_BASE)

/* Register description: ADC校准配置控制寄存器。
   Bit domain definition UNION:  PMIC_ADC_CALI_CTRL_UNION */
#define PMIC_ADC_CALI_CTRL_ADDR(base)       ((base) + (0x0007UL) + HKADC_BASE)

/* Register description: ADC校准值寄存器。
   Bit domain definition UNION:  PMIC_ADC_CALI_VALUE_UNION */
#define PMIC_ADC_CALI_VALUE_ADDR(base)      ((base) + (0x0008UL) + HKADC_BASE)

/* Register description: ADC校准配置值寄存器。
   Bit domain definition UNION:  PMIC_ADC_CALI_CFG_UNION */
#define PMIC_ADC_CALI_CFG_ADDR(base)        ((base) + (0x0009UL) + HKADC_BASE)

/* Register description: ADC模式配置。
   Bit domain definition UNION:  PMIC_ADC_MODE_CFG_UNION */
#define PMIC_ADC_MODE_CFG_ADDR(base)        ((base) + (0x000AUL) + HKADC_BASE)

/* Register description: chopper模式第一次采样值。
   Bit domain definition UNION:  PMIC_ADC_CHOPPER_1ST_DATA1_UNION */
#define PMIC_ADC_CHOPPER_1ST_DATA1_ADDR(base) ((base) + (0x000BUL) + HKADC_BASE)

/* Register description: chopper模式第一次采样值。
   Bit domain definition UNION:  PMIC_ADC_CHOPPER_1ST_DATA2_UNION */
#define PMIC_ADC_CHOPPER_1ST_DATA2_ADDR(base) ((base) + (0x000CUL) + HKADC_BASE)

/* Register description: chopper模式第二次采样值。
   Bit domain definition UNION:  PMIC_ADC_CHOPPER_2ND_DATA1_UNION */
#define PMIC_ADC_CHOPPER_2ND_DATA1_ADDR(base) ((base) + (0x000DUL) + HKADC_BASE)

/* Register description: chopper模式第二次采样值。
   Bit domain definition UNION:  PMIC_ADC_CHOPPER_2ND_DATA2_UNION */
#define PMIC_ADC_CHOPPER_2ND_DATA2_ADDR(base) ((base) + (0x000EUL) + HKADC_BASE)

/* Register description: 校准模式下和采样值相减的配置值高8bit。
   Bit domain definition UNION:  PMIC_ADC_CALIVALUE_CFG1_UNION */
#define PMIC_ADC_CALIVALUE_CFG1_ADDR(base)  ((base) + (0x000FUL) + HKADC_BASE)

/* Register description: 校准模式下和采样值相减的配置值低4bit。
   Bit domain definition UNION:  PMIC_ADC_CALIVALUE_CFG2_UNION */
#define PMIC_ADC_CALIVALUE_CFG2_ADDR(base)  ((base) + (0x0010UL) + HKADC_BASE)


#else


/* Register description: ADC控制寄存器。
   Bit domain definition UNION:  PMIC_ADC_CTRL_UNION */
#define PMIC_ADC_CTRL_ADDR(base)            ((base) + (0x0000) + HKADC_BASE)

/* Register description: ADC转换开始寄存器。
   Bit domain definition UNION:  PMIC_ADC_START_UNION */
#define PMIC_ADC_START_ADDR(base)           ((base) + (0x0001) + HKADC_BASE)

/* Register description: ADC转换状态指示寄存器。
   Bit domain definition UNION:  PMIC_CONV_STATUS_UNION */
#define PMIC_CONV_STATUS_ADDR(base)         ((base) + (0x0002) + HKADC_BASE)

/* Register description: ADC结果高位寄存器。
   Bit domain definition UNION:  PMIC_ADC_DATA1_UNION */
#define PMIC_ADC_DATA1_ADDR(base)           ((base) + (0x0003) + HKADC_BASE)

/* Register description: ADC结果低位寄存器。
   Bit domain definition UNION:  PMIC_ADC_DATA0_UNION */
#define PMIC_ADC_DATA0_ADDR(base)           ((base) + (0x0004) + HKADC_BASE)

/* Register description: ADC转换使能寄存器。
   Bit domain definition UNION:  PMIC_ADC_CONV_UNION */
#define PMIC_ADC_CONV_ADDR(base)            ((base) + (0x0005) + HKADC_BASE)

/* Register description: ADCibas电流配置寄存器。
   Bit domain definition UNION:  PMIC_ADC_CURRENT_UNION */
#define PMIC_ADC_CURRENT_ADDR(base)         ((base) + (0x0006) + HKADC_BASE)

/* Register description: ADC校准配置控制寄存器。
   Bit domain definition UNION:  PMIC_ADC_CALI_CTRL_UNION */
#define PMIC_ADC_CALI_CTRL_ADDR(base)       ((base) + (0x0007) + HKADC_BASE)

/* Register description: ADC校准值寄存器。
   Bit domain definition UNION:  PMIC_ADC_CALI_VALUE_UNION */
#define PMIC_ADC_CALI_VALUE_ADDR(base)      ((base) + (0x0008) + HKADC_BASE)

/* Register description: ADC校准配置值寄存器。
   Bit domain definition UNION:  PMIC_ADC_CALI_CFG_UNION */
#define PMIC_ADC_CALI_CFG_ADDR(base)        ((base) + (0x0009) + HKADC_BASE)

/* Register description: ADC模式配置。
   Bit domain definition UNION:  PMIC_ADC_MODE_CFG_UNION */
#define PMIC_ADC_MODE_CFG_ADDR(base)        ((base) + (0x000A) + HKADC_BASE)

/* Register description: chopper模式第一次采样值。
   Bit domain definition UNION:  PMIC_ADC_CHOPPER_1ST_DATA1_UNION */
#define PMIC_ADC_CHOPPER_1ST_DATA1_ADDR(base) ((base) + (0x000B) + HKADC_BASE)

/* Register description: chopper模式第一次采样值。
   Bit domain definition UNION:  PMIC_ADC_CHOPPER_1ST_DATA2_UNION */
#define PMIC_ADC_CHOPPER_1ST_DATA2_ADDR(base) ((base) + (0x000C) + HKADC_BASE)

/* Register description: chopper模式第二次采样值。
   Bit domain definition UNION:  PMIC_ADC_CHOPPER_2ND_DATA1_UNION */
#define PMIC_ADC_CHOPPER_2ND_DATA1_ADDR(base) ((base) + (0x000D) + HKADC_BASE)

/* Register description: chopper模式第二次采样值。
   Bit domain definition UNION:  PMIC_ADC_CHOPPER_2ND_DATA2_UNION */
#define PMIC_ADC_CHOPPER_2ND_DATA2_ADDR(base) ((base) + (0x000E) + HKADC_BASE)

/* Register description: 校准模式下和采样值相减的配置值高8bit。
   Bit domain definition UNION:  PMIC_ADC_CALIVALUE_CFG1_UNION */
#define PMIC_ADC_CALIVALUE_CFG1_ADDR(base)  ((base) + (0x000F) + HKADC_BASE)

/* Register description: 校准模式下和采样值相减的配置值低4bit。
   Bit domain definition UNION:  PMIC_ADC_CALIVALUE_CFG2_UNION */
#define PMIC_ADC_CALIVALUE_CFG2_ADDR(base)  ((base) + (0x0010) + HKADC_BASE)


#endif


/****************************************************************************
                     (13/17) PMU_COUL
 ****************************************************************************/
#define PMU_COUL_BASE     (0x5000)
#ifndef __SOC_H_FOR_ASM__


/* Register description: 库仑计中断寄存器。
   Bit domain definition UNION:  PMIC_COUL_IRQ_UNION */
#define PMIC_COUL_IRQ_ADDR(base)            ((base) + (0x0000UL) + PMU_COUL_BASE)

/* Register description: 库仑计中断屏蔽寄存器。
   Bit domain definition UNION:  PMIC_COUL_IRQ_MASK_UNION */
#define PMIC_COUL_IRQ_MASK_ADDR(base)       ((base) + (0x0001UL) + PMU_COUL_BASE)

/* Register description: 库仑计事件记录寄存器。
   Bit domain definition UNION:  PMIC_COUL_IRQ_NP_UNION */
#define PMIC_COUL_IRQ_NP_ADDR(base)         ((base) + (0x0002UL) + PMU_COUL_BASE)

/* Register description: 库仑计控制寄存器。
   Bit domain definition UNION:  PMIC_CLJ_CTRL_REG_UNION */
#define PMIC_CLJ_CTRL_REG_ADDR(base)        ((base) + (0x0003UL) + PMU_COUL_BASE)

/* Register description: 库仑计控制寄存器2
   Bit domain definition UNION:  PMIC_CLJ_CTRL_REGS2_UNION */
#define PMIC_CLJ_CTRL_REGS2_ADDR(base)      ((base) + (0x0004UL) + PMU_COUL_BASE)

/* Register description: 库仑计控制寄存器3
   Bit domain definition UNION:  PMIC_CLJ_CTRL_REGS3_UNION */
#define PMIC_CLJ_CTRL_REGS3_ADDR(base)      ((base) + (0x0005UL) + PMU_COUL_BASE)

/* Register description: 库仑计控制寄存器4
   Bit domain definition UNION:  PMIC_CLJ_CTRL_REGS4_UNION */
#define PMIC_CLJ_CTRL_REGS4_ADDR(base)      ((base) + (0x0006UL) + PMU_COUL_BASE)

/* Register description: 库仑计控制寄存器5
   Bit domain definition UNION:  PMIC_CLJ_CTRL_REGS5_UNION */
#define PMIC_CLJ_CTRL_REGS5_ADDR(base)      ((base) + (0x0007UL) + PMU_COUL_BASE)

/* Register description: CIC_CTRL配置寄存器
   Bit domain definition UNION:  PMIC_CIC_CTRL_UNION */
#define PMIC_CIC_CTRL_ADDR(base)            ((base) + (0x0008UL) + PMU_COUL_BASE)

/* Register description: COUL_TEMP配置状态寄存器
   Bit domain definition UNION:  PMIC_COUL_TEMP_CTRL_UNION */
#define PMIC_COUL_TEMP_CTRL_ADDR(base)      ((base) + (0x0009UL) + PMU_COUL_BASE)

/* Register description: 电流、电压通路配置寄存器
   Bit domain definition UNION:  PMIC_NP_COUL_VI_CTRL0_UNION */
#define PMIC_NP_COUL_VI_CTRL0_ADDR(base)    ((base) + (0x000AUL) + PMU_COUL_BASE)

/* Register description: 电流、电压通路配置寄存器
   Bit domain definition UNION:  PMIC_NP_COUL_VI_CTRL1_UNION */
#define PMIC_NP_COUL_VI_CTRL1_ADDR(base)    ((base) + (0x000BUL) + PMU_COUL_BASE)

/* Register description: 电流、电压通路配置寄存器
   Bit domain definition UNION:  PMIC_NP_COUL_VI_CTRL2_UNION */
#define PMIC_NP_COUL_VI_CTRL2_ADDR(base)    ((base) + (0x000CUL) + PMU_COUL_BASE)

/* Register description: 电流、电压通路配置寄存器
   Bit domain definition UNION:  PMIC_NP_COUL_VI_CTRL3_UNION */
#define PMIC_NP_COUL_VI_CTRL3_ADDR(base)    ((base) + (0x000DUL) + PMU_COUL_BASE)

/* Register description: 电流、电压通路配置寄存器
   Bit domain definition UNION:  PMIC_NP_COUL_VI_CTRL4_UNION */
#define PMIC_NP_COUL_VI_CTRL4_ADDR(base)    ((base) + (0x000EUL) + PMU_COUL_BASE)

/* Register description: 电流、电压通路配置寄存器
   Bit domain definition UNION:  PMIC_NP_COUL_VI_CTRL5_UNION */
#define PMIC_NP_COUL_VI_CTRL5_ADDR(base)    ((base) + (0x000FUL) + PMU_COUL_BASE)

/* Register description: 库仑计模拟保留0寄存器
   Bit domain definition UNION:  PMIC_NP_COUL_RESERVE0_UNION */
#define PMIC_NP_COUL_RESERVE0_ADDR(base)    ((base) + (0x0010UL) + PMU_COUL_BASE)

/* Register description: 库仑计模拟保留1寄存器。
   Bit domain definition UNION:  PMIC_NP_COUL_RESERVE1_UNION */
#define PMIC_NP_COUL_RESERVE1_ADDR(base)    ((base) + (0x0011UL) + PMU_COUL_BASE)

/* Register description: cl_out[7:0]寄存器。
   Bit domain definition UNION:  PMIC_CL_OUT0_UNION */
#define PMIC_CL_OUT0_ADDR(base)             ((base) + (0x0012UL) + PMU_COUL_BASE)

/* Register description: cl_out[15:8]寄存器。
   Bit domain definition UNION:  PMIC_CL_OUT1_UNION */
#define PMIC_CL_OUT1_ADDR(base)             ((base) + (0x0013UL) + PMU_COUL_BASE)

/* Register description: cl_out[23:16]寄存器。
   Bit domain definition UNION:  PMIC_CL_OUT2_UNION */
#define PMIC_CL_OUT2_ADDR(base)             ((base) + (0x0014UL) + PMU_COUL_BASE)

/* Register description: cl_out[31:24]寄存器。
   Bit domain definition UNION:  PMIC_CL_OUT3_UNION */
#define PMIC_CL_OUT3_ADDR(base)             ((base) + (0x0015UL) + PMU_COUL_BASE)

/* Register description: cl_out[39:32]寄存器。
   Bit domain definition UNION:  PMIC_CL_OUT4_UNION */
#define PMIC_CL_OUT4_ADDR(base)             ((base) + (0x0016UL) + PMU_COUL_BASE)

/* Register description: cl_in[7:0]寄存器。
   Bit domain definition UNION:  PMIC_CL_IN0_UNION */
#define PMIC_CL_IN0_ADDR(base)              ((base) + (0x0017UL) + PMU_COUL_BASE)

/* Register description: cl_in[15:8]寄存器。
   Bit domain definition UNION:  PMIC_CL_IN1_UNION */
#define PMIC_CL_IN1_ADDR(base)              ((base) + (0x0018UL) + PMU_COUL_BASE)

/* Register description: cl_in[23:16]寄存器。
   Bit domain definition UNION:  PMIC_CL_IN2_UNION */
#define PMIC_CL_IN2_ADDR(base)              ((base) + (0x0019UL) + PMU_COUL_BASE)

/* Register description: cl_in[31:24]寄存器。
   Bit domain definition UNION:  PMIC_CL_IN3_UNION */
#define PMIC_CL_IN3_ADDR(base)              ((base) + (0x001AUL) + PMU_COUL_BASE)

/* Register description: cl_in[39:32]寄存器。
   Bit domain definition UNION:  PMIC_CL_IN4_UNION */
#define PMIC_CL_IN4_ADDR(base)              ((base) + (0x001BUL) + PMU_COUL_BASE)

/* Register description: chg_timer[7:0]寄存器。
   Bit domain definition UNION:  PMIC_CHG_TIMER0_UNION */
#define PMIC_CHG_TIMER0_ADDR(base)          ((base) + (0x001CUL) + PMU_COUL_BASE)

/* Register description: chg_timer[15:8]寄存器。
   Bit domain definition UNION:  PMIC_CHG_TIMER1_UNION */
#define PMIC_CHG_TIMER1_ADDR(base)          ((base) + (0x001DUL) + PMU_COUL_BASE)

/* Register description: chg_timer[23:16]寄存器。
   Bit domain definition UNION:  PMIC_CHG_TIMER2_UNION */
#define PMIC_CHG_TIMER2_ADDR(base)          ((base) + (0x001EUL) + PMU_COUL_BASE)

/* Register description: chg_timer[31:24]寄存器。
   Bit domain definition UNION:  PMIC_CHG_TIMER3_UNION */
#define PMIC_CHG_TIMER3_ADDR(base)          ((base) + (0x001FUL) + PMU_COUL_BASE)

/* Register description: load_timer[7:0]寄存器。
   Bit domain definition UNION:  PMIC_LOAD_TIMER0_UNION */
#define PMIC_LOAD_TIMER0_ADDR(base)         ((base) + (0x0020UL) + PMU_COUL_BASE)

/* Register description: load_timer[15:8]寄存器。
   Bit domain definition UNION:  PMIC_LOAD_TIMER1_UNION */
#define PMIC_LOAD_TIMER1_ADDR(base)         ((base) + (0x0021UL) + PMU_COUL_BASE)

/* Register description: load_timer[23:16]寄存器。
   Bit domain definition UNION:  PMIC_LOAD_TIMER2_UNION */
#define PMIC_LOAD_TIMER2_ADDR(base)         ((base) + (0x0022UL) + PMU_COUL_BASE)

/* Register description: load_timer[31:24]寄存器。
   Bit domain definition UNION:  PMIC_LOAD_TIMER3_UNION */
#define PMIC_LOAD_TIMER3_ADDR(base)         ((base) + (0x0023UL) + PMU_COUL_BASE)

/* Register description: cl_int[7:0]寄存器。
   Bit domain definition UNION:  PMIC_CL_INT0_UNION */
#define PMIC_CL_INT0_ADDR(base)             ((base) + (0x0024UL) + PMU_COUL_BASE)

/* Register description: cl_int[15:8]寄存器。
   Bit domain definition UNION:  PMIC_CL_INT1_UNION */
#define PMIC_CL_INT1_ADDR(base)             ((base) + (0x0025UL) + PMU_COUL_BASE)

/* Register description: cl_int[23:16]寄存器。
   Bit domain definition UNION:  PMIC_CL_INT2_UNION */
#define PMIC_CL_INT2_ADDR(base)             ((base) + (0x0026UL) + PMU_COUL_BASE)

/* Register description: cl_int[31:24]寄存器。
   Bit domain definition UNION:  PMIC_CL_INT3_UNION */
#define PMIC_CL_INT3_ADDR(base)             ((base) + (0x0027UL) + PMU_COUL_BASE)

/* Register description: cl_int[39:32]寄存器。
   Bit domain definition UNION:  PMIC_CL_INT4_UNION */
#define PMIC_CL_INT4_ADDR(base)             ((base) + (0x0028UL) + PMU_COUL_BASE)

/* Register description: v_int[7:0]寄存器。
   Bit domain definition UNION:  PMIC_V_INT0_UNION */
#define PMIC_V_INT0_ADDR(base)              ((base) + (0x0029UL) + PMU_COUL_BASE)

/* Register description: v_int[15:8]寄存器。
   Bit domain definition UNION:  PMIC_V_INT1_UNION */
#define PMIC_V_INT1_ADDR(base)              ((base) + (0x002AUL) + PMU_COUL_BASE)

/* Register description: v_int[23:16]寄存器。
   Bit domain definition UNION:  PMIC_V_INT2_UNION */
#define PMIC_V_INT2_ADDR(base)              ((base) + (0x002BUL) + PMU_COUL_BASE)

/* Register description: i_out_gate[7:0]寄存器。
   Bit domain definition UNION:  PMIC_I_OUT_GATE0_UNION */
#define PMIC_I_OUT_GATE0_ADDR(base)         ((base) + (0x002CUL) + PMU_COUL_BASE)

/* Register description: i_out_gate[15:8]寄存器。
   Bit domain definition UNION:  PMIC_I_OUT_GATE1_UNION */
#define PMIC_I_OUT_GATE1_ADDR(base)         ((base) + (0x002DUL) + PMU_COUL_BASE)

/* Register description: i_out_gate[23:16]寄存器。
   Bit domain definition UNION:  PMIC_I_OUT_GATE2_UNION */
#define PMIC_I_OUT_GATE2_ADDR(base)         ((base) + (0x002EUL) + PMU_COUL_BASE)

/* Register description: i_in_gate[7:0]寄存器。
   Bit domain definition UNION:  PMIC_I_IN_GATE0_UNION */
#define PMIC_I_IN_GATE0_ADDR(base)          ((base) + (0x002FUL) + PMU_COUL_BASE)

/* Register description: i_in_gate[15:8]寄存器。
   Bit domain definition UNION:  PMIC_I_IN_GATE1_UNION */
#define PMIC_I_IN_GATE1_ADDR(base)          ((base) + (0x0030UL) + PMU_COUL_BASE)

/* Register description: i_in_gate[23:16]寄存器。
   Bit domain definition UNION:  PMIC_I_IN_GATE2_UNION */
#define PMIC_I_IN_GATE2_ADDR(base)          ((base) + (0x0031UL) + PMU_COUL_BASE)

/* Register description: 电流偏置调整[7:0]寄存器。
   Bit domain definition UNION:  PMIC_OFFSET_CURRENT_MOD_0_UNION */
#define PMIC_OFFSET_CURRENT_MOD_0_ADDR(base) ((base) + (0x0032UL) + PMU_COUL_BASE)

/* Register description: 电流偏置调整[15:8]寄存器。
   Bit domain definition UNION:  PMIC_OFFSET_CURRENT_MOD_1_UNION */
#define PMIC_OFFSET_CURRENT_MOD_1_ADDR(base) ((base) + (0x0033UL) + PMU_COUL_BASE)

/* Register description: 电流偏置调整[23:16]寄存器。
   Bit domain definition UNION:  PMIC_OFFSET_CURRENT_MOD_2_UNION */
#define PMIC_OFFSET_CURRENT_MOD_2_ADDR(base) ((base) + (0x0034UL) + PMU_COUL_BASE)

/* Register description: 电压偏置调整[7:0]寄存器。
   Bit domain definition UNION:  PMIC_OFFSET_VOLTAGE_MOD_0_UNION */
#define PMIC_OFFSET_VOLTAGE_MOD_0_ADDR(base) ((base) + (0x0035UL) + PMU_COUL_BASE)

/* Register description: 电压偏置调整[15:8]寄存器。
   Bit domain definition UNION:  PMIC_OFFSET_VOLTAGE_MOD_1_UNION */
#define PMIC_OFFSET_VOLTAGE_MOD_1_ADDR(base) ((base) + (0x0036UL) + PMU_COUL_BASE)

/* Register description: 电压偏置调整[23:16]寄存器。
   Bit domain definition UNION:  PMIC_OFFSET_VOLTAGE_MOD_2_UNION */
#define PMIC_OFFSET_VOLTAGE_MOD_2_ADDR(base) ((base) + (0x0037UL) + PMU_COUL_BASE)

/* Register description: VBAT跌落检测配置寄存器。
   Bit domain definition UNION:  PMIC_V_DROP_CTRL0_UNION */
#define PMIC_V_DROP_CTRL0_ADDR(base)        ((base) + (0x0038UL) + PMU_COUL_BASE)

/* Register description: 库仑状态计寄存器。
   Bit domain definition UNION:  PMIC_STATE_TEST_UNION */
#define PMIC_STATE_TEST_ADDR(base)          ((base) + (0x0040UL) + PMU_COUL_BASE)

/* Register description: 当前电流[7:0]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_0_UNION */
#define PMIC_CURRENT_0_ADDR(base)           ((base) + (0x0041UL) + PMU_COUL_BASE)

/* Register description: 当前电流[15:8]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_1_UNION */
#define PMIC_CURRENT_1_ADDR(base)           ((base) + (0x0042UL) + PMU_COUL_BASE)

/* Register description: 当前电流[23:16]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_2_UNION */
#define PMIC_CURRENT_2_ADDR(base)           ((base) + (0x0043UL) + PMU_COUL_BASE)

/* Register description: 当前电压[7:0]寄存器。
   Bit domain definition UNION:  PMIC_V_OUT_0_UNION */
#define PMIC_V_OUT_0_ADDR(base)             ((base) + (0x0044UL) + PMU_COUL_BASE)

/* Register description: 当前电压[15:8]寄存器。
   Bit domain definition UNION:  PMIC_V_OUT_1_UNION */
#define PMIC_V_OUT_1_ADDR(base)             ((base) + (0x0045UL) + PMU_COUL_BASE)

/* Register description: 当前电压[23:16]寄存器。
   Bit domain definition UNION:  PMIC_V_OUT_2_UNION */
#define PMIC_V_OUT_2_ADDR(base)             ((base) + (0x0046UL) + PMU_COUL_BASE)

/* Register description: offset_current[7:0]寄存器。
   Bit domain definition UNION:  PMIC_OFFSET_CURRENT0_UNION */
#define PMIC_OFFSET_CURRENT0_ADDR(base)     ((base) + (0x0047UL) + PMU_COUL_BASE)

/* Register description: offset_current[15:8]寄存器。
   Bit domain definition UNION:  PMIC_OFFSET_CURRENT1_UNION */
#define PMIC_OFFSET_CURRENT1_ADDR(base)     ((base) + (0x0048UL) + PMU_COUL_BASE)

/* Register description: offset_current[23:16]寄存器。
   Bit domain definition UNION:  PMIC_OFFSET_CURRENT2_UNION */
#define PMIC_OFFSET_CURRENT2_ADDR(base)     ((base) + (0x0049UL) + PMU_COUL_BASE)

/* Register description: offset_voltage[7:0]寄存器。
   Bit domain definition UNION:  PMIC_OFFSET_VOLTAGE0_UNION */
#define PMIC_OFFSET_VOLTAGE0_ADDR(base)     ((base) + (0x004AUL) + PMU_COUL_BASE)

/* Register description: offset_voltage[15:8]寄存器。
   Bit domain definition UNION:  PMIC_OFFSET_VOLTAGE1_UNION */
#define PMIC_OFFSET_VOLTAGE1_ADDR(base)     ((base) + (0x004BUL) + PMU_COUL_BASE)

/* Register description: offset_voltage[23:16]寄存器。
   Bit domain definition UNION:  PMIC_OFFSET_VOLTAGE2_UNION */
#define PMIC_OFFSET_VOLTAGE2_ADDR(base)     ((base) + (0x004CUL) + PMU_COUL_BASE)

/* Register description: v_ocv_data[7:0]寄存器。
   Bit domain definition UNION:  PMIC_OCV_VOLTAGE0_UNION */
#define PMIC_OCV_VOLTAGE0_ADDR(base)        ((base) + (0x004DUL) + PMU_COUL_BASE)

/* Register description: v_ocv_data[15:8]寄存器。
   Bit domain definition UNION:  PMIC_OCV_VOLTAGE1_UNION */
#define PMIC_OCV_VOLTAGE1_ADDR(base)        ((base) + (0x004EUL) + PMU_COUL_BASE)

/* Register description: v_ocv_data[23:16]寄存器。
   Bit domain definition UNION:  PMIC_OCV_VOLTAGE2_UNION */
#define PMIC_OCV_VOLTAGE2_ADDR(base)        ((base) + (0x004FUL) + PMU_COUL_BASE)

/* Register description: i_ocv_data[7:0]寄存器。
   Bit domain definition UNION:  PMIC_OCV_CURRENT0_UNION */
#define PMIC_OCV_CURRENT0_ADDR(base)        ((base) + (0x0050UL) + PMU_COUL_BASE)

/* Register description: i_ocv_data[15:8]寄存器。
   Bit domain definition UNION:  PMIC_OCV_CURRENT1_UNION */
#define PMIC_OCV_CURRENT1_ADDR(base)        ((base) + (0x0051UL) + PMU_COUL_BASE)

/* Register description: i_ocv_data[23:16]寄存器。
   Bit domain definition UNION:  PMIC_OCV_CURRENT2_UNION */
#define PMIC_OCV_CURRENT2_ADDR(base)        ((base) + (0x0052UL) + PMU_COUL_BASE)

/* Register description: t_ocv_data[7:0]寄存器。
   Bit domain definition UNION:  PMIC_OCV_TEMP0_UNION */
#define PMIC_OCV_TEMP0_ADDR(base)           ((base) + (0x0053UL) + PMU_COUL_BASE)

/* Register description: t_ocv_data[15:8]寄存器。
   Bit domain definition UNION:  PMIC_OCV_TEMP1_UNION */
#define PMIC_OCV_TEMP1_ADDR(base)           ((base) + (0x0054UL) + PMU_COUL_BASE)

/* Register description: t_ocv_data[23:16]寄存器。
   Bit domain definition UNION:  PMIC_OCV_TEMP2_UNION */
#define PMIC_OCV_TEMP2_ADDR(base)           ((base) + (0x0055UL) + PMU_COUL_BASE)

/* Register description: eco_out_clin[7:0]寄存器。
   Bit domain definition UNION:  PMIC_ECO_OUT_CLIN_0_UNION */
#define PMIC_ECO_OUT_CLIN_0_ADDR(base)      ((base) + (0x0056UL) + PMU_COUL_BASE)

/* Register description: eco_out_clin[15:8]寄存器。
   Bit domain definition UNION:  PMIC_ECO_OUT_CLIN_1_UNION */
#define PMIC_ECO_OUT_CLIN_1_ADDR(base)      ((base) + (0x0057UL) + PMU_COUL_BASE)

/* Register description: eco_out_clin[23:16]寄存器。
   Bit domain definition UNION:  PMIC_ECO_OUT_CLIN_2_UNION */
#define PMIC_ECO_OUT_CLIN_2_ADDR(base)      ((base) + (0x0058UL) + PMU_COUL_BASE)

/* Register description: eco_out_clin[31:24]寄存器。
   Bit domain definition UNION:  PMIC_ECO_OUT_CLIN_3_UNION */
#define PMIC_ECO_OUT_CLIN_3_ADDR(base)      ((base) + (0x0059UL) + PMU_COUL_BASE)

/* Register description: eco_out_clin[39:32]寄存器。
   Bit domain definition UNION:  PMIC_ECO_OUT_CLIN_4_UNION */
#define PMIC_ECO_OUT_CLIN_4_ADDR(base)      ((base) + (0x005AUL) + PMU_COUL_BASE)

/* Register description: eco_out_clout[7:0]寄存器。
   Bit domain definition UNION:  PMIC_ECO_OUT_CLOUT_0_UNION */
#define PMIC_ECO_OUT_CLOUT_0_ADDR(base)     ((base) + (0x005BUL) + PMU_COUL_BASE)

/* Register description: eco_out_clout[15:8]寄存器。
   Bit domain definition UNION:  PMIC_ECO_OUT_CLOUT_1_UNION */
#define PMIC_ECO_OUT_CLOUT_1_ADDR(base)     ((base) + (0x005CUL) + PMU_COUL_BASE)

/* Register description: eco_out_clout[23:16]寄存器。
   Bit domain definition UNION:  PMIC_ECO_OUT_CLOUT_2_UNION */
#define PMIC_ECO_OUT_CLOUT_2_ADDR(base)     ((base) + (0x005DUL) + PMU_COUL_BASE)

/* Register description: eco_out_clout[31:24]寄存器。
   Bit domain definition UNION:  PMIC_ECO_OUT_CLOUT_3_UNION */
#define PMIC_ECO_OUT_CLOUT_3_ADDR(base)     ((base) + (0x005EUL) + PMU_COUL_BASE)

/* Register description: eco_out_clout[39:32]寄存器。
   Bit domain definition UNION:  PMIC_ECO_OUT_CLOUT_4_UNION */
#define PMIC_ECO_OUT_CLOUT_4_ADDR(base)     ((base) + (0x005FUL) + PMU_COUL_BASE)

/* Register description: eco_out_temp[7:0]寄存器
   Bit domain definition UNION:  PMIC_ECO_OUT_TEMP_0_UNION */
#define PMIC_ECO_OUT_TEMP_0_ADDR(base)      ((base) + (0x0060UL) + PMU_COUL_BASE)

/* Register description: eco_out_temp[15:8]寄存器
   Bit domain definition UNION:  PMIC_ECO_OUT_TEMP_1_UNION */
#define PMIC_ECO_OUT_TEMP_1_ADDR(base)      ((base) + (0x0061UL) + PMU_COUL_BASE)

/* Register description: eco_out_temp[23:16]寄存器
   Bit domain definition UNION:  PMIC_ECO_OUT_TEMP_2_UNION */
#define PMIC_ECO_OUT_TEMP_2_ADDR(base)      ((base) + (0x0062UL) + PMU_COUL_BASE)

/* Register description: 库仑计DEBUG[7:0]温度寄存器。
   Bit domain definition UNION:  PMIC_TEMP0_RDATA_UNION */
#define PMIC_TEMP0_RDATA_ADDR(base)         ((base) + (0x0063UL) + PMU_COUL_BASE)

/* Register description: 库仑计DEBUG[15:8]温度寄存器。
   Bit domain definition UNION:  PMIC_TEMP1_RDATA_UNION */
#define PMIC_TEMP1_RDATA_ADDR(base)         ((base) + (0x0064UL) + PMU_COUL_BASE)

/* Register description: 库仑计DEBUG[23:16]温度寄存器。
   Bit domain definition UNION:  PMIC_TEMP2_RDATA_UNION */
#define PMIC_TEMP2_RDATA_ADDR(base)         ((base) + (0x0065UL) + PMU_COUL_BASE)

/* Register description: v_out_pre0[7:0]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE0_OUT0_UNION */
#define PMIC_V_PRE0_OUT0_ADDR(base)         ((base) + (0x0066UL) + PMU_COUL_BASE)

/* Register description: v_out_pre0[15:8]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE0_OUT1_UNION */
#define PMIC_V_PRE0_OUT1_ADDR(base)         ((base) + (0x0067UL) + PMU_COUL_BASE)

/* Register description: v_out_pre0[23:16]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE0_OUT2_UNION */
#define PMIC_V_PRE0_OUT2_ADDR(base)         ((base) + (0x0068UL) + PMU_COUL_BASE)

/* Register description: v_out_pre1[7:0]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE1_OUT0_UNION */
#define PMIC_V_PRE1_OUT0_ADDR(base)         ((base) + (0x0069UL) + PMU_COUL_BASE)

/* Register description: v_out_pre1[15:8]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE1_OUT1_UNION */
#define PMIC_V_PRE1_OUT1_ADDR(base)         ((base) + (0x006AUL) + PMU_COUL_BASE)

/* Register description: v_out_pre1[23:16]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE1_OUT2_UNION */
#define PMIC_V_PRE1_OUT2_ADDR(base)         ((base) + (0x006BUL) + PMU_COUL_BASE)

/* Register description: v_out_pre2[7:0]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE2_OUT0_UNION */
#define PMIC_V_PRE2_OUT0_ADDR(base)         ((base) + (0x006CUL) + PMU_COUL_BASE)

/* Register description: v_out_pre2[15:8]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE2_OUT1_UNION */
#define PMIC_V_PRE2_OUT1_ADDR(base)         ((base) + (0x006DUL) + PMU_COUL_BASE)

/* Register description: v_out_pre2[23:16]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE2_OUT2_UNION */
#define PMIC_V_PRE2_OUT2_ADDR(base)         ((base) + (0x006EUL) + PMU_COUL_BASE)

/* Register description: v_out_pre3[7:0]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE3_OUT0_UNION */
#define PMIC_V_PRE3_OUT0_ADDR(base)         ((base) + (0x006FUL) + PMU_COUL_BASE)

/* Register description: v_out_pre3[15:8]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE3_OUT1_UNION */
#define PMIC_V_PRE3_OUT1_ADDR(base)         ((base) + (0x0070UL) + PMU_COUL_BASE)

/* Register description: v_out_pre3[23:16]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE3_OUT2_UNION */
#define PMIC_V_PRE3_OUT2_ADDR(base)         ((base) + (0x0071UL) + PMU_COUL_BASE)

/* Register description: v_out_pre4[7:0]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE4_OUT0_UNION */
#define PMIC_V_PRE4_OUT0_ADDR(base)         ((base) + (0x0072UL) + PMU_COUL_BASE)

/* Register description: v_out_pre4[15:8]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE4_OUT1_UNION */
#define PMIC_V_PRE4_OUT1_ADDR(base)         ((base) + (0x0073UL) + PMU_COUL_BASE)

/* Register description: v_out_pre4[23:16]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE4_OUT2_UNION */
#define PMIC_V_PRE4_OUT2_ADDR(base)         ((base) + (0x0074UL) + PMU_COUL_BASE)

/* Register description: v_out_pre5[7:0]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE5_OUT0_UNION */
#define PMIC_V_PRE5_OUT0_ADDR(base)         ((base) + (0x0075UL) + PMU_COUL_BASE)

/* Register description: v_out_pre5[15:8]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE5_OUT1_UNION */
#define PMIC_V_PRE5_OUT1_ADDR(base)         ((base) + (0x0076UL) + PMU_COUL_BASE)

/* Register description: v_out_pre5[23:16]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE5_OUT2_UNION */
#define PMIC_V_PRE5_OUT2_ADDR(base)         ((base) + (0x0077UL) + PMU_COUL_BASE)

/* Register description: v_out_pre6[7:0]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE6_OUT0_UNION */
#define PMIC_V_PRE6_OUT0_ADDR(base)         ((base) + (0x0078UL) + PMU_COUL_BASE)

/* Register description: v_out_pre6[15:8]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE6_OUT1_UNION */
#define PMIC_V_PRE6_OUT1_ADDR(base)         ((base) + (0x0079UL) + PMU_COUL_BASE)

/* Register description: v_out_pre6[23:16]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE6_OUT2_UNION */
#define PMIC_V_PRE6_OUT2_ADDR(base)         ((base) + (0x007AUL) + PMU_COUL_BASE)

/* Register description: v_out_pre7[7:0]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE7_OUT0_UNION */
#define PMIC_V_PRE7_OUT0_ADDR(base)         ((base) + (0x007BUL) + PMU_COUL_BASE)

/* Register description: v_out_pre7[15:8]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE7_OUT1_UNION */
#define PMIC_V_PRE7_OUT1_ADDR(base)         ((base) + (0x007CUL) + PMU_COUL_BASE)

/* Register description: v_out_pre7[23:16]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE7_OUT2_UNION */
#define PMIC_V_PRE7_OUT2_ADDR(base)         ((base) + (0x007DUL) + PMU_COUL_BASE)

/* Register description: current_pre0[7:0]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE0_OUT0_UNION */
#define PMIC_CURRENT_PRE0_OUT0_ADDR(base)   ((base) + (0x007EUL) + PMU_COUL_BASE)

/* Register description: current_pre0[15:8]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE0_OUT1_UNION */
#define PMIC_CURRENT_PRE0_OUT1_ADDR(base)   ((base) + (0x007FUL) + PMU_COUL_BASE)

/* Register description: current_pre0[23:16]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE0_OUT2_UNION */
#define PMIC_CURRENT_PRE0_OUT2_ADDR(base)   ((base) + (0x0080UL) + PMU_COUL_BASE)

/* Register description: current_pre1[7:0]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE1_OUT0_UNION */
#define PMIC_CURRENT_PRE1_OUT0_ADDR(base)   ((base) + (0x0081UL) + PMU_COUL_BASE)

/* Register description: current_pre1[15:8]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE1_OUT1_UNION */
#define PMIC_CURRENT_PRE1_OUT1_ADDR(base)   ((base) + (0x0082UL) + PMU_COUL_BASE)

/* Register description: current_pre1[23:8]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE1_OUT2_UNION */
#define PMIC_CURRENT_PRE1_OUT2_ADDR(base)   ((base) + (0x0083UL) + PMU_COUL_BASE)

/* Register description: current_pre2[7:0]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE2_OUT0_UNION */
#define PMIC_CURRENT_PRE2_OUT0_ADDR(base)   ((base) + (0x0084UL) + PMU_COUL_BASE)

/* Register description: current_pre2[15:8]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE2_OUT1_UNION */
#define PMIC_CURRENT_PRE2_OUT1_ADDR(base)   ((base) + (0x0085UL) + PMU_COUL_BASE)

/* Register description: current_pre2[23:16]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE2_OUT2_UNION */
#define PMIC_CURRENT_PRE2_OUT2_ADDR(base)   ((base) + (0x0086UL) + PMU_COUL_BASE)

/* Register description: current_pre3[7:0]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE3_OUT0_UNION */
#define PMIC_CURRENT_PRE3_OUT0_ADDR(base)   ((base) + (0x0087UL) + PMU_COUL_BASE)

/* Register description: current_pre3[15:8]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE3_OUT1_UNION */
#define PMIC_CURRENT_PRE3_OUT1_ADDR(base)   ((base) + (0x0088UL) + PMU_COUL_BASE)

/* Register description: current_pre3[23:16]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE3_OUT2_UNION */
#define PMIC_CURRENT_PRE3_OUT2_ADDR(base)   ((base) + (0x0089UL) + PMU_COUL_BASE)

/* Register description: current_pre4[7:0]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE4_OUT0_UNION */
#define PMIC_CURRENT_PRE4_OUT0_ADDR(base)   ((base) + (0x008AUL) + PMU_COUL_BASE)

/* Register description: current_pre4[15:8]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE4_OUT1_UNION */
#define PMIC_CURRENT_PRE4_OUT1_ADDR(base)   ((base) + (0x008BUL) + PMU_COUL_BASE)

/* Register description: current_pre4[23:16]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE4_OUT2_UNION */
#define PMIC_CURRENT_PRE4_OUT2_ADDR(base)   ((base) + (0x008CUL) + PMU_COUL_BASE)

/* Register description: current_pre5[7:0]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE5_OUT0_UNION */
#define PMIC_CURRENT_PRE5_OUT0_ADDR(base)   ((base) + (0x008DUL) + PMU_COUL_BASE)

/* Register description: current_pre5[15:8]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE5_OUT1_UNION */
#define PMIC_CURRENT_PRE5_OUT1_ADDR(base)   ((base) + (0x008EUL) + PMU_COUL_BASE)

/* Register description: current_pre5[23:16]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE5_OUT2_UNION */
#define PMIC_CURRENT_PRE5_OUT2_ADDR(base)   ((base) + (0x008FUL) + PMU_COUL_BASE)

/* Register description: current_pre6[7:0]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE6_OUT0_UNION */
#define PMIC_CURRENT_PRE6_OUT0_ADDR(base)   ((base) + (0x0090UL) + PMU_COUL_BASE)

/* Register description: current_pre6[15:8]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE6_OUT1_UNION */
#define PMIC_CURRENT_PRE6_OUT1_ADDR(base)   ((base) + (0x0091UL) + PMU_COUL_BASE)

/* Register description: current_pre6[23:16]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE6_OUT2_UNION */
#define PMIC_CURRENT_PRE6_OUT2_ADDR(base)   ((base) + (0x0092UL) + PMU_COUL_BASE)

/* Register description: current_pre7[7:0]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE7_OUT0_UNION */
#define PMIC_CURRENT_PRE7_OUT0_ADDR(base)   ((base) + (0x0093UL) + PMU_COUL_BASE)

/* Register description: current_pre7[15:8]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE7_OUT1_UNION */
#define PMIC_CURRENT_PRE7_OUT1_ADDR(base)   ((base) + (0x0094UL) + PMU_COUL_BASE)

/* Register description: current_pre7[23:16]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE7_OUT2_UNION */
#define PMIC_CURRENT_PRE7_OUT2_ADDR(base)   ((base) + (0x0095UL) + PMU_COUL_BASE)

/* Register description: v_ocv_out_pre0[7:0]寄存器
   Bit domain definition UNION:  PMIC_V_OCV_PRE1_OUT0_UNION */
#define PMIC_V_OCV_PRE1_OUT0_ADDR(base)     ((base) + (0x0096UL) + PMU_COUL_BASE)

/* Register description: v_ocv_out_pre0[15:8]寄存器
   Bit domain definition UNION:  PMIC_V_OCV_PRE1_OUT1_UNION */
#define PMIC_V_OCV_PRE1_OUT1_ADDR(base)     ((base) + (0x0097UL) + PMU_COUL_BASE)

/* Register description: v_ocv_out_pre0[23:16]寄存器
   Bit domain definition UNION:  PMIC_V_OCV_PRE1_OUT2_UNION */
#define PMIC_V_OCV_PRE1_OUT2_ADDR(base)     ((base) + (0x0098UL) + PMU_COUL_BASE)

/* Register description: v_ocv_out_pre1[7:0]寄存器
   Bit domain definition UNION:  PMIC_V_OCV_PRE2_OUT0_UNION */
#define PMIC_V_OCV_PRE2_OUT0_ADDR(base)     ((base) + (0x0099UL) + PMU_COUL_BASE)

/* Register description: v_ocv_out_pre1[15:8]寄存器
   Bit domain definition UNION:  PMIC_V_OCV_PRE2_OUT1_UNION */
#define PMIC_V_OCV_PRE2_OUT1_ADDR(base)     ((base) + (0x009AUL) + PMU_COUL_BASE)

/* Register description: v_ocv_out_pre1[23:16]寄存器
   Bit domain definition UNION:  PMIC_V_OCV_PRE2_OUT2_UNION */
#define PMIC_V_OCV_PRE2_OUT2_ADDR(base)     ((base) + (0x009BUL) + PMU_COUL_BASE)

/* Register description: v_ocv_out_pre3[7:0]寄存器
   Bit domain definition UNION:  PMIC_V_OCV_PRE3_OUT0_UNION */
#define PMIC_V_OCV_PRE3_OUT0_ADDR(base)     ((base) + (0x009CUL) + PMU_COUL_BASE)

/* Register description: v_ocv_out_pre3[15:8]寄存器
   Bit domain definition UNION:  PMIC_V_OCV_PRE3_OUT1_UNION */
#define PMIC_V_OCV_PRE3_OUT1_ADDR(base)     ((base) + (0x009DUL) + PMU_COUL_BASE)

/* Register description: v_ocv_out_pre3[23:16]寄存器
   Bit domain definition UNION:  PMIC_V_OCV_PRE3_OUT2_UNION */
#define PMIC_V_OCV_PRE3_OUT2_ADDR(base)     ((base) + (0x009EUL) + PMU_COUL_BASE)

/* Register description: v_ocv_out_pre4[7:0]寄存器
   Bit domain definition UNION:  PMIC_V_OCV_PRE4_OUT0_UNION */
#define PMIC_V_OCV_PRE4_OUT0_ADDR(base)     ((base) + (0x009FUL) + PMU_COUL_BASE)

/* Register description: v_ocv_out_pre4[15:8]寄存器
   Bit domain definition UNION:  PMIC_V_OCV_PRE4_OUT1_UNION */
#define PMIC_V_OCV_PRE4_OUT1_ADDR(base)     ((base) + (0x00A0UL) + PMU_COUL_BASE)

/* Register description: v_ocv_out_pre4[23:16]寄存器
   Bit domain definition UNION:  PMIC_V_OCV_PRE4_OUT2_UNION */
#define PMIC_V_OCV_PRE4_OUT2_ADDR(base)     ((base) + (0x00A1UL) + PMU_COUL_BASE)

/* Register description: i_ocv_out_pre1[7:0]寄存器
   Bit domain definition UNION:  PMIC_I_OCV_PRE1_OUT0_UNION */
#define PMIC_I_OCV_PRE1_OUT0_ADDR(base)     ((base) + (0x00A2UL) + PMU_COUL_BASE)

/* Register description: i_ocv_out_pre1[15:8]寄存器
   Bit domain definition UNION:  PMIC_I_OCV_PRE1_OUT1_UNION */
#define PMIC_I_OCV_PRE1_OUT1_ADDR(base)     ((base) + (0x00A3UL) + PMU_COUL_BASE)

/* Register description: i_ocv_out_pre1[23:16]寄存器
   Bit domain definition UNION:  PMIC_I_OCV_PRE1_OUT2_UNION */
#define PMIC_I_OCV_PRE1_OUT2_ADDR(base)     ((base) + (0x00A4UL) + PMU_COUL_BASE)

/* Register description: i_ocv_out_pre2[7:0]寄存器
   Bit domain definition UNION:  PMIC_I_OCV_PRE2_OUT0_UNION */
#define PMIC_I_OCV_PRE2_OUT0_ADDR(base)     ((base) + (0x00A5UL) + PMU_COUL_BASE)

/* Register description: i_ocv_out_pre2[15:8]寄存器
   Bit domain definition UNION:  PMIC_I_OCV_PRE2_OUT1_UNION */
#define PMIC_I_OCV_PRE2_OUT1_ADDR(base)     ((base) + (0x00A6UL) + PMU_COUL_BASE)

/* Register description: i_ocv_out_pre2[23:16]寄存器
   Bit domain definition UNION:  PMIC_I_OCV_PRE2_OUT2_UNION */
#define PMIC_I_OCV_PRE2_OUT2_ADDR(base)     ((base) + (0x00A7UL) + PMU_COUL_BASE)

/* Register description: i_ocv_out_pre3[7:0]寄存器
   Bit domain definition UNION:  PMIC_I_OCV_PRE3_OUT0_UNION */
#define PMIC_I_OCV_PRE3_OUT0_ADDR(base)     ((base) + (0x00A8UL) + PMU_COUL_BASE)

/* Register description: i_ocv_out_pre3[15:8]寄存器
   Bit domain definition UNION:  PMIC_I_OCV_PRE3_OUT1_UNION */
#define PMIC_I_OCV_PRE3_OUT1_ADDR(base)     ((base) + (0x00A9UL) + PMU_COUL_BASE)

/* Register description: i_ocv_out_pre3[23:16]寄存器
   Bit domain definition UNION:  PMIC_I_OCV_PRE3_OUT2_UNION */
#define PMIC_I_OCV_PRE3_OUT2_ADDR(base)     ((base) + (0x00AAUL) + PMU_COUL_BASE)

/* Register description: i_ocv_out_pre4[7:0]寄存器
   Bit domain definition UNION:  PMIC_I_OCV_PRE4_OUT0_UNION */
#define PMIC_I_OCV_PRE4_OUT0_ADDR(base)     ((base) + (0x00ABUL) + PMU_COUL_BASE)

/* Register description: i_ocv_out_pre4[15:8]寄存器
   Bit domain definition UNION:  PMIC_I_OCV_PRE4_OUT1_UNION */
#define PMIC_I_OCV_PRE4_OUT1_ADDR(base)     ((base) + (0x00ACUL) + PMU_COUL_BASE)

/* Register description: i_ocv_out_pre4[23:16]寄存器
   Bit domain definition UNION:  PMIC_I_OCV_PRE4_OUT2_UNION */
#define PMIC_I_OCV_PRE4_OUT2_ADDR(base)     ((base) + (0x00ADUL) + PMU_COUL_BASE)

/* Register description: t_ocv_out_pre1[7:0]寄存器
   Bit domain definition UNION:  PMIC_T_OCV_PRE1_OUT0_UNION */
#define PMIC_T_OCV_PRE1_OUT0_ADDR(base)     ((base) + (0x00AEUL) + PMU_COUL_BASE)

/* Register description: t_ocv_out_pre1[15:8]寄存器
   Bit domain definition UNION:  PMIC_T_OCV_PRE1_OUT1_UNION */
#define PMIC_T_OCV_PRE1_OUT1_ADDR(base)     ((base) + (0x00AFUL) + PMU_COUL_BASE)

/* Register description: t_ocv_out_pre2[7:0]寄存器
   Bit domain definition UNION:  PMIC_T_OCV_PRE2_OUT0_UNION */
#define PMIC_T_OCV_PRE2_OUT0_ADDR(base)     ((base) + (0x00B0UL) + PMU_COUL_BASE)

/* Register description: t_ocv_out_pre2[15:8]寄存器
   Bit domain definition UNION:  PMIC_T_OCV_PRE2_OUT1_UNION */
#define PMIC_T_OCV_PRE2_OUT1_ADDR(base)     ((base) + (0x00B1UL) + PMU_COUL_BASE)

/* Register description: t_ocv_out_pre3[7:0]寄存器
   Bit domain definition UNION:  PMIC_T_OCV_PRE3_OUT0_UNION */
#define PMIC_T_OCV_PRE3_OUT0_ADDR(base)     ((base) + (0x00B2UL) + PMU_COUL_BASE)

/* Register description: t_ocv_out_pre3[15:8]寄存器
   Bit domain definition UNION:  PMIC_T_OCV_PRE3_OUT1_UNION */
#define PMIC_T_OCV_PRE3_OUT1_ADDR(base)     ((base) + (0x00B3UL) + PMU_COUL_BASE)

/* Register description: t_ocv_out_pre4[7:0]寄存器
   Bit domain definition UNION:  PMIC_T_OCV_PRE4_OUT0_UNION */
#define PMIC_T_OCV_PRE4_OUT0_ADDR(base)     ((base) + (0x00B4UL) + PMU_COUL_BASE)

/* Register description: t_ocv_out_pre4[12:8]寄存器
   Bit domain definition UNION:  PMIC_T_OCV_PRE4_OUT1_UNION */
#define PMIC_T_OCV_PRE4_OUT1_ADDR(base)     ((base) + (0x00B5UL) + PMU_COUL_BASE)

/* Register description: rtc_ocv寄存器
   Bit domain definition UNION:  PMIC_RTC_OCV_OUT_UNION */
#define PMIC_RTC_OCV_OUT_ADDR(base)         ((base) + (0x00B6UL) + PMU_COUL_BASE)

/* Register description: slide_i_data0[7:0]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_I_DATA0_OUT0_UNION */
#define PMIC_SLIDE_I_DATA0_OUT0_ADDR(base)  ((base) + (0x00B7UL) + PMU_COUL_BASE)

/* Register description: slide_i_data0[15:8]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_I_DATA0_OUT1_UNION */
#define PMIC_SLIDE_I_DATA0_OUT1_ADDR(base)  ((base) + (0x00B8UL) + PMU_COUL_BASE)

/* Register description: slide_i_data0[23:16]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_I_DATA0_OUT2_UNION */
#define PMIC_SLIDE_I_DATA0_OUT2_ADDR(base)  ((base) + (0x00B9UL) + PMU_COUL_BASE)

/* Register description: slide_i_data1[7:0]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_I_DATA1_OUT0_UNION */
#define PMIC_SLIDE_I_DATA1_OUT0_ADDR(base)  ((base) + (0x00BAUL) + PMU_COUL_BASE)

/* Register description: slide_i_data1[15:8]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_I_DATA1_OUT1_UNION */
#define PMIC_SLIDE_I_DATA1_OUT1_ADDR(base)  ((base) + (0x00BBUL) + PMU_COUL_BASE)

/* Register description: slide_i_data1[23:16]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_I_DATA1_OUT2_UNION */
#define PMIC_SLIDE_I_DATA1_OUT2_ADDR(base)  ((base) + (0x00BCUL) + PMU_COUL_BASE)

/* Register description: slide_i_data2[7:0]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_I_DATA2_OUT0_UNION */
#define PMIC_SLIDE_I_DATA2_OUT0_ADDR(base)  ((base) + (0x00BDUL) + PMU_COUL_BASE)

/* Register description: slide_i_data2[15:8]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_I_DATA2_OUT1_UNION */
#define PMIC_SLIDE_I_DATA2_OUT1_ADDR(base)  ((base) + (0x00BEUL) + PMU_COUL_BASE)

/* Register description: slide_i_data2[23:16]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_I_DATA2_OUT2_UNION */
#define PMIC_SLIDE_I_DATA2_OUT2_ADDR(base)  ((base) + (0x00BFUL) + PMU_COUL_BASE)

/* Register description: slide_i_data3[7:0]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_I_DATA3_OUT0_UNION */
#define PMIC_SLIDE_I_DATA3_OUT0_ADDR(base)  ((base) + (0x00C0UL) + PMU_COUL_BASE)

/* Register description: slide_i_data3[15:8]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_I_DATA3_OUT1_UNION */
#define PMIC_SLIDE_I_DATA3_OUT1_ADDR(base)  ((base) + (0x00C1UL) + PMU_COUL_BASE)

/* Register description: slide_i_data3[23:16]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_I_DATA3_OUT2_UNION */
#define PMIC_SLIDE_I_DATA3_OUT2_ADDR(base)  ((base) + (0x00C2UL) + PMU_COUL_BASE)

/* Register description: slide_v_data0[7:0]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_V_DATA0_OUT0_UNION */
#define PMIC_SLIDE_V_DATA0_OUT0_ADDR(base)  ((base) + (0x00C3UL) + PMU_COUL_BASE)

/* Register description: slide_v_data0[15:8]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_V_DATA0_OUT1_UNION */
#define PMIC_SLIDE_V_DATA0_OUT1_ADDR(base)  ((base) + (0x00C4UL) + PMU_COUL_BASE)

/* Register description: slide_v_data0[23:16]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_V_DATA0_OUT2_UNION */
#define PMIC_SLIDE_V_DATA0_OUT2_ADDR(base)  ((base) + (0x00C5UL) + PMU_COUL_BASE)

/* Register description: slide_v_data17:0]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_V_DATA1_OUT0_UNION */
#define PMIC_SLIDE_V_DATA1_OUT0_ADDR(base)  ((base) + (0x00C6UL) + PMU_COUL_BASE)

/* Register description: slide_v_data1[15:8]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_V_DATA1_OUT1_UNION */
#define PMIC_SLIDE_V_DATA1_OUT1_ADDR(base)  ((base) + (0x00C7UL) + PMU_COUL_BASE)

/* Register description: slide_v_data1[23:16]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_V_DATA1_OUT2_UNION */
#define PMIC_SLIDE_V_DATA1_OUT2_ADDR(base)  ((base) + (0x00C8UL) + PMU_COUL_BASE)

/* Register description: slide_v_data2[7:0]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_V_DATA2_OUT0_UNION */
#define PMIC_SLIDE_V_DATA2_OUT0_ADDR(base)  ((base) + (0x00C9UL) + PMU_COUL_BASE)

/* Register description: slide_v_data2[15:8]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_V_DATA2_OUT1_UNION */
#define PMIC_SLIDE_V_DATA2_OUT1_ADDR(base)  ((base) + (0x00CAUL) + PMU_COUL_BASE)

/* Register description: slide_v_data2[23:16]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_V_DATA2_OUT2_UNION */
#define PMIC_SLIDE_V_DATA2_OUT2_ADDR(base)  ((base) + (0x00CBUL) + PMU_COUL_BASE)

/* Register description: slide_v_data3[7:0]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_V_DATA3_OUT0_UNION */
#define PMIC_SLIDE_V_DATA3_OUT0_ADDR(base)  ((base) + (0x00CCUL) + PMU_COUL_BASE)

/* Register description: slide_v_data3[15:8]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_V_DATA3_OUT1_UNION */
#define PMIC_SLIDE_V_DATA3_OUT1_ADDR(base)  ((base) + (0x00CDUL) + PMU_COUL_BASE)

/* Register description: slide_v_data3[23:16]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_V_DATA3_OUT2_UNION */
#define PMIC_SLIDE_V_DATA3_OUT2_ADDR(base)  ((base) + (0x00CEUL) + PMU_COUL_BASE)

/* Register description: slide_cnt_data[7:0]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_CNT_DATA_OUT0_UNION */
#define PMIC_SLIDE_CNT_DATA_OUT0_ADDR(base) ((base) + (0x00CFUL) + PMU_COUL_BASE)

/* Register description: slide_cnt_data[15:8]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_CNT_DATA_OUT1_UNION */
#define PMIC_SLIDE_CNT_DATA_OUT1_ADDR(base) ((base) + (0x00D0UL) + PMU_COUL_BASE)

/* Register description: slide_v_data[23:16]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_CNT_DATA_OUT2_UNION */
#define PMIC_SLIDE_CNT_DATA_OUT2_ADDR(base) ((base) + (0x00D1UL) + PMU_COUL_BASE)

/* Register description: v_drop_out_pre0[7:0]寄存器。
   Bit domain definition UNION:  PMIC_V_DROP_PRE0_OUT0_UNION */
#define PMIC_V_DROP_PRE0_OUT0_ADDR(base)    ((base) + (0x00D2UL) + PMU_COUL_BASE)

/* Register description: v_drop_out_pre0[15:8]寄存器。
   Bit domain definition UNION:  PMIC_V_DROP_PRE0_OUT1_UNION */
#define PMIC_V_DROP_PRE0_OUT1_ADDR(base)    ((base) + (0x00D3UL) + PMU_COUL_BASE)

/* Register description: v_drop_out_pre0[23:16]寄存器。
   Bit domain definition UNION:  PMIC_V_DROP_PRE0_OUT2_UNION */
#define PMIC_V_DROP_PRE0_OUT2_ADDR(base)    ((base) + (0x00D4UL) + PMU_COUL_BASE)

/* Register description: v_drop_out_pre1[7:0]寄存器。
   Bit domain definition UNION:  PMIC_V_DROP_PRE1_OUT0_UNION */
#define PMIC_V_DROP_PRE1_OUT0_ADDR(base)    ((base) + (0x00D5UL) + PMU_COUL_BASE)

/* Register description: v_drop_out_pre1[15:8]寄存器。
   Bit domain definition UNION:  PMIC_V_DROP_PRE1_OUT1_UNION */
#define PMIC_V_DROP_PRE1_OUT1_ADDR(base)    ((base) + (0x00D6UL) + PMU_COUL_BASE)

/* Register description: v_drop_out_pre1[23:16]寄存器。
   Bit domain definition UNION:  PMIC_V_DROP_PRE1_OUT2_UNION */
#define PMIC_V_DROP_PRE1_OUT2_ADDR(base)    ((base) + (0x00D7UL) + PMU_COUL_BASE)

/* Register description: v_drop_out_pre2[7:0]寄存器。
   Bit domain definition UNION:  PMIC_V_DROP_PRE2_OUT0_UNION */
#define PMIC_V_DROP_PRE2_OUT0_ADDR(base)    ((base) + (0x00D8UL) + PMU_COUL_BASE)

/* Register description: v_drop_out_pre2[15:8]寄存器。
   Bit domain definition UNION:  PMIC_V_DROP_PRE2_OUT1_UNION */
#define PMIC_V_DROP_PRE2_OUT1_ADDR(base)    ((base) + (0x00D9UL) + PMU_COUL_BASE)

/* Register description: v_drop_out_pre2[23:16]寄存器。
   Bit domain definition UNION:  PMIC_V_DROP_PRE2_OUT2_UNION */
#define PMIC_V_DROP_PRE2_OUT2_ADDR(base)    ((base) + (0x00DAUL) + PMU_COUL_BASE)

/* Register description: 库仑计DEBUG专用0寄存器。
   Bit domain definition UNION:  PMIC_CLJ_DEBUG0_UNION */
#define PMIC_CLJ_DEBUG0_ADDR(base)          ((base) + (0x0100UL) + PMU_COUL_BASE)

/* Register description: 库仑计DEBUG专用1寄存器。
   Bit domain definition UNION:  PMIC_CLJ_DEBUG1_UNION */
#define PMIC_CLJ_DEBUG1_ADDR(base)          ((base) + (0x0101UL) + PMU_COUL_BASE)

/* Register description: 库仑计DEBUG[7:0]无平均电流寄存器。
   Bit domain definition UNION:  PMIC_DEBUG_CIC_I0_UNION */
#define PMIC_DEBUG_CIC_I0_ADDR(base)        ((base) + (0x0102UL) + PMU_COUL_BASE)

/* Register description: 库仑计DEBUG[15:8]无平均电流寄存器。
   Bit domain definition UNION:  PMIC_DEBUG_CIC_I1_UNION */
#define PMIC_DEBUG_CIC_I1_ADDR(base)        ((base) + (0x0103UL) + PMU_COUL_BASE)

/* Register description: 库仑计DEBUG[23:16]无平均电流寄存器。
   Bit domain definition UNION:  PMIC_DEBUG_CIC_I2_UNION */
#define PMIC_DEBUG_CIC_I2_ADDR(base)        ((base) + (0x0104UL) + PMU_COUL_BASE)

/* Register description: 库仑计DEBUG[7:0]无平均电压寄存器。
   Bit domain definition UNION:  PMIC_DEBUG_CIC_V0_UNION */
#define PMIC_DEBUG_CIC_V0_ADDR(base)        ((base) + (0x0105UL) + PMU_COUL_BASE)

/* Register description: 库仑计DEBUG[15:8]无平均电压寄存器。
   Bit domain definition UNION:  PMIC_DEBUG_CIC_V1_UNION */
#define PMIC_DEBUG_CIC_V1_ADDR(base)        ((base) + (0x0106UL) + PMU_COUL_BASE)

/* Register description: 库仑计DEBUG[23:16]无平均电压寄存器。
   Bit domain definition UNION:  PMIC_DEBUG_CIC_V2_UNION */
#define PMIC_DEBUG_CIC_V2_ADDR(base)        ((base) + (0x0107UL) + PMU_COUL_BASE)

/* Register description: DEBUG寄存器写保护。
   Bit domain definition UNION:  PMIC_DEBUG_WRITE_PRO_UNION */
#define PMIC_DEBUG_WRITE_PRO_ADDR(base)     ((base) + (0x0108UL) + PMU_COUL_BASE)


#else


/* Register description: 库仑计中断寄存器。
   Bit domain definition UNION:  PMIC_COUL_IRQ_UNION */
#define PMIC_COUL_IRQ_ADDR(base)            ((base) + (0x0000) + PMU_COUL_BASE)

/* Register description: 库仑计中断屏蔽寄存器。
   Bit domain definition UNION:  PMIC_COUL_IRQ_MASK_UNION */
#define PMIC_COUL_IRQ_MASK_ADDR(base)       ((base) + (0x0001) + PMU_COUL_BASE)

/* Register description: 库仑计事件记录寄存器。
   Bit domain definition UNION:  PMIC_COUL_IRQ_NP_UNION */
#define PMIC_COUL_IRQ_NP_ADDR(base)         ((base) + (0x0002) + PMU_COUL_BASE)

/* Register description: 库仑计控制寄存器。
   Bit domain definition UNION:  PMIC_CLJ_CTRL_REG_UNION */
#define PMIC_CLJ_CTRL_REG_ADDR(base)        ((base) + (0x0003) + PMU_COUL_BASE)

/* Register description: 库仑计控制寄存器2
   Bit domain definition UNION:  PMIC_CLJ_CTRL_REGS2_UNION */
#define PMIC_CLJ_CTRL_REGS2_ADDR(base)      ((base) + (0x0004) + PMU_COUL_BASE)

/* Register description: 库仑计控制寄存器3
   Bit domain definition UNION:  PMIC_CLJ_CTRL_REGS3_UNION */
#define PMIC_CLJ_CTRL_REGS3_ADDR(base)      ((base) + (0x0005) + PMU_COUL_BASE)

/* Register description: 库仑计控制寄存器4
   Bit domain definition UNION:  PMIC_CLJ_CTRL_REGS4_UNION */
#define PMIC_CLJ_CTRL_REGS4_ADDR(base)      ((base) + (0x0006) + PMU_COUL_BASE)

/* Register description: 库仑计控制寄存器5
   Bit domain definition UNION:  PMIC_CLJ_CTRL_REGS5_UNION */
#define PMIC_CLJ_CTRL_REGS5_ADDR(base)      ((base) + (0x0007) + PMU_COUL_BASE)

/* Register description: CIC_CTRL配置寄存器
   Bit domain definition UNION:  PMIC_CIC_CTRL_UNION */
#define PMIC_CIC_CTRL_ADDR(base)            ((base) + (0x0008) + PMU_COUL_BASE)

/* Register description: COUL_TEMP配置状态寄存器
   Bit domain definition UNION:  PMIC_COUL_TEMP_CTRL_UNION */
#define PMIC_COUL_TEMP_CTRL_ADDR(base)      ((base) + (0x0009) + PMU_COUL_BASE)

/* Register description: 电流、电压通路配置寄存器
   Bit domain definition UNION:  PMIC_NP_COUL_VI_CTRL0_UNION */
#define PMIC_NP_COUL_VI_CTRL0_ADDR(base)    ((base) + (0x000A) + PMU_COUL_BASE)

/* Register description: 电流、电压通路配置寄存器
   Bit domain definition UNION:  PMIC_NP_COUL_VI_CTRL1_UNION */
#define PMIC_NP_COUL_VI_CTRL1_ADDR(base)    ((base) + (0x000B) + PMU_COUL_BASE)

/* Register description: 电流、电压通路配置寄存器
   Bit domain definition UNION:  PMIC_NP_COUL_VI_CTRL2_UNION */
#define PMIC_NP_COUL_VI_CTRL2_ADDR(base)    ((base) + (0x000C) + PMU_COUL_BASE)

/* Register description: 电流、电压通路配置寄存器
   Bit domain definition UNION:  PMIC_NP_COUL_VI_CTRL3_UNION */
#define PMIC_NP_COUL_VI_CTRL3_ADDR(base)    ((base) + (0x000D) + PMU_COUL_BASE)

/* Register description: 电流、电压通路配置寄存器
   Bit domain definition UNION:  PMIC_NP_COUL_VI_CTRL4_UNION */
#define PMIC_NP_COUL_VI_CTRL4_ADDR(base)    ((base) + (0x000E) + PMU_COUL_BASE)

/* Register description: 电流、电压通路配置寄存器
   Bit domain definition UNION:  PMIC_NP_COUL_VI_CTRL5_UNION */
#define PMIC_NP_COUL_VI_CTRL5_ADDR(base)    ((base) + (0x000F) + PMU_COUL_BASE)

/* Register description: 库仑计模拟保留0寄存器
   Bit domain definition UNION:  PMIC_NP_COUL_RESERVE0_UNION */
#define PMIC_NP_COUL_RESERVE0_ADDR(base)    ((base) + (0x0010) + PMU_COUL_BASE)

/* Register description: 库仑计模拟保留1寄存器。
   Bit domain definition UNION:  PMIC_NP_COUL_RESERVE1_UNION */
#define PMIC_NP_COUL_RESERVE1_ADDR(base)    ((base) + (0x0011) + PMU_COUL_BASE)

/* Register description: cl_out[7:0]寄存器。
   Bit domain definition UNION:  PMIC_CL_OUT0_UNION */
#define PMIC_CL_OUT0_ADDR(base)             ((base) + (0x0012) + PMU_COUL_BASE)

/* Register description: cl_out[15:8]寄存器。
   Bit domain definition UNION:  PMIC_CL_OUT1_UNION */
#define PMIC_CL_OUT1_ADDR(base)             ((base) + (0x0013) + PMU_COUL_BASE)

/* Register description: cl_out[23:16]寄存器。
   Bit domain definition UNION:  PMIC_CL_OUT2_UNION */
#define PMIC_CL_OUT2_ADDR(base)             ((base) + (0x0014) + PMU_COUL_BASE)

/* Register description: cl_out[31:24]寄存器。
   Bit domain definition UNION:  PMIC_CL_OUT3_UNION */
#define PMIC_CL_OUT3_ADDR(base)             ((base) + (0x0015) + PMU_COUL_BASE)

/* Register description: cl_out[39:32]寄存器。
   Bit domain definition UNION:  PMIC_CL_OUT4_UNION */
#define PMIC_CL_OUT4_ADDR(base)             ((base) + (0x0016) + PMU_COUL_BASE)

/* Register description: cl_in[7:0]寄存器。
   Bit domain definition UNION:  PMIC_CL_IN0_UNION */
#define PMIC_CL_IN0_ADDR(base)              ((base) + (0x0017) + PMU_COUL_BASE)

/* Register description: cl_in[15:8]寄存器。
   Bit domain definition UNION:  PMIC_CL_IN1_UNION */
#define PMIC_CL_IN1_ADDR(base)              ((base) + (0x0018) + PMU_COUL_BASE)

/* Register description: cl_in[23:16]寄存器。
   Bit domain definition UNION:  PMIC_CL_IN2_UNION */
#define PMIC_CL_IN2_ADDR(base)              ((base) + (0x0019) + PMU_COUL_BASE)

/* Register description: cl_in[31:24]寄存器。
   Bit domain definition UNION:  PMIC_CL_IN3_UNION */
#define PMIC_CL_IN3_ADDR(base)              ((base) + (0x001A) + PMU_COUL_BASE)

/* Register description: cl_in[39:32]寄存器。
   Bit domain definition UNION:  PMIC_CL_IN4_UNION */
#define PMIC_CL_IN4_ADDR(base)              ((base) + (0x001B) + PMU_COUL_BASE)

/* Register description: chg_timer[7:0]寄存器。
   Bit domain definition UNION:  PMIC_CHG_TIMER0_UNION */
#define PMIC_CHG_TIMER0_ADDR(base)          ((base) + (0x001C) + PMU_COUL_BASE)

/* Register description: chg_timer[15:8]寄存器。
   Bit domain definition UNION:  PMIC_CHG_TIMER1_UNION */
#define PMIC_CHG_TIMER1_ADDR(base)          ((base) + (0x001D) + PMU_COUL_BASE)

/* Register description: chg_timer[23:16]寄存器。
   Bit domain definition UNION:  PMIC_CHG_TIMER2_UNION */
#define PMIC_CHG_TIMER2_ADDR(base)          ((base) + (0x001E) + PMU_COUL_BASE)

/* Register description: chg_timer[31:24]寄存器。
   Bit domain definition UNION:  PMIC_CHG_TIMER3_UNION */
#define PMIC_CHG_TIMER3_ADDR(base)          ((base) + (0x001F) + PMU_COUL_BASE)

/* Register description: load_timer[7:0]寄存器。
   Bit domain definition UNION:  PMIC_LOAD_TIMER0_UNION */
#define PMIC_LOAD_TIMER0_ADDR(base)         ((base) + (0x0020) + PMU_COUL_BASE)

/* Register description: load_timer[15:8]寄存器。
   Bit domain definition UNION:  PMIC_LOAD_TIMER1_UNION */
#define PMIC_LOAD_TIMER1_ADDR(base)         ((base) + (0x0021) + PMU_COUL_BASE)

/* Register description: load_timer[23:16]寄存器。
   Bit domain definition UNION:  PMIC_LOAD_TIMER2_UNION */
#define PMIC_LOAD_TIMER2_ADDR(base)         ((base) + (0x0022) + PMU_COUL_BASE)

/* Register description: load_timer[31:24]寄存器。
   Bit domain definition UNION:  PMIC_LOAD_TIMER3_UNION */
#define PMIC_LOAD_TIMER3_ADDR(base)         ((base) + (0x0023) + PMU_COUL_BASE)

/* Register description: cl_int[7:0]寄存器。
   Bit domain definition UNION:  PMIC_CL_INT0_UNION */
#define PMIC_CL_INT0_ADDR(base)             ((base) + (0x0024) + PMU_COUL_BASE)

/* Register description: cl_int[15:8]寄存器。
   Bit domain definition UNION:  PMIC_CL_INT1_UNION */
#define PMIC_CL_INT1_ADDR(base)             ((base) + (0x0025) + PMU_COUL_BASE)

/* Register description: cl_int[23:16]寄存器。
   Bit domain definition UNION:  PMIC_CL_INT2_UNION */
#define PMIC_CL_INT2_ADDR(base)             ((base) + (0x0026) + PMU_COUL_BASE)

/* Register description: cl_int[31:24]寄存器。
   Bit domain definition UNION:  PMIC_CL_INT3_UNION */
#define PMIC_CL_INT3_ADDR(base)             ((base) + (0x0027) + PMU_COUL_BASE)

/* Register description: cl_int[39:32]寄存器。
   Bit domain definition UNION:  PMIC_CL_INT4_UNION */
#define PMIC_CL_INT4_ADDR(base)             ((base) + (0x0028) + PMU_COUL_BASE)

/* Register description: v_int[7:0]寄存器。
   Bit domain definition UNION:  PMIC_V_INT0_UNION */
#define PMIC_V_INT0_ADDR(base)              ((base) + (0x0029) + PMU_COUL_BASE)

/* Register description: v_int[15:8]寄存器。
   Bit domain definition UNION:  PMIC_V_INT1_UNION */
#define PMIC_V_INT1_ADDR(base)              ((base) + (0x002A) + PMU_COUL_BASE)

/* Register description: v_int[23:16]寄存器。
   Bit domain definition UNION:  PMIC_V_INT2_UNION */
#define PMIC_V_INT2_ADDR(base)              ((base) + (0x002B) + PMU_COUL_BASE)

/* Register description: i_out_gate[7:0]寄存器。
   Bit domain definition UNION:  PMIC_I_OUT_GATE0_UNION */
#define PMIC_I_OUT_GATE0_ADDR(base)         ((base) + (0x002C) + PMU_COUL_BASE)

/* Register description: i_out_gate[15:8]寄存器。
   Bit domain definition UNION:  PMIC_I_OUT_GATE1_UNION */
#define PMIC_I_OUT_GATE1_ADDR(base)         ((base) + (0x002D) + PMU_COUL_BASE)

/* Register description: i_out_gate[23:16]寄存器。
   Bit domain definition UNION:  PMIC_I_OUT_GATE2_UNION */
#define PMIC_I_OUT_GATE2_ADDR(base)         ((base) + (0x002E) + PMU_COUL_BASE)

/* Register description: i_in_gate[7:0]寄存器。
   Bit domain definition UNION:  PMIC_I_IN_GATE0_UNION */
#define PMIC_I_IN_GATE0_ADDR(base)          ((base) + (0x002F) + PMU_COUL_BASE)

/* Register description: i_in_gate[15:8]寄存器。
   Bit domain definition UNION:  PMIC_I_IN_GATE1_UNION */
#define PMIC_I_IN_GATE1_ADDR(base)          ((base) + (0x0030) + PMU_COUL_BASE)

/* Register description: i_in_gate[23:16]寄存器。
   Bit domain definition UNION:  PMIC_I_IN_GATE2_UNION */
#define PMIC_I_IN_GATE2_ADDR(base)          ((base) + (0x0031) + PMU_COUL_BASE)

/* Register description: 电流偏置调整[7:0]寄存器。
   Bit domain definition UNION:  PMIC_OFFSET_CURRENT_MOD_0_UNION */
#define PMIC_OFFSET_CURRENT_MOD_0_ADDR(base) ((base) + (0x0032) + PMU_COUL_BASE)

/* Register description: 电流偏置调整[15:8]寄存器。
   Bit domain definition UNION:  PMIC_OFFSET_CURRENT_MOD_1_UNION */
#define PMIC_OFFSET_CURRENT_MOD_1_ADDR(base) ((base) + (0x0033) + PMU_COUL_BASE)

/* Register description: 电流偏置调整[23:16]寄存器。
   Bit domain definition UNION:  PMIC_OFFSET_CURRENT_MOD_2_UNION */
#define PMIC_OFFSET_CURRENT_MOD_2_ADDR(base) ((base) + (0x0034) + PMU_COUL_BASE)

/* Register description: 电压偏置调整[7:0]寄存器。
   Bit domain definition UNION:  PMIC_OFFSET_VOLTAGE_MOD_0_UNION */
#define PMIC_OFFSET_VOLTAGE_MOD_0_ADDR(base) ((base) + (0x0035) + PMU_COUL_BASE)

/* Register description: 电压偏置调整[15:8]寄存器。
   Bit domain definition UNION:  PMIC_OFFSET_VOLTAGE_MOD_1_UNION */
#define PMIC_OFFSET_VOLTAGE_MOD_1_ADDR(base) ((base) + (0x0036) + PMU_COUL_BASE)

/* Register description: 电压偏置调整[23:16]寄存器。
   Bit domain definition UNION:  PMIC_OFFSET_VOLTAGE_MOD_2_UNION */
#define PMIC_OFFSET_VOLTAGE_MOD_2_ADDR(base) ((base) + (0x0037) + PMU_COUL_BASE)

/* Register description: VBAT跌落检测配置寄存器。
   Bit domain definition UNION:  PMIC_V_DROP_CTRL0_UNION */
#define PMIC_V_DROP_CTRL0_ADDR(base)        ((base) + (0x0038) + PMU_COUL_BASE)

/* Register description: 库仑状态计寄存器。
   Bit domain definition UNION:  PMIC_STATE_TEST_UNION */
#define PMIC_STATE_TEST_ADDR(base)          ((base) + (0x0040) + PMU_COUL_BASE)

/* Register description: 当前电流[7:0]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_0_UNION */
#define PMIC_CURRENT_0_ADDR(base)           ((base) + (0x0041) + PMU_COUL_BASE)

/* Register description: 当前电流[15:8]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_1_UNION */
#define PMIC_CURRENT_1_ADDR(base)           ((base) + (0x0042) + PMU_COUL_BASE)

/* Register description: 当前电流[23:16]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_2_UNION */
#define PMIC_CURRENT_2_ADDR(base)           ((base) + (0x0043) + PMU_COUL_BASE)

/* Register description: 当前电压[7:0]寄存器。
   Bit domain definition UNION:  PMIC_V_OUT_0_UNION */
#define PMIC_V_OUT_0_ADDR(base)             ((base) + (0x0044) + PMU_COUL_BASE)

/* Register description: 当前电压[15:8]寄存器。
   Bit domain definition UNION:  PMIC_V_OUT_1_UNION */
#define PMIC_V_OUT_1_ADDR(base)             ((base) + (0x0045) + PMU_COUL_BASE)

/* Register description: 当前电压[23:16]寄存器。
   Bit domain definition UNION:  PMIC_V_OUT_2_UNION */
#define PMIC_V_OUT_2_ADDR(base)             ((base) + (0x0046) + PMU_COUL_BASE)

/* Register description: offset_current[7:0]寄存器。
   Bit domain definition UNION:  PMIC_OFFSET_CURRENT0_UNION */
#define PMIC_OFFSET_CURRENT0_ADDR(base)     ((base) + (0x0047) + PMU_COUL_BASE)

/* Register description: offset_current[15:8]寄存器。
   Bit domain definition UNION:  PMIC_OFFSET_CURRENT1_UNION */
#define PMIC_OFFSET_CURRENT1_ADDR(base)     ((base) + (0x0048) + PMU_COUL_BASE)

/* Register description: offset_current[23:16]寄存器。
   Bit domain definition UNION:  PMIC_OFFSET_CURRENT2_UNION */
#define PMIC_OFFSET_CURRENT2_ADDR(base)     ((base) + (0x0049) + PMU_COUL_BASE)

/* Register description: offset_voltage[7:0]寄存器。
   Bit domain definition UNION:  PMIC_OFFSET_VOLTAGE0_UNION */
#define PMIC_OFFSET_VOLTAGE0_ADDR(base)     ((base) + (0x004A) + PMU_COUL_BASE)

/* Register description: offset_voltage[15:8]寄存器。
   Bit domain definition UNION:  PMIC_OFFSET_VOLTAGE1_UNION */
#define PMIC_OFFSET_VOLTAGE1_ADDR(base)     ((base) + (0x004B) + PMU_COUL_BASE)

/* Register description: offset_voltage[23:16]寄存器。
   Bit domain definition UNION:  PMIC_OFFSET_VOLTAGE2_UNION */
#define PMIC_OFFSET_VOLTAGE2_ADDR(base)     ((base) + (0x004C) + PMU_COUL_BASE)

/* Register description: v_ocv_data[7:0]寄存器。
   Bit domain definition UNION:  PMIC_OCV_VOLTAGE0_UNION */
#define PMIC_OCV_VOLTAGE0_ADDR(base)        ((base) + (0x004D) + PMU_COUL_BASE)

/* Register description: v_ocv_data[15:8]寄存器。
   Bit domain definition UNION:  PMIC_OCV_VOLTAGE1_UNION */
#define PMIC_OCV_VOLTAGE1_ADDR(base)        ((base) + (0x004E) + PMU_COUL_BASE)

/* Register description: v_ocv_data[23:16]寄存器。
   Bit domain definition UNION:  PMIC_OCV_VOLTAGE2_UNION */
#define PMIC_OCV_VOLTAGE2_ADDR(base)        ((base) + (0x004F) + PMU_COUL_BASE)

/* Register description: i_ocv_data[7:0]寄存器。
   Bit domain definition UNION:  PMIC_OCV_CURRENT0_UNION */
#define PMIC_OCV_CURRENT0_ADDR(base)        ((base) + (0x0050) + PMU_COUL_BASE)

/* Register description: i_ocv_data[15:8]寄存器。
   Bit domain definition UNION:  PMIC_OCV_CURRENT1_UNION */
#define PMIC_OCV_CURRENT1_ADDR(base)        ((base) + (0x0051) + PMU_COUL_BASE)

/* Register description: i_ocv_data[23:16]寄存器。
   Bit domain definition UNION:  PMIC_OCV_CURRENT2_UNION */
#define PMIC_OCV_CURRENT2_ADDR(base)        ((base) + (0x0052) + PMU_COUL_BASE)

/* Register description: t_ocv_data[7:0]寄存器。
   Bit domain definition UNION:  PMIC_OCV_TEMP0_UNION */
#define PMIC_OCV_TEMP0_ADDR(base)           ((base) + (0x0053) + PMU_COUL_BASE)

/* Register description: t_ocv_data[15:8]寄存器。
   Bit domain definition UNION:  PMIC_OCV_TEMP1_UNION */
#define PMIC_OCV_TEMP1_ADDR(base)           ((base) + (0x0054) + PMU_COUL_BASE)

/* Register description: t_ocv_data[23:16]寄存器。
   Bit domain definition UNION:  PMIC_OCV_TEMP2_UNION */
#define PMIC_OCV_TEMP2_ADDR(base)           ((base) + (0x0055) + PMU_COUL_BASE)

/* Register description: eco_out_clin[7:0]寄存器。
   Bit domain definition UNION:  PMIC_ECO_OUT_CLIN_0_UNION */
#define PMIC_ECO_OUT_CLIN_0_ADDR(base)      ((base) + (0x0056) + PMU_COUL_BASE)

/* Register description: eco_out_clin[15:8]寄存器。
   Bit domain definition UNION:  PMIC_ECO_OUT_CLIN_1_UNION */
#define PMIC_ECO_OUT_CLIN_1_ADDR(base)      ((base) + (0x0057) + PMU_COUL_BASE)

/* Register description: eco_out_clin[23:16]寄存器。
   Bit domain definition UNION:  PMIC_ECO_OUT_CLIN_2_UNION */
#define PMIC_ECO_OUT_CLIN_2_ADDR(base)      ((base) + (0x0058) + PMU_COUL_BASE)

/* Register description: eco_out_clin[31:24]寄存器。
   Bit domain definition UNION:  PMIC_ECO_OUT_CLIN_3_UNION */
#define PMIC_ECO_OUT_CLIN_3_ADDR(base)      ((base) + (0x0059) + PMU_COUL_BASE)

/* Register description: eco_out_clin[39:32]寄存器。
   Bit domain definition UNION:  PMIC_ECO_OUT_CLIN_4_UNION */
#define PMIC_ECO_OUT_CLIN_4_ADDR(base)      ((base) + (0x005A) + PMU_COUL_BASE)

/* Register description: eco_out_clout[7:0]寄存器。
   Bit domain definition UNION:  PMIC_ECO_OUT_CLOUT_0_UNION */
#define PMIC_ECO_OUT_CLOUT_0_ADDR(base)     ((base) + (0x005B) + PMU_COUL_BASE)

/* Register description: eco_out_clout[15:8]寄存器。
   Bit domain definition UNION:  PMIC_ECO_OUT_CLOUT_1_UNION */
#define PMIC_ECO_OUT_CLOUT_1_ADDR(base)     ((base) + (0x005C) + PMU_COUL_BASE)

/* Register description: eco_out_clout[23:16]寄存器。
   Bit domain definition UNION:  PMIC_ECO_OUT_CLOUT_2_UNION */
#define PMIC_ECO_OUT_CLOUT_2_ADDR(base)     ((base) + (0x005D) + PMU_COUL_BASE)

/* Register description: eco_out_clout[31:24]寄存器。
   Bit domain definition UNION:  PMIC_ECO_OUT_CLOUT_3_UNION */
#define PMIC_ECO_OUT_CLOUT_3_ADDR(base)     ((base) + (0x005E) + PMU_COUL_BASE)

/* Register description: eco_out_clout[39:32]寄存器。
   Bit domain definition UNION:  PMIC_ECO_OUT_CLOUT_4_UNION */
#define PMIC_ECO_OUT_CLOUT_4_ADDR(base)     ((base) + (0x005F) + PMU_COUL_BASE)

/* Register description: eco_out_temp[7:0]寄存器
   Bit domain definition UNION:  PMIC_ECO_OUT_TEMP_0_UNION */
#define PMIC_ECO_OUT_TEMP_0_ADDR(base)      ((base) + (0x0060) + PMU_COUL_BASE)

/* Register description: eco_out_temp[15:8]寄存器
   Bit domain definition UNION:  PMIC_ECO_OUT_TEMP_1_UNION */
#define PMIC_ECO_OUT_TEMP_1_ADDR(base)      ((base) + (0x0061) + PMU_COUL_BASE)

/* Register description: eco_out_temp[23:16]寄存器
   Bit domain definition UNION:  PMIC_ECO_OUT_TEMP_2_UNION */
#define PMIC_ECO_OUT_TEMP_2_ADDR(base)      ((base) + (0x0062) + PMU_COUL_BASE)

/* Register description: 库仑计DEBUG[7:0]温度寄存器。
   Bit domain definition UNION:  PMIC_TEMP0_RDATA_UNION */
#define PMIC_TEMP0_RDATA_ADDR(base)         ((base) + (0x0063) + PMU_COUL_BASE)

/* Register description: 库仑计DEBUG[15:8]温度寄存器。
   Bit domain definition UNION:  PMIC_TEMP1_RDATA_UNION */
#define PMIC_TEMP1_RDATA_ADDR(base)         ((base) + (0x0064) + PMU_COUL_BASE)

/* Register description: 库仑计DEBUG[23:16]温度寄存器。
   Bit domain definition UNION:  PMIC_TEMP2_RDATA_UNION */
#define PMIC_TEMP2_RDATA_ADDR(base)         ((base) + (0x0065) + PMU_COUL_BASE)

/* Register description: v_out_pre0[7:0]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE0_OUT0_UNION */
#define PMIC_V_PRE0_OUT0_ADDR(base)         ((base) + (0x0066) + PMU_COUL_BASE)

/* Register description: v_out_pre0[15:8]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE0_OUT1_UNION */
#define PMIC_V_PRE0_OUT1_ADDR(base)         ((base) + (0x0067) + PMU_COUL_BASE)

/* Register description: v_out_pre0[23:16]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE0_OUT2_UNION */
#define PMIC_V_PRE0_OUT2_ADDR(base)         ((base) + (0x0068) + PMU_COUL_BASE)

/* Register description: v_out_pre1[7:0]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE1_OUT0_UNION */
#define PMIC_V_PRE1_OUT0_ADDR(base)         ((base) + (0x0069) + PMU_COUL_BASE)

/* Register description: v_out_pre1[15:8]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE1_OUT1_UNION */
#define PMIC_V_PRE1_OUT1_ADDR(base)         ((base) + (0x006A) + PMU_COUL_BASE)

/* Register description: v_out_pre1[23:16]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE1_OUT2_UNION */
#define PMIC_V_PRE1_OUT2_ADDR(base)         ((base) + (0x006B) + PMU_COUL_BASE)

/* Register description: v_out_pre2[7:0]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE2_OUT0_UNION */
#define PMIC_V_PRE2_OUT0_ADDR(base)         ((base) + (0x006C) + PMU_COUL_BASE)

/* Register description: v_out_pre2[15:8]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE2_OUT1_UNION */
#define PMIC_V_PRE2_OUT1_ADDR(base)         ((base) + (0x006D) + PMU_COUL_BASE)

/* Register description: v_out_pre2[23:16]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE2_OUT2_UNION */
#define PMIC_V_PRE2_OUT2_ADDR(base)         ((base) + (0x006E) + PMU_COUL_BASE)

/* Register description: v_out_pre3[7:0]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE3_OUT0_UNION */
#define PMIC_V_PRE3_OUT0_ADDR(base)         ((base) + (0x006F) + PMU_COUL_BASE)

/* Register description: v_out_pre3[15:8]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE3_OUT1_UNION */
#define PMIC_V_PRE3_OUT1_ADDR(base)         ((base) + (0x0070) + PMU_COUL_BASE)

/* Register description: v_out_pre3[23:16]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE3_OUT2_UNION */
#define PMIC_V_PRE3_OUT2_ADDR(base)         ((base) + (0x0071) + PMU_COUL_BASE)

/* Register description: v_out_pre4[7:0]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE4_OUT0_UNION */
#define PMIC_V_PRE4_OUT0_ADDR(base)         ((base) + (0x0072) + PMU_COUL_BASE)

/* Register description: v_out_pre4[15:8]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE4_OUT1_UNION */
#define PMIC_V_PRE4_OUT1_ADDR(base)         ((base) + (0x0073) + PMU_COUL_BASE)

/* Register description: v_out_pre4[23:16]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE4_OUT2_UNION */
#define PMIC_V_PRE4_OUT2_ADDR(base)         ((base) + (0x0074) + PMU_COUL_BASE)

/* Register description: v_out_pre5[7:0]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE5_OUT0_UNION */
#define PMIC_V_PRE5_OUT0_ADDR(base)         ((base) + (0x0075) + PMU_COUL_BASE)

/* Register description: v_out_pre5[15:8]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE5_OUT1_UNION */
#define PMIC_V_PRE5_OUT1_ADDR(base)         ((base) + (0x0076) + PMU_COUL_BASE)

/* Register description: v_out_pre5[23:16]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE5_OUT2_UNION */
#define PMIC_V_PRE5_OUT2_ADDR(base)         ((base) + (0x0077) + PMU_COUL_BASE)

/* Register description: v_out_pre6[7:0]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE6_OUT0_UNION */
#define PMIC_V_PRE6_OUT0_ADDR(base)         ((base) + (0x0078) + PMU_COUL_BASE)

/* Register description: v_out_pre6[15:8]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE6_OUT1_UNION */
#define PMIC_V_PRE6_OUT1_ADDR(base)         ((base) + (0x0079) + PMU_COUL_BASE)

/* Register description: v_out_pre6[23:16]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE6_OUT2_UNION */
#define PMIC_V_PRE6_OUT2_ADDR(base)         ((base) + (0x007A) + PMU_COUL_BASE)

/* Register description: v_out_pre7[7:0]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE7_OUT0_UNION */
#define PMIC_V_PRE7_OUT0_ADDR(base)         ((base) + (0x007B) + PMU_COUL_BASE)

/* Register description: v_out_pre7[15:8]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE7_OUT1_UNION */
#define PMIC_V_PRE7_OUT1_ADDR(base)         ((base) + (0x007C) + PMU_COUL_BASE)

/* Register description: v_out_pre7[23:16]寄存器。
   Bit domain definition UNION:  PMIC_V_PRE7_OUT2_UNION */
#define PMIC_V_PRE7_OUT2_ADDR(base)         ((base) + (0x007D) + PMU_COUL_BASE)

/* Register description: current_pre0[7:0]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE0_OUT0_UNION */
#define PMIC_CURRENT_PRE0_OUT0_ADDR(base)   ((base) + (0x007E) + PMU_COUL_BASE)

/* Register description: current_pre0[15:8]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE0_OUT1_UNION */
#define PMIC_CURRENT_PRE0_OUT1_ADDR(base)   ((base) + (0x007F) + PMU_COUL_BASE)

/* Register description: current_pre0[23:16]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE0_OUT2_UNION */
#define PMIC_CURRENT_PRE0_OUT2_ADDR(base)   ((base) + (0x0080) + PMU_COUL_BASE)

/* Register description: current_pre1[7:0]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE1_OUT0_UNION */
#define PMIC_CURRENT_PRE1_OUT0_ADDR(base)   ((base) + (0x0081) + PMU_COUL_BASE)

/* Register description: current_pre1[15:8]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE1_OUT1_UNION */
#define PMIC_CURRENT_PRE1_OUT1_ADDR(base)   ((base) + (0x0082) + PMU_COUL_BASE)

/* Register description: current_pre1[23:8]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE1_OUT2_UNION */
#define PMIC_CURRENT_PRE1_OUT2_ADDR(base)   ((base) + (0x0083) + PMU_COUL_BASE)

/* Register description: current_pre2[7:0]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE2_OUT0_UNION */
#define PMIC_CURRENT_PRE2_OUT0_ADDR(base)   ((base) + (0x0084) + PMU_COUL_BASE)

/* Register description: current_pre2[15:8]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE2_OUT1_UNION */
#define PMIC_CURRENT_PRE2_OUT1_ADDR(base)   ((base) + (0x0085) + PMU_COUL_BASE)

/* Register description: current_pre2[23:16]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE2_OUT2_UNION */
#define PMIC_CURRENT_PRE2_OUT2_ADDR(base)   ((base) + (0x0086) + PMU_COUL_BASE)

/* Register description: current_pre3[7:0]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE3_OUT0_UNION */
#define PMIC_CURRENT_PRE3_OUT0_ADDR(base)   ((base) + (0x0087) + PMU_COUL_BASE)

/* Register description: current_pre3[15:8]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE3_OUT1_UNION */
#define PMIC_CURRENT_PRE3_OUT1_ADDR(base)   ((base) + (0x0088) + PMU_COUL_BASE)

/* Register description: current_pre3[23:16]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE3_OUT2_UNION */
#define PMIC_CURRENT_PRE3_OUT2_ADDR(base)   ((base) + (0x0089) + PMU_COUL_BASE)

/* Register description: current_pre4[7:0]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE4_OUT0_UNION */
#define PMIC_CURRENT_PRE4_OUT0_ADDR(base)   ((base) + (0x008A) + PMU_COUL_BASE)

/* Register description: current_pre4[15:8]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE4_OUT1_UNION */
#define PMIC_CURRENT_PRE4_OUT1_ADDR(base)   ((base) + (0x008B) + PMU_COUL_BASE)

/* Register description: current_pre4[23:16]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE4_OUT2_UNION */
#define PMIC_CURRENT_PRE4_OUT2_ADDR(base)   ((base) + (0x008C) + PMU_COUL_BASE)

/* Register description: current_pre5[7:0]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE5_OUT0_UNION */
#define PMIC_CURRENT_PRE5_OUT0_ADDR(base)   ((base) + (0x008D) + PMU_COUL_BASE)

/* Register description: current_pre5[15:8]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE5_OUT1_UNION */
#define PMIC_CURRENT_PRE5_OUT1_ADDR(base)   ((base) + (0x008E) + PMU_COUL_BASE)

/* Register description: current_pre5[23:16]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE5_OUT2_UNION */
#define PMIC_CURRENT_PRE5_OUT2_ADDR(base)   ((base) + (0x008F) + PMU_COUL_BASE)

/* Register description: current_pre6[7:0]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE6_OUT0_UNION */
#define PMIC_CURRENT_PRE6_OUT0_ADDR(base)   ((base) + (0x0090) + PMU_COUL_BASE)

/* Register description: current_pre6[15:8]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE6_OUT1_UNION */
#define PMIC_CURRENT_PRE6_OUT1_ADDR(base)   ((base) + (0x0091) + PMU_COUL_BASE)

/* Register description: current_pre6[23:16]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE6_OUT2_UNION */
#define PMIC_CURRENT_PRE6_OUT2_ADDR(base)   ((base) + (0x0092) + PMU_COUL_BASE)

/* Register description: current_pre7[7:0]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE7_OUT0_UNION */
#define PMIC_CURRENT_PRE7_OUT0_ADDR(base)   ((base) + (0x0093) + PMU_COUL_BASE)

/* Register description: current_pre7[15:8]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE7_OUT1_UNION */
#define PMIC_CURRENT_PRE7_OUT1_ADDR(base)   ((base) + (0x0094) + PMU_COUL_BASE)

/* Register description: current_pre7[23:16]寄存器。
   Bit domain definition UNION:  PMIC_CURRENT_PRE7_OUT2_UNION */
#define PMIC_CURRENT_PRE7_OUT2_ADDR(base)   ((base) + (0x0095) + PMU_COUL_BASE)

/* Register description: v_ocv_out_pre0[7:0]寄存器
   Bit domain definition UNION:  PMIC_V_OCV_PRE1_OUT0_UNION */
#define PMIC_V_OCV_PRE1_OUT0_ADDR(base)     ((base) + (0x0096) + PMU_COUL_BASE)

/* Register description: v_ocv_out_pre0[15:8]寄存器
   Bit domain definition UNION:  PMIC_V_OCV_PRE1_OUT1_UNION */
#define PMIC_V_OCV_PRE1_OUT1_ADDR(base)     ((base) + (0x0097) + PMU_COUL_BASE)

/* Register description: v_ocv_out_pre0[23:16]寄存器
   Bit domain definition UNION:  PMIC_V_OCV_PRE1_OUT2_UNION */
#define PMIC_V_OCV_PRE1_OUT2_ADDR(base)     ((base) + (0x0098) + PMU_COUL_BASE)

/* Register description: v_ocv_out_pre1[7:0]寄存器
   Bit domain definition UNION:  PMIC_V_OCV_PRE2_OUT0_UNION */
#define PMIC_V_OCV_PRE2_OUT0_ADDR(base)     ((base) + (0x0099) + PMU_COUL_BASE)

/* Register description: v_ocv_out_pre1[15:8]寄存器
   Bit domain definition UNION:  PMIC_V_OCV_PRE2_OUT1_UNION */
#define PMIC_V_OCV_PRE2_OUT1_ADDR(base)     ((base) + (0x009A) + PMU_COUL_BASE)

/* Register description: v_ocv_out_pre1[23:16]寄存器
   Bit domain definition UNION:  PMIC_V_OCV_PRE2_OUT2_UNION */
#define PMIC_V_OCV_PRE2_OUT2_ADDR(base)     ((base) + (0x009B) + PMU_COUL_BASE)

/* Register description: v_ocv_out_pre3[7:0]寄存器
   Bit domain definition UNION:  PMIC_V_OCV_PRE3_OUT0_UNION */
#define PMIC_V_OCV_PRE3_OUT0_ADDR(base)     ((base) + (0x009C) + PMU_COUL_BASE)

/* Register description: v_ocv_out_pre3[15:8]寄存器
   Bit domain definition UNION:  PMIC_V_OCV_PRE3_OUT1_UNION */
#define PMIC_V_OCV_PRE3_OUT1_ADDR(base)     ((base) + (0x009D) + PMU_COUL_BASE)

/* Register description: v_ocv_out_pre3[23:16]寄存器
   Bit domain definition UNION:  PMIC_V_OCV_PRE3_OUT2_UNION */
#define PMIC_V_OCV_PRE3_OUT2_ADDR(base)     ((base) + (0x009E) + PMU_COUL_BASE)

/* Register description: v_ocv_out_pre4[7:0]寄存器
   Bit domain definition UNION:  PMIC_V_OCV_PRE4_OUT0_UNION */
#define PMIC_V_OCV_PRE4_OUT0_ADDR(base)     ((base) + (0x009F) + PMU_COUL_BASE)

/* Register description: v_ocv_out_pre4[15:8]寄存器
   Bit domain definition UNION:  PMIC_V_OCV_PRE4_OUT1_UNION */
#define PMIC_V_OCV_PRE4_OUT1_ADDR(base)     ((base) + (0x00A0) + PMU_COUL_BASE)

/* Register description: v_ocv_out_pre4[23:16]寄存器
   Bit domain definition UNION:  PMIC_V_OCV_PRE4_OUT2_UNION */
#define PMIC_V_OCV_PRE4_OUT2_ADDR(base)     ((base) + (0x00A1) + PMU_COUL_BASE)

/* Register description: i_ocv_out_pre1[7:0]寄存器
   Bit domain definition UNION:  PMIC_I_OCV_PRE1_OUT0_UNION */
#define PMIC_I_OCV_PRE1_OUT0_ADDR(base)     ((base) + (0x00A2) + PMU_COUL_BASE)

/* Register description: i_ocv_out_pre1[15:8]寄存器
   Bit domain definition UNION:  PMIC_I_OCV_PRE1_OUT1_UNION */
#define PMIC_I_OCV_PRE1_OUT1_ADDR(base)     ((base) + (0x00A3) + PMU_COUL_BASE)

/* Register description: i_ocv_out_pre1[23:16]寄存器
   Bit domain definition UNION:  PMIC_I_OCV_PRE1_OUT2_UNION */
#define PMIC_I_OCV_PRE1_OUT2_ADDR(base)     ((base) + (0x00A4) + PMU_COUL_BASE)

/* Register description: i_ocv_out_pre2[7:0]寄存器
   Bit domain definition UNION:  PMIC_I_OCV_PRE2_OUT0_UNION */
#define PMIC_I_OCV_PRE2_OUT0_ADDR(base)     ((base) + (0x00A5) + PMU_COUL_BASE)

/* Register description: i_ocv_out_pre2[15:8]寄存器
   Bit domain definition UNION:  PMIC_I_OCV_PRE2_OUT1_UNION */
#define PMIC_I_OCV_PRE2_OUT1_ADDR(base)     ((base) + (0x00A6) + PMU_COUL_BASE)

/* Register description: i_ocv_out_pre2[23:16]寄存器
   Bit domain definition UNION:  PMIC_I_OCV_PRE2_OUT2_UNION */
#define PMIC_I_OCV_PRE2_OUT2_ADDR(base)     ((base) + (0x00A7) + PMU_COUL_BASE)

/* Register description: i_ocv_out_pre3[7:0]寄存器
   Bit domain definition UNION:  PMIC_I_OCV_PRE3_OUT0_UNION */
#define PMIC_I_OCV_PRE3_OUT0_ADDR(base)     ((base) + (0x00A8) + PMU_COUL_BASE)

/* Register description: i_ocv_out_pre3[15:8]寄存器
   Bit domain definition UNION:  PMIC_I_OCV_PRE3_OUT1_UNION */
#define PMIC_I_OCV_PRE3_OUT1_ADDR(base)     ((base) + (0x00A9) + PMU_COUL_BASE)

/* Register description: i_ocv_out_pre3[23:16]寄存器
   Bit domain definition UNION:  PMIC_I_OCV_PRE3_OUT2_UNION */
#define PMIC_I_OCV_PRE3_OUT2_ADDR(base)     ((base) + (0x00AA) + PMU_COUL_BASE)

/* Register description: i_ocv_out_pre4[7:0]寄存器
   Bit domain definition UNION:  PMIC_I_OCV_PRE4_OUT0_UNION */
#define PMIC_I_OCV_PRE4_OUT0_ADDR(base)     ((base) + (0x00AB) + PMU_COUL_BASE)

/* Register description: i_ocv_out_pre4[15:8]寄存器
   Bit domain definition UNION:  PMIC_I_OCV_PRE4_OUT1_UNION */
#define PMIC_I_OCV_PRE4_OUT1_ADDR(base)     ((base) + (0x00AC) + PMU_COUL_BASE)

/* Register description: i_ocv_out_pre4[23:16]寄存器
   Bit domain definition UNION:  PMIC_I_OCV_PRE4_OUT2_UNION */
#define PMIC_I_OCV_PRE4_OUT2_ADDR(base)     ((base) + (0x00AD) + PMU_COUL_BASE)

/* Register description: t_ocv_out_pre1[7:0]寄存器
   Bit domain definition UNION:  PMIC_T_OCV_PRE1_OUT0_UNION */
#define PMIC_T_OCV_PRE1_OUT0_ADDR(base)     ((base) + (0x00AE) + PMU_COUL_BASE)

/* Register description: t_ocv_out_pre1[15:8]寄存器
   Bit domain definition UNION:  PMIC_T_OCV_PRE1_OUT1_UNION */
#define PMIC_T_OCV_PRE1_OUT1_ADDR(base)     ((base) + (0x00AF) + PMU_COUL_BASE)

/* Register description: t_ocv_out_pre2[7:0]寄存器
   Bit domain definition UNION:  PMIC_T_OCV_PRE2_OUT0_UNION */
#define PMIC_T_OCV_PRE2_OUT0_ADDR(base)     ((base) + (0x00B0) + PMU_COUL_BASE)

/* Register description: t_ocv_out_pre2[15:8]寄存器
   Bit domain definition UNION:  PMIC_T_OCV_PRE2_OUT1_UNION */
#define PMIC_T_OCV_PRE2_OUT1_ADDR(base)     ((base) + (0x00B1) + PMU_COUL_BASE)

/* Register description: t_ocv_out_pre3[7:0]寄存器
   Bit domain definition UNION:  PMIC_T_OCV_PRE3_OUT0_UNION */
#define PMIC_T_OCV_PRE3_OUT0_ADDR(base)     ((base) + (0x00B2) + PMU_COUL_BASE)

/* Register description: t_ocv_out_pre3[15:8]寄存器
   Bit domain definition UNION:  PMIC_T_OCV_PRE3_OUT1_UNION */
#define PMIC_T_OCV_PRE3_OUT1_ADDR(base)     ((base) + (0x00B3) + PMU_COUL_BASE)

/* Register description: t_ocv_out_pre4[7:0]寄存器
   Bit domain definition UNION:  PMIC_T_OCV_PRE4_OUT0_UNION */
#define PMIC_T_OCV_PRE4_OUT0_ADDR(base)     ((base) + (0x00B4) + PMU_COUL_BASE)

/* Register description: t_ocv_out_pre4[12:8]寄存器
   Bit domain definition UNION:  PMIC_T_OCV_PRE4_OUT1_UNION */
#define PMIC_T_OCV_PRE4_OUT1_ADDR(base)     ((base) + (0x00B5) + PMU_COUL_BASE)

/* Register description: rtc_ocv寄存器
   Bit domain definition UNION:  PMIC_RTC_OCV_OUT_UNION */
#define PMIC_RTC_OCV_OUT_ADDR(base)         ((base) + (0x00B6) + PMU_COUL_BASE)

/* Register description: slide_i_data0[7:0]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_I_DATA0_OUT0_UNION */
#define PMIC_SLIDE_I_DATA0_OUT0_ADDR(base)  ((base) + (0x00B7) + PMU_COUL_BASE)

/* Register description: slide_i_data0[15:8]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_I_DATA0_OUT1_UNION */
#define PMIC_SLIDE_I_DATA0_OUT1_ADDR(base)  ((base) + (0x00B8) + PMU_COUL_BASE)

/* Register description: slide_i_data0[23:16]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_I_DATA0_OUT2_UNION */
#define PMIC_SLIDE_I_DATA0_OUT2_ADDR(base)  ((base) + (0x00B9) + PMU_COUL_BASE)

/* Register description: slide_i_data1[7:0]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_I_DATA1_OUT0_UNION */
#define PMIC_SLIDE_I_DATA1_OUT0_ADDR(base)  ((base) + (0x00BA) + PMU_COUL_BASE)

/* Register description: slide_i_data1[15:8]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_I_DATA1_OUT1_UNION */
#define PMIC_SLIDE_I_DATA1_OUT1_ADDR(base)  ((base) + (0x00BB) + PMU_COUL_BASE)

/* Register description: slide_i_data1[23:16]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_I_DATA1_OUT2_UNION */
#define PMIC_SLIDE_I_DATA1_OUT2_ADDR(base)  ((base) + (0x00BC) + PMU_COUL_BASE)

/* Register description: slide_i_data2[7:0]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_I_DATA2_OUT0_UNION */
#define PMIC_SLIDE_I_DATA2_OUT0_ADDR(base)  ((base) + (0x00BD) + PMU_COUL_BASE)

/* Register description: slide_i_data2[15:8]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_I_DATA2_OUT1_UNION */
#define PMIC_SLIDE_I_DATA2_OUT1_ADDR(base)  ((base) + (0x00BE) + PMU_COUL_BASE)

/* Register description: slide_i_data2[23:16]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_I_DATA2_OUT2_UNION */
#define PMIC_SLIDE_I_DATA2_OUT2_ADDR(base)  ((base) + (0x00BF) + PMU_COUL_BASE)

/* Register description: slide_i_data3[7:0]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_I_DATA3_OUT0_UNION */
#define PMIC_SLIDE_I_DATA3_OUT0_ADDR(base)  ((base) + (0x00C0) + PMU_COUL_BASE)

/* Register description: slide_i_data3[15:8]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_I_DATA3_OUT1_UNION */
#define PMIC_SLIDE_I_DATA3_OUT1_ADDR(base)  ((base) + (0x00C1) + PMU_COUL_BASE)

/* Register description: slide_i_data3[23:16]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_I_DATA3_OUT2_UNION */
#define PMIC_SLIDE_I_DATA3_OUT2_ADDR(base)  ((base) + (0x00C2) + PMU_COUL_BASE)

/* Register description: slide_v_data0[7:0]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_V_DATA0_OUT0_UNION */
#define PMIC_SLIDE_V_DATA0_OUT0_ADDR(base)  ((base) + (0x00C3) + PMU_COUL_BASE)

/* Register description: slide_v_data0[15:8]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_V_DATA0_OUT1_UNION */
#define PMIC_SLIDE_V_DATA0_OUT1_ADDR(base)  ((base) + (0x00C4) + PMU_COUL_BASE)

/* Register description: slide_v_data0[23:16]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_V_DATA0_OUT2_UNION */
#define PMIC_SLIDE_V_DATA0_OUT2_ADDR(base)  ((base) + (0x00C5) + PMU_COUL_BASE)

/* Register description: slide_v_data17:0]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_V_DATA1_OUT0_UNION */
#define PMIC_SLIDE_V_DATA1_OUT0_ADDR(base)  ((base) + (0x00C6) + PMU_COUL_BASE)

/* Register description: slide_v_data1[15:8]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_V_DATA1_OUT1_UNION */
#define PMIC_SLIDE_V_DATA1_OUT1_ADDR(base)  ((base) + (0x00C7) + PMU_COUL_BASE)

/* Register description: slide_v_data1[23:16]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_V_DATA1_OUT2_UNION */
#define PMIC_SLIDE_V_DATA1_OUT2_ADDR(base)  ((base) + (0x00C8) + PMU_COUL_BASE)

/* Register description: slide_v_data2[7:0]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_V_DATA2_OUT0_UNION */
#define PMIC_SLIDE_V_DATA2_OUT0_ADDR(base)  ((base) + (0x00C9) + PMU_COUL_BASE)

/* Register description: slide_v_data2[15:8]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_V_DATA2_OUT1_UNION */
#define PMIC_SLIDE_V_DATA2_OUT1_ADDR(base)  ((base) + (0x00CA) + PMU_COUL_BASE)

/* Register description: slide_v_data2[23:16]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_V_DATA2_OUT2_UNION */
#define PMIC_SLIDE_V_DATA2_OUT2_ADDR(base)  ((base) + (0x00CB) + PMU_COUL_BASE)

/* Register description: slide_v_data3[7:0]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_V_DATA3_OUT0_UNION */
#define PMIC_SLIDE_V_DATA3_OUT0_ADDR(base)  ((base) + (0x00CC) + PMU_COUL_BASE)

/* Register description: slide_v_data3[15:8]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_V_DATA3_OUT1_UNION */
#define PMIC_SLIDE_V_DATA3_OUT1_ADDR(base)  ((base) + (0x00CD) + PMU_COUL_BASE)

/* Register description: slide_v_data3[23:16]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_V_DATA3_OUT2_UNION */
#define PMIC_SLIDE_V_DATA3_OUT2_ADDR(base)  ((base) + (0x00CE) + PMU_COUL_BASE)

/* Register description: slide_cnt_data[7:0]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_CNT_DATA_OUT0_UNION */
#define PMIC_SLIDE_CNT_DATA_OUT0_ADDR(base) ((base) + (0x00CF) + PMU_COUL_BASE)

/* Register description: slide_cnt_data[15:8]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_CNT_DATA_OUT1_UNION */
#define PMIC_SLIDE_CNT_DATA_OUT1_ADDR(base) ((base) + (0x00D0) + PMU_COUL_BASE)

/* Register description: slide_v_data[23:16]寄存器
   Bit domain definition UNION:  PMIC_SLIDE_CNT_DATA_OUT2_UNION */
#define PMIC_SLIDE_CNT_DATA_OUT2_ADDR(base) ((base) + (0x00D1) + PMU_COUL_BASE)

/* Register description: v_drop_out_pre0[7:0]寄存器。
   Bit domain definition UNION:  PMIC_V_DROP_PRE0_OUT0_UNION */
#define PMIC_V_DROP_PRE0_OUT0_ADDR(base)    ((base) + (0x00D2) + PMU_COUL_BASE)

/* Register description: v_drop_out_pre0[15:8]寄存器。
   Bit domain definition UNION:  PMIC_V_DROP_PRE0_OUT1_UNION */
#define PMIC_V_DROP_PRE0_OUT1_ADDR(base)    ((base) + (0x00D3) + PMU_COUL_BASE)

/* Register description: v_drop_out_pre0[23:16]寄存器。
   Bit domain definition UNION:  PMIC_V_DROP_PRE0_OUT2_UNION */
#define PMIC_V_DROP_PRE0_OUT2_ADDR(base)    ((base) + (0x00D4) + PMU_COUL_BASE)

/* Register description: v_drop_out_pre1[7:0]寄存器。
   Bit domain definition UNION:  PMIC_V_DROP_PRE1_OUT0_UNION */
#define PMIC_V_DROP_PRE1_OUT0_ADDR(base)    ((base) + (0x00D5) + PMU_COUL_BASE)

/* Register description: v_drop_out_pre1[15:8]寄存器。
   Bit domain definition UNION:  PMIC_V_DROP_PRE1_OUT1_UNION */
#define PMIC_V_DROP_PRE1_OUT1_ADDR(base)    ((base) + (0x00D6) + PMU_COUL_BASE)

/* Register description: v_drop_out_pre1[23:16]寄存器。
   Bit domain definition UNION:  PMIC_V_DROP_PRE1_OUT2_UNION */
#define PMIC_V_DROP_PRE1_OUT2_ADDR(base)    ((base) + (0x00D7) + PMU_COUL_BASE)

/* Register description: v_drop_out_pre2[7:0]寄存器。
   Bit domain definition UNION:  PMIC_V_DROP_PRE2_OUT0_UNION */
#define PMIC_V_DROP_PRE2_OUT0_ADDR(base)    ((base) + (0x00D8) + PMU_COUL_BASE)

/* Register description: v_drop_out_pre2[15:8]寄存器。
   Bit domain definition UNION:  PMIC_V_DROP_PRE2_OUT1_UNION */
#define PMIC_V_DROP_PRE2_OUT1_ADDR(base)    ((base) + (0x00D9) + PMU_COUL_BASE)

/* Register description: v_drop_out_pre2[23:16]寄存器。
   Bit domain definition UNION:  PMIC_V_DROP_PRE2_OUT2_UNION */
#define PMIC_V_DROP_PRE2_OUT2_ADDR(base)    ((base) + (0x00DA) + PMU_COUL_BASE)

/* Register description: 库仑计DEBUG专用0寄存器。
   Bit domain definition UNION:  PMIC_CLJ_DEBUG0_UNION */
#define PMIC_CLJ_DEBUG0_ADDR(base)          ((base) + (0x0100) + PMU_COUL_BASE)

/* Register description: 库仑计DEBUG专用1寄存器。
   Bit domain definition UNION:  PMIC_CLJ_DEBUG1_UNION */
#define PMIC_CLJ_DEBUG1_ADDR(base)          ((base) + (0x0101) + PMU_COUL_BASE)

/* Register description: 库仑计DEBUG[7:0]无平均电流寄存器。
   Bit domain definition UNION:  PMIC_DEBUG_CIC_I0_UNION */
#define PMIC_DEBUG_CIC_I0_ADDR(base)        ((base) + (0x0102) + PMU_COUL_BASE)

/* Register description: 库仑计DEBUG[15:8]无平均电流寄存器。
   Bit domain definition UNION:  PMIC_DEBUG_CIC_I1_UNION */
#define PMIC_DEBUG_CIC_I1_ADDR(base)        ((base) + (0x0103) + PMU_COUL_BASE)

/* Register description: 库仑计DEBUG[23:16]无平均电流寄存器。
   Bit domain definition UNION:  PMIC_DEBUG_CIC_I2_UNION */
#define PMIC_DEBUG_CIC_I2_ADDR(base)        ((base) + (0x0104) + PMU_COUL_BASE)

/* Register description: 库仑计DEBUG[7:0]无平均电压寄存器。
   Bit domain definition UNION:  PMIC_DEBUG_CIC_V0_UNION */
#define PMIC_DEBUG_CIC_V0_ADDR(base)        ((base) + (0x0105) + PMU_COUL_BASE)

/* Register description: 库仑计DEBUG[15:8]无平均电压寄存器。
   Bit domain definition UNION:  PMIC_DEBUG_CIC_V1_UNION */
#define PMIC_DEBUG_CIC_V1_ADDR(base)        ((base) + (0x0106) + PMU_COUL_BASE)

/* Register description: 库仑计DEBUG[23:16]无平均电压寄存器。
   Bit domain definition UNION:  PMIC_DEBUG_CIC_V2_UNION */
#define PMIC_DEBUG_CIC_V2_ADDR(base)        ((base) + (0x0107) + PMU_COUL_BASE)

/* Register description: DEBUG寄存器写保护。
   Bit domain definition UNION:  PMIC_DEBUG_WRITE_PRO_UNION */
#define PMIC_DEBUG_WRITE_PRO_ADDR(base)     ((base) + (0x0108) + PMU_COUL_BASE)


#endif


/****************************************************************************
                     (14/17) PMU_RTC
 ****************************************************************************/
#define PMU_RTC_BASE     (0x6000)
#ifndef __SOC_H_FOR_ASM__


/* Register description: RTC当前时间寄存器bit[7:0]。
   Bit domain definition UNION:  PMIC_RTCDR0_UNION */
#define PMIC_RTCDR0_ADDR(base)              ((base) + (0x0000UL) + PMU_RTC_BASE)

/* Register description: RTC当前时间寄存器bit[15:8]。
   Bit domain definition UNION:  PMIC_RTCDR1_UNION */
#define PMIC_RTCDR1_ADDR(base)              ((base) + (0x0001UL) + PMU_RTC_BASE)

/* Register description: RTC当前时间寄存器bit[23:16]。
   Bit domain definition UNION:  PMIC_RTCDR2_UNION */
#define PMIC_RTCDR2_ADDR(base)              ((base) + (0x0002UL) + PMU_RTC_BASE)

/* Register description: RTC当前时间寄存器bit[31:24]。
   Bit domain definition UNION:  PMIC_RTCDR3_UNION */
#define PMIC_RTCDR3_ADDR(base)              ((base) + (0x0003UL) + PMU_RTC_BASE)

/* Register description: RTC比较寄存器bit[7:0]。
   Bit domain definition UNION:  PMIC_RTCMR0_UNION */
#define PMIC_RTCMR0_ADDR(base)              ((base) + (0x0004UL) + PMU_RTC_BASE)

/* Register description: RTC比较寄存器bit[15:8]。
   Bit domain definition UNION:  PMIC_RTCMR1_UNION */
#define PMIC_RTCMR1_ADDR(base)              ((base) + (0x0005UL) + PMU_RTC_BASE)

/* Register description: RTC比较寄存器bit[23:16]。
   Bit domain definition UNION:  PMIC_RTCMR2_UNION */
#define PMIC_RTCMR2_ADDR(base)              ((base) + (0x0006UL) + PMU_RTC_BASE)

/* Register description: RTC比较寄存器bit[31:24]。
   Bit domain definition UNION:  PMIC_RTCMR3_UNION */
#define PMIC_RTCMR3_ADDR(base)              ((base) + (0x0007UL) + PMU_RTC_BASE)

/* Register description: RTC加载寄存器bit[7:0]。
   Bit domain definition UNION:  PMIC_RTCLR0_UNION */
#define PMIC_RTCLR0_ADDR(base)              ((base) + (0x0008UL) + PMU_RTC_BASE)

/* Register description: RTC加载寄存器bit[15:8]。
   Bit domain definition UNION:  PMIC_RTCLR1_UNION */
#define PMIC_RTCLR1_ADDR(base)              ((base) + (0x0009UL) + PMU_RTC_BASE)

/* Register description: RTC加载寄存器bit[23:16]。
   Bit domain definition UNION:  PMIC_RTCLR2_UNION */
#define PMIC_RTCLR2_ADDR(base)              ((base) + (0x000AUL) + PMU_RTC_BASE)

/* Register description: RTC加载寄存器bit[31:24]。
   Bit domain definition UNION:  PMIC_RTCLR3_UNION */
#define PMIC_RTCLR3_ADDR(base)              ((base) + (0x000BUL) + PMU_RTC_BASE)

/* Register description: RTC控制寄存器。
   Bit domain definition UNION:  PMIC_RTCCTRL_UNION */
#define PMIC_RTCCTRL_ADDR(base)             ((base) + (0x000CUL) + PMU_RTC_BASE)

/* Register description: CRC_VALUE[7:0]寄存器。
   Bit domain definition UNION:  PMIC_CRC_VAULE0_UNION */
#define PMIC_CRC_VAULE0_ADDR(base)          ((base) + (0x000DUL) + PMU_RTC_BASE)

/* Register description: CRC_VALUE[15:8]寄存器。
   Bit domain definition UNION:  PMIC_CRC_VAULE1_UNION */
#define PMIC_CRC_VAULE1_ADDR(base)          ((base) + (0x000EUL) + PMU_RTC_BASE)

/* Register description: CRC_VALUE[20:16]寄存器。
   Bit domain definition UNION:  PMIC_CRC_VAULE2_UNION */
#define PMIC_CRC_VAULE2_ADDR(base)          ((base) + (0x000FUL) + PMU_RTC_BASE)

/* Register description: RTC上电拍照[7:0]寄存器。
   Bit domain definition UNION:  PMIC_RTC_PWRUP_TIMER0_UNION */
#define PMIC_RTC_PWRUP_TIMER0_ADDR(base)    ((base) + (0x0010UL) + PMU_RTC_BASE)

/* Register description: RTC上电拍照[15:8]寄存器。
   Bit domain definition UNION:  PMIC_RTC_PWRUP_TIMER1_UNION */
#define PMIC_RTC_PWRUP_TIMER1_ADDR(base)    ((base) + (0x0011UL) + PMU_RTC_BASE)

/* Register description: RTC上电拍照[23:16]寄存器。
   Bit domain definition UNION:  PMIC_RTC_PWRUP_TIMER2_UNION */
#define PMIC_RTC_PWRUP_TIMER2_ADDR(base)    ((base) + (0x0012UL) + PMU_RTC_BASE)

/* Register description: RTC上电拍照[31:24]寄存器。
   Bit domain definition UNION:  PMIC_RTC_PWRUP_TIMER3_UNION */
#define PMIC_RTC_PWRUP_TIMER3_ADDR(base)    ((base) + (0x0013UL) + PMU_RTC_BASE)

/* Register description: RTC下电拍照[7:0]寄存器。
   Bit domain definition UNION:  PMIC_RTC_PWRDOWN_TIMER0_UNION */
#define PMIC_RTC_PWRDOWN_TIMER0_ADDR(base)  ((base) + (0x0014UL) + PMU_RTC_BASE)

/* Register description: RTC下电拍照[15:8]寄存器。
   Bit domain definition UNION:  PMIC_RTC_PWRDOWN_TIMER1_UNION */
#define PMIC_RTC_PWRDOWN_TIMER1_ADDR(base)  ((base) + (0x0015UL) + PMU_RTC_BASE)

/* Register description: RTC下电拍照[23:16]寄存器。
   Bit domain definition UNION:  PMIC_RTC_PWRDOWN_TIMER2_UNION */
#define PMIC_RTC_PWRDOWN_TIMER2_ADDR(base)  ((base) + (0x0016UL) + PMU_RTC_BASE)

/* Register description: RTC下电拍照[31:24]寄存器。
   Bit domain definition UNION:  PMIC_RTC_PWRDOWN_TIMER3_UNION */
#define PMIC_RTC_PWRDOWN_TIMER3_ADDR(base)  ((base) + (0x0017UL) + PMU_RTC_BASE)


#else


/* Register description: RTC当前时间寄存器bit[7:0]。
   Bit domain definition UNION:  PMIC_RTCDR0_UNION */
#define PMIC_RTCDR0_ADDR(base)              ((base) + (0x0000) + PMU_RTC_BASE)

/* Register description: RTC当前时间寄存器bit[15:8]。
   Bit domain definition UNION:  PMIC_RTCDR1_UNION */
#define PMIC_RTCDR1_ADDR(base)              ((base) + (0x0001) + PMU_RTC_BASE)

/* Register description: RTC当前时间寄存器bit[23:16]。
   Bit domain definition UNION:  PMIC_RTCDR2_UNION */
#define PMIC_RTCDR2_ADDR(base)              ((base) + (0x0002) + PMU_RTC_BASE)

/* Register description: RTC当前时间寄存器bit[31:24]。
   Bit domain definition UNION:  PMIC_RTCDR3_UNION */
#define PMIC_RTCDR3_ADDR(base)              ((base) + (0x0003) + PMU_RTC_BASE)

/* Register description: RTC比较寄存器bit[7:0]。
   Bit domain definition UNION:  PMIC_RTCMR0_UNION */
#define PMIC_RTCMR0_ADDR(base)              ((base) + (0x0004) + PMU_RTC_BASE)

/* Register description: RTC比较寄存器bit[15:8]。
   Bit domain definition UNION:  PMIC_RTCMR1_UNION */
#define PMIC_RTCMR1_ADDR(base)              ((base) + (0x0005) + PMU_RTC_BASE)

/* Register description: RTC比较寄存器bit[23:16]。
   Bit domain definition UNION:  PMIC_RTCMR2_UNION */
#define PMIC_RTCMR2_ADDR(base)              ((base) + (0x0006) + PMU_RTC_BASE)

/* Register description: RTC比较寄存器bit[31:24]。
   Bit domain definition UNION:  PMIC_RTCMR3_UNION */
#define PMIC_RTCMR3_ADDR(base)              ((base) + (0x0007) + PMU_RTC_BASE)

/* Register description: RTC加载寄存器bit[7:0]。
   Bit domain definition UNION:  PMIC_RTCLR0_UNION */
#define PMIC_RTCLR0_ADDR(base)              ((base) + (0x0008) + PMU_RTC_BASE)

/* Register description: RTC加载寄存器bit[15:8]。
   Bit domain definition UNION:  PMIC_RTCLR1_UNION */
#define PMIC_RTCLR1_ADDR(base)              ((base) + (0x0009) + PMU_RTC_BASE)

/* Register description: RTC加载寄存器bit[23:16]。
   Bit domain definition UNION:  PMIC_RTCLR2_UNION */
#define PMIC_RTCLR2_ADDR(base)              ((base) + (0x000A) + PMU_RTC_BASE)

/* Register description: RTC加载寄存器bit[31:24]。
   Bit domain definition UNION:  PMIC_RTCLR3_UNION */
#define PMIC_RTCLR3_ADDR(base)              ((base) + (0x000B) + PMU_RTC_BASE)

/* Register description: RTC控制寄存器。
   Bit domain definition UNION:  PMIC_RTCCTRL_UNION */
#define PMIC_RTCCTRL_ADDR(base)             ((base) + (0x000C) + PMU_RTC_BASE)

/* Register description: CRC_VALUE[7:0]寄存器。
   Bit domain definition UNION:  PMIC_CRC_VAULE0_UNION */
#define PMIC_CRC_VAULE0_ADDR(base)          ((base) + (0x000D) + PMU_RTC_BASE)

/* Register description: CRC_VALUE[15:8]寄存器。
   Bit domain definition UNION:  PMIC_CRC_VAULE1_UNION */
#define PMIC_CRC_VAULE1_ADDR(base)          ((base) + (0x000E) + PMU_RTC_BASE)

/* Register description: CRC_VALUE[20:16]寄存器。
   Bit domain definition UNION:  PMIC_CRC_VAULE2_UNION */
#define PMIC_CRC_VAULE2_ADDR(base)          ((base) + (0x000F) + PMU_RTC_BASE)

/* Register description: RTC上电拍照[7:0]寄存器。
   Bit domain definition UNION:  PMIC_RTC_PWRUP_TIMER0_UNION */
#define PMIC_RTC_PWRUP_TIMER0_ADDR(base)    ((base) + (0x0010) + PMU_RTC_BASE)

/* Register description: RTC上电拍照[15:8]寄存器。
   Bit domain definition UNION:  PMIC_RTC_PWRUP_TIMER1_UNION */
#define PMIC_RTC_PWRUP_TIMER1_ADDR(base)    ((base) + (0x0011) + PMU_RTC_BASE)

/* Register description: RTC上电拍照[23:16]寄存器。
   Bit domain definition UNION:  PMIC_RTC_PWRUP_TIMER2_UNION */
#define PMIC_RTC_PWRUP_TIMER2_ADDR(base)    ((base) + (0x0012) + PMU_RTC_BASE)

/* Register description: RTC上电拍照[31:24]寄存器。
   Bit domain definition UNION:  PMIC_RTC_PWRUP_TIMER3_UNION */
#define PMIC_RTC_PWRUP_TIMER3_ADDR(base)    ((base) + (0x0013) + PMU_RTC_BASE)

/* Register description: RTC下电拍照[7:0]寄存器。
   Bit domain definition UNION:  PMIC_RTC_PWRDOWN_TIMER0_UNION */
#define PMIC_RTC_PWRDOWN_TIMER0_ADDR(base)  ((base) + (0x0014) + PMU_RTC_BASE)

/* Register description: RTC下电拍照[15:8]寄存器。
   Bit domain definition UNION:  PMIC_RTC_PWRDOWN_TIMER1_UNION */
#define PMIC_RTC_PWRDOWN_TIMER1_ADDR(base)  ((base) + (0x0015) + PMU_RTC_BASE)

/* Register description: RTC下电拍照[23:16]寄存器。
   Bit domain definition UNION:  PMIC_RTC_PWRDOWN_TIMER2_UNION */
#define PMIC_RTC_PWRDOWN_TIMER2_ADDR(base)  ((base) + (0x0016) + PMU_RTC_BASE)

/* Register description: RTC下电拍照[31:24]寄存器。
   Bit domain definition UNION:  PMIC_RTC_PWRDOWN_TIMER3_UNION */
#define PMIC_RTC_PWRDOWN_TIMER3_ADDR(base)  ((base) + (0x0017) + PMU_RTC_BASE)


#endif


/****************************************************************************
                     (15/17) PMU_LRA
 ****************************************************************************/
#define PMU_LRA_BASE     (0x7000)
#ifndef __SOC_H_FOR_ASM__


/* Register description: 马达驱动寄存器
   Bit domain definition UNION:  PMIC_LRA_CTRL_UNION */
#define PMIC_LRA_CTRL_ADDR(base)            ((base) + (0x000UL) + PMU_LRA_BASE)

/* Register description: 马达刹车寄存器
   Bit domain definition UNION:  PMIC_BRAKE_CTRL_UNION */
#define PMIC_BRAKE_CTRL_ADDR(base)          ((base) + (0x001UL) + PMU_LRA_BASE)

/* Register description: overdive半周期数最大最小值配置寄存器
   Bit domain definition UNION:  PMIC_DRV_H_L_NUM_UNION */
#define PMIC_DRV_H_L_NUM_ADDR(base)         ((base) + (0x002UL) + PMU_LRA_BASE)

/* Register description: brake半周期数最大值配置寄存器
   Bit domain definition UNION:  PMIC_BRK_H_NUM_UNION */
#define PMIC_BRK_H_NUM_ADDR(base)           ((base) + (0x003UL) + PMU_LRA_BASE)

/* Register description: 驱动时间步进寄存器
   Bit domain definition UNION:  PMIC_LRA_CFG0_UNION */
#define PMIC_LRA_CFG0_ADDR(base)            ((base) + (0x004UL) + PMU_LRA_BASE)

/* Register description: 步进续流配置寄存器
   Bit domain definition UNION:  PMIC_LRA_CFG1_UNION */
#define PMIC_LRA_CFG1_ADDR(base)            ((base) + (0x005UL) + PMU_LRA_BASE)

/* Register description: 驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_DRV_TIME_CFG_UNION */
#define PMIC_DRV_TIME_CFG_ADDR(base)        ((base) + (0x006UL) + PMU_LRA_BASE)

/* Register description: Tmax配置寄存器
   Bit domain definition UNION:  PMIC_MAX_TIME_CFG_UNION */
#define PMIC_MAX_TIME_CFG_ADDR(base)        ((base) + (0x007UL) + PMU_LRA_BASE)

/* Register description: BEMF检测超时时间配置寄存器
   Bit domain definition UNION:  PMIC_BEMF_OUT_CFG_UNION */
#define PMIC_BEMF_OUT_CFG_ADDR(base)        ((base) + (0x008UL) + PMU_LRA_BASE)

/* Register description: BEMF检测预留时间配置寄存器
   Bit domain definition UNION:  PMIC_BEMF_TIME_UNION */
#define PMIC_BEMF_TIME_ADDR(base)           ((base) + (0x009UL) + PMU_LRA_BASE)

/* Register description: 初始占空比配置寄存器[7:0]
   Bit domain definition UNION:  PMIC_DUTY_INIT_CFG_LOW_UNION */
#define PMIC_DUTY_INIT_CFG_LOW_ADDR(base)   ((base) + (0x00AUL) + PMU_LRA_BASE)

/* Register description: 初始占空比配置寄存器[11:8]
   Bit domain definition UNION:  PMIC_DUTY_INIT_CFG_HIGH_UNION */
#define PMIC_DUTY_INIT_CFG_HIGH_ADDR(base)  ((base) + (0x00BUL) + PMU_LRA_BASE)

/* Register description: OVERDRIVE占空比补偿寄存器
   Bit domain definition UNION:  PMIC_DUTY_OVDR_CPS_UNION */
#define PMIC_DUTY_OVDR_CPS_ADDR(base)       ((base) + (0x00CUL) + PMU_LRA_BASE)

/* Register description: OVERDRIVE占空比配置寄存器[7:0]
   Bit domain definition UNION:  PMIC_DUTY_OVDR_CFG_LOW_UNION */
#define PMIC_DUTY_OVDR_CFG_LOW_ADDR(base)   ((base) + (0x00DUL) + PMU_LRA_BASE)

/* Register description: OVERDRIVE占空比配置寄存器[11:8]
   Bit domain definition UNION:  PMIC_DUTY_OVDR_CFG_HIGH_UNION */
#define PMIC_DUTY_OVDR_CFG_HIGH_ADDR(base)  ((base) + (0x00EUL) + PMU_LRA_BASE)

/* Register description: NORMAL占空比补偿寄存器
   Bit domain definition UNION:  PMIC_DUTY_NORMAL_CPS_UNION */
#define PMIC_DUTY_NORMAL_CPS_ADDR(base)     ((base) + (0x00FUL) + PMU_LRA_BASE)

/* Register description: NORMAL占空比配置寄存器[7:0]
   Bit domain definition UNION:  PMIC_DUTY_NORMAL_CFG_LOW_UNION */
#define PMIC_DUTY_NORMAL_CFG_LOW_ADDR(base) ((base) + (0x010UL) + PMU_LRA_BASE)

/* Register description: NORMAL占空比配置寄存器[11:8]
   Bit domain definition UNION:  PMIC_DUTY_NORMAL_CFG_HIGH_UNION */
#define PMIC_DUTY_NORMAL_CFG_HIGH_ADDR(base) ((base) + (0x011UL) + PMU_LRA_BASE)

/* Register description: BRAKEONE占空比配置寄存器0
   Bit domain definition UNION:  PMIC_DUTY_BRAKE_CPS_UNION */
#define PMIC_DUTY_BRAKE_CPS_ADDR(base)      ((base) + (0x012UL) + PMU_LRA_BASE)

/* Register description: BRAKEONE占空比配置寄存器[7:0]
   Bit domain definition UNION:  PMIC_DUTY_BRAKE_CFG_LOW_UNION */
#define PMIC_DUTY_BRAKE_CFG_LOW_ADDR(base)  ((base) + (0x013UL) + PMU_LRA_BASE)

/* Register description: BRAKEONE占空比配置寄存器[11:8]
   Bit domain definition UNION:  PMIC_DUTY_BRAKE_CFG_HIGH_UNION */
#define PMIC_DUTY_BRAKE_CFG_HIGH_ADDR(base) ((base) + (0x014UL) + PMU_LRA_BASE)

/* Register description: BRAKE第二阶段k1配置寄存器[7:0]
   Bit domain definition UNION:  PMIC_EOB_K_1_LOW_UNION */
#define PMIC_EOB_K_1_LOW_ADDR(base)         ((base) + (0x015UL) + PMU_LRA_BASE)

/* Register description: BRAKE第二阶段k1配置寄存器[15:8]
   Bit domain definition UNION:  PMIC_EOB_K_1_HIGH_UNION */
#define PMIC_EOB_K_1_HIGH_ADDR(base)        ((base) + (0x016UL) + PMU_LRA_BASE)

/* Register description: BRAKE第二阶段k2配置寄存器[7:0]
   Bit domain definition UNION:  PMIC_EOB_K_2_LOW_UNION */
#define PMIC_EOB_K_2_LOW_ADDR(base)         ((base) + (0x017UL) + PMU_LRA_BASE)

/* Register description: BRAKE第二阶段k2配置寄存器[15:8]
   Bit domain definition UNION:  PMIC_EOB_K_2_HIGH_UNION */
#define PMIC_EOB_K_2_HIGH_ADDR(base)        ((base) + (0x018UL) + PMU_LRA_BASE)

/* Register description: ADC最大最小值差值阈值配置寄存器
   Bit domain definition UNION:  PMIC_ADC_MAX_MIN_TH_UNION */
#define PMIC_ADC_MAX_MIN_TH_ADDR(base)      ((base) + (0x019UL) + PMU_LRA_BASE)

/* Register description: 结束OVDRIVE阈值电压[7:0]寄存器
   Bit domain definition UNION:  PMIC_TH_BOOST_V_CFG_LOW_UNION */
#define PMIC_TH_BOOST_V_CFG_LOW_ADDR(base)  ((base) + (0x01AUL) + PMU_LRA_BASE)

/* Register description: 结束OVDRIVE阈值电压[11:8]寄存器
   Bit domain definition UNION:  PMIC_TH_BOOST_V_CFG_HIGH_UNION */
#define PMIC_TH_BOOST_V_CFG_HIGH_ADDR(base) ((base) + (0x01BUL) + PMU_LRA_BASE)

/* Register description: Gate1配置寄存器[7:0]
   Bit domain definition UNION:  PMIC_GATE_VOLTAGE1_LOW_UNION */
#define PMIC_GATE_VOLTAGE1_LOW_ADDR(base)   ((base) + (0x01CUL) + PMU_LRA_BASE)

/* Register description: Gate1配置寄存器[11:8]
   Bit domain definition UNION:  PMIC_GATE_VOLTAGE1_HIGH_UNION */
#define PMIC_GATE_VOLTAGE1_HIGH_ADDR(base)  ((base) + (0x01DUL) + PMU_LRA_BASE)

/* Register description: Gate2配置寄存器[7:0]
   Bit domain definition UNION:  PMIC_GATE_VOLTAGE2_LOW_UNION */
#define PMIC_GATE_VOLTAGE2_LOW_ADDR(base)   ((base) + (0x01EUL) + PMU_LRA_BASE)

/* Register description: Gate2配置寄存器[11:8]
   Bit domain definition UNION:  PMIC_GATE_VOLTAGE2_HIGH_UNION */
#define PMIC_GATE_VOLTAGE2_HIGH_ADDR(base)  ((base) + (0x01FUL) + PMU_LRA_BASE)

/* Register description: Gate3配置寄存器[7:0]
   Bit domain definition UNION:  PMIC_GATE_VOLTAGE3_LOW_UNION */
#define PMIC_GATE_VOLTAGE3_LOW_ADDR(base)   ((base) + (0x020UL) + PMU_LRA_BASE)

/* Register description: Gate3配置寄存器[11:8]
   Bit domain definition UNION:  PMIC_GATE_VOLTAGE3_HIGH_UNION */
#define PMIC_GATE_VOLTAGE3_HIGH_ADDR(base)  ((base) + (0x021UL) + PMU_LRA_BASE)

/* Register description: BRAKE阶段误差阈值电压配置寄存器[7:0]
   Bit domain definition UNION:  PMIC_BRK_BEMF_MIN_CFG_L_UNION */
#define PMIC_BRK_BEMF_MIN_CFG_L_ADDR(base)  ((base) + (0x022UL) + PMU_LRA_BASE)

/* Register description: BRAKE阶段误差阈值电压配置寄存器[11:8]
   Bit domain definition UNION:  PMIC_BRK_BEMF_MIN_CFG_H_UNION */
#define PMIC_BRK_BEMF_MIN_CFG_H_ADDR(base)  ((base) + (0x023UL) + PMU_LRA_BASE)

/* Register description: Uref配置寄存器[7:0]
   Bit domain definition UNION:  PMIC_REF_U_CFG_L_UNION */
#define PMIC_REF_U_CFG_L_ADDR(base)         ((base) + (0x024UL) + PMU_LRA_BASE)

/* Register description: Uref配置寄存器[11:8]
   Bit domain definition UNION:  PMIC_REF_U_CFG_H_UNION */
#define PMIC_REF_U_CFG_H_ADDR(base)         ((base) + (0x025UL) + PMU_LRA_BASE)

/* Register description: kfit算法选择寄存器
   Bit domain definition UNION:  PMIC_KFIT_DATA_SEL_UNION */
#define PMIC_KFIT_DATA_SEL_ADDR(base)       ((base) + (0x026UL) + PMU_LRA_BASE)

/* Register description: Krvs配置寄存器[7:0]
   Bit domain definition UNION:  PMIC_K_RVS_LOW_UNION */
#define PMIC_K_RVS_LOW_ADDR(base)           ((base) + (0x027UL) + PMU_LRA_BASE)

/* Register description: Krvs配置寄存器[13:8]
   Bit domain definition UNION:  PMIC_K_RVS_HIGH_UNION */
#define PMIC_K_RVS_HIGH_ADDR(base)          ((base) + (0x028UL) + PMU_LRA_BASE)

/* Register description: Brvs配置寄存器[7:0]
   Bit domain definition UNION:  PMIC_B_RVS_LOW_UNION */
#define PMIC_B_RVS_LOW_ADDR(base)           ((base) + (0x029UL) + PMU_LRA_BASE)

/* Register description: Brvs配置寄存器[15:8]
   Bit domain definition UNION:  PMIC_B_RVS_HIGH_UNION */
#define PMIC_B_RVS_HIGH_ADDR(base)          ((base) + (0x02AUL) + PMU_LRA_BASE)

/* Register description: 梯形波系数1配置寄存器
   Bit domain definition UNION:  PMIC_LADD_PARA1_CFG_UNION */
#define PMIC_LADD_PARA1_CFG_ADDR(base)      ((base) + (0x02BUL) + PMU_LRA_BASE)

/* Register description: 梯形波系数2配置寄存器
   Bit domain definition UNION:  PMIC_LADD_PARA2_CFG_UNION */
#define PMIC_LADD_PARA2_CFG_ADDR(base)      ((base) + (0x02CUL) + PMU_LRA_BASE)

/* Register description: 梯形波系数3配置寄存器
   Bit domain definition UNION:  PMIC_LADD_PARA3_CFG_UNION */
#define PMIC_LADD_PARA3_CFG_ADDR(base)      ((base) + (0x02DUL) + PMU_LRA_BASE)

/* Register description: 梯形波系数4配置寄存器
   Bit domain definition UNION:  PMIC_LADD_PARA4_CFG_UNION */
#define PMIC_LADD_PARA4_CFG_ADDR(base)      ((base) + (0x02EUL) + PMU_LRA_BASE)

/* Register description: 梯形波系数5配置寄存器
   Bit domain definition UNION:  PMIC_LADD_PARA5_CFG_UNION */
#define PMIC_LADD_PARA5_CFG_ADDR(base)      ((base) + (0x02FUL) + PMU_LRA_BASE)

/* Register description: 梯形波系数6配置寄存器
   Bit domain definition UNION:  PMIC_LADD_PARA6_CFG_UNION */
#define PMIC_LADD_PARA6_CFG_ADDR(base)      ((base) + (0x030UL) + PMU_LRA_BASE)

/* Register description: 梯形波系数7配置寄存器
   Bit domain definition UNION:  PMIC_LADD_PARA7_CFG_UNION */
#define PMIC_LADD_PARA7_CFG_ADDR(base)      ((base) + (0x031UL) + PMU_LRA_BASE)

/* Register description: 梯形波系数8配置寄存器
   Bit domain definition UNION:  PMIC_LADD_PARA8_CFG_UNION */
#define PMIC_LADD_PARA8_CFG_ADDR(base)      ((base) + (0x032UL) + PMU_LRA_BASE)

/* Register description: 梯形波系数9配置寄存器
   Bit domain definition UNION:  PMIC_LADD_PARA9_CFG_UNION */
#define PMIC_LADD_PARA9_CFG_ADDR(base)      ((base) + (0x033UL) + PMU_LRA_BASE)

/* Register description: 梯形波系数10配置寄存器
   Bit domain definition UNION:  PMIC_LADD_PARA10_CFG_UNION */
#define PMIC_LADD_PARA10_CFG_ADDR(base)     ((base) + (0x034UL) + PMU_LRA_BASE)

/* Register description: 梯形波系数11配置寄存器
   Bit domain definition UNION:  PMIC_LADD_PARA11_CFG_UNION */
#define PMIC_LADD_PARA11_CFG_ADDR(base)     ((base) + (0x035UL) + PMU_LRA_BASE)

/* Register description: 梯形波系数12配置寄存器
   Bit domain definition UNION:  PMIC_LADD_PARA12_CFG_UNION */
#define PMIC_LADD_PARA12_CFG_ADDR(base)     ((base) + (0x036UL) + PMU_LRA_BASE)

/* Register description: 梯形波系数13配置寄存器
   Bit domain definition UNION:  PMIC_LADD_PARA13_CFG_UNION */
#define PMIC_LADD_PARA13_CFG_ADDR(base)     ((base) + (0x037UL) + PMU_LRA_BASE)

/* Register description: 梯形波系数14配置寄存器
   Bit domain definition UNION:  PMIC_LADD_PARA14_CFG_UNION */
#define PMIC_LADD_PARA14_CFG_ADDR(base)     ((base) + (0x038UL) + PMU_LRA_BASE)

/* Register description: 梯形波系数15配置寄存器
   Bit domain definition UNION:  PMIC_LADD_PARA15_CFG_UNION */
#define PMIC_LADD_PARA15_CFG_ADDR(base)     ((base) + (0x039UL) + PMU_LRA_BASE)

/* Register description: 梯形波系数16配置寄存器
   Bit domain definition UNION:  PMIC_LADD_PARA16_CFG_UNION */
#define PMIC_LADD_PARA16_CFG_ADDR(base)     ((base) + (0x03AUL) + PMU_LRA_BASE)

/* Register description: 梯形波系数17配置寄存器
   Bit domain definition UNION:  PMIC_LADD_PARA17_CFG_UNION */
#define PMIC_LADD_PARA17_CFG_ADDR(base)     ((base) + (0x03BUL) + PMU_LRA_BASE)

/* Register description: 梯形波系数18配置寄存器
   Bit domain definition UNION:  PMIC_LADD_PARA18_CFG_UNION */
#define PMIC_LADD_PARA18_CFG_ADDR(base)     ((base) + (0x03CUL) + PMU_LRA_BASE)

/* Register description: 梯形波系数19配置寄存器
   Bit domain definition UNION:  PMIC_LADD_PARA19_CFG_UNION */
#define PMIC_LADD_PARA19_CFG_ADDR(base)     ((base) + (0x03DUL) + PMU_LRA_BASE)

/* Register description: 梯形波系数20配置寄存器
   Bit domain definition UNION:  PMIC_LADD_PARA20_CFG_UNION */
#define PMIC_LADD_PARA20_CFG_ADDR(base)     ((base) + (0x03EUL) + PMU_LRA_BASE)

/* Register description: out_brk_bemf[7:0]
   Bit domain definition UNION:  PMIC_OUT_BEMF_VOL_L_UNION */
#define PMIC_OUT_BEMF_VOL_L_ADDR(base)      ((base) + (0x03FUL) + PMU_LRA_BASE)

/* Register description: out_brk_bemf[11:8]
   Bit domain definition UNION:  PMIC_OUT_BEMF_VOL_H_UNION */
#define PMIC_OUT_BEMF_VOL_H_ADDR(base)      ((base) + (0x040UL) + PMU_LRA_BASE)

/* Register description: out_nml_bemf[7:0]
   Bit domain definition UNION:  PMIC_OUT_NML_VBEMF_L_UNION */
#define PMIC_OUT_NML_VBEMF_L_ADDR(base)     ((base) + (0x041UL) + PMU_LRA_BASE)

/* Register description: out_nml_bemf[11:8]
   Bit domain definition UNION:  PMIC_OUT_NML_VBEMF_H_UNION */
#define PMIC_OUT_NML_VBEMF_H_ADDR(base)     ((base) + (0x042UL) + PMU_LRA_BASE)

/* Register description: OVERDRIVE和BRK半周期数寄存器
   Bit domain definition UNION:  PMIC_OV_BRK_HPRIOD_UNION */
#define PMIC_OV_BRK_HPRIOD_ADDR(base)       ((base) + (0x043UL) + PMU_LRA_BASE)

/* Register description: BRAKE半周期数寄存器
   Bit domain definition UNION:  PMIC_BRK_HPRIOD_UNION */
#define PMIC_BRK_HPRIOD_ADDR(base)          ((base) + (0x044UL) + PMU_LRA_BASE)

/* Register description: vsys采样[7:0]
   Bit domain definition UNION:  PMIC_UREAL_DATA_L_UNION */
#define PMIC_UREAL_DATA_L_ADDR(base)        ((base) + (0x045UL) + PMU_LRA_BASE)

/* Register description: vsys采样[11:8]
   Bit domain definition UNION:  PMIC_UREAL_DATA_H_UNION */
#define PMIC_UREAL_DATA_H_ADDR(base)        ((base) + (0x046UL) + PMU_LRA_BASE)

/* Register description: 过零点校准最大值[7:0]
   Bit domain definition UNION:  PMIC_ADC_CALI_MAX_L_UNION */
#define PMIC_ADC_CALI_MAX_L_ADDR(base)      ((base) + (0x047UL) + PMU_LRA_BASE)

/* Register description: 过零点校准最大值[11:8]
   Bit domain definition UNION:  PMIC_ADC_CALI_MAX_H_UNION */
#define PMIC_ADC_CALI_MAX_H_ADDR(base)      ((base) + (0x048UL) + PMU_LRA_BASE)

/* Register description: 过零点校准最小值[7:0]
   Bit domain definition UNION:  PMIC_ADC_CALI_MIN_L_UNION */
#define PMIC_ADC_CALI_MIN_L_ADDR(base)      ((base) + (0x049UL) + PMU_LRA_BASE)

/* Register description: 过零点校准最小值[11:8]
   Bit domain definition UNION:  PMIC_ADC_CALI_MIN_H_UNION */
#define PMIC_ADC_CALI_MIN_H_ADDR(base)      ((base) + (0x04AUL) + PMU_LRA_BASE)

/* Register description: ADC过零码值低8bit
   Bit domain definition UNION:  PMIC_ADC_ZERO_L_UNION */
#define PMIC_ADC_ZERO_L_ADDR(base)          ((base) + (0x04BUL) + PMU_LRA_BASE)

/* Register description: ADC过零码值高4bit
   Bit domain definition UNION:  PMIC_ADC_ZERO_H_UNION */
#define PMIC_ADC_ZERO_H_ADDR(base)          ((base) + (0x04CUL) + PMU_LRA_BASE)

/* Register description: 计算得到KFIT值低8bit
   Bit domain definition UNION:  PMIC_KFIT_DATA_L_UNION */
#define PMIC_KFIT_DATA_L_ADDR(base)         ((base) + (0x04DUL) + PMU_LRA_BASE)

/* Register description: 计算得到KFIT值高4bit
   Bit domain definition UNION:  PMIC_KFIT_DATA_H_UNION */
#define PMIC_KFIT_DATA_H_ADDR(base)         ((base) + (0x04EUL) + PMU_LRA_BASE)

/* Register description: 马达状态寄存器
   Bit domain definition UNION:  PMIC_FSM_STATE_UNION */
#define PMIC_FSM_STATE_ADDR(base)           ((base) + (0x04FUL) + PMU_LRA_BASE)

/* Register description: 特驱第1半周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_SPEL_TIME_1_UNION */
#define PMIC_SPEL_TIME_1_ADDR(base)         ((base) + (0x050UL) + PMU_LRA_BASE)

/* Register description: 特驱第2半周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_SPEL_TIME_2_UNION */
#define PMIC_SPEL_TIME_2_ADDR(base)         ((base) + (0x051UL) + PMU_LRA_BASE)

/* Register description: 特驱第3半周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_SPEL_TIME_3_UNION */
#define PMIC_SPEL_TIME_3_ADDR(base)         ((base) + (0x052UL) + PMU_LRA_BASE)

/* Register description: 特驱第4半周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_SPEL_TIME_4_UNION */
#define PMIC_SPEL_TIME_4_ADDR(base)         ((base) + (0x053UL) + PMU_LRA_BASE)

/* Register description: 特驱第5半周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_SPEL_TIME_5_UNION */
#define PMIC_SPEL_TIME_5_ADDR(base)         ((base) + (0x054UL) + PMU_LRA_BASE)

/* Register description: 特驱第6半周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_SPEL_TIME_6_UNION */
#define PMIC_SPEL_TIME_6_ADDR(base)         ((base) + (0x055UL) + PMU_LRA_BASE)

/* Register description: 特驱第7半周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_SPEL_TIME_7_UNION */
#define PMIC_SPEL_TIME_7_ADDR(base)         ((base) + (0x056UL) + PMU_LRA_BASE)

/* Register description: 特驱第8半周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_SPEL_TIME_8_UNION */
#define PMIC_SPEL_TIME_8_ADDR(base)         ((base) + (0x057UL) + PMU_LRA_BASE)

/* Register description: 特驱第9半周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_SPEL_TIME_9_UNION */
#define PMIC_SPEL_TIME_9_ADDR(base)         ((base) + (0x058UL) + PMU_LRA_BASE)

/* Register description: 特驱第10半周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_SPEL_TIME_10_UNION */
#define PMIC_SPEL_TIME_10_ADDR(base)        ((base) + (0x059UL) + PMU_LRA_BASE)

/* Register description: 特驱第11半周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_SPEL_TIME_11_UNION */
#define PMIC_SPEL_TIME_11_ADDR(base)        ((base) + (0x05AUL) + PMU_LRA_BASE)

/* Register description: 特驱第12半周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_SPEL_TIME_12_UNION */
#define PMIC_SPEL_TIME_12_ADDR(base)        ((base) + (0x05BUL) + PMU_LRA_BASE)

/* Register description: 特驱第13半周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_SPEL_TIME_13_UNION */
#define PMIC_SPEL_TIME_13_ADDR(base)        ((base) + (0x05CUL) + PMU_LRA_BASE)

/* Register description: 特驱第14半周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_SPEL_TIME_14_UNION */
#define PMIC_SPEL_TIME_14_ADDR(base)        ((base) + (0x05DUL) + PMU_LRA_BASE)

/* Register description: 特驱第15半周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_SPEL_TIME_15_UNION */
#define PMIC_SPEL_TIME_15_ADDR(base)        ((base) + (0x05EUL) + PMU_LRA_BASE)

/* Register description: 特驱第16半周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_SPEL_TIME_16_UNION */
#define PMIC_SPEL_TIME_16_ADDR(base)        ((base) + (0x05FUL) + PMU_LRA_BASE)

/* Register description: 特驱第17半周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_SPEL_TIME_17_UNION */
#define PMIC_SPEL_TIME_17_ADDR(base)        ((base) + (0x060UL) + PMU_LRA_BASE)

/* Register description: 特驱第18半周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_SPEL_TIME_18_UNION */
#define PMIC_SPEL_TIME_18_ADDR(base)        ((base) + (0x061UL) + PMU_LRA_BASE)

/* Register description: 特驱第19半周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_SPEL_TIME_19_UNION */
#define PMIC_SPEL_TIME_19_ADDR(base)        ((base) + (0x062UL) + PMU_LRA_BASE)

/* Register description: 特驱第20半周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_SPEL_TIME_20_UNION */
#define PMIC_SPEL_TIME_20_ADDR(base)        ((base) + (0x063UL) + PMU_LRA_BASE)

/* Register description: 特驱第1半周期占空数补偿寄存器
   Bit domain definition UNION:  PMIC_SPEL_DUTY_CPS_UNION */
#define PMIC_SPEL_DUTY_CPS_ADDR(base)       ((base) + (0x064UL) + PMU_LRA_BASE)

/* Register description: 特驱第1半周期占空数配置寄存器低8bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_1_L_UNION */
#define PMIC_SPEL_DUTY_1_L_ADDR(base)       ((base) + (0x065UL) + PMU_LRA_BASE)

/* Register description: 特驱第1半周期占空数配置寄存器高4bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_1_H_UNION */
#define PMIC_SPEL_DUTY_1_H_ADDR(base)       ((base) + (0x066UL) + PMU_LRA_BASE)

/* Register description: 特驱第2半周期占空数配置寄存器低8bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_2_L_UNION */
#define PMIC_SPEL_DUTY_2_L_ADDR(base)       ((base) + (0x067UL) + PMU_LRA_BASE)

/* Register description: 特驱第2半周期占空数配置寄存器高4bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_2_H_UNION */
#define PMIC_SPEL_DUTY_2_H_ADDR(base)       ((base) + (0x068UL) + PMU_LRA_BASE)

/* Register description: 特驱第3半周期占空数配置寄存器低8bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_3_L_UNION */
#define PMIC_SPEL_DUTY_3_L_ADDR(base)       ((base) + (0x069UL) + PMU_LRA_BASE)

/* Register description: 特驱第3半周期占空数配置寄存器高4bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_3_H_UNION */
#define PMIC_SPEL_DUTY_3_H_ADDR(base)       ((base) + (0x06AUL) + PMU_LRA_BASE)

/* Register description: 特驱第4半周期占空数配置寄存器低8bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_4_L_UNION */
#define PMIC_SPEL_DUTY_4_L_ADDR(base)       ((base) + (0x06BUL) + PMU_LRA_BASE)

/* Register description: 特驱第4半周期占空数配置寄存器高4bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_4_H_UNION */
#define PMIC_SPEL_DUTY_4_H_ADDR(base)       ((base) + (0x06CUL) + PMU_LRA_BASE)

/* Register description: 特驱第5半周期占空数配置寄存器低8bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_5_L_UNION */
#define PMIC_SPEL_DUTY_5_L_ADDR(base)       ((base) + (0x06DUL) + PMU_LRA_BASE)

/* Register description: 特驱第5半周期占空数配置寄存器高4bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_5_H_UNION */
#define PMIC_SPEL_DUTY_5_H_ADDR(base)       ((base) + (0x06EUL) + PMU_LRA_BASE)

/* Register description: 特驱第6半周期占空数配置寄存器低9bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_6_L_UNION */
#define PMIC_SPEL_DUTY_6_L_ADDR(base)       ((base) + (0x06FUL) + PMU_LRA_BASE)

/* Register description: 特驱第6半周期占空数配置寄存器高5bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_6_H_UNION */
#define PMIC_SPEL_DUTY_6_H_ADDR(base)       ((base) + (0x070UL) + PMU_LRA_BASE)

/* Register description: 特驱第7半周期占空数配置寄存器低8bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_7_L_UNION */
#define PMIC_SPEL_DUTY_7_L_ADDR(base)       ((base) + (0x071UL) + PMU_LRA_BASE)

/* Register description: 特驱第7半周期占空数配置寄存器高4bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_7_H_UNION */
#define PMIC_SPEL_DUTY_7_H_ADDR(base)       ((base) + (0x072UL) + PMU_LRA_BASE)

/* Register description: 特驱第8半周期占空数配置寄存器低8bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_8_L_UNION */
#define PMIC_SPEL_DUTY_8_L_ADDR(base)       ((base) + (0x073UL) + PMU_LRA_BASE)

/* Register description: 特驱第8半周期占空数配置寄存器高4bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_8_H_UNION */
#define PMIC_SPEL_DUTY_8_H_ADDR(base)       ((base) + (0x074UL) + PMU_LRA_BASE)

/* Register description: 特驱第9半周期占空数配置寄存器低8bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_9_L_UNION */
#define PMIC_SPEL_DUTY_9_L_ADDR(base)       ((base) + (0x075UL) + PMU_LRA_BASE)

/* Register description: 特驱第9半周期占空数配置寄存器高4bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_9_H_UNION */
#define PMIC_SPEL_DUTY_9_H_ADDR(base)       ((base) + (0x076UL) + PMU_LRA_BASE)

/* Register description: 特驱第10半周期占空数配置寄存器低8bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_10_L_UNION */
#define PMIC_SPEL_DUTY_10_L_ADDR(base)      ((base) + (0x077UL) + PMU_LRA_BASE)

/* Register description: 特驱第10半周期占空数配置寄存器高4bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_10_H_UNION */
#define PMIC_SPEL_DUTY_10_H_ADDR(base)      ((base) + (0x078UL) + PMU_LRA_BASE)

/* Register description: 特驱第11半周期占空数配置寄存器低8bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_11_L_UNION */
#define PMIC_SPEL_DUTY_11_L_ADDR(base)      ((base) + (0x079UL) + PMU_LRA_BASE)

/* Register description: 特驱第11半周期占空数配置寄存器高4bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_11_H_UNION */
#define PMIC_SPEL_DUTY_11_H_ADDR(base)      ((base) + (0x07AUL) + PMU_LRA_BASE)

/* Register description: 特驱第12半周期占空数配置寄存器低8bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_12_L_UNION */
#define PMIC_SPEL_DUTY_12_L_ADDR(base)      ((base) + (0x07BUL) + PMU_LRA_BASE)

/* Register description: 特驱第12半周期占空数配置寄存器高4bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_12_H_UNION */
#define PMIC_SPEL_DUTY_12_H_ADDR(base)      ((base) + (0x07CUL) + PMU_LRA_BASE)

/* Register description: 特驱第13半周期占空数配置寄存器低8bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_13_L_UNION */
#define PMIC_SPEL_DUTY_13_L_ADDR(base)      ((base) + (0x07DUL) + PMU_LRA_BASE)

/* Register description: 特驱第13半周期占空数配置寄存器高4bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_13_H_UNION */
#define PMIC_SPEL_DUTY_13_H_ADDR(base)      ((base) + (0x07EUL) + PMU_LRA_BASE)

/* Register description: 特驱第14半周期占空数配置寄存器低8bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_14_L_UNION */
#define PMIC_SPEL_DUTY_14_L_ADDR(base)      ((base) + (0x07FUL) + PMU_LRA_BASE)

/* Register description: 特驱第14半周期占空数配置寄存器高4bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_14_H_UNION */
#define PMIC_SPEL_DUTY_14_H_ADDR(base)      ((base) + (0x080UL) + PMU_LRA_BASE)

/* Register description: 特驱第15半周期占空数配置寄存器低8bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_15_L_UNION */
#define PMIC_SPEL_DUTY_15_L_ADDR(base)      ((base) + (0x081UL) + PMU_LRA_BASE)

/* Register description: 特驱第15半周期占空数配置寄存器高4bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_15_H_UNION */
#define PMIC_SPEL_DUTY_15_H_ADDR(base)      ((base) + (0x082UL) + PMU_LRA_BASE)

/* Register description: 特驱第16半周期占空数配置寄存器低8bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_16_L_UNION */
#define PMIC_SPEL_DUTY_16_L_ADDR(base)      ((base) + (0x083UL) + PMU_LRA_BASE)

/* Register description: 特驱第16半周期占空数配置寄存器高4bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_16_H_UNION */
#define PMIC_SPEL_DUTY_16_H_ADDR(base)      ((base) + (0x084UL) + PMU_LRA_BASE)

/* Register description: 特驱第17半周期占空数配置寄存器低8bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_17_L_UNION */
#define PMIC_SPEL_DUTY_17_L_ADDR(base)      ((base) + (0x085UL) + PMU_LRA_BASE)

/* Register description: 特驱第17半周期占空数配置寄存器高4bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_17_H_UNION */
#define PMIC_SPEL_DUTY_17_H_ADDR(base)      ((base) + (0x086UL) + PMU_LRA_BASE)

/* Register description: 特驱第18半周期占空数配置寄存器低8bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_18_L_UNION */
#define PMIC_SPEL_DUTY_18_L_ADDR(base)      ((base) + (0x087UL) + PMU_LRA_BASE)

/* Register description: 特驱第18半周期占空数配置寄存器高4bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_18_H_UNION */
#define PMIC_SPEL_DUTY_18_H_ADDR(base)      ((base) + (0x088UL) + PMU_LRA_BASE)

/* Register description: 特驱第19半周期占空数配置寄存器低8bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_19_L_UNION */
#define PMIC_SPEL_DUTY_19_L_ADDR(base)      ((base) + (0x089UL) + PMU_LRA_BASE)

/* Register description: 特驱第19半周期占空数配置寄存器高4bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_19_H_UNION */
#define PMIC_SPEL_DUTY_19_H_ADDR(base)      ((base) + (0x08AUL) + PMU_LRA_BASE)

/* Register description: 特驱第20半周期占空数配置寄存器低8bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_20_L_UNION */
#define PMIC_SPEL_DUTY_20_L_ADDR(base)      ((base) + (0x08BUL) + PMU_LRA_BASE)

/* Register description: 特驱第20半周期占空数配置寄存器高4bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_20_H_UNION */
#define PMIC_SPEL_DUTY_20_H_ADDR(base)      ((base) + (0x08CUL) + PMU_LRA_BASE)

/* Register description: LRA模拟参数配置寄存器0
   Bit domain definition UNION:  PMIC_LRA_ANA_CFG0_UNION */
#define PMIC_LRA_ANA_CFG0_ADDR(base)        ((base) + (0x08DUL) + PMU_LRA_BASE)

/* Register description: LRA模拟参数配置寄存器1
   Bit domain definition UNION:  PMIC_LRA_ANA_CFG1_UNION */
#define PMIC_LRA_ANA_CFG1_ADDR(base)        ((base) + (0x08EUL) + PMU_LRA_BASE)

/* Register description: LRA模拟参数配置寄存器2
   Bit domain definition UNION:  PMIC_LRA_ANA_CFG2_UNION */
#define PMIC_LRA_ANA_CFG2_ADDR(base)        ((base) + (0x08FUL) + PMU_LRA_BASE)

/* Register description: LRA模拟参数配置寄存器3
   Bit domain definition UNION:  PMIC_LRA_ANA_CFG3_UNION */
#define PMIC_LRA_ANA_CFG3_ADDR(base)        ((base) + (0x090UL) + PMU_LRA_BASE)

/* Register description: OCP异常配置寄存器
   Bit domain definition UNION:  PMIC_LRA_OCP_CFG_UNION */
#define PMIC_LRA_OCP_CFG_ADDR(base)         ((base) + (0x091UL) + PMU_LRA_BASE)

/* Register description: IBIAS配置寄存器
   Bit domain definition UNION:  PMIC_LRA_IBIAS_SEL_UNION */
#define PMIC_LRA_IBIAS_SEL_ADDR(base)       ((base) + (0x092UL) + PMU_LRA_BASE)

/* Register description: OVP异常配置寄存器
   Bit domain definition UNION:  PMIC_LRA_OVP_CFG_UNION */
#define PMIC_LRA_OVP_CFG_ADDR(base)         ((base) + (0x093UL) + PMU_LRA_BASE)

/* Register description: 模拟预留寄存器0
   Bit domain definition UNION:  PMIC_LRA_ANA_RESERVED0_UNION */
#define PMIC_LRA_ANA_RESERVED0_ADDR(base)   ((base) + (0x094UL) + PMU_LRA_BASE)

/* Register description: 模拟预留寄存器1
   Bit domain definition UNION:  PMIC_LRA_ANA_RESERVED1_UNION */
#define PMIC_LRA_ANA_RESERVED1_ADDR(base)   ((base) + (0x095UL) + PMU_LRA_BASE)

/* Register description: 当前半周期各项参数拍照使能寄存器
   Bit domain definition UNION:  PMIC_HPRD_SAMPLE_EN_UNION */
#define PMIC_HPRD_SAMPLE_EN_ADDR(base)      ((base) + (0x096UL) + PMU_LRA_BASE)

/* Register description: 拍照数据稳定寄存器
   Bit domain definition UNION:  PMIC_HPRD_SAMPLE_VALID_UNION */
#define PMIC_HPRD_SAMPLE_VALID_ADDR(base)   ((base) + (0x097UL) + PMU_LRA_BASE)

/* Register description: 当前半周期反向电动势采样最大值低8bit
   Bit domain definition UNION:  PMIC_HPRD_BEMF_MAX_L_UNION */
#define PMIC_HPRD_BEMF_MAX_L_ADDR(base)     ((base) + (0x098UL) + PMU_LRA_BASE)

/* Register description: 当前半周期反向电动势采样最大值高4bit
   Bit domain definition UNION:  PMIC_HPRD_BEMF_MAX_H_UNION */
#define PMIC_HPRD_BEMF_MAX_H_ADDR(base)     ((base) + (0x099UL) + PMU_LRA_BASE)

/* Register description: 当前半周期反向电动势采样最小值低8bit
   Bit domain definition UNION:  PMIC_HPRD_BEMF_MIN_L_UNION */
#define PMIC_HPRD_BEMF_MIN_L_ADDR(base)     ((base) + (0x09AUL) + PMU_LRA_BASE)

/* Register description: 当前半周期反向电动势采样最小值高4bit
   Bit domain definition UNION:  PMIC_HPRD_BEMF_MIN_H_UNION */
#define PMIC_HPRD_BEMF_MIN_H_ADDR(base)     ((base) + (0x09BUL) + PMU_LRA_BASE)

/* Register description: 当前半周期第一次反向电动势采样值低8bit
   Bit domain definition UNION:  PMIC_HPRD_BEMF_FIRST_L_UNION */
#define PMIC_HPRD_BEMF_FIRST_L_ADDR(base)   ((base) + (0x09CUL) + PMU_LRA_BASE)

/* Register description: 当前半周期第一次反向电动势采样值高4bit
   Bit domain definition UNION:  PMIC_HPRD_BEMF_FIRST_H_UNION */
#define PMIC_HPRD_BEMF_FIRST_H_ADDR(base)   ((base) + (0x09DUL) + PMU_LRA_BASE)

/* Register description: 当前半周期最后一次反向电动势采样值低8bit
   Bit domain definition UNION:  PMIC_HPRD_BEMF_LAST_L_UNION */
#define PMIC_HPRD_BEMF_LAST_L_ADDR(base)    ((base) + (0x09EUL) + PMU_LRA_BASE)

/* Register description: 当前半周期最后一次反向电动势采样值高4bit
   Bit domain definition UNION:  PMIC_HPRD_BEMF_LAST_H_UNION */
#define PMIC_HPRD_BEMF_LAST_H_ADDR(base)    ((base) + (0x09FUL) + PMU_LRA_BASE)

/* Register description: 当前半周期驱动时间
   Bit domain definition UNION:  PMIC_HP_DR_TIME_UNION */
#define PMIC_HP_DR_TIME_ADDR(base)          ((base) + (0x0A0UL) + PMU_LRA_BASE)

/* Register description: 当前半周期计算得到的下一个半周期驱动时间
   Bit domain definition UNION:  PMIC_HPRD_NEXT_DR_UNION */
#define PMIC_HPRD_NEXT_DR_ADDR(base)        ((base) + (0x0A1UL) + PMU_LRA_BASE)

/* Register description: 当前半周期总时间寄存器低8bit
   Bit domain definition UNION:  PMIC_HPRD_TIME_L_UNION */
#define PMIC_HPRD_TIME_L_ADDR(base)         ((base) + (0x0A2UL) + PMU_LRA_BASE)

/* Register description: 当前半周期总时间寄存器高2bit
   Bit domain definition UNION:  PMIC_HPRD_TIME_H_UNION */
#define PMIC_HPRD_TIME_H_ADDR(base)         ((base) + (0x0A3UL) + PMU_LRA_BASE)

/* Register description: 当前半周期PWM占空数寄存器（刷新时间由软件控制）
   Bit domain definition UNION:  PMIC_HPRD_DUTY_NUM_UNION */
#define PMIC_HPRD_DUTY_NUM_ADDR(base)       ((base) + (0x0A4UL) + PMU_LRA_BASE)

/* Register description: 当前半周期序列号寄存器（刷新时间由软件控制）低8bit
   Bit domain definition UNION:  PMIC_HPRD_RANK_NUM_L_UNION */
#define PMIC_HPRD_RANK_NUM_L_ADDR(base)     ((base) + (0x0A5UL) + PMU_LRA_BASE)

/* Register description: 当前半周期序列号寄存器（刷新时间由软件控制）高8bit
   Bit domain definition UNION:  PMIC_HPRD_RANK_NUM_H_UNION */
#define PMIC_HPRD_RANK_NUM_H_ADDR(base)     ((base) + (0x0A6UL) + PMU_LRA_BASE)

/* Register description: 当前半周期OCP脉冲数寄存器
   Bit domain definition UNION:  PMIC_HPRD_OCP_NUM_UNION */
#define PMIC_HPRD_OCP_NUM_ADDR(base)        ((base) + (0x0A7UL) + PMU_LRA_BASE)

/* Register description: 当前半周期状态寄存器（刷新时间由软件控制）
   Bit domain definition UNION:  PMIC_HPRD_FSM_UNION */
#define PMIC_HPRD_FSM_ADDR(base)            ((base) + (0x0A8UL) + PMU_LRA_BASE)

/* Register description: DEBUG使能寄存器
   Bit domain definition UNION:  PMIC_LRA_DEBUG_EN_UNION */
#define PMIC_LRA_DEBUG_EN_ADDR(base)        ((base) + (0x0A9UL) + PMU_LRA_BASE)

/* Register description: DEBUG专用寄存器
   Bit domain definition UNION:  PMIC_DEBUG_ADC_CTRL_UNION */
#define PMIC_DEBUG_ADC_CTRL_ADDR(base)      ((base) + (0x0AAUL) + PMU_LRA_BASE)

/* Register description: DEBUG专用adc_valid寄存器
   Bit domain definition UNION:  PMIC_DEBUG_ADC_VALID_UNION */
#define PMIC_DEBUG_ADC_VALID_ADDR(base)     ((base) + (0x0ABUL) + PMU_LRA_BASE)

/* Register description: DEBUG专用ADC采样寄存器低8bit
   Bit domain definition UNION:  PMIC_DEBUG_ADC_DATA_L_UNION */
#define PMIC_DEBUG_ADC_DATA_L_ADDR(base)    ((base) + (0x0ACUL) + PMU_LRA_BASE)

/* Register description: DEBUG专用ADC采样寄存器高4bit
   Bit domain definition UNION:  PMIC_DEBUG_ADC_DATA_H_UNION */
#define PMIC_DEBUG_ADC_DATA_H_ADDR(base)    ((base) + (0x0ADUL) + PMU_LRA_BASE)

/* Register description: 时钟门控bypass寄存器
   Bit domain definition UNION:  PMIC_LRA_CLK_G_CTRL_UNION */
#define PMIC_LRA_CLK_G_CTRL_ADDR(base)      ((base) + (0x0AEUL) + PMU_LRA_BASE)

/* Register description: NORMAL前16半周期时长低8位寄存器
   Bit domain definition UNION:  PMIC_LRA_NML_TIME_L_UNION */
#define PMIC_LRA_NML_TIME_L_ADDR(base)      ((base) + (0x0AFUL) + PMU_LRA_BASE)

/* Register description: NORMAL前16半周期时长中8位寄存器
   Bit domain definition UNION:  PMIC_LRA_NML_TIME_M_UNION */
#define PMIC_LRA_NML_TIME_M_ADDR(base)      ((base) + (0x0B0UL) + PMU_LRA_BASE)

/* Register description: NORMAL前16半周期时长高8位寄存器
   Bit domain definition UNION:  PMIC_LRA_NML_TIME_H_UNION */
#define PMIC_LRA_NML_TIME_H_ADDR(base)      ((base) + (0x0B1UL) + PMU_LRA_BASE)

/* Register description: NORMAL前16半周期bemf_first绝对值之和低8位寄存器
   Bit domain definition UNION:  PMIC_LRA_NML_BEMF_L_UNION */
#define PMIC_LRA_NML_BEMF_L_ADDR(base)      ((base) + (0x0B2UL) + PMU_LRA_BASE)

/* Register description: NORMAL前16半周期bemf_first绝对值之和高8位寄存器
   Bit domain definition UNION:  PMIC_LRA_NML_BEMF_H_UNION */
#define PMIC_LRA_NML_BEMF_H_ADDR(base)      ((base) + (0x0B3UL) + PMU_LRA_BASE)

/* Register description: lra_g1234时序选择寄存器
   Bit domain definition UNION:  PMIC_LRA_GATE_CTRL_REG_UNION */
#define PMIC_LRA_GATE_CTRL_REG_ADDR(base)   ((base) + (0x0B4UL) + PMU_LRA_BASE)

/* Register description: 马达占空比限制寄存器
   Bit domain definition UNION:  PMIC_LRA_DUTYRES_REG_UNION */
#define PMIC_LRA_DUTYRES_REG_ADDR(base)     ((base) + (0x0B5UL) + PMU_LRA_BASE)

/* Register description: bemf_first采样完成指示寄存器
   Bit domain definition UNION:  PMIC_LRA_BFST_OK_REG_UNION */
#define PMIC_LRA_BFST_OK_REG_ADDR(base)     ((base) + (0x0B6UL) + PMU_LRA_BASE)

/* Register description: 每半周期bemf_fst-zero_data码值采样值低8比特
   Bit domain definition UNION:  PMIC_LRA_BEMF_FST_REG_LOW_UNION */
#define PMIC_LRA_BEMF_FST_REG_LOW_ADDR(base) ((base) + (0x0B7UL) + PMU_LRA_BASE)

/* Register description: 每半周期bemf_fst-zero_data码值采样值高5比特
   Bit domain definition UNION:  PMIC_LRA_BEMF_FST_REG_HIGH_UNION */
#define PMIC_LRA_BEMF_FST_REG_HIGH_ADDR(base) ((base) + (0x0B8UL) + PMU_LRA_BASE)

/* Register description: 马达不在位阈值检测低8比特
   Bit domain definition UNION:  PMIC_LRA_OFF_L_UNION */
#define PMIC_LRA_OFF_L_ADDR(base)           ((base) + (0x0B9UL) + PMU_LRA_BASE)

/* Register description: 马达不在位阈值检测高4比特
   Bit domain definition UNION:  PMIC_LRA_OFF_H_UNION */
#define PMIC_LRA_OFF_H_ADDR(base)           ((base) + (0x0BAUL) + PMU_LRA_BASE)

/* Register description: 校准次数寄存器
   Bit domain definition UNION:  PMIC_OFFSET_TIME_UNION */
#define PMIC_OFFSET_TIME_ADDR(base)         ((base) + (0x0BBUL) + PMU_LRA_BASE)

/* Register description: ERM模式选择保护寄存器
   Bit domain definition UNION:  PMIC_WE_ERM_LOCK_UNION */
#define PMIC_WE_ERM_LOCK_ADDR(base)         ((base) + (0x0BCUL) + PMU_LRA_BASE)

/* Register description: ERM马达模式选择寄存器
   Bit domain definition UNION:  PMIC_ERM_MODE_CFG_UNION */
#define PMIC_ERM_MODE_CFG_ADDR(base)        ((base) + (0x0BDUL) + PMU_LRA_BASE)

/* Register description: PWM波频率选择寄存器
   Bit domain definition UNION:  PMIC_FRQC_SEL_CFG_UNION */
#define PMIC_FRQC_SEL_CFG_ADDR(base)        ((base) + (0x0BEUL) + PMU_LRA_BASE)

/* Register description: ERM过驱占空比配置寄存器低8比特
   Bit domain definition UNION:  PMIC_ERM_DUTY_OVDR_CFG_L_UNION */
#define PMIC_ERM_DUTY_OVDR_CFG_L_ADDR(base) ((base) + (0x0BFUL) + PMU_LRA_BASE)

/* Register description: ERM过驱占空比配置寄存器高4比特
   Bit domain definition UNION:  PMIC_ERM_DUTY_OVDR_CFG_H_UNION */
#define PMIC_ERM_DUTY_OVDR_CFG_H_ADDR(base) ((base) + (0x0C0UL) + PMU_LRA_BASE)

/* Register description: ERM长振占空比配置寄存器低8比特
   Bit domain definition UNION:  PMIC_ERM_DUTY_NML_CFG_L_UNION */
#define PMIC_ERM_DUTY_NML_CFG_L_ADDR(base)  ((base) + (0x0C1UL) + PMU_LRA_BASE)

/* Register description: ERM长振占空比配置寄存器高4比特
   Bit domain definition UNION:  PMIC_ERM_DUTY_NML_CFG_H_UNION */
#define PMIC_ERM_DUTY_NML_CFG_H_ADDR(base)  ((base) + (0x0C2UL) + PMU_LRA_BASE)

/* Register description: ERM制动占空比配置寄存器低8比特
   Bit domain definition UNION:  PMIC_ERM_DUTY_BRK_CFG_L_UNION */
#define PMIC_ERM_DUTY_BRK_CFG_L_ADDR(base)  ((base) + (0x0C3UL) + PMU_LRA_BASE)

/* Register description: ERM制动占空比配置寄存器高4比特
   Bit domain definition UNION:  PMIC_ERM_DUTY_BRK_CFG_H_UNION */
#define PMIC_ERM_DUTY_BRK_CFG_H_ADDR(base)  ((base) + (0x0C4UL) + PMU_LRA_BASE)

/* Register description: ERM闭环制动调制寄存器低8比特
   Bit domain definition UNION:  PMIC_ERM_K_EOB_L_UNION */
#define PMIC_ERM_K_EOB_L_ADDR(base)         ((base) + (0x0C5UL) + PMU_LRA_BASE)

/* Register description: ERM闭环制动调制寄存器高8比特
   Bit domain definition UNION:  PMIC_ERM_K_EOB_H_UNION */
#define PMIC_ERM_K_EOB_H_ADDR(base)         ((base) + (0x0C6UL) + PMU_LRA_BASE)

/* Register description: ERM过驱闭环周期数配置寄存器
   Bit domain definition UNION:  PMIC_ERM_OVDR_NUM_UNION */
#define PMIC_ERM_OVDR_NUM_ADDR(base)        ((base) + (0x0C7UL) + PMU_LRA_BASE)

/* Register description: ERM制动闭环周期数配置寄存器
   Bit domain definition UNION:  PMIC_ERM_BRK_NUM_UNION */
#define PMIC_ERM_BRK_NUM_ADDR(base)         ((base) + (0x0C8UL) + PMU_LRA_BASE)

/* Register description: ERM每周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_ERM_DRT_CFG_UNION */
#define PMIC_ERM_DRT_CFG_ADDR(base)         ((base) + (0x0C9UL) + PMU_LRA_BASE)

/* Register description: ERM检测时间配置寄存器
   Bit domain definition UNION:  PMIC_ERM_DETE_TIME_CFG_UNION */
#define PMIC_ERM_DETE_TIME_CFG_ADDR(base)   ((base) + (0x0CAUL) + PMU_LRA_BASE)

/* Register description: ERM续流时间配置寄存器
   Bit domain definition UNION:  PMIC_ERM_TWAIT_CFG_UNION */
#define PMIC_ERM_TWAIT_CFG_ADDR(base)       ((base) + (0x0CBUL) + PMU_LRA_BASE)

/* Register description: ERM过驱阈值配置寄存器低8位
   Bit domain definition UNION:  PMIC_ERM_OVDR_THRE_L_UNION */
#define PMIC_ERM_OVDR_THRE_L_ADDR(base)     ((base) + (0x0CCUL) + PMU_LRA_BASE)

/* Register description: ERM过驱阈值配置寄存器高4位
   Bit domain definition UNION:  PMIC_ERM_OVDR_THRE_H_UNION */
#define PMIC_ERM_OVDR_THRE_H_ADDR(base)     ((base) + (0x0CDUL) + PMU_LRA_BASE)

/* Register description: ERM制动阈值配置寄存器低8位
   Bit domain definition UNION:  PMIC_ERM_BRK_THRE_L_UNION */
#define PMIC_ERM_BRK_THRE_L_ADDR(base)      ((base) + (0x0CEUL) + PMU_LRA_BASE)

/* Register description: ERM制动阈值配置寄存器高4位
   Bit domain definition UNION:  PMIC_ERM_BRK_THRE_H_UNION */
#define PMIC_ERM_BRK_THRE_H_ADDR(base)      ((base) + (0x0CFUL) + PMU_LRA_BASE)

/* Register description: 开环过驱周期数配置寄存器
   Bit domain definition UNION:  PMIC_ERM_OPL_OVDR_NUM_UNION */
#define PMIC_ERM_OPL_OVDR_NUM_ADDR(base)    ((base) + (0x0D0UL) + PMU_LRA_BASE)

/* Register description: 开环制动周期数配置寄存器
   Bit domain definition UNION:  PMIC_ERM_OPL_BRK_NUM_UNION */
#define PMIC_ERM_OPL_BRK_NUM_ADDR(base)     ((base) + (0x0D1UL) + PMU_LRA_BASE)

/* Register description: 异常检测ADC平均次数配置寄存器
   Bit domain definition UNION:  PMIC_ERM_ADCAVE_CFG_UNION */
#define PMIC_ERM_ADCAVE_CFG_ADDR(base)      ((base) + (0x0D2UL) + PMU_LRA_BASE)

/* Register description: 异常检测使能寄存器
   Bit domain definition UNION:  PMIC_ERM_ABN_ONOFF_UNION */
#define PMIC_ERM_ABN_ONOFF_ADDR(base)       ((base) + (0x0D3UL) + PMU_LRA_BASE)

/* Register description: 异常检测阈值寄存器低8比特
   Bit domain definition UNION:  PMIC_ERM_ABN_TH_L_UNION */
#define PMIC_ERM_ABN_TH_L_ADDR(base)        ((base) + (0x0D4UL) + PMU_LRA_BASE)

/* Register description: 异常检测阈值寄存器高4比特
   Bit domain definition UNION:  PMIC_ERM_ABN_TH_H_UNION */
#define PMIC_ERM_ABN_TH_H_ADDR(base)        ((base) + (0x0D5UL) + PMU_LRA_BASE)

/* Register description: ERM不在位阈值检测低8比特
   Bit domain definition UNION:  PMIC_ERM_OFF_L_UNION */
#define PMIC_ERM_OFF_L_ADDR(base)           ((base) + (0x0D6UL) + PMU_LRA_BASE)

/* Register description: ERM不在位阈值检测高4比特
   Bit domain definition UNION:  PMIC_ERM_OFF_H_UNION */
#define PMIC_ERM_OFF_H_ADDR(base)           ((base) + (0x0D7UL) + PMU_LRA_BASE)

/* Register description: ERM模拟静态配置寄存器0
   Bit domain definition UNION:  PMIC_ERM_ANA_CFG0_UNION */
#define PMIC_ERM_ANA_CFG0_ADDR(base)        ((base) + (0x0D8UL) + PMU_LRA_BASE)

/* Register description: ERM拍照使能寄存器
   Bit domain definition UNION:  PMIC_ERM_PRD_SMPL_EN_UNION */
#define PMIC_ERM_PRD_SMPL_EN_ADDR(base)     ((base) + (0x0D9UL) + PMU_LRA_BASE)

/* Register description: ERM拍照数据刷新完成状态寄存器
   Bit domain definition UNION:  PMIC_ERM_PRD_SMPL_VALID_UNION */
#define PMIC_ERM_PRD_SMPL_VALID_ADDR(base)  ((base) + (0x0DAUL) + PMU_LRA_BASE)

/* Register description: 拍照当前周期bemf_ave低8位
   Bit domain definition UNION:  PMIC_ERM_PRD_BEMF_L_UNION */
#define PMIC_ERM_PRD_BEMF_L_ADDR(base)      ((base) + (0x0DBUL) + PMU_LRA_BASE)

/* Register description: 拍照当前周期bemf_ave高4位
   Bit domain definition UNION:  PMIC_ERM_PRD_BEMF_H_UNION */
#define PMIC_ERM_PRD_BEMF_H_ADDR(base)      ((base) + (0x0DCUL) + PMU_LRA_BASE)


#else


/* Register description: 马达驱动寄存器
   Bit domain definition UNION:  PMIC_LRA_CTRL_UNION */
#define PMIC_LRA_CTRL_ADDR(base)            ((base) + (0x000) + PMU_LRA_BASE)

/* Register description: 马达刹车寄存器
   Bit domain definition UNION:  PMIC_BRAKE_CTRL_UNION */
#define PMIC_BRAKE_CTRL_ADDR(base)          ((base) + (0x001) + PMU_LRA_BASE)

/* Register description: overdive半周期数最大最小值配置寄存器
   Bit domain definition UNION:  PMIC_DRV_H_L_NUM_UNION */
#define PMIC_DRV_H_L_NUM_ADDR(base)         ((base) + (0x002) + PMU_LRA_BASE)

/* Register description: brake半周期数最大值配置寄存器
   Bit domain definition UNION:  PMIC_BRK_H_NUM_UNION */
#define PMIC_BRK_H_NUM_ADDR(base)           ((base) + (0x003) + PMU_LRA_BASE)

/* Register description: 驱动时间步进寄存器
   Bit domain definition UNION:  PMIC_LRA_CFG0_UNION */
#define PMIC_LRA_CFG0_ADDR(base)            ((base) + (0x004) + PMU_LRA_BASE)

/* Register description: 步进续流配置寄存器
   Bit domain definition UNION:  PMIC_LRA_CFG1_UNION */
#define PMIC_LRA_CFG1_ADDR(base)            ((base) + (0x005) + PMU_LRA_BASE)

/* Register description: 驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_DRV_TIME_CFG_UNION */
#define PMIC_DRV_TIME_CFG_ADDR(base)        ((base) + (0x006) + PMU_LRA_BASE)

/* Register description: Tmax配置寄存器
   Bit domain definition UNION:  PMIC_MAX_TIME_CFG_UNION */
#define PMIC_MAX_TIME_CFG_ADDR(base)        ((base) + (0x007) + PMU_LRA_BASE)

/* Register description: BEMF检测超时时间配置寄存器
   Bit domain definition UNION:  PMIC_BEMF_OUT_CFG_UNION */
#define PMIC_BEMF_OUT_CFG_ADDR(base)        ((base) + (0x008) + PMU_LRA_BASE)

/* Register description: BEMF检测预留时间配置寄存器
   Bit domain definition UNION:  PMIC_BEMF_TIME_UNION */
#define PMIC_BEMF_TIME_ADDR(base)           ((base) + (0x009) + PMU_LRA_BASE)

/* Register description: 初始占空比配置寄存器[7:0]
   Bit domain definition UNION:  PMIC_DUTY_INIT_CFG_LOW_UNION */
#define PMIC_DUTY_INIT_CFG_LOW_ADDR(base)   ((base) + (0x00A) + PMU_LRA_BASE)

/* Register description: 初始占空比配置寄存器[11:8]
   Bit domain definition UNION:  PMIC_DUTY_INIT_CFG_HIGH_UNION */
#define PMIC_DUTY_INIT_CFG_HIGH_ADDR(base)  ((base) + (0x00B) + PMU_LRA_BASE)

/* Register description: OVERDRIVE占空比补偿寄存器
   Bit domain definition UNION:  PMIC_DUTY_OVDR_CPS_UNION */
#define PMIC_DUTY_OVDR_CPS_ADDR(base)       ((base) + (0x00C) + PMU_LRA_BASE)

/* Register description: OVERDRIVE占空比配置寄存器[7:0]
   Bit domain definition UNION:  PMIC_DUTY_OVDR_CFG_LOW_UNION */
#define PMIC_DUTY_OVDR_CFG_LOW_ADDR(base)   ((base) + (0x00D) + PMU_LRA_BASE)

/* Register description: OVERDRIVE占空比配置寄存器[11:8]
   Bit domain definition UNION:  PMIC_DUTY_OVDR_CFG_HIGH_UNION */
#define PMIC_DUTY_OVDR_CFG_HIGH_ADDR(base)  ((base) + (0x00E) + PMU_LRA_BASE)

/* Register description: NORMAL占空比补偿寄存器
   Bit domain definition UNION:  PMIC_DUTY_NORMAL_CPS_UNION */
#define PMIC_DUTY_NORMAL_CPS_ADDR(base)     ((base) + (0x00F) + PMU_LRA_BASE)

/* Register description: NORMAL占空比配置寄存器[7:0]
   Bit domain definition UNION:  PMIC_DUTY_NORMAL_CFG_LOW_UNION */
#define PMIC_DUTY_NORMAL_CFG_LOW_ADDR(base) ((base) + (0x010) + PMU_LRA_BASE)

/* Register description: NORMAL占空比配置寄存器[11:8]
   Bit domain definition UNION:  PMIC_DUTY_NORMAL_CFG_HIGH_UNION */
#define PMIC_DUTY_NORMAL_CFG_HIGH_ADDR(base) ((base) + (0x011) + PMU_LRA_BASE)

/* Register description: BRAKEONE占空比配置寄存器0
   Bit domain definition UNION:  PMIC_DUTY_BRAKE_CPS_UNION */
#define PMIC_DUTY_BRAKE_CPS_ADDR(base)      ((base) + (0x012) + PMU_LRA_BASE)

/* Register description: BRAKEONE占空比配置寄存器[7:0]
   Bit domain definition UNION:  PMIC_DUTY_BRAKE_CFG_LOW_UNION */
#define PMIC_DUTY_BRAKE_CFG_LOW_ADDR(base)  ((base) + (0x013) + PMU_LRA_BASE)

/* Register description: BRAKEONE占空比配置寄存器[11:8]
   Bit domain definition UNION:  PMIC_DUTY_BRAKE_CFG_HIGH_UNION */
#define PMIC_DUTY_BRAKE_CFG_HIGH_ADDR(base) ((base) + (0x014) + PMU_LRA_BASE)

/* Register description: BRAKE第二阶段k1配置寄存器[7:0]
   Bit domain definition UNION:  PMIC_EOB_K_1_LOW_UNION */
#define PMIC_EOB_K_1_LOW_ADDR(base)         ((base) + (0x015) + PMU_LRA_BASE)

/* Register description: BRAKE第二阶段k1配置寄存器[15:8]
   Bit domain definition UNION:  PMIC_EOB_K_1_HIGH_UNION */
#define PMIC_EOB_K_1_HIGH_ADDR(base)        ((base) + (0x016) + PMU_LRA_BASE)

/* Register description: BRAKE第二阶段k2配置寄存器[7:0]
   Bit domain definition UNION:  PMIC_EOB_K_2_LOW_UNION */
#define PMIC_EOB_K_2_LOW_ADDR(base)         ((base) + (0x017) + PMU_LRA_BASE)

/* Register description: BRAKE第二阶段k2配置寄存器[15:8]
   Bit domain definition UNION:  PMIC_EOB_K_2_HIGH_UNION */
#define PMIC_EOB_K_2_HIGH_ADDR(base)        ((base) + (0x018) + PMU_LRA_BASE)

/* Register description: ADC最大最小值差值阈值配置寄存器
   Bit domain definition UNION:  PMIC_ADC_MAX_MIN_TH_UNION */
#define PMIC_ADC_MAX_MIN_TH_ADDR(base)      ((base) + (0x019) + PMU_LRA_BASE)

/* Register description: 结束OVDRIVE阈值电压[7:0]寄存器
   Bit domain definition UNION:  PMIC_TH_BOOST_V_CFG_LOW_UNION */
#define PMIC_TH_BOOST_V_CFG_LOW_ADDR(base)  ((base) + (0x01A) + PMU_LRA_BASE)

/* Register description: 结束OVDRIVE阈值电压[11:8]寄存器
   Bit domain definition UNION:  PMIC_TH_BOOST_V_CFG_HIGH_UNION */
#define PMIC_TH_BOOST_V_CFG_HIGH_ADDR(base) ((base) + (0x01B) + PMU_LRA_BASE)

/* Register description: Gate1配置寄存器[7:0]
   Bit domain definition UNION:  PMIC_GATE_VOLTAGE1_LOW_UNION */
#define PMIC_GATE_VOLTAGE1_LOW_ADDR(base)   ((base) + (0x01C) + PMU_LRA_BASE)

/* Register description: Gate1配置寄存器[11:8]
   Bit domain definition UNION:  PMIC_GATE_VOLTAGE1_HIGH_UNION */
#define PMIC_GATE_VOLTAGE1_HIGH_ADDR(base)  ((base) + (0x01D) + PMU_LRA_BASE)

/* Register description: Gate2配置寄存器[7:0]
   Bit domain definition UNION:  PMIC_GATE_VOLTAGE2_LOW_UNION */
#define PMIC_GATE_VOLTAGE2_LOW_ADDR(base)   ((base) + (0x01E) + PMU_LRA_BASE)

/* Register description: Gate2配置寄存器[11:8]
   Bit domain definition UNION:  PMIC_GATE_VOLTAGE2_HIGH_UNION */
#define PMIC_GATE_VOLTAGE2_HIGH_ADDR(base)  ((base) + (0x01F) + PMU_LRA_BASE)

/* Register description: Gate3配置寄存器[7:0]
   Bit domain definition UNION:  PMIC_GATE_VOLTAGE3_LOW_UNION */
#define PMIC_GATE_VOLTAGE3_LOW_ADDR(base)   ((base) + (0x020) + PMU_LRA_BASE)

/* Register description: Gate3配置寄存器[11:8]
   Bit domain definition UNION:  PMIC_GATE_VOLTAGE3_HIGH_UNION */
#define PMIC_GATE_VOLTAGE3_HIGH_ADDR(base)  ((base) + (0x021) + PMU_LRA_BASE)

/* Register description: BRAKE阶段误差阈值电压配置寄存器[7:0]
   Bit domain definition UNION:  PMIC_BRK_BEMF_MIN_CFG_L_UNION */
#define PMIC_BRK_BEMF_MIN_CFG_L_ADDR(base)  ((base) + (0x022) + PMU_LRA_BASE)

/* Register description: BRAKE阶段误差阈值电压配置寄存器[11:8]
   Bit domain definition UNION:  PMIC_BRK_BEMF_MIN_CFG_H_UNION */
#define PMIC_BRK_BEMF_MIN_CFG_H_ADDR(base)  ((base) + (0x023) + PMU_LRA_BASE)

/* Register description: Uref配置寄存器[7:0]
   Bit domain definition UNION:  PMIC_REF_U_CFG_L_UNION */
#define PMIC_REF_U_CFG_L_ADDR(base)         ((base) + (0x024) + PMU_LRA_BASE)

/* Register description: Uref配置寄存器[11:8]
   Bit domain definition UNION:  PMIC_REF_U_CFG_H_UNION */
#define PMIC_REF_U_CFG_H_ADDR(base)         ((base) + (0x025) + PMU_LRA_BASE)

/* Register description: kfit算法选择寄存器
   Bit domain definition UNION:  PMIC_KFIT_DATA_SEL_UNION */
#define PMIC_KFIT_DATA_SEL_ADDR(base)       ((base) + (0x026) + PMU_LRA_BASE)

/* Register description: Krvs配置寄存器[7:0]
   Bit domain definition UNION:  PMIC_K_RVS_LOW_UNION */
#define PMIC_K_RVS_LOW_ADDR(base)           ((base) + (0x027) + PMU_LRA_BASE)

/* Register description: Krvs配置寄存器[13:8]
   Bit domain definition UNION:  PMIC_K_RVS_HIGH_UNION */
#define PMIC_K_RVS_HIGH_ADDR(base)          ((base) + (0x028) + PMU_LRA_BASE)

/* Register description: Brvs配置寄存器[7:0]
   Bit domain definition UNION:  PMIC_B_RVS_LOW_UNION */
#define PMIC_B_RVS_LOW_ADDR(base)           ((base) + (0x029) + PMU_LRA_BASE)

/* Register description: Brvs配置寄存器[15:8]
   Bit domain definition UNION:  PMIC_B_RVS_HIGH_UNION */
#define PMIC_B_RVS_HIGH_ADDR(base)          ((base) + (0x02A) + PMU_LRA_BASE)

/* Register description: 梯形波系数1配置寄存器
   Bit domain definition UNION:  PMIC_LADD_PARA1_CFG_UNION */
#define PMIC_LADD_PARA1_CFG_ADDR(base)      ((base) + (0x02B) + PMU_LRA_BASE)

/* Register description: 梯形波系数2配置寄存器
   Bit domain definition UNION:  PMIC_LADD_PARA2_CFG_UNION */
#define PMIC_LADD_PARA2_CFG_ADDR(base)      ((base) + (0x02C) + PMU_LRA_BASE)

/* Register description: 梯形波系数3配置寄存器
   Bit domain definition UNION:  PMIC_LADD_PARA3_CFG_UNION */
#define PMIC_LADD_PARA3_CFG_ADDR(base)      ((base) + (0x02D) + PMU_LRA_BASE)

/* Register description: 梯形波系数4配置寄存器
   Bit domain definition UNION:  PMIC_LADD_PARA4_CFG_UNION */
#define PMIC_LADD_PARA4_CFG_ADDR(base)      ((base) + (0x02E) + PMU_LRA_BASE)

/* Register description: 梯形波系数5配置寄存器
   Bit domain definition UNION:  PMIC_LADD_PARA5_CFG_UNION */
#define PMIC_LADD_PARA5_CFG_ADDR(base)      ((base) + (0x02F) + PMU_LRA_BASE)

/* Register description: 梯形波系数6配置寄存器
   Bit domain definition UNION:  PMIC_LADD_PARA6_CFG_UNION */
#define PMIC_LADD_PARA6_CFG_ADDR(base)      ((base) + (0x030) + PMU_LRA_BASE)

/* Register description: 梯形波系数7配置寄存器
   Bit domain definition UNION:  PMIC_LADD_PARA7_CFG_UNION */
#define PMIC_LADD_PARA7_CFG_ADDR(base)      ((base) + (0x031) + PMU_LRA_BASE)

/* Register description: 梯形波系数8配置寄存器
   Bit domain definition UNION:  PMIC_LADD_PARA8_CFG_UNION */
#define PMIC_LADD_PARA8_CFG_ADDR(base)      ((base) + (0x032) + PMU_LRA_BASE)

/* Register description: 梯形波系数9配置寄存器
   Bit domain definition UNION:  PMIC_LADD_PARA9_CFG_UNION */
#define PMIC_LADD_PARA9_CFG_ADDR(base)      ((base) + (0x033) + PMU_LRA_BASE)

/* Register description: 梯形波系数10配置寄存器
   Bit domain definition UNION:  PMIC_LADD_PARA10_CFG_UNION */
#define PMIC_LADD_PARA10_CFG_ADDR(base)     ((base) + (0x034) + PMU_LRA_BASE)

/* Register description: 梯形波系数11配置寄存器
   Bit domain definition UNION:  PMIC_LADD_PARA11_CFG_UNION */
#define PMIC_LADD_PARA11_CFG_ADDR(base)     ((base) + (0x035) + PMU_LRA_BASE)

/* Register description: 梯形波系数12配置寄存器
   Bit domain definition UNION:  PMIC_LADD_PARA12_CFG_UNION */
#define PMIC_LADD_PARA12_CFG_ADDR(base)     ((base) + (0x036) + PMU_LRA_BASE)

/* Register description: 梯形波系数13配置寄存器
   Bit domain definition UNION:  PMIC_LADD_PARA13_CFG_UNION */
#define PMIC_LADD_PARA13_CFG_ADDR(base)     ((base) + (0x037) + PMU_LRA_BASE)

/* Register description: 梯形波系数14配置寄存器
   Bit domain definition UNION:  PMIC_LADD_PARA14_CFG_UNION */
#define PMIC_LADD_PARA14_CFG_ADDR(base)     ((base) + (0x038) + PMU_LRA_BASE)

/* Register description: 梯形波系数15配置寄存器
   Bit domain definition UNION:  PMIC_LADD_PARA15_CFG_UNION */
#define PMIC_LADD_PARA15_CFG_ADDR(base)     ((base) + (0x039) + PMU_LRA_BASE)

/* Register description: 梯形波系数16配置寄存器
   Bit domain definition UNION:  PMIC_LADD_PARA16_CFG_UNION */
#define PMIC_LADD_PARA16_CFG_ADDR(base)     ((base) + (0x03A) + PMU_LRA_BASE)

/* Register description: 梯形波系数17配置寄存器
   Bit domain definition UNION:  PMIC_LADD_PARA17_CFG_UNION */
#define PMIC_LADD_PARA17_CFG_ADDR(base)     ((base) + (0x03B) + PMU_LRA_BASE)

/* Register description: 梯形波系数18配置寄存器
   Bit domain definition UNION:  PMIC_LADD_PARA18_CFG_UNION */
#define PMIC_LADD_PARA18_CFG_ADDR(base)     ((base) + (0x03C) + PMU_LRA_BASE)

/* Register description: 梯形波系数19配置寄存器
   Bit domain definition UNION:  PMIC_LADD_PARA19_CFG_UNION */
#define PMIC_LADD_PARA19_CFG_ADDR(base)     ((base) + (0x03D) + PMU_LRA_BASE)

/* Register description: 梯形波系数20配置寄存器
   Bit domain definition UNION:  PMIC_LADD_PARA20_CFG_UNION */
#define PMIC_LADD_PARA20_CFG_ADDR(base)     ((base) + (0x03E) + PMU_LRA_BASE)

/* Register description: out_brk_bemf[7:0]
   Bit domain definition UNION:  PMIC_OUT_BEMF_VOL_L_UNION */
#define PMIC_OUT_BEMF_VOL_L_ADDR(base)      ((base) + (0x03F) + PMU_LRA_BASE)

/* Register description: out_brk_bemf[11:8]
   Bit domain definition UNION:  PMIC_OUT_BEMF_VOL_H_UNION */
#define PMIC_OUT_BEMF_VOL_H_ADDR(base)      ((base) + (0x040) + PMU_LRA_BASE)

/* Register description: out_nml_bemf[7:0]
   Bit domain definition UNION:  PMIC_OUT_NML_VBEMF_L_UNION */
#define PMIC_OUT_NML_VBEMF_L_ADDR(base)     ((base) + (0x041) + PMU_LRA_BASE)

/* Register description: out_nml_bemf[11:8]
   Bit domain definition UNION:  PMIC_OUT_NML_VBEMF_H_UNION */
#define PMIC_OUT_NML_VBEMF_H_ADDR(base)     ((base) + (0x042) + PMU_LRA_BASE)

/* Register description: OVERDRIVE和BRK半周期数寄存器
   Bit domain definition UNION:  PMIC_OV_BRK_HPRIOD_UNION */
#define PMIC_OV_BRK_HPRIOD_ADDR(base)       ((base) + (0x043) + PMU_LRA_BASE)

/* Register description: BRAKE半周期数寄存器
   Bit domain definition UNION:  PMIC_BRK_HPRIOD_UNION */
#define PMIC_BRK_HPRIOD_ADDR(base)          ((base) + (0x044) + PMU_LRA_BASE)

/* Register description: vsys采样[7:0]
   Bit domain definition UNION:  PMIC_UREAL_DATA_L_UNION */
#define PMIC_UREAL_DATA_L_ADDR(base)        ((base) + (0x045) + PMU_LRA_BASE)

/* Register description: vsys采样[11:8]
   Bit domain definition UNION:  PMIC_UREAL_DATA_H_UNION */
#define PMIC_UREAL_DATA_H_ADDR(base)        ((base) + (0x046) + PMU_LRA_BASE)

/* Register description: 过零点校准最大值[7:0]
   Bit domain definition UNION:  PMIC_ADC_CALI_MAX_L_UNION */
#define PMIC_ADC_CALI_MAX_L_ADDR(base)      ((base) + (0x047) + PMU_LRA_BASE)

/* Register description: 过零点校准最大值[11:8]
   Bit domain definition UNION:  PMIC_ADC_CALI_MAX_H_UNION */
#define PMIC_ADC_CALI_MAX_H_ADDR(base)      ((base) + (0x048) + PMU_LRA_BASE)

/* Register description: 过零点校准最小值[7:0]
   Bit domain definition UNION:  PMIC_ADC_CALI_MIN_L_UNION */
#define PMIC_ADC_CALI_MIN_L_ADDR(base)      ((base) + (0x049) + PMU_LRA_BASE)

/* Register description: 过零点校准最小值[11:8]
   Bit domain definition UNION:  PMIC_ADC_CALI_MIN_H_UNION */
#define PMIC_ADC_CALI_MIN_H_ADDR(base)      ((base) + (0x04A) + PMU_LRA_BASE)

/* Register description: ADC过零码值低8bit
   Bit domain definition UNION:  PMIC_ADC_ZERO_L_UNION */
#define PMIC_ADC_ZERO_L_ADDR(base)          ((base) + (0x04B) + PMU_LRA_BASE)

/* Register description: ADC过零码值高4bit
   Bit domain definition UNION:  PMIC_ADC_ZERO_H_UNION */
#define PMIC_ADC_ZERO_H_ADDR(base)          ((base) + (0x04C) + PMU_LRA_BASE)

/* Register description: 计算得到KFIT值低8bit
   Bit domain definition UNION:  PMIC_KFIT_DATA_L_UNION */
#define PMIC_KFIT_DATA_L_ADDR(base)         ((base) + (0x04D) + PMU_LRA_BASE)

/* Register description: 计算得到KFIT值高4bit
   Bit domain definition UNION:  PMIC_KFIT_DATA_H_UNION */
#define PMIC_KFIT_DATA_H_ADDR(base)         ((base) + (0x04E) + PMU_LRA_BASE)

/* Register description: 马达状态寄存器
   Bit domain definition UNION:  PMIC_FSM_STATE_UNION */
#define PMIC_FSM_STATE_ADDR(base)           ((base) + (0x04F) + PMU_LRA_BASE)

/* Register description: 特驱第1半周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_SPEL_TIME_1_UNION */
#define PMIC_SPEL_TIME_1_ADDR(base)         ((base) + (0x050) + PMU_LRA_BASE)

/* Register description: 特驱第2半周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_SPEL_TIME_2_UNION */
#define PMIC_SPEL_TIME_2_ADDR(base)         ((base) + (0x051) + PMU_LRA_BASE)

/* Register description: 特驱第3半周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_SPEL_TIME_3_UNION */
#define PMIC_SPEL_TIME_3_ADDR(base)         ((base) + (0x052) + PMU_LRA_BASE)

/* Register description: 特驱第4半周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_SPEL_TIME_4_UNION */
#define PMIC_SPEL_TIME_4_ADDR(base)         ((base) + (0x053) + PMU_LRA_BASE)

/* Register description: 特驱第5半周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_SPEL_TIME_5_UNION */
#define PMIC_SPEL_TIME_5_ADDR(base)         ((base) + (0x054) + PMU_LRA_BASE)

/* Register description: 特驱第6半周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_SPEL_TIME_6_UNION */
#define PMIC_SPEL_TIME_6_ADDR(base)         ((base) + (0x055) + PMU_LRA_BASE)

/* Register description: 特驱第7半周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_SPEL_TIME_7_UNION */
#define PMIC_SPEL_TIME_7_ADDR(base)         ((base) + (0x056) + PMU_LRA_BASE)

/* Register description: 特驱第8半周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_SPEL_TIME_8_UNION */
#define PMIC_SPEL_TIME_8_ADDR(base)         ((base) + (0x057) + PMU_LRA_BASE)

/* Register description: 特驱第9半周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_SPEL_TIME_9_UNION */
#define PMIC_SPEL_TIME_9_ADDR(base)         ((base) + (0x058) + PMU_LRA_BASE)

/* Register description: 特驱第10半周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_SPEL_TIME_10_UNION */
#define PMIC_SPEL_TIME_10_ADDR(base)        ((base) + (0x059) + PMU_LRA_BASE)

/* Register description: 特驱第11半周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_SPEL_TIME_11_UNION */
#define PMIC_SPEL_TIME_11_ADDR(base)        ((base) + (0x05A) + PMU_LRA_BASE)

/* Register description: 特驱第12半周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_SPEL_TIME_12_UNION */
#define PMIC_SPEL_TIME_12_ADDR(base)        ((base) + (0x05B) + PMU_LRA_BASE)

/* Register description: 特驱第13半周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_SPEL_TIME_13_UNION */
#define PMIC_SPEL_TIME_13_ADDR(base)        ((base) + (0x05C) + PMU_LRA_BASE)

/* Register description: 特驱第14半周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_SPEL_TIME_14_UNION */
#define PMIC_SPEL_TIME_14_ADDR(base)        ((base) + (0x05D) + PMU_LRA_BASE)

/* Register description: 特驱第15半周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_SPEL_TIME_15_UNION */
#define PMIC_SPEL_TIME_15_ADDR(base)        ((base) + (0x05E) + PMU_LRA_BASE)

/* Register description: 特驱第16半周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_SPEL_TIME_16_UNION */
#define PMIC_SPEL_TIME_16_ADDR(base)        ((base) + (0x05F) + PMU_LRA_BASE)

/* Register description: 特驱第17半周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_SPEL_TIME_17_UNION */
#define PMIC_SPEL_TIME_17_ADDR(base)        ((base) + (0x060) + PMU_LRA_BASE)

/* Register description: 特驱第18半周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_SPEL_TIME_18_UNION */
#define PMIC_SPEL_TIME_18_ADDR(base)        ((base) + (0x061) + PMU_LRA_BASE)

/* Register description: 特驱第19半周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_SPEL_TIME_19_UNION */
#define PMIC_SPEL_TIME_19_ADDR(base)        ((base) + (0x062) + PMU_LRA_BASE)

/* Register description: 特驱第20半周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_SPEL_TIME_20_UNION */
#define PMIC_SPEL_TIME_20_ADDR(base)        ((base) + (0x063) + PMU_LRA_BASE)

/* Register description: 特驱第1半周期占空数补偿寄存器
   Bit domain definition UNION:  PMIC_SPEL_DUTY_CPS_UNION */
#define PMIC_SPEL_DUTY_CPS_ADDR(base)       ((base) + (0x064) + PMU_LRA_BASE)

/* Register description: 特驱第1半周期占空数配置寄存器低8bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_1_L_UNION */
#define PMIC_SPEL_DUTY_1_L_ADDR(base)       ((base) + (0x065) + PMU_LRA_BASE)

/* Register description: 特驱第1半周期占空数配置寄存器高4bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_1_H_UNION */
#define PMIC_SPEL_DUTY_1_H_ADDR(base)       ((base) + (0x066) + PMU_LRA_BASE)

/* Register description: 特驱第2半周期占空数配置寄存器低8bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_2_L_UNION */
#define PMIC_SPEL_DUTY_2_L_ADDR(base)       ((base) + (0x067) + PMU_LRA_BASE)

/* Register description: 特驱第2半周期占空数配置寄存器高4bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_2_H_UNION */
#define PMIC_SPEL_DUTY_2_H_ADDR(base)       ((base) + (0x068) + PMU_LRA_BASE)

/* Register description: 特驱第3半周期占空数配置寄存器低8bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_3_L_UNION */
#define PMIC_SPEL_DUTY_3_L_ADDR(base)       ((base) + (0x069) + PMU_LRA_BASE)

/* Register description: 特驱第3半周期占空数配置寄存器高4bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_3_H_UNION */
#define PMIC_SPEL_DUTY_3_H_ADDR(base)       ((base) + (0x06A) + PMU_LRA_BASE)

/* Register description: 特驱第4半周期占空数配置寄存器低8bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_4_L_UNION */
#define PMIC_SPEL_DUTY_4_L_ADDR(base)       ((base) + (0x06B) + PMU_LRA_BASE)

/* Register description: 特驱第4半周期占空数配置寄存器高4bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_4_H_UNION */
#define PMIC_SPEL_DUTY_4_H_ADDR(base)       ((base) + (0x06C) + PMU_LRA_BASE)

/* Register description: 特驱第5半周期占空数配置寄存器低8bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_5_L_UNION */
#define PMIC_SPEL_DUTY_5_L_ADDR(base)       ((base) + (0x06D) + PMU_LRA_BASE)

/* Register description: 特驱第5半周期占空数配置寄存器高4bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_5_H_UNION */
#define PMIC_SPEL_DUTY_5_H_ADDR(base)       ((base) + (0x06E) + PMU_LRA_BASE)

/* Register description: 特驱第6半周期占空数配置寄存器低9bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_6_L_UNION */
#define PMIC_SPEL_DUTY_6_L_ADDR(base)       ((base) + (0x06F) + PMU_LRA_BASE)

/* Register description: 特驱第6半周期占空数配置寄存器高5bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_6_H_UNION */
#define PMIC_SPEL_DUTY_6_H_ADDR(base)       ((base) + (0x070) + PMU_LRA_BASE)

/* Register description: 特驱第7半周期占空数配置寄存器低8bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_7_L_UNION */
#define PMIC_SPEL_DUTY_7_L_ADDR(base)       ((base) + (0x071) + PMU_LRA_BASE)

/* Register description: 特驱第7半周期占空数配置寄存器高4bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_7_H_UNION */
#define PMIC_SPEL_DUTY_7_H_ADDR(base)       ((base) + (0x072) + PMU_LRA_BASE)

/* Register description: 特驱第8半周期占空数配置寄存器低8bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_8_L_UNION */
#define PMIC_SPEL_DUTY_8_L_ADDR(base)       ((base) + (0x073) + PMU_LRA_BASE)

/* Register description: 特驱第8半周期占空数配置寄存器高4bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_8_H_UNION */
#define PMIC_SPEL_DUTY_8_H_ADDR(base)       ((base) + (0x074) + PMU_LRA_BASE)

/* Register description: 特驱第9半周期占空数配置寄存器低8bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_9_L_UNION */
#define PMIC_SPEL_DUTY_9_L_ADDR(base)       ((base) + (0x075) + PMU_LRA_BASE)

/* Register description: 特驱第9半周期占空数配置寄存器高4bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_9_H_UNION */
#define PMIC_SPEL_DUTY_9_H_ADDR(base)       ((base) + (0x076) + PMU_LRA_BASE)

/* Register description: 特驱第10半周期占空数配置寄存器低8bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_10_L_UNION */
#define PMIC_SPEL_DUTY_10_L_ADDR(base)      ((base) + (0x077) + PMU_LRA_BASE)

/* Register description: 特驱第10半周期占空数配置寄存器高4bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_10_H_UNION */
#define PMIC_SPEL_DUTY_10_H_ADDR(base)      ((base) + (0x078) + PMU_LRA_BASE)

/* Register description: 特驱第11半周期占空数配置寄存器低8bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_11_L_UNION */
#define PMIC_SPEL_DUTY_11_L_ADDR(base)      ((base) + (0x079) + PMU_LRA_BASE)

/* Register description: 特驱第11半周期占空数配置寄存器高4bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_11_H_UNION */
#define PMIC_SPEL_DUTY_11_H_ADDR(base)      ((base) + (0x07A) + PMU_LRA_BASE)

/* Register description: 特驱第12半周期占空数配置寄存器低8bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_12_L_UNION */
#define PMIC_SPEL_DUTY_12_L_ADDR(base)      ((base) + (0x07B) + PMU_LRA_BASE)

/* Register description: 特驱第12半周期占空数配置寄存器高4bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_12_H_UNION */
#define PMIC_SPEL_DUTY_12_H_ADDR(base)      ((base) + (0x07C) + PMU_LRA_BASE)

/* Register description: 特驱第13半周期占空数配置寄存器低8bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_13_L_UNION */
#define PMIC_SPEL_DUTY_13_L_ADDR(base)      ((base) + (0x07D) + PMU_LRA_BASE)

/* Register description: 特驱第13半周期占空数配置寄存器高4bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_13_H_UNION */
#define PMIC_SPEL_DUTY_13_H_ADDR(base)      ((base) + (0x07E) + PMU_LRA_BASE)

/* Register description: 特驱第14半周期占空数配置寄存器低8bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_14_L_UNION */
#define PMIC_SPEL_DUTY_14_L_ADDR(base)      ((base) + (0x07F) + PMU_LRA_BASE)

/* Register description: 特驱第14半周期占空数配置寄存器高4bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_14_H_UNION */
#define PMIC_SPEL_DUTY_14_H_ADDR(base)      ((base) + (0x080) + PMU_LRA_BASE)

/* Register description: 特驱第15半周期占空数配置寄存器低8bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_15_L_UNION */
#define PMIC_SPEL_DUTY_15_L_ADDR(base)      ((base) + (0x081) + PMU_LRA_BASE)

/* Register description: 特驱第15半周期占空数配置寄存器高4bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_15_H_UNION */
#define PMIC_SPEL_DUTY_15_H_ADDR(base)      ((base) + (0x082) + PMU_LRA_BASE)

/* Register description: 特驱第16半周期占空数配置寄存器低8bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_16_L_UNION */
#define PMIC_SPEL_DUTY_16_L_ADDR(base)      ((base) + (0x083) + PMU_LRA_BASE)

/* Register description: 特驱第16半周期占空数配置寄存器高4bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_16_H_UNION */
#define PMIC_SPEL_DUTY_16_H_ADDR(base)      ((base) + (0x084) + PMU_LRA_BASE)

/* Register description: 特驱第17半周期占空数配置寄存器低8bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_17_L_UNION */
#define PMIC_SPEL_DUTY_17_L_ADDR(base)      ((base) + (0x085) + PMU_LRA_BASE)

/* Register description: 特驱第17半周期占空数配置寄存器高4bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_17_H_UNION */
#define PMIC_SPEL_DUTY_17_H_ADDR(base)      ((base) + (0x086) + PMU_LRA_BASE)

/* Register description: 特驱第18半周期占空数配置寄存器低8bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_18_L_UNION */
#define PMIC_SPEL_DUTY_18_L_ADDR(base)      ((base) + (0x087) + PMU_LRA_BASE)

/* Register description: 特驱第18半周期占空数配置寄存器高4bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_18_H_UNION */
#define PMIC_SPEL_DUTY_18_H_ADDR(base)      ((base) + (0x088) + PMU_LRA_BASE)

/* Register description: 特驱第19半周期占空数配置寄存器低8bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_19_L_UNION */
#define PMIC_SPEL_DUTY_19_L_ADDR(base)      ((base) + (0x089) + PMU_LRA_BASE)

/* Register description: 特驱第19半周期占空数配置寄存器高4bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_19_H_UNION */
#define PMIC_SPEL_DUTY_19_H_ADDR(base)      ((base) + (0x08A) + PMU_LRA_BASE)

/* Register description: 特驱第20半周期占空数配置寄存器低8bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_20_L_UNION */
#define PMIC_SPEL_DUTY_20_L_ADDR(base)      ((base) + (0x08B) + PMU_LRA_BASE)

/* Register description: 特驱第20半周期占空数配置寄存器高4bit
   Bit domain definition UNION:  PMIC_SPEL_DUTY_20_H_UNION */
#define PMIC_SPEL_DUTY_20_H_ADDR(base)      ((base) + (0x08C) + PMU_LRA_BASE)

/* Register description: LRA模拟参数配置寄存器0
   Bit domain definition UNION:  PMIC_LRA_ANA_CFG0_UNION */
#define PMIC_LRA_ANA_CFG0_ADDR(base)        ((base) + (0x08D) + PMU_LRA_BASE)

/* Register description: LRA模拟参数配置寄存器1
   Bit domain definition UNION:  PMIC_LRA_ANA_CFG1_UNION */
#define PMIC_LRA_ANA_CFG1_ADDR(base)        ((base) + (0x08E) + PMU_LRA_BASE)

/* Register description: LRA模拟参数配置寄存器2
   Bit domain definition UNION:  PMIC_LRA_ANA_CFG2_UNION */
#define PMIC_LRA_ANA_CFG2_ADDR(base)        ((base) + (0x08F) + PMU_LRA_BASE)

/* Register description: LRA模拟参数配置寄存器3
   Bit domain definition UNION:  PMIC_LRA_ANA_CFG3_UNION */
#define PMIC_LRA_ANA_CFG3_ADDR(base)        ((base) + (0x090) + PMU_LRA_BASE)

/* Register description: OCP异常配置寄存器
   Bit domain definition UNION:  PMIC_LRA_OCP_CFG_UNION */
#define PMIC_LRA_OCP_CFG_ADDR(base)         ((base) + (0x091) + PMU_LRA_BASE)

/* Register description: IBIAS配置寄存器
   Bit domain definition UNION:  PMIC_LRA_IBIAS_SEL_UNION */
#define PMIC_LRA_IBIAS_SEL_ADDR(base)       ((base) + (0x092) + PMU_LRA_BASE)

/* Register description: OVP异常配置寄存器
   Bit domain definition UNION:  PMIC_LRA_OVP_CFG_UNION */
#define PMIC_LRA_OVP_CFG_ADDR(base)         ((base) + (0x093) + PMU_LRA_BASE)

/* Register description: 模拟预留寄存器0
   Bit domain definition UNION:  PMIC_LRA_ANA_RESERVED0_UNION */
#define PMIC_LRA_ANA_RESERVED0_ADDR(base)   ((base) + (0x094) + PMU_LRA_BASE)

/* Register description: 模拟预留寄存器1
   Bit domain definition UNION:  PMIC_LRA_ANA_RESERVED1_UNION */
#define PMIC_LRA_ANA_RESERVED1_ADDR(base)   ((base) + (0x095) + PMU_LRA_BASE)

/* Register description: 当前半周期各项参数拍照使能寄存器
   Bit domain definition UNION:  PMIC_HPRD_SAMPLE_EN_UNION */
#define PMIC_HPRD_SAMPLE_EN_ADDR(base)      ((base) + (0x096) + PMU_LRA_BASE)

/* Register description: 拍照数据稳定寄存器
   Bit domain definition UNION:  PMIC_HPRD_SAMPLE_VALID_UNION */
#define PMIC_HPRD_SAMPLE_VALID_ADDR(base)   ((base) + (0x097) + PMU_LRA_BASE)

/* Register description: 当前半周期反向电动势采样最大值低8bit
   Bit domain definition UNION:  PMIC_HPRD_BEMF_MAX_L_UNION */
#define PMIC_HPRD_BEMF_MAX_L_ADDR(base)     ((base) + (0x098) + PMU_LRA_BASE)

/* Register description: 当前半周期反向电动势采样最大值高4bit
   Bit domain definition UNION:  PMIC_HPRD_BEMF_MAX_H_UNION */
#define PMIC_HPRD_BEMF_MAX_H_ADDR(base)     ((base) + (0x099) + PMU_LRA_BASE)

/* Register description: 当前半周期反向电动势采样最小值低8bit
   Bit domain definition UNION:  PMIC_HPRD_BEMF_MIN_L_UNION */
#define PMIC_HPRD_BEMF_MIN_L_ADDR(base)     ((base) + (0x09A) + PMU_LRA_BASE)

/* Register description: 当前半周期反向电动势采样最小值高4bit
   Bit domain definition UNION:  PMIC_HPRD_BEMF_MIN_H_UNION */
#define PMIC_HPRD_BEMF_MIN_H_ADDR(base)     ((base) + (0x09B) + PMU_LRA_BASE)

/* Register description: 当前半周期第一次反向电动势采样值低8bit
   Bit domain definition UNION:  PMIC_HPRD_BEMF_FIRST_L_UNION */
#define PMIC_HPRD_BEMF_FIRST_L_ADDR(base)   ((base) + (0x09C) + PMU_LRA_BASE)

/* Register description: 当前半周期第一次反向电动势采样值高4bit
   Bit domain definition UNION:  PMIC_HPRD_BEMF_FIRST_H_UNION */
#define PMIC_HPRD_BEMF_FIRST_H_ADDR(base)   ((base) + (0x09D) + PMU_LRA_BASE)

/* Register description: 当前半周期最后一次反向电动势采样值低8bit
   Bit domain definition UNION:  PMIC_HPRD_BEMF_LAST_L_UNION */
#define PMIC_HPRD_BEMF_LAST_L_ADDR(base)    ((base) + (0x09E) + PMU_LRA_BASE)

/* Register description: 当前半周期最后一次反向电动势采样值高4bit
   Bit domain definition UNION:  PMIC_HPRD_BEMF_LAST_H_UNION */
#define PMIC_HPRD_BEMF_LAST_H_ADDR(base)    ((base) + (0x09F) + PMU_LRA_BASE)

/* Register description: 当前半周期驱动时间
   Bit domain definition UNION:  PMIC_HP_DR_TIME_UNION */
#define PMIC_HP_DR_TIME_ADDR(base)          ((base) + (0x0A0) + PMU_LRA_BASE)

/* Register description: 当前半周期计算得到的下一个半周期驱动时间
   Bit domain definition UNION:  PMIC_HPRD_NEXT_DR_UNION */
#define PMIC_HPRD_NEXT_DR_ADDR(base)        ((base) + (0x0A1) + PMU_LRA_BASE)

/* Register description: 当前半周期总时间寄存器低8bit
   Bit domain definition UNION:  PMIC_HPRD_TIME_L_UNION */
#define PMIC_HPRD_TIME_L_ADDR(base)         ((base) + (0x0A2) + PMU_LRA_BASE)

/* Register description: 当前半周期总时间寄存器高2bit
   Bit domain definition UNION:  PMIC_HPRD_TIME_H_UNION */
#define PMIC_HPRD_TIME_H_ADDR(base)         ((base) + (0x0A3) + PMU_LRA_BASE)

/* Register description: 当前半周期PWM占空数寄存器（刷新时间由软件控制）
   Bit domain definition UNION:  PMIC_HPRD_DUTY_NUM_UNION */
#define PMIC_HPRD_DUTY_NUM_ADDR(base)       ((base) + (0x0A4) + PMU_LRA_BASE)

/* Register description: 当前半周期序列号寄存器（刷新时间由软件控制）低8bit
   Bit domain definition UNION:  PMIC_HPRD_RANK_NUM_L_UNION */
#define PMIC_HPRD_RANK_NUM_L_ADDR(base)     ((base) + (0x0A5) + PMU_LRA_BASE)

/* Register description: 当前半周期序列号寄存器（刷新时间由软件控制）高8bit
   Bit domain definition UNION:  PMIC_HPRD_RANK_NUM_H_UNION */
#define PMIC_HPRD_RANK_NUM_H_ADDR(base)     ((base) + (0x0A6) + PMU_LRA_BASE)

/* Register description: 当前半周期OCP脉冲数寄存器
   Bit domain definition UNION:  PMIC_HPRD_OCP_NUM_UNION */
#define PMIC_HPRD_OCP_NUM_ADDR(base)        ((base) + (0x0A7) + PMU_LRA_BASE)

/* Register description: 当前半周期状态寄存器（刷新时间由软件控制）
   Bit domain definition UNION:  PMIC_HPRD_FSM_UNION */
#define PMIC_HPRD_FSM_ADDR(base)            ((base) + (0x0A8) + PMU_LRA_BASE)

/* Register description: DEBUG使能寄存器
   Bit domain definition UNION:  PMIC_LRA_DEBUG_EN_UNION */
#define PMIC_LRA_DEBUG_EN_ADDR(base)        ((base) + (0x0A9) + PMU_LRA_BASE)

/* Register description: DEBUG专用寄存器
   Bit domain definition UNION:  PMIC_DEBUG_ADC_CTRL_UNION */
#define PMIC_DEBUG_ADC_CTRL_ADDR(base)      ((base) + (0x0AA) + PMU_LRA_BASE)

/* Register description: DEBUG专用adc_valid寄存器
   Bit domain definition UNION:  PMIC_DEBUG_ADC_VALID_UNION */
#define PMIC_DEBUG_ADC_VALID_ADDR(base)     ((base) + (0x0AB) + PMU_LRA_BASE)

/* Register description: DEBUG专用ADC采样寄存器低8bit
   Bit domain definition UNION:  PMIC_DEBUG_ADC_DATA_L_UNION */
#define PMIC_DEBUG_ADC_DATA_L_ADDR(base)    ((base) + (0x0AC) + PMU_LRA_BASE)

/* Register description: DEBUG专用ADC采样寄存器高4bit
   Bit domain definition UNION:  PMIC_DEBUG_ADC_DATA_H_UNION */
#define PMIC_DEBUG_ADC_DATA_H_ADDR(base)    ((base) + (0x0AD) + PMU_LRA_BASE)

/* Register description: 时钟门控bypass寄存器
   Bit domain definition UNION:  PMIC_LRA_CLK_G_CTRL_UNION */
#define PMIC_LRA_CLK_G_CTRL_ADDR(base)      ((base) + (0x0AE) + PMU_LRA_BASE)

/* Register description: NORMAL前16半周期时长低8位寄存器
   Bit domain definition UNION:  PMIC_LRA_NML_TIME_L_UNION */
#define PMIC_LRA_NML_TIME_L_ADDR(base)      ((base) + (0x0AF) + PMU_LRA_BASE)

/* Register description: NORMAL前16半周期时长中8位寄存器
   Bit domain definition UNION:  PMIC_LRA_NML_TIME_M_UNION */
#define PMIC_LRA_NML_TIME_M_ADDR(base)      ((base) + (0x0B0) + PMU_LRA_BASE)

/* Register description: NORMAL前16半周期时长高8位寄存器
   Bit domain definition UNION:  PMIC_LRA_NML_TIME_H_UNION */
#define PMIC_LRA_NML_TIME_H_ADDR(base)      ((base) + (0x0B1) + PMU_LRA_BASE)

/* Register description: NORMAL前16半周期bemf_first绝对值之和低8位寄存器
   Bit domain definition UNION:  PMIC_LRA_NML_BEMF_L_UNION */
#define PMIC_LRA_NML_BEMF_L_ADDR(base)      ((base) + (0x0B2) + PMU_LRA_BASE)

/* Register description: NORMAL前16半周期bemf_first绝对值之和高8位寄存器
   Bit domain definition UNION:  PMIC_LRA_NML_BEMF_H_UNION */
#define PMIC_LRA_NML_BEMF_H_ADDR(base)      ((base) + (0x0B3) + PMU_LRA_BASE)

/* Register description: lra_g1234时序选择寄存器
   Bit domain definition UNION:  PMIC_LRA_GATE_CTRL_REG_UNION */
#define PMIC_LRA_GATE_CTRL_REG_ADDR(base)   ((base) + (0x0B4) + PMU_LRA_BASE)

/* Register description: 马达占空比限制寄存器
   Bit domain definition UNION:  PMIC_LRA_DUTYRES_REG_UNION */
#define PMIC_LRA_DUTYRES_REG_ADDR(base)     ((base) + (0x0B5) + PMU_LRA_BASE)

/* Register description: bemf_first采样完成指示寄存器
   Bit domain definition UNION:  PMIC_LRA_BFST_OK_REG_UNION */
#define PMIC_LRA_BFST_OK_REG_ADDR(base)     ((base) + (0x0B6) + PMU_LRA_BASE)

/* Register description: 每半周期bemf_fst-zero_data码值采样值低8比特
   Bit domain definition UNION:  PMIC_LRA_BEMF_FST_REG_LOW_UNION */
#define PMIC_LRA_BEMF_FST_REG_LOW_ADDR(base) ((base) + (0x0B7) + PMU_LRA_BASE)

/* Register description: 每半周期bemf_fst-zero_data码值采样值高5比特
   Bit domain definition UNION:  PMIC_LRA_BEMF_FST_REG_HIGH_UNION */
#define PMIC_LRA_BEMF_FST_REG_HIGH_ADDR(base) ((base) + (0x0B8) + PMU_LRA_BASE)

/* Register description: 马达不在位阈值检测低8比特
   Bit domain definition UNION:  PMIC_LRA_OFF_L_UNION */
#define PMIC_LRA_OFF_L_ADDR(base)           ((base) + (0x0B9) + PMU_LRA_BASE)

/* Register description: 马达不在位阈值检测高4比特
   Bit domain definition UNION:  PMIC_LRA_OFF_H_UNION */
#define PMIC_LRA_OFF_H_ADDR(base)           ((base) + (0x0BA) + PMU_LRA_BASE)

/* Register description: 校准次数寄存器
   Bit domain definition UNION:  PMIC_OFFSET_TIME_UNION */
#define PMIC_OFFSET_TIME_ADDR(base)         ((base) + (0x0BB) + PMU_LRA_BASE)

/* Register description: ERM模式选择保护寄存器
   Bit domain definition UNION:  PMIC_WE_ERM_LOCK_UNION */
#define PMIC_WE_ERM_LOCK_ADDR(base)         ((base) + (0x0BC) + PMU_LRA_BASE)

/* Register description: ERM马达模式选择寄存器
   Bit domain definition UNION:  PMIC_ERM_MODE_CFG_UNION */
#define PMIC_ERM_MODE_CFG_ADDR(base)        ((base) + (0x0BD) + PMU_LRA_BASE)

/* Register description: PWM波频率选择寄存器
   Bit domain definition UNION:  PMIC_FRQC_SEL_CFG_UNION */
#define PMIC_FRQC_SEL_CFG_ADDR(base)        ((base) + (0x0BE) + PMU_LRA_BASE)

/* Register description: ERM过驱占空比配置寄存器低8比特
   Bit domain definition UNION:  PMIC_ERM_DUTY_OVDR_CFG_L_UNION */
#define PMIC_ERM_DUTY_OVDR_CFG_L_ADDR(base) ((base) + (0x0BF) + PMU_LRA_BASE)

/* Register description: ERM过驱占空比配置寄存器高4比特
   Bit domain definition UNION:  PMIC_ERM_DUTY_OVDR_CFG_H_UNION */
#define PMIC_ERM_DUTY_OVDR_CFG_H_ADDR(base) ((base) + (0x0C0) + PMU_LRA_BASE)

/* Register description: ERM长振占空比配置寄存器低8比特
   Bit domain definition UNION:  PMIC_ERM_DUTY_NML_CFG_L_UNION */
#define PMIC_ERM_DUTY_NML_CFG_L_ADDR(base)  ((base) + (0x0C1) + PMU_LRA_BASE)

/* Register description: ERM长振占空比配置寄存器高4比特
   Bit domain definition UNION:  PMIC_ERM_DUTY_NML_CFG_H_UNION */
#define PMIC_ERM_DUTY_NML_CFG_H_ADDR(base)  ((base) + (0x0C2) + PMU_LRA_BASE)

/* Register description: ERM制动占空比配置寄存器低8比特
   Bit domain definition UNION:  PMIC_ERM_DUTY_BRK_CFG_L_UNION */
#define PMIC_ERM_DUTY_BRK_CFG_L_ADDR(base)  ((base) + (0x0C3) + PMU_LRA_BASE)

/* Register description: ERM制动占空比配置寄存器高4比特
   Bit domain definition UNION:  PMIC_ERM_DUTY_BRK_CFG_H_UNION */
#define PMIC_ERM_DUTY_BRK_CFG_H_ADDR(base)  ((base) + (0x0C4) + PMU_LRA_BASE)

/* Register description: ERM闭环制动调制寄存器低8比特
   Bit domain definition UNION:  PMIC_ERM_K_EOB_L_UNION */
#define PMIC_ERM_K_EOB_L_ADDR(base)         ((base) + (0x0C5) + PMU_LRA_BASE)

/* Register description: ERM闭环制动调制寄存器高8比特
   Bit domain definition UNION:  PMIC_ERM_K_EOB_H_UNION */
#define PMIC_ERM_K_EOB_H_ADDR(base)         ((base) + (0x0C6) + PMU_LRA_BASE)

/* Register description: ERM过驱闭环周期数配置寄存器
   Bit domain definition UNION:  PMIC_ERM_OVDR_NUM_UNION */
#define PMIC_ERM_OVDR_NUM_ADDR(base)        ((base) + (0x0C7) + PMU_LRA_BASE)

/* Register description: ERM制动闭环周期数配置寄存器
   Bit domain definition UNION:  PMIC_ERM_BRK_NUM_UNION */
#define PMIC_ERM_BRK_NUM_ADDR(base)         ((base) + (0x0C8) + PMU_LRA_BASE)

/* Register description: ERM每周期驱动时间配置寄存器
   Bit domain definition UNION:  PMIC_ERM_DRT_CFG_UNION */
#define PMIC_ERM_DRT_CFG_ADDR(base)         ((base) + (0x0C9) + PMU_LRA_BASE)

/* Register description: ERM检测时间配置寄存器
   Bit domain definition UNION:  PMIC_ERM_DETE_TIME_CFG_UNION */
#define PMIC_ERM_DETE_TIME_CFG_ADDR(base)   ((base) + (0x0CA) + PMU_LRA_BASE)

/* Register description: ERM续流时间配置寄存器
   Bit domain definition UNION:  PMIC_ERM_TWAIT_CFG_UNION */
#define PMIC_ERM_TWAIT_CFG_ADDR(base)       ((base) + (0x0CB) + PMU_LRA_BASE)

/* Register description: ERM过驱阈值配置寄存器低8位
   Bit domain definition UNION:  PMIC_ERM_OVDR_THRE_L_UNION */
#define PMIC_ERM_OVDR_THRE_L_ADDR(base)     ((base) + (0x0CC) + PMU_LRA_BASE)

/* Register description: ERM过驱阈值配置寄存器高4位
   Bit domain definition UNION:  PMIC_ERM_OVDR_THRE_H_UNION */
#define PMIC_ERM_OVDR_THRE_H_ADDR(base)     ((base) + (0x0CD) + PMU_LRA_BASE)

/* Register description: ERM制动阈值配置寄存器低8位
   Bit domain definition UNION:  PMIC_ERM_BRK_THRE_L_UNION */
#define PMIC_ERM_BRK_THRE_L_ADDR(base)      ((base) + (0x0CE) + PMU_LRA_BASE)

/* Register description: ERM制动阈值配置寄存器高4位
   Bit domain definition UNION:  PMIC_ERM_BRK_THRE_H_UNION */
#define PMIC_ERM_BRK_THRE_H_ADDR(base)      ((base) + (0x0CF) + PMU_LRA_BASE)

/* Register description: 开环过驱周期数配置寄存器
   Bit domain definition UNION:  PMIC_ERM_OPL_OVDR_NUM_UNION */
#define PMIC_ERM_OPL_OVDR_NUM_ADDR(base)    ((base) + (0x0D0) + PMU_LRA_BASE)

/* Register description: 开环制动周期数配置寄存器
   Bit domain definition UNION:  PMIC_ERM_OPL_BRK_NUM_UNION */
#define PMIC_ERM_OPL_BRK_NUM_ADDR(base)     ((base) + (0x0D1) + PMU_LRA_BASE)

/* Register description: 异常检测ADC平均次数配置寄存器
   Bit domain definition UNION:  PMIC_ERM_ADCAVE_CFG_UNION */
#define PMIC_ERM_ADCAVE_CFG_ADDR(base)      ((base) + (0x0D2) + PMU_LRA_BASE)

/* Register description: 异常检测使能寄存器
   Bit domain definition UNION:  PMIC_ERM_ABN_ONOFF_UNION */
#define PMIC_ERM_ABN_ONOFF_ADDR(base)       ((base) + (0x0D3) + PMU_LRA_BASE)

/* Register description: 异常检测阈值寄存器低8比特
   Bit domain definition UNION:  PMIC_ERM_ABN_TH_L_UNION */
#define PMIC_ERM_ABN_TH_L_ADDR(base)        ((base) + (0x0D4) + PMU_LRA_BASE)

/* Register description: 异常检测阈值寄存器高4比特
   Bit domain definition UNION:  PMIC_ERM_ABN_TH_H_UNION */
#define PMIC_ERM_ABN_TH_H_ADDR(base)        ((base) + (0x0D5) + PMU_LRA_BASE)

/* Register description: ERM不在位阈值检测低8比特
   Bit domain definition UNION:  PMIC_ERM_OFF_L_UNION */
#define PMIC_ERM_OFF_L_ADDR(base)           ((base) + (0x0D6) + PMU_LRA_BASE)

/* Register description: ERM不在位阈值检测高4比特
   Bit domain definition UNION:  PMIC_ERM_OFF_H_UNION */
#define PMIC_ERM_OFF_H_ADDR(base)           ((base) + (0x0D7) + PMU_LRA_BASE)

/* Register description: ERM模拟静态配置寄存器0
   Bit domain definition UNION:  PMIC_ERM_ANA_CFG0_UNION */
#define PMIC_ERM_ANA_CFG0_ADDR(base)        ((base) + (0x0D8) + PMU_LRA_BASE)

/* Register description: ERM拍照使能寄存器
   Bit domain definition UNION:  PMIC_ERM_PRD_SMPL_EN_UNION */
#define PMIC_ERM_PRD_SMPL_EN_ADDR(base)     ((base) + (0x0D9) + PMU_LRA_BASE)

/* Register description: ERM拍照数据刷新完成状态寄存器
   Bit domain definition UNION:  PMIC_ERM_PRD_SMPL_VALID_UNION */
#define PMIC_ERM_PRD_SMPL_VALID_ADDR(base)  ((base) + (0x0DA) + PMU_LRA_BASE)

/* Register description: 拍照当前周期bemf_ave低8位
   Bit domain definition UNION:  PMIC_ERM_PRD_BEMF_L_UNION */
#define PMIC_ERM_PRD_BEMF_L_ADDR(base)      ((base) + (0x0DB) + PMU_LRA_BASE)

/* Register description: 拍照当前周期bemf_ave高4位
   Bit domain definition UNION:  PMIC_ERM_PRD_BEMF_H_UNION */
#define PMIC_ERM_PRD_BEMF_H_ADDR(base)      ((base) + (0x0DC) + PMU_LRA_BASE)


#endif


/****************************************************************************
                     (16/17) SOH_CTRL
 ****************************************************************************/
#define SOH_CTRL_BASE     (0x8000)
#ifndef __SOC_H_FOR_ASM__


/* Register description: ACRADC控制寄存器。
   Bit domain definition UNION:  PMIC_ACRADC_CTRL_UNION */
#define PMIC_ACRADC_CTRL_ADDR(base)         ((base) + (0x0000UL) + SOH_CTRL_BASE)

/* Register description: ACRADC转换开始寄存器。
   Bit domain definition UNION:  PMIC_ACRADC_START_UNION */
#define PMIC_ACRADC_START_ADDR(base)        ((base) + (0x0001UL) + SOH_CTRL_BASE)

/* Register description: ACRADC转换状态指示寄存器。
   Bit domain definition UNION:  PMIC_ACRCONV_STATUS_UNION */
#define PMIC_ACRCONV_STATUS_ADDR(base)      ((base) + (0x0002UL) + SOH_CTRL_BASE)

/* Register description: ACRADC结果低位寄存器。
   Bit domain definition UNION:  PMIC_ACRADC_DATA_L_UNION */
#define PMIC_ACRADC_DATA_L_ADDR(base)       ((base) + (0x0003UL) + SOH_CTRL_BASE)

/* Register description: ACRADC结果高位寄存器。
   Bit domain definition UNION:  PMIC_ACRADC_DATA_H_UNION */
#define PMIC_ACRADC_DATA_H_ADDR(base)       ((base) + (0x0004UL) + SOH_CTRL_BASE)

/* Register description: ACRADC TDIE通道转换结果低8bit
   Bit domain definition UNION:  PMIC_ACRADC_TDIE_DATA_L_UNION */
#define PMIC_ACRADC_TDIE_DATA_L_ADDR(base)  ((base) + (0x0005UL) + SOH_CTRL_BASE)

/* Register description: ACRADC TDIE通道转换结果高4bit
   Bit domain definition UNION:  PMIC_ACRADC_TDIE_DATA_H_UNION */
#define PMIC_ACRADC_TDIE_DATA_H_ADDR(base)  ((base) + (0x0006UL) + SOH_CTRL_BASE)

/* Register description: ACRADC TBAT通道转换结果低8bit
   Bit domain definition UNION:  PMIC_ACRADC_TBAT_DATA_L_UNION */
#define PMIC_ACRADC_TBAT_DATA_L_ADDR(base)  ((base) + (0x0007UL) + SOH_CTRL_BASE)

/* Register description: ACRADC TBAT通道转换结果高4bit
   Bit domain definition UNION:  PMIC_ACRADC_TBAT_DATA_H_UNION */
#define PMIC_ACRADC_TBAT_DATA_H_ADDR(base)  ((base) + (0x0008UL) + SOH_CTRL_BASE)

/* Register description: ACRADC转换使能寄存器。
   Bit domain definition UNION:  PMIC_ACRADC_CONV_UNION */
#define PMIC_ACRADC_CONV_ADDR(base)         ((base) + (0x0009UL) + SOH_CTRL_BASE)

/* Register description: ACRADCibas电流配置寄存器。
   Bit domain definition UNION:  PMIC_ACRADC_CURRENT_UNION */
#define PMIC_ACRADC_CURRENT_ADDR(base)      ((base) + (0x000AUL) + SOH_CTRL_BASE)

/* Register description: ACRADC校准配置控制寄存器。
   Bit domain definition UNION:  PMIC_ACRADC_CALI_CTRL_UNION */
#define PMIC_ACRADC_CALI_CTRL_ADDR(base)    ((base) + (0x000BUL) + SOH_CTRL_BASE)

/* Register description: ACRADC校准值寄存器。
   Bit domain definition UNION:  PMIC_ACRADC_CALI_VALUE_UNION */
#define PMIC_ACRADC_CALI_VALUE_ADDR(base)   ((base) + (0x000CUL) + SOH_CTRL_BASE)

/* Register description: ACRADC校准配置值寄存器。
   Bit domain definition UNION:  PMIC_ACRADC_CALI_CFG_UNION */
#define PMIC_ACRADC_CALI_CFG_ADDR(base)     ((base) + (0x000DUL) + SOH_CTRL_BASE)

/* Register description: ACR-ADC TDIE通道校准值寄存器
   Bit domain definition UNION:  PMIC_ACRADC_TDIE_CALI_DATA_UNION */
#define PMIC_ACRADC_TDIE_CALI_DATA_ADDR(base) ((base) + (0x000EUL) + SOH_CTRL_BASE)

/* Register description: ACR-ADC TBAT通道校准值寄存器
   Bit domain definition UNION:  PMIC_ACRADC_TBAT_CALI_DATA_UNION */
#define PMIC_ACRADC_TBAT_CALI_DATA_ADDR(base) ((base) + (0x000FUL) + SOH_CTRL_BASE)

/* Register description: ACR-ADC TDIE通道校准值配置寄存器
   Bit domain definition UNION:  PMIC_ACRADC_TDIE_CALI_CFG_UNION */
#define PMIC_ACRADC_TDIE_CALI_CFG_ADDR(base) ((base) + (0x0010UL) + SOH_CTRL_BASE)

/* Register description: ACR-ADC TBAT通道校准值配置寄存器
   Bit domain definition UNION:  PMIC_ACRADC_TBAT_CALI_CFG_UNION */
#define PMIC_ACRADC_TBAT_CALI_CFG_ADDR(base) ((base) + (0x0011UL) + SOH_CTRL_BASE)

/* Register description: ACRADC模式配置。
   Bit domain definition UNION:  PMIC_ACRADC_MODE_CFG_UNION */
#define PMIC_ACRADC_MODE_CFG_ADDR(base)     ((base) + (0x0012UL) + SOH_CTRL_BASE)

/* Register description: 校准模式下和采样值相减的配置值低8bit。
   Bit domain definition UNION:  PMIC_ACRADC_CALIVALUE_CFG1_UNION */
#define PMIC_ACRADC_CALIVALUE_CFG1_ADDR(base) ((base) + (0x0013UL) + SOH_CTRL_BASE)

/* Register description: 校准模式下和采样值相减的配置值高4bit。
   Bit domain definition UNION:  PMIC_ACRADC_CALIVALUE_CFG2_UNION */
#define PMIC_ACRADC_CALIVALUE_CFG2_ADDR(base) ((base) + (0x0014UL) + SOH_CTRL_BASE)

/* Register description: TDIE通道校准模式下和采样值相减的校准配置值低8bit
   Bit domain definition UNION:  PMIC_ACRADC_TDIE_OFFSET_CFGL_UNION */
#define PMIC_ACRADC_TDIE_OFFSET_CFGL_ADDR(base) ((base) + (0x0015UL) + SOH_CTRL_BASE)

/* Register description: TDIE通道校准模式下和采样值相减的校准配置值高4bit
   Bit domain definition UNION:  PMIC_ACRADC_TDIE_OFFSET_CFGH_UNION */
#define PMIC_ACRADC_TDIE_OFFSET_CFGH_ADDR(base) ((base) + (0x0016UL) + SOH_CTRL_BASE)

/* Register description: TBAT通道校准模式下和采样值相减的校准配置值低8bit
   Bit domain definition UNION:  PMIC_ACRADC_TBAT_OFFSET_CFGL_UNION */
#define PMIC_ACRADC_TBAT_OFFSET_CFGL_ADDR(base) ((base) + (0x0017UL) + SOH_CTRL_BASE)

/* Register description: TBAT通道校准模式下和采样值相减的校准配置值高4bit
   Bit domain definition UNION:  PMIC_ACRADC_TBAT_OFFSET_CFGH_UNION */
#define PMIC_ACRADC_TBAT_OFFSET_CFGH_ADDR(base) ((base) + (0x0018UL) + SOH_CTRL_BASE)

/* Register description: SOH VPTAT使能寄存器
   Bit domain definition UNION:  PMIC_SOH_VPTAT_EN_UNION */
#define PMIC_SOH_VPTAT_EN_ADDR(base)        ((base) + (0x0019UL) + SOH_CTRL_BASE)

/* Register description: SOH功能使能寄存器
   Bit domain definition UNION:  PMIC_SOH_EN_UNION */
#define PMIC_SOH_EN_ADDR(base)              ((base) + (0x0030UL) + SOH_CTRL_BASE)

/* Register description: SOH温度检测周期控制寄存器
   Bit domain definition UNION:  PMIC_SOH_DET_TIMER_UNION */
#define PMIC_SOH_DET_TIMER_ADDR(base)       ((base) + (0x0031UL) + SOH_CTRL_BASE)

/* Register description: SOH功能VBAT低压检测阈值低8bit
   Bit domain definition UNION:  PMIC_SOH_VBAT_UVP_L_UNION */
#define PMIC_SOH_VBAT_UVP_L_ADDR(base)      ((base) + (0x0032UL) + SOH_CTRL_BASE)

/* Register description: SOH功能VBAT低压检测阈值高4bit
   Bit domain definition UNION:  PMIC_SOH_VBAT_UVP_H_UNION */
#define PMIC_SOH_VBAT_UVP_H_ADDR(base)      ((base) + (0x0033UL) + SOH_CTRL_BASE)

/* Register description: OVP功能使能寄存器
   Bit domain definition UNION:  PMIC_OVP_EN_UNION */
#define PMIC_OVP_EN_ADDR(base)              ((base) + (0x0060UL) + SOH_CTRL_BASE)

/* Register description: OVP完成检测，不满足检测条件的连续检测次数配置
   Bit domain definition UNION:  PMIC_OVP_CTRL_UNION */
#define PMIC_OVP_CTRL_ADDR(base)            ((base) + (0x0061UL) + SOH_CTRL_BASE)

/* Register description: 电池过压保护电压检测高阈值0的低8bit
   Bit domain definition UNION:  PMIC_OVP_VBAT_OVH_TH0_L_UNION */
#define PMIC_OVP_VBAT_OVH_TH0_L_ADDR(base)  ((base) + (0x0062UL) + SOH_CTRL_BASE)

/* Register description: 电池过压保护电压检测高阈值0的高4bit
   Bit domain definition UNION:  PMIC_OVP_VBAT_OVH_TH0_H_UNION */
#define PMIC_OVP_VBAT_OVH_TH0_H_ADDR(base)  ((base) + (0x0063UL) + SOH_CTRL_BASE)

/* Register description: 电池过压保护温度检测高阈值0的低8bit
   Bit domain definition UNION:  PMIC_OVP_TBAT_OVH_TH0_L_UNION */
#define PMIC_OVP_TBAT_OVH_TH0_L_ADDR(base)  ((base) + (0x0064UL) + SOH_CTRL_BASE)

/* Register description: 电池过压保护温度检测高阈值0的高4bit
   Bit domain definition UNION:  PMIC_OVP_TBAT_OVH_TH0_H_UNION */
#define PMIC_OVP_TBAT_OVH_TH0_H_ADDR(base)  ((base) + (0x0065UL) + SOH_CTRL_BASE)

/* Register description: 电池过压保护电压检测高阈值1的低8bit
   Bit domain definition UNION:  PMIC_OVP_VBAT_OVH_TH1_L_UNION */
#define PMIC_OVP_VBAT_OVH_TH1_L_ADDR(base)  ((base) + (0x0066UL) + SOH_CTRL_BASE)

/* Register description: 电池过压保护电压检测高阈值1的高4bit
   Bit domain definition UNION:  PMIC_OVP_VBAT_OVH_TH1_H_UNION */
#define PMIC_OVP_VBAT_OVH_TH1_H_ADDR(base)  ((base) + (0x0067UL) + SOH_CTRL_BASE)

/* Register description: 电池过压保护温度检测高阈值1的低8bit
   Bit domain definition UNION:  PMIC_OVP_TBAT_OVH_TH1_L_UNION */
#define PMIC_OVP_TBAT_OVH_TH1_L_ADDR(base)  ((base) + (0x0068UL) + SOH_CTRL_BASE)

/* Register description: 电池过压保护温度检测高阈值1的高4bit
   Bit domain definition UNION:  PMIC_OVP_TBAT_OVH_TH1_H_UNION */
#define PMIC_OVP_TBAT_OVH_TH1_H_ADDR(base)  ((base) + (0x0069UL) + SOH_CTRL_BASE)

/* Register description: 电池过压保护电压检测高阈值2的低8bit
   Bit domain definition UNION:  PMIC_OVP_VBAT_OVH_TH2_L_UNION */
#define PMIC_OVP_VBAT_OVH_TH2_L_ADDR(base)  ((base) + (0x006AUL) + SOH_CTRL_BASE)

/* Register description: 电池过压保护电压检测高阈值2的高4bit
   Bit domain definition UNION:  PMIC_OVP_VBAT_OVH_TH2_H_UNION */
#define PMIC_OVP_VBAT_OVH_TH2_H_ADDR(base)  ((base) + (0x006BUL) + SOH_CTRL_BASE)

/* Register description: 电池过压保护温度检测高阈值2的低8bit
   Bit domain definition UNION:  PMIC_OVP_TBAT_OVH_TH2_L_UNION */
#define PMIC_OVP_TBAT_OVH_TH2_L_ADDR(base)  ((base) + (0x006CUL) + SOH_CTRL_BASE)

/* Register description: 电池过压保护温度检测高阈值2的高4bit
   Bit domain definition UNION:  PMIC_OVP_TBAT_OVH_TH2_H_UNION */
#define PMIC_OVP_TBAT_OVH_TH2_H_ADDR(base)  ((base) + (0x006DUL) + SOH_CTRL_BASE)

/* Register description: SOH OVP 高/底阈值检测实时记录
   Bit domain definition UNION:  PMIC_SOH_OVP_REAL_UNION */
#define PMIC_SOH_OVP_REAL_ADDR(base)        ((base) + (0x006EUL) + SOH_CTRL_BASE)

/* Register description: SOH模块软复位
   Bit domain definition UNION:  PMIC_SOH_SOFT_RST_UNION */
#define PMIC_SOH_SOFT_RST_ADDR(base)        ((base) + (0x00E0UL) + SOH_CTRL_BASE)

/* Register description: TEST BUS使能及选择信号配置
   Bit domain definition UNION:  PMIC_TEST_BUS_SEL_UNION */
#define PMIC_TEST_BUS_SEL_ADDR(base)        ((base) + (0x00E1UL) + SOH_CTRL_BASE)

/* Register description: ACR_CTRL模块TESTBUS数据
   Bit domain definition UNION:  PMIC_ACR_TB_BUS_0_UNION */
#define PMIC_ACR_TB_BUS_0_ADDR(base)        ((base) + (0x00E2UL) + SOH_CTRL_BASE)

/* Register description: ACR_CTRL模块TESTBUS数据
   Bit domain definition UNION:  PMIC_ACR_TB_BUS_1_UNION */
#define PMIC_ACR_TB_BUS_1_ADDR(base)        ((base) + (0x00E3UL) + SOH_CTRL_BASE)

/* Register description: 时钟门控使能信号
   Bit domain definition UNION:  PMIC_ACR_CLK_GT_EN_UNION */
#define PMIC_ACR_CLK_GT_EN_ADDR(base)       ((base) + (0x00E4UL) + SOH_CTRL_BASE)


#else


/* Register description: ACRADC控制寄存器。
   Bit domain definition UNION:  PMIC_ACRADC_CTRL_UNION */
#define PMIC_ACRADC_CTRL_ADDR(base)         ((base) + (0x0000) + SOH_CTRL_BASE)

/* Register description: ACRADC转换开始寄存器。
   Bit domain definition UNION:  PMIC_ACRADC_START_UNION */
#define PMIC_ACRADC_START_ADDR(base)        ((base) + (0x0001) + SOH_CTRL_BASE)

/* Register description: ACRADC转换状态指示寄存器。
   Bit domain definition UNION:  PMIC_ACRCONV_STATUS_UNION */
#define PMIC_ACRCONV_STATUS_ADDR(base)      ((base) + (0x0002) + SOH_CTRL_BASE)

/* Register description: ACRADC结果低位寄存器。
   Bit domain definition UNION:  PMIC_ACRADC_DATA_L_UNION */
#define PMIC_ACRADC_DATA_L_ADDR(base)       ((base) + (0x0003) + SOH_CTRL_BASE)

/* Register description: ACRADC结果高位寄存器。
   Bit domain definition UNION:  PMIC_ACRADC_DATA_H_UNION */
#define PMIC_ACRADC_DATA_H_ADDR(base)       ((base) + (0x0004) + SOH_CTRL_BASE)

/* Register description: ACRADC TDIE通道转换结果低8bit
   Bit domain definition UNION:  PMIC_ACRADC_TDIE_DATA_L_UNION */
#define PMIC_ACRADC_TDIE_DATA_L_ADDR(base)  ((base) + (0x0005) + SOH_CTRL_BASE)

/* Register description: ACRADC TDIE通道转换结果高4bit
   Bit domain definition UNION:  PMIC_ACRADC_TDIE_DATA_H_UNION */
#define PMIC_ACRADC_TDIE_DATA_H_ADDR(base)  ((base) + (0x0006) + SOH_CTRL_BASE)

/* Register description: ACRADC TBAT通道转换结果低8bit
   Bit domain definition UNION:  PMIC_ACRADC_TBAT_DATA_L_UNION */
#define PMIC_ACRADC_TBAT_DATA_L_ADDR(base)  ((base) + (0x0007) + SOH_CTRL_BASE)

/* Register description: ACRADC TBAT通道转换结果高4bit
   Bit domain definition UNION:  PMIC_ACRADC_TBAT_DATA_H_UNION */
#define PMIC_ACRADC_TBAT_DATA_H_ADDR(base)  ((base) + (0x0008) + SOH_CTRL_BASE)

/* Register description: ACRADC转换使能寄存器。
   Bit domain definition UNION:  PMIC_ACRADC_CONV_UNION */
#define PMIC_ACRADC_CONV_ADDR(base)         ((base) + (0x0009) + SOH_CTRL_BASE)

/* Register description: ACRADCibas电流配置寄存器。
   Bit domain definition UNION:  PMIC_ACRADC_CURRENT_UNION */
#define PMIC_ACRADC_CURRENT_ADDR(base)      ((base) + (0x000A) + SOH_CTRL_BASE)

/* Register description: ACRADC校准配置控制寄存器。
   Bit domain definition UNION:  PMIC_ACRADC_CALI_CTRL_UNION */
#define PMIC_ACRADC_CALI_CTRL_ADDR(base)    ((base) + (0x000B) + SOH_CTRL_BASE)

/* Register description: ACRADC校准值寄存器。
   Bit domain definition UNION:  PMIC_ACRADC_CALI_VALUE_UNION */
#define PMIC_ACRADC_CALI_VALUE_ADDR(base)   ((base) + (0x000C) + SOH_CTRL_BASE)

/* Register description: ACRADC校准配置值寄存器。
   Bit domain definition UNION:  PMIC_ACRADC_CALI_CFG_UNION */
#define PMIC_ACRADC_CALI_CFG_ADDR(base)     ((base) + (0x000D) + SOH_CTRL_BASE)

/* Register description: ACR-ADC TDIE通道校准值寄存器
   Bit domain definition UNION:  PMIC_ACRADC_TDIE_CALI_DATA_UNION */
#define PMIC_ACRADC_TDIE_CALI_DATA_ADDR(base) ((base) + (0x000E) + SOH_CTRL_BASE)

/* Register description: ACR-ADC TBAT通道校准值寄存器
   Bit domain definition UNION:  PMIC_ACRADC_TBAT_CALI_DATA_UNION */
#define PMIC_ACRADC_TBAT_CALI_DATA_ADDR(base) ((base) + (0x000F) + SOH_CTRL_BASE)

/* Register description: ACR-ADC TDIE通道校准值配置寄存器
   Bit domain definition UNION:  PMIC_ACRADC_TDIE_CALI_CFG_UNION */
#define PMIC_ACRADC_TDIE_CALI_CFG_ADDR(base) ((base) + (0x0010) + SOH_CTRL_BASE)

/* Register description: ACR-ADC TBAT通道校准值配置寄存器
   Bit domain definition UNION:  PMIC_ACRADC_TBAT_CALI_CFG_UNION */
#define PMIC_ACRADC_TBAT_CALI_CFG_ADDR(base) ((base) + (0x0011) + SOH_CTRL_BASE)

/* Register description: ACRADC模式配置。
   Bit domain definition UNION:  PMIC_ACRADC_MODE_CFG_UNION */
#define PMIC_ACRADC_MODE_CFG_ADDR(base)     ((base) + (0x0012) + SOH_CTRL_BASE)

/* Register description: 校准模式下和采样值相减的配置值低8bit。
   Bit domain definition UNION:  PMIC_ACRADC_CALIVALUE_CFG1_UNION */
#define PMIC_ACRADC_CALIVALUE_CFG1_ADDR(base) ((base) + (0x0013) + SOH_CTRL_BASE)

/* Register description: 校准模式下和采样值相减的配置值高4bit。
   Bit domain definition UNION:  PMIC_ACRADC_CALIVALUE_CFG2_UNION */
#define PMIC_ACRADC_CALIVALUE_CFG2_ADDR(base) ((base) + (0x0014) + SOH_CTRL_BASE)

/* Register description: TDIE通道校准模式下和采样值相减的校准配置值低8bit
   Bit domain definition UNION:  PMIC_ACRADC_TDIE_OFFSET_CFGL_UNION */
#define PMIC_ACRADC_TDIE_OFFSET_CFGL_ADDR(base) ((base) + (0x0015) + SOH_CTRL_BASE)

/* Register description: TDIE通道校准模式下和采样值相减的校准配置值高4bit
   Bit domain definition UNION:  PMIC_ACRADC_TDIE_OFFSET_CFGH_UNION */
#define PMIC_ACRADC_TDIE_OFFSET_CFGH_ADDR(base) ((base) + (0x0016) + SOH_CTRL_BASE)

/* Register description: TBAT通道校准模式下和采样值相减的校准配置值低8bit
   Bit domain definition UNION:  PMIC_ACRADC_TBAT_OFFSET_CFGL_UNION */
#define PMIC_ACRADC_TBAT_OFFSET_CFGL_ADDR(base) ((base) + (0x0017) + SOH_CTRL_BASE)

/* Register description: TBAT通道校准模式下和采样值相减的校准配置值高4bit
   Bit domain definition UNION:  PMIC_ACRADC_TBAT_OFFSET_CFGH_UNION */
#define PMIC_ACRADC_TBAT_OFFSET_CFGH_ADDR(base) ((base) + (0x0018) + SOH_CTRL_BASE)

/* Register description: SOH VPTAT使能寄存器
   Bit domain definition UNION:  PMIC_SOH_VPTAT_EN_UNION */
#define PMIC_SOH_VPTAT_EN_ADDR(base)        ((base) + (0x0019) + SOH_CTRL_BASE)

/* Register description: SOH功能使能寄存器
   Bit domain definition UNION:  PMIC_SOH_EN_UNION */
#define PMIC_SOH_EN_ADDR(base)              ((base) + (0x0030) + SOH_CTRL_BASE)

/* Register description: SOH温度检测周期控制寄存器
   Bit domain definition UNION:  PMIC_SOH_DET_TIMER_UNION */
#define PMIC_SOH_DET_TIMER_ADDR(base)       ((base) + (0x0031) + SOH_CTRL_BASE)

/* Register description: SOH功能VBAT低压检测阈值低8bit
   Bit domain definition UNION:  PMIC_SOH_VBAT_UVP_L_UNION */
#define PMIC_SOH_VBAT_UVP_L_ADDR(base)      ((base) + (0x0032) + SOH_CTRL_BASE)

/* Register description: SOH功能VBAT低压检测阈值高4bit
   Bit domain definition UNION:  PMIC_SOH_VBAT_UVP_H_UNION */
#define PMIC_SOH_VBAT_UVP_H_ADDR(base)      ((base) + (0x0033) + SOH_CTRL_BASE)

/* Register description: OVP功能使能寄存器
   Bit domain definition UNION:  PMIC_OVP_EN_UNION */
#define PMIC_OVP_EN_ADDR(base)              ((base) + (0x0060) + SOH_CTRL_BASE)

/* Register description: OVP完成检测，不满足检测条件的连续检测次数配置
   Bit domain definition UNION:  PMIC_OVP_CTRL_UNION */
#define PMIC_OVP_CTRL_ADDR(base)            ((base) + (0x0061) + SOH_CTRL_BASE)

/* Register description: 电池过压保护电压检测高阈值0的低8bit
   Bit domain definition UNION:  PMIC_OVP_VBAT_OVH_TH0_L_UNION */
#define PMIC_OVP_VBAT_OVH_TH0_L_ADDR(base)  ((base) + (0x0062) + SOH_CTRL_BASE)

/* Register description: 电池过压保护电压检测高阈值0的高4bit
   Bit domain definition UNION:  PMIC_OVP_VBAT_OVH_TH0_H_UNION */
#define PMIC_OVP_VBAT_OVH_TH0_H_ADDR(base)  ((base) + (0x0063) + SOH_CTRL_BASE)

/* Register description: 电池过压保护温度检测高阈值0的低8bit
   Bit domain definition UNION:  PMIC_OVP_TBAT_OVH_TH0_L_UNION */
#define PMIC_OVP_TBAT_OVH_TH0_L_ADDR(base)  ((base) + (0x0064) + SOH_CTRL_BASE)

/* Register description: 电池过压保护温度检测高阈值0的高4bit
   Bit domain definition UNION:  PMIC_OVP_TBAT_OVH_TH0_H_UNION */
#define PMIC_OVP_TBAT_OVH_TH0_H_ADDR(base)  ((base) + (0x0065) + SOH_CTRL_BASE)

/* Register description: 电池过压保护电压检测高阈值1的低8bit
   Bit domain definition UNION:  PMIC_OVP_VBAT_OVH_TH1_L_UNION */
#define PMIC_OVP_VBAT_OVH_TH1_L_ADDR(base)  ((base) + (0x0066) + SOH_CTRL_BASE)

/* Register description: 电池过压保护电压检测高阈值1的高4bit
   Bit domain definition UNION:  PMIC_OVP_VBAT_OVH_TH1_H_UNION */
#define PMIC_OVP_VBAT_OVH_TH1_H_ADDR(base)  ((base) + (0x0067) + SOH_CTRL_BASE)

/* Register description: 电池过压保护温度检测高阈值1的低8bit
   Bit domain definition UNION:  PMIC_OVP_TBAT_OVH_TH1_L_UNION */
#define PMIC_OVP_TBAT_OVH_TH1_L_ADDR(base)  ((base) + (0x0068) + SOH_CTRL_BASE)

/* Register description: 电池过压保护温度检测高阈值1的高4bit
   Bit domain definition UNION:  PMIC_OVP_TBAT_OVH_TH1_H_UNION */
#define PMIC_OVP_TBAT_OVH_TH1_H_ADDR(base)  ((base) + (0x0069) + SOH_CTRL_BASE)

/* Register description: 电池过压保护电压检测高阈值2的低8bit
   Bit domain definition UNION:  PMIC_OVP_VBAT_OVH_TH2_L_UNION */
#define PMIC_OVP_VBAT_OVH_TH2_L_ADDR(base)  ((base) + (0x006A) + SOH_CTRL_BASE)

/* Register description: 电池过压保护电压检测高阈值2的高4bit
   Bit domain definition UNION:  PMIC_OVP_VBAT_OVH_TH2_H_UNION */
#define PMIC_OVP_VBAT_OVH_TH2_H_ADDR(base)  ((base) + (0x006B) + SOH_CTRL_BASE)

/* Register description: 电池过压保护温度检测高阈值2的低8bit
   Bit domain definition UNION:  PMIC_OVP_TBAT_OVH_TH2_L_UNION */
#define PMIC_OVP_TBAT_OVH_TH2_L_ADDR(base)  ((base) + (0x006C) + SOH_CTRL_BASE)

/* Register description: 电池过压保护温度检测高阈值2的高4bit
   Bit domain definition UNION:  PMIC_OVP_TBAT_OVH_TH2_H_UNION */
#define PMIC_OVP_TBAT_OVH_TH2_H_ADDR(base)  ((base) + (0x006D) + SOH_CTRL_BASE)

/* Register description: SOH OVP 高/底阈值检测实时记录
   Bit domain definition UNION:  PMIC_SOH_OVP_REAL_UNION */
#define PMIC_SOH_OVP_REAL_ADDR(base)        ((base) + (0x006E) + SOH_CTRL_BASE)

/* Register description: SOH模块软复位
   Bit domain definition UNION:  PMIC_SOH_SOFT_RST_UNION */
#define PMIC_SOH_SOFT_RST_ADDR(base)        ((base) + (0x00E0) + SOH_CTRL_BASE)

/* Register description: TEST BUS使能及选择信号配置
   Bit domain definition UNION:  PMIC_TEST_BUS_SEL_UNION */
#define PMIC_TEST_BUS_SEL_ADDR(base)        ((base) + (0x00E1) + SOH_CTRL_BASE)

/* Register description: ACR_CTRL模块TESTBUS数据
   Bit domain definition UNION:  PMIC_ACR_TB_BUS_0_UNION */
#define PMIC_ACR_TB_BUS_0_ADDR(base)        ((base) + (0x00E2) + SOH_CTRL_BASE)

/* Register description: ACR_CTRL模块TESTBUS数据
   Bit domain definition UNION:  PMIC_ACR_TB_BUS_1_UNION */
#define PMIC_ACR_TB_BUS_1_ADDR(base)        ((base) + (0x00E3) + SOH_CTRL_BASE)

/* Register description: 时钟门控使能信号
   Bit domain definition UNION:  PMIC_ACR_CLK_GT_EN_UNION */
#define PMIC_ACR_CLK_GT_EN_ADDR(base)       ((base) + (0x00E4) + SOH_CTRL_BASE)


#endif


/****************************************************************************
                     (17/17) EIS_CTRL
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__

/* Register description: EIS模拟配置寄存器0。
   Bit domain definition UNION:  PMIC_EIS_ANA_CTRL0_UNION */
#define PMIC_EIS_ANA_CTRL0_ADDR(base)       ((base) + (0xA000UL))

/* Register description: EIS模拟配置寄存器1。
   Bit domain definition UNION:  PMIC_EIS_ANA_CTRL1_UNION */
#define PMIC_EIS_ANA_CTRL1_ADDR(base)       ((base) + (0xA001UL))

/* Register description: EIS模拟配置寄存器2。
   Bit domain definition UNION:  PMIC_EIS_ANA_CTRL2_UNION */
#define PMIC_EIS_ANA_CTRL2_ADDR(base)       ((base) + (0xA002UL))

/* Register description: EIS优化配置寄存器0。
   Bit domain definition UNION:  PMIC_EIS_IBIAS_SET_0_UNION */
#define PMIC_EIS_IBIAS_SET_0_ADDR(base)     ((base) + (0xA003UL))

/* Register description: EIS优化配置寄存器1。
   Bit domain definition UNION:  PMIC_EIS_IBIAS_SET_1_UNION */
#define PMIC_EIS_IBIAS_SET_1_ADDR(base)     ((base) + (0xA004UL))

/* Register description: EIS测试模式配置寄存器。
   Bit domain definition UNION:  PMIC_EIS_TEST_CTRL_UNION */
#define PMIC_EIS_TEST_CTRL_ADDR(base)       ((base) + (0xA005UL))

/* Register description: EIS 模拟预留寄存器0。
   Bit domain definition UNION:  PMIC_EIS_RESERVE0_UNION */
#define PMIC_EIS_RESERVE0_ADDR(base)        ((base) + (0xA006UL))

/* Register description: EIS 模拟预留寄存器1。
   Bit domain definition UNION:  PMIC_EIS_RESERVE1_UNION */
#define PMIC_EIS_RESERVE1_ADDR(base)        ((base) + (0xA007UL))

/* Register description: EIS 模拟预留寄存器2。
   Bit domain definition UNION:  PMIC_EIS_RESERVE2_UNION */
#define PMIC_EIS_RESERVE2_ADDR(base)        ((base) + (0xA008UL))

/* Register description: EIS模块配置寄存器0。
   Bit domain definition UNION:  PMIC_EIS_CTRL0_UNION */
#define PMIC_EIS_CTRL0_ADDR(base)           ((base) + (0xA010UL))

/* Register description: EIS模块配置寄存器1。
   Bit domain definition UNION:  PMIC_EIS_CTRL1_UNION */
#define PMIC_EIS_CTRL1_ADDR(base)           ((base) + (0xA011UL))

/* Register description: EIS模块配置寄存器2。
   Bit domain definition UNION:  PMIC_EIS_CTRL2_UNION */
#define PMIC_EIS_CTRL2_ADDR(base)           ((base) + (0xA012UL))

/* Register description: EISADC初始化过程电压offset校准结果低位寄存器。
   Bit domain definition UNION:  PMIC_EISADC_INIT_V_OFFSET_DATA_L_UNION */
#define PMIC_EISADC_INIT_V_OFFSET_DATA_L_ADDR(base) ((base) + (0xA013UL))

/* Register description: EISADC初始化过程电压offset校准结果高位寄存器。
   Bit domain definition UNION:  PMIC_EISADC_INIT_V_OFFSET_DATA_H_UNION */
#define PMIC_EISADC_INIT_V_OFFSET_DATA_H_ADDR(base) ((base) + (0xA014UL))

/* Register description: EISADC初始化过程电流offset校准结果低位寄存器。
   Bit domain definition UNION:  PMIC_EISADC_INIT_I_OFFSET_DATA_L_UNION */
#define PMIC_EISADC_INIT_I_OFFSET_DATA_L_ADDR(base) ((base) + (0xA015UL))

/* Register description: EISADC初始化过程电流offset校准结果高位寄存器。
   Bit domain definition UNION:  PMIC_EISADC_INIT_I_OFFSET_DATA_H_UNION */
#define PMIC_EISADC_INIT_I_OFFSET_DATA_H_ADDR(base) ((base) + (0xA016UL))

/* Register description: EISADC初始电流结果低位寄存器。
   Bit domain definition UNION:  PMIC_EISADC_INIT_I_DATA_L_UNION */
#define PMIC_EISADC_INIT_I_DATA_L_ADDR(base) ((base) + (0xA017UL))

/* Register description: EISADC初始电流结果高位寄存器。
   Bit domain definition UNION:  PMIC_EISADC_INIT_I_DATA_H_UNION */
#define PMIC_EISADC_INIT_I_DATA_H_ADDR(base) ((base) + (0xA018UL))

/* Register description: EISADC温度结果低位寄存器。
   Bit domain definition UNION:  PMIC_EISADC_T_DATA_L_UNION */
#define PMIC_EISADC_T_DATA_L_ADDR(base)     ((base) + (0xA019UL))

/* Register description: EISADC温度结果高位寄存器。
   Bit domain definition UNION:  PMIC_EISADC_T_DATA_H_UNION */
#define PMIC_EISADC_T_DATA_H_ADDR(base)     ((base) + (0xA01AUL))

/* Register description: EISADC初始绝对电压结果低位寄存器。
   Bit domain definition UNION:  PMIC_EISADC_INIT_V_ABS_DATA_L_UNION */
#define PMIC_EISADC_INIT_V_ABS_DATA_L_ADDR(base) ((base) + (0xA01BUL))

/* Register description: EISADC初始绝对电压结果高位寄存器。
   Bit domain definition UNION:  PMIC_EISADC_INIT_V_ABS_DATA_H_UNION */
#define PMIC_EISADC_INIT_V_ABS_DATA_H_ADDR(base) ((base) + (0xA01CUL))

/* Register description: EISADC初始相对电压结果低位寄存器。
   Bit domain definition UNION:  PMIC_EISADC_INIT_V_RELA_DATA_L_UNION */
#define PMIC_EISADC_INIT_V_RELA_DATA_L_ADDR(base) ((base) + (0xA01DUL))

/* Register description: EISADC初始相对电压结果高位寄存器。
   Bit domain definition UNION:  PMIC_EISADC_INIT_V_RELA_DATA_H_UNION */
#define PMIC_EISADC_INIT_V_RELA_DATA_H_ADDR(base) ((base) + (0xA01EUL))

/* Register description: EISADC初始电压VBAT0结果低位寄存器。
   Bit domain definition UNION:  PMIC_EISADC_INIT_VBAT0_DATA_L_UNION */
#define PMIC_EISADC_INIT_VBAT0_DATA_L_ADDR(base) ((base) + (0xA01FUL))

/* Register description: EISADC初始电压VBAT0结果高位寄存器。
   Bit domain definition UNION:  PMIC_EISADC_INIT_VBAT0_DATA_H_UNION */
#define PMIC_EISADC_INIT_VBAT0_DATA_H_ADDR(base) ((base) + (0xA020UL))

/* Register description: EIS检测周期配置寄存器。
   Bit domain definition UNION:  PMIC_EIS_DET_TIMER_UNION */
#define PMIC_EIS_DET_TIMER_ADDR(base)       ((base) + (0xA021UL))

/* Register description: EIS检测等待周期数n配置寄存器。
   Bit domain definition UNION:  PMIC_EIS_DET_TIMER_N_UNION */
#define PMIC_EIS_DET_TIMER_N_ADDR(base)     ((base) + (0xA022UL))

/* Register description: EIS检测测量周期数m低位配置寄存器。
   Bit domain definition UNION:  PMIC_EIS_DET_TIMER_M_L_UNION */
#define PMIC_EIS_DET_TIMER_M_L_ADDR(base)   ((base) + (0xA023UL))

/* Register description: EIS检测测量周期数m高位配置寄存器。
   Bit domain definition UNION:  PMIC_EIS_DET_TIMER_M_H_UNION */
#define PMIC_EIS_DET_TIMER_M_H_ADDR(base)   ((base) + (0xA024UL))

/* Register description: EIS模块电流检测频率配置寄存器。
   Bit domain definition UNION:  PMIC_EIS_IBAT_DET_CTRL_UNION */
#define PMIC_EIS_IBAT_DET_CTRL_ADDR(base)   ((base) + (0xA025UL))

/* Register description: EIS拉载过程电流、电压采样ADC平均次数配置寄存器。
   Bit domain definition UNION:  PMIC_EIS_ADC_AVERAGE_UNION */
#define PMIC_EIS_ADC_AVERAGE_ADDR(base)     ((base) + (0xA026UL))

/* Register description: EIS检测VBAT补偿低位配置寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT0_OFFSET_L_UNION */
#define PMIC_EIS_VBAT0_OFFSET_L_ADDR(base)  ((base) + (0xA027UL))

/* Register description: EIS检测VBAT补偿高位配置寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT0_OFFSET_H_UNION */
#define PMIC_EIS_VBAT0_OFFSET_H_ADDR(base)  ((base) + (0xA028UL))

/* Register description: EIS检测VBAT补偿方式选择寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT0_OFFSET_SEL_UNION */
#define PMIC_EIS_VBAT0_OFFSET_SEL_ADDR(base) ((base) + (0xA029UL))

/* Register description: EIS检测电流比较高阈值误差门限配置寄存器。
   Bit domain definition UNION:  PMIC_EIS_HTHRESHOLD_ERROR_UNION */
#define PMIC_EIS_HTHRESHOLD_ERROR_ADDR(base) ((base) + (0xA02AUL))

/* Register description: EIS检测电流比较高阈值门限低位配置寄存器。
   Bit domain definition UNION:  PMIC_EIS_ICOMP_HTHRESHOLD_L_UNION */
#define PMIC_EIS_ICOMP_HTHRESHOLD_L_ADDR(base) ((base) + (0xA02BUL))

/* Register description: EIS检测电流比较高阈值门限高位配置寄存器。
   Bit domain definition UNION:  PMIC_EIS_ICOMP_HTHRESHOLD_H_UNION */
#define PMIC_EIS_ICOMP_HTHRESHOLD_H_ADDR(base) ((base) + (0xA02CUL))

/* Register description: EIS检测电流比较低阈值误差门限配置寄存器。
   Bit domain definition UNION:  PMIC_EIS_LTHRESHOLD_ERROR_UNION */
#define PMIC_EIS_LTHRESHOLD_ERROR_ADDR(base) ((base) + (0xA02DUL))

/* Register description: EIS检测电流比较低阈值门限低位配置寄存器。
   Bit domain definition UNION:  PMIC_EIS_ICOMP_LTHRESHOLD_L_UNION */
#define PMIC_EIS_ICOMP_LTHRESHOLD_L_ADDR(base) ((base) + (0xA02EUL))

/* Register description: EIS检测电流比较低阈值门限高位配置寄存器。
   Bit domain definition UNION:  PMIC_EIS_ICOMP_LTHRESHOLD_H_UNION */
#define PMIC_EIS_ICOMP_LTHRESHOLD_H_ADDR(base) ((base) + (0xA02FUL))

/* Register description: EIS检测过程中电流阈值判断标记状态清除寄存器。
   Bit domain definition UNION:  PMIC_EIS_ICOMP_STATE_CLR_UNION */
#define PMIC_EIS_ICOMP_STATE_CLR_ADDR(base) ((base) + (0xA030UL))

/* Register description: EIS检测实时电流结果低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_I_CURRENT_L_UNION */
#define PMIC_EIS_I_CURRENT_L_ADDR(base)     ((base) + (0xA031UL))

/* Register description: EIS检测实时电流结果高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_I_CURRENT_H_UNION */
#define PMIC_EIS_I_CURRENT_H_ADDR(base)     ((base) + (0xA032UL))

/* Register description: EIS检测D1点VBAT电压结果低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D1_L_UNION */
#define PMIC_EIS_VBAT_D1_L_ADDR(base)       ((base) + (0xA033UL))

/* Register description: EIS检测D1点VBAT电压结果高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D1_H_UNION */
#define PMIC_EIS_VBAT_D1_H_ADDR(base)       ((base) + (0xA034UL))

/* Register description: EIS检测D2点VBAT电压结果低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D2_L_UNION */
#define PMIC_EIS_VBAT_D2_L_ADDR(base)       ((base) + (0xA035UL))

/* Register description: EIS检测D2点VBAT电压结果高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D2_H_UNION */
#define PMIC_EIS_VBAT_D2_H_ADDR(base)       ((base) + (0xA036UL))

/* Register description: EIS检测D3点VBAT电压结果低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D3_L_UNION */
#define PMIC_EIS_VBAT_D3_L_ADDR(base)       ((base) + (0xA037UL))

/* Register description: EIS检测D3点VBAT电压结果高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D3_H_UNION */
#define PMIC_EIS_VBAT_D3_H_ADDR(base)       ((base) + (0xA038UL))

/* Register description: EIS检测D4点VBAT电压结果低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D4_L_UNION */
#define PMIC_EIS_VBAT_D4_L_ADDR(base)       ((base) + (0xA039UL))

/* Register description: EIS检测D4点VBAT电压结果高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D4_H_UNION */
#define PMIC_EIS_VBAT_D4_H_ADDR(base)       ((base) + (0xA03AUL))

/* Register description: EIS检测D5点VBAT电压结果低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D5_L_UNION */
#define PMIC_EIS_VBAT_D5_L_ADDR(base)       ((base) + (0xA03BUL))

/* Register description: EIS检测D5点VBAT电压结果高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D5_H_UNION */
#define PMIC_EIS_VBAT_D5_H_ADDR(base)       ((base) + (0xA03CUL))

/* Register description: EIS检测D6点VBAT电压结果低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D6_L_UNION */
#define PMIC_EIS_VBAT_D6_L_ADDR(base)       ((base) + (0xA03DUL))

/* Register description: EIS检测D6点VBAT电压结果高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D6_H_UNION */
#define PMIC_EIS_VBAT_D6_H_ADDR(base)       ((base) + (0xA03EUL))

/* Register description: EIS检测D7点VBAT电压结果低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D7_L_UNION */
#define PMIC_EIS_VBAT_D7_L_ADDR(base)       ((base) + (0xA03FUL))

/* Register description: EIS检测D7点VBAT电压结果高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D7_H_UNION */
#define PMIC_EIS_VBAT_D7_H_ADDR(base)       ((base) + (0xA040UL))

/* Register description: EIS检测D8点VBAT电压结果低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D8_L_UNION */
#define PMIC_EIS_VBAT_D8_L_ADDR(base)       ((base) + (0xA041UL))

/* Register description: EIS检测D8点VBAT电压结果高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D8_H_UNION */
#define PMIC_EIS_VBAT_D8_H_ADDR(base)       ((base) + (0xA042UL))

/* Register description: EIS检测D9点VBAT电压结果低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D9_L_UNION */
#define PMIC_EIS_VBAT_D9_L_ADDR(base)       ((base) + (0xA043UL))

/* Register description: EIS检测D9点VBAT电压结果高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D9_H_UNION */
#define PMIC_EIS_VBAT_D9_H_ADDR(base)       ((base) + (0xA044UL))

/* Register description: EIS检测D10点VBAT电压结果低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D10_L_UNION */
#define PMIC_EIS_VBAT_D10_L_ADDR(base)      ((base) + (0xA045UL))

/* Register description: EIS检测D10点VBAT电压结果高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D10_H_UNION */
#define PMIC_EIS_VBAT_D10_H_ADDR(base)      ((base) + (0xA046UL))

/* Register description: EIS检测D11点VBAT电压结果低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D11_L_UNION */
#define PMIC_EIS_VBAT_D11_L_ADDR(base)      ((base) + (0xA047UL))

/* Register description: EIS检测D11点VBAT电压结果高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D11_H_UNION */
#define PMIC_EIS_VBAT_D11_H_ADDR(base)      ((base) + (0xA048UL))

/* Register description: EIS检测D12点VBAT电压结果低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D12_L_UNION */
#define PMIC_EIS_VBAT_D12_L_ADDR(base)      ((base) + (0xA049UL))

/* Register description: EIS检测D12点VBAT电压结果高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D12_H_UNION */
#define PMIC_EIS_VBAT_D12_H_ADDR(base)      ((base) + (0xA04AUL))

/* Register description: EIS检测D13点VBAT电压结果低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D13_L_UNION */
#define PMIC_EIS_VBAT_D13_L_ADDR(base)      ((base) + (0xA04BUL))

/* Register description: EIS检测D13点VBAT电压结果高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D13_H_UNION */
#define PMIC_EIS_VBAT_D13_H_ADDR(base)      ((base) + (0xA04CUL))

/* Register description: EIS检测D14点VBAT电压结果低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D14_L_UNION */
#define PMIC_EIS_VBAT_D14_L_ADDR(base)      ((base) + (0xA04DUL))

/* Register description: EIS检测D14点VBAT电压结果高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D14_H_UNION */
#define PMIC_EIS_VBAT_D14_H_ADDR(base)      ((base) + (0xA04EUL))

/* Register description: EIS检测D15点VBAT电压结果低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D15_L_UNION */
#define PMIC_EIS_VBAT_D15_L_ADDR(base)      ((base) + (0xA04FUL))

/* Register description: EIS检测D15点VBAT电压结果高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D15_H_UNION */
#define PMIC_EIS_VBAT_D15_H_ADDR(base)      ((base) + (0xA050UL))

/* Register description: EIS检测D16点VBAT电压结果低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D16_L_UNION */
#define PMIC_EIS_VBAT_D16_L_ADDR(base)      ((base) + (0xA051UL))

/* Register description: EIS检测D16点VBAT电压结果高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D16_H_UNION */
#define PMIC_EIS_VBAT_D16_H_ADDR(base)      ((base) + (0xA052UL))

/* Register description: EIS检测D4点IBAT电流结果拍照低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_IBAT_P_D4_L_UNION */
#define PMIC_EIS_IBAT_P_D4_L_ADDR(base)     ((base) + (0xA053UL))

/* Register description: EIS检测D4点IBAT电流结果拍照高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_IBAT_P_D4_H_UNION */
#define PMIC_EIS_IBAT_P_D4_H_ADDR(base)     ((base) + (0xA054UL))

/* Register description: EIS检测D8点IBAT电流结果拍照低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_IBAT_P_D8_L_UNION */
#define PMIC_EIS_IBAT_P_D8_L_ADDR(base)     ((base) + (0xA055UL))

/* Register description: EIS检测D8点IBAT电流结果拍照高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_IBAT_P_D8_H_UNION */
#define PMIC_EIS_IBAT_P_D8_H_ADDR(base)     ((base) + (0xA056UL))

/* Register description: EIS检测D12点IBAT电流结果拍照低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_IBAT_P_D12_L_UNION */
#define PMIC_EIS_IBAT_P_D12_L_ADDR(base)    ((base) + (0xA057UL))

/* Register description: EIS检测D12点IBAT电流结果拍照高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_IBAT_P_D12_H_UNION */
#define PMIC_EIS_IBAT_P_D12_H_ADDR(base)    ((base) + (0xA058UL))

/* Register description: EIS检测D16点IBAT电流结果拍照低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_IBAT_P_D16_L_UNION */
#define PMIC_EIS_IBAT_P_D16_L_ADDR(base)    ((base) + (0xA059UL))

/* Register description: EIS检测D16点IBAT电流结果拍照高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_IBAT_P_D16_H_UNION */
#define PMIC_EIS_IBAT_P_D16_H_ADDR(base)    ((base) + (0xA05AUL))

/* Register description: EIS检测当前采样周期数低位。
   Bit domain definition UNION:  PMIC_EIS_DET_T_NUM_L_UNION */
#define PMIC_EIS_DET_T_NUM_L_ADDR(base)     ((base) + (0xA05BUL))

/* Register description: EIS检测当前采样周期数高位。
   Bit domain definition UNION:  PMIC_EIS_DET_T_NUM_H_UNION */
#define PMIC_EIS_DET_T_NUM_H_ADDR(base)     ((base) + (0xA05CUL))

/* Register description: EIS检测一个周期T内电压采样顺序号。
   Bit domain definition UNION:  PMIC_EIS_VBAT_DET_NUM_UNION */
#define PMIC_EIS_VBAT_DET_NUM_ADDR(base)    ((base) + (0xA05DUL))

/* Register description: EIS检测过程状态指示寄存器。
   Bit domain definition UNION:  PMIC_EIS_DET_FLAG_UNION */
#define PMIC_EIS_DET_FLAG_ADDR(base)        ((base) + (0xA05EUL))

/* Register description: EIS检测初始化过程结束状态指示寄存器。
   Bit domain definition UNION:  PMIC_EIS_INIT_END_FLAG_UNION */
#define PMIC_EIS_INIT_END_FLAG_ADDR(base)   ((base) + (0xA05FUL))

/* Register description: EISADC启动设置预留寄存器。
   Bit domain definition UNION:  PMIC_EISADC_RESERVE_UNION */
#define PMIC_EISADC_RESERVE_ADDR(base)      ((base) + (0xA070UL))

/* Register description: EISADC转换状态指示寄存器。
   Bit domain definition UNION:  PMIC_EISADC_CONV_STATUS_UNION */
#define PMIC_EISADC_CONV_STATUS_ADDR(base)  ((base) + (0xA071UL))

/* Register description: EISADC结果低位寄存器。
   Bit domain definition UNION:  PMIC_EISADC_DATA_L_UNION */
#define PMIC_EISADC_DATA_L_ADDR(base)       ((base) + (0xA072UL))

/* Register description: EISADC结果高位寄存器。
   Bit domain definition UNION:  PMIC_EISADC_DATA_H_UNION */
#define PMIC_EISADC_DATA_H_ADDR(base)       ((base) + (0xA073UL))

/* Register description: EISADC转换使能寄存器。
   Bit domain definition UNION:  PMIC_EISADC_CONV_UNION */
#define PMIC_EISADC_CONV_ADDR(base)         ((base) + (0xA074UL))

/* Register description: EISADC ibas电流配置寄存器。
   Bit domain definition UNION:  PMIC_EIS_ADC_CURRENT_UNION */
#define PMIC_EIS_ADC_CURRENT_ADDR(base)     ((base) + (0xA075UL))

/* Register description: EIS模块软复位。
   Bit domain definition UNION:  PMIC_EIS_SOFT_RST_UNION */
#define PMIC_EIS_SOFT_RST_ADDR(base)        ((base) + (0xA076UL))

/* Register description: EIS时钟门控bypass寄存器。
   Bit domain definition UNION:  PMIC_EIS_CLK_GT_CTRL_UNION */
#define PMIC_EIS_CLK_GT_CTRL_ADDR(base)     ((base) + (0xA077UL))

/* Register description: EIS DEBUG使能寄存器。
   Bit domain definition UNION:  PMIC_EIS_DEBUG_EN_UNION */
#define PMIC_EIS_DEBUG_EN_ADDR(base)        ((base) + (0xA080UL))

/* Register description: DEBUG模式EIS检测功能使能寄存器。
   Bit domain definition UNION:  PMIC_DEBUG_EIS_EN_UNION */
#define PMIC_DEBUG_EIS_EN_ADDR(base)        ((base) + (0xA081UL))

/* Register description: DEBUG模式EIS放电使能寄存器。
   Bit domain definition UNION:  PMIC_DEBUG_EIS_DISCHG_EN_UNION */
#define PMIC_DEBUG_EIS_DISCHG_EN_ADDR(base) ((base) + (0xA082UL))

/* Register description: EIS通道DEBUG专用寄存器。
   Bit domain definition UNION:  PMIC_DEBUG_EIS_CHANL_UNION */
#define PMIC_DEBUG_EIS_CHANL_ADDR(base)     ((base) + (0xA083UL))

/* Register description: EISADC DEBUG专用寄存器。
   Bit domain definition UNION:  PMIC_DEBUG_EISADC_CTRL_UNION */
#define PMIC_DEBUG_EISADC_CTRL_ADDR(base)   ((base) + (0xA084UL))

/* Register description: EISADC转换开始DEBUG寄存器。
   Bit domain definition UNION:  PMIC_DEBUG_EISADC_START_UNION */
#define PMIC_DEBUG_EISADC_START_ADDR(base)  ((base) + (0xA085UL))

/* Register description: ACRADC模式配置。
   Bit domain definition UNION:  PMIC_EISADC_MODE_CFG_UNION */
#define PMIC_EISADC_MODE_CFG_ADDR(base)     ((base) + (0xA086UL))

/* Register description: SPMI接口测试寄存器0。
   Bit domain definition UNION:  PMIC_SPMI_TEST0_UNION */
#define PMIC_SPMI_TEST0_ADDR(base)          ((base) + (0xD0ACUL))


#else


/* Register description: EIS模拟配置寄存器0。
   Bit domain definition UNION:  PMIC_EIS_ANA_CTRL0_UNION */
#define PMIC_EIS_ANA_CTRL0_ADDR(base)       ((base) + (0xA000))

/* Register description: EIS模拟配置寄存器1。
   Bit domain definition UNION:  PMIC_EIS_ANA_CTRL1_UNION */
#define PMIC_EIS_ANA_CTRL1_ADDR(base)       ((base) + (0xA001))

/* Register description: EIS模拟配置寄存器2。
   Bit domain definition UNION:  PMIC_EIS_ANA_CTRL2_UNION */
#define PMIC_EIS_ANA_CTRL2_ADDR(base)       ((base) + (0xA002))

/* Register description: EIS优化配置寄存器0。
   Bit domain definition UNION:  PMIC_EIS_IBIAS_SET_0_UNION */
#define PMIC_EIS_IBIAS_SET_0_ADDR(base)     ((base) + (0xA003))

/* Register description: EIS优化配置寄存器1。
   Bit domain definition UNION:  PMIC_EIS_IBIAS_SET_1_UNION */
#define PMIC_EIS_IBIAS_SET_1_ADDR(base)     ((base) + (0xA004))

/* Register description: EIS测试模式配置寄存器。
   Bit domain definition UNION:  PMIC_EIS_TEST_CTRL_UNION */
#define PMIC_EIS_TEST_CTRL_ADDR(base)       ((base) + (0xA005))

/* Register description: EIS 模拟预留寄存器0。
   Bit domain definition UNION:  PMIC_EIS_RESERVE0_UNION */
#define PMIC_EIS_RESERVE0_ADDR(base)        ((base) + (0xA006))

/* Register description: EIS 模拟预留寄存器1。
   Bit domain definition UNION:  PMIC_EIS_RESERVE1_UNION */
#define PMIC_EIS_RESERVE1_ADDR(base)        ((base) + (0xA007))

/* Register description: EIS 模拟预留寄存器2。
   Bit domain definition UNION:  PMIC_EIS_RESERVE2_UNION */
#define PMIC_EIS_RESERVE2_ADDR(base)        ((base) + (0xA008))

/* Register description: EIS模块配置寄存器0。
   Bit domain definition UNION:  PMIC_EIS_CTRL0_UNION */
#define PMIC_EIS_CTRL0_ADDR(base)           ((base) + (0xA010))

/* Register description: EIS模块配置寄存器1。
   Bit domain definition UNION:  PMIC_EIS_CTRL1_UNION */
#define PMIC_EIS_CTRL1_ADDR(base)           ((base) + (0xA011))

/* Register description: EIS模块配置寄存器2。
   Bit domain definition UNION:  PMIC_EIS_CTRL2_UNION */
#define PMIC_EIS_CTRL2_ADDR(base)           ((base) + (0xA012))

/* Register description: EISADC初始化过程电压offset校准结果低位寄存器。
   Bit domain definition UNION:  PMIC_EISADC_INIT_V_OFFSET_DATA_L_UNION */
#define PMIC_EISADC_INIT_V_OFFSET_DATA_L_ADDR(base) ((base) + (0xA013))

/* Register description: EISADC初始化过程电压offset校准结果高位寄存器。
   Bit domain definition UNION:  PMIC_EISADC_INIT_V_OFFSET_DATA_H_UNION */
#define PMIC_EISADC_INIT_V_OFFSET_DATA_H_ADDR(base) ((base) + (0xA014))

/* Register description: EISADC初始化过程电流offset校准结果低位寄存器。
   Bit domain definition UNION:  PMIC_EISADC_INIT_I_OFFSET_DATA_L_UNION */
#define PMIC_EISADC_INIT_I_OFFSET_DATA_L_ADDR(base) ((base) + (0xA015))

/* Register description: EISADC初始化过程电流offset校准结果高位寄存器。
   Bit domain definition UNION:  PMIC_EISADC_INIT_I_OFFSET_DATA_H_UNION */
#define PMIC_EISADC_INIT_I_OFFSET_DATA_H_ADDR(base) ((base) + (0xA016))

/* Register description: EISADC初始电流结果低位寄存器。
   Bit domain definition UNION:  PMIC_EISADC_INIT_I_DATA_L_UNION */
#define PMIC_EISADC_INIT_I_DATA_L_ADDR(base) ((base) + (0xA017))

/* Register description: EISADC初始电流结果高位寄存器。
   Bit domain definition UNION:  PMIC_EISADC_INIT_I_DATA_H_UNION */
#define PMIC_EISADC_INIT_I_DATA_H_ADDR(base) ((base) + (0xA018))

/* Register description: EISADC温度结果低位寄存器。
   Bit domain definition UNION:  PMIC_EISADC_T_DATA_L_UNION */
#define PMIC_EISADC_T_DATA_L_ADDR(base)     ((base) + (0xA019))

/* Register description: EISADC温度结果高位寄存器。
   Bit domain definition UNION:  PMIC_EISADC_T_DATA_H_UNION */
#define PMIC_EISADC_T_DATA_H_ADDR(base)     ((base) + (0xA01A))

/* Register description: EISADC初始绝对电压结果低位寄存器。
   Bit domain definition UNION:  PMIC_EISADC_INIT_V_ABS_DATA_L_UNION */
#define PMIC_EISADC_INIT_V_ABS_DATA_L_ADDR(base) ((base) + (0xA01B))

/* Register description: EISADC初始绝对电压结果高位寄存器。
   Bit domain definition UNION:  PMIC_EISADC_INIT_V_ABS_DATA_H_UNION */
#define PMIC_EISADC_INIT_V_ABS_DATA_H_ADDR(base) ((base) + (0xA01C))

/* Register description: EISADC初始相对电压结果低位寄存器。
   Bit domain definition UNION:  PMIC_EISADC_INIT_V_RELA_DATA_L_UNION */
#define PMIC_EISADC_INIT_V_RELA_DATA_L_ADDR(base) ((base) + (0xA01D))

/* Register description: EISADC初始相对电压结果高位寄存器。
   Bit domain definition UNION:  PMIC_EISADC_INIT_V_RELA_DATA_H_UNION */
#define PMIC_EISADC_INIT_V_RELA_DATA_H_ADDR(base) ((base) + (0xA01E))

/* Register description: EISADC初始电压VBAT0结果低位寄存器。
   Bit domain definition UNION:  PMIC_EISADC_INIT_VBAT0_DATA_L_UNION */
#define PMIC_EISADC_INIT_VBAT0_DATA_L_ADDR(base) ((base) + (0xA01F))

/* Register description: EISADC初始电压VBAT0结果高位寄存器。
   Bit domain definition UNION:  PMIC_EISADC_INIT_VBAT0_DATA_H_UNION */
#define PMIC_EISADC_INIT_VBAT0_DATA_H_ADDR(base) ((base) + (0xA020))

/* Register description: EIS检测周期配置寄存器。
   Bit domain definition UNION:  PMIC_EIS_DET_TIMER_UNION */
#define PMIC_EIS_DET_TIMER_ADDR(base)       ((base) + (0xA021))

/* Register description: EIS检测等待周期数n配置寄存器。
   Bit domain definition UNION:  PMIC_EIS_DET_TIMER_N_UNION */
#define PMIC_EIS_DET_TIMER_N_ADDR(base)     ((base) + (0xA022))

/* Register description: EIS检测测量周期数m低位配置寄存器。
   Bit domain definition UNION:  PMIC_EIS_DET_TIMER_M_L_UNION */
#define PMIC_EIS_DET_TIMER_M_L_ADDR(base)   ((base) + (0xA023))

/* Register description: EIS检测测量周期数m高位配置寄存器。
   Bit domain definition UNION:  PMIC_EIS_DET_TIMER_M_H_UNION */
#define PMIC_EIS_DET_TIMER_M_H_ADDR(base)   ((base) + (0xA024))

/* Register description: EIS模块电流检测频率配置寄存器。
   Bit domain definition UNION:  PMIC_EIS_IBAT_DET_CTRL_UNION */
#define PMIC_EIS_IBAT_DET_CTRL_ADDR(base)   ((base) + (0xA025))

/* Register description: EIS拉载过程电流、电压采样ADC平均次数配置寄存器。
   Bit domain definition UNION:  PMIC_EIS_ADC_AVERAGE_UNION */
#define PMIC_EIS_ADC_AVERAGE_ADDR(base)     ((base) + (0xA026))

/* Register description: EIS检测VBAT补偿低位配置寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT0_OFFSET_L_UNION */
#define PMIC_EIS_VBAT0_OFFSET_L_ADDR(base)  ((base) + (0xA027))

/* Register description: EIS检测VBAT补偿高位配置寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT0_OFFSET_H_UNION */
#define PMIC_EIS_VBAT0_OFFSET_H_ADDR(base)  ((base) + (0xA028))

/* Register description: EIS检测VBAT补偿方式选择寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT0_OFFSET_SEL_UNION */
#define PMIC_EIS_VBAT0_OFFSET_SEL_ADDR(base) ((base) + (0xA029))

/* Register description: EIS检测电流比较高阈值误差门限配置寄存器。
   Bit domain definition UNION:  PMIC_EIS_HTHRESHOLD_ERROR_UNION */
#define PMIC_EIS_HTHRESHOLD_ERROR_ADDR(base) ((base) + (0xA02A))

/* Register description: EIS检测电流比较高阈值门限低位配置寄存器。
   Bit domain definition UNION:  PMIC_EIS_ICOMP_HTHRESHOLD_L_UNION */
#define PMIC_EIS_ICOMP_HTHRESHOLD_L_ADDR(base) ((base) + (0xA02B))

/* Register description: EIS检测电流比较高阈值门限高位配置寄存器。
   Bit domain definition UNION:  PMIC_EIS_ICOMP_HTHRESHOLD_H_UNION */
#define PMIC_EIS_ICOMP_HTHRESHOLD_H_ADDR(base) ((base) + (0xA02C))

/* Register description: EIS检测电流比较低阈值误差门限配置寄存器。
   Bit domain definition UNION:  PMIC_EIS_LTHRESHOLD_ERROR_UNION */
#define PMIC_EIS_LTHRESHOLD_ERROR_ADDR(base) ((base) + (0xA02D))

/* Register description: EIS检测电流比较低阈值门限低位配置寄存器。
   Bit domain definition UNION:  PMIC_EIS_ICOMP_LTHRESHOLD_L_UNION */
#define PMIC_EIS_ICOMP_LTHRESHOLD_L_ADDR(base) ((base) + (0xA02E))

/* Register description: EIS检测电流比较低阈值门限高位配置寄存器。
   Bit domain definition UNION:  PMIC_EIS_ICOMP_LTHRESHOLD_H_UNION */
#define PMIC_EIS_ICOMP_LTHRESHOLD_H_ADDR(base) ((base) + (0xA02F))

/* Register description: EIS检测过程中电流阈值判断标记状态清除寄存器。
   Bit domain definition UNION:  PMIC_EIS_ICOMP_STATE_CLR_UNION */
#define PMIC_EIS_ICOMP_STATE_CLR_ADDR(base) ((base) + (0xA030))

/* Register description: EIS检测实时电流结果低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_I_CURRENT_L_UNION */
#define PMIC_EIS_I_CURRENT_L_ADDR(base)     ((base) + (0xA031))

/* Register description: EIS检测实时电流结果高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_I_CURRENT_H_UNION */
#define PMIC_EIS_I_CURRENT_H_ADDR(base)     ((base) + (0xA032))

/* Register description: EIS检测D1点VBAT电压结果低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D1_L_UNION */
#define PMIC_EIS_VBAT_D1_L_ADDR(base)       ((base) + (0xA033))

/* Register description: EIS检测D1点VBAT电压结果高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D1_H_UNION */
#define PMIC_EIS_VBAT_D1_H_ADDR(base)       ((base) + (0xA034))

/* Register description: EIS检测D2点VBAT电压结果低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D2_L_UNION */
#define PMIC_EIS_VBAT_D2_L_ADDR(base)       ((base) + (0xA035))

/* Register description: EIS检测D2点VBAT电压结果高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D2_H_UNION */
#define PMIC_EIS_VBAT_D2_H_ADDR(base)       ((base) + (0xA036))

/* Register description: EIS检测D3点VBAT电压结果低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D3_L_UNION */
#define PMIC_EIS_VBAT_D3_L_ADDR(base)       ((base) + (0xA037))

/* Register description: EIS检测D3点VBAT电压结果高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D3_H_UNION */
#define PMIC_EIS_VBAT_D3_H_ADDR(base)       ((base) + (0xA038))

/* Register description: EIS检测D4点VBAT电压结果低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D4_L_UNION */
#define PMIC_EIS_VBAT_D4_L_ADDR(base)       ((base) + (0xA039))

/* Register description: EIS检测D4点VBAT电压结果高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D4_H_UNION */
#define PMIC_EIS_VBAT_D4_H_ADDR(base)       ((base) + (0xA03A))

/* Register description: EIS检测D5点VBAT电压结果低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D5_L_UNION */
#define PMIC_EIS_VBAT_D5_L_ADDR(base)       ((base) + (0xA03B))

/* Register description: EIS检测D5点VBAT电压结果高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D5_H_UNION */
#define PMIC_EIS_VBAT_D5_H_ADDR(base)       ((base) + (0xA03C))

/* Register description: EIS检测D6点VBAT电压结果低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D6_L_UNION */
#define PMIC_EIS_VBAT_D6_L_ADDR(base)       ((base) + (0xA03D))

/* Register description: EIS检测D6点VBAT电压结果高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D6_H_UNION */
#define PMIC_EIS_VBAT_D6_H_ADDR(base)       ((base) + (0xA03E))

/* Register description: EIS检测D7点VBAT电压结果低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D7_L_UNION */
#define PMIC_EIS_VBAT_D7_L_ADDR(base)       ((base) + (0xA03F))

/* Register description: EIS检测D7点VBAT电压结果高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D7_H_UNION */
#define PMIC_EIS_VBAT_D7_H_ADDR(base)       ((base) + (0xA040))

/* Register description: EIS检测D8点VBAT电压结果低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D8_L_UNION */
#define PMIC_EIS_VBAT_D8_L_ADDR(base)       ((base) + (0xA041))

/* Register description: EIS检测D8点VBAT电压结果高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D8_H_UNION */
#define PMIC_EIS_VBAT_D8_H_ADDR(base)       ((base) + (0xA042))

/* Register description: EIS检测D9点VBAT电压结果低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D9_L_UNION */
#define PMIC_EIS_VBAT_D9_L_ADDR(base)       ((base) + (0xA043))

/* Register description: EIS检测D9点VBAT电压结果高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D9_H_UNION */
#define PMIC_EIS_VBAT_D9_H_ADDR(base)       ((base) + (0xA044))

/* Register description: EIS检测D10点VBAT电压结果低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D10_L_UNION */
#define PMIC_EIS_VBAT_D10_L_ADDR(base)      ((base) + (0xA045))

/* Register description: EIS检测D10点VBAT电压结果高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D10_H_UNION */
#define PMIC_EIS_VBAT_D10_H_ADDR(base)      ((base) + (0xA046))

/* Register description: EIS检测D11点VBAT电压结果低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D11_L_UNION */
#define PMIC_EIS_VBAT_D11_L_ADDR(base)      ((base) + (0xA047))

/* Register description: EIS检测D11点VBAT电压结果高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D11_H_UNION */
#define PMIC_EIS_VBAT_D11_H_ADDR(base)      ((base) + (0xA048))

/* Register description: EIS检测D12点VBAT电压结果低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D12_L_UNION */
#define PMIC_EIS_VBAT_D12_L_ADDR(base)      ((base) + (0xA049))

/* Register description: EIS检测D12点VBAT电压结果高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D12_H_UNION */
#define PMIC_EIS_VBAT_D12_H_ADDR(base)      ((base) + (0xA04A))

/* Register description: EIS检测D13点VBAT电压结果低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D13_L_UNION */
#define PMIC_EIS_VBAT_D13_L_ADDR(base)      ((base) + (0xA04B))

/* Register description: EIS检测D13点VBAT电压结果高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D13_H_UNION */
#define PMIC_EIS_VBAT_D13_H_ADDR(base)      ((base) + (0xA04C))

/* Register description: EIS检测D14点VBAT电压结果低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D14_L_UNION */
#define PMIC_EIS_VBAT_D14_L_ADDR(base)      ((base) + (0xA04D))

/* Register description: EIS检测D14点VBAT电压结果高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D14_H_UNION */
#define PMIC_EIS_VBAT_D14_H_ADDR(base)      ((base) + (0xA04E))

/* Register description: EIS检测D15点VBAT电压结果低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D15_L_UNION */
#define PMIC_EIS_VBAT_D15_L_ADDR(base)      ((base) + (0xA04F))

/* Register description: EIS检测D15点VBAT电压结果高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D15_H_UNION */
#define PMIC_EIS_VBAT_D15_H_ADDR(base)      ((base) + (0xA050))

/* Register description: EIS检测D16点VBAT电压结果低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D16_L_UNION */
#define PMIC_EIS_VBAT_D16_L_ADDR(base)      ((base) + (0xA051))

/* Register description: EIS检测D16点VBAT电压结果高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_VBAT_D16_H_UNION */
#define PMIC_EIS_VBAT_D16_H_ADDR(base)      ((base) + (0xA052))

/* Register description: EIS检测D4点IBAT电流结果拍照低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_IBAT_P_D4_L_UNION */
#define PMIC_EIS_IBAT_P_D4_L_ADDR(base)     ((base) + (0xA053))

/* Register description: EIS检测D4点IBAT电流结果拍照高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_IBAT_P_D4_H_UNION */
#define PMIC_EIS_IBAT_P_D4_H_ADDR(base)     ((base) + (0xA054))

/* Register description: EIS检测D8点IBAT电流结果拍照低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_IBAT_P_D8_L_UNION */
#define PMIC_EIS_IBAT_P_D8_L_ADDR(base)     ((base) + (0xA055))

/* Register description: EIS检测D8点IBAT电流结果拍照高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_IBAT_P_D8_H_UNION */
#define PMIC_EIS_IBAT_P_D8_H_ADDR(base)     ((base) + (0xA056))

/* Register description: EIS检测D12点IBAT电流结果拍照低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_IBAT_P_D12_L_UNION */
#define PMIC_EIS_IBAT_P_D12_L_ADDR(base)    ((base) + (0xA057))

/* Register description: EIS检测D12点IBAT电流结果拍照高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_IBAT_P_D12_H_UNION */
#define PMIC_EIS_IBAT_P_D12_H_ADDR(base)    ((base) + (0xA058))

/* Register description: EIS检测D16点IBAT电流结果拍照低位寄存器。
   Bit domain definition UNION:  PMIC_EIS_IBAT_P_D16_L_UNION */
#define PMIC_EIS_IBAT_P_D16_L_ADDR(base)    ((base) + (0xA059))

/* Register description: EIS检测D16点IBAT电流结果拍照高位寄存器。
   Bit domain definition UNION:  PMIC_EIS_IBAT_P_D16_H_UNION */
#define PMIC_EIS_IBAT_P_D16_H_ADDR(base)    ((base) + (0xA05A))

/* Register description: EIS检测当前采样周期数低位。
   Bit domain definition UNION:  PMIC_EIS_DET_T_NUM_L_UNION */
#define PMIC_EIS_DET_T_NUM_L_ADDR(base)     ((base) + (0xA05B))

/* Register description: EIS检测当前采样周期数高位。
   Bit domain definition UNION:  PMIC_EIS_DET_T_NUM_H_UNION */
#define PMIC_EIS_DET_T_NUM_H_ADDR(base)     ((base) + (0xA05C))

/* Register description: EIS检测一个周期T内电压采样顺序号。
   Bit domain definition UNION:  PMIC_EIS_VBAT_DET_NUM_UNION */
#define PMIC_EIS_VBAT_DET_NUM_ADDR(base)    ((base) + (0xA05D))

/* Register description: EIS检测过程状态指示寄存器。
   Bit domain definition UNION:  PMIC_EIS_DET_FLAG_UNION */
#define PMIC_EIS_DET_FLAG_ADDR(base)        ((base) + (0xA05E))

/* Register description: EIS检测初始化过程结束状态指示寄存器。
   Bit domain definition UNION:  PMIC_EIS_INIT_END_FLAG_UNION */
#define PMIC_EIS_INIT_END_FLAG_ADDR(base)   ((base) + (0xA05F))

/* Register description: EISADC启动设置预留寄存器。
   Bit domain definition UNION:  PMIC_EISADC_RESERVE_UNION */
#define PMIC_EISADC_RESERVE_ADDR(base)      ((base) + (0xA070))

/* Register description: EISADC转换状态指示寄存器。
   Bit domain definition UNION:  PMIC_EISADC_CONV_STATUS_UNION */
#define PMIC_EISADC_CONV_STATUS_ADDR(base)  ((base) + (0xA071))

/* Register description: EISADC结果低位寄存器。
   Bit domain definition UNION:  PMIC_EISADC_DATA_L_UNION */
#define PMIC_EISADC_DATA_L_ADDR(base)       ((base) + (0xA072))

/* Register description: EISADC结果高位寄存器。
   Bit domain definition UNION:  PMIC_EISADC_DATA_H_UNION */
#define PMIC_EISADC_DATA_H_ADDR(base)       ((base) + (0xA073))

/* Register description: EISADC转换使能寄存器。
   Bit domain definition UNION:  PMIC_EISADC_CONV_UNION */
#define PMIC_EISADC_CONV_ADDR(base)         ((base) + (0xA074))

/* Register description: EISADC ibas电流配置寄存器。
   Bit domain definition UNION:  PMIC_EIS_ADC_CURRENT_UNION */
#define PMIC_EIS_ADC_CURRENT_ADDR(base)     ((base) + (0xA075))

/* Register description: EIS模块软复位。
   Bit domain definition UNION:  PMIC_EIS_SOFT_RST_UNION */
#define PMIC_EIS_SOFT_RST_ADDR(base)        ((base) + (0xA076))

/* Register description: EIS时钟门控bypass寄存器。
   Bit domain definition UNION:  PMIC_EIS_CLK_GT_CTRL_UNION */
#define PMIC_EIS_CLK_GT_CTRL_ADDR(base)     ((base) + (0xA077))

/* Register description: EIS DEBUG使能寄存器。
   Bit domain definition UNION:  PMIC_EIS_DEBUG_EN_UNION */
#define PMIC_EIS_DEBUG_EN_ADDR(base)        ((base) + (0xA080))

/* Register description: DEBUG模式EIS检测功能使能寄存器。
   Bit domain definition UNION:  PMIC_DEBUG_EIS_EN_UNION */
#define PMIC_DEBUG_EIS_EN_ADDR(base)        ((base) + (0xA081))

/* Register description: DEBUG模式EIS放电使能寄存器。
   Bit domain definition UNION:  PMIC_DEBUG_EIS_DISCHG_EN_UNION */
#define PMIC_DEBUG_EIS_DISCHG_EN_ADDR(base) ((base) + (0xA082))

/* Register description: EIS通道DEBUG专用寄存器。
   Bit domain definition UNION:  PMIC_DEBUG_EIS_CHANL_UNION */
#define PMIC_DEBUG_EIS_CHANL_ADDR(base)     ((base) + (0xA083))

/* Register description: EISADC DEBUG专用寄存器。
   Bit domain definition UNION:  PMIC_DEBUG_EISADC_CTRL_UNION */
#define PMIC_DEBUG_EISADC_CTRL_ADDR(base)   ((base) + (0xA084))

/* Register description: EISADC转换开始DEBUG寄存器。
   Bit domain definition UNION:  PMIC_DEBUG_EISADC_START_UNION */
#define PMIC_DEBUG_EISADC_START_ADDR(base)  ((base) + (0xA085))

/* Register description: ACRADC模式配置。
   Bit domain definition UNION:  PMIC_EISADC_MODE_CFG_UNION */
#define PMIC_EISADC_MODE_CFG_ADDR(base)     ((base) + (0xA086))

/* Register description: SPMI接口测试寄存器0。
   Bit domain definition UNION:  PMIC_SPMI_TEST0_UNION */
#define PMIC_SPMI_TEST0_ADDR(base)          ((base) + (0xD0AC))


#endif




/*****************************************************************************
  3 enums
*****************************************************************************/



/*****************************************************************************
  4 message head
*****************************************************************************/



/*****************************************************************************
  5 message
*****************************************************************************/



/*****************************************************************************
  6 struct
*****************************************************************************/



/*****************************************************************************
  7 union
*****************************************************************************/

/****************************************************************************
                     (1/17) PMU_CTRLA
 ****************************************************************************/
/*****************************************************************************
 struct               : PMIC_VERSION0_UNION
 struct description   : VERSION0 Register structure definition
                        Address Offset:0x0000 Initial:0x06 Width:8
 register description : 版本寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  project_num0 : 8;  /* bit[0-7]: 十六进制码值06表示项目编号6。 */
    } reg;
} PMIC_VERSION0_UNION;
#endif
#define PMIC_VERSION0_project_num0_START  (0)
#define PMIC_VERSION0_project_num0_END    (7)


/*****************************************************************************
 struct               : PMIC_VERSION1_UNION
 struct description   : VERSION1 Register structure definition
                        Address Offset:0x0001 Initial:0x04 Width:8
 register description : 版本寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  project_num1 : 8;  /* bit[0-7]: 十六进制码值04表示项目编号4。 */
    } reg;
} PMIC_VERSION1_UNION;
#endif
#define PMIC_VERSION1_project_num1_START  (0)
#define PMIC_VERSION1_project_num1_END    (7)


/*****************************************************************************
 struct               : PMIC_VERSION2_UNION
 struct description   : VERSION2 Register structure definition
                        Address Offset:0x0002 Initial:0x02 Width:8
 register description : 版本寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  project_num2 : 8;  /* bit[0-7]: 十六进制码值02表示项目编号2。 */
    } reg;
} PMIC_VERSION2_UNION;
#endif
#define PMIC_VERSION2_project_num2_START  (0)
#define PMIC_VERSION2_project_num2_END    (7)


/*****************************************************************************
 struct               : PMIC_VERSION3_UNION
 struct description   : VERSION3 Register structure definition
                        Address Offset:0x0003 Initial:0x1B Width:8
 register description : 版本寄存器3。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  project_num3 : 8;  /* bit[0-7]: 十六进制码值1B表示项目编号1B。 */
    } reg;
} PMIC_VERSION3_UNION;
#endif
#define PMIC_VERSION3_project_num3_START  (0)
#define PMIC_VERSION3_project_num3_END    (7)


/*****************************************************************************
 struct               : PMIC_VERSION4_UNION
 struct description   : VERSION4 Register structure definition
                        Address Offset:0x0004 Initial:0x01 Width:8
 register description : 版本寄存器4。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  version : 8;  /* bit[0-7]: 表示版本为V100的1。 */
    } reg;
} PMIC_VERSION4_UNION;
#endif
#define PMIC_VERSION4_version_START  (0)
#define PMIC_VERSION4_version_END    (7)


/*****************************************************************************
 struct               : PMIC_VERSION5_UNION
 struct description   : VERSION5 Register structure definition
                        Address Offset:0x0005 Initial:0x00 Width:8
 register description : 版本寄存器5。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  chip_id : 8;  /* bit[0-7]: 表示版本为V100的00。 */
    } reg;
} PMIC_VERSION5_UNION;
#endif
#define PMIC_VERSION5_chip_id_START  (0)
#define PMIC_VERSION5_chip_id_END    (7)


/*****************************************************************************
 struct               : PMIC_STATUS0_UNION
 struct description   : STATUS0 Register structure definition
                        Address Offset:0x0006 Initial:0x00 Width:8
 register description : 状态标志寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  st_vsys_ov_d200ur        : 1;  /* bit[0]: 过压状态指示位(上升沿去抖200us)。
                                                                 0：VSYS电压小于5.5V；
                                                                 1：VSYS电压大于5.5V。 */
        unsigned char  st_vbus_det_insert_d20m  : 1;  /* bit[1]: USB状态指示位(双沿去抖20ms)。
                                                                 0：USB处于拔出状态；
                                                                 1：USB处于插入状态。 */
        unsigned char  st_vsys_pwroff_abs_d20nr : 1;  /* bit[2]: 绝对关机电压状态位指示位（没有同步）。
                                                                 0：VSYS电压大于2.1V(可寄存器配置为2.2V/2.3V)；
                                                                 1：VSYS电压小于2.1V(可寄存器配置为2.2V/2.3V)。
                                                                 配置寄存器在非下电区。 */
        unsigned char  st_vsys_pwroff_deb_d80mr : 1;  /* bit[3]: 去抖关机电压状态指示位（上升沿去抖80ms，时间可配）。
                                                                 0：VSYS大于2.6V(可寄存器配置为3.0V)；
                                                                 1：VSYS小于2.6V(可寄存器配置为3.0V)。
                                                                 配置寄存器在非下电区。 */
        unsigned char  st_vsys_pwron_d60ur      : 1;  /* bit[4]: 开机电压状态指示位（上升沿去抖60us）。
                                                                 0：VSYS大于3.0V(可寄存器配置为3.2V)；
                                                                 1：VSYS小于3.0V(可寄存器配置为3.2V)。  */
        unsigned char  st_thsd_otmp140_d1mr     : 1;  /* bit[5]: 过温状态位(上升沿去抖1ms)。
                                                                 0：温度小于140℃；
                                                                 1：温度大于140℃。 */
        unsigned char  st_thsd_otmp125_d1mr     : 1;  /* bit[6]: 过温状态指示位(上升沿去抖1ms)。
                                                                 0：温度小于设置值；
                                                                 1：温度大于设置值(非140关机门限)。
                                                                 温度设置值参见TH_CTRL[thsd_tmp_set]，默认125℃。 */
        unsigned char  st_pwron_d20m            : 1;  /* bit[7]: 按键状态指示位(双沿去抖20ms)。
                                                                 0：按键未被按下；
                                                                 1：按键被按下。 */
    } reg;
} PMIC_STATUS0_UNION;
#endif
#define PMIC_STATUS0_st_vsys_ov_d200ur_START         (0)
#define PMIC_STATUS0_st_vsys_ov_d200ur_END           (0)
#define PMIC_STATUS0_st_vbus_det_insert_d20m_START   (1)
#define PMIC_STATUS0_st_vbus_det_insert_d20m_END     (1)
#define PMIC_STATUS0_st_vsys_pwroff_abs_d20nr_START  (2)
#define PMIC_STATUS0_st_vsys_pwroff_abs_d20nr_END    (2)
#define PMIC_STATUS0_st_vsys_pwroff_deb_d80mr_START  (3)
#define PMIC_STATUS0_st_vsys_pwroff_deb_d80mr_END    (3)
#define PMIC_STATUS0_st_vsys_pwron_d60ur_START       (4)
#define PMIC_STATUS0_st_vsys_pwron_d60ur_END         (4)
#define PMIC_STATUS0_st_thsd_otmp140_d1mr_START      (5)
#define PMIC_STATUS0_st_thsd_otmp140_d1mr_END        (5)
#define PMIC_STATUS0_st_thsd_otmp125_d1mr_START      (6)
#define PMIC_STATUS0_st_thsd_otmp125_d1mr_END        (6)
#define PMIC_STATUS0_st_pwron_d20m_START             (7)
#define PMIC_STATUS0_st_pwron_d20m_END               (7)


/*****************************************************************************
 struct               : PMIC_STATUS1_UNION
 struct description   : STATUS1 Register structure definition
                        Address Offset:0x0007 Initial:0x00 Width:8
 register description : 状态标志寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  st_dcxo_clk_sel       : 1;  /* bit[0]  : DCXO模式当前工作时钟源。
                                                                0：32K RC；
                                                                1：19.2MHz 586分频时钟。 */
        unsigned char  st_sim0_hpd_d540u     : 1;  /* bit[1]  : SIM0_HPD状态指示位(双沿去抖540us，时间可配)。
                                                                0：SIM0_HPD输入低电平；
                                                                1：SIM0_HPD输入高电平。 */
        unsigned char  st_sim1_hpd_d540u     : 1;  /* bit[2]  : SIM1_HPD状态指示位(双沿去抖540us，时间可配)。
                                                                0：SIM1_HPD输入低电平；
                                                                1：SIM1_HPD输入高电平。 */
        unsigned char  st_osc_avdd_vld_d20nf : 1;  /* bit[3]  : AVDD_OSC电源检测状态寄存器（下降沿去抖20ns）。
                                                                0：AVDD_OSC电压不合格；
                                                                1：AVDD_OSC电压合格。 */
        unsigned char  reserved              : 4;  /* bit[4-7]: 保留。 */
    } reg;
} PMIC_STATUS1_UNION;
#endif
#define PMIC_STATUS1_st_dcxo_clk_sel_START        (0)
#define PMIC_STATUS1_st_dcxo_clk_sel_END          (0)
#define PMIC_STATUS1_st_sim0_hpd_d540u_START      (1)
#define PMIC_STATUS1_st_sim0_hpd_d540u_END        (1)
#define PMIC_STATUS1_st_sim1_hpd_d540u_START      (2)
#define PMIC_STATUS1_st_sim1_hpd_d540u_END        (2)
#define PMIC_STATUS1_st_osc_avdd_vld_d20nf_START  (3)
#define PMIC_STATUS1_st_osc_avdd_vld_d20nf_END    (3)


/*****************************************************************************
 struct               : PMIC_STATUS2_UNION
 struct description   : STATUS2 Register structure definition
                        Address Offset:0x0008 Initial:0x00 Width:8
 register description : 状态标志寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  st_vsys_ovp_surge_d20nr : 1;  /* bit[0-0]: VSYS电源浪涌状态指示位(上升沿去抖20ns)。
                                                                  0：VSYS电压小于5.5V；
                                                                  1：VSYS电压大于5.5V，发生电源浪涌。 */
        unsigned char  st_voice_restart1_d120u : 1;  /* bit[1-1]: VOICE_RESTART1状态指示位(双沿去抖120us)。
                                                                  0：VOICE_RESTART1输入低电平；
                                                                  1：VOICE_RESTART1输入高电平。 */
        unsigned char  st_voice_restart2_d120u : 1;  /* bit[2-2]: VOICE_RESTART2状态指示位(双沿去抖120us)。
                                                                  0：VOICE_RESTART2输入低电平；
                                                                  1：VOICE_RESTART2输入高电平。 */
        unsigned char  st_comb_button_d120u    : 1;  /* bit[3-3]: 组合按键状态指示位(双沿去抖120us)。
                                                                  0：组合按键输入低电平；
                                                                  1：组合按键输入高电平。 */
        unsigned char  reserved_0              : 1;  /* bit[4-4]: 保留。 */
        unsigned char  st_wifi_clk_en_d20nf    : 1;  /* bit[5-5]: WIFI_CLK_EN状态指示位(下降沿去抖20ns)。
                                                                  0：WIFI_CLK_EN输入低电平；
                                                                  1：WIFI_CLK_EN输入高电平。 */
        unsigned char  st_uwb_clk_en_d20nf     : 1;  /* bit[6-6]: UWB_CLK_EN状态指示位(下降沿去抖20ns)。
                                                                  0：UWB_CLK_EN输入低电平；
                                                                  1：UWB_CLK_EN输入高电平。 */
        unsigned char  reserved_1              : 1;  /* bit[7-7]: 保留。 */
    } reg;
} PMIC_STATUS2_UNION;
#endif
#define PMIC_STATUS2_st_vsys_ovp_surge_d20nr_START  (0)
#define PMIC_STATUS2_st_vsys_ovp_surge_d20nr_END    (0)
#define PMIC_STATUS2_st_voice_restart1_d120u_START  (1)
#define PMIC_STATUS2_st_voice_restart1_d120u_END    (1)
#define PMIC_STATUS2_st_voice_restart2_d120u_START  (2)
#define PMIC_STATUS2_st_voice_restart2_d120u_END    (2)
#define PMIC_STATUS2_st_comb_button_d120u_START     (3)
#define PMIC_STATUS2_st_comb_button_d120u_END       (3)
#define PMIC_STATUS2_st_wifi_clk_en_d20nf_START     (5)
#define PMIC_STATUS2_st_wifi_clk_en_d20nf_END       (5)
#define PMIC_STATUS2_st_uwb_clk_en_d20nf_START      (6)
#define PMIC_STATUS2_st_uwb_clk_en_d20nf_END        (6)


/*****************************************************************************
 struct               : PMIC_STATUS3_UNION
 struct description   : STATUS3 Register structure definition
                        Address Offset:0x0009 Initial:0x00 Width:8
 register description : 状态标志寄存器3。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  st_lpddr_sel_d20nr    : 1;  /* bit[0]: LPDDR_SEL状态指示位，lpddr4和lpddr5的选择(上升沿去抖20ns)
                                                              0：LPDDR_SEL输入低电平，选择lpddr4；
                                                              1：LPDDR_SEL输入高电平，选择lpddr5 */
        unsigned char  st_freq_sel_d20nr     : 1;  /* bit[1]: FREQ_SEL状态指示位，38.4MHz和76.8MHz的选择信号(上升沿去抖20ns)
                                                              0：FREQ_SEL输入低电平，选择38.4MHz；
                                                              1：FREQ_SEL输入高电平，选择76.8MHz */
        unsigned char  st_ufs_freq_sel_d20nr : 1;  /* bit[2]: UFS_CLK时钟频率选择(上升沿去抖20ns)
                                                              UFS_FREQ_SEL=1，38.4M；
                                                              UFS_FREQ_SEL=0，19.2M。 */
        unsigned char  st_ufs_volt_sel_d20nr : 1;  /* bit[3]: UFS供电LDO15默认电压选择(上升沿去抖20ns)
                                                              UFS_VOLT_SEL=1，LDO15默认电压为2.95V；
                                                              UFS_VOLT_SEL=0，LDO15默认电压为2.55V */
        unsigned char  st_rm_sel_d20nr       : 1;  /* bit[4]: RM_SEL状态指示位（上升沿去抖20ns）。
                                                              1：LDO54默认上电，
                                                              0：LDO54默认不上电 */
        unsigned char  st_ocv_sel_d20nr      : 1;  /* bit[5]: OCV_SEL状态指示位(上升沿去抖20ns)。
                                                              PMU判断OCV电压门限，0选择2.8V；1选择3.0V */
        unsigned char  st_ldo_buf1_sel_d20nr : 1;  /* bit[6]: LDO_BUF1_SEL状态指示位(上升沿去抖20ns)。
                                                              ldo_buf1输入平面选择：0选择BUCK2；1选择BUCK3输入。 */
        unsigned char  reserved              : 1;  /* bit[7]: 保留。 */
    } reg;
} PMIC_STATUS3_UNION;
#endif
#define PMIC_STATUS3_st_lpddr_sel_d20nr_START     (0)
#define PMIC_STATUS3_st_lpddr_sel_d20nr_END       (0)
#define PMIC_STATUS3_st_freq_sel_d20nr_START      (1)
#define PMIC_STATUS3_st_freq_sel_d20nr_END        (1)
#define PMIC_STATUS3_st_ufs_freq_sel_d20nr_START  (2)
#define PMIC_STATUS3_st_ufs_freq_sel_d20nr_END    (2)
#define PMIC_STATUS3_st_ufs_volt_sel_d20nr_START  (3)
#define PMIC_STATUS3_st_ufs_volt_sel_d20nr_END    (3)
#define PMIC_STATUS3_st_rm_sel_d20nr_START        (4)
#define PMIC_STATUS3_st_rm_sel_d20nr_END          (4)
#define PMIC_STATUS3_st_ocv_sel_d20nr_START       (5)
#define PMIC_STATUS3_st_ocv_sel_d20nr_END         (5)
#define PMIC_STATUS3_st_ldo_buf1_sel_d20nr_START  (6)
#define PMIC_STATUS3_st_ldo_buf1_sel_d20nr_END    (6)


/*****************************************************************************
 struct               : PMIC_STATUS4_UNION
 struct description   : STATUS4 Register structure definition
                        Address Offset:0x000A Initial:0x00 Width:8
 register description : 状态标志寄存器4。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_ocp_state : 1;  /* bit[0]: ATE修调OCP点时，OCP状态寄存器。
                                                     0：未发生OCP；
                                                     1：发生OCP */
        unsigned char  b1_ocp_state : 1;  /* bit[1]: ATE修调OCP点时，OCP状态寄存器。
                                                     0：未发生OCP；
                                                     1：发生OCP。 */
        unsigned char  b2_ocp_state : 1;  /* bit[2]: ATE修调OCP点时，OCP状态寄存器。
                                                     0：未发生OCP；
                                                     1：发生OCP。 */
        unsigned char  b3_ocp_state : 1;  /* bit[3]: ATE修调OCP点时，OCP状态寄存器。
                                                     0：未发生OCP；
                                                     1：发生OCP。 */
        unsigned char  b5_ocp_state : 1;  /* bit[4]: ATE修调OCP点时，OCP状态寄存器。
                                                     0：未发生OCP；
                                                     1：发生OCP。 */
        unsigned char  b6_ocp_state : 1;  /* bit[5]: ATE修调OCP点时，OCP状态寄存器。
                                                     0：未发生OCP；
                                                     1：发生OCP。 */
        unsigned char  b7_ocp_state : 1;  /* bit[6]: ATE修调OCP点时，OCP状态寄存器。
                                                     0：未发生OCP；
                                                     1：发生OCP。 */
        unsigned char  b8_ocp_state : 1;  /* bit[7]: ATE修调OCP点时，OCP状态寄存器。
                                                     0：未发生OCP；
                                                     1：发生OCP。 */
    } reg;
} PMIC_STATUS4_UNION;
#endif
#define PMIC_STATUS4_b0_ocp_state_START  (0)
#define PMIC_STATUS4_b0_ocp_state_END    (0)
#define PMIC_STATUS4_b1_ocp_state_START  (1)
#define PMIC_STATUS4_b1_ocp_state_END    (1)
#define PMIC_STATUS4_b2_ocp_state_START  (2)
#define PMIC_STATUS4_b2_ocp_state_END    (2)
#define PMIC_STATUS4_b3_ocp_state_START  (3)
#define PMIC_STATUS4_b3_ocp_state_END    (3)
#define PMIC_STATUS4_b5_ocp_state_START  (4)
#define PMIC_STATUS4_b5_ocp_state_END    (4)
#define PMIC_STATUS4_b6_ocp_state_START  (5)
#define PMIC_STATUS4_b6_ocp_state_END    (5)
#define PMIC_STATUS4_b7_ocp_state_START  (6)
#define PMIC_STATUS4_b7_ocp_state_END    (6)
#define PMIC_STATUS4_b8_ocp_state_START  (7)
#define PMIC_STATUS4_b8_ocp_state_END    (7)


/*****************************************************************************
 struct               : PMIC_STATUS5_UNION
 struct description   : STATUS5 Register structure definition
                        Address Offset:0x000B Initial:0x00 Width:8
 register description : 状态标志寄存器5。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b9_ocp_state  : 1;  /* bit[0]  : ATE修调OCP点时，OCP状态寄存器。
                                                        0：未发生OCP；
                                                        1：发生OCP */
        unsigned char  b13_ocp_state : 1;  /* bit[1]  : ATE修调OCP点时，OCP状态寄存器。
                                                        0：未发生OCP；
                                                        1：发生OCP */
        unsigned char  b14_ocp_state : 1;  /* bit[2]  : ATE修调OCP点时，OCP状态寄存器。
                                                        0：未发生OCP；
                                                        1：发生OCP */
        unsigned char  reserved_0    : 1;  /* bit[3]  : 保留。 */
        unsigned char  pmud_state    : 1;  /* bit[4]  : pmud电源状态指示
                                                        0：vsys供电 1：buck3供电 */
        unsigned char  bb_state      : 2;  /* bit[5-6]: buckboost工作状态指示信号；
                                                        00：
                                                        01：
                                                        10：
                                                        11： */
        unsigned char  reserved_1    : 1;  /* bit[7]  : 保留。 */
    } reg;
} PMIC_STATUS5_UNION;
#endif
#define PMIC_STATUS5_b9_ocp_state_START   (0)
#define PMIC_STATUS5_b9_ocp_state_END     (0)
#define PMIC_STATUS5_b13_ocp_state_START  (1)
#define PMIC_STATUS5_b13_ocp_state_END    (1)
#define PMIC_STATUS5_b14_ocp_state_START  (2)
#define PMIC_STATUS5_b14_ocp_state_END    (2)
#define PMIC_STATUS5_pmud_state_START     (4)
#define PMIC_STATUS5_pmud_state_END       (4)
#define PMIC_STATUS5_bb_state_START       (5)
#define PMIC_STATUS5_bb_state_END         (6)


/*****************************************************************************
 struct               : PMIC_STATUS6_UNION
 struct description   : STATUS6 Register structure definition
                        Address Offset:0x000C Initial:0x00 Width:8
 register description : 状态标志寄存器6。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_ccm_state : 1;  /* bit[0]: b0 处于CCM或者DCM模式上报信号。
                                                     该信号为高电平，表示b0处于CCM模式 */
        unsigned char  b1_ccm_state : 1;  /* bit[1]: b1 处于CCM或者DCM模式上报信号。
                                                     该信号为高电平，表示b0处于CCM模式 */
        unsigned char  b2_ccm_state : 1;  /* bit[2]: buck2 处于CCM或者DCM模式上报信号。
                                                     该信号为高电平，表示buck2处于CCM模式 */
        unsigned char  b3_ccm_state : 1;  /* bit[3]: buck3 处于CCM或者DCM模式上报信号。
                                                     该信号为高电平，表示buck3处于CCM模式 */
        unsigned char  b5_ccm_state : 1;  /* bit[4]: buck5 处于CCM或者DCM模式上报信号。
                                                     该信号为高电平，表示buck5处于CCM模式 */
        unsigned char  b6_ccm_state : 1;  /* bit[5]: buck6 处于CCM或者DCM模式上报信号。
                                                     该信号为高电平，表示buck9处于CCM模式 */
        unsigned char  b7_ccm_state : 1;  /* bit[6]: buck7 处于CCM或者DCM模式上报信号。
                                                     该信号为高电平，表示buck9处于CCM模式 */
        unsigned char  b8_ccm_state : 1;  /* bit[7]: buck8 处于CCM或者DCM模式上报信号。
                                                     该信号为高电平，表示buck9处于CCM模式 */
    } reg;
} PMIC_STATUS6_UNION;
#endif
#define PMIC_STATUS6_b0_ccm_state_START  (0)
#define PMIC_STATUS6_b0_ccm_state_END    (0)
#define PMIC_STATUS6_b1_ccm_state_START  (1)
#define PMIC_STATUS6_b1_ccm_state_END    (1)
#define PMIC_STATUS6_b2_ccm_state_START  (2)
#define PMIC_STATUS6_b2_ccm_state_END    (2)
#define PMIC_STATUS6_b3_ccm_state_START  (3)
#define PMIC_STATUS6_b3_ccm_state_END    (3)
#define PMIC_STATUS6_b5_ccm_state_START  (4)
#define PMIC_STATUS6_b5_ccm_state_END    (4)
#define PMIC_STATUS6_b6_ccm_state_START  (5)
#define PMIC_STATUS6_b6_ccm_state_END    (5)
#define PMIC_STATUS6_b7_ccm_state_START  (6)
#define PMIC_STATUS6_b7_ccm_state_END    (6)
#define PMIC_STATUS6_b8_ccm_state_START  (7)
#define PMIC_STATUS6_b8_ccm_state_END    (7)


/*****************************************************************************
 struct               : PMIC_STATUS7_UNION
 struct description   : STATUS7 Register structure definition
                        Address Offset:0x000D Initial:0x00 Width:8
 register description : 状态标志寄存器7。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b9_ccm_state  : 1;  /* bit[0]  : buck9 处于CCM或者DCM模式上报信号。
                                                        该信号为高电平，表示buck1处于CCM模式 */
        unsigned char  b13_ccm_state : 1;  /* bit[1]  : buck13 处于CCM或者DCM模式上报信号。
                                                        该信号为高电平，表示buck2处于CCM模式 */
        unsigned char  b14_ccm_state : 1;  /* bit[2]  : buck14 处于CCM或者DCM模式上报信号。
                                                        该信号为高电平，表示buck3处于CCM模式 */
        unsigned char  reserved_0    : 1;  /* bit[3]  : 保留。 */
        unsigned char  ldo44_pg      : 1;  /* bit[4]  : ldo44 power good信号
                                                        0：未发生；
                                                        1：发生； */
        unsigned char  ldo45_pg      : 1;  /* bit[5]  : ldo45 power good信号
                                                        0：未发生；
                                                        1：发生； */
        unsigned char  reserved_1    : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_STATUS7_UNION;
#endif
#define PMIC_STATUS7_b9_ccm_state_START   (0)
#define PMIC_STATUS7_b9_ccm_state_END     (0)
#define PMIC_STATUS7_b13_ccm_state_START  (1)
#define PMIC_STATUS7_b13_ccm_state_END    (1)
#define PMIC_STATUS7_b14_ccm_state_START  (2)
#define PMIC_STATUS7_b14_ccm_state_END    (2)
#define PMIC_STATUS7_ldo44_pg_START       (4)
#define PMIC_STATUS7_ldo44_pg_END         (4)
#define PMIC_STATUS7_ldo45_pg_START       (5)
#define PMIC_STATUS7_ldo45_pg_END         (5)


/*****************************************************************************
 struct               : PMIC_BUCK1_ONOFF_ECO_UNION
 struct description   : BUCK1_ONOFF_ECO Register structure definition
                        Address Offset:0x0015 Initial:0x01 Width:8
 register description : BUCK1开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_buck1_en     : 1;  /* bit[0]  : BUCK1使能信号。
                                                           0：关闭；
                                                           1：开启。
                                                           开机默认态EFUSE可控制，开机默认态为ON的时候默认值为1'b1，开机默认态为OFF的时候默认值为1'b0。 */
        unsigned char  st_buck1_en      : 1;  /* bit[1]  : BUCK1开关状态寄存器。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  reserved_0       : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_buck1_eco_en : 1;  /* bit[4]  : BUCK1 eco模式选择。
                                                           0：正常；
                                                           1：ECO模式。 */
        unsigned char  st_buck1_eco_en  : 1;  /* bit[5]  : BUCK1工作状态指示寄存器（指示数模接口处eco_en信号的状态）。
                                                           0：正常；
                                                           1：ECO模式。  */
        unsigned char  reserved_1       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_BUCK1_ONOFF_ECO_UNION;
#endif
#define PMIC_BUCK1_ONOFF_ECO_reg_buck1_en_START      (0)
#define PMIC_BUCK1_ONOFF_ECO_reg_buck1_en_END        (0)
#define PMIC_BUCK1_ONOFF_ECO_st_buck1_en_START       (1)
#define PMIC_BUCK1_ONOFF_ECO_st_buck1_en_END         (1)
#define PMIC_BUCK1_ONOFF_ECO_reg_buck1_eco_en_START  (4)
#define PMIC_BUCK1_ONOFF_ECO_reg_buck1_eco_en_END    (4)
#define PMIC_BUCK1_ONOFF_ECO_st_buck1_eco_en_START   (5)
#define PMIC_BUCK1_ONOFF_ECO_st_buck1_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_BUCK1_VSET_UNION
 struct description   : BUCK1_VSET Register structure definition
                        Address Offset:0x0016 Initial:0xAA Width:8
 register description : BUCK1调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck1_vset_cfg : 8;  /* bit[0-7]: BUCK1输出电压调节寄存器：
                                                         0.27~1.44V，5mV/Step，默认0.8V，大于1.44V饱和为1.44V；
                                                         注：0xEB~0xFF：不允许软件配置，数字做饱和处理为0xEA。
                                                         
                                                         默认电压可通过LPDDR_SEL选择，0：1.12V，1：1.07V。 */
    } reg;
} PMIC_BUCK1_VSET_UNION;
#endif
#define PMIC_BUCK1_VSET_buck1_vset_cfg_START  (0)
#define PMIC_BUCK1_VSET_buck1_vset_cfg_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK2_ONOFF_ECO_UNION
 struct description   : BUCK2_ONOFF_ECO Register structure definition
                        Address Offset:0x0017 Initial:0x01 Width:8
 register description : BUCK2开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_buck2_en     : 1;  /* bit[0]  : BUCK2使能信号。
                                                           0：关闭；
                                                           1：开启。
                                                           注：寄存器需要将寄存器LOCK配置为8'h7D，此寄存器才能配置生效。读不受限。 */
        unsigned char  st_buck2_en      : 1;  /* bit[1]  : BUCK2开关状态寄存器。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  reserved_0       : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_buck2_eco_en : 1;  /* bit[4]  : BUCK2 eco模式选择。
                                                           0：正常；
                                                           1：ECO模式。 */
        unsigned char  st_buck2_eco_en  : 1;  /* bit[5]  : BUCK2工作状态指示寄存器（指示数模接口处eco_en信号的状态）。
                                                           0：正常；
                                                           1：ECO模式。 */
        unsigned char  reserved_1       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_BUCK2_ONOFF_ECO_UNION;
#endif
#define PMIC_BUCK2_ONOFF_ECO_reg_buck2_en_START      (0)
#define PMIC_BUCK2_ONOFF_ECO_reg_buck2_en_END        (0)
#define PMIC_BUCK2_ONOFF_ECO_st_buck2_en_START       (1)
#define PMIC_BUCK2_ONOFF_ECO_st_buck2_en_END         (1)
#define PMIC_BUCK2_ONOFF_ECO_reg_buck2_eco_en_START  (4)
#define PMIC_BUCK2_ONOFF_ECO_reg_buck2_eco_en_END    (4)
#define PMIC_BUCK2_ONOFF_ECO_st_buck2_eco_en_START   (5)
#define PMIC_BUCK2_ONOFF_ECO_st_buck2_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_BUCK2_VSET_UNION
 struct description   : BUCK2_VSET Register structure definition
                        Address Offset:0x0018 Initial:0x2B Width:8
 register description : BUCK2调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck2_vset : 7;  /* bit[0-6]: BUCK2输出电压调节寄存器：
                                                     0.87~2.14V，128 Step，10mV/Step，默认档位1.3V。 */
        unsigned char  reserved   : 1;  /* bit[7]  : 保留。 */
    } reg;
} PMIC_BUCK2_VSET_UNION;
#endif
#define PMIC_BUCK2_VSET_buck2_vset_START  (0)
#define PMIC_BUCK2_VSET_buck2_vset_END    (6)


/*****************************************************************************
 struct               : PMIC_BUCK3_ONOFF_ECO_UNION
 struct description   : BUCK3_ONOFF_ECO Register structure definition
                        Address Offset:0x0019 Initial:0x01 Width:8
 register description : BUCK3开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_buck3_en     : 1;  /* bit[0]  : BUCK3使能信号。
                                                           0：关闭；
                                                           1：开启。
                                                           注：寄存器需要将寄存器LOCK配置为8'h7D，此寄存器才能配置生效。读不受限。 */
        unsigned char  st_buck3_en      : 1;  /* bit[1]  : BUCK3开关状态寄存器。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  reserved_0       : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_buck3_eco_en : 1;  /* bit[4]  : BUCK3 eco模式选择。
                                                           0：正常；
                                                           1：ECO模式。 */
        unsigned char  st_buck3_eco_en  : 1;  /* bit[5]  : BUCK3工作状态指示寄存器（指示数模接口处eco_en信号的状态）。
                                                           0：正常；
                                                           1：ECO模式。 */
        unsigned char  reserved_1       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_BUCK3_ONOFF_ECO_UNION;
#endif
#define PMIC_BUCK3_ONOFF_ECO_reg_buck3_en_START      (0)
#define PMIC_BUCK3_ONOFF_ECO_reg_buck3_en_END        (0)
#define PMIC_BUCK3_ONOFF_ECO_st_buck3_en_START       (1)
#define PMIC_BUCK3_ONOFF_ECO_st_buck3_en_END         (1)
#define PMIC_BUCK3_ONOFF_ECO_reg_buck3_eco_en_START  (4)
#define PMIC_BUCK3_ONOFF_ECO_reg_buck3_eco_en_END    (4)
#define PMIC_BUCK3_ONOFF_ECO_st_buck3_eco_en_START   (5)
#define PMIC_BUCK3_ONOFF_ECO_st_buck3_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_BUCK3_VSET_UNION
 struct description   : BUCK3_VSET Register structure definition
                        Address Offset:0x001A Initial:0x6C Width:8
 register description : BUCK3调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck3_vset : 7;  /* bit[0-6]: BUCK3输出电压调节寄存器：
                                                     0.87~2.14V，128 Step，10mV/Step，默认档位1.95V。 */
        unsigned char  reserved   : 1;  /* bit[7]  : 保留。 */
    } reg;
} PMIC_BUCK3_VSET_UNION;
#endif
#define PMIC_BUCK3_VSET_buck3_vset_START  (0)
#define PMIC_BUCK3_VSET_buck3_vset_END    (6)


/*****************************************************************************
 struct               : PMIC_BUCK5_ONOFF_ECO_UNION
 struct description   : BUCK5_ONOFF_ECO Register structure definition
                        Address Offset:0x001B Initial:0x01 Width:8
 register description : BUCK5开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_buck5_en     : 1;  /* bit[0]  : BUCK5使能信号。
                                                           0：关闭；
                                                           1：开启。  */
        unsigned char  st_buck5_en      : 1;  /* bit[1]  : BUCK5开关状态寄存器。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  reserved_0       : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_buck5_eco_en : 1;  /* bit[4]  : BUCK5 eco模式选择。
                                                           0：正常；
                                                           1：ECO模式。 */
        unsigned char  st_buck5_eco_en  : 1;  /* bit[5]  : BUCK5工作状态指示寄存器（指示数模接口处eco_en信号的状态）。
                                                           0：正常；
                                                           1：ECO模式。 */
        unsigned char  reserved_1       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_BUCK5_ONOFF_ECO_UNION;
#endif
#define PMIC_BUCK5_ONOFF_ECO_reg_buck5_en_START      (0)
#define PMIC_BUCK5_ONOFF_ECO_reg_buck5_en_END        (0)
#define PMIC_BUCK5_ONOFF_ECO_st_buck5_en_START       (1)
#define PMIC_BUCK5_ONOFF_ECO_st_buck5_en_END         (1)
#define PMIC_BUCK5_ONOFF_ECO_reg_buck5_eco_en_START  (4)
#define PMIC_BUCK5_ONOFF_ECO_reg_buck5_eco_en_END    (4)
#define PMIC_BUCK5_ONOFF_ECO_st_buck5_eco_en_START   (5)
#define PMIC_BUCK5_ONOFF_ECO_st_buck5_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_BUCK5_VSET_UNION
 struct description   : BUCK5_VSET Register structure definition
                        Address Offset:0x001C Initial:0x74 Width:8
 register description : BUCK5调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck5_vset_cfg : 8;  /* bit[0-7]: normal模式下 buck5输出电压调节：
                                                         0.27~1.44V，5mV/Step，默认0.85V，大于1.44V饱和为1.44V；
                                                         注：0xEB~0xFF：不允许软件配置，数字做饱和处理为0xEA。 */
    } reg;
} PMIC_BUCK5_VSET_UNION;
#endif
#define PMIC_BUCK5_VSET_buck5_vset_cfg_START  (0)
#define PMIC_BUCK5_VSET_buck5_vset_cfg_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK6_ONOFF_ECO_UNION
 struct description   : BUCK6_ONOFF_ECO Register structure definition
                        Address Offset:0x001D Initial:0x01 Width:8
 register description : BUCK6开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_buck6_en     : 1;  /* bit[0]  : BUCK6使能信号。
                                                           0：关闭；
                                                           1：开启。 
                                                           开机默认态EFUSE可控制，开机默认态为ON的时候默认值为1'b1，开机默认态为OFF的时候默认值为1'b0。 */
        unsigned char  st_buck6_en      : 1;  /* bit[1]  : BUCK6开关状态寄存器。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  reserved_0       : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_buck6_eco_en : 1;  /* bit[4]  : BUCK6 eco模式选择。
                                                           0：正常；
                                                           1：ECO模式。 */
        unsigned char  st_buck6_eco_en  : 1;  /* bit[5]  : BUCK6工作状态指示寄存器（指示数模接口处eco_en信号的状态）。
                                                           0：正常；
                                                           1：ECO模式。 */
        unsigned char  reserved_1       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_BUCK6_ONOFF_ECO_UNION;
#endif
#define PMIC_BUCK6_ONOFF_ECO_reg_buck6_en_START      (0)
#define PMIC_BUCK6_ONOFF_ECO_reg_buck6_en_END        (0)
#define PMIC_BUCK6_ONOFF_ECO_st_buck6_en_START       (1)
#define PMIC_BUCK6_ONOFF_ECO_st_buck6_en_END         (1)
#define PMIC_BUCK6_ONOFF_ECO_reg_buck6_eco_en_START  (4)
#define PMIC_BUCK6_ONOFF_ECO_reg_buck6_eco_en_END    (4)
#define PMIC_BUCK6_ONOFF_ECO_st_buck6_eco_en_START   (5)
#define PMIC_BUCK6_ONOFF_ECO_st_buck6_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_BUCK6_VSET_UNION
 struct description   : BUCK6_VSET Register structure definition
                        Address Offset:0x001E Initial:0x6A Width:8
 register description : BUCK6调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck6_vset_cfg : 8;  /* bit[0-7]: normal模式下 BUCK6输出电压调节：
                                                         0.27~1.44V，5mV/Step，默认0.8V，大于1.44V饱和为1.44V；
                                                         注：0xEB~0xFF：不允许软件配置，数字做饱和处理为0xEA。
                                                         默认电压可通过EFUSE选择，0:0.8V，1:0.75V。 */
    } reg;
} PMIC_BUCK6_VSET_UNION;
#endif
#define PMIC_BUCK6_VSET_buck6_vset_cfg_START  (0)
#define PMIC_BUCK6_VSET_buck6_vset_cfg_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK7_ONOFF_ECO_UNION
 struct description   : BUCK7_ONOFF_ECO Register structure definition
                        Address Offset:0x001F Initial:0x01 Width:8
 register description : BUCK7开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_buck7_en     : 1;  /* bit[0]  : BUCK7使能信号。
                                                           0：关闭；
                                                           1：开启。 
                                                           开机默认态EFUSE可控制，开机默认态为ON的时候默认值为1'b1，开机默认态为OFF的时候默认值为1'b0。 */
        unsigned char  st_buck7_en      : 1;  /* bit[1]  : BUCK7开关状态寄存器。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  reserved_0       : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_buck7_eco_en : 1;  /* bit[4]  : BUCK7 eco模式选择。
                                                           0：正常；
                                                           1：ECO模式。 */
        unsigned char  st_buck7_eco_en  : 1;  /* bit[5]  : BUCK7工作状态指示寄存器（指示数模接口处eco_en信号的状态）。
                                                           0：正常；
                                                           1：ECO模式。 */
        unsigned char  reserved_1       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_BUCK7_ONOFF_ECO_UNION;
#endif
#define PMIC_BUCK7_ONOFF_ECO_reg_buck7_en_START      (0)
#define PMIC_BUCK7_ONOFF_ECO_reg_buck7_en_END        (0)
#define PMIC_BUCK7_ONOFF_ECO_st_buck7_en_START       (1)
#define PMIC_BUCK7_ONOFF_ECO_st_buck7_en_END         (1)
#define PMIC_BUCK7_ONOFF_ECO_reg_buck7_eco_en_START  (4)
#define PMIC_BUCK7_ONOFF_ECO_reg_buck7_eco_en_END    (4)
#define PMIC_BUCK7_ONOFF_ECO_st_buck7_eco_en_START   (5)
#define PMIC_BUCK7_ONOFF_ECO_st_buck7_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_BUCK7_VSET_UNION
 struct description   : BUCK7_VSET Register structure definition
                        Address Offset:0x0020 Initial:0x46 Width:8
 register description : BUCK7调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck7_vset_cfg : 8;  /* bit[0-7]: OTP2为0：normal模式下 BUCK7输出电压调节：0.27~1.44V，5mV/Step，大于1.44V饱和为1.44V。 
                                                         注：0xEB~0xFF：不允许软件配置，数字做饱和处理为0xEA。
                                                         默认值通过硬线LPDDR_SEL和EFUSE选择：
                                                         LPDDR_SEL=0,EFUSE=0：默认电压0.62V；
                                                         LPDDR_SEL=0,EFUSE=1：默认电压1.2V；
                                                         LPDDR_SEL=1,EFUSE=0：默认电压0.52V；
                                                         LPDDR_SEL=1,EFUSE=0：默认电压0.75V。 */
    } reg;
} PMIC_BUCK7_VSET_UNION;
#endif
#define PMIC_BUCK7_VSET_buck7_vset_cfg_START  (0)
#define PMIC_BUCK7_VSET_buck7_vset_cfg_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK8_ONOFF_ECO_UNION
 struct description   : BUCK8_ONOFF_ECO Register structure definition
                        Address Offset:0x0021 Initial:0x01 Width:8
 register description : BUCK8开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_buck8_en     : 1;  /* bit[0]  : BUCK8使能信号。
                                                           0：关闭；
                                                           1：开启。  */
        unsigned char  st_buck8_en      : 1;  /* bit[1]  : BUCK8开关状态寄存器。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  reserved_0       : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_buck8_eco_en : 1;  /* bit[4]  : BUCK8 eco模式选择。
                                                           0：正常；
                                                           1：ECO模式。 */
        unsigned char  st_buck8_eco_en  : 1;  /* bit[5]  : BUCK8工作状态指示寄存器（指示数模接口处eco_en信号的状态）。
                                                           0：正常；
                                                           1：ECO模式。 */
        unsigned char  reserved_1       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_BUCK8_ONOFF_ECO_UNION;
#endif
#define PMIC_BUCK8_ONOFF_ECO_reg_buck8_en_START      (0)
#define PMIC_BUCK8_ONOFF_ECO_reg_buck8_en_END        (0)
#define PMIC_BUCK8_ONOFF_ECO_st_buck8_en_START       (1)
#define PMIC_BUCK8_ONOFF_ECO_st_buck8_en_END         (1)
#define PMIC_BUCK8_ONOFF_ECO_reg_buck8_eco_en_START  (4)
#define PMIC_BUCK8_ONOFF_ECO_reg_buck8_eco_en_END    (4)
#define PMIC_BUCK8_ONOFF_ECO_st_buck8_eco_en_START   (5)
#define PMIC_BUCK8_ONOFF_ECO_st_buck8_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_BUCK8_VSET_UNION
 struct description   : BUCK8_VSET Register structure definition
                        Address Offset:0x0022 Initial:0x5F Width:8
 register description : BUCK8调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck8_vset : 7;  /* bit[0-6]: BUCK8输出电压调节寄存器：
                                                     0.87~2.14V，128 Step，10mV/Step，默认档位1.82V。 */
        unsigned char  reserved   : 1;  /* bit[7]  : 保留。 */
    } reg;
} PMIC_BUCK8_VSET_UNION;
#endif
#define PMIC_BUCK8_VSET_buck8_vset_START  (0)
#define PMIC_BUCK8_VSET_buck8_vset_END    (6)


/*****************************************************************************
 struct               : PMIC_BUCK9_ONOFF_ECO_UNION
 struct description   : BUCK9_ONOFF_ECO Register structure definition
                        Address Offset:0x0023 Initial:0x01 Width:8
 register description : BUCK9开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_buck9_en     : 1;  /* bit[0]  : BUCK9使能信号。
                                                           0：关闭；
                                                           1：开启。 
                                                           开机默认态EFUSE可控制，开机默认态为ON的时候默认值为1'b1，开机默认态为OFF的时候默认值为1'b0。 */
        unsigned char  st_buck9_en      : 1;  /* bit[1]  : BUCK9开关状态寄存器。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  reserved_0       : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_buck9_eco_en : 1;  /* bit[4]  : BUCK9 eco模式选择。
                                                           0：正常；
                                                           1：ECO模式。 */
        unsigned char  st_buck9_eco_en  : 1;  /* bit[5]  : BUCK9工作状态指示寄存器（指示数模接口处eco_en信号的状态）。
                                                           0：正常；
                                                           1：ECO模式。 */
        unsigned char  reserved_1       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_BUCK9_ONOFF_ECO_UNION;
#endif
#define PMIC_BUCK9_ONOFF_ECO_reg_buck9_en_START      (0)
#define PMIC_BUCK9_ONOFF_ECO_reg_buck9_en_END        (0)
#define PMIC_BUCK9_ONOFF_ECO_st_buck9_en_START       (1)
#define PMIC_BUCK9_ONOFF_ECO_st_buck9_en_END         (1)
#define PMIC_BUCK9_ONOFF_ECO_reg_buck9_eco_en_START  (4)
#define PMIC_BUCK9_ONOFF_ECO_reg_buck9_eco_en_END    (4)
#define PMIC_BUCK9_ONOFF_ECO_st_buck9_eco_en_START   (5)
#define PMIC_BUCK9_ONOFF_ECO_st_buck9_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_BUCK9_VSET_UNION
 struct description   : BUCK9_VSET Register structure definition
                        Address Offset:0x0024 Initial:0x82 Width:8
 register description : BUCK9调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck9_vset_cfg : 8;  /* bit[0-7]: normal模式下 BUCK9输出电压调节：
                                                         0.27~1.44V，5mV/Step，默认0.92V，大于1.44V饱和为1.44V；
                                                         注：0xEB~0xFF：不允许软件配置，数字做饱和处理为0xEA。
                                                         默认电压可通过EFUSE选择，0:0.92V，1:1.2V. */
    } reg;
} PMIC_BUCK9_VSET_UNION;
#endif
#define PMIC_BUCK9_VSET_buck9_vset_cfg_START  (0)
#define PMIC_BUCK9_VSET_buck9_vset_cfg_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK14_ONOFF_ECO_UNION
 struct description   : BUCK14_ONOFF_ECO Register structure definition
                        Address Offset:0x0025 Initial:0x01 Width:8
 register description : BUCK14开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_buck14_en     : 1;  /* bit[0]  : BUCK14使能信号。
                                                            0：关闭；
                                                            1：开启。 */
        unsigned char  st_buck14_en      : 1;  /* bit[1]  : BUCK14开关状态寄存器。
                                                            0：关闭；
                                                            1：开启。 */
        unsigned char  reserved_0        : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_buck14_eco_en : 1;  /* bit[4]  : BUCK14 eco模式选择。
                                                            0：正常；
                                                            1：ECO模式。 */
        unsigned char  st_buck14_eco_en  : 1;  /* bit[5]  : BUCK14工作状态指示寄存器（指示数模接口处eco_en信号的状态）。
                                                            0：正常；
                                                            1：ECO模式。 */
        unsigned char  reserved_1        : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_BUCK14_ONOFF_ECO_UNION;
#endif
#define PMIC_BUCK14_ONOFF_ECO_reg_buck14_en_START      (0)
#define PMIC_BUCK14_ONOFF_ECO_reg_buck14_en_END        (0)
#define PMIC_BUCK14_ONOFF_ECO_st_buck14_en_START       (1)
#define PMIC_BUCK14_ONOFF_ECO_st_buck14_en_END         (1)
#define PMIC_BUCK14_ONOFF_ECO_reg_buck14_eco_en_START  (4)
#define PMIC_BUCK14_ONOFF_ECO_reg_buck14_eco_en_END    (4)
#define PMIC_BUCK14_ONOFF_ECO_st_buck14_eco_en_START   (5)
#define PMIC_BUCK14_ONOFF_ECO_st_buck14_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_BUCK14_VSET_UNION
 struct description   : BUCK14_VSET Register structure definition
                        Address Offset:0x0026 Initial:0x23 Width:8
 register description : BUCK14调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck14_vset : 7;  /* bit[0-6]: BUCK14输出电压调节寄存器：
                                                      0.87~2.14V，128 Step，10mV/Step，默认档位1.22V。 */
        unsigned char  reserved    : 1;  /* bit[7]  : 保留。 */
    } reg;
} PMIC_BUCK14_VSET_UNION;
#endif
#define PMIC_BUCK14_VSET_buck14_vset_START  (0)
#define PMIC_BUCK14_VSET_buck14_vset_END    (6)


/*****************************************************************************
 struct               : PMIC_LDO8_ONOFF_ECO_UNION
 struct description   : LDO8_ONOFF_ECO Register structure definition
                        Address Offset:0x0027 Initial:0x01 Width:8
 register description : LDO8开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo8_en     : 1;  /* bit[0]  : LDO8使能信号。
                                                          0：关闭；
                                                          1：开启。 */
        unsigned char  st_ldo8_en      : 1;  /* bit[1]  : LDO8开关状态寄存器。
                                                          0：关闭；
                                                          1：开启。 */
        unsigned char  reserved_0      : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_ldo8_eco_en : 1;  /* bit[4]  : LDO8进入低功耗ECO模式控制信号。
                                                          0：normal模式；
                                                          1：ECO模式。 */
        unsigned char  st_ldo8_eco_en  : 1;  /* bit[5]  : LDO8工作状态指示寄存器（指示数模接口处eco_en信号的状态
                                                          0：normal模式；
                                                          1：ECO模式。 */
        unsigned char  reserved_1      : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO8_ONOFF_ECO_UNION;
#endif
#define PMIC_LDO8_ONOFF_ECO_reg_ldo8_en_START      (0)
#define PMIC_LDO8_ONOFF_ECO_reg_ldo8_en_END        (0)
#define PMIC_LDO8_ONOFF_ECO_st_ldo8_en_START       (1)
#define PMIC_LDO8_ONOFF_ECO_st_ldo8_en_END         (1)
#define PMIC_LDO8_ONOFF_ECO_reg_ldo8_eco_en_START  (4)
#define PMIC_LDO8_ONOFF_ECO_reg_ldo8_eco_en_END    (4)
#define PMIC_LDO8_ONOFF_ECO_st_ldo8_eco_en_START   (5)
#define PMIC_LDO8_ONOFF_ECO_st_ldo8_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_LDO8_VSET_UNION
 struct description   : LDO8_VSET Register structure definition
                        Address Offset:0x0028 Initial:0x10 Width:8
 register description : LDO8调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo8_vset : 5;  /* bit[0-4]: normal模式下，LDO8输出电压设置。
                                                    1.6~1.9875V，32 Step, 12.5mV/step, 默认1.8V  */
        unsigned char  reserved  : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_LDO8_VSET_UNION;
#endif
#define PMIC_LDO8_VSET_ldo8_vset_START  (0)
#define PMIC_LDO8_VSET_ldo8_vset_END    (4)


/*****************************************************************************
 struct               : PMIC_LDO9_ONOFF_ECO_UNION
 struct description   : LDO9_ONOFF_ECO Register structure definition
                        Address Offset:0x0029 Initial:0x00 Width:8
 register description : LDO9开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo9_en     : 1;  /* bit[0]  : LDO9使能信号。
                                                          0：关闭；
                                                          1：开启。 */
        unsigned char  st_ldo9_en      : 1;  /* bit[1]  : LDO9开关状态寄存器。
                                                          0：关闭；
                                                          1：开启。 */
        unsigned char  reserved_0      : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_ldo9_eco_en : 1;  /* bit[4]  : LDO9进入低功耗ECO模式控制信号。
                                                          0：normal模式；
                                                          1：ECO模式。 */
        unsigned char  st_ldo9_eco_en  : 1;  /* bit[5]  : LDO9工作状态指示寄存器（指示数模接口处eco_en信号的状态
                                                          0：normal模式；
                                                          1：ECO模式。 */
        unsigned char  reserved_1      : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO9_ONOFF_ECO_UNION;
#endif
#define PMIC_LDO9_ONOFF_ECO_reg_ldo9_en_START      (0)
#define PMIC_LDO9_ONOFF_ECO_reg_ldo9_en_END        (0)
#define PMIC_LDO9_ONOFF_ECO_st_ldo9_en_START       (1)
#define PMIC_LDO9_ONOFF_ECO_st_ldo9_en_END         (1)
#define PMIC_LDO9_ONOFF_ECO_reg_ldo9_eco_en_START  (4)
#define PMIC_LDO9_ONOFF_ECO_reg_ldo9_eco_en_END    (4)
#define PMIC_LDO9_ONOFF_ECO_st_ldo9_eco_en_START   (5)
#define PMIC_LDO9_ONOFF_ECO_st_ldo9_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_LDO9_VSET_UNION
 struct description   : LDO9_VSET Register structure definition
                        Address Offset:0x002A Initial:0x02 Width:8
 register description : LDO9调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo9_vset : 6;  /* bit[0-5]: normal模式下，LDO9输出电压设置。
                                                    1.725~3.3V或1.15~2.725V，64 Step, 25mV/step, 默认1.2V。  */
        unsigned char  reserved  : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO9_VSET_UNION;
#endif
#define PMIC_LDO9_VSET_ldo9_vset_START  (0)
#define PMIC_LDO9_VSET_ldo9_vset_END    (5)


/*****************************************************************************
 struct               : PMIC_LDO11_ONOFF_ECO_UNION
 struct description   : LDO11_ONOFF_ECO Register structure definition
                        Address Offset:0x002B Initial:0x00 Width:8
 register description : LDO11开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo11_en     : 1;  /* bit[0]  : LDO11使能信号。
                                                           0：关闭；
                                                           1：使能。 */
        unsigned char  st_ldo11_en      : 1;  /* bit[1]  : LDO11开关状态寄存器。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  reserved_0       : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_ldo11_eco_en : 1;  /* bit[4]  : LDO11进入低功耗ECO模式控制信号。
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  st_ldo11_eco_en  : 1;  /* bit[5]  : LDO11工作状态指示寄存器（指示数模接口处eco_en信号的状态
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  reserved_1       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO11_ONOFF_ECO_UNION;
#endif
#define PMIC_LDO11_ONOFF_ECO_reg_ldo11_en_START      (0)
#define PMIC_LDO11_ONOFF_ECO_reg_ldo11_en_END        (0)
#define PMIC_LDO11_ONOFF_ECO_st_ldo11_en_START       (1)
#define PMIC_LDO11_ONOFF_ECO_st_ldo11_en_END         (1)
#define PMIC_LDO11_ONOFF_ECO_reg_ldo11_eco_en_START  (4)
#define PMIC_LDO11_ONOFF_ECO_reg_ldo11_eco_en_END    (4)
#define PMIC_LDO11_ONOFF_ECO_st_ldo11_eco_en_START   (5)
#define PMIC_LDO11_ONOFF_ECO_st_ldo11_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_LDO11_VSET_UNION
 struct description   : LDO11_VSET Register structure definition
                        Address Offset:0x002C Initial:0x00 Width:8
 register description : LDO11调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo11_vset : 6;  /* bit[0-5]: LDO11输出电压设置。
                                                     1.725~3.3V，25mV/step；或 1.15~2.725V，25mV/step
                                                     默认 1.725V  */
        unsigned char  reserved   : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO11_VSET_UNION;
#endif
#define PMIC_LDO11_VSET_ldo11_vset_START  (0)
#define PMIC_LDO11_VSET_ldo11_vset_END    (5)


/*****************************************************************************
 struct               : PMIC_LDO12_ONOFF_ECO_UNION
 struct description   : LDO12_ONOFF_ECO Register structure definition
                        Address Offset:0x002D Initial:0x00 Width:8
 register description : LDO12开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo12_en     : 1;  /* bit[0]  : LDO12使能信号。
                                                           0：关闭；
                                                           1：使能。 */
        unsigned char  st_ldo12_en      : 1;  /* bit[1]  : LDO12开关状态寄存器。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  reserved_0       : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_ldo12_eco_en : 1;  /* bit[4]  : LDO12进入低功耗ECO模式控制信号。
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  st_ldo12_eco_en  : 1;  /* bit[5]  : LDO12工作状态指示寄存器（指示数模接口处eco_en信号的状态
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  reserved_1       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO12_ONOFF_ECO_UNION;
#endif
#define PMIC_LDO12_ONOFF_ECO_reg_ldo12_en_START      (0)
#define PMIC_LDO12_ONOFF_ECO_reg_ldo12_en_END        (0)
#define PMIC_LDO12_ONOFF_ECO_st_ldo12_en_START       (1)
#define PMIC_LDO12_ONOFF_ECO_st_ldo12_en_END         (1)
#define PMIC_LDO12_ONOFF_ECO_reg_ldo12_eco_en_START  (4)
#define PMIC_LDO12_ONOFF_ECO_reg_ldo12_eco_en_END    (4)
#define PMIC_LDO12_ONOFF_ECO_st_ldo12_eco_en_START   (5)
#define PMIC_LDO12_ONOFF_ECO_st_ldo12_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_LDO12_VSET_UNION
 struct description   : LDO12_VSET Register structure definition
                        Address Offset:0x002E Initial:0x00 Width:8
 register description : LDO12调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo12_vset : 6;  /* bit[0-5]: LDO12输出电压设置。
                                                     1.725~3.3V，25mV/step；或 1.15~2.725V，25mV/step
                                                     默认 1.725V */
        unsigned char  reserved   : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO12_VSET_UNION;
#endif
#define PMIC_LDO12_VSET_ldo12_vset_START  (0)
#define PMIC_LDO12_VSET_ldo12_vset_END    (5)


/*****************************************************************************
 struct               : PMIC_LDO14_ONOFF_ECO_UNION
 struct description   : LDO14_ONOFF_ECO Register structure definition
                        Address Offset:0x002F Initial:0x00 Width:8
 register description : LDO14开关和ECO寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo14_en     : 1;  /* bit[0]  : LDO14使能信号。
                                                           0：关闭；
                                                           1：使能。 */
        unsigned char  st_ldo14_en      : 1;  /* bit[1]  : LDO14开关状态寄存器。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  reserved_0       : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_ldo14_eco_en : 1;  /* bit[4]  : LDO14进入低功耗ECO模式控制信号。
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  st_ldo14_eco_en  : 1;  /* bit[5]  : LDO14工作状态指示寄存器（指示数模接口处eco_en信号的状态
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  reserved_1       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO14_ONOFF_ECO_UNION;
#endif
#define PMIC_LDO14_ONOFF_ECO_reg_ldo14_en_START      (0)
#define PMIC_LDO14_ONOFF_ECO_reg_ldo14_en_END        (0)
#define PMIC_LDO14_ONOFF_ECO_st_ldo14_en_START       (1)
#define PMIC_LDO14_ONOFF_ECO_st_ldo14_en_END         (1)
#define PMIC_LDO14_ONOFF_ECO_reg_ldo14_eco_en_START  (4)
#define PMIC_LDO14_ONOFF_ECO_reg_ldo14_eco_en_END    (4)
#define PMIC_LDO14_ONOFF_ECO_st_ldo14_eco_en_START   (5)
#define PMIC_LDO14_ONOFF_ECO_st_ldo14_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_LDO14_VSET_UNION
 struct description   : LDO14_VSET Register structure definition
                        Address Offset:0x0030 Initial:0x00 Width:8
 register description : LDO14调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo14_vset : 6;  /* bit[0-5]: LDO14输出电压设置。
                                                     1.725~3.3V，25mV/step,
                                                     默认1.725V */
        unsigned char  reserved   : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO14_VSET_UNION;
#endif
#define PMIC_LDO14_VSET_ldo14_vset_START  (0)
#define PMIC_LDO14_VSET_ldo14_vset_END    (5)


/*****************************************************************************
 struct               : PMIC_LDO15_ONOFF_ECO_UNION
 struct description   : LDO15_ONOFF_ECO Register structure definition
                        Address Offset:0x0031 Initial:0x01 Width:8
 register description : LDO15开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo15_en     : 1;  /* bit[0]  : LDO15使能信号。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  st_ldo15_en      : 1;  /* bit[1]  : LDO15开关状态寄存器。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  reserved_0       : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_ldo15_eco_en : 1;  /* bit[4]  : LDO15进入低功耗ECO模式控制信号。
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  st_ldo15_eco_en  : 1;  /* bit[5]  : LDO15工作状态指示寄存器（指示数模接口处eco_en信号的状态
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  reserved_1       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO15_ONOFF_ECO_UNION;
#endif
#define PMIC_LDO15_ONOFF_ECO_reg_ldo15_en_START      (0)
#define PMIC_LDO15_ONOFF_ECO_reg_ldo15_en_END        (0)
#define PMIC_LDO15_ONOFF_ECO_st_ldo15_en_START       (1)
#define PMIC_LDO15_ONOFF_ECO_st_ldo15_en_END         (1)
#define PMIC_LDO15_ONOFF_ECO_reg_ldo15_eco_en_START  (4)
#define PMIC_LDO15_ONOFF_ECO_reg_ldo15_eco_en_END    (4)
#define PMIC_LDO15_ONOFF_ECO_st_ldo15_eco_en_START   (5)
#define PMIC_LDO15_ONOFF_ECO_st_ldo15_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_LDO15_VSET_UNION
 struct description   : LDO15_VSET Register structure definition
                        Address Offset:0x0032 Initial:0x21 Width:8
 register description : LDO15调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo15_vset : 6;  /* bit[0-5]: LDO15输出电压设置。
                                                     1.725~3.3V，25mV/step
                                                     默认电压可通过硬线UFS_VOLT_SEL选择。
                                                     UFS_VOLT_SEL=1，默认电压为2.95V，UFS_VOLT_SEL=0，默认电压为2.55V。 */
        unsigned char  reserved   : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO15_VSET_UNION;
#endif
#define PMIC_LDO15_VSET_ldo15_vset_START  (0)
#define PMIC_LDO15_VSET_ldo15_vset_END    (5)


/*****************************************************************************
 struct               : PMIC_LDO16_ONOFF_ECO_UNION
 struct description   : LDO16_ONOFF_ECO Register structure definition
                        Address Offset:0x0033 Initial:0x00 Width:8
 register description : LDO16开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo16_en     : 1;  /* bit[0]  : LDO16使能信号。
                                                           0：关闭；
                                                           1：使能。 */
        unsigned char  st_ldo16_en      : 1;  /* bit[1]  : LDO16开关状态寄存器。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  reserved_0       : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_ldo16_eco_en : 1;  /* bit[4]  : LDO16进入低功耗ECO模式控制信号。
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  st_ldo16_eco_en  : 1;  /* bit[5]  : LDO16工作状态指示寄存器（指示数模接口处eco_en信号的状态
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  reserved_1       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO16_ONOFF_ECO_UNION;
#endif
#define PMIC_LDO16_ONOFF_ECO_reg_ldo16_en_START      (0)
#define PMIC_LDO16_ONOFF_ECO_reg_ldo16_en_END        (0)
#define PMIC_LDO16_ONOFF_ECO_st_ldo16_en_START       (1)
#define PMIC_LDO16_ONOFF_ECO_st_ldo16_en_END         (1)
#define PMIC_LDO16_ONOFF_ECO_reg_ldo16_eco_en_START  (4)
#define PMIC_LDO16_ONOFF_ECO_reg_ldo16_eco_en_END    (4)
#define PMIC_LDO16_ONOFF_ECO_st_ldo16_eco_en_START   (5)
#define PMIC_LDO16_ONOFF_ECO_st_ldo16_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_LDO16_VSET_UNION
 struct description   : LDO16_VSET Register structure definition
                        Address Offset:0x0034 Initial:0x00 Width:8
 register description : LDO16调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo16_vset : 6;  /* bit[0-5]: LDO16输出电压设置。
                                                     1.725~3.3V，25mV/step；或 1.15~2.725V，25mV/step
                                                     默认 1.725V */
        unsigned char  reserved   : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO16_VSET_UNION;
#endif
#define PMIC_LDO16_VSET_ldo16_vset_START  (0)
#define PMIC_LDO16_VSET_ldo16_vset_END    (5)


/*****************************************************************************
 struct               : PMIC_LDO17_ONOFF1_ECO_UNION
 struct description   : LDO17_ONOFF1_ECO Register structure definition
                        Address Offset:0x0035 Initial:0x00 Width:8
 register description : LDO17开关和ECO使能寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo17_en_a   : 1;  /* bit[0]  : LDO17使能信号a。
                                                           0：关闭；
                                                           1：使能。
                                                           (reg_ldo17_en_a和reg_ldo17_en_b两个使能寄存器为或关系)  */
        unsigned char  st_ldo17_en      : 1;  /* bit[1]  : LDO17开关状态寄存器。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  reserved_0       : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_ldo17_eco_en : 1;  /* bit[4]  : LDO17进入低功耗ECO模式控制信号。
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  st_ldo17_eco_en  : 1;  /* bit[5]  : LDO17工作状态指示寄存器（指示数模接口处eco_en信号的状态
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  reserved_1       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO17_ONOFF1_ECO_UNION;
#endif
#define PMIC_LDO17_ONOFF1_ECO_reg_ldo17_en_a_START    (0)
#define PMIC_LDO17_ONOFF1_ECO_reg_ldo17_en_a_END      (0)
#define PMIC_LDO17_ONOFF1_ECO_st_ldo17_en_START       (1)
#define PMIC_LDO17_ONOFF1_ECO_st_ldo17_en_END         (1)
#define PMIC_LDO17_ONOFF1_ECO_reg_ldo17_eco_en_START  (4)
#define PMIC_LDO17_ONOFF1_ECO_reg_ldo17_eco_en_END    (4)
#define PMIC_LDO17_ONOFF1_ECO_st_ldo17_eco_en_START   (5)
#define PMIC_LDO17_ONOFF1_ECO_st_ldo17_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_LDO17_ONOFF2_UNION
 struct description   : LDO17_ONOFF2 Register structure definition
                        Address Offset:0x0036 Initial:0x00 Width:8
 register description : LDO17开关寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo17_en_b : 1;  /* bit[0]  : LDO17使能信号b。
                                                         0：关闭；
                                                         1：使能。 
                                                         (reg_ldo17_en_a和reg_ldo17_en_b两个使能寄存器为或关系)  */
        unsigned char  reserved       : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_LDO17_ONOFF2_UNION;
#endif
#define PMIC_LDO17_ONOFF2_reg_ldo17_en_b_START  (0)
#define PMIC_LDO17_ONOFF2_reg_ldo17_en_b_END    (0)


/*****************************************************************************
 struct               : PMIC_LDO17_VSET_UNION
 struct description   : LDO17_VSET Register structure definition
                        Address Offset:0x0037 Initial:0x33 Width:8
 register description : LDO17调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo17_vset : 6;  /* bit[0-5]: LDO17输出电压设置。
                                                     1.725~3.3V，25mV/step
                                                     默认3.0V */
        unsigned char  reserved   : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO17_VSET_UNION;
#endif
#define PMIC_LDO17_VSET_ldo17_vset_START  (0)
#define PMIC_LDO17_VSET_ldo17_vset_END    (5)


/*****************************************************************************
 struct               : PMIC_LDO19_ONOFF_ECO_UNION
 struct description   : LDO19_ONOFF_ECO Register structure definition
                        Address Offset:0x0038 Initial:0x00 Width:8
 register description : LDO19开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo19_en     : 1;  /* bit[0]  : LDO19使能信号。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  st_ldo19_en      : 1;  /* bit[1]  : LDO19开关状态寄存器。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  reserved_0       : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_ldo19_eco_en : 1;  /* bit[4]  : LDO19进入低功耗ECO模式控制信号。
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  st_ldo19_eco_en  : 1;  /* bit[5]  : LDO19工作状态指示寄存器（指示数模接口处eco_en信号的状态
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  reserved_1       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO19_ONOFF_ECO_UNION;
#endif
#define PMIC_LDO19_ONOFF_ECO_reg_ldo19_en_START      (0)
#define PMIC_LDO19_ONOFF_ECO_reg_ldo19_en_END        (0)
#define PMIC_LDO19_ONOFF_ECO_st_ldo19_en_START       (1)
#define PMIC_LDO19_ONOFF_ECO_st_ldo19_en_END         (1)
#define PMIC_LDO19_ONOFF_ECO_reg_ldo19_eco_en_START  (4)
#define PMIC_LDO19_ONOFF_ECO_reg_ldo19_eco_en_END    (4)
#define PMIC_LDO19_ONOFF_ECO_st_ldo19_eco_en_START   (5)
#define PMIC_LDO19_ONOFF_ECO_st_ldo19_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_LDO19_VSET_UNION
 struct description   : LDO19_VSET Register structure definition
                        Address Offset:0x0039 Initial:0x00 Width:8
 register description : LDO19调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo19_vset : 5;  /* bit[0-4]: normal模式 LDO19输出电压设置：
                                                     1.6~1.9875V，12.5mV/step，32Step，默认1.6 */
        unsigned char  reserved   : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_LDO19_VSET_UNION;
#endif
#define PMIC_LDO19_VSET_ldo19_vset_START  (0)
#define PMIC_LDO19_VSET_ldo19_vset_END    (4)


/*****************************************************************************
 struct               : PMIC_LDO20_ONOFF_ECO_UNION
 struct description   : LDO20_ONOFF_ECO Register structure definition
                        Address Offset:0x003A Initial:0x00 Width:8
 register description : LDO20开关和ECO寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo20_en     : 1;  /* bit[0]  : LDO20使能信号。
                                                           0：关闭；
                                                           1：使能。 */
        unsigned char  st_ldo20_en      : 1;  /* bit[1]  : LDO20开关状态寄存器。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  reserved_0       : 2;  /* bit[2-3]: reserved */
        unsigned char  reg_ldo20_eco_en : 1;  /* bit[4]  : LDO20进入低功耗ECO模式控制信号。
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  st_ldo20_eco_en  : 1;  /* bit[5]  : LDO20工作状态指示寄存器（指示数模接口处eco_en信号的状态
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  reserved_1       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO20_ONOFF_ECO_UNION;
#endif
#define PMIC_LDO20_ONOFF_ECO_reg_ldo20_en_START      (0)
#define PMIC_LDO20_ONOFF_ECO_reg_ldo20_en_END        (0)
#define PMIC_LDO20_ONOFF_ECO_st_ldo20_en_START       (1)
#define PMIC_LDO20_ONOFF_ECO_st_ldo20_en_END         (1)
#define PMIC_LDO20_ONOFF_ECO_reg_ldo20_eco_en_START  (4)
#define PMIC_LDO20_ONOFF_ECO_reg_ldo20_eco_en_END    (4)
#define PMIC_LDO20_ONOFF_ECO_st_ldo20_eco_en_START   (5)
#define PMIC_LDO20_ONOFF_ECO_st_ldo20_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_LDO20_VSET_UNION
 struct description   : LDO20_VSET Register structure definition
                        Address Offset:0x003B Initial:0x00 Width:8
 register description : LDO20调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo20_vset : 5;  /* bit[0-4]: LDO20输出电压设置。
                                                     1.6~1.9875V，12.5mV/step，32Step，或
                                                     1.0~1.3875V，12.5mV/step，32Step,默认1.0V。 */
        unsigned char  reserved   : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_LDO20_VSET_UNION;
#endif
#define PMIC_LDO20_VSET_ldo20_vset_START  (0)
#define PMIC_LDO20_VSET_ldo20_vset_END    (4)


/*****************************************************************************
 struct               : PMIC_LDO23_ONOFF_ECO_UNION
 struct description   : LDO23_ONOFF_ECO Register structure definition
                        Address Offset:0x003C Initial:0x01 Width:8
 register description : LDO23开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo23_en     : 1;  /* bit[0]  : LDO23使能信号。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  st_ldo23_en      : 1;  /* bit[1]  : LDO23开关状态寄存器。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  reserved_0       : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_ldo23_eco_en : 1;  /* bit[4]  : LDO23进入低功耗ECO模式控制信号。
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  st_ldo23_eco_en  : 1;  /* bit[5]  : LDO23工作状态指示寄存器（指示数模接口处eco_en信号的状态
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  reserved_1       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO23_ONOFF_ECO_UNION;
#endif
#define PMIC_LDO23_ONOFF_ECO_reg_ldo23_en_START      (0)
#define PMIC_LDO23_ONOFF_ECO_reg_ldo23_en_END        (0)
#define PMIC_LDO23_ONOFF_ECO_st_ldo23_en_START       (1)
#define PMIC_LDO23_ONOFF_ECO_st_ldo23_en_END         (1)
#define PMIC_LDO23_ONOFF_ECO_reg_ldo23_eco_en_START  (4)
#define PMIC_LDO23_ONOFF_ECO_reg_ldo23_eco_en_END    (4)
#define PMIC_LDO23_ONOFF_ECO_st_ldo23_eco_en_START   (5)
#define PMIC_LDO23_ONOFF_ECO_st_ldo23_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_LDO23_VSET_UNION
 struct description   : LDO23_VSET Register structure definition
                        Address Offset:0x003D Initial:0x3D Width:8
 register description : LDO23调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo23_vset_cfg : 6;  /* bit[0-5]: LDO23输出电压设置。
                                                         1.725~3.3V，25mV/step，默认3.25V */
        unsigned char  reserved       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO23_VSET_UNION;
#endif
#define PMIC_LDO23_VSET_ldo23_vset_cfg_START  (0)
#define PMIC_LDO23_VSET_ldo23_vset_cfg_END    (5)


/*****************************************************************************
 struct               : PMIC_LDO24_ONOFF_ECO_UNION
 struct description   : LDO24_ONOFF_ECO Register structure definition
                        Address Offset:0x003E Initial:0x01 Width:8
 register description : LDO24开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo24_en     : 1;  /* bit[0]  : LDO24使能信号。
                                                           0：关闭；
                                                           1：开启。
                                                           开机默认态EFUSE可控制，开机默认态为ON的时候默认值为1'b1，开机默认态为OFF的时候默认值为1'b0。 */
        unsigned char  st_ldo24_en      : 1;  /* bit[1]  : LDO24开关状态寄存器。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  reserved_0       : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_ldo24_eco_en : 1;  /* bit[4]  : LDO24进入低功耗ECO模式控制信号。
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  st_ldo24_eco_en  : 1;  /* bit[5]  : LDO24工作状态指示寄存器（指示数模接口处eco_en信号的状态
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  reserved_1       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO24_ONOFF_ECO_UNION;
#endif
#define PMIC_LDO24_ONOFF_ECO_reg_ldo24_en_START      (0)
#define PMIC_LDO24_ONOFF_ECO_reg_ldo24_en_END        (0)
#define PMIC_LDO24_ONOFF_ECO_st_ldo24_en_START       (1)
#define PMIC_LDO24_ONOFF_ECO_st_ldo24_en_END         (1)
#define PMIC_LDO24_ONOFF_ECO_reg_ldo24_eco_en_START  (4)
#define PMIC_LDO24_ONOFF_ECO_reg_ldo24_eco_en_END    (4)
#define PMIC_LDO24_ONOFF_ECO_st_ldo24_eco_en_START   (5)
#define PMIC_LDO24_ONOFF_ECO_st_ldo24_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_LDO24_VSET_UNION
 struct description   : LDO24_VSET Register structure definition
                        Address Offset:0x003F Initial:0x2B Width:8
 register description : LDO24调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo24_vset : 6;  /* bit[0-5]: LDO24输出电压设置。
                                                     1.725~3.3V，25mV/step，
                                                     默认2.8V */
        unsigned char  reserved   : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO24_VSET_UNION;
#endif
#define PMIC_LDO24_VSET_ldo24_vset_START  (0)
#define PMIC_LDO24_VSET_ldo24_vset_END    (5)


/*****************************************************************************
 struct               : PMIC_LDO26_ONOFF_ECO_UNION
 struct description   : LDO26_ONOFF_ECO Register structure definition
                        Address Offset:0x0040 Initial:0x01 Width:8
 register description : LDO26开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo26_en     : 1;  /* bit[0]  : LDO26使能信号。
                                                           0：关闭；
                                                           1：使能。
                                                           注：寄存器需要将寄存器LOCK配置为8'h7D，此寄存器才能配置生效。读不受限。 */
        unsigned char  st_ldo26_en      : 1;  /* bit[1]  : LDO26开关状态寄存器。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  reserved_0       : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_ldo26_eco_en : 1;  /* bit[4]  : LDO26进入低功耗ECO模式控制信号。
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  st_ldo26_eco_en  : 1;  /* bit[5]  : LDO26工作状态指示寄存器（指示数模接口处eco_en信号的状态
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  reserved_1       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO26_ONOFF_ECO_UNION;
#endif
#define PMIC_LDO26_ONOFF_ECO_reg_ldo26_en_START      (0)
#define PMIC_LDO26_ONOFF_ECO_reg_ldo26_en_END        (0)
#define PMIC_LDO26_ONOFF_ECO_st_ldo26_en_START       (1)
#define PMIC_LDO26_ONOFF_ECO_st_ldo26_en_END         (1)
#define PMIC_LDO26_ONOFF_ECO_reg_ldo26_eco_en_START  (4)
#define PMIC_LDO26_ONOFF_ECO_reg_ldo26_eco_en_END    (4)
#define PMIC_LDO26_ONOFF_ECO_st_ldo26_eco_en_START   (5)
#define PMIC_LDO26_ONOFF_ECO_st_ldo26_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_LDO26_VSET_UNION
 struct description   : LDO26_VSET Register structure definition
                        Address Offset:0x0041 Initial:0x18 Width:8
 register description : LDO26调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo26_vset_cfg : 6;  /* bit[0-5]: normal模式下，LDO26输出电压设置。
                                                         0.95~1.3375V，12.5mV/step，32step，默认1.25V */
        unsigned char  reserved       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO26_VSET_UNION;
#endif
#define PMIC_LDO26_VSET_ldo26_vset_cfg_START  (0)
#define PMIC_LDO26_VSET_ldo26_vset_cfg_END    (5)


/*****************************************************************************
 struct               : PMIC_LDO26_VSET_ECO_UNION
 struct description   : LDO26_VSET_ECO Register structure definition
                        Address Offset:0x0042 Initial:0x18 Width:8
 register description : LDO26 ECO调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo26_vset_eco : 6;  /* bit[0-5]: eco模式下，LDO26输出电压设置。
                                                         0.95~1.3375V，12.5mV/step，32step，默认1.25V */
        unsigned char  reserved       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO26_VSET_ECO_UNION;
#endif
#define PMIC_LDO26_VSET_ECO_ldo26_vset_eco_START  (0)
#define PMIC_LDO26_VSET_ECO_ldo26_vset_eco_END    (5)


/*****************************************************************************
 struct               : PMIC_LDO27_ONOFF_ECO_UNION
 struct description   : LDO27_ONOFF_ECO Register structure definition
                        Address Offset:0x0043 Initial:0x01 Width:8
 register description : LDO27开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo27_en     : 1;  /* bit[0]  : LDO27使能信号。
                                                           0：关闭；
                                                           1：使能。 */
        unsigned char  st_ldo27_en      : 1;  /* bit[1]  : LDO27开关状态寄存器。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  reserved_0       : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_ldo27_eco_en : 1;  /* bit[4]  : LDO27进入低功耗ECO模式控制信号。
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  st_ldo27_eco_en  : 1;  /* bit[5]  : LDO27工作状态指示寄存器（指示数模接口处eco_en信号的状态
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  reserved_1       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO27_ONOFF_ECO_UNION;
#endif
#define PMIC_LDO27_ONOFF_ECO_reg_ldo27_en_START      (0)
#define PMIC_LDO27_ONOFF_ECO_reg_ldo27_en_END        (0)
#define PMIC_LDO27_ONOFF_ECO_st_ldo27_en_START       (1)
#define PMIC_LDO27_ONOFF_ECO_st_ldo27_en_END         (1)
#define PMIC_LDO27_ONOFF_ECO_reg_ldo27_eco_en_START  (4)
#define PMIC_LDO27_ONOFF_ECO_reg_ldo27_eco_en_END    (4)
#define PMIC_LDO27_ONOFF_ECO_st_ldo27_eco_en_START   (5)
#define PMIC_LDO27_ONOFF_ECO_st_ldo27_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_LDO27_VSET_UNION
 struct description   : LDO27_VSET Register structure definition
                        Address Offset:0x0044 Initial:0x03 Width:8
 register description : LDO27调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo27_vset : 3;  /* bit[0-2]: LDO27输出电压设置：1.7/1.75/1.775/1.8/1.825/1.85/1.875/1.9V，默认1.8V */
        unsigned char  reserved   : 5;  /* bit[3-7]: 保留。 */
    } reg;
} PMIC_LDO27_VSET_UNION;
#endif
#define PMIC_LDO27_VSET_ldo27_vset_START  (0)
#define PMIC_LDO27_VSET_ldo27_vset_END    (2)


/*****************************************************************************
 struct               : PMIC_LDO32_ONOFF_ECO_UNION
 struct description   : LDO32_ONOFF_ECO Register structure definition
                        Address Offset:0x0045 Initial:0x00 Width:8
 register description : LDO32开关和ECO寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo32_en     : 1;  /* bit[0]  : LDO32使能信号。
                                                           0：关闭；
                                                           1：使能。 */
        unsigned char  st_ldo32_en      : 1;  /* bit[1]  : LDO32开关状态寄存器。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  reserved_0       : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_ldo32_eco_en : 1;  /* bit[4]  : LDO32进入低功耗ECO模式控制信号。
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  st_ldo32_eco_en  : 1;  /* bit[5]  : LDO32工作状态指示寄存器（指示数模接口处eco_en信号的状态
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  reserved_1       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO32_ONOFF_ECO_UNION;
#endif
#define PMIC_LDO32_ONOFF_ECO_reg_ldo32_en_START      (0)
#define PMIC_LDO32_ONOFF_ECO_reg_ldo32_en_END        (0)
#define PMIC_LDO32_ONOFF_ECO_st_ldo32_en_START       (1)
#define PMIC_LDO32_ONOFF_ECO_st_ldo32_en_END         (1)
#define PMIC_LDO32_ONOFF_ECO_reg_ldo32_eco_en_START  (4)
#define PMIC_LDO32_ONOFF_ECO_reg_ldo32_eco_en_END    (4)
#define PMIC_LDO32_ONOFF_ECO_st_ldo32_eco_en_START   (5)
#define PMIC_LDO32_ONOFF_ECO_st_ldo32_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_LDO32_VSET_UNION
 struct description   : LDO32_VSET Register structure definition
                        Address Offset:0x0046 Initial:0x00 Width:8
 register description : LDO32调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo32_vset_cfg : 6;  /* bit[0-5]: LDO32输出电压设置。
                                                         0.75~1.38V，10mV/step，默认0.75V。 */
        unsigned char  reserved       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO32_VSET_UNION;
#endif
#define PMIC_LDO32_VSET_ldo32_vset_cfg_START  (0)
#define PMIC_LDO32_VSET_ldo32_vset_cfg_END    (5)


/*****************************************************************************
 struct               : PMIC_LDO34_ONOFF_ECO_UNION
 struct description   : LDO34_ONOFF_ECO Register structure definition
                        Address Offset:0x0047 Initial:0x01 Width:8
 register description : LDO34开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo34_en     : 1;  /* bit[0]  : LDO34使能信号。
                                                           0：关闭；
                                                           1：开启。  */
        unsigned char  st_ldo34_en      : 1;  /* bit[1]  : LDO34开关状态寄存器。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  reserved_0       : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_ldo34_eco_en : 1;  /* bit[4]  : LDO34进入低功耗ECO模式控制信号。
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  st_ldo34_eco_en  : 1;  /* bit[5]  : LDO34工作状态指示寄存器（指示数模接口处eco_en信号的状态
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  reserved_1       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO34_ONOFF_ECO_UNION;
#endif
#define PMIC_LDO34_ONOFF_ECO_reg_ldo34_en_START      (0)
#define PMIC_LDO34_ONOFF_ECO_reg_ldo34_en_END        (0)
#define PMIC_LDO34_ONOFF_ECO_st_ldo34_en_START       (1)
#define PMIC_LDO34_ONOFF_ECO_st_ldo34_en_END         (1)
#define PMIC_LDO34_ONOFF_ECO_reg_ldo34_eco_en_START  (4)
#define PMIC_LDO34_ONOFF_ECO_reg_ldo34_eco_en_END    (4)
#define PMIC_LDO34_ONOFF_ECO_st_ldo34_eco_en_START   (5)
#define PMIC_LDO34_ONOFF_ECO_st_ldo34_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_LDO34_VSET_UNION
 struct description   : LDO34_VSET Register structure definition
                        Address Offset:0x0048 Initial:0x2F Width:8
 register description : LDO34调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo34_vset : 6;  /* bit[0-5]: ldo34输出电压设置。
                                                     1.725~3.3V，25mV/step，默认2.9V */
        unsigned char  reserved   : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO34_VSET_UNION;
#endif
#define PMIC_LDO34_VSET_ldo34_vset_START  (0)
#define PMIC_LDO34_VSET_ldo34_vset_END    (5)


/*****************************************************************************
 struct               : PMIC_LDO36_ONOFF_ECO_UNION
 struct description   : LDO36_ONOFF_ECO Register structure definition
                        Address Offset:0x0049 Initial:0x01 Width:8
 register description : LDO36开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo36_en     : 1;  /* bit[0]  : LDO36使能信号。
                                                           0：关闭；
                                                           1：开启。  */
        unsigned char  st_ldo36_en      : 1;  /* bit[1]  : LDO36开关状态寄存器。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  reserved_0       : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_ldo36_eco_en : 1;  /* bit[4]  : LDO36进入低功耗ECO模式控制信号。
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  st_ldo36_eco_en  : 1;  /* bit[5]  : LDO36工作状态指示寄存器（指示数模接口处eco_en信号的状态
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  reserved_1       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO36_ONOFF_ECO_UNION;
#endif
#define PMIC_LDO36_ONOFF_ECO_reg_ldo36_en_START      (0)
#define PMIC_LDO36_ONOFF_ECO_reg_ldo36_en_END        (0)
#define PMIC_LDO36_ONOFF_ECO_st_ldo36_en_START       (1)
#define PMIC_LDO36_ONOFF_ECO_st_ldo36_en_END         (1)
#define PMIC_LDO36_ONOFF_ECO_reg_ldo36_eco_en_START  (4)
#define PMIC_LDO36_ONOFF_ECO_reg_ldo36_eco_en_END    (4)
#define PMIC_LDO36_ONOFF_ECO_st_ldo36_eco_en_START   (5)
#define PMIC_LDO36_ONOFF_ECO_st_ldo36_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_LDO36_VSET_UNION
 struct description   : LDO36_VSET Register structure definition
                        Address Offset:0x004A Initial:0x14 Width:8
 register description : LDO36调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo36_vset : 6;  /* bit[0-5]: ldo36输出电压设置。
                                                     0.95~1.3375V，12.5mV/step，32step，默认1.2V */
        unsigned char  reserved   : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO36_VSET_UNION;
#endif
#define PMIC_LDO36_VSET_ldo36_vset_START  (0)
#define PMIC_LDO36_VSET_ldo36_vset_END    (5)


/*****************************************************************************
 struct               : PMIC_LDO51_ONOFF_ECO_UNION
 struct description   : LDO51_ONOFF_ECO Register structure definition
                        Address Offset:0x004B Initial:0x01 Width:8
 register description : LDO51开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo51_en     : 1;  /* bit[0]  : LDO51使能信号。
                                                           0：关闭；
                                                           1：开启。
                                                           开机默认态EFUSE可控制，开机默认态为ON的时候默认值为1'b1，开机默认态为OFF的时候默认值为1'b0。 */
        unsigned char  st_ldo51_en      : 1;  /* bit[1]  : LDO51开关状态寄存器。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  reserved_0       : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_ldo51_eco_en : 1;  /* bit[4]  : LDO51进入低功耗ECO模式控制信号。
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  st_ldo51_eco_en  : 1;  /* bit[5]  : LDO51工作状态指示寄存器（指示数模接口处eco_en信号的状态
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  reserved_1       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO51_ONOFF_ECO_UNION;
#endif
#define PMIC_LDO51_ONOFF_ECO_reg_ldo51_en_START      (0)
#define PMIC_LDO51_ONOFF_ECO_reg_ldo51_en_END        (0)
#define PMIC_LDO51_ONOFF_ECO_st_ldo51_en_START       (1)
#define PMIC_LDO51_ONOFF_ECO_st_ldo51_en_END         (1)
#define PMIC_LDO51_ONOFF_ECO_reg_ldo51_eco_en_START  (4)
#define PMIC_LDO51_ONOFF_ECO_reg_ldo51_eco_en_END    (4)
#define PMIC_LDO51_ONOFF_ECO_st_ldo51_eco_en_START   (5)
#define PMIC_LDO51_ONOFF_ECO_st_ldo51_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_LDO51_VSET_UNION
 struct description   : LDO51_VSET Register structure definition
                        Address Offset:0x004C Initial:0x23 Width:8
 register description : LDO51调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo51_vset_cfg : 6;  /* bit[0-5]: LDO51输出电压设置。
                                                         0.5~1.13V，64 Step, 10mV/step, 默认0.85V。 */
        unsigned char  reserved       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO51_VSET_UNION;
#endif
#define PMIC_LDO51_VSET_ldo51_vset_cfg_START  (0)
#define PMIC_LDO51_VSET_ldo51_vset_cfg_END    (5)


/*****************************************************************************
 struct               : PMIC_LDO52_ONOFF_ECO_UNION
 struct description   : LDO52_ONOFF_ECO Register structure definition
                        Address Offset:0x004D Initial:0x00 Width:8
 register description : LDO52开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo52_en     : 1;  /* bit[0]  : LDO52使能信号。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  st_ldo52_en      : 1;  /* bit[1]  : LDO52开关状态寄存器。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  reserved_0       : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_ldo52_eco_en : 1;  /* bit[4]  : LDO52进入低功耗ECO模式控制信号。
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  st_ldo52_eco_en  : 1;  /* bit[5]  : LDO52工作状态指示寄存器（指示数模接口处eco_en信号的状态
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  reserved_1       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO52_ONOFF_ECO_UNION;
#endif
#define PMIC_LDO52_ONOFF_ECO_reg_ldo52_en_START      (0)
#define PMIC_LDO52_ONOFF_ECO_reg_ldo52_en_END        (0)
#define PMIC_LDO52_ONOFF_ECO_st_ldo52_en_START       (1)
#define PMIC_LDO52_ONOFF_ECO_st_ldo52_en_END         (1)
#define PMIC_LDO52_ONOFF_ECO_reg_ldo52_eco_en_START  (4)
#define PMIC_LDO52_ONOFF_ECO_reg_ldo52_eco_en_END    (4)
#define PMIC_LDO52_ONOFF_ECO_st_ldo52_eco_en_START   (5)
#define PMIC_LDO52_ONOFF_ECO_st_ldo52_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_LDO52_VSET_UNION
 struct description   : LDO52_VSET Register structure definition
                        Address Offset:0x004E Initial:0x00 Width:8
 register description : LDO52调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo52_vset : 5;  /* bit[0-4]: LDO52输出电压设置。
                                                     1.6~1.9875V，12.5mV/step，32Step，默认1.6V */
        unsigned char  reserved   : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_LDO52_VSET_UNION;
#endif
#define PMIC_LDO52_VSET_ldo52_vset_START  (0)
#define PMIC_LDO52_VSET_ldo52_vset_END    (4)


/*****************************************************************************
 struct               : PMIC_LDO53_ONOFF_ECO_UNION
 struct description   : LDO53_ONOFF_ECO Register structure definition
                        Address Offset:0x004F Initial:0x00 Width:8
 register description : LDO53开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo53_en     : 1;  /* bit[0]  : LDO53使能信号。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  st_ldo53_en      : 1;  /* bit[1]  : LDO53开关状态寄存器。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  reserved_0       : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_ldo53_eco_en : 1;  /* bit[4]  : LDO53进入低功耗ECO模式控制信号。
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  st_ldo53_eco_en  : 1;  /* bit[5]  : LDO53工作状态指示寄存器（指示数模接口处eco_en信号的状态
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  reserved_1       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO53_ONOFF_ECO_UNION;
#endif
#define PMIC_LDO53_ONOFF_ECO_reg_ldo53_en_START      (0)
#define PMIC_LDO53_ONOFF_ECO_reg_ldo53_en_END        (0)
#define PMIC_LDO53_ONOFF_ECO_st_ldo53_en_START       (1)
#define PMIC_LDO53_ONOFF_ECO_st_ldo53_en_END         (1)
#define PMIC_LDO53_ONOFF_ECO_reg_ldo53_eco_en_START  (4)
#define PMIC_LDO53_ONOFF_ECO_reg_ldo53_eco_en_END    (4)
#define PMIC_LDO53_ONOFF_ECO_st_ldo53_eco_en_START   (5)
#define PMIC_LDO53_ONOFF_ECO_st_ldo53_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_LDO53_VSET_UNION
 struct description   : LDO53_VSET Register structure definition
                        Address Offset:0x0050 Initial:0x00 Width:8
 register description : LDO53调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo53_vset : 6;  /* bit[0-5]: LDO53输出电压设置。
                                                     1.725~3.3V，25mV/step，默认1.725V */
        unsigned char  reserved   : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO53_VSET_UNION;
#endif
#define PMIC_LDO53_VSET_ldo53_vset_START  (0)
#define PMIC_LDO53_VSET_ldo53_vset_END    (5)


/*****************************************************************************
 struct               : PMIC_LDO54_ONOFF_ECO_UNION
 struct description   : LDO54_ONOFF_ECO Register structure definition
                        Address Offset:0x0051 Initial:0x01 Width:8
 register description : LDO54开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo54_en     : 1;  /* bit[0]  : LDO54使能信号。
                                                           0：关闭；
                                                           1：开启。
                                                           开机默认态RM_SEL可控制，1：LDO54默认上电，0：LDO54默认不上电。开机默认态为ON的时候默认值为1'b1，开机默认态为OFF的时候默认值为1'b0。 */
        unsigned char  st_ldo54_en      : 1;  /* bit[1]  : LDO54开关状态寄存器。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  reserved_0       : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_ldo54_eco_en : 1;  /* bit[4]  : LDO54进入低功耗ECO模式控制信号。
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  st_ldo54_eco_en  : 1;  /* bit[5]  : LDO54工作状态指示寄存器（指示数模接口处eco_en信号的状态
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  reserved_1       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO54_ONOFF_ECO_UNION;
#endif
#define PMIC_LDO54_ONOFF_ECO_reg_ldo54_en_START      (0)
#define PMIC_LDO54_ONOFF_ECO_reg_ldo54_en_END        (0)
#define PMIC_LDO54_ONOFF_ECO_st_ldo54_en_START       (1)
#define PMIC_LDO54_ONOFF_ECO_st_ldo54_en_END         (1)
#define PMIC_LDO54_ONOFF_ECO_reg_ldo54_eco_en_START  (4)
#define PMIC_LDO54_ONOFF_ECO_reg_ldo54_eco_en_END    (4)
#define PMIC_LDO54_ONOFF_ECO_st_ldo54_eco_en_START   (5)
#define PMIC_LDO54_ONOFF_ECO_st_ldo54_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_LDO54_VSET_UNION
 struct description   : LDO54_VSET Register structure definition
                        Address Offset:0x0052 Initial:0x21 Width:8
 register description : LDO54调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo54_vset : 6;  /* bit[0-5]: LDO54输出电压设置。
                                                     1.725~3.3V，25mV/step，默认2.55V。 */
        unsigned char  reserved   : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO54_VSET_UNION;
#endif
#define PMIC_LDO54_VSET_ldo54_vset_START  (0)
#define PMIC_LDO54_VSET_ldo54_vset_END    (5)


/*****************************************************************************
 struct               : PMIC_LDO55_ONOFF_ECO_UNION
 struct description   : LDO55_ONOFF_ECO Register structure definition
                        Address Offset:0x0053 Initial:0x01 Width:8
 register description : LDO55开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo55_en     : 1;  /* bit[0]  : LDO55使能信号。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  st_ldo55_en      : 1;  /* bit[1]  : LDO55开关状态寄存器。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  reserved_0       : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_ldo55_eco_en : 1;  /* bit[4]  : LDO55进入低功耗ECO模式控制信号。
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  st_ldo55_eco_en  : 1;  /* bit[5]  : LDO55工作状态指示寄存器（指示数模接口处eco_en信号的状态
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  reserved_1       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO55_ONOFF_ECO_UNION;
#endif
#define PMIC_LDO55_ONOFF_ECO_reg_ldo55_en_START      (0)
#define PMIC_LDO55_ONOFF_ECO_reg_ldo55_en_END        (0)
#define PMIC_LDO55_ONOFF_ECO_st_ldo55_en_START       (1)
#define PMIC_LDO55_ONOFF_ECO_st_ldo55_en_END         (1)
#define PMIC_LDO55_ONOFF_ECO_reg_ldo55_eco_en_START  (4)
#define PMIC_LDO55_ONOFF_ECO_reg_ldo55_eco_en_END    (4)
#define PMIC_LDO55_ONOFF_ECO_st_ldo55_eco_en_START   (5)
#define PMIC_LDO55_ONOFF_ECO_st_ldo55_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_LDO55_VSET_UNION
 struct description   : LDO55_VSET Register structure definition
                        Address Offset:0x0054 Initial:0x10 Width:8
 register description : LDO55调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo55_vset : 5;  /* bit[0-4]: LDO55输出电压设置。
                                                     1.6~1.9875V，12.5mV/step，32Step，默认1.8V */
        unsigned char  reserved   : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_LDO55_VSET_UNION;
#endif
#define PMIC_LDO55_VSET_ldo55_vset_START  (0)
#define PMIC_LDO55_VSET_ldo55_vset_END    (4)


/*****************************************************************************
 struct               : PMIC_LDO56_ONOFF_ECO_UNION
 struct description   : LDO56_ONOFF_ECO Register structure definition
                        Address Offset:0x0055 Initial:0x01 Width:8
 register description : LDO56开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo56_en     : 1;  /* bit[0]  : LDO56使能信号。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  st_ldo56_en      : 1;  /* bit[1]  : LDO56开关状态寄存器。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  reserved_0       : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_ldo56_eco_en : 1;  /* bit[4]  : LDO56进入低功耗ECO模式控制信号。
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  st_ldo56_eco_en  : 1;  /* bit[5]  : LDO56工作状态指示寄存器（指示数模接口处eco_en信号的状态
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  reserved_1       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO56_ONOFF_ECO_UNION;
#endif
#define PMIC_LDO56_ONOFF_ECO_reg_ldo56_en_START      (0)
#define PMIC_LDO56_ONOFF_ECO_reg_ldo56_en_END        (0)
#define PMIC_LDO56_ONOFF_ECO_st_ldo56_en_START       (1)
#define PMIC_LDO56_ONOFF_ECO_st_ldo56_en_END         (1)
#define PMIC_LDO56_ONOFF_ECO_reg_ldo56_eco_en_START  (4)
#define PMIC_LDO56_ONOFF_ECO_reg_ldo56_eco_en_END    (4)
#define PMIC_LDO56_ONOFF_ECO_st_ldo56_eco_en_START   (5)
#define PMIC_LDO56_ONOFF_ECO_st_ldo56_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_LDO56_VSET_UNION
 struct description   : LDO56_VSET Register structure definition
                        Address Offset:0x0056 Initial:0x23 Width:8
 register description : LDO56调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo56_vset_cfg : 6;  /* bit[0-5]: LDO56输出电压设置。
                                                         0.5~1.13V，10mV/Step，默认0.85V
                                                         默认电压可通过EFUSE选择，0:0.85V，1:0.9V。 */
        unsigned char  reserved       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO56_VSET_UNION;
#endif
#define PMIC_LDO56_VSET_ldo56_vset_cfg_START  (0)
#define PMIC_LDO56_VSET_ldo56_vset_cfg_END    (5)


/*****************************************************************************
 struct               : PMIC_LDO58_ONOFF_ECO_UNION
 struct description   : LDO58_ONOFF_ECO Register structure definition
                        Address Offset:0x0057 Initial:0x00 Width:8
 register description : LDO58开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo58_en     : 1;  /* bit[0]  : LDO58使能信号。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  st_ldo58_en      : 1;  /* bit[1]  : LDO58开关状态寄存器。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  reserved_0       : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_ldo58_eco_en : 1;  /* bit[4]  : LDO58进入低功耗ECO模式控制信号。
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  st_ldo58_eco_en  : 1;  /* bit[5]  : LDO58工作状态指示寄存器（指示数模接口处eco_en信号的状态
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  reserved_1       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO58_ONOFF_ECO_UNION;
#endif
#define PMIC_LDO58_ONOFF_ECO_reg_ldo58_en_START      (0)
#define PMIC_LDO58_ONOFF_ECO_reg_ldo58_en_END        (0)
#define PMIC_LDO58_ONOFF_ECO_st_ldo58_en_START       (1)
#define PMIC_LDO58_ONOFF_ECO_st_ldo58_en_END         (1)
#define PMIC_LDO58_ONOFF_ECO_reg_ldo58_eco_en_START  (4)
#define PMIC_LDO58_ONOFF_ECO_reg_ldo58_eco_en_END    (4)
#define PMIC_LDO58_ONOFF_ECO_st_ldo58_eco_en_START   (5)
#define PMIC_LDO58_ONOFF_ECO_st_ldo58_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_LDO58_VSET_UNION
 struct description   : LDO58_VSET Register structure definition
                        Address Offset:0x0058 Initial:0x00 Width:8
 register description : LDO58调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo58_vset : 6;  /* bit[0-5]: LDO58输出电压设置。
                                                     1.725~3.3V，25mV/step，默认1.725V */
        unsigned char  reserved   : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO58_VSET_UNION;
#endif
#define PMIC_LDO58_VSET_ldo58_vset_START  (0)
#define PMIC_LDO58_VSET_ldo58_vset_END    (5)


/*****************************************************************************
 struct               : PMIC_LDO_BUF1_ONOFF_ECO_UNION
 struct description   : LDO_BUF1_ONOFF_ECO Register structure definition
                        Address Offset:0x0059 Initial:0x01 Width:8
 register description : LDO_BUF1开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo_buf1_en     : 1;  /* bit[0]  : LDO_BUF1使能信号。
                                                              0：关闭；
                                                              1：开启。 */
        unsigned char  st_ldo_buf1_en      : 1;  /* bit[1]  : LDO_BUF1开关状态寄存器。
                                                              0：关闭；
                                                              1：开启。 */
        unsigned char  reserved_0          : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_ldo_buf1_eco_en : 1;  /* bit[4]  : LDO_BUF1进入低功耗ECO模式控制信号。
                                                              0：normal模式；
                                                              1：ECO模式。 */
        unsigned char  st_ldo_buf1_eco_en  : 1;  /* bit[5]  : LDO_BUF1工作状态指示寄存器（指示数模接口处eco_en信号的状态
                                                              0：normal模式；
                                                              1：ECO模式。 */
        unsigned char  reserved_1          : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO_BUF1_ONOFF_ECO_UNION;
#endif
#define PMIC_LDO_BUF1_ONOFF_ECO_reg_ldo_buf1_en_START      (0)
#define PMIC_LDO_BUF1_ONOFF_ECO_reg_ldo_buf1_en_END        (0)
#define PMIC_LDO_BUF1_ONOFF_ECO_st_ldo_buf1_en_START       (1)
#define PMIC_LDO_BUF1_ONOFF_ECO_st_ldo_buf1_en_END         (1)
#define PMIC_LDO_BUF1_ONOFF_ECO_reg_ldo_buf1_eco_en_START  (4)
#define PMIC_LDO_BUF1_ONOFF_ECO_reg_ldo_buf1_eco_en_END    (4)
#define PMIC_LDO_BUF1_ONOFF_ECO_st_ldo_buf1_eco_en_START   (5)
#define PMIC_LDO_BUF1_ONOFF_ECO_st_ldo_buf1_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_LDO_BUF1_1P8_VSET_UNION
 struct description   : LDO_BUF1_1P8_VSET Register structure definition
                        Address Offset:0x005A Initial:0x03 Width:8
 register description : LDO_BUF1 1.8V调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo_buf1_1p8_vset : 3;  /* bit[0-2]: LDO_BUF1 1.8V输出电压设置。
                                                            1.7/1.75/1.775/1.8/1.825/1.85/1.875/1.9，默认1.8V */
        unsigned char  reserved          : 5;  /* bit[3-7]: 保留。 */
    } reg;
} PMIC_LDO_BUF1_1P8_VSET_UNION;
#endif
#define PMIC_LDO_BUF1_1P8_VSET_ldo_buf1_1p8_vset_START  (0)
#define PMIC_LDO_BUF1_1P8_VSET_ldo_buf1_1p8_vset_END    (2)


/*****************************************************************************
 struct               : PMIC_LDO_BUF1_1P2_VSET_UNION
 struct description   : LDO_BUF1_1P2_VSET Register structure definition
                        Address Offset:0x005B Initial:0x14 Width:8
 register description : LDO_BUF1 1.2V调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo_buf1_1p2_vset : 6;  /* bit[0-5]: LDO_BUF1 1.2V输出电压设置。
                                                            0.95~1.3375V，12.5mV/step，32step，默认1.2V */
        unsigned char  reserved          : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO_BUF1_1P2_VSET_UNION;
#endif
#define PMIC_LDO_BUF1_1P2_VSET_ldo_buf1_1p2_vset_START  (0)
#define PMIC_LDO_BUF1_1P2_VSET_ldo_buf1_1p2_vset_END    (5)


/*****************************************************************************
 struct               : PMIC_LDO_BUF_ONOFF_ECO_UNION
 struct description   : LDO_BUF_ONOFF_ECO Register structure definition
                        Address Offset:0x005C Initial:0x01 Width:8
 register description : LDO_BUF开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo_buf_en     : 1;  /* bit[0]  : LDO_BUF使能信号。
                                                             0：关闭；
                                                             1：开启。 */
        unsigned char  st_ldo_buf_en      : 1;  /* bit[1]  : LDO_BUF开关状态寄存器。
                                                             0：关闭；
                                                             1：开启。 */
        unsigned char  reserved_0         : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_ldo_buf_eco_en : 1;  /* bit[4]  : LDO_BUF进入低功耗ECO模式控制信号。
                                                             0：normal模式；
                                                             1：ECO模式。 */
        unsigned char  st_ldo_buf_eco_en  : 1;  /* bit[5]  : LDO_BUF工作状态指示寄存器（指示数模接口处eco_en信号的状态
                                                             0：normal模式；
                                                             1：ECO模式。 */
        unsigned char  reserved_1         : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO_BUF_ONOFF_ECO_UNION;
#endif
#define PMIC_LDO_BUF_ONOFF_ECO_reg_ldo_buf_en_START      (0)
#define PMIC_LDO_BUF_ONOFF_ECO_reg_ldo_buf_en_END        (0)
#define PMIC_LDO_BUF_ONOFF_ECO_st_ldo_buf_en_START       (1)
#define PMIC_LDO_BUF_ONOFF_ECO_st_ldo_buf_en_END         (1)
#define PMIC_LDO_BUF_ONOFF_ECO_reg_ldo_buf_eco_en_START  (4)
#define PMIC_LDO_BUF_ONOFF_ECO_reg_ldo_buf_eco_en_END    (4)
#define PMIC_LDO_BUF_ONOFF_ECO_st_ldo_buf_eco_en_START   (5)
#define PMIC_LDO_BUF_ONOFF_ECO_st_ldo_buf_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_LDO_BUF_VSET_UNION
 struct description   : LDO_BUF_VSET Register structure definition
                        Address Offset:0x005D Initial:0x14 Width:8
 register description : LDO_BUF调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo_buf_vset : 6;  /* bit[0-5]: LDO_BUF输出电压设置。
                                                       0.95~1.3375V，12.5mV/step，32step，默认1.2V */
        unsigned char  reserved     : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO_BUF_VSET_UNION;
#endif
#define PMIC_LDO_BUF_VSET_ldo_buf_vset_START  (0)
#define PMIC_LDO_BUF_VSET_ldo_buf_vset_END    (5)


/*****************************************************************************
 struct               : PMIC_LSW4_ONOFF1_ECO_UNION
 struct description   : LSW4_ONOFF1_ECO Register structure definition
                        Address Offset:0x005E Initial:0x00 Width:8
 register description : LSW4开关和ECO使能寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_lsw4_en_a   : 1;  /* bit[0]  : LSW4使能信号a。
                                                          0：关闭；
                                                          1：开启。
                                                          (reg_lsw4_en_a和reg_lsw4_en_b两个使能寄存器为或关系)  */
        unsigned char  st_lsw4_en      : 1;  /* bit[1]  : LSW4开关状态寄存器。
                                                          0：关闭；
                                                          1：开启。 */
        unsigned char  reserved_0      : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_lsw4_eco_en : 1;  /* bit[4]  : LSW4进入低功耗ECO模式控制信号。
                                                          0：normal模式；
                                                          1：ECO模式。 */
        unsigned char  st_lsw4_eco_en  : 1;  /* bit[5]  : LSW4工作状态指示寄存器（指示数模接口处eco_en信号的状态
                                                          0：normal模式；
                                                          1：ECO模式。 */
        unsigned char  reserved_1      : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LSW4_ONOFF1_ECO_UNION;
#endif
#define PMIC_LSW4_ONOFF1_ECO_reg_lsw4_en_a_START    (0)
#define PMIC_LSW4_ONOFF1_ECO_reg_lsw4_en_a_END      (0)
#define PMIC_LSW4_ONOFF1_ECO_st_lsw4_en_START       (1)
#define PMIC_LSW4_ONOFF1_ECO_st_lsw4_en_END         (1)
#define PMIC_LSW4_ONOFF1_ECO_reg_lsw4_eco_en_START  (4)
#define PMIC_LSW4_ONOFF1_ECO_reg_lsw4_eco_en_END    (4)
#define PMIC_LSW4_ONOFF1_ECO_st_lsw4_eco_en_START   (5)
#define PMIC_LSW4_ONOFF1_ECO_st_lsw4_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_LSW4_ONOFF2_UNION
 struct description   : LSW4_ONOFF2 Register structure definition
                        Address Offset:0x005F Initial:0x00 Width:8
 register description : LSW4开关寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_lsw4_en_b : 1;  /* bit[0]  : LSW4使能信号b。
                                                        0：关闭；
                                                        1：使能。 
                                                        (reg_lsw4_en_a和reg_lsw4_en_b两个使能寄存器为或关系)  */
        unsigned char  reserved      : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_LSW4_ONOFF2_UNION;
#endif
#define PMIC_LSW4_ONOFF2_reg_lsw4_en_b_START  (0)
#define PMIC_LSW4_ONOFF2_reg_lsw4_en_b_END    (0)


/*****************************************************************************
 struct               : PMIC_LSW4_VSET_UNION
 struct description   : LSW4_VSET Register structure definition
                        Address Offset:0x0060 Initial:0x10 Width:8
 register description : LSW4调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lsw4_vset : 5;  /* bit[0-4]: normal模式 LSW4输出电压设置：
                                                    1.6~1.9875V，12.5mV/step，32 Step，默认1.8V。  */
        unsigned char  reserved  : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_LSW4_VSET_UNION;
#endif
#define PMIC_LSW4_VSET_lsw4_vset_START  (0)
#define PMIC_LSW4_VSET_lsw4_vset_END    (4)


/*****************************************************************************
 struct               : PMIC_LSW18_ONOFF_ECO_UNION
 struct description   : LSW18_ONOFF_ECO Register structure definition
                        Address Offset:0x0061 Initial:0x01 Width:8
 register description : LSW18开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_lsw18_en     : 1;  /* bit[0]  : LSW18使能信号。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  st_lsw18_en      : 1;  /* bit[1]  : LSW18开关状态寄存器。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  reserved_0       : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_lsw18_eco_en : 1;  /* bit[4]  : LSW18进入低功耗ECO模式控制信号。
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  st_lsw18_eco_en  : 1;  /* bit[5]  : LSW18工作状态指示寄存器（指示数模接口处eco_en信号的状态
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  reserved_1       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LSW18_ONOFF_ECO_UNION;
#endif
#define PMIC_LSW18_ONOFF_ECO_reg_lsw18_en_START      (0)
#define PMIC_LSW18_ONOFF_ECO_reg_lsw18_en_END        (0)
#define PMIC_LSW18_ONOFF_ECO_st_lsw18_en_START       (1)
#define PMIC_LSW18_ONOFF_ECO_st_lsw18_en_END         (1)
#define PMIC_LSW18_ONOFF_ECO_reg_lsw18_eco_en_START  (4)
#define PMIC_LSW18_ONOFF_ECO_reg_lsw18_eco_en_END    (4)
#define PMIC_LSW18_ONOFF_ECO_st_lsw18_eco_en_START   (5)
#define PMIC_LSW18_ONOFF_ECO_st_lsw18_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_LSW21_ONOFF_ECO_UNION
 struct description   : LSW21_ONOFF_ECO Register structure definition
                        Address Offset:0x0062 Initial:0x00 Width:8
 register description : LSW21开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_lsw21_en     : 1;  /* bit[0]  : LSW21使能信号。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  st_lsw21_en      : 1;  /* bit[1]  : LSW21开关状态寄存器。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  reserved_0       : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_lsw21_eco_en : 1;  /* bit[4]  : LSW21进入低功耗ECO模式控制信号。
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  st_lsw21_eco_en  : 1;  /* bit[5]  : LSW21工作状态指示寄存器（指示数模接口处eco_en信号的状态
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  reserved_1       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LSW21_ONOFF_ECO_UNION;
#endif
#define PMIC_LSW21_ONOFF_ECO_reg_lsw21_en_START      (0)
#define PMIC_LSW21_ONOFF_ECO_reg_lsw21_en_END        (0)
#define PMIC_LSW21_ONOFF_ECO_st_lsw21_en_START       (1)
#define PMIC_LSW21_ONOFF_ECO_st_lsw21_en_END         (1)
#define PMIC_LSW21_ONOFF_ECO_reg_lsw21_eco_en_START  (4)
#define PMIC_LSW21_ONOFF_ECO_reg_lsw21_eco_en_END    (4)
#define PMIC_LSW21_ONOFF_ECO_st_lsw21_eco_en_START   (5)
#define PMIC_LSW21_ONOFF_ECO_st_lsw21_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_LSW21_VSET_UNION
 struct description   : LSW21_VSET Register structure definition
                        Address Offset:0x0063 Initial:0x00 Width:8
 register description : LSW21调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lsw21_vset : 5;  /* bit[0-4]: normal模式 LSW21输出电压设置：
                                                     1.6~1.9875V，12.5mV/step，32 Step，默认1.6V。  */
        unsigned char  reserved   : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_LSW21_VSET_UNION;
#endif
#define PMIC_LSW21_VSET_lsw21_vset_START  (0)
#define PMIC_LSW21_VSET_lsw21_vset_END    (4)


/*****************************************************************************
 struct               : PMIC_PMUH_ONOFF_ECO_UNION
 struct description   : PMUH_ONOFF_ECO Register structure definition
                        Address Offset:0x0064 Initial:0x01 Width:8
 register description : PMUH开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_pmuh_en     : 1;  /* bit[0]  : PMUH使能信号。
                                                          0：关闭；
                                                          1：使能。 
                                                          注：寄存器需要将寄存器LOCK配置为8'h7D，此寄存器才能配置生效。读不受限。 */
        unsigned char  st_pmuh_en      : 1;  /* bit[1]  : PMUH开关状态寄存器。
                                                          0：关闭；
                                                          1：开启。 */
        unsigned char  reserved_0      : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_pmuh_eco_en : 1;  /* bit[4]  : PMUH进入低功耗ECO模式控制信号。
                                                          0：normal模式；
                                                          1：ECO模式。 */
        unsigned char  st_pmuh_eco_en  : 1;  /* bit[5]  : PMUH工作状态指示寄存器（指示数模接口处eco_en信号的状态
                                                          0：normal模式；
                                                          1：ECO模式。 */
        unsigned char  reserved_1      : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_PMUH_ONOFF_ECO_UNION;
#endif
#define PMIC_PMUH_ONOFF_ECO_reg_pmuh_en_START      (0)
#define PMIC_PMUH_ONOFF_ECO_reg_pmuh_en_END        (0)
#define PMIC_PMUH_ONOFF_ECO_st_pmuh_en_START       (1)
#define PMIC_PMUH_ONOFF_ECO_st_pmuh_en_END         (1)
#define PMIC_PMUH_ONOFF_ECO_reg_pmuh_eco_en_START  (4)
#define PMIC_PMUH_ONOFF_ECO_reg_pmuh_eco_en_END    (4)
#define PMIC_PMUH_ONOFF_ECO_st_pmuh_eco_en_START   (5)
#define PMIC_PMUH_ONOFF_ECO_st_pmuh_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_PMUH_VSET_UNION
 struct description   : PMUH_VSET Register structure definition
                        Address Offset:0x0065 Initial:0x02 Width:8
 register description : PMUH调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  pmuh_vset : 3;  /* bit[0-2]: PMUH输出电压设置。
                                                    000：2.6V；
                                                    001：2.7V；
                                                    010：2.8V；
                                                    011：2.9V；
                                                    100：3.0V；
                                                    101：3.0V；
                                                    110：3.0V；
                                                    111：3.0V。
                                                    0x4~0x7的时候模拟侧做饱和处理统一处理为3.0V */
        unsigned char  reserved  : 5;  /* bit[3-7]: 保留。 */
    } reg;
} PMIC_PMUH_VSET_UNION;
#endif
#define PMIC_PMUH_VSET_pmuh_vset_START  (0)
#define PMIC_PMUH_VSET_pmuh_vset_END    (2)


/*****************************************************************************
 struct               : PMIC_BG_THSD_ONOFF_ECO_UNION
 struct description   : BG_THSD_ONOFF_ECO Register structure definition
                        Address Offset:0x0066 Initial:0x01 Width:8
 register description : THSD 开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_thsd_en     : 1;  /* bit[0-0]: THSD过温保护模块关闭/开关控制位。
                                                          0：关闭THSD过温保护模块；
                                                          1：开启THSD过温保护模块。
                                                          注：寄存器需要将寄存器LOCK配置为8'h7D，此寄存器才能配置生效。读不受限。 */
        unsigned char  st_thsd_en      : 1;  /* bit[1-1]: THSD过温保护模块关闭/开关状态寄存器。
                                                          0：关闭；
                                                          1：开启。 */
        unsigned char  reserved_0      : 2;  /* bit[2-3]: reserved */
        unsigned char  reg_thsd_eco_en : 1;  /* bit[4-4]: THSD进入ECO模式控制信号。
                                                          0：0代表normal模式；
                                                          1：ECO模式。 */
        unsigned char  st_thsd_eco_en  : 1;  /* bit[5-5]: THSD eco工作状态指示寄存器
                                                          0：normal模式；
                                                          1：ECO模式。 */
        unsigned char  reserved_1      : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_BG_THSD_ONOFF_ECO_UNION;
#endif
#define PMIC_BG_THSD_ONOFF_ECO_reg_thsd_en_START      (0)
#define PMIC_BG_THSD_ONOFF_ECO_reg_thsd_en_END        (0)
#define PMIC_BG_THSD_ONOFF_ECO_st_thsd_en_START       (1)
#define PMIC_BG_THSD_ONOFF_ECO_st_thsd_en_END         (1)
#define PMIC_BG_THSD_ONOFF_ECO_reg_thsd_eco_en_START  (4)
#define PMIC_BG_THSD_ONOFF_ECO_reg_thsd_eco_en_END    (4)
#define PMIC_BG_THSD_ONOFF_ECO_st_thsd_eco_en_START   (5)
#define PMIC_BG_THSD_ONOFF_ECO_st_thsd_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_BG_REF_ONOFF_ECO_UNION
 struct description   : BG_REF_ONOFF_ECO Register structure definition
                        Address Offset:0x0067 Initial:0x00 Width:8
 register description : 基准 开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  st_ref_en      : 1;  /* bit[0]  : REF基准数模接口状态寄存器。
                                                         0：表示关闭REF基准；
                                                         1：表示打开REF基准。 */
        unsigned char  reserved_0     : 3;  /* bit[1-3]: 保留。 */
        unsigned char  reg_ref_eco_en : 1;  /* bit[4]  : REF基准进入ECO模式控制信号。
                                                         0：0代表normal模式；
                                                         1：ECO模式。 */
        unsigned char  st_ref_eco_en  : 1;  /* bit[5]  : REF基准工作状态指示寄存器（指示数模接口处eco_en信号的状态
                                                         0：normal模式；
                                                         1：ECO模式。 */
        unsigned char  reserved_1     : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_BG_REF_ONOFF_ECO_UNION;
#endif
#define PMIC_BG_REF_ONOFF_ECO_st_ref_en_START       (0)
#define PMIC_BG_REF_ONOFF_ECO_st_ref_en_END         (0)
#define PMIC_BG_REF_ONOFF_ECO_reg_ref_eco_en_START  (4)
#define PMIC_BG_REF_ONOFF_ECO_reg_ref_eco_en_END    (4)
#define PMIC_BG_REF_ONOFF_ECO_st_ref_eco_en_START   (5)
#define PMIC_BG_REF_ONOFF_ECO_st_ref_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_BUCKBOOST_ONOFF_UNION
 struct description   : BUCKBOOST_ONOFF Register structure definition
                        Address Offset:0x0068 Initial:0x00 Width:8
 register description : 内部BUCKBOOST使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  st_buckboost_en : 1;  /* bit[0]  : buckboost使能信号状态寄存器。
                                                          0：表示buckboost关闭；
                                                          1：表示buckboost打开。 */
        unsigned char  reserved        : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_BUCKBOOST_ONOFF_UNION;
#endif
#define PMIC_BUCKBOOST_ONOFF_st_buckboost_en_START  (0)
#define PMIC_BUCKBOOST_ONOFF_st_buckboost_en_END    (0)


/*****************************************************************************
 struct               : PMIC_EXT_PMU_ONOFF_UNION
 struct description   : EXT_PMU_ONOFF Register structure definition
                        Address Offset:0x0069 Initial:0x09 Width:8
 register description : 外部扩展芯片开关控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ext_bb_en  : 1;  /* bit[0]  : EXT_BB_EN使能信号：
                                                         1'b0：关闭
                                                         1'b1：使能 */
        unsigned char  st_ext_bb_en   : 1;  /* bit[1]  : EXT_BB_EN开关状态寄存器：
                                                         1'b0：关闭
                                                         1'b1：使能 */
        unsigned char  reserved_0     : 1;  /* bit[2]  : 保留。 */
        unsigned char  reg_ext_pmu_en : 1;  /* bit[3]  : PMU_EN使能信号：
                                                         1'b0：关闭
                                                         1'b1：使能 */
        unsigned char  st_ext_pmu_en  : 1;  /* bit[4]  : PMU_EN开关状态寄存器：
                                                         1'b0：关闭
                                                         1'b1：使能 */
        unsigned char  reserved_1     : 3;  /* bit[5-7]: reserved */
    } reg;
} PMIC_EXT_PMU_ONOFF_UNION;
#endif
#define PMIC_EXT_PMU_ONOFF_reg_ext_bb_en_START   (0)
#define PMIC_EXT_PMU_ONOFF_reg_ext_bb_en_END     (0)
#define PMIC_EXT_PMU_ONOFF_st_ext_bb_en_START    (1)
#define PMIC_EXT_PMU_ONOFF_st_ext_bb_en_END      (1)
#define PMIC_EXT_PMU_ONOFF_reg_ext_pmu_en_START  (3)
#define PMIC_EXT_PMU_ONOFF_reg_ext_pmu_en_END    (3)
#define PMIC_EXT_PMU_ONOFF_st_ext_pmu_en_START   (4)
#define PMIC_EXT_PMU_ONOFF_st_ext_pmu_en_END     (4)


/*****************************************************************************
 struct               : PMIC_CLK_SYS_EN_UNION
 struct description   : CLK_SYS_EN Register structure definition
                        Address Offset:0x006A Initial:0x01 Width:8
 register description : SYS时钟开关寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_xo_sys_en : 1;  /* bit[0]  : clk_sys使能信号。
                                                        0：不使能；
                                                        1：使能。 */
        unsigned char  reserved      : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_CLK_SYS_EN_UNION;
#endif
#define PMIC_CLK_SYS_EN_reg_xo_sys_en_START  (0)
#define PMIC_CLK_SYS_EN_reg_xo_sys_en_END    (0)


/*****************************************************************************
 struct               : PMIC_CLK_SERDES_EN_UNION
 struct description   : CLK_SERDES_EN Register structure definition
                        Address Offset:0x006B Initial:0x01 Width:8
 register description : SERDES时钟开关寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_xo_serdes_en : 1;  /* bit[0]  : clk_serdes使能信号。
                                                           0：不使能；
                                                           1：使能。 */
        unsigned char  reserved         : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_CLK_SERDES_EN_UNION;
#endif
#define PMIC_CLK_SERDES_EN_reg_xo_serdes_en_START  (0)
#define PMIC_CLK_SERDES_EN_reg_xo_serdes_en_END    (0)


/*****************************************************************************
 struct               : PMIC_CLK_UFS_EN_UNION
 struct description   : CLK_UFS_EN Register structure definition
                        Address Offset:0x006C Initial:0x01 Width:8
 register description : UFS时钟开关寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_xo_ufs_en : 1;  /* bit[0]  : clk_ufs使能信号：
                                                        0：不使能；
                                                        1：使能。 */
        unsigned char  reserved      : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_CLK_UFS_EN_UNION;
#endif
#define PMIC_CLK_UFS_EN_reg_xo_ufs_en_START  (0)
#define PMIC_CLK_UFS_EN_reg_xo_ufs_en_END    (0)


/*****************************************************************************
 struct               : PMIC_CLK_WIFI_EN_UNION
 struct description   : CLK_WIFI_EN Register structure definition
                        Address Offset:0x006D Initial:0x00 Width:8
 register description : WIFI时钟开关寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_xo_wifi_en : 1;  /* bit[0]  : clk_wifi使能信号。
                                                         0：不使能；
                                                         1：使能。 */
        unsigned char  reserved       : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_CLK_WIFI_EN_UNION;
#endif
#define PMIC_CLK_WIFI_EN_reg_xo_wifi_en_START  (0)
#define PMIC_CLK_WIFI_EN_reg_xo_wifi_en_END    (0)


/*****************************************************************************
 struct               : PMIC_CLK_NFC_EN_UNION
 struct description   : CLK_NFC_EN Register structure definition
                        Address Offset:0x006E Initial:0x00 Width:8
 register description : NFC时钟开关寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_xo_nfc_en : 1;  /* bit[0]  : clk_nfc使能信号。
                                                        0：不使能；
                                                        1：使能。 */
        unsigned char  reserved      : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_CLK_NFC_EN_UNION;
#endif
#define PMIC_CLK_NFC_EN_reg_xo_nfc_en_START  (0)
#define PMIC_CLK_NFC_EN_reg_xo_nfc_en_END    (0)


/*****************************************************************************
 struct               : PMIC_CLK_RF0_EN_UNION
 struct description   : CLK_RF0_EN Register structure definition
                        Address Offset:0x006F Initial:0x00 Width:8
 register description : RF0时钟开关寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xo_rf0_en : 1;  /* bit[0]  : clk_rf0使能信号。
                                                    0：不使能；
                                                    1：使能。 */
        unsigned char  reserved  : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_CLK_RF0_EN_UNION;
#endif
#define PMIC_CLK_RF0_EN_xo_rf0_en_START  (0)
#define PMIC_CLK_RF0_EN_xo_rf0_en_END    (0)


/*****************************************************************************
 struct               : PMIC_CLK_RF1_EN_UNION
 struct description   : CLK_RF1_EN Register structure definition
                        Address Offset:0x0070 Initial:0x00 Width:8
 register description : RF1时钟开关寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xo_rf1_en : 1;  /* bit[0]  : clk_rf1使能信号。
                                                    0：不使能；
                                                    1：使能。 */
        unsigned char  reserved  : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_CLK_RF1_EN_UNION;
#endif
#define PMIC_CLK_RF1_EN_xo_rf1_en_START  (0)
#define PMIC_CLK_RF1_EN_xo_rf1_en_END    (0)


/*****************************************************************************
 struct               : PMIC_CLK_IODIE_EN_UNION
 struct description   : CLK_IODIE_EN Register structure definition
                        Address Offset:0x0071 Initial:0x00 Width:8
 register description : IODIE时钟开关寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_xo_iodie_en : 1;  /* bit[0]  : clk_iodie使能信号
                                                          0：不使能；
                                                          1：使能。 */
        unsigned char  reserved        : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_CLK_IODIE_EN_UNION;
#endif
#define PMIC_CLK_IODIE_EN_reg_xo_iodie_en_START  (0)
#define PMIC_CLK_IODIE_EN_reg_xo_iodie_en_END    (0)


/*****************************************************************************
 struct               : PMIC_CLK_UWB_EN_UNION
 struct description   : CLK_UWB_EN Register structure definition
                        Address Offset:0x0072 Initial:0x00 Width:8
 register description : UWB时钟开关寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_xo_uwb_en : 1;  /* bit[0]  : clk_uwb使能信号：
                                                        0：不使能；
                                                        1：使能。 */
        unsigned char  reserved      : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_CLK_UWB_EN_UNION;
#endif
#define PMIC_CLK_UWB_EN_reg_xo_uwb_en_START  (0)
#define PMIC_CLK_UWB_EN_reg_xo_uwb_en_END    (0)


/*****************************************************************************
 struct               : PMIC_OSC32K_SYS_ONOFF_CTRL_UNION
 struct description   : OSC32K_SYS_ONOFF_CTRL Register structure definition
                        Address Offset:0x0073 Initial:0x01 Width:8
 register description : 32kHz时钟SYS输出使能控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  en_32k_sys : 1;  /* bit[0]  : CLK32_SYS 输出使能位。
                                                     0：不输出；
                                                     1：32kHz时钟输出。 */
        unsigned char  reserved   : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_OSC32K_SYS_ONOFF_CTRL_UNION;
#endif
#define PMIC_OSC32K_SYS_ONOFF_CTRL_en_32k_sys_START  (0)
#define PMIC_OSC32K_SYS_ONOFF_CTRL_en_32k_sys_END    (0)


/*****************************************************************************
 struct               : PMIC_OSC32K_BT_ONOFF_CTRL_UNION
 struct description   : OSC32K_BT_ONOFF_CTRL Register structure definition
                        Address Offset:0x0074 Initial:0x00 Width:8
 register description : 32kHz时钟BT输出使能控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  en_32k_bt : 1;  /* bit[0]  : CLK32_BT 输出使能位。
                                                    0：不输出；
                                                    1：32kHz时钟输出。 */
        unsigned char  reserved  : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_OSC32K_BT_ONOFF_CTRL_UNION;
#endif
#define PMIC_OSC32K_BT_ONOFF_CTRL_en_32k_bt_START  (0)
#define PMIC_OSC32K_BT_ONOFF_CTRL_en_32k_bt_END    (0)


/*****************************************************************************
 struct               : PMIC_OSC32K_UWB_ONOFF_CTRL_UNION
 struct description   : OSC32K_UWB_ONOFF_CTRL Register structure definition
                        Address Offset:0x0075 Initial:0x00 Width:8
 register description : 32kHz时钟UWB输出使能控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  en_32k_uwb : 1;  /* bit[0]  : CLK32_UWB 输出使能位。
                                                     0：不输出；
                                                     1：32kHz时钟输出。 */
        unsigned char  reserved   : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_OSC32K_UWB_ONOFF_CTRL_UNION;
#endif
#define PMIC_OSC32K_UWB_ONOFF_CTRL_en_32k_uwb_START  (0)
#define PMIC_OSC32K_UWB_ONOFF_CTRL_en_32k_uwb_END    (0)


/*****************************************************************************
 struct               : PMIC_BTPWR_EN_ONOFF_CTRL_UNION
 struct description   : BTPWR_EN_ONOFF_CTRL Register structure definition
                        Address Offset:0x0076 Initial:0x00 Width:8
 register description : PMU_BTPWR_EN输出使能控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_pmu_btpwr_en : 1;  /* bit[0]  : PMU_BTPWR_EN输出使能信号。
                                                           0：不使能；
                                                           1：使能。 */
        unsigned char  st_pmu_btpwr_en  : 1;  /* bit[1]  : PMU_BTPWR_EN开关状态寄存器。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  reserved         : 6;  /* bit[2-7]: 保留。 */
    } reg;
} PMIC_BTPWR_EN_ONOFF_CTRL_UNION;
#endif
#define PMIC_BTPWR_EN_ONOFF_CTRL_reg_pmu_btpwr_en_START  (0)
#define PMIC_BTPWR_EN_ONOFF_CTRL_reg_pmu_btpwr_en_END    (0)
#define PMIC_BTPWR_EN_ONOFF_CTRL_st_pmu_btpwr_en_START   (1)
#define PMIC_BTPWR_EN_ONOFF_CTRL_st_pmu_btpwr_en_END     (1)


/*****************************************************************************
 struct               : PMIC_BT_EN_ONOFF_CTRL_UNION
 struct description   : BT_EN_ONOFF_CTRL Register structure definition
                        Address Offset:0x0077 Initial:0x00 Width:8
 register description : PMU_BT_EN输出使能控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_pmu_bt_en : 1;  /* bit[0]  : PMU_BT_EN输出使能信号。
                                                        0：不使能；
                                                        1：使能。 */
        unsigned char  st_pmu_bt_en  : 1;  /* bit[1]  : PMU_BT_EN开关状态寄存器。
                                                        0：关闭；
                                                        1：开启。 */
        unsigned char  reserved      : 6;  /* bit[2-7]: 保留。 */
    } reg;
} PMIC_BT_EN_ONOFF_CTRL_UNION;
#endif
#define PMIC_BT_EN_ONOFF_CTRL_reg_pmu_bt_en_START  (0)
#define PMIC_BT_EN_ONOFF_CTRL_reg_pmu_bt_en_END    (0)
#define PMIC_BT_EN_ONOFF_CTRL_st_pmu_bt_en_START   (1)
#define PMIC_BT_EN_ONOFF_CTRL_st_pmu_bt_en_END     (1)


/*****************************************************************************
 struct               : PMIC_UWB_EN_ONOFF_CTRL_UNION
 struct description   : UWB_EN_ONOFF_CTRL Register structure definition
                        Address Offset:0x0078 Initial:0x00 Width:8
 register description : PMU_UWB_EN输出使能控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_pmu_uwb_en : 1;  /* bit[0]  : PMU_UWB_EN输出使能信号。
                                                         0：不使能；
                                                         1：使能。 */
        unsigned char  st_pmu_uwb_en  : 1;  /* bit[1]  : PMU_UWB_EN开关状态寄存器。
                                                         0：关闭；
                                                         1：开启。 */
        unsigned char  reserved       : 6;  /* bit[2-7]: 保留。 */
    } reg;
} PMIC_UWB_EN_ONOFF_CTRL_UNION;
#endif
#define PMIC_UWB_EN_ONOFF_CTRL_reg_pmu_uwb_en_START  (0)
#define PMIC_UWB_EN_ONOFF_CTRL_reg_pmu_uwb_en_END    (0)
#define PMIC_UWB_EN_ONOFF_CTRL_st_pmu_uwb_en_START   (1)
#define PMIC_UWB_EN_ONOFF_CTRL_st_pmu_uwb_en_END     (1)


/*****************************************************************************
 struct               : PMIC_XO_CORE_TIME_CTRL_UNION
 struct description   : XO_CORE_TIME_CTRL Register structure definition
                        Address Offset:0x0079 Initial:0x03 Width:8
 register description : XO_CORE和LDO26调压控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xo_core_en_dly_time : 2;  /* bit[0-1]: xo_core_en拉高后到xo_core_en_delay拉高延时时间配置寄存器。
                                                              00：0.5ms；
                                                              01：1ms；
                                                              10：1.5ms；
                                                              11：2ms； */
        unsigned char  reserved            : 6;  /* bit[2-7]: 保留。 */
    } reg;
} PMIC_XO_CORE_TIME_CTRL_UNION;
#endif
#define PMIC_XO_CORE_TIME_CTRL_xo_core_en_dly_time_START  (0)
#define PMIC_XO_CORE_TIME_CTRL_xo_core_en_dly_time_END    (1)


/*****************************************************************************
 struct               : PMIC_BUCK_OCP_AUTO_CTRL0_UNION
 struct description   : BUCK_OCP_AUTO_CTRL0 Register structure definition
                        Address Offset:0x007A Initial:0xFF Width:8
 register description : BUCK OCP自动关断控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck3_ocp_auto_stop : 2;  /* bit[0-1]: BUCK3在发生OCP时是否自动关闭功能选择位。
                                                              X0：仅上报中断，不自动关闭，PMU不下电；(不对产品开放)
                                                              01：上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
        unsigned char  buck2_ocp_auto_stop : 2;  /* bit[2-3]: BUCK2在发生OCP时是否自动关闭功能选择位。
                                                              X0：仅上报中断，不自动关闭，PMU不下电；(不对产品开放)
                                                              01：上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
        unsigned char  buck1_ocp_auto_stop : 2;  /* bit[4-5]: BUCK1在发生OCP时是否自动关闭功能选择位。
                                                              X0：仅上报中断，不自动关闭，PMU不下电；(不对产品开放)
                                                              01：上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
        unsigned char  buck0_ocp_auto_stop : 2;  /* bit[6-7]: BUCK0在发生OCP时是否自动关闭功能选择位。
                                                              X0：仅上报中断，不自动关闭，PMU不下电；(不对产品开放)
                                                              01：上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
    } reg;
} PMIC_BUCK_OCP_AUTO_CTRL0_UNION;
#endif
#define PMIC_BUCK_OCP_AUTO_CTRL0_buck3_ocp_auto_stop_START  (0)
#define PMIC_BUCK_OCP_AUTO_CTRL0_buck3_ocp_auto_stop_END    (1)
#define PMIC_BUCK_OCP_AUTO_CTRL0_buck2_ocp_auto_stop_START  (2)
#define PMIC_BUCK_OCP_AUTO_CTRL0_buck2_ocp_auto_stop_END    (3)
#define PMIC_BUCK_OCP_AUTO_CTRL0_buck1_ocp_auto_stop_START  (4)
#define PMIC_BUCK_OCP_AUTO_CTRL0_buck1_ocp_auto_stop_END    (5)
#define PMIC_BUCK_OCP_AUTO_CTRL0_buck0_ocp_auto_stop_START  (6)
#define PMIC_BUCK_OCP_AUTO_CTRL0_buck0_ocp_auto_stop_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK_OCP_AUTO_CTRL1_UNION
 struct description   : BUCK_OCP_AUTO_CTRL1 Register structure definition
                        Address Offset:0x007B Initial:0xFF Width:8
 register description : BUCK OCP自动关断控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck8_ocp_auto_stop : 2;  /* bit[0-1]: BUCK8在发生OCP时是否自动关闭功能选择位。
                                                              X0：仅上报中断，不自动关闭，PMU不下电；(不对产品开放)
                                                              01：上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
        unsigned char  buck7_ocp_auto_stop : 2;  /* bit[2-3]: BUCK7在发生OCP时是否自动关闭功能选择位。
                                                              X0：仅上报中断，不自动关闭，PMU不下电；(不对产品开放)
                                                              01：上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
        unsigned char  buck6_ocp_auto_stop : 2;  /* bit[4-5]: BUCK6在发生OCP时是否自动关闭功能选择位。
                                                              X0：仅上报中断，不自动关闭，PMU不下电；(不对产品开放)
                                                              01：上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
        unsigned char  buck5_ocp_auto_stop : 2;  /* bit[6-7]: BUCK5在发生OCP时是否自动关闭功能选择位。
                                                              X0：仅上报中断，不自动关闭，PMU不下电；(不对产品开放)
                                                              01：上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
    } reg;
} PMIC_BUCK_OCP_AUTO_CTRL1_UNION;
#endif
#define PMIC_BUCK_OCP_AUTO_CTRL1_buck8_ocp_auto_stop_START  (0)
#define PMIC_BUCK_OCP_AUTO_CTRL1_buck8_ocp_auto_stop_END    (1)
#define PMIC_BUCK_OCP_AUTO_CTRL1_buck7_ocp_auto_stop_START  (2)
#define PMIC_BUCK_OCP_AUTO_CTRL1_buck7_ocp_auto_stop_END    (3)
#define PMIC_BUCK_OCP_AUTO_CTRL1_buck6_ocp_auto_stop_START  (4)
#define PMIC_BUCK_OCP_AUTO_CTRL1_buck6_ocp_auto_stop_END    (5)
#define PMIC_BUCK_OCP_AUTO_CTRL1_buck5_ocp_auto_stop_START  (6)
#define PMIC_BUCK_OCP_AUTO_CTRL1_buck5_ocp_auto_stop_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK_OCP_AUTO_CTRL2_UNION
 struct description   : BUCK_OCP_AUTO_CTRL2 Register structure definition
                        Address Offset:0x007C Initial:0xFD Width:8
 register description : BUCK OCP自动关断控制寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buckboost_ocp_auto_stop : 1;  /* bit[0]  : BUCKBOOST在发生OCP时是否自动关闭功能选择位。
                                                                  0：仅上报中断，不自动关闭，PMU不下电；(不对产品开放)
                                                                  1：上报中断，不自动关闭，PMU下电。 */
        unsigned char  reserved                : 1;  /* bit[1]  : 保留。 */
        unsigned char  buck14_ocp_auto_stop    : 2;  /* bit[2-3]: BUCK14在发生OCP时是否自动关闭功能选择位。
                                                                  X0：仅上报中断，不自动关闭，PMU不下电；(不对产品开放)
                                                                  01：上报中断，自动关闭，PMU不下电；
                                                                  11：上报中断，自动关闭，PMU下电。 */
        unsigned char  buck13_ocp_auto_stop    : 2;  /* bit[4-5]: BUCK13在发生OCP时是否自动关闭功能选择位。
                                                                  X0：仅上报中断，不自动关闭，PMU不下电；(不对产品开放)
                                                                  01：上报中断，自动关闭，PMU不下电；
                                                                  11：上报中断，自动关闭，PMU下电。 */
        unsigned char  buck9_ocp_auto_stop     : 2;  /* bit[6-7]: BUCK9在发生OCP时是否自动关闭功能选择位。
                                                                  X0：仅上报中断，不自动关闭，PMU不下电；(不对产品开放)
                                                                  01：上报中断，自动关闭，PMU不下电；
                                                                  11：上报中断，自动关闭，PMU下电。 */
    } reg;
} PMIC_BUCK_OCP_AUTO_CTRL2_UNION;
#endif
#define PMIC_BUCK_OCP_AUTO_CTRL2_buckboost_ocp_auto_stop_START  (0)
#define PMIC_BUCK_OCP_AUTO_CTRL2_buckboost_ocp_auto_stop_END    (0)
#define PMIC_BUCK_OCP_AUTO_CTRL2_buck14_ocp_auto_stop_START     (2)
#define PMIC_BUCK_OCP_AUTO_CTRL2_buck14_ocp_auto_stop_END       (3)
#define PMIC_BUCK_OCP_AUTO_CTRL2_buck13_ocp_auto_stop_START     (4)
#define PMIC_BUCK_OCP_AUTO_CTRL2_buck13_ocp_auto_stop_END       (5)
#define PMIC_BUCK_OCP_AUTO_CTRL2_buck9_ocp_auto_stop_START      (6)
#define PMIC_BUCK_OCP_AUTO_CTRL2_buck9_ocp_auto_stop_END        (7)


/*****************************************************************************
 struct               : PMIC_LDO_OCP_AUTO_CTRL0_UNION
 struct description   : LDO_OCP_AUTO_CTRL0 Register structure definition
                        Address Offset:0x007D Initial:0xD5 Width:8
 register description : LDO OCP自动关断控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo9_ocp_auto_stop : 2;  /* bit[0-1]: LDO9在发生OCP时是否自动关闭功能选择位。
                                                             X0：仅上报中断，不自动关闭，PMU不下电；
                                                             01：上报中断，自动关闭，PMU不下电；
                                                             11：上报中断，自动关闭，PMU下电。 */
        unsigned char  ldo8_ocp_auto_stop : 2;  /* bit[2-3]: LDO8在发生OCP时是否自动关闭功能选择位。
                                                             X0：仅上报中断，不自动关闭，PMU不下电；
                                                             01：上报中断，自动关闭，PMU不下电；
                                                             11：上报中断，自动关闭，PMU下电。 */
        unsigned char  ldo2_ocp_auto_stop : 2;  /* bit[4-5]: LDO2在发生OCP时是否自动关闭功能选择位。
                                                             X0：仅上报中断，不自动关闭，PMU不下电；
                                                             01：上报中断，自动关闭，PMU不下电；
                                                             11：上报中断，自动关闭，PMU下电。 */
        unsigned char  ldo0_ocp_auto_stop : 2;  /* bit[6-7]: LDO0在发生OCP时是否自动关闭功能选择位。
                                                             X0：仅上报中断，不自动关闭，PMU不下电；
                                                             01：上报中断，自动关闭，PMU不下电；
                                                             11：上报中断，自动关闭，PMU下电。 */
    } reg;
} PMIC_LDO_OCP_AUTO_CTRL0_UNION;
#endif
#define PMIC_LDO_OCP_AUTO_CTRL0_ldo9_ocp_auto_stop_START  (0)
#define PMIC_LDO_OCP_AUTO_CTRL0_ldo9_ocp_auto_stop_END    (1)
#define PMIC_LDO_OCP_AUTO_CTRL0_ldo8_ocp_auto_stop_START  (2)
#define PMIC_LDO_OCP_AUTO_CTRL0_ldo8_ocp_auto_stop_END    (3)
#define PMIC_LDO_OCP_AUTO_CTRL0_ldo2_ocp_auto_stop_START  (4)
#define PMIC_LDO_OCP_AUTO_CTRL0_ldo2_ocp_auto_stop_END    (5)
#define PMIC_LDO_OCP_AUTO_CTRL0_ldo0_ocp_auto_stop_START  (6)
#define PMIC_LDO_OCP_AUTO_CTRL0_ldo0_ocp_auto_stop_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO_OCP_AUTO_CTRL1_UNION
 struct description   : LDO_OCP_AUTO_CTRL1 Register structure definition
                        Address Offset:0x007E Initial:0x55 Width:8
 register description : LDO OCP自动关断控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo15_ocp_auto_stop : 2;  /* bit[0-1]: LDO15在发生OCP时是否自动关闭功能选择位。
                                                              X0：仅上报中断，不自动关闭，PMU不下电；
                                                              01：上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
        unsigned char  ldo14_ocp_auto_stop : 2;  /* bit[2-3]: LDO14在发生OCP时是否自动关闭功能选择位。
                                                              X0：仅上报中断，不自动关闭，PMU不下电；
                                                              01：上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
        unsigned char  ldo12_ocp_auto_stop : 2;  /* bit[4-5]: LDO12在发生OCP时是否自动关闭功能选择位。
                                                              X0：仅上报中断，不自动关闭，PMU不下电；
                                                              01：上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
        unsigned char  ldo11_ocp_auto_stop : 2;  /* bit[6-7]: LDO11在发生OCP时是否自动关闭功能选择位。
                                                              X0： 仅上报中断，不自动关闭，PMU不下电；
                                                              01： 上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
    } reg;
} PMIC_LDO_OCP_AUTO_CTRL1_UNION;
#endif
#define PMIC_LDO_OCP_AUTO_CTRL1_ldo15_ocp_auto_stop_START  (0)
#define PMIC_LDO_OCP_AUTO_CTRL1_ldo15_ocp_auto_stop_END    (1)
#define PMIC_LDO_OCP_AUTO_CTRL1_ldo14_ocp_auto_stop_START  (2)
#define PMIC_LDO_OCP_AUTO_CTRL1_ldo14_ocp_auto_stop_END    (3)
#define PMIC_LDO_OCP_AUTO_CTRL1_ldo12_ocp_auto_stop_START  (4)
#define PMIC_LDO_OCP_AUTO_CTRL1_ldo12_ocp_auto_stop_END    (5)
#define PMIC_LDO_OCP_AUTO_CTRL1_ldo11_ocp_auto_stop_START  (6)
#define PMIC_LDO_OCP_AUTO_CTRL1_ldo11_ocp_auto_stop_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO_OCP_AUTO_CTRL2_UNION
 struct description   : LDO_OCP_AUTO_CTRL2 Register structure definition
                        Address Offset:0x007F Initial:0x55 Width:8
 register description : LDO OCP自动关断控制寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo20_ocp_auto_stop : 2;  /* bit[0-1]: LDO20在发生OCP时是否自动关闭功能选择位。
                                                              X0：仅上报中断，不自动关闭，PMU不下电；
                                                              01：上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
        unsigned char  ldo19_ocp_auto_stop : 2;  /* bit[2-3]: LDO19在发生OCP时是否自动关闭功能选择位。
                                                              X0：仅上报中断，不自动关闭，PMU不下电；
                                                              01：上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
        unsigned char  ldo17_ocp_auto_stop : 2;  /* bit[4-5]: LDO17在发生OCP时是否自动关闭功能选择位。
                                                              X0：仅上报中断，不自动关闭，PMU不下电；
                                                              01：上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
        unsigned char  ldo16_ocp_auto_stop : 2;  /* bit[6-7]: LDO16在发生OCP时是否自动关闭功能选择位。
                                                              X0：仅上报中断，不自动关闭，PMU不下电；
                                                              01：上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
    } reg;
} PMIC_LDO_OCP_AUTO_CTRL2_UNION;
#endif
#define PMIC_LDO_OCP_AUTO_CTRL2_ldo20_ocp_auto_stop_START  (0)
#define PMIC_LDO_OCP_AUTO_CTRL2_ldo20_ocp_auto_stop_END    (1)
#define PMIC_LDO_OCP_AUTO_CTRL2_ldo19_ocp_auto_stop_START  (2)
#define PMIC_LDO_OCP_AUTO_CTRL2_ldo19_ocp_auto_stop_END    (3)
#define PMIC_LDO_OCP_AUTO_CTRL2_ldo17_ocp_auto_stop_START  (4)
#define PMIC_LDO_OCP_AUTO_CTRL2_ldo17_ocp_auto_stop_END    (5)
#define PMIC_LDO_OCP_AUTO_CTRL2_ldo16_ocp_auto_stop_START  (6)
#define PMIC_LDO_OCP_AUTO_CTRL2_ldo16_ocp_auto_stop_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO_OCP_AUTO_CTRL3_UNION
 struct description   : LDO_OCP_AUTO_CTRL3 Register structure definition
                        Address Offset:0x0080 Initial:0xDF Width:8
 register description : LDO OCP自动关断控制寄存器3。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo27_ocp_auto_stop : 2;  /* bit[0-1]: LDO27在发生OCP时是否自动关闭功能选择位。
                                                              X0：仅上报中断，不自动关闭，PMU不下电；
                                                              01：上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
        unsigned char  ldo26_ocp_auto_stop : 2;  /* bit[2-3]: LDO26在发生OCP时是否自动关闭功能选择位。
                                                              X0：仅上报中断，不自动关闭，PMU不下电；
                                                              01：上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
        unsigned char  ldo24_ocp_auto_stop : 2;  /* bit[4-5]: LDO24在发生OCP时是否自动关闭功能选择位。
                                                              X0：仅上报中断，不自动关闭，PMU不下电；
                                                              01：上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
        unsigned char  ldo23_ocp_auto_stop : 2;  /* bit[6-7]: LDO23在发生OCP时是否自动关闭功能选择位。
                                                              X0：仅上报中断，不自动关闭，PMU不下电；
                                                              01：上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
    } reg;
} PMIC_LDO_OCP_AUTO_CTRL3_UNION;
#endif
#define PMIC_LDO_OCP_AUTO_CTRL3_ldo27_ocp_auto_stop_START  (0)
#define PMIC_LDO_OCP_AUTO_CTRL3_ldo27_ocp_auto_stop_END    (1)
#define PMIC_LDO_OCP_AUTO_CTRL3_ldo26_ocp_auto_stop_START  (2)
#define PMIC_LDO_OCP_AUTO_CTRL3_ldo26_ocp_auto_stop_END    (3)
#define PMIC_LDO_OCP_AUTO_CTRL3_ldo24_ocp_auto_stop_START  (4)
#define PMIC_LDO_OCP_AUTO_CTRL3_ldo24_ocp_auto_stop_END    (5)
#define PMIC_LDO_OCP_AUTO_CTRL3_ldo23_ocp_auto_stop_START  (6)
#define PMIC_LDO_OCP_AUTO_CTRL3_ldo23_ocp_auto_stop_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO_OCP_AUTO_CTRL4_UNION
 struct description   : LDO_OCP_AUTO_CTRL4 Register structure definition
                        Address Offset:0x0081 Initial:0x55 Width:8
 register description : LDO OCP自动关断控制寄存器4。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo36_ocp_auto_stop : 2;  /* bit[0-1]: LDO36在发生OCP时是否自动关闭功能选择位。
                                                              X0：仅上报中断，不自动关闭，PMU不下电；
                                                              01：上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
        unsigned char  ldo34_ocp_auto_stop : 2;  /* bit[2-3]: LDO34在发生OCP时是否自动关闭功能选择位。
                                                              X0：仅上报中断，不自动关闭，PMU不下电；
                                                              01：上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
        unsigned char  ldo32_ocp_auto_stop : 2;  /* bit[4-5]: LDO32在发生OCP时是否自动关闭功能选择位。
                                                              X0：仅上报中断，不自动关闭，PMU不下电；
                                                              01：上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
        unsigned char  ldo30_ocp_auto_stop : 2;  /* bit[6-7]: LDO30在发生OCP时是否自动关闭功能选择位。
                                                              X0：仅上报中断，不自动关闭，PMU不下电；
                                                              01：上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
    } reg;
} PMIC_LDO_OCP_AUTO_CTRL4_UNION;
#endif
#define PMIC_LDO_OCP_AUTO_CTRL4_ldo36_ocp_auto_stop_START  (0)
#define PMIC_LDO_OCP_AUTO_CTRL4_ldo36_ocp_auto_stop_END    (1)
#define PMIC_LDO_OCP_AUTO_CTRL4_ldo34_ocp_auto_stop_START  (2)
#define PMIC_LDO_OCP_AUTO_CTRL4_ldo34_ocp_auto_stop_END    (3)
#define PMIC_LDO_OCP_AUTO_CTRL4_ldo32_ocp_auto_stop_START  (4)
#define PMIC_LDO_OCP_AUTO_CTRL4_ldo32_ocp_auto_stop_END    (5)
#define PMIC_LDO_OCP_AUTO_CTRL4_ldo30_ocp_auto_stop_START  (6)
#define PMIC_LDO_OCP_AUTO_CTRL4_ldo30_ocp_auto_stop_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO_OCP_AUTO_CTRL5_UNION
 struct description   : LDO_OCP_AUTO_CTRL5 Register structure definition
                        Address Offset:0x0082 Initial:0x55 Width:8
 register description : LDO OCP自动关断控制寄存器5。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo45_ocp_auto_stop : 2;  /* bit[0-1]: LDO45在发生OCP时是否自动关闭功能选择位。
                                                              X0：仅上报中断，不自动关闭，PMU不下电；
                                                              01：上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
        unsigned char  ldo44_ocp_auto_stop : 2;  /* bit[2-3]: LDO44在发生OCP时是否自动关闭功能选择位。
                                                              X0：仅上报中断，不自动关闭，PMU不下电；
                                                              01：上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
        unsigned char  ldo43_ocp_auto_stop : 2;  /* bit[4-5]: LDO43在发生OCP时是否自动关闭功能选择位。
                                                              X0：仅上报中断，不自动关闭，PMU不下电；
                                                              01：上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
        unsigned char  ldo37_ocp_auto_stop : 2;  /* bit[6-7]: LDO37在发生OCP时是否自动关闭功能选择位。
                                                              X0：仅上报中断，不自动关闭，PMU不下电；
                                                              01：上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
    } reg;
} PMIC_LDO_OCP_AUTO_CTRL5_UNION;
#endif
#define PMIC_LDO_OCP_AUTO_CTRL5_ldo45_ocp_auto_stop_START  (0)
#define PMIC_LDO_OCP_AUTO_CTRL5_ldo45_ocp_auto_stop_END    (1)
#define PMIC_LDO_OCP_AUTO_CTRL5_ldo44_ocp_auto_stop_START  (2)
#define PMIC_LDO_OCP_AUTO_CTRL5_ldo44_ocp_auto_stop_END    (3)
#define PMIC_LDO_OCP_AUTO_CTRL5_ldo43_ocp_auto_stop_START  (4)
#define PMIC_LDO_OCP_AUTO_CTRL5_ldo43_ocp_auto_stop_END    (5)
#define PMIC_LDO_OCP_AUTO_CTRL5_ldo37_ocp_auto_stop_START  (6)
#define PMIC_LDO_OCP_AUTO_CTRL5_ldo37_ocp_auto_stop_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO_OCP_AUTO_CTRL6_UNION
 struct description   : LDO_OCP_AUTO_CTRL6 Register structure definition
                        Address Offset:0x0083 Initial:0xD7 Width:8
 register description : LDO OCP自动关断控制寄存器6。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo54_ocp_auto_stop : 2;  /* bit[0-1]: LDO54在发生OCP时是否自动关闭功能选择位。
                                                              X0：仅上报中断，不自动关闭，PMU不下电；
                                                              01：上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
        unsigned char  ldo53_ocp_auto_stop : 2;  /* bit[2-3]: LDO53在发生OCP时是否自动关闭功能选择位。
                                                              X0：仅上报中断，不自动关闭，PMU不下电；
                                                              01：上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
        unsigned char  ldo52_ocp_auto_stop : 2;  /* bit[4-5]: LDO52在发生OCP时是否自动关闭功能选择位。
                                                              X0：仅上报中断，不自动关闭，PMU不下电；
                                                              01：上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
        unsigned char  ldo51_ocp_auto_stop : 2;  /* bit[6-7]: LDO51在发生OCP时是否自动关闭功能选择位。
                                                              X0：仅上报中断，不自动关闭，PMU不下电；
                                                              01：上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
    } reg;
} PMIC_LDO_OCP_AUTO_CTRL6_UNION;
#endif
#define PMIC_LDO_OCP_AUTO_CTRL6_ldo54_ocp_auto_stop_START  (0)
#define PMIC_LDO_OCP_AUTO_CTRL6_ldo54_ocp_auto_stop_END    (1)
#define PMIC_LDO_OCP_AUTO_CTRL6_ldo53_ocp_auto_stop_START  (2)
#define PMIC_LDO_OCP_AUTO_CTRL6_ldo53_ocp_auto_stop_END    (3)
#define PMIC_LDO_OCP_AUTO_CTRL6_ldo52_ocp_auto_stop_START  (4)
#define PMIC_LDO_OCP_AUTO_CTRL6_ldo52_ocp_auto_stop_END    (5)
#define PMIC_LDO_OCP_AUTO_CTRL6_ldo51_ocp_auto_stop_START  (6)
#define PMIC_LDO_OCP_AUTO_CTRL6_ldo51_ocp_auto_stop_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO_OCP_AUTO_CTRL7_UNION
 struct description   : LDO_OCP_AUTO_CTRL7 Register structure definition
                        Address Offset:0x0084 Initial:0x77 Width:8
 register description : LDO OCP自动关断控制寄存器7。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo_buf1_ocp_auto_stop : 2;  /* bit[0-1]: LDO_BUF1在发生OCP时是否自动关闭功能选择位。
                                                                 X0：仅上报中断，不自动关闭，PMU不下电；
                                                                 01：上报中断，自动关闭，PMU不下电；
                                                                 11：上报中断，自动关闭，PMU下电。 */
        unsigned char  ldo58_ocp_auto_stop    : 2;  /* bit[2-3]: LDO58在发生OCP时是否自动关闭功能选择位。
                                                                 X0：仅上报中断，不自动关闭，PMU不下电；
                                                                 01：上报中断，自动关闭，PMU不下电；
                                                                 11：上报中断，自动关闭，PMU下电。 */
        unsigned char  ldo56_ocp_auto_stop    : 2;  /* bit[4-5]: LDO56在发生OCP时是否自动关闭功能选择位。
                                                                 X0：仅上报中断，不自动关闭，PMU不下电；
                                                                 01：上报中断，自动关闭，PMU不下电；
                                                                 11：上报中断，自动关闭，PMU下电。 */
        unsigned char  ldo55_ocp_auto_stop    : 2;  /* bit[6-7]: LDO55在发生OCP时是否自动关闭功能选择位。
                                                                 X0：仅上报中断，不自动关闭，PMU不下电；
                                                                 01：上报中断，自动关闭，PMU不下电；
                                                                 11：上报中断，自动关闭，PMU下电。 */
    } reg;
} PMIC_LDO_OCP_AUTO_CTRL7_UNION;
#endif
#define PMIC_LDO_OCP_AUTO_CTRL7_ldo_buf1_ocp_auto_stop_START  (0)
#define PMIC_LDO_OCP_AUTO_CTRL7_ldo_buf1_ocp_auto_stop_END    (1)
#define PMIC_LDO_OCP_AUTO_CTRL7_ldo58_ocp_auto_stop_START     (2)
#define PMIC_LDO_OCP_AUTO_CTRL7_ldo58_ocp_auto_stop_END       (3)
#define PMIC_LDO_OCP_AUTO_CTRL7_ldo56_ocp_auto_stop_START     (4)
#define PMIC_LDO_OCP_AUTO_CTRL7_ldo56_ocp_auto_stop_END       (5)
#define PMIC_LDO_OCP_AUTO_CTRL7_ldo55_ocp_auto_stop_START     (6)
#define PMIC_LDO_OCP_AUTO_CTRL7_ldo55_ocp_auto_stop_END       (7)


/*****************************************************************************
 struct               : PMIC_LDO_OCP_AUTO_CTRL8_UNION
 struct description   : LDO_OCP_AUTO_CTRL8 Register structure definition
                        Address Offset:0x0085 Initial:0xD5 Width:8
 register description : LDO OCP自动关断控制寄存器8。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lsw21_ocp_auto_stop   : 2;  /* bit[0-1]: LSW21在发生OCP时是否自动关闭功能选择位。
                                                                X0：仅上报中断，不自动关闭，PMU不下电；
                                                                01：上报中断，自动关闭，PMU不下电；
                                                                11：上报中断，自动关闭，PMU下电。 */
        unsigned char  lsw18_ocp_auto_stop   : 2;  /* bit[2-3]: LSW18在发生OCP时是否自动关闭功能选择位。
                                                                X0：仅上报中断，不自动关闭，PMU不下电；
                                                                01：上报中断，自动关闭，PMU不下电；
                                                                11：上报中断，自动关闭，PMU下电。 */
        unsigned char  lsw4_ocp_auto_stop    : 2;  /* bit[4-5]: LSW4在发生OCP时是否自动关闭功能选择位。
                                                                X0：仅上报中断，不自动关闭，PMU不下电；
                                                                01：上报中断，自动关闭，PMU不下电；
                                                                11：上报中断，自动关闭，PMU下电。 */
        unsigned char  ldo_buf_ocp_auto_stop : 2;  /* bit[6-7]: LDO_BUF在发生OCP时是否自动关闭功能选择位。
                                                                X0：仅上报中断，不自动关闭，PMU不下电；
                                                                01：上报中断，自动关闭，PMU不下电；
                                                                11：上报中断，自动关闭，PMU下电。 */
    } reg;
} PMIC_LDO_OCP_AUTO_CTRL8_UNION;
#endif
#define PMIC_LDO_OCP_AUTO_CTRL8_lsw21_ocp_auto_stop_START    (0)
#define PMIC_LDO_OCP_AUTO_CTRL8_lsw21_ocp_auto_stop_END      (1)
#define PMIC_LDO_OCP_AUTO_CTRL8_lsw18_ocp_auto_stop_START    (2)
#define PMIC_LDO_OCP_AUTO_CTRL8_lsw18_ocp_auto_stop_END      (3)
#define PMIC_LDO_OCP_AUTO_CTRL8_lsw4_ocp_auto_stop_START     (4)
#define PMIC_LDO_OCP_AUTO_CTRL8_lsw4_ocp_auto_stop_END       (5)
#define PMIC_LDO_OCP_AUTO_CTRL8_ldo_buf_ocp_auto_stop_START  (6)
#define PMIC_LDO_OCP_AUTO_CTRL8_ldo_buf_ocp_auto_stop_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO_OCP_AUTO_CTRL9_UNION
 struct description   : LDO_OCP_AUTO_CTRL9 Register structure definition
                        Address Offset:0x0086 Initial:0xC0 Width:8
 register description : LDO OCP自动关断控制寄存器9。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reserved            : 6;  /* bit[0-5]:  */
        unsigned char  lsw37_ocp_auto_stop : 2;  /* bit[6-7]: LSW37在发生OCP时是否自动关闭功能选择位。
                                                              X0：仅上报中断，不自动关闭，PMU不下电；
                                                              01：上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
    } reg;
} PMIC_LDO_OCP_AUTO_CTRL9_UNION;
#endif
#define PMIC_LDO_OCP_AUTO_CTRL9_lsw37_ocp_auto_stop_START  (6)
#define PMIC_LDO_OCP_AUTO_CTRL9_lsw37_ocp_auto_stop_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK_SCP_AUTO_CTRL0_UNION
 struct description   : BUCK_SCP_AUTO_CTRL0 Register structure definition
                        Address Offset:0x0087 Initial:0xFF Width:8
 register description : BUCK SCP自动关断控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck3_scp_auto_stop : 2;  /* bit[0-1]: BUCK3在发生SCP时是否自动关闭功能选择位。
                                                              X0：仅上报中断，不自动关闭，PMU不下电；(不对产品开放)
                                                              01：上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
        unsigned char  buck2_scp_auto_stop : 2;  /* bit[2-3]: BUCK2在发生SCP时是否自动关闭功能选择位。
                                                              X0：仅上报中断，不自动关闭，PMU不下电；(不对产品开放)
                                                              01：上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
        unsigned char  buck1_scp_auto_stop : 2;  /* bit[4-5]: BUCK1在发生SCP时是否自动关闭功能选择位。
                                                              X0：仅上报中断，不自动关闭，PMU不下电；(不对产品开放)
                                                              01：上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
        unsigned char  buck0_scp_auto_stop : 2;  /* bit[6-7]: BUCK0在发生SCP时是否自动关闭功能选择位。
                                                              X0：仅上报中断，不自动关闭，PMU不下电；(不对产品开放)
                                                              01：上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
    } reg;
} PMIC_BUCK_SCP_AUTO_CTRL0_UNION;
#endif
#define PMIC_BUCK_SCP_AUTO_CTRL0_buck3_scp_auto_stop_START  (0)
#define PMIC_BUCK_SCP_AUTO_CTRL0_buck3_scp_auto_stop_END    (1)
#define PMIC_BUCK_SCP_AUTO_CTRL0_buck2_scp_auto_stop_START  (2)
#define PMIC_BUCK_SCP_AUTO_CTRL0_buck2_scp_auto_stop_END    (3)
#define PMIC_BUCK_SCP_AUTO_CTRL0_buck1_scp_auto_stop_START  (4)
#define PMIC_BUCK_SCP_AUTO_CTRL0_buck1_scp_auto_stop_END    (5)
#define PMIC_BUCK_SCP_AUTO_CTRL0_buck0_scp_auto_stop_START  (6)
#define PMIC_BUCK_SCP_AUTO_CTRL0_buck0_scp_auto_stop_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK_SCP_AUTO_CTRL1_UNION
 struct description   : BUCK_SCP_AUTO_CTRL1 Register structure definition
                        Address Offset:0x0088 Initial:0xFF Width:8
 register description : BUCK SCP自动关断控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck8_scp_auto_stop : 2;  /* bit[0-1]: BUCK8在发生SCP时是否自动关闭功能选择位。
                                                              X0：仅上报中断，不自动关闭，PMU不下电；(不对产品开放)
                                                              01：上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
        unsigned char  buck7_scp_auto_stop : 2;  /* bit[2-3]: BUCK7在发生SCP时是否自动关闭功能选择位。
                                                              X0：仅上报中断，不自动关闭，PMU不下电；(不对产品开放)
                                                              01：上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
        unsigned char  buck6_scp_auto_stop : 2;  /* bit[4-5]: BUCK6在发生SCP时是否自动关闭功能选择位。
                                                              X0：仅上报中断，不自动关闭，PMU不下电；(不对产品开放)
                                                              01：上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
        unsigned char  buck5_scp_auto_stop : 2;  /* bit[6-7]: BUCK5在发生SCP时是否自动关闭功能选择位。
                                                              X0：仅上报中断，不自动关闭，PMU不下电；(不对产品开放)
                                                              01：上报中断，自动关闭，PMU不下电；
                                                              11：上报中断，自动关闭，PMU下电。 */
    } reg;
} PMIC_BUCK_SCP_AUTO_CTRL1_UNION;
#endif
#define PMIC_BUCK_SCP_AUTO_CTRL1_buck8_scp_auto_stop_START  (0)
#define PMIC_BUCK_SCP_AUTO_CTRL1_buck8_scp_auto_stop_END    (1)
#define PMIC_BUCK_SCP_AUTO_CTRL1_buck7_scp_auto_stop_START  (2)
#define PMIC_BUCK_SCP_AUTO_CTRL1_buck7_scp_auto_stop_END    (3)
#define PMIC_BUCK_SCP_AUTO_CTRL1_buck6_scp_auto_stop_START  (4)
#define PMIC_BUCK_SCP_AUTO_CTRL1_buck6_scp_auto_stop_END    (5)
#define PMIC_BUCK_SCP_AUTO_CTRL1_buck5_scp_auto_stop_START  (6)
#define PMIC_BUCK_SCP_AUTO_CTRL1_buck5_scp_auto_stop_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK_SCP_AUTO_CTRL2_UNION
 struct description   : BUCK_SCP_AUTO_CTRL2 Register structure definition
                        Address Offset:0x0089 Initial:0xFD Width:8
 register description : BUCK SCP自动关断控制寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buckboost_scp_auto_stop : 1;  /* bit[0]  : BUCKBOOST在发生SCP时是否自动关闭功能选择位。
                                                                  0：仅上报中断，不自动关闭，PMU不下电；(不对产品开放)
                                                                  1：上报中断，不自动关闭，PMU下电。 */
        unsigned char  reserved                : 1;  /* bit[1]  : 保留。 */
        unsigned char  buck14_scp_auto_stop    : 2;  /* bit[2-3]: BUCK14在发生SCP时是否自动关闭功能选择位。
                                                                  X0：仅上报中断，不自动关闭，PMU不下电；
                                                                  01：上报中断，自动关闭，PMU不下电；
                                                                  11：上报中断，自动关闭，PMU下电。 */
        unsigned char  buck13_scp_auto_stop    : 2;  /* bit[4-5]: BUCK13在发生SCP时是否自动关闭功能选择位。
                                                                  X0：仅上报中断，不自动关闭，PMU不下电；
                                                                  01：上报中断，自动关闭，PMU不下电；
                                                                  11：上报中断，自动关闭，PMU下电。 */
        unsigned char  buck9_scp_auto_stop     : 2;  /* bit[6-7]: BUCK9在发生SCP时是否自动关闭功能选择位。
                                                                  X0：仅上报中断，不自动关闭，PMU不下电；(不对产品开放)
                                                                  01：上报中断，自动关闭，PMU不下电；
                                                                  11：上报中断，自动关闭，PMU下电。 */
    } reg;
} PMIC_BUCK_SCP_AUTO_CTRL2_UNION;
#endif
#define PMIC_BUCK_SCP_AUTO_CTRL2_buckboost_scp_auto_stop_START  (0)
#define PMIC_BUCK_SCP_AUTO_CTRL2_buckboost_scp_auto_stop_END    (0)
#define PMIC_BUCK_SCP_AUTO_CTRL2_buck14_scp_auto_stop_START     (2)
#define PMIC_BUCK_SCP_AUTO_CTRL2_buck14_scp_auto_stop_END       (3)
#define PMIC_BUCK_SCP_AUTO_CTRL2_buck13_scp_auto_stop_START     (4)
#define PMIC_BUCK_SCP_AUTO_CTRL2_buck13_scp_auto_stop_END       (5)
#define PMIC_BUCK_SCP_AUTO_CTRL2_buck9_scp_auto_stop_START      (6)
#define PMIC_BUCK_SCP_AUTO_CTRL2_buck9_scp_auto_stop_END        (7)


/*****************************************************************************
 struct               : PMIC_BUCK_OVP_AUTO_CTRL0_UNION
 struct description   : BUCK_OVP_AUTO_CTRL0 Register structure definition
                        Address Offset:0x008A Initial:0x01 Width:8
 register description : BUCK OVP自动关断控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buckboost_ovp_auto_stop : 1;  /* bit[0]  : BUCKBOOST在发生OVP时是否自动关闭功能选择位。
                                                                  0：仅上报中断，不自动关闭，PMU不下电；(不对产品开放)
                                                                  1：上报中断，不自动关闭，PMU下电。 */
        unsigned char  reserved                : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_BUCK_OVP_AUTO_CTRL0_UNION;
#endif
#define PMIC_BUCK_OVP_AUTO_CTRL0_buckboost_ovp_auto_stop_START  (0)
#define PMIC_BUCK_OVP_AUTO_CTRL0_buckboost_ovp_auto_stop_END    (0)


/*****************************************************************************
 struct               : PMIC_EXT_FAULT_AUTO_CTRL_UNION
 struct description   : EXT_FAULT_AUTO_CTRL Register structure definition
                        Address Offset:0x008B Initial:0x01 Width:8
 register description : 外部扩展芯片异常控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  fault_n_auto_stop : 1;  /* bit[0]  : 外部扩展芯片发生FAULT_N异常时是否下电功能选择位。
                                                            0：上报中断，PMU不下电；
                                                            1：上报中断，PMU下电。 */
        unsigned char  reserved          : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_EXT_FAULT_AUTO_CTRL_UNION;
#endif
#define PMIC_EXT_FAULT_AUTO_CTRL_fault_n_auto_stop_START  (0)
#define PMIC_EXT_FAULT_AUTO_CTRL_fault_n_auto_stop_END    (0)


/*****************************************************************************
 struct               : PMIC_OCP_DEB_CTRL0_UNION
 struct description   : OCP_DEB_CTRL0 Register structure definition
                        Address Offset:0x008D Initial:0x81 Width:8
 register description : OCP和SCP滤波时间控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo_ocp_deb_sel  : 2;  /* bit[0-1]: LDO的OCP滤波时间，滤波时间不支持动态切换。。
                                                           00：0.5ms
                                                           01：1ms；
                                                           10：2ms；
                                                           11：4ms。 
                                                           注：寄存器需要将寄存器LOCK配置为8'h7D，此寄存器才能配置生效。读不受限。 */
        unsigned char  buck_ocp_deb_sel : 2;  /* bit[2-3]: BUCK的OCP，滤波时间选择。滤波时间不支持动态切换。
                                                           00：60us（非绝对60us，可能是90us或120us等较小值）；
                                                           01：0.5ms；
                                                           10：1ms；
                                                           11：2ms。 
                                                            注：寄存器需要将寄存器LOCK配置为8'h7D，此寄存器才能配置生效。读不受限。 */
        unsigned char  buck_scp_deb_sel : 2;  /* bit[4-5]: BUCK的SCP，滤波时间选择。滤波时间不支持动态切换。
                                                           00：60us（非绝对60us，可能是90us或120us等较小值）；
                                                           01：0.5ms；
                                                           10：1ms；
                                                           11：2ms。 
                                                            注：寄存器需要将寄存器LOCK配置为8'h7D，此寄存器才能配置生效。读不受限。 */
        unsigned char  fault_n_deb_sel  : 2;  /* bit[6-7]: 外部扩展芯片FAULT_N，滤波时间选择。滤波时间不支持动态切换。
                                                           00：60us（非绝对60us，可能是90us或120us等较小值）；
                                                           01：0.5ms；
                                                           10：1ms；
                                                           11：2ms。 
                                                            注：寄存器需要将寄存器LOCK配置为8'h7D，此寄存器才能配置生效。读不受限。 */
    } reg;
} PMIC_OCP_DEB_CTRL0_UNION;
#endif
#define PMIC_OCP_DEB_CTRL0_ldo_ocp_deb_sel_START   (0)
#define PMIC_OCP_DEB_CTRL0_ldo_ocp_deb_sel_END     (1)
#define PMIC_OCP_DEB_CTRL0_buck_ocp_deb_sel_START  (2)
#define PMIC_OCP_DEB_CTRL0_buck_ocp_deb_sel_END    (3)
#define PMIC_OCP_DEB_CTRL0_buck_scp_deb_sel_START  (4)
#define PMIC_OCP_DEB_CTRL0_buck_scp_deb_sel_END    (5)
#define PMIC_OCP_DEB_CTRL0_fault_n_deb_sel_START   (6)
#define PMIC_OCP_DEB_CTRL0_fault_n_deb_sel_END     (7)


/*****************************************************************************
 struct               : PMIC_OCP_DEB_CTRL1_UNION
 struct description   : OCP_DEB_CTRL1 Register structure definition
                        Address Offset:0x008E Initial:0x01 Width:8
 register description : OCP和SCP滤波时间控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  vin_ldoh_deb_sel : 2;  /* bit[0-1]: vin_ldoh的滤波时间。滤波时间不支持动态切换。
                                                           00：0.5ms
                                                           01：1ms；
                                                           10：2ms；
                                                           11：4ms。 
                                                            注：寄存器需要将寄存器LOCK配置为8'h7D，此寄存器才能配置生效。读不受限。 */
        unsigned char  reserved         : 6;  /* bit[2-7]: 保留。 */
    } reg;
} PMIC_OCP_DEB_CTRL1_UNION;
#endif
#define PMIC_OCP_DEB_CTRL1_vin_ldoh_deb_sel_START  (0)
#define PMIC_OCP_DEB_CTRL1_vin_ldoh_deb_sel_END    (1)


/*****************************************************************************
 struct               : PMIC_OCP_DEB_CTRL2_UNION
 struct description   : OCP_DEB_CTRL2 Register structure definition
                        Address Offset:0x008F Initial:0x10 Width:8
 register description : OCP和SCP滤波时间控制寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buckboost_ocp_deb_sel : 2;  /* bit[0-1]: BUCKBOOST的OCP，滤波时间选择。滤波时间不支持动态切换。
                                                                00：60us（非绝对60us，可能是90us或120us等较小值）；
                                                                01：0.5ms；
                                                                10：1ms；
                                                                11：2ms。 
                                                                 注：寄存器需要将寄存器LOCK配置为8'h7D，此寄存器才能配置生效。读不受限。 */
        unsigned char  buckboost_scp_deb_sel : 2;  /* bit[2-3]: BUCKBOOST的SCP，滤波时间选择。滤波时间不支持动态切换。
                                                                00：60us（非绝对60us，可能是90us或120us等较小值）；
                                                                01：0.5ms；
                                                                10：1ms；
                                                                11：2ms。 
                                                                 注：寄存器需要将寄存器LOCK配置为8'h7D，此寄存器才能配置生效。读不受限。 */
        unsigned char  buckboost_ovp_deb_sel : 2;  /* bit[4-5]: BUCKBOOST的OVP，滤波时间选择。滤波时间不支持动态切换。
                                                                00：0us；
                                                                01：30us；
                                                                10：60us；
                                                                11：360us。 
                                                                 注：寄存器需要将寄存器LOCK配置为8'h7D，此寄存器才能配置生效。读不受限。 */
        unsigned char  reserved              : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_OCP_DEB_CTRL2_UNION;
#endif
#define PMIC_OCP_DEB_CTRL2_buckboost_ocp_deb_sel_START  (0)
#define PMIC_OCP_DEB_CTRL2_buckboost_ocp_deb_sel_END    (1)
#define PMIC_OCP_DEB_CTRL2_buckboost_scp_deb_sel_START  (2)
#define PMIC_OCP_DEB_CTRL2_buckboost_scp_deb_sel_END    (3)
#define PMIC_OCP_DEB_CTRL2_buckboost_ovp_deb_sel_START  (4)
#define PMIC_OCP_DEB_CTRL2_buckboost_ovp_deb_sel_END    (5)


/*****************************************************************************
 struct               : PMIC_PWROFF_DEB_CTRL_UNION
 struct description   : PWROFF_DEB_CTRL Register structure definition
                        Address Offset:0x0090 Initial:0x07 Width:8
 register description : 欠压关机滤波时间选择寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  vsys_pwroff_deb_sel : 3;  /* bit[0-2]: vsys小于2.6V指示信号去抖时间。滤波时间不支持动态切换。
                                                              000：0ms（非绝对0可能是30us或60us等较小值）；
                                                              001：0.5ms；
                                                              010：1ms；
                                                              011：2ms；
                                                              100：4ms；
                                                              101：20ms；
                                                              110：40ms；
                                                              111：80ms。 
                                                              注：寄存器需要将寄存器LOCK配置为8'h7D，此寄存器才能配置生效。读不受限。 */
        unsigned char  reserved            : 5;  /* bit[3-7]: 保留。 */
    } reg;
} PMIC_PWROFF_DEB_CTRL_UNION;
#endif
#define PMIC_PWROFF_DEB_CTRL_vsys_pwroff_deb_sel_START  (0)
#define PMIC_PWROFF_DEB_CTRL_vsys_pwroff_deb_sel_END    (2)


/*****************************************************************************
 struct               : PMIC_VSYS_DROP_DEB_CTRL_UNION
 struct description   : VSYS_DROP_DEB_CTRL Register structure definition
                        Address Offset:0x0091 Initial:0x02 Width:8
 register description : VSYS跌落滤波时间选择寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  vsys_drop_deb_sel : 3;  /* bit[0-2]: vsys跌落检测信号去抖时间。滤波时间不支持动态切换。
                                                            000：0uS（非绝对0可能是30us或60us等较小值）；
                                                            001：30uS；
                                                            010：90uS；
                                                            011：150uS；
                                                            100：300uS；
                                                            101：480uS；
                                                            110：510uS；
                                                            111：690uS。 
                                                            注：寄存器需要将寄存器LOCK配置为8'h7D，此寄存器才能配置生效。读不受限。 */
        unsigned char  reserved          : 5;  /* bit[3-7]: 保留。 */
    } reg;
} PMIC_VSYS_DROP_DEB_CTRL_UNION;
#endif
#define PMIC_VSYS_DROP_DEB_CTRL_vsys_drop_deb_sel_START  (0)
#define PMIC_VSYS_DROP_DEB_CTRL_vsys_drop_deb_sel_END    (2)


/*****************************************************************************
 struct               : PMIC_OCP_SCP_ONOFF_UNION
 struct description   : OCP_SCP_ONOFF Register structure definition
                        Address Offset:0x0092 Initial:0xFF Width:8
 register description : OCP和SCP滤波开关寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  en_vin_ldoh_deb      : 1;  /* bit[0]: vin_ldoh滤波功能使能位。
                                                             0：vin_ldoh 滤波不使能；
                                                             1：vin_ldoh 滤波使能。
                                                             注：寄存器需要将寄存器LOCK配置为8'h7D，此寄存器才能配置生效。读不受限。 */
        unsigned char  en_ldo_ocp_deb       : 1;  /* bit[1]: LDO OCP滤波功能使能位。
                                                             0：LDO OCP 滤波不使能；
                                                             1：LDO OCP 滤波使能。
                                                             注：寄存器需要将寄存器LOCK配置为8'h7D，此寄存器才能配置生效。读不受限。 */
        unsigned char  en_buck_ocp_deb      : 1;  /* bit[2]: BUCK OCP滤波功能使能位。
                                                             0：BUCK OCP 滤波不使能；
                                                             1：BUCK OCP 滤波使能。
                                                             注：寄存器需要将寄存器LOCK配置为8'h7D，此寄存器才能配置生效。读不受限。 */
        unsigned char  en_buck_scp_deb      : 1;  /* bit[3]: BUCK scp滤波功能使能位。
                                                             0：BUCK scp 滤波不使能；
                                                             1：BUCK scp 滤波使能。
                                                             注：寄存器需要将寄存器LOCK配置为8'h7D，此寄存器才能配置生效。读不受限。 */
        unsigned char  en_buckboost_ocp_deb : 1;  /* bit[4]: BUCKBOOST OCP滤波功能使能位。
                                                             0：BUCKBOOST OCP 滤波不使能；
                                                             1：BUCKBOOST OCP 滤波使能。
                                                             注：寄存器需要将寄存器LOCK配置为8'h7D，此寄存器才能配置生效。读不受限。 */
        unsigned char  en_buckboost_scp_deb : 1;  /* bit[5]: BUCKBOOST SCP滤波功能使能位。
                                                             0：BUCKBOOST SCP 滤波不使能；
                                                             1：BUCKBOOST SCP 滤波使能。
                                                             注：寄存器需要将寄存器LOCK配置为8'h7D，此寄存器才能配置生效。读不受限。 */
        unsigned char  en_buckboost_ovp_deb : 1;  /* bit[6]: BUCKBOOST OVP滤波功能使能位。
                                                             0：BUCKBOOST OVP 滤波不使能；
                                                             1：BUCKBOOST OVP 滤波使能。
                                                             注：寄存器需要将寄存器LOCK配置为8'h7D，此寄存器才能配置生效。读不受限。 */
        unsigned char  en_fault_n_deb       : 1;  /* bit[7]: 外部扩展芯片FAULT_N滤波功能使能位。
                                                             0：FAULT_N 滤波不使能；
                                                             1：FAULT_N 滤波使能。
                                                             注：寄存器需要将寄存器LOCK配置为8'h7D，此寄存器才能配置生效。读不受限。 */
    } reg;
} PMIC_OCP_SCP_ONOFF_UNION;
#endif
#define PMIC_OCP_SCP_ONOFF_en_vin_ldoh_deb_START       (0)
#define PMIC_OCP_SCP_ONOFF_en_vin_ldoh_deb_END         (0)
#define PMIC_OCP_SCP_ONOFF_en_ldo_ocp_deb_START        (1)
#define PMIC_OCP_SCP_ONOFF_en_ldo_ocp_deb_END          (1)
#define PMIC_OCP_SCP_ONOFF_en_buck_ocp_deb_START       (2)
#define PMIC_OCP_SCP_ONOFF_en_buck_ocp_deb_END         (2)
#define PMIC_OCP_SCP_ONOFF_en_buck_scp_deb_START       (3)
#define PMIC_OCP_SCP_ONOFF_en_buck_scp_deb_END         (3)
#define PMIC_OCP_SCP_ONOFF_en_buckboost_ocp_deb_START  (4)
#define PMIC_OCP_SCP_ONOFF_en_buckboost_ocp_deb_END    (4)
#define PMIC_OCP_SCP_ONOFF_en_buckboost_scp_deb_START  (5)
#define PMIC_OCP_SCP_ONOFF_en_buckboost_scp_deb_END    (5)
#define PMIC_OCP_SCP_ONOFF_en_buckboost_ovp_deb_START  (6)
#define PMIC_OCP_SCP_ONOFF_en_buckboost_ovp_deb_END    (6)
#define PMIC_OCP_SCP_ONOFF_en_fault_n_deb_START        (7)
#define PMIC_OCP_SCP_ONOFF_en_fault_n_deb_END          (7)


/*****************************************************************************
 struct               : PMIC_CLK_SYS_CTRL0_UNION
 struct description   : CLK_SYS_CTRL0 Register structure definition
                        Address Offset:0x0094 Initial:0x03 Width:8
 register description : SYS时钟配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xo_sys_drv : 2;  /* bit[0-1]: clk_sys驱动能力控制
                                                     00:5pF//100k； 01:10pF//100k；
                                                     10:15pF//100k；11:20pF//100k */
        unsigned char  reserved   : 6;  /* bit[2-7]: 保留。 */
    } reg;
} PMIC_CLK_SYS_CTRL0_UNION;
#endif
#define PMIC_CLK_SYS_CTRL0_xo_sys_drv_START  (0)
#define PMIC_CLK_SYS_CTRL0_xo_sys_drv_END    (1)


/*****************************************************************************
 struct               : PMIC_CLK_SERDES_CTRL0_UNION
 struct description   : CLK_SERDES_CTRL0 Register structure definition
                        Address Offset:0x0095 Initial:0x02 Width:8
 register description : SERDES时钟配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xo_serdes_drv : 2;  /* bit[0-1]: clk_serdes驱动能力控制
                                                        00:5pF//100k 01:10pF//100k
                                                        10:15pF//100k 11:20pF//100k */
        unsigned char  reserved      : 6;  /* bit[2-7]: 保留。 */
    } reg;
} PMIC_CLK_SERDES_CTRL0_UNION;
#endif
#define PMIC_CLK_SERDES_CTRL0_xo_serdes_drv_START  (0)
#define PMIC_CLK_SERDES_CTRL0_xo_serdes_drv_END    (1)


/*****************************************************************************
 struct               : PMIC_CLK_UFS_CTRL0_UNION
 struct description   : CLK_UFS_CTRL0 Register structure definition
                        Address Offset:0x0096 Initial:0x02 Width:8
 register description : UFS时钟配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xo_ufs_drv : 2;  /* bit[0-1]: clk_ufs驱动能力控制
                                                     00:5pF//100k 01:10pF//100k
                                                     10:15pF//100k 11:20pF//100k */
        unsigned char  reserved   : 6;  /* bit[2-7]: 保留。 */
    } reg;
} PMIC_CLK_UFS_CTRL0_UNION;
#endif
#define PMIC_CLK_UFS_CTRL0_xo_ufs_drv_START  (0)
#define PMIC_CLK_UFS_CTRL0_xo_ufs_drv_END    (1)


/*****************************************************************************
 struct               : PMIC_CLK_WIFI_CTRL0_UNION
 struct description   : CLK_WIFI_CTRL0 Register structure definition
                        Address Offset:0x0097 Initial:0x02 Width:8
 register description : WIFI时钟配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xo_wifi_drv : 2;  /* bit[0-1]: clk_wifi驱动能力控制
                                                      00:5pF//100k 01:10pF//100k
                                                      10:15pF//100k 11:20pF//100k */
        unsigned char  reserved    : 6;  /* bit[2-7]: 保留。 */
    } reg;
} PMIC_CLK_WIFI_CTRL0_UNION;
#endif
#define PMIC_CLK_WIFI_CTRL0_xo_wifi_drv_START  (0)
#define PMIC_CLK_WIFI_CTRL0_xo_wifi_drv_END    (1)


/*****************************************************************************
 struct               : PMIC_CLK_WIFI_CTRL1_UNION
 struct description   : CLK_WIFI_CTRL1 Register structure definition
                        Address Offset:0x0098 Initial:0x00 Width:8
 register description : WIFI时钟配置寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reserved_0       : 2;  /* bit[0-1]: 保留。 */
        unsigned char  xo_wifi_freq_sel : 1;  /* bit[2]  : wifi时钟分频选择，
                                                           0：不分频 1：二分频
                                                           38.4M晶体时，0:38.4MHz 1:19.2MHz
                                                           76.8M晶体时，0:76.8MHz 1:38.4MHz */
        unsigned char  reserved_1       : 5;  /* bit[3-7]: 保留。 */
    } reg;
} PMIC_CLK_WIFI_CTRL1_UNION;
#endif
#define PMIC_CLK_WIFI_CTRL1_xo_wifi_freq_sel_START  (2)
#define PMIC_CLK_WIFI_CTRL1_xo_wifi_freq_sel_END    (2)


/*****************************************************************************
 struct               : PMIC_CLK_NFC_CTRL0_UNION
 struct description   : CLK_NFC_CTRL0 Register structure definition
                        Address Offset:0x0099 Initial:0x02 Width:8
 register description : NFC时钟配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xo_nfc_drv : 2;  /* bit[0-1]: clk_nfc驱动能力控制
                                                     00:5pF//100k 01:10pF//100k
                                                     10:15pF//100k 11:20pF//100k */
        unsigned char  reserved   : 6;  /* bit[2-7]: 保留。 */
    } reg;
} PMIC_CLK_NFC_CTRL0_UNION;
#endif
#define PMIC_CLK_NFC_CTRL0_xo_nfc_drv_START  (0)
#define PMIC_CLK_NFC_CTRL0_xo_nfc_drv_END    (1)


/*****************************************************************************
 struct               : PMIC_CLK_NFC_CTRL1_UNION
 struct description   : CLK_NFC_CTRL1 Register structure definition
                        Address Offset:0x009A Initial:0x00 Width:8
 register description : NFC时钟配置寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reserved_0      : 2;  /* bit[0-1]: 保留。 */
        unsigned char  xo_nfc_freq_sel : 1;  /* bit[2]  : nfc时钟分频选择，
                                                          0：不分频 1：二分频
                                                          38.4M晶体时，0:38.4MHz 1:19.2MHz
                                                          76.8M晶体时，0:76.8MHz 1:38.4MHz */
        unsigned char  reserved_1      : 5;  /* bit[3-7]: 保留。 */
    } reg;
} PMIC_CLK_NFC_CTRL1_UNION;
#endif
#define PMIC_CLK_NFC_CTRL1_xo_nfc_freq_sel_START  (2)
#define PMIC_CLK_NFC_CTRL1_xo_nfc_freq_sel_END    (2)


/*****************************************************************************
 struct               : PMIC_CLK_RF0_CTRL0_UNION
 struct description   : CLK_RF0_CTRL0 Register structure definition
                        Address Offset:0x009B Initial:0x06 Width:8
 register description : RF0时钟配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xo_rf0_drv : 3;  /* bit[0-2]: clk_rf0驱动能力控制
                                                     000:4.5pF//5k 010:9pF//5k
                                                     101:13.55pF//5k 111:18pF//5k */
        unsigned char  reserved   : 5;  /* bit[3-7]: 保留。 */
    } reg;
} PMIC_CLK_RF0_CTRL0_UNION;
#endif
#define PMIC_CLK_RF0_CTRL0_xo_rf0_drv_START  (0)
#define PMIC_CLK_RF0_CTRL0_xo_rf0_drv_END    (2)


/*****************************************************************************
 struct               : PMIC_CLK_RF0_CTRL1_UNION
 struct description   : CLK_RF0_CTRL1 Register structure definition
                        Address Offset:0x009C Initial:0x00 Width:8
 register description : RF0时钟配置寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xo_rf0_delay_sel : 2;  /* bit[0-1]: rf0时钟buffer输出的Delay时间的控制选择信号:
                                                           00：250us 
                                                           01: 125us
                                                           10：62.5us 
                                                           11：0us */
        unsigned char  xo_rf0_freq_sel  : 1;  /* bit[2]  : rf0时钟分频选择，
                                                           0：不分频 1：二分频
                                                           38.4M晶体时，0:38.4MHz 1:19.2MHz
                                                           76.8M晶体时，0:76.8MHz 1:38.4MHz */
        unsigned char  reserved         : 5;  /* bit[3-7]: 保留。 */
    } reg;
} PMIC_CLK_RF0_CTRL1_UNION;
#endif
#define PMIC_CLK_RF0_CTRL1_xo_rf0_delay_sel_START  (0)
#define PMIC_CLK_RF0_CTRL1_xo_rf0_delay_sel_END    (1)
#define PMIC_CLK_RF0_CTRL1_xo_rf0_freq_sel_START   (2)
#define PMIC_CLK_RF0_CTRL1_xo_rf0_freq_sel_END     (2)


/*****************************************************************************
 struct               : PMIC_CLK_RF1_CTRL0_UNION
 struct description   : CLK_RF1_CTRL0 Register structure definition
                        Address Offset:0x009D Initial:0x06 Width:8
 register description : RF1时钟配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xo_rf1_drv : 3;  /* bit[0-2]: clk_rf0驱动能力控制
                                                     000:4.5pF//5k 010:9pF//5k
                                                     101:13.55pF//5k 111:18pF//5k */
        unsigned char  reserved   : 5;  /* bit[3-7]: 保留。 */
    } reg;
} PMIC_CLK_RF1_CTRL0_UNION;
#endif
#define PMIC_CLK_RF1_CTRL0_xo_rf1_drv_START  (0)
#define PMIC_CLK_RF1_CTRL0_xo_rf1_drv_END    (2)


/*****************************************************************************
 struct               : PMIC_CLK_RF1_CTRL1_UNION
 struct description   : CLK_RF1_CTRL1 Register structure definition
                        Address Offset:0x009E Initial:0x00 Width:8
 register description : RF1时钟配置寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xo_rf1_delay_sel : 2;  /* bit[0-1]: rf1时钟buffer输出的Delay时间的控制选择信号:
                                                           00：250us 
                                                           01: 125us
                                                           10：62.5us 
                                                           11：0us */
        unsigned char  xo_rf1_freq_sel  : 2;  /* bit[2-3]: rf1时钟分频选择，
                                                           00：不分频 01：二分频 10/11:4分频
                                                           38.4M晶体时，0:38.4MHz 1:19.2MHz 10/11 9.6M
                                                           76.8M晶体时，0:76.8MHz 1:38.4MHz 10/11 19.2M */
        unsigned char  reserved         : 4;  /* bit[4-7]: 保留。 */
    } reg;
} PMIC_CLK_RF1_CTRL1_UNION;
#endif
#define PMIC_CLK_RF1_CTRL1_xo_rf1_delay_sel_START  (0)
#define PMIC_CLK_RF1_CTRL1_xo_rf1_delay_sel_END    (1)
#define PMIC_CLK_RF1_CTRL1_xo_rf1_freq_sel_START   (2)
#define PMIC_CLK_RF1_CTRL1_xo_rf1_freq_sel_END     (3)


/*****************************************************************************
 struct               : PMIC_CLK_IODIE_CTRL0_UNION
 struct description   : CLK_IODIE_CTRL0 Register structure definition
                        Address Offset:0x009F Initial:0x02 Width:8
 register description : IODIE时钟配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xo_iodie_drv : 2;  /* bit[0-1]: clk_iodie驱动能力控制
                                                       00:5pF//100k 01:10pF//100k
                                                       10:15pF//100k 11:20pF//100k */
        unsigned char  reserved     : 6;  /* bit[2-7]: 保留。 */
    } reg;
} PMIC_CLK_IODIE_CTRL0_UNION;
#endif
#define PMIC_CLK_IODIE_CTRL0_xo_iodie_drv_START  (0)
#define PMIC_CLK_IODIE_CTRL0_xo_iodie_drv_END    (1)


/*****************************************************************************
 struct               : PMIC_CLK_IODIE_CTRL1_UNION
 struct description   : CLK_IODIE_CTRL1 Register structure definition
                        Address Offset:0x00A0 Initial:0x00 Width:8
 register description : IODIE时钟配置寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reserved_0        : 2;  /* bit[0-1]: 保留。 */
        unsigned char  xo_iodie_freq_sel : 1;  /* bit[2]  : iodie时钟分频选择，
                                                            0：不分频 1：二分频
                                                            38.4M晶体时，0:38.4MHz 1:19.2MHz
                                                            76.8M晶体时，0:76.8MHz 1:38.4MHz */
        unsigned char  reserved_1        : 5;  /* bit[3-7]: 保留。 */
    } reg;
} PMIC_CLK_IODIE_CTRL1_UNION;
#endif
#define PMIC_CLK_IODIE_CTRL1_xo_iodie_freq_sel_START  (2)
#define PMIC_CLK_IODIE_CTRL1_xo_iodie_freq_sel_END    (2)


/*****************************************************************************
 struct               : PMIC_CLK_UWB_CTRL0_UNION
 struct description   : CLK_UWB_CTRL0 Register structure definition
                        Address Offset:0x00A1 Initial:0x02 Width:8
 register description : UWB时钟配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xo_uwb_drv : 2;  /* bit[0-1]: clk_uwb驱动能力控制
                                                     00:5pF//100k 01:10pF//100k
                                                     10:15pF//100k 11:20pF//100k */
        unsigned char  reserved   : 6;  /* bit[2-7]: 保留。 */
    } reg;
} PMIC_CLK_UWB_CTRL0_UNION;
#endif
#define PMIC_CLK_UWB_CTRL0_xo_uwb_drv_START  (0)
#define PMIC_CLK_UWB_CTRL0_xo_uwb_drv_END    (1)


/*****************************************************************************
 struct               : PMIC_CLK_UWB_CTRL1_UNION
 struct description   : CLK_UWB_CTRL1 Register structure definition
                        Address Offset:0x00A2 Initial:0x00 Width:8
 register description : UWB时钟配置寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reserved_0      : 2;  /* bit[0-1]: 保留。 */
        unsigned char  xo_uwb_freq_sel : 1;  /* bit[2]  : uwb时钟分频选择，
                                                          0：不分频 1：二分频
                                                          38.4M晶体时，0:38.4MHz 1:19.2MHz
                                                          76.8M晶体时，0:76.8MHz 1:38.4MHz */
        unsigned char  reserved_1      : 5;  /* bit[3-7]: 保留。 */
    } reg;
} PMIC_CLK_UWB_CTRL1_UNION;
#endif
#define PMIC_CLK_UWB_CTRL1_xo_uwb_freq_sel_START  (2)
#define PMIC_CLK_UWB_CTRL1_xo_uwb_freq_sel_END    (2)


/*****************************************************************************
 struct               : PMIC_CLK_TOP_CTRL0_UNION
 struct description   : CLK_TOP_CTRL0 Register structure definition
                        Address Offset:0x00A3 Initial:0x00 Width:8
 register description : 时钟控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reserved          : 3;  /* bit[0-2]: 保留。 */
        unsigned char  xo_ton_eco_shield : 1;  /* bit[3]  : buck ton_clk的eco屏蔽信号 
                                                            0：不屏蔽 跟随eco_in_n进退eco；
                                                            1：屏蔽eco_in_n，不进入eco */
        unsigned char  xo_core_curr_sel  : 2;  /* bit[4-5]: xo_core的eco电流控制信号：
                                                            00：全档位
                                                            01：3/4档位
                                                            10：1/2档位
                                                            11：1/4档位
                                                            仅在xo_eco_en_shield和xo_eco_force_en同时为1时生效 */
        unsigned char  xo_eco_force_en   : 1;  /* bit[6]  : XO退出eco的屏蔽信号：
                                                            0：不影响normal/eco模式；
                                                            1：强制xo_core进入eco模式。 */
        unsigned char  xo_eco_en_shield  : 1;  /* bit[7]  : XO进入eco的屏蔽信号：
                                                            0：保持时钟core在normal模式；
                                                            1：不影响normal/eco模式配置。 */
    } reg;
} PMIC_CLK_TOP_CTRL0_UNION;
#endif
#define PMIC_CLK_TOP_CTRL0_xo_ton_eco_shield_START  (3)
#define PMIC_CLK_TOP_CTRL0_xo_ton_eco_shield_END    (3)
#define PMIC_CLK_TOP_CTRL0_xo_core_curr_sel_START   (4)
#define PMIC_CLK_TOP_CTRL0_xo_core_curr_sel_END     (5)
#define PMIC_CLK_TOP_CTRL0_xo_eco_force_en_START    (6)
#define PMIC_CLK_TOP_CTRL0_xo_eco_force_en_END      (6)
#define PMIC_CLK_TOP_CTRL0_xo_eco_en_shield_START   (7)
#define PMIC_CLK_TOP_CTRL0_xo_eco_en_shield_END     (7)


/*****************************************************************************
 struct               : PMIC_CLK_TOP_CTRL1_UNION
 struct description   : CLK_TOP_CTRL1 Register structure definition
                        Address Offset:0x00A4 Initial:0x00 Width:8
 register description : 时钟控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xo_reserve : 8;  /* bit[0-7]: xo预留寄存器
                                                     第0位用于屏蔽ldo36_eco_en的gating功能：
                                                     0：屏蔽ldo36_eco_en对SYS/UFS/EUSB/SERDES_CLK的输入时钟gating 
                                                     1：不屏蔽
                                                     第1位用于buck_ton_clk的屏蔽：
                                                     0：不屏蔽 1：关闭ton_clk输出
                                                     第2位用于CODEC_CLK的模式选择：
                                                     0：kirin模式，codec_clk频率按寄存器描述配置
                                                     1：balong模式，38.4M晶体时配置xo_codec_freq_sel=1，codec_clk输出38.4M；76.8M晶体时配置xo_codec_freq_sel=0，codec_clk输出38.4M
                                                     第3位用于正弦波buffer的同步使能功能屏蔽：
                                                     0：屏蔽 1：不屏蔽 */
    } reg;
} PMIC_CLK_TOP_CTRL1_UNION;
#endif
#define PMIC_CLK_TOP_CTRL1_xo_reserve_START  (0)
#define PMIC_CLK_TOP_CTRL1_xo_reserve_END    (7)


/*****************************************************************************
 struct               : PMIC_BG_THSD_CTRL0_UNION
 struct description   : BG_THSD_CTRL0 Register structure definition
                        Address Offset:0x00A5 Initial:0x00 Width:8
 register description : BANDGAP和THSD控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ref_bg_core_chop_sel : 1;  /* bit[0-0]: core chopper时钟选择： 0选择CLK_CLB或者CLK，1选择CLK */
        unsigned char  ref_1per_ibias_res   : 6;  /* bit[1-6]: 基准电流温漂电阻调节寄存器 */
        unsigned char  pre_ref_out_sel      : 1;  /* bit[7-7]: 初级基准1.0V电平是否引出 0：不引出 1：引出 */
    } reg;
} PMIC_BG_THSD_CTRL0_UNION;
#endif
#define PMIC_BG_THSD_CTRL0_ref_bg_core_chop_sel_START  (0)
#define PMIC_BG_THSD_CTRL0_ref_bg_core_chop_sel_END    (0)
#define PMIC_BG_THSD_CTRL0_ref_1per_ibias_res_START    (1)
#define PMIC_BG_THSD_CTRL0_ref_1per_ibias_res_END      (6)
#define PMIC_BG_THSD_CTRL0_pre_ref_out_sel_START       (7)
#define PMIC_BG_THSD_CTRL0_pre_ref_out_sel_END         (7)


/*****************************************************************************
 struct               : PMIC_BG_THSD_CTRL1_UNION
 struct description   : BG_THSD_CTRL1 Register structure definition
                        Address Offset:0x00A6 Initial:0x08 Width:8
 register description : BANDGAP和THSD控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ref_coul_rc_sel  : 3;  /* bit[0-2]: 2：VREF1P3_PIN选择外接基准，默认内部基准
                                                           1：VREF1P3_PIN滤波电阻增加11.9kΩ，默认不加
                                                           0：VREF1P3_PIN滤波电阻增加807Ω，默认不加 */
        unsigned char  ref_clk_sel      : 1;  /* bit[3-3]: 基准时钟信号选择；0：2M；1：128K */
        unsigned char  ref_clb_cap_sel  : 1;  /* bit[4-4]: 默认选择128K时钟，1选择库仑计提供时钟CLK_CLB */
        unsigned char  ref_chop_sel     : 1;  /* bit[5-5]: 0:默认BG有chop；
                                                           1:不使能BG的chop功能； */
        unsigned char  ref_chop_clk_sel : 2;  /* bit[6-7]: <0>、<1>：chopper的128K时钟直通/2分频/4分频；
                                                           "00"，直通；"01"，4分频；"10"，2分频；"11"，4分频； */
    } reg;
} PMIC_BG_THSD_CTRL1_UNION;
#endif
#define PMIC_BG_THSD_CTRL1_ref_coul_rc_sel_START   (0)
#define PMIC_BG_THSD_CTRL1_ref_coul_rc_sel_END     (2)
#define PMIC_BG_THSD_CTRL1_ref_clk_sel_START       (3)
#define PMIC_BG_THSD_CTRL1_ref_clk_sel_END         (3)
#define PMIC_BG_THSD_CTRL1_ref_clb_cap_sel_START   (4)
#define PMIC_BG_THSD_CTRL1_ref_clb_cap_sel_END     (4)
#define PMIC_BG_THSD_CTRL1_ref_chop_sel_START      (5)
#define PMIC_BG_THSD_CTRL1_ref_chop_sel_END        (5)
#define PMIC_BG_THSD_CTRL1_ref_chop_clk_sel_START  (6)
#define PMIC_BG_THSD_CTRL1_ref_chop_clk_sel_END    (7)


/*****************************************************************************
 struct               : PMIC_BG_THSD_CTRL2_UNION
 struct description   : BG_THSD_CTRL2 Register structure definition
                        Address Offset:0x00A7 Initial:0x20 Width:8
 register description : BANDGAP和THSD控制寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ref_rco_en        : 1;  /* bit[0-0]: 基准内部rco使能信号；0：不使能；1：使能 */
        unsigned char  ref_out_sel       : 2;  /* bit[1-2]: ref_out_sel<0> 
                                                            0：0.75V基准输出默认加BUF；
                                                            1：0.75V基准输出不加BUF
                                                            ref_out_sel<1> 
                                                            0：不打开trim vbg温度系数通道；
                                                            1：打开trim vbg温度系数的通道 */
        unsigned char  ref_ibias_trim_en : 2;  /* bit[3-4]: 基准电流Trim使能信号 */
        unsigned char  ref_ibias_sel     : 1;  /* bit[5-5]: 正常模式基准电流选择。
                                                            0：正常模式小电流；
                                                            1：正常模式大电流。 */
        unsigned char  ref_en_thsd_code  : 1;  /* bit[6-6]: VPTAT电压与VBG trim码绑定配置，默认绑定 */
        unsigned char  reserved          : 1;  /* bit[7-7]: 保留。 */
    } reg;
} PMIC_BG_THSD_CTRL2_UNION;
#endif
#define PMIC_BG_THSD_CTRL2_ref_rco_en_START         (0)
#define PMIC_BG_THSD_CTRL2_ref_rco_en_END           (0)
#define PMIC_BG_THSD_CTRL2_ref_out_sel_START        (1)
#define PMIC_BG_THSD_CTRL2_ref_out_sel_END          (2)
#define PMIC_BG_THSD_CTRL2_ref_ibias_trim_en_START  (3)
#define PMIC_BG_THSD_CTRL2_ref_ibias_trim_en_END    (4)
#define PMIC_BG_THSD_CTRL2_ref_ibias_sel_START      (5)
#define PMIC_BG_THSD_CTRL2_ref_ibias_sel_END        (5)
#define PMIC_BG_THSD_CTRL2_ref_en_thsd_code_START   (6)
#define PMIC_BG_THSD_CTRL2_ref_en_thsd_code_END     (6)


/*****************************************************************************
 struct               : PMIC_BG_THSD_CTRL3_UNION
 struct description   : BG_THSD_CTRL3 Register structure definition
                        Address Offset:0x00A8 Initial:0x83 Width:8
 register description : BANDGAP和THSD控制寄存器3。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  thsd_tmp_set          : 2;  /* bit[0-1]: 温度保护模块报警温度设置。
                                                                00：95℃；
                                                                01：105℃；
                                                                10：115℃；
                                                                11：125℃；
                                                                默认设置为125℃。 */
        unsigned char  thsd_tmp_5c_sel       : 1;  /* bit[2-2]: 125/140℃的过温保护点温度降低5度，默认不降低 */
        unsigned char  reserved              : 1;  /* bit[3]  : 保留。 */
        unsigned char  thsd_140c_sel         : 2;  /* bit[4-5]: <0>:125/140过温保护温度增加5度，默认不加 <1>:140过温保护温度降低10度，默认不降 */
        unsigned char  ref_vptat_acr_res_sel : 1;  /* bit[6-6]: VPTAT_ACR输出电阻选择：0选择接入664k电阻，1选择不接入电阻 */
        unsigned char  ref_res_sel_cfg       : 1;  /* bit[7-7]: 1：基准输出RC电阻选大
                                                                0：基准输出RC电阻选小 */
    } reg;
} PMIC_BG_THSD_CTRL3_UNION;
#endif
#define PMIC_BG_THSD_CTRL3_thsd_tmp_set_START           (0)
#define PMIC_BG_THSD_CTRL3_thsd_tmp_set_END             (1)
#define PMIC_BG_THSD_CTRL3_thsd_tmp_5c_sel_START        (2)
#define PMIC_BG_THSD_CTRL3_thsd_tmp_5c_sel_END          (2)
#define PMIC_BG_THSD_CTRL3_thsd_140c_sel_START          (4)
#define PMIC_BG_THSD_CTRL3_thsd_140c_sel_END            (5)
#define PMIC_BG_THSD_CTRL3_ref_vptat_acr_res_sel_START  (6)
#define PMIC_BG_THSD_CTRL3_ref_vptat_acr_res_sel_END    (6)
#define PMIC_BG_THSD_CTRL3_ref_res_sel_cfg_START        (7)
#define PMIC_BG_THSD_CTRL3_ref_res_sel_cfg_END          (7)


/*****************************************************************************
 struct               : PMIC_BG_THSD_CTRL4_UNION
 struct description   : BG_THSD_CTRL4 Register structure definition
                        Address Offset:0x00A9 Initial:0x00 Width:8
 register description : BANDGAP和THSD控制寄存器4。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  tsensor_temp_sel : 2;  /* bit[0-1]: VREF_TSENSOR电压选择
                                                           00：105°C 690mV
                                                           01：115°C 715mV
                                                           10：125°C 735mV
                                                           11：140°C 770mV */
        unsigned char  reserved         : 6;  /* bit[2-7]: reserved */
    } reg;
} PMIC_BG_THSD_CTRL4_UNION;
#endif
#define PMIC_BG_THSD_CTRL4_tsensor_temp_sel_START  (0)
#define PMIC_BG_THSD_CTRL4_tsensor_temp_sel_END    (1)


/*****************************************************************************
 struct               : PMIC_BG_THSD_RESERVE_UNION
 struct description   : BG_THSD_RESERVE Register structure definition
                        Address Offset:0x00AA Initial:0x00 Width:8
 register description : BANDGAP和THSD预留配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ref_reserve : 8;  /* bit[0-7]: 基准备用寄存器 */
    } reg;
} PMIC_BG_THSD_RESERVE_UNION;
#endif
#define PMIC_BG_THSD_RESERVE_ref_reserve_START  (0)
#define PMIC_BG_THSD_RESERVE_ref_reserve_END    (7)


/*****************************************************************************
 struct               : PMIC_PMU_SOFT_RST_UNION
 struct description   : PMU_SOFT_RST Register structure definition
                        Address Offset:0x00AD Initial:0x00 Width:8
 register description : PMU软复位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  soft_rst_n : 8;  /* bit[0-7]: 库仑计软复位：
                                                     0x11:复位库仑计模块；
                                                     0x1F:解除库仑计模块复位。
                                                     写入其他无效。 */
    } reg;
} PMIC_PMU_SOFT_RST_UNION;
#endif
#define PMIC_PMU_SOFT_RST_soft_rst_n_START  (0)
#define PMIC_PMU_SOFT_RST_soft_rst_n_END    (7)


/*****************************************************************************
 struct               : PMIC_LRA_SOFT_RST_UNION
 struct description   : LRA_SOFT_RST Register structure definition
                        Address Offset:0x00AE Initial:0x5A Width:8
 register description : 马达模块软复位寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lra_soft_rst_n : 8;  /* bit[0-7]: 马达模块软复位寄存器：
                                                         该寄存器写入0xAC，马达控制逻辑及相关寄存器被复位；
                                                         该寄存器写入0x5A，解除复位。
                                                         写入其他值复位不受影响 */
    } reg;
} PMIC_LRA_SOFT_RST_UNION;
#endif
#define PMIC_LRA_SOFT_RST_lra_soft_rst_n_START  (0)
#define PMIC_LRA_SOFT_RST_lra_soft_rst_n_END    (7)


/*****************************************************************************
 struct               : PMIC_LOCK_UNION
 struct description   : LOCK Register structure definition
                        Address Offset:0x00AF Initial:0x00 Width:8
 register description : 下电区写屏蔽控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lock : 8;  /* bit[0-7]: 为防止软件误写导致系统出错。只有当lock写为8'h7D的时候，受lock写保护的寄存器位才允许被一直写入。 */
    } reg;
} PMIC_LOCK_UNION;
#endif
#define PMIC_LOCK_lock_START  (0)
#define PMIC_LOCK_lock_END    (7)


/*****************************************************************************
 struct               : PMIC_SIM_CTRL0_UNION
 struct description   : SIM_CTRL0 Register structure definition
                        Address Offset:0x00B0 Initial:0x00 Width:8
 register description : SIM控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sim0_hpd_r_pd_en     : 1;  /* bit[0]  : 发生sim0_hpd上升沿中断时是否关闭LDO11控制位。
                                                               0：不关闭LDO11；
                                                               1：关闭LDO11。 */
        unsigned char  sim0_hpd_f_pd_en     : 1;  /* bit[1]  : 发生sim0_hpd下降沿中断时是否关闭LDO11控制位。
                                                               0：不关闭LDO11；
                                                               1：关闭LDO11。 */
        unsigned char  sim1_hpd_r_pd_en     : 1;  /* bit[2]  : 发生sim1_hpd上升沿中断时是否关闭LDO12控制位。
                                                               0：不关闭LDO12；
                                                               1：关闭LDO12。 */
        unsigned char  sim1_hpd_f_pd_en     : 1;  /* bit[3]  : 发生sim1_hpd下降沿中断时是否关闭LDO12控制位。
                                                               0：不关闭LDO12；
                                                               1：关闭LDO12。 */
        unsigned char  sim0_hpd_pd_ldo12_en : 1;  /* bit[4]  : LDO12的关闭是否受控于sim0_hpd边沿中断
                                                               0：LDO12的关闭只受控于sim1_hpd边沿中断；
                                                               1：LDO12的关闭同时受控于sim0_hpd边沿中断和sim1_hpd边沿中断。sim0_hpd边沿中断与sim1_hpd边沿中断任意一个发生则关闭LDO12。 */
        unsigned char  reserved             : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_SIM_CTRL0_UNION;
#endif
#define PMIC_SIM_CTRL0_sim0_hpd_r_pd_en_START      (0)
#define PMIC_SIM_CTRL0_sim0_hpd_r_pd_en_END        (0)
#define PMIC_SIM_CTRL0_sim0_hpd_f_pd_en_START      (1)
#define PMIC_SIM_CTRL0_sim0_hpd_f_pd_en_END        (1)
#define PMIC_SIM_CTRL0_sim1_hpd_r_pd_en_START      (2)
#define PMIC_SIM_CTRL0_sim1_hpd_r_pd_en_END        (2)
#define PMIC_SIM_CTRL0_sim1_hpd_f_pd_en_START      (3)
#define PMIC_SIM_CTRL0_sim1_hpd_f_pd_en_END        (3)
#define PMIC_SIM_CTRL0_sim0_hpd_pd_ldo12_en_START  (4)
#define PMIC_SIM_CTRL0_sim0_hpd_pd_ldo12_en_END    (4)


/*****************************************************************************
 struct               : PMIC_SIM_CTRL1_UNION
 struct description   : SIM_CTRL1 Register structure definition
                        Address Offset:0x00B1 Initial:0x00 Width:8
 register description : SIM控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sim0_hpd_ldo16_en3 : 1;  /* bit[0]  : 发生sim0_hpd上升沿中断时是否关闭LDO16控制位。
                                                             0：不关闭LDO16；
                                                             1：关闭LDO16。
                                                             软件约束：LDO16不能配置为同时受sim0和sim1控制关闭 */
        unsigned char  sim0_hpd_ldo16_en2 : 1;  /* bit[1]  : 发生sim0_hpd下降沿中断时是否关闭LDO16控制位。
                                                             0：不关闭LDO16；
                                                             1：关闭LDO16。
                                                             软件约束：LDO16不能配置为同时受sim0和sim1控制关闭 */
        unsigned char  sim1_hpd_ldo16_en1 : 1;  /* bit[2]  : 发生sim1_hpd上升沿中断时是否关闭LDO16控制位。
                                                             0：不关闭LDO16；
                                                             1：关闭LDO16。
                                                             软件约束：LDO16不能配置为同时受sim0和sim1控制关闭 */
        unsigned char  sim1_hpd_ldo16_en0 : 1;  /* bit[3]  : 发生sim1_hpd下降沿中断时是否关闭LDO16控制位。
                                                             0：不关闭LDO16；
                                                             1：关闭LDO16。
                                                             软件约束：LDO16不能配置为同时受sim0和sim1控制关闭 */
        unsigned char  reserved           : 4;  /* bit[4-7]: 保留。 */
    } reg;
} PMIC_SIM_CTRL1_UNION;
#endif
#define PMIC_SIM_CTRL1_sim0_hpd_ldo16_en3_START  (0)
#define PMIC_SIM_CTRL1_sim0_hpd_ldo16_en3_END    (0)
#define PMIC_SIM_CTRL1_sim0_hpd_ldo16_en2_START  (1)
#define PMIC_SIM_CTRL1_sim0_hpd_ldo16_en2_END    (1)
#define PMIC_SIM_CTRL1_sim1_hpd_ldo16_en1_START  (2)
#define PMIC_SIM_CTRL1_sim1_hpd_ldo16_en1_END    (2)
#define PMIC_SIM_CTRL1_sim1_hpd_ldo16_en0_START  (3)
#define PMIC_SIM_CTRL1_sim1_hpd_ldo16_en0_END    (3)


/*****************************************************************************
 struct               : PMIC_SIM_DEB_CTRL1_UNION
 struct description   : SIM_DEB_CTRL1 Register structure definition
                        Address Offset:0x00B2 Initial:0x27 Width:8
 register description : SIM滤波控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sim_hpd_deb_sel : 5;  /* bit[0-4]: SIM0/1_HPD上下沿防抖时间（实际拉低/拉高到到对应中断产生时间需要在档位基础上加150us）滤波时间不支持动态切换。
                                                          0x0： 0us~60us； 0x1： 60us~120us；
                                                          0x2： 120us~180us； 0x3： 180us~240us；
                                                          0x4： 240us~300us； 0x5： 300us~360us；
                                                          0x6： 360us~420us； 0x7： 420us~480us；
                                                          0x8： 480us~540us； 0x9： 250us~500us；
                                                          0xa： 500us~750us； 0xb： 750us~1ms；
                                                          0xc： 1ms~1.25ms； 0xd： 1.25ms~1.5ms；
                                                          0xe： 1.5ms~1.75ms； 0xf： 1.75ms~2ms；
                                                          0x10：2ms~2.25ms； 0x11：2.25ms~2.5ms；
                                                          0x12：2.5ms~2.75ms； 0x13：2ms~3ms；
                                                          0x14：3ms~4ms； 0x15：4ms~5ms；
                                                          0x16：5ms~6ms； 0x17：6ms~7ms；
                                                          0x18：7ms~8ms； 0x19：8ms~9ms；
                                                          0x1a：9ms~10ms； 0x1b：10ms~11ms；
                                                          0x1c：11ms~12ms；0x1d：12ms~13ms；
                                                          0x1e：13ms~14ms；0x1f：14ms~15ms。 */
        unsigned char  sim_del_sel0    : 3;  /* bit[5-7]: SIM0/1_HPD产生中断到自动关闭LDO11/LDO12电源延迟时间选择。
                                                          000：60us；
                                                          001：120us；
                                                          010：180us；
                                                          011：240us；
                                                          100：360us；
                                                          101：480us；
                                                          110：540us；
                                                          111：600us。 */
    } reg;
} PMIC_SIM_DEB_CTRL1_UNION;
#endif
#define PMIC_SIM_DEB_CTRL1_sim_hpd_deb_sel_START  (0)
#define PMIC_SIM_DEB_CTRL1_sim_hpd_deb_sel_END    (4)
#define PMIC_SIM_DEB_CTRL1_sim_del_sel0_START     (5)
#define PMIC_SIM_DEB_CTRL1_sim_del_sel0_END       (7)


/*****************************************************************************
 struct               : PMIC_SIM_DEB_CTRL2_UNION
 struct description   : SIM_DEB_CTRL2 Register structure definition
                        Address Offset:0x00B3 Initial:0x01 Width:8
 register description : SIM滤波控制寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sim_del_sel : 3;  /* bit[0-2]: SIM0/1_HPD产生中断到自动关闭LDO16电源延迟时间选择。
                                                      000：60us；
                                                      001：120us；
                                                      010：180us；
                                                      011：240us；
                                                      100：360us；
                                                      101：480us；
                                                      110：540us；
                                                      111：600us。 */
        unsigned char  reserved    : 5;  /* bit[3-7]: 保留。 */
    } reg;
} PMIC_SIM_DEB_CTRL2_UNION;
#endif
#define PMIC_SIM_DEB_CTRL2_sim_del_sel_START  (0)
#define PMIC_SIM_DEB_CTRL2_sim_del_sel_END    (2)


/*****************************************************************************
 struct               : PMIC_GPIO0DATA_UNION
 struct description   : GPIO0DATA Register structure definition
                        Address Offset:0x00B4 Initial:0x00 Width:8
 register description : GPIO0数据寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  gpio0_data : 1;  /* bit[0]  : GPIO0输入/输出数据。
                                                     通过对寄存器地址的控制，可在一条指令内对各个数据位进行单独操作。
                                                     当GPIO0数据方向为输出时，该寄存器为RW型；当GPIO0数据方向为输入时，该寄存器为RO型，此时寄存器内值为外部输入值。 */
        unsigned char  reserved   : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_GPIO0DATA_UNION;
#endif
#define PMIC_GPIO0DATA_gpio0_data_START  (0)
#define PMIC_GPIO0DATA_gpio0_data_END    (0)


/*****************************************************************************
 struct               : PMIC_GPIO0_DATA_RESERVE_UNION
 struct description   : GPIO0_DATA_RESERVE Register structure definition
                        Address Offset:0x00B5 Initial:0x00 Width:8
 register description : GPIO0_DATA预留寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reserved : 8;  /* bit[0-7]: 保留。 */
    } reg;
} PMIC_GPIO0_DATA_RESERVE_UNION;
#endif


/*****************************************************************************
 struct               : PMIC_GPIO0DIR_UNION
 struct description   : GPIO0DIR Register structure definition
                        Address Offset:0x00B6 Initial:0x00 Width:8
 register description : GPIO0数据寄存器DIR。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  gpio0_dir : 1;  /* bit[0]  : GPIO0数据方向配置。
                                                    0：输入；
                                                    1：输出。 */
        unsigned char  reserved  : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_GPIO0DIR_UNION;
#endif
#define PMIC_GPIO0DIR_gpio0_dir_START  (0)
#define PMIC_GPIO0DIR_gpio0_dir_END    (0)


/*****************************************************************************
 struct               : PMIC_GPIO0_DIR_RESERVE_UNION
 struct description   : GPIO0_DIR_RESERVE Register structure definition
                        Address Offset:0x00B7 Initial:0x00 Width:8
 register description : GPIO0_DIR预留寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reserved : 8;  /* bit[0-7]: 保留。 */
    } reg;
} PMIC_GPIO0_DIR_RESERVE_UNION;
#endif


/*****************************************************************************
 struct               : PMIC_GPIO0IS_UNION
 struct description   : GPIO0IS Register structure definition
                        Address Offset:0x00B8 Initial:0x00 Width:8
 register description : 边沿或电平触发方式选择寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  gpio0_int_sense : 1;  /* bit[0]  : GPIO0边沿或电平触发方式选择。
                                                          0：边沿触发中断；
                                                          1：电平触发中断。 */
        unsigned char  reserved        : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_GPIO0IS_UNION;
#endif
#define PMIC_GPIO0IS_gpio0_int_sense_START  (0)
#define PMIC_GPIO0IS_gpio0_int_sense_END    (0)


/*****************************************************************************
 struct               : PMIC_GPIO0IBE_UNION
 struct description   : GPIO0IBE Register structure definition
                        Address Offset:0x00B9 Initial:0x00 Width:8
 register description : 单沿或双沿触发方式寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  gpio0_int_edge : 1;  /* bit[0]  : GPIO0单沿或双沿触发方式选择。
                                                         0：单沿触发。上升沿触发还是下降沿触发由寄存器GPIO0IEV决定；
                                                         1：上升沿下降沿都可以触发中断。 */
        unsigned char  reserved       : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_GPIO0IBE_UNION;
#endif
#define PMIC_GPIO0IBE_gpio0_int_edge_START  (0)
#define PMIC_GPIO0IBE_gpio0_int_edge_END    (0)


/*****************************************************************************
 struct               : PMIC_GPIO0IEV_UNION
 struct description   : GPIO0IEV Register structure definition
                        Address Offset:0x00BA Initial:0x00 Width:8
 register description : 上升沿或下降沿边沿触发方式寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  gpio0_int_f : 1;  /* bit[0]  : GPIO0升沿/降沿或高电平/低电平选择。
                                                      0：下降沿或低电平触发中断；
                                                      1：上升沿或高电平触发中断。 */
        unsigned char  reserved    : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_GPIO0IEV_UNION;
#endif
#define PMIC_GPIO0IEV_gpio0_int_f_START  (0)
#define PMIC_GPIO0IEV_gpio0_int_f_END    (0)


/*****************************************************************************
 struct               : PMIC_GPIO0AFSEL_UNION
 struct description   : GPIO0AFSEL Register structure definition
                        Address Offset:0x00BB Initial:0x01 Width:8
 register description : GPIO复用关系配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  gpio0_mode_ctrl : 1;  /* bit[0]  : GPIO0复用关系配置寄存器，决定是GPIO功能还是其他功能。
                                                          0：GPIO功能；
                                                          1：SIM0_HPD； */
        unsigned char  reserved        : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_GPIO0AFSEL_UNION;
#endif
#define PMIC_GPIO0AFSEL_gpio0_mode_ctrl_START  (0)
#define PMIC_GPIO0AFSEL_gpio0_mode_ctrl_END    (0)


/*****************************************************************************
 struct               : PMIC_GPIO0DSSEL_UNION
 struct description   : GPIO0DSSEL Register structure definition
                        Address Offset:0x00BC Initial:0x00 Width:8
 register description : GPIO输出模式配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  gpio0_out_ctrl : 1;  /* bit[0]  : GPIO0输出模式选择寄存器,选择CMOS输出还是OD输出。
                                                         0：CMOS模式输出（缺省值）；
                                                         1：OD模式输出。 */
        unsigned char  reserved       : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_GPIO0DSSEL_UNION;
#endif
#define PMIC_GPIO0DSSEL_gpio0_out_ctrl_START  (0)
#define PMIC_GPIO0DSSEL_gpio0_out_ctrl_END    (0)


/*****************************************************************************
 struct               : PMIC_GPIO0PUSEL_UNION
 struct description   : GPIO0PUSEL Register structure definition
                        Address Offset:0x00BD Initial:0x00 Width:8
 register description : GPIO内部上拉配置寄存器。
            对用户Reserved不使用。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  gpio0_pullup_ctrl : 1;  /* bit[0]  : GPIO0内部上拉电阻配置寄存器。
                                                            0：没有上拉电阻；
                                                            1：有上拉电阻。 */
        unsigned char  reserved          : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_GPIO0PUSEL_UNION;
#endif
#define PMIC_GPIO0PUSEL_gpio0_pullup_ctrl_START  (0)
#define PMIC_GPIO0PUSEL_gpio0_pullup_ctrl_END    (0)


/*****************************************************************************
 struct               : PMIC_GPIO0PDSEL_UNION
 struct description   : GPIO0PDSEL Register structure definition
                        Address Offset:0x00BE Initial:0x00 Width:8
 register description : GPIO内部下拉配置寄存器。
            对用户Reserved不使用。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  gpio0_pulldown_ctrl : 1;  /* bit[0]  : GPIO0内部下拉电阻配置寄存器。
                                                              0：没有下拉电阻；
                                                              1：有下拉电阻。 */
        unsigned char  reserved            : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_GPIO0PDSEL_UNION;
#endif
#define PMIC_GPIO0PDSEL_gpio0_pulldown_ctrl_START  (0)
#define PMIC_GPIO0PDSEL_gpio0_pulldown_ctrl_END    (0)


/*****************************************************************************
 struct               : PMIC_GPIO0DEBSEL_UNION
 struct description   : GPIO0DEBSEL Register structure definition
                        Address Offset:0x00BF Initial:0x00 Width:8
 register description : GPIO0滤波控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  gpio0_del_sel : 2;  /* bit[0-1]: GPIO0输入信号滤波时间选择。
                                                        00：0ms；
                                                        01：20ms；
                                                        10：40ms；
                                                        11：60ms； */
        unsigned char  reserved      : 6;  /* bit[2-7]: 保留。 */
    } reg;
} PMIC_GPIO0DEBSEL_UNION;
#endif
#define PMIC_GPIO0DEBSEL_gpio0_del_sel_START  (0)
#define PMIC_GPIO0DEBSEL_gpio0_del_sel_END    (1)


/*****************************************************************************
 struct               : PMIC_SIM0PUSEL_UNION
 struct description   : SIM0PUSEL Register structure definition
                        Address Offset:0x00C0 Initial:0x00 Width:8
 register description : SIM0内部上拉配置寄存器。
            对用户Reserved不使用。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sim0_pullup_ctrl : 1;  /* bit[0]  : SIM0内部上拉电阻配置寄存器。
                                                           0：没有上拉电阻；
                                                           1：有上拉电阻。 */
        unsigned char  reserved         : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_SIM0PUSEL_UNION;
#endif
#define PMIC_SIM0PUSEL_sim0_pullup_ctrl_START  (0)
#define PMIC_SIM0PUSEL_sim0_pullup_ctrl_END    (0)


/*****************************************************************************
 struct               : PMIC_SIM0PDSEL_UNION
 struct description   : SIM0PDSEL Register structure definition
                        Address Offset:0x00C1 Initial:0x00 Width:8
 register description : SIM0内部下拉配置寄存器。
            对用户Reserved不使用。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sim0_pulldown_ctrl : 1;  /* bit[0]  : SIM0内部下拉电阻配置寄存器。
                                                             0：没有下拉电阻；
                                                             1：有下拉电阻。 */
        unsigned char  reserved           : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_SIM0PDSEL_UNION;
#endif
#define PMIC_SIM0PDSEL_sim0_pulldown_ctrl_START  (0)
#define PMIC_SIM0PDSEL_sim0_pulldown_ctrl_END    (0)


/*****************************************************************************
 struct               : PMIC_GPIO1DATA_UNION
 struct description   : GPIO1DATA Register structure definition
                        Address Offset:0x00C2 Initial:0x00 Width:8
 register description : GPIO1数据寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  gpio1_data : 1;  /* bit[0]  : GPIO1输入/输出数据。
                                                     通过对寄存器地址的控制，可在一条指令内对各个数据位进行单独操作。
                                                     当GPIO1数据方向为输出时，该寄存器为RW型；当GPIO1数据方向为输入时，该寄存器为RO型，此时寄存器内值为外部输入值。 */
        unsigned char  reserved   : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_GPIO1DATA_UNION;
#endif
#define PMIC_GPIO1DATA_gpio1_data_START  (0)
#define PMIC_GPIO1DATA_gpio1_data_END    (0)


/*****************************************************************************
 struct               : PMIC_GPIO1_DATA_RESERVE_UNION
 struct description   : GPIO1_DATA_RESERVE Register structure definition
                        Address Offset:0x00C3 Initial:0x00 Width:8
 register description : GPIO1_DATA预留寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reserved : 8;  /* bit[0-7]: 保留。 */
    } reg;
} PMIC_GPIO1_DATA_RESERVE_UNION;
#endif


/*****************************************************************************
 struct               : PMIC_GPIO1DIR_UNION
 struct description   : GPIO1DIR Register structure definition
                        Address Offset:0x00C4 Initial:0x00 Width:8
 register description : GPIO1数据寄存器DIR。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  gpio1_dir : 1;  /* bit[0]  : GPIO1数据方向配置。
                                                    0：输入；
                                                    1：输出。 */
        unsigned char  reserved  : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_GPIO1DIR_UNION;
#endif
#define PMIC_GPIO1DIR_gpio1_dir_START  (0)
#define PMIC_GPIO1DIR_gpio1_dir_END    (0)


/*****************************************************************************
 struct               : PMIC_GPIO1_DIR_RESERVE_UNION
 struct description   : GPIO1_DIR_RESERVE Register structure definition
                        Address Offset:0x00C5 Initial:0x00 Width:8
 register description : GPIO1_DIR预留寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reserved : 8;  /* bit[0-7]: 保留。 */
    } reg;
} PMIC_GPIO1_DIR_RESERVE_UNION;
#endif


/*****************************************************************************
 struct               : PMIC_GPIO1IS_UNION
 struct description   : GPIO1IS Register structure definition
                        Address Offset:0x00C6 Initial:0x00 Width:8
 register description : 边沿或电平触发方式选择寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  gpio1_int_sense : 1;  /* bit[0]  : GPIO1边沿或电平触发方式选择。
                                                          0：边沿触发中断；
                                                          1：电平触发中断。 */
        unsigned char  reserved        : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_GPIO1IS_UNION;
#endif
#define PMIC_GPIO1IS_gpio1_int_sense_START  (0)
#define PMIC_GPIO1IS_gpio1_int_sense_END    (0)


/*****************************************************************************
 struct               : PMIC_GPIO1IBE_UNION
 struct description   : GPIO1IBE Register structure definition
                        Address Offset:0x00C7 Initial:0x00 Width:8
 register description : 单沿或双沿触发方式寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  gpio1_int_edge : 1;  /* bit[0]  : GPIO1单沿或双沿触发方式选择。
                                                         0：单沿触发。上升沿触发还是下降沿触发由寄存器GPIO1IEV决定；
                                                         1：上升沿下降沿都可以触发中断。 */
        unsigned char  reserved       : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_GPIO1IBE_UNION;
#endif
#define PMIC_GPIO1IBE_gpio1_int_edge_START  (0)
#define PMIC_GPIO1IBE_gpio1_int_edge_END    (0)


/*****************************************************************************
 struct               : PMIC_GPIO1IEV_UNION
 struct description   : GPIO1IEV Register structure definition
                        Address Offset:0x00C8 Initial:0x00 Width:8
 register description : 上升沿或下降沿边沿触发方式寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  gpio1_int_f : 1;  /* bit[0]  : GPIO1升沿/降沿或高电平/低电平选择。
                                                      0：下降沿或低电平触发中断；
                                                      1：上升沿或高电平触发中断。 */
        unsigned char  reserved    : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_GPIO1IEV_UNION;
#endif
#define PMIC_GPIO1IEV_gpio1_int_f_START  (0)
#define PMIC_GPIO1IEV_gpio1_int_f_END    (0)


/*****************************************************************************
 struct               : PMIC_GPIO1AFSEL_UNION
 struct description   : GPIO1AFSEL Register structure definition
                        Address Offset:0x00C9 Initial:0x01 Width:8
 register description : GPIO复用关系配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  gpio1_mode_ctrl : 1;  /* bit[0]  : GPIO1复用关系配置寄存器，决定是GPIO功能还是其他功能。
                                                          0：GPIO功能；
                                                          1：SIM1_HPD。 */
        unsigned char  reserved        : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_GPIO1AFSEL_UNION;
#endif
#define PMIC_GPIO1AFSEL_gpio1_mode_ctrl_START  (0)
#define PMIC_GPIO1AFSEL_gpio1_mode_ctrl_END    (0)


/*****************************************************************************
 struct               : PMIC_GPIO1DSSEL_UNION
 struct description   : GPIO1DSSEL Register structure definition
                        Address Offset:0x00CA Initial:0x00 Width:8
 register description : GPIO输出模式配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  gpio1_out_ctrl : 1;  /* bit[0]  : GPIO1输出模式选择寄存器,选择CMOS输出还是OD输出。
                                                         0：CMOS模式输出（缺省值）；
                                                         1：OD模式输出。 */
        unsigned char  reserved       : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_GPIO1DSSEL_UNION;
#endif
#define PMIC_GPIO1DSSEL_gpio1_out_ctrl_START  (0)
#define PMIC_GPIO1DSSEL_gpio1_out_ctrl_END    (0)


/*****************************************************************************
 struct               : PMIC_GPIO1PUSEL_UNION
 struct description   : GPIO1PUSEL Register structure definition
                        Address Offset:0x00CB Initial:0x00 Width:8
 register description : GPIO内部上拉配置寄存器。
            对用户Reserved不使用。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  gpio1_pullup_ctrl : 1;  /* bit[0]  : GPIO1内部上拉电阻配置寄存器。
                                                            0：没有上拉电阻；
                                                            1：有上拉电阻。 */
        unsigned char  reserved          : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_GPIO1PUSEL_UNION;
#endif
#define PMIC_GPIO1PUSEL_gpio1_pullup_ctrl_START  (0)
#define PMIC_GPIO1PUSEL_gpio1_pullup_ctrl_END    (0)


/*****************************************************************************
 struct               : PMIC_GPIO1PDSEL_UNION
 struct description   : GPIO1PDSEL Register structure definition
                        Address Offset:0x00CC Initial:0x00 Width:8
 register description : GPIO内部下拉配置寄存器。
            对用户Reserved不使用。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  gpio1_pulldown_ctrl : 1;  /* bit[0]  : GPIO1内部下拉电阻配置寄存器。
                                                              0：没有下拉电阻；
                                                              1：有下拉电阻。 */
        unsigned char  reserved            : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_GPIO1PDSEL_UNION;
#endif
#define PMIC_GPIO1PDSEL_gpio1_pulldown_ctrl_START  (0)
#define PMIC_GPIO1PDSEL_gpio1_pulldown_ctrl_END    (0)


/*****************************************************************************
 struct               : PMIC_GPIO1DEBSEL_UNION
 struct description   : GPIO1DEBSEL Register structure definition
                        Address Offset:0x00CD Initial:0x00 Width:8
 register description : GPIO1滤波控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  gpio1_del_sel : 2;  /* bit[0-1]: GPIO1输入信号滤波时间选择。
                                                        00：0ms；
                                                        01：20ms；
                                                        10：40ms；
                                                        11：60ms； */
        unsigned char  reserved      : 6;  /* bit[2-7]: 保留。 */
    } reg;
} PMIC_GPIO1DEBSEL_UNION;
#endif
#define PMIC_GPIO1DEBSEL_gpio1_del_sel_START  (0)
#define PMIC_GPIO1DEBSEL_gpio1_del_sel_END    (1)


/*****************************************************************************
 struct               : PMIC_SIM1PUSEL_UNION
 struct description   : SIM1PUSEL Register structure definition
                        Address Offset:0x00CE Initial:0x00 Width:8
 register description : SIM1内部上拉配置寄存器。
            对用户Reserved不使用。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sim1_pullup_ctrl : 1;  /* bit[0]  : SIM1内部上拉电阻配置寄存器。
                                                           0：没有上拉电阻；
                                                           1：有上拉电阻。 */
        unsigned char  reserved         : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_SIM1PUSEL_UNION;
#endif
#define PMIC_SIM1PUSEL_sim1_pullup_ctrl_START  (0)
#define PMIC_SIM1PUSEL_sim1_pullup_ctrl_END    (0)


/*****************************************************************************
 struct               : PMIC_SIM1PDSEL_UNION
 struct description   : SIM1PDSEL Register structure definition
                        Address Offset:0x00CF Initial:0x00 Width:8
 register description : SIM1内部下拉配置寄存器。
            对用户Reserved不使用。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sim1_pulldown_ctrl : 1;  /* bit[0]  : SIM1内部下拉电阻配置寄存器。
                                                             0：没有下拉电阻；
                                                             1：有下拉电阻。 */
        unsigned char  reserved           : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_SIM1PDSEL_UNION;
#endif
#define PMIC_SIM1PDSEL_sim1_pulldown_ctrl_START  (0)
#define PMIC_SIM1PDSEL_sim1_pulldown_ctrl_END    (0)


/*****************************************************************************
 struct               : PMIC_BUCK0_RAMP_CFG0_UNION
 struct description   : BUCK0_RAMP_CFG0 Register structure definition
                        Address Offset:0x00D1 Initial:0x33 Width:8
 register description : BUCK0 RAMP调压配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck0_rampdown_rate   : 3;  /* bit[0-2]: BUCK0 ramp down调压速率选择寄存器。
                                                                0x0：5mv/(1*T)=48mv/us
                                                                0x1：5mv/(2*T)=24mv/us
                                                                0x2：5mv/(3*T)=16mv/us
                                                                0x3：5mv/(5*T)=9.6mv/us
                                                                0x4：5mv/(8*T)=6mv/us
                                                                0x5：5mv/(12*T)=4mv/us
                                                                0x6：5mv/(24*T)=2mv/us
                                                                0x7：5mv/(48*T)=1mv/us */
        unsigned char  buck0_rampdown_en_cfg : 1;  /* bit[3]  : BUCK0 ramp down调压使能配置寄存器，默认不使能。
                                                                0：不使能；
                                                                1：使能。 */
        unsigned char  buck0_rampup_rate     : 3;  /* bit[4-6]: BUCK0 ramp up调压速率选择寄存器。
                                                                0x0：5mv/(1*T)=48mv/us
                                                                0x1：5mv/(2*T)=24mv/us
                                                                0x2：5mv/(3*T)=16mv/us
                                                                0x3：5mv/(5*T)=9.6mv/us
                                                                0x4：5mv/(8*T)=6mv/us
                                                                0x5：5mv/(12*T)=4mv/us
                                                                0x6：5mv/(24*T)=2mv/us
                                                                0x7：5mv/(48*T)=1mv/us */
        unsigned char  buck0_rampup_en_cfg   : 1;  /* bit[7]  : BUCK0 ramp up调压使能配置寄存器，默认不使能。
                                                                0：不使能；
                                                                1：使能。 */
    } reg;
} PMIC_BUCK0_RAMP_CFG0_UNION;
#endif
#define PMIC_BUCK0_RAMP_CFG0_buck0_rampdown_rate_START    (0)
#define PMIC_BUCK0_RAMP_CFG0_buck0_rampdown_rate_END      (2)
#define PMIC_BUCK0_RAMP_CFG0_buck0_rampdown_en_cfg_START  (3)
#define PMIC_BUCK0_RAMP_CFG0_buck0_rampdown_en_cfg_END    (3)
#define PMIC_BUCK0_RAMP_CFG0_buck0_rampup_rate_START      (4)
#define PMIC_BUCK0_RAMP_CFG0_buck0_rampup_rate_END        (6)
#define PMIC_BUCK0_RAMP_CFG0_buck0_rampup_en_cfg_START    (7)
#define PMIC_BUCK0_RAMP_CFG0_buck0_rampup_en_cfg_END      (7)


/*****************************************************************************
 struct               : PMIC_BUCK0_RAMPUP_STATE_UNION
 struct description   : BUCK0_RAMPUP_STATE Register structure definition
                        Address Offset:0x00D2 Initial:0x11 Width:8
 register description : BUCK0 RAMP UP过程state等待时间配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck0_dly_ru_off_cfg : 3;  /* bit[0-2]: BUCK0 ramp up状态关闭等待时间选择。(Tdelay_ru_off)
                                                               0x0：1us
                                                               0x1：2us
                                                               0x2：4us
                                                               0x3：6us
                                                               0x4：8us
                                                               0x5：10us
                                                               0x6: 12us
                                                               0x7: 24us */
        unsigned char  reserved_0           : 1;  /* bit[3]  : 保留。 */
        unsigned char  buck0_dly_ru_on_cfg  : 3;  /* bit[4-6]: BUCK0 ramp up状态开启等待时间选择。（Tdelay_ru_on）
                                                               0x0：0ns
                                                               0x1：200ns
                                                               0x2：0.6us
                                                               0x3：1us
                                                               0x4：2us
                                                               0x5：4us
                                                               0x6: 5us
                                                               0x7: 7us */
        unsigned char  reserved_1           : 1;  /* bit[7]  : 保留。 */
    } reg;
} PMIC_BUCK0_RAMPUP_STATE_UNION;
#endif
#define PMIC_BUCK0_RAMPUP_STATE_buck0_dly_ru_off_cfg_START  (0)
#define PMIC_BUCK0_RAMPUP_STATE_buck0_dly_ru_off_cfg_END    (2)
#define PMIC_BUCK0_RAMPUP_STATE_buck0_dly_ru_on_cfg_START   (4)
#define PMIC_BUCK0_RAMPUP_STATE_buck0_dly_ru_on_cfg_END     (6)


/*****************************************************************************
 struct               : PMIC_BUCK0_RAMPDOWN_STATE_UNION
 struct description   : BUCK0_RAMPDOWN_STATE Register structure definition
                        Address Offset:0x00D3 Initial:0x11 Width:8
 register description : BUCK0 RAMP DOWN过程state等待时间配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck0_dly_rd_off_cfg : 3;  /* bit[0-2]: BUCK0 ramp down状态关闭等待时间选择。(Tdelay_rd_off)
                                                               0x0：1us
                                                               0x1：2us
                                                               0x2：4us
                                                               0x3：6us
                                                               0x4：8us
                                                               0x5：10us
                                                               0x6：12us
                                                               0x7：24us */
        unsigned char  reserved_0           : 1;  /* bit[3]  : 保留。 */
        unsigned char  buck0_dly_rd_on_cfg  : 3;  /* bit[4-6]: BUCK0 ramp down状态开启等待时间选择。（Tdelay_rd_on）
                                                               0x0：0ns
                                                               0x1：200ns
                                                               0x2：0.6us
                                                               0x3：1us
                                                               0x4：2us
                                                               0x5：4us
                                                               0x6: 5us
                                                               0x7: 7us */
        unsigned char  reserved_1           : 1;  /* bit[7]  : 保留。 */
    } reg;
} PMIC_BUCK0_RAMPDOWN_STATE_UNION;
#endif
#define PMIC_BUCK0_RAMPDOWN_STATE_buck0_dly_rd_off_cfg_START  (0)
#define PMIC_BUCK0_RAMPDOWN_STATE_buck0_dly_rd_off_cfg_END    (2)
#define PMIC_BUCK0_RAMPDOWN_STATE_buck0_dly_rd_on_cfg_START   (4)
#define PMIC_BUCK0_RAMPDOWN_STATE_buck0_dly_rd_on_cfg_END     (6)


/*****************************************************************************
 struct               : PMIC_BUCK0_RAMP_VOK_CFG_UNION
 struct description   : BUCK0_RAMP_VOK_CFG Register structure definition
                        Address Offset:0x00D4 Initial:0x11 Width:8
 register description : BUCK0 RAMP调压VOK延时配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck0_dly_ru_vok_cfg : 3;  /* bit[0-2]: BUCK0 ramp up时vok拉高等待时间选择。(Tdelay_ru_vok)
                                                               0x0:2us 
                                                               0x1:4us
                                                               0x2:8us
                                                               0x3:12us
                                                               0x4:16us
                                                               0x5:20us
                                                               0x6:24us
                                                               0x7:48us */
        unsigned char  reserved_0           : 1;  /* bit[3]  : 保留。 */
        unsigned char  buck0_dly_rd_vok_cfg : 3;  /* bit[4-6]: BUCK0 ramp down时vok拉高等待时间选择。(Tdelay_rd_vok)
                                                               0x0:2us 
                                                               0x1:4us
                                                               0x2:8us
                                                               0x3:12us
                                                               0x4:16us
                                                               0x5:20us
                                                               0x6:24us
                                                               0x7:48us */
        unsigned char  reserved_1           : 1;  /* bit[7]  : 保留。 */
    } reg;
} PMIC_BUCK0_RAMP_VOK_CFG_UNION;
#endif
#define PMIC_BUCK0_RAMP_VOK_CFG_buck0_dly_ru_vok_cfg_START  (0)
#define PMIC_BUCK0_RAMP_VOK_CFG_buck0_dly_ru_vok_cfg_END    (2)
#define PMIC_BUCK0_RAMP_VOK_CFG_buck0_dly_rd_vok_cfg_START  (4)
#define PMIC_BUCK0_RAMP_VOK_CFG_buck0_dly_rd_vok_cfg_END    (6)


/*****************************************************************************
 struct               : PMIC_BUCK0_RAMPUP_CHG_CFG_UNION
 struct description   : BUCK0_RAMPUP_CHG_CFG Register structure definition
                        Address Offset:0x00D5 Initial:0x01 Width:8
 register description : BUCK0 RAMP UP转折点电压和转折后速率配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck0_rampup_chg_rate   : 2;  /* bit[0-1]: BUCK0 ramp up过程转折点后调压速率选择。
                                                                  0x0：0.375mv/us；
                                                                  0x1：0.75mv/us；
                                                                  0x2：1.5mv/us；
                                                                  0x3：3.0mv/us； */
        unsigned char  buck0_rampup_chg_vset   : 3;  /* bit[2-4]: BUCK0 ramp up过程转折点电压设置。
                                                                  0x0：距离目标电压0mV，表示不存在转折点；
                                                                  0x1：距离目标电压10mV；
                                                                  0x2：距离目标电压20mV；
                                                                  0x3：距离目标电压30mV；
                                                                  0x4：距离目标电压40mV；
                                                                  0x5：距离目标电压60mV；
                                                                  0x6：距离目标电压80mV；
                                                                  0x7：距离目标电压100mV； */
        unsigned char  buck0_ru_nochg_rate_sel : 1;  /* bit[5]  : BUCK0 ramp up过程不存在转折点时调压速率选择。
                                                                  0：正常设定的normal速率，即选择rampup_rate对应速率；
                                                                  1：转折点后的slow速率，即选择rampup_chg_rate对应速率； */
        unsigned char  reserved                : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_BUCK0_RAMPUP_CHG_CFG_UNION;
#endif
#define PMIC_BUCK0_RAMPUP_CHG_CFG_buck0_rampup_chg_rate_START    (0)
#define PMIC_BUCK0_RAMPUP_CHG_CFG_buck0_rampup_chg_rate_END      (1)
#define PMIC_BUCK0_RAMPUP_CHG_CFG_buck0_rampup_chg_vset_START    (2)
#define PMIC_BUCK0_RAMPUP_CHG_CFG_buck0_rampup_chg_vset_END      (4)
#define PMIC_BUCK0_RAMPUP_CHG_CFG_buck0_ru_nochg_rate_sel_START  (5)
#define PMIC_BUCK0_RAMPUP_CHG_CFG_buck0_ru_nochg_rate_sel_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK0_RAMPDOWN_CHG_CFG_UNION
 struct description   : BUCK0_RAMPDOWN_CHG_CFG Register structure definition
                        Address Offset:0x00D6 Initial:0x01 Width:8
 register description : BUCK0 RAMP DOWN转折点电压和转折后速率配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck0_rampdown_chg_rate : 2;  /* bit[0-1]: BUCK0 ramp down过程转折点后调压速率选择。
                                                                  0x0：0.375mv/us；
                                                                  0x1：0.75mv/us；
                                                                  0x2：1.5mv/us；
                                                                  0x3：3.0mv/us； */
        unsigned char  buck0_rampdown_chg_vset : 3;  /* bit[2-4]: BUCK0 ramp down过程转折点电压设置。
                                                                  0x0：距离目标电压0mV，表示不存在转折点；
                                                                  0x1：距离目标电压10mV；
                                                                  0x2：距离目标电压20mV；
                                                                  0x3：距离目标电压30mV；
                                                                  0x4：距离目标电压40mV；
                                                                  0x5：距离目标电压60mV；
                                                                  0x6：距离目标电压80mV；
                                                                  0x7：距离目标电压100mV； */
        unsigned char  buck0_rd_nochg_rate_sel : 1;  /* bit[5]  : BUCK0 ramp down过程不存在转折点时调压速率选择。
                                                                  0：正常设定的normal速率，即选择rampdown_rate对应速率；
                                                                  1：转折点后的slow速率，即选择rampdown_chg_rate对应速率； */
        unsigned char  reserved                : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_BUCK0_RAMPDOWN_CHG_CFG_UNION;
#endif
#define PMIC_BUCK0_RAMPDOWN_CHG_CFG_buck0_rampdown_chg_rate_START  (0)
#define PMIC_BUCK0_RAMPDOWN_CHG_CFG_buck0_rampdown_chg_rate_END    (1)
#define PMIC_BUCK0_RAMPDOWN_CHG_CFG_buck0_rampdown_chg_vset_START  (2)
#define PMIC_BUCK0_RAMPDOWN_CHG_CFG_buck0_rampdown_chg_vset_END    (4)
#define PMIC_BUCK0_RAMPDOWN_CHG_CFG_buck0_rd_nochg_rate_sel_START  (5)
#define PMIC_BUCK0_RAMPDOWN_CHG_CFG_buck0_rd_nochg_rate_sel_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK1_RAMP_CFG0_UNION
 struct description   : BUCK1_RAMP_CFG0 Register structure definition
                        Address Offset:0x00D8 Initial:0x33 Width:8
 register description : BUCK1 RAMP调压配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck1_rampdown_rate   : 3;  /* bit[0-2]: BUCK1 ramp down调压速率选择寄存器。
                                                                0x0：5mv/(1*T)=48mv/us
                                                                0x1：5mv/(2*T)=24mv/us
                                                                0x2：5mv/(3*T)=16mv/us
                                                                0x3：5mv/(5*T)=9.6mv/us
                                                                0x4：5mv/(8*T)=6mv/us
                                                                0x5：5mv/(12*T)=4mv/us
                                                                0x6：5mv/(24*T)=2mv/us
                                                                0x7：5mv/(48*T)=1mv/us */
        unsigned char  buck1_rampdown_en_cfg : 1;  /* bit[3]  : BUCK1 ramp down调压使能配置寄存器，默认不使能。
                                                                0：不使能；
                                                                1：使能。 */
        unsigned char  buck1_rampup_rate     : 3;  /* bit[4-6]: BUCK1 ramp up调压速率选择寄存器。
                                                                0x0：5mv/(1*T)=48mv/us
                                                                0x1：5mv/(2*T)=24mv/us
                                                                0x2：5mv/(3*T)=16mv/us
                                                                0x3：5mv/(5*T)=9.6mv/us
                                                                0x4：5mv/(8*T)=6mv/us
                                                                0x5：5mv/(12*T)=4mv/us
                                                                0x6：5mv/(24*T)=2mv/us
                                                                0x7：5mv/(48*T)=1mv/us */
        unsigned char  buck1_rampup_en_cfg   : 1;  /* bit[7]  : BUCK1 ramp up调压使能配置寄存器，默认不使能。
                                                                0：不使能；
                                                                1：使能。 */
    } reg;
} PMIC_BUCK1_RAMP_CFG0_UNION;
#endif
#define PMIC_BUCK1_RAMP_CFG0_buck1_rampdown_rate_START    (0)
#define PMIC_BUCK1_RAMP_CFG0_buck1_rampdown_rate_END      (2)
#define PMIC_BUCK1_RAMP_CFG0_buck1_rampdown_en_cfg_START  (3)
#define PMIC_BUCK1_RAMP_CFG0_buck1_rampdown_en_cfg_END    (3)
#define PMIC_BUCK1_RAMP_CFG0_buck1_rampup_rate_START      (4)
#define PMIC_BUCK1_RAMP_CFG0_buck1_rampup_rate_END        (6)
#define PMIC_BUCK1_RAMP_CFG0_buck1_rampup_en_cfg_START    (7)
#define PMIC_BUCK1_RAMP_CFG0_buck1_rampup_en_cfg_END      (7)


/*****************************************************************************
 struct               : PMIC_BUCK1_RAMPUP_STATE_UNION
 struct description   : BUCK1_RAMPUP_STATE Register structure definition
                        Address Offset:0x00D9 Initial:0x11 Width:8
 register description : BUCK1 RAMP UP过程state等待时间配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck1_dly_ru_off_cfg : 3;  /* bit[0-2]: BUCK1 ramp up状态关闭等待时间选择。(Tdelay_ru_off)
                                                               0x0：1us
                                                               0x1：2us
                                                               0x2：4us
                                                               0x3：6us
                                                               0x4：8us
                                                               0x5：10us
                                                               0x6：12us
                                                               0x7：24us */
        unsigned char  reserved_0           : 1;  /* bit[3]  : 保留。 */
        unsigned char  buck1_dly_ru_on_cfg  : 3;  /* bit[4-6]: BUCK1 ramp up状态开启等待时间选择。（Tdelay_ru_on）
                                                               0x0：0ns
                                                               0x1：200ns
                                                               0x2：0.6us
                                                               0x3：1us
                                                               0x4：2us
                                                               0x5：4us
                                                               0x6：5us
                                                               0x7：7us */
        unsigned char  reserved_1           : 1;  /* bit[7]  : 保留。 */
    } reg;
} PMIC_BUCK1_RAMPUP_STATE_UNION;
#endif
#define PMIC_BUCK1_RAMPUP_STATE_buck1_dly_ru_off_cfg_START  (0)
#define PMIC_BUCK1_RAMPUP_STATE_buck1_dly_ru_off_cfg_END    (2)
#define PMIC_BUCK1_RAMPUP_STATE_buck1_dly_ru_on_cfg_START   (4)
#define PMIC_BUCK1_RAMPUP_STATE_buck1_dly_ru_on_cfg_END     (6)


/*****************************************************************************
 struct               : PMIC_BUCK1_RAMPDOWN_STATE_UNION
 struct description   : BUCK1_RAMPDOWN_STATE Register structure definition
                        Address Offset:0x00DA Initial:0x11 Width:8
 register description : BUCK1 RAMP DOWN过程state等待时间配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck1_dly_rd_off_cfg : 3;  /* bit[0-2]: BUCK1 ramp down状态关闭等待时间选择。(Tdelay_rd_off)
                                                               0x0：1us
                                                               0x1：2us
                                                               0x2：4us
                                                               0x3：6us
                                                               0x4：8us
                                                               0x5：10us
                                                               0x6：12us
                                                               0x7：24us */
        unsigned char  reserved_0           : 1;  /* bit[3]  : 保留。 */
        unsigned char  buck1_dly_rd_on_cfg  : 3;  /* bit[4-6]: BUCK1 ramp down状态开启等待时间选择。（Tdelay_rd_on）
                                                               0x0：0ns
                                                               0x1：200ns
                                                               0x2：0.6us
                                                               0x3：1us
                                                               0x4：2us
                                                               0x5：4us
                                                               0x6: 5us
                                                               0x7: 7us */
        unsigned char  reserved_1           : 1;  /* bit[7]  : 保留。 */
    } reg;
} PMIC_BUCK1_RAMPDOWN_STATE_UNION;
#endif
#define PMIC_BUCK1_RAMPDOWN_STATE_buck1_dly_rd_off_cfg_START  (0)
#define PMIC_BUCK1_RAMPDOWN_STATE_buck1_dly_rd_off_cfg_END    (2)
#define PMIC_BUCK1_RAMPDOWN_STATE_buck1_dly_rd_on_cfg_START   (4)
#define PMIC_BUCK1_RAMPDOWN_STATE_buck1_dly_rd_on_cfg_END     (6)


/*****************************************************************************
 struct               : PMIC_BUCK1_RAMP_VOK_CFG_UNION
 struct description   : BUCK1_RAMP_VOK_CFG Register structure definition
                        Address Offset:0x00DB Initial:0x11 Width:8
 register description : BUCK1 RAMP调压VOK延时配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck1_dly_ru_vok_cfg : 3;  /* bit[0-2]: BUCK1 ramp up时vok拉高等待时间选择。(Tdelay_ru_vok)
                                                               0x0:2us 
                                                               0x1:4us
                                                               0x2:8us
                                                               0x3:12us
                                                               0x4:16us
                                                               0x5:20us
                                                               0x6:24us
                                                               0x7:48us */
        unsigned char  reserved_0           : 1;  /* bit[3]  : 保留。 */
        unsigned char  buck1_dly_rd_vok_cfg : 3;  /* bit[4-6]: BUCK1 ramp down时vok拉高等待时间选择。(Tdelay_rd_vok)
                                                               0x0:2us 
                                                               0x1:4us
                                                               0x2:8us
                                                               0x3:12us
                                                               0x4:16us
                                                               0x5:20us
                                                               0x6:24us
                                                               0x7:48us */
        unsigned char  reserved_1           : 1;  /* bit[7]  : 保留。 */
    } reg;
} PMIC_BUCK1_RAMP_VOK_CFG_UNION;
#endif
#define PMIC_BUCK1_RAMP_VOK_CFG_buck1_dly_ru_vok_cfg_START  (0)
#define PMIC_BUCK1_RAMP_VOK_CFG_buck1_dly_ru_vok_cfg_END    (2)
#define PMIC_BUCK1_RAMP_VOK_CFG_buck1_dly_rd_vok_cfg_START  (4)
#define PMIC_BUCK1_RAMP_VOK_CFG_buck1_dly_rd_vok_cfg_END    (6)


/*****************************************************************************
 struct               : PMIC_BUCK1_RAMPUP_CHG_CFG_UNION
 struct description   : BUCK1_RAMPUP_CHG_CFG Register structure definition
                        Address Offset:0x00DC Initial:0x01 Width:8
 register description : BUCK1 RAMP UP转折点电压和转折后速率配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck1_rampup_chg_rate   : 2;  /* bit[0-1]: BUCK1 ramp up过程转折点后调压速率选择。
                                                                  0x0：0.375mv/us；
                                                                  0x1：0.75mv/us；
                                                                  0x2：1.5mv/us；
                                                                  0x3：3.0mv/us； */
        unsigned char  buck1_rampup_chg_vset   : 3;  /* bit[2-4]: BUCK1 ramp up过程转折点电压设置。
                                                                  0x0：距离目标电压0mV，表示不存在转折点；
                                                                  0x1：距离目标电压10mV；
                                                                  0x2：距离目标电压20mV；
                                                                  0x3：距离目标电压30mV；
                                                                  0x4：距离目标电压40mV；
                                                                  0x5：距离目标电压60mV；
                                                                  0x6：距离目标电压80mV；
                                                                  0x7：距离目标电压100mV； */
        unsigned char  buck1_ru_nochg_rate_sel : 1;  /* bit[5]  : BUCK1 ramp up过程不存在转折点时调压速率选择。
                                                                  0：正常设定的normal速率，即选择rampup_rate对应速率；
                                                                  1：转折点后的slow速率，即选择rampup_chg_rate对应速率； */
        unsigned char  reserved                : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_BUCK1_RAMPUP_CHG_CFG_UNION;
#endif
#define PMIC_BUCK1_RAMPUP_CHG_CFG_buck1_rampup_chg_rate_START    (0)
#define PMIC_BUCK1_RAMPUP_CHG_CFG_buck1_rampup_chg_rate_END      (1)
#define PMIC_BUCK1_RAMPUP_CHG_CFG_buck1_rampup_chg_vset_START    (2)
#define PMIC_BUCK1_RAMPUP_CHG_CFG_buck1_rampup_chg_vset_END      (4)
#define PMIC_BUCK1_RAMPUP_CHG_CFG_buck1_ru_nochg_rate_sel_START  (5)
#define PMIC_BUCK1_RAMPUP_CHG_CFG_buck1_ru_nochg_rate_sel_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK1_RAMPDOWN_CHG_CFG_UNION
 struct description   : BUCK1_RAMPDOWN_CHG_CFG Register structure definition
                        Address Offset:0x00DD Initial:0x01 Width:8
 register description : BUCK1 RAMP DOWN转折点电压和转折后速率配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck1_rampdown_chg_rate : 2;  /* bit[0-1]: BUCK1 ramp down过程转折点后调压速率选择。
                                                                  0x0：0.375mv/us；
                                                                  0x1：0.75mv/us；
                                                                  0x2：1.5mv/us；
                                                                  0x3：3.0mv/us； */
        unsigned char  buck1_rampdown_chg_vset : 3;  /* bit[2-4]: BUCK1 ramp down过程转折点电压设置。
                                                                  0x0：距离目标电压0mV，表示不存在转折点；
                                                                  0x1：距离目标电压10mV；
                                                                  0x2：距离目标电压20mV；
                                                                  0x3：距离目标电压30mV；
                                                                  0x4：距离目标电压40mV；
                                                                  0x5：距离目标电压60mV；
                                                                  0x6：距离目标电压80mV；
                                                                  0x7：距离目标电压100mV； */
        unsigned char  buck1_rd_nochg_rate_sel : 1;  /* bit[5]  : BUCK1 ramp down过程不存在转折点时调压速率选择。
                                                                  0：正常设定的normal速率，即选择rampdown_rate对应速率；
                                                                  1：转折点后的slow速率，即选择rampdown_chg_rate对应速率； */
        unsigned char  reserved                : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_BUCK1_RAMPDOWN_CHG_CFG_UNION;
#endif
#define PMIC_BUCK1_RAMPDOWN_CHG_CFG_buck1_rampdown_chg_rate_START  (0)
#define PMIC_BUCK1_RAMPDOWN_CHG_CFG_buck1_rampdown_chg_rate_END    (1)
#define PMIC_BUCK1_RAMPDOWN_CHG_CFG_buck1_rampdown_chg_vset_START  (2)
#define PMIC_BUCK1_RAMPDOWN_CHG_CFG_buck1_rampdown_chg_vset_END    (4)
#define PMIC_BUCK1_RAMPDOWN_CHG_CFG_buck1_rd_nochg_rate_sel_START  (5)
#define PMIC_BUCK1_RAMPDOWN_CHG_CFG_buck1_rd_nochg_rate_sel_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK5_RAMP_CFG0_UNION
 struct description   : BUCK5_RAMP_CFG0 Register structure definition
                        Address Offset:0x00DF Initial:0x33 Width:8
 register description : BUCK5 RAMP调压配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck5_rampdown_rate   : 3;  /* bit[0-2]: BUCK5 ramp down调压速率选择寄存器。
                                                                0x0：5mv/(1*T)=48mv/us
                                                                0x1：5mv/(2*T)=24mv/us
                                                                0x2：5mv/(3*T)=16mv/us
                                                                0x3：5mv/(5*T)=9.6mv/us
                                                                0x4：5mv/(8*T)=6mv/us
                                                                0x5：5mv/(12*T)=4mv/us
                                                                0x6：5mv/(24*T)=2mv/us
                                                                0x7：5mv/(48*T)=1mv/us */
        unsigned char  buck5_rampdown_en_cfg : 1;  /* bit[3]  : BUCK5 ramp down调压使能配置寄存器，默认不使能。
                                                                0：不使能；
                                                                1：使能。 */
        unsigned char  buck5_rampup_rate     : 3;  /* bit[4-6]: BUCK5 ramp up调压速率选择寄存器。
                                                                0x0：5mv/(1*T)=48mv/us
                                                                0x1：5mv/(2*T)=24mv/us
                                                                0x2：5mv/(3*T)=16mv/us
                                                                0x3：5mv/(5*T)=9.6mv/us
                                                                0x4：5mv/(8*T)=6mv/us
                                                                0x5：5mv/(12*T)=4mv/us
                                                                0x6：5mv/(24*T)=2mv/us
                                                                0x7：5mv/(48*T)=1mv/us */
        unsigned char  buck5_rampup_en_cfg   : 1;  /* bit[7]  : BUCK5 ramp up调压使能配置寄存器，默认不使能。
                                                                0：不使能；
                                                                1：使能。 */
    } reg;
} PMIC_BUCK5_RAMP_CFG0_UNION;
#endif
#define PMIC_BUCK5_RAMP_CFG0_buck5_rampdown_rate_START    (0)
#define PMIC_BUCK5_RAMP_CFG0_buck5_rampdown_rate_END      (2)
#define PMIC_BUCK5_RAMP_CFG0_buck5_rampdown_en_cfg_START  (3)
#define PMIC_BUCK5_RAMP_CFG0_buck5_rampdown_en_cfg_END    (3)
#define PMIC_BUCK5_RAMP_CFG0_buck5_rampup_rate_START      (4)
#define PMIC_BUCK5_RAMP_CFG0_buck5_rampup_rate_END        (6)
#define PMIC_BUCK5_RAMP_CFG0_buck5_rampup_en_cfg_START    (7)
#define PMIC_BUCK5_RAMP_CFG0_buck5_rampup_en_cfg_END      (7)


/*****************************************************************************
 struct               : PMIC_BUCK5_RAMPUP_STATE_UNION
 struct description   : BUCK5_RAMPUP_STATE Register structure definition
                        Address Offset:0x00E0 Initial:0x11 Width:8
 register description : BUCK5 RAMP UP过程state等待时间配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck5_dly_ru_off_cfg : 3;  /* bit[0-2]: BUCK5 ramp up状态关闭等待时间选择。(Tdelay_ru_off)
                                                               0x0：1us
                                                               0x1：2us
                                                               0x2：4us
                                                               0x3：6us
                                                               0x4：8us
                                                               0x5：10us
                                                               0x6：12us
                                                               0x7：24us */
        unsigned char  reserved_0           : 1;  /* bit[3]  : 保留。 */
        unsigned char  buck5_dly_ru_on_cfg  : 3;  /* bit[4-6]: BUCK5 ramp up状态开启等待时间选择。（Tdelay_ru_on）
                                                               0x0：0ns
                                                               0x1：200ns
                                                               0x2：0.6us
                                                               0x3：1us
                                                               0x4：2us
                                                               0x5：4us
                                                               0x6：5us
                                                               0x7：7us */
        unsigned char  reserved_1           : 1;  /* bit[7]  : 保留。 */
    } reg;
} PMIC_BUCK5_RAMPUP_STATE_UNION;
#endif
#define PMIC_BUCK5_RAMPUP_STATE_buck5_dly_ru_off_cfg_START  (0)
#define PMIC_BUCK5_RAMPUP_STATE_buck5_dly_ru_off_cfg_END    (2)
#define PMIC_BUCK5_RAMPUP_STATE_buck5_dly_ru_on_cfg_START   (4)
#define PMIC_BUCK5_RAMPUP_STATE_buck5_dly_ru_on_cfg_END     (6)


/*****************************************************************************
 struct               : PMIC_BUCK5_RAMPDOWN_STATE_UNION
 struct description   : BUCK5_RAMPDOWN_STATE Register structure definition
                        Address Offset:0x00E1 Initial:0x11 Width:8
 register description : BUCK5 RAMP DOWN过程state等待时间配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck5_dly_rd_off_cfg : 3;  /* bit[0-2]: BUCK5 ramp down状态关闭等待时间选择。(Tdelay_rd_off)
                                                               0x0：1us
                                                               0x1：2us
                                                               0x2：4us
                                                               0x3：6us
                                                               0x4：8us
                                                               0x5：10us
                                                               0x6：12us
                                                               0x7：24us */
        unsigned char  reserved_0           : 1;  /* bit[3]  : 保留。 */
        unsigned char  buck5_dly_rd_on_cfg  : 3;  /* bit[4-6]: BUCK5 ramp down状态开启等待时间选择。（Tdelay_rd_on）
                                                               0x0：0ns
                                                               0x1：200ns
                                                               0x2：0.6us
                                                               0x3：1us
                                                               0x4：2us
                                                               0x5：4us
                                                               0x6: 5us
                                                               0x7: 7us */
        unsigned char  reserved_1           : 1;  /* bit[7]  : 保留。 */
    } reg;
} PMIC_BUCK5_RAMPDOWN_STATE_UNION;
#endif
#define PMIC_BUCK5_RAMPDOWN_STATE_buck5_dly_rd_off_cfg_START  (0)
#define PMIC_BUCK5_RAMPDOWN_STATE_buck5_dly_rd_off_cfg_END    (2)
#define PMIC_BUCK5_RAMPDOWN_STATE_buck5_dly_rd_on_cfg_START   (4)
#define PMIC_BUCK5_RAMPDOWN_STATE_buck5_dly_rd_on_cfg_END     (6)


/*****************************************************************************
 struct               : PMIC_BUCK5_RAMP_VOK_CFG_UNION
 struct description   : BUCK5_RAMP_VOK_CFG Register structure definition
                        Address Offset:0x00E2 Initial:0x11 Width:8
 register description : BUCK5 RAMP调压VOK延时配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck5_dly_ru_vok_cfg : 3;  /* bit[0-2]: BUCK5 ramp up时vok拉高等待时间选择。(Tdelay_ru_vok)
                                                               0x0:2us 
                                                               0x1:4us
                                                               0x2:8us
                                                               0x3:12us
                                                               0x4:16us
                                                               0x5:20us
                                                               0x6:24us
                                                               0x7:48us */
        unsigned char  reserved_0           : 1;  /* bit[3]  : 保留。 */
        unsigned char  buck5_dly_rd_vok_cfg : 3;  /* bit[4-6]: BUCK5 ramp down时vok拉高等待时间选择。(Tdelay_rd_vok)
                                                               0x0:2us 
                                                               0x1:4us
                                                               0x2:8us
                                                               0x3:12us
                                                               0x4:16us
                                                               0x5:20us
                                                               0x6:24us
                                                               0x7:48us */
        unsigned char  reserved_1           : 1;  /* bit[7]  : 保留。 */
    } reg;
} PMIC_BUCK5_RAMP_VOK_CFG_UNION;
#endif
#define PMIC_BUCK5_RAMP_VOK_CFG_buck5_dly_ru_vok_cfg_START  (0)
#define PMIC_BUCK5_RAMP_VOK_CFG_buck5_dly_ru_vok_cfg_END    (2)
#define PMIC_BUCK5_RAMP_VOK_CFG_buck5_dly_rd_vok_cfg_START  (4)
#define PMIC_BUCK5_RAMP_VOK_CFG_buck5_dly_rd_vok_cfg_END    (6)


/*****************************************************************************
 struct               : PMIC_BUCK5_RAMPUP_CHG_CFG_UNION
 struct description   : BUCK5_RAMPUP_CHG_CFG Register structure definition
                        Address Offset:0x00E3 Initial:0x01 Width:8
 register description : BUCK5 RAMP UP转折点电压和转折后速率配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck5_rampup_chg_rate   : 2;  /* bit[0-1]: BUCK5 ramp up过程转折点后调压速率选择。
                                                                  0x0：0.375mv/us；
                                                                  0x1：0.75mv/us；
                                                                  0x2：1.5mv/us；
                                                                  0x3：3.0mv/us； */
        unsigned char  buck5_rampup_chg_vset   : 3;  /* bit[2-4]: BUCK5 ramp up过程转折点电压设置。
                                                                  0x0：距离目标电压0mV，表示不存在转折点；
                                                                  0x1：距离目标电压10mV；
                                                                  0x2：距离目标电压20mV；
                                                                  0x3：距离目标电压30mV；
                                                                  0x4：距离目标电压40mV；
                                                                  0x5：距离目标电压60mV；
                                                                  0x6：距离目标电压80mV；
                                                                  0x7：距离目标电压100mV； */
        unsigned char  buck5_ru_nochg_rate_sel : 1;  /* bit[5]  : BUCK5 ramp up过程不存在转折点时调压速率选择。
                                                                  0：正常设定的normal速率，即选择rampup_rate对应速率；
                                                                  1：转折点后的slow速率，即选择rampup_chg_rate对应速率； */
        unsigned char  reserved                : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_BUCK5_RAMPUP_CHG_CFG_UNION;
#endif
#define PMIC_BUCK5_RAMPUP_CHG_CFG_buck5_rampup_chg_rate_START    (0)
#define PMIC_BUCK5_RAMPUP_CHG_CFG_buck5_rampup_chg_rate_END      (1)
#define PMIC_BUCK5_RAMPUP_CHG_CFG_buck5_rampup_chg_vset_START    (2)
#define PMIC_BUCK5_RAMPUP_CHG_CFG_buck5_rampup_chg_vset_END      (4)
#define PMIC_BUCK5_RAMPUP_CHG_CFG_buck5_ru_nochg_rate_sel_START  (5)
#define PMIC_BUCK5_RAMPUP_CHG_CFG_buck5_ru_nochg_rate_sel_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK5_RAMPDOWN_CHG_CFG_UNION
 struct description   : BUCK5_RAMPDOWN_CHG_CFG Register structure definition
                        Address Offset:0x00E4 Initial:0x01 Width:8
 register description : BUCK5 RAMP DOWN转折点电压和转折后速率配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck5_rampdown_chg_rate : 2;  /* bit[0-1]: BUCK5 ramp down过程转折点后调压速率选择。
                                                                  0x0：0.375mv/us；
                                                                  0x1：0.75mv/us；
                                                                  0x2：1.5mv/us；
                                                                  0x3：3.0mv/us； */
        unsigned char  buck5_rampdown_chg_vset : 3;  /* bit[2-4]: BUCK5 ramp down过程转折点电压设置。
                                                                  0x0：距离目标电压0mV，表示不存在转折点；
                                                                  0x1：距离目标电压10mV；
                                                                  0x2：距离目标电压20mV；
                                                                  0x3：距离目标电压30mV；
                                                                  0x4：距离目标电压40mV；
                                                                  0x5：距离目标电压60mV；
                                                                  0x6：距离目标电压80mV；
                                                                  0x7：距离目标电压100mV； */
        unsigned char  buck5_rd_nochg_rate_sel : 1;  /* bit[5]  : BUCK5 ramp down过程不存在转折点时调压速率选择。
                                                                  0：正常设定的normal速率，即选择rampdown_rate对应速率；
                                                                  1：转折点后的slow速率，即选择rampdown_chg_rate对应速率； */
        unsigned char  reserved                : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_BUCK5_RAMPDOWN_CHG_CFG_UNION;
#endif
#define PMIC_BUCK5_RAMPDOWN_CHG_CFG_buck5_rampdown_chg_rate_START  (0)
#define PMIC_BUCK5_RAMPDOWN_CHG_CFG_buck5_rampdown_chg_rate_END    (1)
#define PMIC_BUCK5_RAMPDOWN_CHG_CFG_buck5_rampdown_chg_vset_START  (2)
#define PMIC_BUCK5_RAMPDOWN_CHG_CFG_buck5_rampdown_chg_vset_END    (4)
#define PMIC_BUCK5_RAMPDOWN_CHG_CFG_buck5_rd_nochg_rate_sel_START  (5)
#define PMIC_BUCK5_RAMPDOWN_CHG_CFG_buck5_rd_nochg_rate_sel_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK6_RAMP_CFG0_UNION
 struct description   : BUCK6_RAMP_CFG0 Register structure definition
                        Address Offset:0x00E6 Initial:0x33 Width:8
 register description : BUCK6 RAMP调压配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck6_rampdown_rate   : 3;  /* bit[0-2]: BUCK6 ramp down调压速率选择寄存器。
                                                                0x0：5mv/(1*T)=48mv/us
                                                                0x1：5mv/(2*T)=24mv/us
                                                                0x2：5mv/(3*T)=16mv/us
                                                                0x3：5mv/(5*T)=9.6mv/us
                                                                0x4：5mv/(8*T)=6mv/us
                                                                0x5：5mv/(12*T)=4mv/us
                                                                0x6：5mv/(24*T)=2mv/us
                                                                0x7：5mv/(48*T)=1mv/us */
        unsigned char  buck6_rampdown_en_cfg : 1;  /* bit[3]  : BUCK6 ramp down调压使能配置寄存器，默认不使能。
                                                                0：不使能；
                                                                1：使能。 */
        unsigned char  buck6_rampup_rate     : 3;  /* bit[4-6]: BUCK6 ramp up调压速率选择寄存器。
                                                                0x0：5mv/(1*T)=48mv/us
                                                                0x1：5mv/(2*T)=24mv/us
                                                                0x2：5mv/(3*T)=16mv/us
                                                                0x3：5mv/(5*T)=9.6mv/us
                                                                0x4：5mv/(8*T)=6mv/us
                                                                0x5：5mv/(12*T)=4mv/us
                                                                0x6：5mv/(24*T)=2mv/us
                                                                0x7：5mv/(48*T)=1mv/us */
        unsigned char  buck6_rampup_en_cfg   : 1;  /* bit[7]  : BUCK6 ramp up调压使能配置寄存器，默认不使能。
                                                                0：不使能；
                                                                1：使能。 */
    } reg;
} PMIC_BUCK6_RAMP_CFG0_UNION;
#endif
#define PMIC_BUCK6_RAMP_CFG0_buck6_rampdown_rate_START    (0)
#define PMIC_BUCK6_RAMP_CFG0_buck6_rampdown_rate_END      (2)
#define PMIC_BUCK6_RAMP_CFG0_buck6_rampdown_en_cfg_START  (3)
#define PMIC_BUCK6_RAMP_CFG0_buck6_rampdown_en_cfg_END    (3)
#define PMIC_BUCK6_RAMP_CFG0_buck6_rampup_rate_START      (4)
#define PMIC_BUCK6_RAMP_CFG0_buck6_rampup_rate_END        (6)
#define PMIC_BUCK6_RAMP_CFG0_buck6_rampup_en_cfg_START    (7)
#define PMIC_BUCK6_RAMP_CFG0_buck6_rampup_en_cfg_END      (7)


/*****************************************************************************
 struct               : PMIC_BUCK6_RAMPUP_STATE_UNION
 struct description   : BUCK6_RAMPUP_STATE Register structure definition
                        Address Offset:0x00E7 Initial:0x11 Width:8
 register description : BUCK6 RAMP UP过程state等待时间配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck6_dly_ru_off_cfg : 3;  /* bit[0-2]: BUCK6 ramp up状态关闭等待时间选择。(Tdelay_ru_off)
                                                               0x0：1us
                                                               0x1：2us
                                                               0x2：4us
                                                               0x3：6us
                                                               0x4：8us
                                                               0x5：10us
                                                               0x6：12us
                                                               0x7：24us */
        unsigned char  reserved_0           : 1;  /* bit[3]  : 保留。 */
        unsigned char  buck6_dly_ru_on_cfg  : 3;  /* bit[4-6]: BUCK6 ramp up状态开启等待时间选择。（Tdelay_ru_on）
                                                               0x0：0ns
                                                               0x1：200ns
                                                               0x2：0.6us
                                                               0x3：1us
                                                               0x4：2us
                                                               0x5：4us
                                                               0x6：5us
                                                               0x7：7us */
        unsigned char  reserved_1           : 1;  /* bit[7]  : 保留。 */
    } reg;
} PMIC_BUCK6_RAMPUP_STATE_UNION;
#endif
#define PMIC_BUCK6_RAMPUP_STATE_buck6_dly_ru_off_cfg_START  (0)
#define PMIC_BUCK6_RAMPUP_STATE_buck6_dly_ru_off_cfg_END    (2)
#define PMIC_BUCK6_RAMPUP_STATE_buck6_dly_ru_on_cfg_START   (4)
#define PMIC_BUCK6_RAMPUP_STATE_buck6_dly_ru_on_cfg_END     (6)


/*****************************************************************************
 struct               : PMIC_BUCK6_RAMPDOWN_STATE_UNION
 struct description   : BUCK6_RAMPDOWN_STATE Register structure definition
                        Address Offset:0x00E8 Initial:0x11 Width:8
 register description : BUCK6 RAMP DOWN过程state等待时间配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck6_dly_rd_off_cfg : 3;  /* bit[0-2]: BUCK6 ramp down状态关闭等待时间选择。(Tdelay_rd_off)
                                                               0x0：1us
                                                               0x1：2us
                                                               0x2：4us
                                                               0x3：6us
                                                               0x4：8us
                                                               0x5：10us
                                                               0x6：12us
                                                               0x7：24us */
        unsigned char  reserved_0           : 1;  /* bit[3]  : 保留。 */
        unsigned char  buck6_dly_rd_on_cfg  : 3;  /* bit[4-6]: BUCK6 ramp down状态开启等待时间选择。（Tdelay_rd_on）
                                                               0x0：0ns
                                                               0x1：200ns
                                                               0x2：0.6us
                                                               0x3：1us
                                                               0x4：2us
                                                               0x5：4us
                                                               0x6: 5us
                                                               0x7: 7us */
        unsigned char  reserved_1           : 1;  /* bit[7]  : 保留。 */
    } reg;
} PMIC_BUCK6_RAMPDOWN_STATE_UNION;
#endif
#define PMIC_BUCK6_RAMPDOWN_STATE_buck6_dly_rd_off_cfg_START  (0)
#define PMIC_BUCK6_RAMPDOWN_STATE_buck6_dly_rd_off_cfg_END    (2)
#define PMIC_BUCK6_RAMPDOWN_STATE_buck6_dly_rd_on_cfg_START   (4)
#define PMIC_BUCK6_RAMPDOWN_STATE_buck6_dly_rd_on_cfg_END     (6)


/*****************************************************************************
 struct               : PMIC_BUCK6_RAMP_VOK_CFG_UNION
 struct description   : BUCK6_RAMP_VOK_CFG Register structure definition
                        Address Offset:0x00E9 Initial:0x11 Width:8
 register description : BUCK6 RAMP调压VOK延时配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck6_dly_ru_vok_cfg : 3;  /* bit[0-2]: BUCK6 ramp up时vok拉高等待时间选择。(Tdelay_ru_vok)
                                                               0x0:2us 
                                                               0x1:4us
                                                               0x2:8us
                                                               0x3:12us
                                                               0x4:16us
                                                               0x5:20us
                                                               0x6:24us
                                                               0x7:48us */
        unsigned char  reserved_0           : 1;  /* bit[3]  : 保留。 */
        unsigned char  buck6_dly_rd_vok_cfg : 3;  /* bit[4-6]: BUCK6 ramp down时vok拉高等待时间选择。(Tdelay_rd_vok)
                                                               0x0:2us 
                                                               0x1:4us
                                                               0x2:8us
                                                               0x3:12us
                                                               0x4:16us
                                                               0x5:20us
                                                               0x6:24us
                                                               0x7:48us */
        unsigned char  reserved_1           : 1;  /* bit[7]  : 保留。 */
    } reg;
} PMIC_BUCK6_RAMP_VOK_CFG_UNION;
#endif
#define PMIC_BUCK6_RAMP_VOK_CFG_buck6_dly_ru_vok_cfg_START  (0)
#define PMIC_BUCK6_RAMP_VOK_CFG_buck6_dly_ru_vok_cfg_END    (2)
#define PMIC_BUCK6_RAMP_VOK_CFG_buck6_dly_rd_vok_cfg_START  (4)
#define PMIC_BUCK6_RAMP_VOK_CFG_buck6_dly_rd_vok_cfg_END    (6)


/*****************************************************************************
 struct               : PMIC_BUCK6_RAMPUP_CHG_CFG_UNION
 struct description   : BUCK6_RAMPUP_CHG_CFG Register structure definition
                        Address Offset:0x00EA Initial:0x01 Width:8
 register description : BUCK6 RAMP UP转折点电压和转折后速率配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck6_rampup_chg_rate   : 2;  /* bit[0-1]: BUCK6 ramp up过程转折点后调压速率选择。
                                                                  0x0：0.375mv/us；
                                                                  0x1：0.75mv/us；
                                                                  0x2：1.5mv/us；
                                                                  0x3：3.0mv/us； */
        unsigned char  buck6_rampup_chg_vset   : 3;  /* bit[2-4]: BUCK6 ramp up过程转折点电压设置。
                                                                  0x0：距离目标电压0mV，表示不存在转折点；
                                                                  0x1：距离目标电压10mV；
                                                                  0x2：距离目标电压20mV；
                                                                  0x3：距离目标电压30mV；
                                                                  0x4：距离目标电压40mV；
                                                                  0x5：距离目标电压60mV；
                                                                  0x6：距离目标电压80mV；
                                                                  0x7：距离目标电压100mV； */
        unsigned char  buck6_ru_nochg_rate_sel : 1;  /* bit[5]  : BUCK6 ramp up过程不存在转折点时调压速率选择。
                                                                  0：正常设定的normal速率，即选择rampup_rate对应速率；
                                                                  1：转折点后的slow速率，即选择rampup_chg_rate对应速率； */
        unsigned char  reserved                : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_BUCK6_RAMPUP_CHG_CFG_UNION;
#endif
#define PMIC_BUCK6_RAMPUP_CHG_CFG_buck6_rampup_chg_rate_START    (0)
#define PMIC_BUCK6_RAMPUP_CHG_CFG_buck6_rampup_chg_rate_END      (1)
#define PMIC_BUCK6_RAMPUP_CHG_CFG_buck6_rampup_chg_vset_START    (2)
#define PMIC_BUCK6_RAMPUP_CHG_CFG_buck6_rampup_chg_vset_END      (4)
#define PMIC_BUCK6_RAMPUP_CHG_CFG_buck6_ru_nochg_rate_sel_START  (5)
#define PMIC_BUCK6_RAMPUP_CHG_CFG_buck6_ru_nochg_rate_sel_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK6_RAMPDOWN_CHG_CFG_UNION
 struct description   : BUCK6_RAMPDOWN_CHG_CFG Register structure definition
                        Address Offset:0x00EB Initial:0x01 Width:8
 register description : BUCK6 RAMP DOWN转折点电压和转折后速率配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck6_rampdown_chg_rate : 2;  /* bit[0-1]: BUCK6 ramp down过程转折点后调压速率选择。
                                                                  0x0：0.375mv/us；
                                                                  0x1：0.75mv/us；
                                                                  0x2：1.5mv/us；
                                                                  0x3：3.0mv/us； */
        unsigned char  buck6_rampdown_chg_vset : 3;  /* bit[2-4]: BUCK6 ramp down过程转折点电压设置。
                                                                  0x0：距离目标电压0mV，表示不存在转折点；
                                                                  0x1：距离目标电压10mV；
                                                                  0x2：距离目标电压20mV；
                                                                  0x3：距离目标电压30mV；
                                                                  0x4：距离目标电压40mV；
                                                                  0x5：距离目标电压60mV；
                                                                  0x6：距离目标电压80mV；
                                                                  0x7：距离目标电压100mV； */
        unsigned char  buck6_rd_nochg_rate_sel : 1;  /* bit[5]  : BUCK6 ramp down过程不存在转折点时调压速率选择。
                                                                  0：正常设定的normal速率，即选择rampdown_rate对应速率；
                                                                  1：转折点后的slow速率，即选择rampdown_chg_rate对应速率； */
        unsigned char  reserved                : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_BUCK6_RAMPDOWN_CHG_CFG_UNION;
#endif
#define PMIC_BUCK6_RAMPDOWN_CHG_CFG_buck6_rampdown_chg_rate_START  (0)
#define PMIC_BUCK6_RAMPDOWN_CHG_CFG_buck6_rampdown_chg_rate_END    (1)
#define PMIC_BUCK6_RAMPDOWN_CHG_CFG_buck6_rampdown_chg_vset_START  (2)
#define PMIC_BUCK6_RAMPDOWN_CHG_CFG_buck6_rampdown_chg_vset_END    (4)
#define PMIC_BUCK6_RAMPDOWN_CHG_CFG_buck6_rd_nochg_rate_sel_START  (5)
#define PMIC_BUCK6_RAMPDOWN_CHG_CFG_buck6_rd_nochg_rate_sel_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK7_RAMP_CFG0_UNION
 struct description   : BUCK7_RAMP_CFG0 Register structure definition
                        Address Offset:0x00ED Initial:0x33 Width:8
 register description : BUCK7 RAMP调压配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck7_rampdown_rate   : 3;  /* bit[0-2]: BUCK7 ramp down调压速率选择寄存器。
                                                                0x0：5mv/(1*T)=48mv/us
                                                                0x1：5mv/(2*T)=24mv/us
                                                                0x2：5mv/(3*T)=16mv/us
                                                                0x3：5mv/(5*T)=9.6mv/us
                                                                0x4：5mv/(8*T)=6mv/us
                                                                0x5：5mv/(12*T)=4mv/us
                                                                0x6：5mv/(24*T)=2mv/us
                                                                0x7：5mv/(48*T)=1mv/us */
        unsigned char  buck7_rampdown_en_cfg : 1;  /* bit[3]  : BUCK7 ramp down调压使能配置寄存器，默认不使能。
                                                                0：不使能；
                                                                1：使能。 */
        unsigned char  buck7_rampup_rate     : 3;  /* bit[4-6]: BUCK7 ramp up调压速率选择寄存器。
                                                                0x0：5mv/(1*T)=48mv/us
                                                                0x1：5mv/(2*T)=24mv/us
                                                                0x2：5mv/(3*T)=16mv/us
                                                                0x3：5mv/(5*T)=9.6mv/us
                                                                0x4：5mv/(8*T)=6mv/us
                                                                0x5：5mv/(12*T)=4mv/us
                                                                0x6：5mv/(24*T)=2mv/us
                                                                0x7：5mv/(48*T)=1mv/us */
        unsigned char  buck7_rampup_en_cfg   : 1;  /* bit[7]  : BUCK7 ramp up调压使能配置寄存器，默认不使能。
                                                                0：不使能；
                                                                1：使能。 */
    } reg;
} PMIC_BUCK7_RAMP_CFG0_UNION;
#endif
#define PMIC_BUCK7_RAMP_CFG0_buck7_rampdown_rate_START    (0)
#define PMIC_BUCK7_RAMP_CFG0_buck7_rampdown_rate_END      (2)
#define PMIC_BUCK7_RAMP_CFG0_buck7_rampdown_en_cfg_START  (3)
#define PMIC_BUCK7_RAMP_CFG0_buck7_rampdown_en_cfg_END    (3)
#define PMIC_BUCK7_RAMP_CFG0_buck7_rampup_rate_START      (4)
#define PMIC_BUCK7_RAMP_CFG0_buck7_rampup_rate_END        (6)
#define PMIC_BUCK7_RAMP_CFG0_buck7_rampup_en_cfg_START    (7)
#define PMIC_BUCK7_RAMP_CFG0_buck7_rampup_en_cfg_END      (7)


/*****************************************************************************
 struct               : PMIC_BUCK7_RAMPUP_STATE_UNION
 struct description   : BUCK7_RAMPUP_STATE Register structure definition
                        Address Offset:0x00EE Initial:0x11 Width:8
 register description : BUCK7 RAMP UP过程state等待时间配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck7_dly_ru_off_cfg : 3;  /* bit[0-2]: BUCK7 ramp up状态关闭等待时间选择。(Tdelay_ru_off)
                                                               0x0：1us
                                                               0x1：2us
                                                               0x2：4us
                                                               0x3：6us
                                                               0x4：8us
                                                               0x5：10us
                                                               0x6：12us
                                                               0x7：24us */
        unsigned char  reserved_0           : 1;  /* bit[3]  : 保留。 */
        unsigned char  buck7_dly_ru_on_cfg  : 3;  /* bit[4-6]: BUCK7 ramp up状态开启等待时间选择。（Tdelay_ru_on）
                                                               0x0：0ns
                                                               0x1：200ns
                                                               0x2：0.6us
                                                               0x3：1us
                                                               0x4：2us
                                                               0x5：4us
                                                               0x6：5us
                                                               0x7：7us */
        unsigned char  reserved_1           : 1;  /* bit[7]  : 保留。 */
    } reg;
} PMIC_BUCK7_RAMPUP_STATE_UNION;
#endif
#define PMIC_BUCK7_RAMPUP_STATE_buck7_dly_ru_off_cfg_START  (0)
#define PMIC_BUCK7_RAMPUP_STATE_buck7_dly_ru_off_cfg_END    (2)
#define PMIC_BUCK7_RAMPUP_STATE_buck7_dly_ru_on_cfg_START   (4)
#define PMIC_BUCK7_RAMPUP_STATE_buck7_dly_ru_on_cfg_END     (6)


/*****************************************************************************
 struct               : PMIC_BUCK7_RAMPDOWN_STATE_UNION
 struct description   : BUCK7_RAMPDOWN_STATE Register structure definition
                        Address Offset:0x00EF Initial:0x11 Width:8
 register description : BUCK7 RAMP DOWN过程state等待时间配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck7_dly_rd_off_cfg : 3;  /* bit[0-2]: BUCK7 ramp down状态关闭等待时间选择。(Tdelay_rd_off)
                                                               0x0：1us
                                                               0x1：2us
                                                               0x2：4us
                                                               0x3：6us
                                                               0x4：8us
                                                               0x5：10us
                                                               0x6：12us
                                                               0x7：24us */
        unsigned char  reserved_0           : 1;  /* bit[3]  : 保留。 */
        unsigned char  buck7_dly_rd_on_cfg  : 3;  /* bit[4-6]: BUCK7 ramp down状态开启等待时间选择。（Tdelay_rd_on）
                                                               0x0：0ns
                                                               0x1：200ns
                                                               0x2：0.6us
                                                               0x3：1us
                                                               0x4：2us
                                                               0x5：4us
                                                               0x6: 5us
                                                               0x7: 7us */
        unsigned char  reserved_1           : 1;  /* bit[7]  : 保留。 */
    } reg;
} PMIC_BUCK7_RAMPDOWN_STATE_UNION;
#endif
#define PMIC_BUCK7_RAMPDOWN_STATE_buck7_dly_rd_off_cfg_START  (0)
#define PMIC_BUCK7_RAMPDOWN_STATE_buck7_dly_rd_off_cfg_END    (2)
#define PMIC_BUCK7_RAMPDOWN_STATE_buck7_dly_rd_on_cfg_START   (4)
#define PMIC_BUCK7_RAMPDOWN_STATE_buck7_dly_rd_on_cfg_END     (6)


/*****************************************************************************
 struct               : PMIC_BUCK7_RAMP_VOK_CFG_UNION
 struct description   : BUCK7_RAMP_VOK_CFG Register structure definition
                        Address Offset:0x00F0 Initial:0x11 Width:8
 register description : BUCK7 RAMP调压VOK延时配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck7_dly_ru_vok_cfg : 3;  /* bit[0-2]: BUCK7 ramp up时vok拉高等待时间选择。(Tdelay_ru_vok)
                                                               0x0:2us 
                                                               0x1:4us
                                                               0x2:8us
                                                               0x3:12us
                                                               0x4:16us
                                                               0x5:20us
                                                               0x6:24us
                                                               0x7:48us */
        unsigned char  reserved_0           : 1;  /* bit[3]  : 保留。 */
        unsigned char  buck7_dly_rd_vok_cfg : 3;  /* bit[4-6]: BUCK7 ramp down时vok拉高等待时间选择。(Tdelay_rd_vok)
                                                               0x0:2us 
                                                               0x1:4us
                                                               0x2:8us
                                                               0x3:12us
                                                               0x4:16us
                                                               0x5:20us
                                                               0x6:24us
                                                               0x7:48us */
        unsigned char  reserved_1           : 1;  /* bit[7]  : 保留。 */
    } reg;
} PMIC_BUCK7_RAMP_VOK_CFG_UNION;
#endif
#define PMIC_BUCK7_RAMP_VOK_CFG_buck7_dly_ru_vok_cfg_START  (0)
#define PMIC_BUCK7_RAMP_VOK_CFG_buck7_dly_ru_vok_cfg_END    (2)
#define PMIC_BUCK7_RAMP_VOK_CFG_buck7_dly_rd_vok_cfg_START  (4)
#define PMIC_BUCK7_RAMP_VOK_CFG_buck7_dly_rd_vok_cfg_END    (6)


/*****************************************************************************
 struct               : PMIC_BUCK7_RAMPUP_CHG_CFG_UNION
 struct description   : BUCK7_RAMPUP_CHG_CFG Register structure definition
                        Address Offset:0x00F1 Initial:0x01 Width:8
 register description : BUCK7 RAMP UP转折点电压和转折后速率配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck7_rampup_chg_rate   : 2;  /* bit[0-1]: BUCK7 ramp up过程转折点后调压速率选择。
                                                                  0x0：0.375mv/us；
                                                                  0x1：0.75mv/us；
                                                                  0x2：1.5mv/us；
                                                                  0x3：3.0mv/us； */
        unsigned char  buck7_rampup_chg_vset   : 3;  /* bit[2-4]: BUCK7 ramp up过程转折点电压设置。
                                                                  0x0：距离目标电压0mV，表示不存在转折点；
                                                                  0x1：距离目标电压10mV；
                                                                  0x2：距离目标电压20mV；
                                                                  0x3：距离目标电压30mV；
                                                                  0x4：距离目标电压40mV；
                                                                  0x5：距离目标电压60mV；
                                                                  0x6：距离目标电压80mV；
                                                                  0x7：距离目标电压100mV； */
        unsigned char  buck7_ru_nochg_rate_sel : 1;  /* bit[5]  : BUCK7 ramp up过程不存在转折点时调压速率选择。
                                                                  0：正常设定的normal速率，即选择rampup_rate对应速率；
                                                                  1：转折点后的slow速率，即选择rampup_chg_rate对应速率； */
        unsigned char  reserved                : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_BUCK7_RAMPUP_CHG_CFG_UNION;
#endif
#define PMIC_BUCK7_RAMPUP_CHG_CFG_buck7_rampup_chg_rate_START    (0)
#define PMIC_BUCK7_RAMPUP_CHG_CFG_buck7_rampup_chg_rate_END      (1)
#define PMIC_BUCK7_RAMPUP_CHG_CFG_buck7_rampup_chg_vset_START    (2)
#define PMIC_BUCK7_RAMPUP_CHG_CFG_buck7_rampup_chg_vset_END      (4)
#define PMIC_BUCK7_RAMPUP_CHG_CFG_buck7_ru_nochg_rate_sel_START  (5)
#define PMIC_BUCK7_RAMPUP_CHG_CFG_buck7_ru_nochg_rate_sel_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK7_RAMPDOWN_CHG_CFG_UNION
 struct description   : BUCK7_RAMPDOWN_CHG_CFG Register structure definition
                        Address Offset:0x00F2 Initial:0x01 Width:8
 register description : BUCK7 RAMP DOWN转折点电压和转折后速率配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck7_rampdown_chg_rate : 2;  /* bit[0-1]: BUCK7 ramp down过程转折点后调压速率选择。
                                                                  0x0：0.375mv/us；
                                                                  0x1：0.75mv/us；
                                                                  0x2：1.5mv/us；
                                                                  0x3：3.0mv/us； */
        unsigned char  buck7_rampdown_chg_vset : 3;  /* bit[2-4]: BUCK7 ramp down过程转折点电压设置。
                                                                  0x0：距离目标电压0mV，表示不存在转折点；
                                                                  0x1：距离目标电压10mV；
                                                                  0x2：距离目标电压20mV；
                                                                  0x3：距离目标电压30mV；
                                                                  0x4：距离目标电压40mV；
                                                                  0x5：距离目标电压60mV；
                                                                  0x6：距离目标电压80mV；
                                                                  0x7：距离目标电压100mV； */
        unsigned char  buck7_rd_nochg_rate_sel : 1;  /* bit[5]  : BUCK7 ramp down过程不存在转折点时调压速率选择。
                                                                  0：正常设定的normal速率，即选择rampdown_rate对应速率；
                                                                  1：转折点后的slow速率，即选择rampdown_chg_rate对应速率； */
        unsigned char  reserved                : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_BUCK7_RAMPDOWN_CHG_CFG_UNION;
#endif
#define PMIC_BUCK7_RAMPDOWN_CHG_CFG_buck7_rampdown_chg_rate_START  (0)
#define PMIC_BUCK7_RAMPDOWN_CHG_CFG_buck7_rampdown_chg_rate_END    (1)
#define PMIC_BUCK7_RAMPDOWN_CHG_CFG_buck7_rampdown_chg_vset_START  (2)
#define PMIC_BUCK7_RAMPDOWN_CHG_CFG_buck7_rampdown_chg_vset_END    (4)
#define PMIC_BUCK7_RAMPDOWN_CHG_CFG_buck7_rd_nochg_rate_sel_START  (5)
#define PMIC_BUCK7_RAMPDOWN_CHG_CFG_buck7_rd_nochg_rate_sel_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK9_RAMP_CFG0_UNION
 struct description   : BUCK9_RAMP_CFG0 Register structure definition
                        Address Offset:0x00F4 Initial:0x44 Width:8
 register description : BUCK9 RAMP调压配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck9_rampdown_rate   : 3;  /* bit[0-2]: BUCK9 ramp down调压速率选择寄存器。
                                                                0x0：5mv/(1*T)=48mv/us
                                                                0x1：5mv/(2*T)=24mv/us
                                                                0x2：5mv/(3*T)=16mv/us
                                                                0x3：5mv/(5*T)=9.6mv/us
                                                                0x4：5mv/(8*T)=6mv/us
                                                                0x5：5mv/(12*T)=4mv/us
                                                                0x6：5mv/(24*T)=2mv/us
                                                                0x7：5mv/(48*T)=1mv/us */
        unsigned char  buck9_rampdown_en_cfg : 1;  /* bit[3]  : BUCK9 ramp down调压使能配置寄存器，默认不使能。
                                                                0：不使能；
                                                                1：使能。 */
        unsigned char  buck9_rampup_rate     : 3;  /* bit[4-6]: BUCK9 ramp up调压速率选择寄存器。
                                                                0x0：5mv/(1*T)=48mv/us
                                                                0x1：5mv/(2*T)=24mv/us
                                                                0x2：5mv/(3*T)=16mv/us
                                                                0x3：5mv/(5*T)=9.6mv/us
                                                                0x4：5mv/(8*T)=6mv/us
                                                                0x5：5mv/(12*T)=4mv/us
                                                                0x6：5mv/(24*T)=2mv/us
                                                                0x7：5mv/(48*T)=1mv/us */
        unsigned char  buck9_rampup_en_cfg   : 1;  /* bit[7]  : BUCK9 ramp up调压使能配置寄存器，默认不使能。
                                                                0：不使能；
                                                                1：使能。 */
    } reg;
} PMIC_BUCK9_RAMP_CFG0_UNION;
#endif
#define PMIC_BUCK9_RAMP_CFG0_buck9_rampdown_rate_START    (0)
#define PMIC_BUCK9_RAMP_CFG0_buck9_rampdown_rate_END      (2)
#define PMIC_BUCK9_RAMP_CFG0_buck9_rampdown_en_cfg_START  (3)
#define PMIC_BUCK9_RAMP_CFG0_buck9_rampdown_en_cfg_END    (3)
#define PMIC_BUCK9_RAMP_CFG0_buck9_rampup_rate_START      (4)
#define PMIC_BUCK9_RAMP_CFG0_buck9_rampup_rate_END        (6)
#define PMIC_BUCK9_RAMP_CFG0_buck9_rampup_en_cfg_START    (7)
#define PMIC_BUCK9_RAMP_CFG0_buck9_rampup_en_cfg_END      (7)


/*****************************************************************************
 struct               : PMIC_BUCK9_RAMPUP_STATE_UNION
 struct description   : BUCK9_RAMPUP_STATE Register structure definition
                        Address Offset:0x00F5 Initial:0x11 Width:8
 register description : BUCK9 RAMP UP过程state等待时间配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck9_dly_ru_off_cfg : 3;  /* bit[0-2]: BUCK9 ramp up状态关闭等待时间选择。(Tdelay_ru_off)
                                                               0x0：1us
                                                               0x1：2us
                                                               0x2：4us
                                                               0x3：6us
                                                               0x4：8us
                                                               0x5：10us
                                                               0x6：12us
                                                               0x7：24us */
        unsigned char  reserved_0           : 1;  /* bit[3]  : 保留。 */
        unsigned char  buck9_dly_ru_on_cfg  : 3;  /* bit[4-6]: BUCK9 ramp up状态开启等待时间选择。（Tdelay_ru_on）
                                                               0x0：0ns
                                                               0x1：200ns
                                                               0x2：0.6us
                                                               0x3：1us
                                                               0x4：2us
                                                               0x5：4us
                                                               0x6：5us
                                                               0x7：7us */
        unsigned char  reserved_1           : 1;  /* bit[7]  : 保留。 */
    } reg;
} PMIC_BUCK9_RAMPUP_STATE_UNION;
#endif
#define PMIC_BUCK9_RAMPUP_STATE_buck9_dly_ru_off_cfg_START  (0)
#define PMIC_BUCK9_RAMPUP_STATE_buck9_dly_ru_off_cfg_END    (2)
#define PMIC_BUCK9_RAMPUP_STATE_buck9_dly_ru_on_cfg_START   (4)
#define PMIC_BUCK9_RAMPUP_STATE_buck9_dly_ru_on_cfg_END     (6)


/*****************************************************************************
 struct               : PMIC_BUCK9_RAMPDOWN_STATE_UNION
 struct description   : BUCK9_RAMPDOWN_STATE Register structure definition
                        Address Offset:0x00F6 Initial:0x11 Width:8
 register description : BUCK9 RAMP DOWN过程state等待时间配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck9_dly_rd_off_cfg : 3;  /* bit[0-2]: BUCK9 ramp down状态关闭等待时间选择。(Tdelay_rd_off)
                                                               0x0：1us
                                                               0x1：2us
                                                               0x2：4us
                                                               0x3：6us
                                                               0x4：8us
                                                               0x5：10us
                                                               0x6：12us
                                                               0x7：24us */
        unsigned char  reserved_0           : 1;  /* bit[3]  : 保留。 */
        unsigned char  buck9_dly_rd_on_cfg  : 3;  /* bit[4-6]: BUCK9 ramp down状态开启等待时间选择。（Tdelay_rd_on）
                                                               0x0：0ns
                                                               0x1：200ns
                                                               0x2：0.6us
                                                               0x3：1us
                                                               0x4：2us
                                                               0x5：4us
                                                               0x6: 5us
                                                               0x7: 7us */
        unsigned char  reserved_1           : 1;  /* bit[7]  : 保留。 */
    } reg;
} PMIC_BUCK9_RAMPDOWN_STATE_UNION;
#endif
#define PMIC_BUCK9_RAMPDOWN_STATE_buck9_dly_rd_off_cfg_START  (0)
#define PMIC_BUCK9_RAMPDOWN_STATE_buck9_dly_rd_off_cfg_END    (2)
#define PMIC_BUCK9_RAMPDOWN_STATE_buck9_dly_rd_on_cfg_START   (4)
#define PMIC_BUCK9_RAMPDOWN_STATE_buck9_dly_rd_on_cfg_END     (6)


/*****************************************************************************
 struct               : PMIC_BUCK9_RAMP_VOK_CFG_UNION
 struct description   : BUCK9_RAMP_VOK_CFG Register structure definition
                        Address Offset:0x00F7 Initial:0x11 Width:8
 register description : BUCK9 RAMP调压VOK延时配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck9_dly_ru_vok_cfg : 3;  /* bit[0-2]: BUCK9 ramp up时vok拉高等待时间选择。(Tdelay_ru_vok)
                                                               0x0:2us 
                                                               0x1:4us
                                                               0x2:8us
                                                               0x3:12us
                                                               0x4:16us
                                                               0x5:20us
                                                               0x6:24us
                                                               0x7:48us */
        unsigned char  reserved_0           : 1;  /* bit[3]  : 保留。 */
        unsigned char  buck9_dly_rd_vok_cfg : 3;  /* bit[4-6]: BUCK9 ramp down时vok拉高等待时间选择。(Tdelay_rd_vok)
                                                               0x0:2us 
                                                               0x1:4us
                                                               0x2:8us
                                                               0x3:12us
                                                               0x4:16us
                                                               0x5:20us
                                                               0x6:24us
                                                               0x7:48us */
        unsigned char  reserved_1           : 1;  /* bit[7]  : 保留。 */
    } reg;
} PMIC_BUCK9_RAMP_VOK_CFG_UNION;
#endif
#define PMIC_BUCK9_RAMP_VOK_CFG_buck9_dly_ru_vok_cfg_START  (0)
#define PMIC_BUCK9_RAMP_VOK_CFG_buck9_dly_ru_vok_cfg_END    (2)
#define PMIC_BUCK9_RAMP_VOK_CFG_buck9_dly_rd_vok_cfg_START  (4)
#define PMIC_BUCK9_RAMP_VOK_CFG_buck9_dly_rd_vok_cfg_END    (6)


/*****************************************************************************
 struct               : PMIC_BUCK9_RAMPUP_CHG_CFG_UNION
 struct description   : BUCK9_RAMPUP_CHG_CFG Register structure definition
                        Address Offset:0x00F8 Initial:0x01 Width:8
 register description : BUCK9 RAMP UP转折点电压和转折后速率配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck9_rampup_chg_rate   : 2;  /* bit[0-1]: BUCK9 ramp up过程转折点后调压速率选择。
                                                                  0x0：0.375mv/us；
                                                                  0x1：0.75mv/us；
                                                                  0x2：1.5mv/us；
                                                                  0x3：3.0mv/us； */
        unsigned char  buck9_rampup_chg_vset   : 3;  /* bit[2-4]: BUCK9 ramp up过程转折点电压设置。
                                                                  0x0：距离目标电压0mV，表示不存在转折点；
                                                                  0x1：距离目标电压10mV；
                                                                  0x2：距离目标电压20mV；
                                                                  0x3：距离目标电压30mV；
                                                                  0x4：距离目标电压40mV；
                                                                  0x5：距离目标电压60mV；
                                                                  0x6：距离目标电压80mV；
                                                                  0x7：距离目标电压100mV； */
        unsigned char  buck9_ru_nochg_rate_sel : 1;  /* bit[5]  : BUCK9 ramp up过程不存在转折点时调压速率选择。
                                                                  0：正常设定的normal速率，即选择rampup_rate对应速率；
                                                                  1：转折点后的slow速率，即选择rampup_chg_rate对应速率； */
        unsigned char  reserved                : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_BUCK9_RAMPUP_CHG_CFG_UNION;
#endif
#define PMIC_BUCK9_RAMPUP_CHG_CFG_buck9_rampup_chg_rate_START    (0)
#define PMIC_BUCK9_RAMPUP_CHG_CFG_buck9_rampup_chg_rate_END      (1)
#define PMIC_BUCK9_RAMPUP_CHG_CFG_buck9_rampup_chg_vset_START    (2)
#define PMIC_BUCK9_RAMPUP_CHG_CFG_buck9_rampup_chg_vset_END      (4)
#define PMIC_BUCK9_RAMPUP_CHG_CFG_buck9_ru_nochg_rate_sel_START  (5)
#define PMIC_BUCK9_RAMPUP_CHG_CFG_buck9_ru_nochg_rate_sel_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK9_RAMPDOWN_CHG_CFG_UNION
 struct description   : BUCK9_RAMPDOWN_CHG_CFG Register structure definition
                        Address Offset:0x00F9 Initial:0x01 Width:8
 register description : BUCK9 RAMP DOWN转折点电压和转折后速率配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck9_rampdown_chg_rate : 2;  /* bit[0-1]: BUCK9 ramp down过程转折点后调压速率选择。
                                                                  0x0：0.375mv/us；
                                                                  0x1：0.75mv/us；
                                                                  0x2：1.5mv/us；
                                                                  0x3：3.0mv/us； */
        unsigned char  buck9_rampdown_chg_vset : 3;  /* bit[2-4]: BUCK9 ramp down过程转折点电压设置。
                                                                  0x0：距离目标电压0mV，表示不存在转折点；
                                                                  0x1：距离目标电压10mV；
                                                                  0x2：距离目标电压20mV；
                                                                  0x3：距离目标电压30mV；
                                                                  0x4：距离目标电压40mV；
                                                                  0x5：距离目标电压60mV；
                                                                  0x6：距离目标电压80mV；
                                                                  0x7：距离目标电压100mV； */
        unsigned char  buck9_rd_nochg_rate_sel : 1;  /* bit[5]  : BUCK9 ramp down过程不存在转折点时调压速率选择。
                                                                  0：正常设定的normal速率，即选择rampdown_rate对应速率；
                                                                  1：转折点后的slow速率，即选择rampdown_chg_rate对应速率； */
        unsigned char  reserved                : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_BUCK9_RAMPDOWN_CHG_CFG_UNION;
#endif
#define PMIC_BUCK9_RAMPDOWN_CHG_CFG_buck9_rampdown_chg_rate_START  (0)
#define PMIC_BUCK9_RAMPDOWN_CHG_CFG_buck9_rampdown_chg_rate_END    (1)
#define PMIC_BUCK9_RAMPDOWN_CHG_CFG_buck9_rampdown_chg_vset_START  (2)
#define PMIC_BUCK9_RAMPDOWN_CHG_CFG_buck9_rampdown_chg_vset_END    (4)
#define PMIC_BUCK9_RAMPDOWN_CHG_CFG_buck9_rd_nochg_rate_sel_START  (5)
#define PMIC_BUCK9_RAMPDOWN_CHG_CFG_buck9_rd_nochg_rate_sel_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK13_RAMP_CFG0_UNION
 struct description   : BUCK13_RAMP_CFG0 Register structure definition
                        Address Offset:0x00FB Initial:0x33 Width:8
 register description : BUCK13 RAMP调压配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck13_rampdown_rate   : 3;  /* bit[0-2]: BUCK13 ramp down调压速率选择寄存器。
                                                                 0x0：5mv/(1*T)=48mv/us
                                                                 0x1：5mv/(2*T)=24mv/us
                                                                 0x2：5mv/(3*T)=16mv/us
                                                                 0x3：5mv/(5*T)=9.6mv/us
                                                                 0x4：5mv/(8*T)=6mv/us
                                                                 0x5：5mv/(12*T)=4mv/us
                                                                 0x6：5mv/(24*T)=2mv/us
                                                                 0x7：5mv/(48*T)=1mv/us */
        unsigned char  buck13_rampdown_en_cfg : 1;  /* bit[3]  : BUCK13 ramp down调压使能配置寄存器，默认不使能。
                                                                 0：不使能；
                                                                 1：使能。 */
        unsigned char  buck13_rampup_rate     : 3;  /* bit[4-6]: BUCK13 ramp up调压速率选择寄存器。
                                                                 0x0：5mv/(1*T)=48mv/us
                                                                 0x1：5mv/(2*T)=24mv/us
                                                                 0x2：5mv/(3*T)=16mv/us
                                                                 0x3：5mv/(5*T)=9.6mv/us
                                                                 0x4：5mv/(8*T)=6mv/us
                                                                 0x5：5mv/(12*T)=4mv/us
                                                                 0x6：5mv/(24*T)=2mv/us
                                                                 0x7：5mv/(48*T)=1mv/us */
        unsigned char  buck13_rampup_en_cfg   : 1;  /* bit[7]  : BUCK13 ramp up调压使能配置寄存器，默认不使能。
                                                                 0：不使能；
                                                                 1：使能。 */
    } reg;
} PMIC_BUCK13_RAMP_CFG0_UNION;
#endif
#define PMIC_BUCK13_RAMP_CFG0_buck13_rampdown_rate_START    (0)
#define PMIC_BUCK13_RAMP_CFG0_buck13_rampdown_rate_END      (2)
#define PMIC_BUCK13_RAMP_CFG0_buck13_rampdown_en_cfg_START  (3)
#define PMIC_BUCK13_RAMP_CFG0_buck13_rampdown_en_cfg_END    (3)
#define PMIC_BUCK13_RAMP_CFG0_buck13_rampup_rate_START      (4)
#define PMIC_BUCK13_RAMP_CFG0_buck13_rampup_rate_END        (6)
#define PMIC_BUCK13_RAMP_CFG0_buck13_rampup_en_cfg_START    (7)
#define PMIC_BUCK13_RAMP_CFG0_buck13_rampup_en_cfg_END      (7)


/*****************************************************************************
 struct               : PMIC_BUCK13_RAMPUP_STATE_UNION
 struct description   : BUCK13_RAMPUP_STATE Register structure definition
                        Address Offset:0x00FC Initial:0x11 Width:8
 register description : BUCK13 RAMP UP过程state等待时间配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck13_dly_ru_off_cfg : 3;  /* bit[0-2]: BUCK13 ramp up状态关闭等待时间选择。(Tdelay_ru_off)
                                                                0x0：1us
                                                                0x1：2us
                                                                0x2：4us
                                                                0x3：6us
                                                                0x4：8us
                                                                0x5：10us
                                                                0x6：12us
                                                                0x7：24us */
        unsigned char  reserved_0            : 1;  /* bit[3]  : 保留。 */
        unsigned char  buck13_dly_ru_on_cfg  : 3;  /* bit[4-6]: BUCK13 ramp up状态开启等待时间选择。（Tdelay_ru_on）
                                                                0x0：0ns
                                                                0x1：200ns
                                                                0x2：0.6us
                                                                0x3：1us
                                                                0x4：2us
                                                                0x5：4us
                                                                0x6：5us
                                                                0x7：7us */
        unsigned char  reserved_1            : 1;  /* bit[7]  : 保留。 */
    } reg;
} PMIC_BUCK13_RAMPUP_STATE_UNION;
#endif
#define PMIC_BUCK13_RAMPUP_STATE_buck13_dly_ru_off_cfg_START  (0)
#define PMIC_BUCK13_RAMPUP_STATE_buck13_dly_ru_off_cfg_END    (2)
#define PMIC_BUCK13_RAMPUP_STATE_buck13_dly_ru_on_cfg_START   (4)
#define PMIC_BUCK13_RAMPUP_STATE_buck13_dly_ru_on_cfg_END     (6)


/*****************************************************************************
 struct               : PMIC_BUCK13_RAMPDOWN_STATE_UNION
 struct description   : BUCK13_RAMPDOWN_STATE Register structure definition
                        Address Offset:0x00FD Initial:0x11 Width:8
 register description : BUCK13 RAMP DOWN过程state等待时间配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck13_dly_rd_off_cfg : 3;  /* bit[0-2]: BUCK13 ramp down状态关闭等待时间选择。(Tdelay_rd_off)
                                                                0x0：1us
                                                                0x1：2us
                                                                0x2：4us
                                                                0x3：6us
                                                                0x4：8us
                                                                0x5：10us
                                                                0x6：12us
                                                                0x7：24us */
        unsigned char  reserved_0            : 1;  /* bit[3]  : 保留。 */
        unsigned char  buck13_dly_rd_on_cfg  : 3;  /* bit[4-6]: BUCK13 ramp down状态开启等待时间选择。（Tdelay_rd_on）
                                                                0x0：0ns
                                                                0x1：200ns
                                                                0x2：0.6us
                                                                0x3：1us
                                                                0x4：2us
                                                                0x5：4us
                                                                0x6: 5us
                                                                0x7: 7us */
        unsigned char  reserved_1            : 1;  /* bit[7]  : 保留。 */
    } reg;
} PMIC_BUCK13_RAMPDOWN_STATE_UNION;
#endif
#define PMIC_BUCK13_RAMPDOWN_STATE_buck13_dly_rd_off_cfg_START  (0)
#define PMIC_BUCK13_RAMPDOWN_STATE_buck13_dly_rd_off_cfg_END    (2)
#define PMIC_BUCK13_RAMPDOWN_STATE_buck13_dly_rd_on_cfg_START   (4)
#define PMIC_BUCK13_RAMPDOWN_STATE_buck13_dly_rd_on_cfg_END     (6)


/*****************************************************************************
 struct               : PMIC_BUCK13_RAMP_VOK_CFG_UNION
 struct description   : BUCK13_RAMP_VOK_CFG Register structure definition
                        Address Offset:0x00FE Initial:0x11 Width:8
 register description : BUCK13 RAMP调压VOK延时配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck13_dly_ru_vok_cfg : 3;  /* bit[0-2]: BUCK13 ramp up时vok拉高等待时间选择。(Tdelay_ru_vok)
                                                                0x0:2us 
                                                                0x1:4us
                                                                0x2:8us
                                                                0x3:12us
                                                                0x4:16us
                                                                0x5:20us
                                                                0x6:24us
                                                                0x7:48us */
        unsigned char  reserved_0            : 1;  /* bit[3]  : 保留。 */
        unsigned char  buck13_dly_rd_vok_cfg : 3;  /* bit[4-6]: BUCK13 ramp down时vok拉高等待时间选择。(Tdelay_rd_vok)
                                                                0x0:2us 
                                                                0x1:4us
                                                                0x2:8us
                                                                0x3:12us
                                                                0x4:16us
                                                                0x5:20us
                                                                0x6:24us
                                                                0x7:48us */
        unsigned char  reserved_1            : 1;  /* bit[7]  : 保留。 */
    } reg;
} PMIC_BUCK13_RAMP_VOK_CFG_UNION;
#endif
#define PMIC_BUCK13_RAMP_VOK_CFG_buck13_dly_ru_vok_cfg_START  (0)
#define PMIC_BUCK13_RAMP_VOK_CFG_buck13_dly_ru_vok_cfg_END    (2)
#define PMIC_BUCK13_RAMP_VOK_CFG_buck13_dly_rd_vok_cfg_START  (4)
#define PMIC_BUCK13_RAMP_VOK_CFG_buck13_dly_rd_vok_cfg_END    (6)


/*****************************************************************************
 struct               : PMIC_BUCK13_RAMPUP_CHG_CFG_UNION
 struct description   : BUCK13_RAMPUP_CHG_CFG Register structure definition
                        Address Offset:0x00FF Initial:0x01 Width:8
 register description : BUCK13 RAMP UP转折点电压和转折后速率配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck13_rampup_chg_rate   : 2;  /* bit[0-1]: BUCK13 ramp up过程转折点后调压速率选择。
                                                                   0x0：0.375mv/us；
                                                                   0x1：0.75mv/us；
                                                                   0x2：1.5mv/us；
                                                                   0x3：3.0mv/us； */
        unsigned char  buck13_rampup_chg_vset   : 3;  /* bit[2-4]: BUCK13 ramp up过程转折点电压设置。
                                                                   0x0：距离目标电压0mV，表示不存在转折点；
                                                                   0x1：距离目标电压10mV；
                                                                   0x2：距离目标电压20mV；
                                                                   0x3：距离目标电压30mV；
                                                                   0x4：距离目标电压40mV；
                                                                   0x5：距离目标电压60mV；
                                                                   0x6：距离目标电压80mV；
                                                                   0x7：距离目标电压100mV； */
        unsigned char  buck13_ru_nochg_rate_sel : 1;  /* bit[5]  : BUCK13 ramp up过程不存在转折点时调压速率选择。
                                                                   0：正常设定的normal速率，即选择rampup_rate对应速率；
                                                                   1：转折点后的slow速率，即选择rampup_chg_rate对应速率； */
        unsigned char  reserved                 : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_BUCK13_RAMPUP_CHG_CFG_UNION;
#endif
#define PMIC_BUCK13_RAMPUP_CHG_CFG_buck13_rampup_chg_rate_START    (0)
#define PMIC_BUCK13_RAMPUP_CHG_CFG_buck13_rampup_chg_rate_END      (1)
#define PMIC_BUCK13_RAMPUP_CHG_CFG_buck13_rampup_chg_vset_START    (2)
#define PMIC_BUCK13_RAMPUP_CHG_CFG_buck13_rampup_chg_vset_END      (4)
#define PMIC_BUCK13_RAMPUP_CHG_CFG_buck13_ru_nochg_rate_sel_START  (5)
#define PMIC_BUCK13_RAMPUP_CHG_CFG_buck13_ru_nochg_rate_sel_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK13_RAMPDOWN_CHG_CFG_UNION
 struct description   : BUCK13_RAMPDOWN_CHG_CFG Register structure definition
                        Address Offset:0x0100 Initial:0x01 Width:8
 register description : BUCK13 RAMP DOWN转折点电压和转折后速率配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck13_rampdown_chg_rate : 2;  /* bit[0-1]: BUCK13 ramp down过程转折点后调压速率选择。
                                                                   0x0：0.375mv/us；
                                                                   0x1：0.75mv/us；
                                                                   0x2：1.5mv/us；
                                                                   0x3：3.0mv/us； */
        unsigned char  buck13_rampdown_chg_vset : 3;  /* bit[2-4]: BUCK13 ramp down过程转折点电压设置。
                                                                   0x0：距离目标电压0mV，表示不存在转折点；
                                                                   0x1：距离目标电压10mV；
                                                                   0x2：距离目标电压20mV；
                                                                   0x3：距离目标电压30mV；
                                                                   0x4：距离目标电压40mV；
                                                                   0x5：距离目标电压60mV；
                                                                   0x6：距离目标电压80mV；
                                                                   0x7：距离目标电压100mV； */
        unsigned char  buck13_rd_nochg_rate_sel : 1;  /* bit[5]  : BUCK13 ramp down过程不存在转折点时调压速率选择。
                                                                   0：正常设定的normal速率，即选择rampdown_rate对应速率；
                                                                   1：转折点后的slow速率，即选择rampdown_chg_rate对应速率； */
        unsigned char  reserved                 : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_BUCK13_RAMPDOWN_CHG_CFG_UNION;
#endif
#define PMIC_BUCK13_RAMPDOWN_CHG_CFG_buck13_rampdown_chg_rate_START  (0)
#define PMIC_BUCK13_RAMPDOWN_CHG_CFG_buck13_rampdown_chg_rate_END    (1)
#define PMIC_BUCK13_RAMPDOWN_CHG_CFG_buck13_rampdown_chg_vset_START  (2)
#define PMIC_BUCK13_RAMPDOWN_CHG_CFG_buck13_rampdown_chg_vset_END    (4)
#define PMIC_BUCK13_RAMPDOWN_CHG_CFG_buck13_rd_nochg_rate_sel_START  (5)
#define PMIC_BUCK13_RAMPDOWN_CHG_CFG_buck13_rd_nochg_rate_sel_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK_RAMP_STATUS_UNION
 struct description   : BUCK_RAMP_STATUS Register structure definition
                        Address Offset:0x0101 Initial:0x00 Width:8
 register description : BUCK RAMP 状态标志寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck0_ramp_state  : 1;  /* bit[0]: BUCK0 RAMP状态信号：
                                                          1'b0：未进行ramp或ramp结束；
                                                          1'b1：正在ramp过程中； */
        unsigned char  buck1_ramp_state  : 1;  /* bit[1]: BUCK1 RAMP状态信号：
                                                          1'b0：未进行ramp或ramp结束；
                                                          1'b1：正在ramp过程中； */
        unsigned char  buck5_ramp_state  : 1;  /* bit[2]: BUCK5 RAMP状态信号：
                                                          1'b0：未进行ramp或ramp结束；
                                                          1'b1：正在ramp过程中； */
        unsigned char  buck6_ramp_state  : 1;  /* bit[3]: BUCK6 RAMP状态信号：
                                                          1'b0：未进行ramp或ramp结束；
                                                          1'b1：正在ramp过程中； */
        unsigned char  buck7_ramp_state  : 1;  /* bit[4]: BUCK7 RAMP状态信号：
                                                          1'b0：未进行ramp或ramp结束；
                                                          1'b1：正在ramp过程中； */
        unsigned char  buck9_ramp_state  : 1;  /* bit[5]: BUCK9 RAMP状态信号：
                                                          1'b0：未进行ramp或ramp结束；
                                                          1'b1：正在ramp过程中； */
        unsigned char  buck13_ramp_state : 1;  /* bit[6]: BUCK13 RAMP状态信号：
                                                          1'b0：未进行ramp或ramp结束；
                                                          1'b1：正在ramp过程中； */
        unsigned char  reserved          : 1;  /* bit[7]: 保留。 */
    } reg;
} PMIC_BUCK_RAMP_STATUS_UNION;
#endif
#define PMIC_BUCK_RAMP_STATUS_buck0_ramp_state_START   (0)
#define PMIC_BUCK_RAMP_STATUS_buck0_ramp_state_END     (0)
#define PMIC_BUCK_RAMP_STATUS_buck1_ramp_state_START   (1)
#define PMIC_BUCK_RAMP_STATUS_buck1_ramp_state_END     (1)
#define PMIC_BUCK_RAMP_STATUS_buck5_ramp_state_START   (2)
#define PMIC_BUCK_RAMP_STATUS_buck5_ramp_state_END     (2)
#define PMIC_BUCK_RAMP_STATUS_buck6_ramp_state_START   (3)
#define PMIC_BUCK_RAMP_STATUS_buck6_ramp_state_END     (3)
#define PMIC_BUCK_RAMP_STATUS_buck7_ramp_state_START   (4)
#define PMIC_BUCK_RAMP_STATUS_buck7_ramp_state_END     (4)
#define PMIC_BUCK_RAMP_STATUS_buck9_ramp_state_START   (5)
#define PMIC_BUCK_RAMP_STATUS_buck9_ramp_state_END     (5)
#define PMIC_BUCK_RAMP_STATUS_buck13_ramp_state_START  (6)
#define PMIC_BUCK_RAMP_STATUS_buck13_ramp_state_END    (6)


/*****************************************************************************
 struct               : PMIC_LDO0_RAMP_CFG0_UNION
 struct description   : LDO0_RAMP_CFG0 Register structure definition
                        Address Offset:0x0102 Initial:0x33 Width:8
 register description : LDO0 RAMP调压配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo0_rampdown_rate   : 3;  /* bit[0-2]: LDO0 ramp down调压速率选择寄存器。
                                                               0x0：10mv/(1*T)=48mv/us
                                                               0x1：10mv/(2*T)=24mv/us
                                                               0x2：10mv/(3*T)=16mv/us
                                                               0x3：10mv/(5*T)=9.6mv/us
                                                               0x4：10mv/(8*T)=6mv/us
                                                               0x5：10mv/(12*T)=4mv/us
                                                               0x6：10mv/(24*T)=2mv/us
                                                               0x7：10mv/(48*T)=1mv/us */
        unsigned char  ldo0_rampdown_en_cfg : 1;  /* bit[3]  : LDO0 ramp down调压使能配置寄存器，默认不使能。
                                                               0：不使能；
                                                               1：使能。 */
        unsigned char  ldo0_rampup_rate     : 3;  /* bit[4-6]: LDO0 ramp up调压速率选择寄存器。
                                                               0x0：10mv/(2*1*T)=48mv/us
                                                               0x1：10mv/(2*2*T)=24mv/us
                                                               0x2：10mv/(2*3*T)=16mv/us
                                                               0x3：10mv/(2*5*T)=9.6mv/us
                                                               0x4：10mv/(2*8*T)=6mv/us
                                                               0x5：10mv/(2*12*T)=4mv/us
                                                               0x6：10mv/(2*24*T)=2mv/us
                                                               0x7：10mv/(2*48*T)=1mv/us */
        unsigned char  ldo0_rampup_en_cfg   : 1;  /* bit[7]  : LDO0 ramp up调压使能配置寄存器，默认不使能。
                                                               0：不使能；
                                                               1：使能。 */
    } reg;
} PMIC_LDO0_RAMP_CFG0_UNION;
#endif
#define PMIC_LDO0_RAMP_CFG0_ldo0_rampdown_rate_START    (0)
#define PMIC_LDO0_RAMP_CFG0_ldo0_rampdown_rate_END      (2)
#define PMIC_LDO0_RAMP_CFG0_ldo0_rampdown_en_cfg_START  (3)
#define PMIC_LDO0_RAMP_CFG0_ldo0_rampdown_en_cfg_END    (3)
#define PMIC_LDO0_RAMP_CFG0_ldo0_rampup_rate_START      (4)
#define PMIC_LDO0_RAMP_CFG0_ldo0_rampup_rate_END        (6)
#define PMIC_LDO0_RAMP_CFG0_ldo0_rampup_en_cfg_START    (7)
#define PMIC_LDO0_RAMP_CFG0_ldo0_rampup_en_cfg_END      (7)


/*****************************************************************************
 struct               : PMIC_LDO0_RAMPDOWN_PULLD_UNION
 struct description   : LDO0_RAMPDOWN_PULLD Register structure definition
                        Address Offset:0x0103 Initial:0x11 Width:8
 register description : LDO0 RAMP DOWN过程 pulldown配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo0_dly_pd_off_cfg : 3;  /* bit[0-2]: 自适应时LDO0下拉通道关闭时间配置寄存器。(Tdelay_pd_off)
                                                              0x0:1us 
                                                              0x1:2us
                                                              0x2:4us
                                                              0x3:6us
                                                              0x4:8us
                                                              0x5:10us
                                                              0x6:12us
                                                              0x7:24us */
        unsigned char  ldo0_dly_pd_on_cfg  : 3;  /* bit[3-5]: 自适应时LDO0下拉通道开启时间配置寄存器。(Tdelay_pd_on)
                                                              0x0:0us 
                                                              0x1:0.5us
                                                              0x2:1us
                                                              0x3:2us
                                                              0x4:4us
                                                              0x5:5us
                                                              0x6:6us
                                                              0x7:7us */
        unsigned char  ldo0_pull_down_cfg  : 1;  /* bit[6]  : 软件开关下拉通道配置寄存器（只有在ldo0_pull_down_mode = 1 时，软件开关才生效）
                                                              1'b0：不下拉；
                                                              1'b1：下拉； */
        unsigned char  ldo0_pull_down_mode : 1;  /* bit[7]  : 软件开关/自适应开关LDO0下拉通道模式选择寄存器。
                                                              0：自适应；
                                                              1：软件控制； */
    } reg;
} PMIC_LDO0_RAMPDOWN_PULLD_UNION;
#endif
#define PMIC_LDO0_RAMPDOWN_PULLD_ldo0_dly_pd_off_cfg_START  (0)
#define PMIC_LDO0_RAMPDOWN_PULLD_ldo0_dly_pd_off_cfg_END    (2)
#define PMIC_LDO0_RAMPDOWN_PULLD_ldo0_dly_pd_on_cfg_START   (3)
#define PMIC_LDO0_RAMPDOWN_PULLD_ldo0_dly_pd_on_cfg_END     (5)
#define PMIC_LDO0_RAMPDOWN_PULLD_ldo0_pull_down_cfg_START   (6)
#define PMIC_LDO0_RAMPDOWN_PULLD_ldo0_pull_down_cfg_END     (6)
#define PMIC_LDO0_RAMPDOWN_PULLD_ldo0_pull_down_mode_START  (7)
#define PMIC_LDO0_RAMPDOWN_PULLD_ldo0_pull_down_mode_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO0_RAMP_VOK_CFG_UNION
 struct description   : LDO0_RAMP_VOK_CFG Register structure definition
                        Address Offset:0x0104 Initial:0x11 Width:8
 register description : LDO0 RAMP调压VOK延时配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo0_dly_ru_vok_cfg : 3;  /* bit[0-2]: LDO0 ramp up时vok拉高等待时间选择。(Tdelay_ru_vok)
                                                              0x0:2us 
                                                              0x1:4us
                                                              0x2:8us
                                                              0x3:12us
                                                              0x4:16us
                                                              0x5:20us
                                                              0x6:24us
                                                              0x7:48us */
        unsigned char  reserved_0          : 1;  /* bit[3]  : 保留。 */
        unsigned char  ldo0_dly_rd_vok_cfg : 3;  /* bit[4-6]: LDO0 ramp down时vok拉高等待时间选择。(Tdelay_rd_vok)
                                                              0x0:2us 
                                                              0x1:4us
                                                              0x2:8us
                                                              0x3:12us
                                                              0x4:16us
                                                              0x5:20us
                                                              0x6:24us
                                                              0x7:48us */
        unsigned char  reserved_1          : 1;  /* bit[7]  : 保留。 */
    } reg;
} PMIC_LDO0_RAMP_VOK_CFG_UNION;
#endif
#define PMIC_LDO0_RAMP_VOK_CFG_ldo0_dly_ru_vok_cfg_START  (0)
#define PMIC_LDO0_RAMP_VOK_CFG_ldo0_dly_ru_vok_cfg_END    (2)
#define PMIC_LDO0_RAMP_VOK_CFG_ldo0_dly_rd_vok_cfg_START  (4)
#define PMIC_LDO0_RAMP_VOK_CFG_ldo0_dly_rd_vok_cfg_END    (6)


/*****************************************************************************
 struct               : PMIC_LDO32_RAMP_CFG0_UNION
 struct description   : LDO32_RAMP_CFG0 Register structure definition
                        Address Offset:0x0106 Initial:0x44 Width:8
 register description : LDO32 RAMP调压配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo32_rampdown_rate   : 3;  /* bit[0-2]: LDO32 ramp down调压速率选择寄存器。
                                                                0x0：10mv/(1*T)=48mv/us
                                                                0x1：10mv/(2*T)=24mv/us
                                                                0x2：10mv/(3*T)=16mv/us
                                                                0x3：10mv/(5*T)=9.6mv/us
                                                                0x4：10mv/(8*T)=6mv/us
                                                                0x5：10mv/(12*T)=4mv/us
                                                                0x6：10mv/(24*T)=2mv/us
                                                                0x7：10mv/(48*T)=1mv/us */
        unsigned char  ldo32_rampdown_en_cfg : 1;  /* bit[3]  : LDO32 ramp down调压使能配置寄存器，默认不使能。
                                                                0：不使能；
                                                                1：使能。 */
        unsigned char  ldo32_rampup_rate     : 3;  /* bit[4-6]: LDO32 ramp up调压速率选择寄存器。
                                                                0x0：10mv/(2*1*T)=48mv/us
                                                                0x1：10mv/(2*2*T)=24mv/us
                                                                0x2：10mv/(2*3*T)=16mv/us
                                                                0x3：10mv/(2*5*T)=9.6mv/us
                                                                0x4：10mv/(2*8*T)=6mv/us
                                                                0x5：10mv/(2*12*T)=4mv/us
                                                                0x6：10mv/(2*24*T)=2mv/us
                                                                0x7：10mv/(2*48*T)=1mv/us */
        unsigned char  ldo32_rampup_en_cfg   : 1;  /* bit[7]  : LDO32 ramp up调压使能配置寄存器，默认不使能。
                                                                0：不使能；
                                                                1：使能。 */
    } reg;
} PMIC_LDO32_RAMP_CFG0_UNION;
#endif
#define PMIC_LDO32_RAMP_CFG0_ldo32_rampdown_rate_START    (0)
#define PMIC_LDO32_RAMP_CFG0_ldo32_rampdown_rate_END      (2)
#define PMIC_LDO32_RAMP_CFG0_ldo32_rampdown_en_cfg_START  (3)
#define PMIC_LDO32_RAMP_CFG0_ldo32_rampdown_en_cfg_END    (3)
#define PMIC_LDO32_RAMP_CFG0_ldo32_rampup_rate_START      (4)
#define PMIC_LDO32_RAMP_CFG0_ldo32_rampup_rate_END        (6)
#define PMIC_LDO32_RAMP_CFG0_ldo32_rampup_en_cfg_START    (7)
#define PMIC_LDO32_RAMP_CFG0_ldo32_rampup_en_cfg_END      (7)


/*****************************************************************************
 struct               : PMIC_LDO32_RAMPDOWN_PULLD_UNION
 struct description   : LDO32_RAMPDOWN_PULLD Register structure definition
                        Address Offset:0x0107 Initial:0x11 Width:8
 register description : LDO32 RAMP DOWN过程 pulldown配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo32_dly_pd_off_cfg : 3;  /* bit[0-2]: 自适应时LDO32下拉通道关闭时间配置寄存器。(Tdelay_pd_off)
                                                               0x0:1us 
                                                               0x1:2us
                                                               0x2:4us
                                                               0x3:6us
                                                               0x4:8us
                                                               0x5:10us
                                                               0x6:12us
                                                               0x7:24us */
        unsigned char  ldo32_dly_pd_on_cfg  : 3;  /* bit[3-5]: 自适应时LDO32下拉通道开启时间配置寄存器。(Tdelay_pd_on)
                                                               0x0:0us 
                                                               0x1:0.5us
                                                               0x2:1us
                                                               0x3:2us
                                                               0x4:4us
                                                               0x5:5us
                                                               0x6:6us
                                                               0x7:7us */
        unsigned char  ldo32_pull_down_cfg  : 1;  /* bit[6]  : 软件开关下拉通道配置寄存器（只有在ldo32_pull_down_mode = 1 时，软件开关才生效）
                                                               1'b0：不下拉；
                                                               1'b1：下拉； */
        unsigned char  ldo32_pull_down_mode : 1;  /* bit[7]  : 软件开关/自适应开关LDO32下拉通道模式选择寄存器。
                                                               0：自适应；
                                                               1：软件控制； */
    } reg;
} PMIC_LDO32_RAMPDOWN_PULLD_UNION;
#endif
#define PMIC_LDO32_RAMPDOWN_PULLD_ldo32_dly_pd_off_cfg_START  (0)
#define PMIC_LDO32_RAMPDOWN_PULLD_ldo32_dly_pd_off_cfg_END    (2)
#define PMIC_LDO32_RAMPDOWN_PULLD_ldo32_dly_pd_on_cfg_START   (3)
#define PMIC_LDO32_RAMPDOWN_PULLD_ldo32_dly_pd_on_cfg_END     (5)
#define PMIC_LDO32_RAMPDOWN_PULLD_ldo32_pull_down_cfg_START   (6)
#define PMIC_LDO32_RAMPDOWN_PULLD_ldo32_pull_down_cfg_END     (6)
#define PMIC_LDO32_RAMPDOWN_PULLD_ldo32_pull_down_mode_START  (7)
#define PMIC_LDO32_RAMPDOWN_PULLD_ldo32_pull_down_mode_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO32_RAMP_VOK_CFG_UNION
 struct description   : LDO32_RAMP_VOK_CFG Register structure definition
                        Address Offset:0x0108 Initial:0x11 Width:8
 register description : LDO32 RAMP调压VOK延时配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo32_dly_ru_vok_cfg : 3;  /* bit[0-2]: LDO32 ramp up时vok拉高等待时间选择。(Tdelay_ru_vok)
                                                               0x0:2us 
                                                               0x1:4us
                                                               0x2:8us
                                                               0x3:12us
                                                               0x4:16us
                                                               0x5:20us
                                                               0x6:24us
                                                               0x7:48us */
        unsigned char  reserved_0           : 1;  /* bit[3]  : 保留。 */
        unsigned char  ldo32_dly_rd_vok_cfg : 3;  /* bit[4-6]: LDO32 ramp down时vok拉高等待时间选择。(Tdelay_rd_vok)
                                                               0x0:2us 
                                                               0x1:4us
                                                               0x2:8us
                                                               0x3:12us
                                                               0x4:16us
                                                               0x5:20us
                                                               0x6:24us
                                                               0x7:48us */
        unsigned char  reserved_1           : 1;  /* bit[7]  : 保留。 */
    } reg;
} PMIC_LDO32_RAMP_VOK_CFG_UNION;
#endif
#define PMIC_LDO32_RAMP_VOK_CFG_ldo32_dly_ru_vok_cfg_START  (0)
#define PMIC_LDO32_RAMP_VOK_CFG_ldo32_dly_ru_vok_cfg_END    (2)
#define PMIC_LDO32_RAMP_VOK_CFG_ldo32_dly_rd_vok_cfg_START  (4)
#define PMIC_LDO32_RAMP_VOK_CFG_ldo32_dly_rd_vok_cfg_END    (6)


/*****************************************************************************
 struct               : PMIC_LDO43_RAMP_CFG0_UNION
 struct description   : LDO43_RAMP_CFG0 Register structure definition
                        Address Offset:0x010A Initial:0x33 Width:8
 register description : LDO43 RAMP调压配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo43_rampdown_rate   : 3;  /* bit[0-2]: LDO43 ramp down调压速率选择寄存器。
                                                                0x0：10mv/(1*T)=48mv/us
                                                                0x1：10mv/(2*T)=24mv/us
                                                                0x2：10mv/(3*T)=16mv/us
                                                                0x3：10mv/(5*T)=9.6mv/us
                                                                0x4：10mv/(8*T)=6mv/us
                                                                0x5：10mv/(12*T)=4mv/us
                                                                0x6：10mv/(24*T)=2mv/us
                                                                0x7：10mv/(48*T)=1mv/us */
        unsigned char  ldo43_rampdown_en_cfg : 1;  /* bit[3]  : LDO43 ramp down调压使能配置寄存器，默认不使能。
                                                                0：不使能；
                                                                1：使能。 */
        unsigned char  ldo43_rampup_rate     : 3;  /* bit[4-6]: LDO43 ramp up调压速率选择寄存器。
                                                                0x0：10mv/(2*1*T)=48mv/us
                                                                0x1：10mv/(2*2*T)=24mv/us
                                                                0x2：10mv/(2*3*T)=16mv/us
                                                                0x3：10mv/(2*5*T)=9.6mv/us
                                                                0x4：10mv/(2*8*T)=6mv/us
                                                                0x5：10mv/(2*12*T)=4mv/us
                                                                0x6：10mv/(2*24*T)=2mv/us
                                                                0x7：10mv/(2*48*T)=1mv/us */
        unsigned char  ldo43_rampup_en_cfg   : 1;  /* bit[7]  : LDO43 ramp up调压使能配置寄存器，默认不使能。
                                                                0：不使能；
                                                                1：使能。 */
    } reg;
} PMIC_LDO43_RAMP_CFG0_UNION;
#endif
#define PMIC_LDO43_RAMP_CFG0_ldo43_rampdown_rate_START    (0)
#define PMIC_LDO43_RAMP_CFG0_ldo43_rampdown_rate_END      (2)
#define PMIC_LDO43_RAMP_CFG0_ldo43_rampdown_en_cfg_START  (3)
#define PMIC_LDO43_RAMP_CFG0_ldo43_rampdown_en_cfg_END    (3)
#define PMIC_LDO43_RAMP_CFG0_ldo43_rampup_rate_START      (4)
#define PMIC_LDO43_RAMP_CFG0_ldo43_rampup_rate_END        (6)
#define PMIC_LDO43_RAMP_CFG0_ldo43_rampup_en_cfg_START    (7)
#define PMIC_LDO43_RAMP_CFG0_ldo43_rampup_en_cfg_END      (7)


/*****************************************************************************
 struct               : PMIC_LDO43_RAMPDOWN_PULLD_UNION
 struct description   : LDO43_RAMPDOWN_PULLD Register structure definition
                        Address Offset:0x010B Initial:0x11 Width:8
 register description : LDO43 RAMP DOWN过程 pulldown配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo43_dly_pd_off_cfg : 3;  /* bit[0-2]: 自适应时LDO43下拉通道关闭时间配置寄存器。(Tdelay_pd_off)
                                                               0x0:1us 
                                                               0x1:2us
                                                               0x2:4us
                                                               0x3:6us
                                                               0x4:8us
                                                               0x5:10us
                                                               0x6:12us
                                                               0x7:24us */
        unsigned char  ldo43_dly_pd_on_cfg  : 3;  /* bit[3-5]: 自适应时LDO43下拉通道开启时间配置寄存器。(Tdelay_pd_on)
                                                               0x0:0us 
                                                               0x1:0.5us
                                                               0x2:1us
                                                               0x3:2us
                                                               0x4:4us
                                                               0x5:5us
                                                               0x6:6us
                                                               0x7:7us */
        unsigned char  ldo43_pull_down_cfg  : 1;  /* bit[6]  : 软件开关下拉通道配置寄存器（只有在ldo43_pull_down_mode = 1 时，软件开关才生效）
                                                               1'b0：不下拉；
                                                               1'b1：下拉； */
        unsigned char  ldo43_pull_down_mode : 1;  /* bit[7]  : 软件开关/自适应开关LDO43下拉通道模式选择寄存器。
                                                               0：自适应；
                                                               1：软件控制； */
    } reg;
} PMIC_LDO43_RAMPDOWN_PULLD_UNION;
#endif
#define PMIC_LDO43_RAMPDOWN_PULLD_ldo43_dly_pd_off_cfg_START  (0)
#define PMIC_LDO43_RAMPDOWN_PULLD_ldo43_dly_pd_off_cfg_END    (2)
#define PMIC_LDO43_RAMPDOWN_PULLD_ldo43_dly_pd_on_cfg_START   (3)
#define PMIC_LDO43_RAMPDOWN_PULLD_ldo43_dly_pd_on_cfg_END     (5)
#define PMIC_LDO43_RAMPDOWN_PULLD_ldo43_pull_down_cfg_START   (6)
#define PMIC_LDO43_RAMPDOWN_PULLD_ldo43_pull_down_cfg_END     (6)
#define PMIC_LDO43_RAMPDOWN_PULLD_ldo43_pull_down_mode_START  (7)
#define PMIC_LDO43_RAMPDOWN_PULLD_ldo43_pull_down_mode_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO43_RAMP_VOK_CFG_UNION
 struct description   : LDO43_RAMP_VOK_CFG Register structure definition
                        Address Offset:0x010C Initial:0x11 Width:8
 register description : LDO43 RAMP调压VOK延时配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo43_dly_ru_vok_cfg : 3;  /* bit[0-2]: LDO43 ramp up时vok拉高等待时间选择。(Tdelay_ru_vok)
                                                               0x0:2us 
                                                               0x1:4us
                                                               0x2:8us
                                                               0x3:12us
                                                               0x4:16us
                                                               0x5:20us
                                                               0x6:24us
                                                               0x7:48us */
        unsigned char  reserved_0           : 1;  /* bit[3]  : 保留。 */
        unsigned char  ldo43_dly_rd_vok_cfg : 3;  /* bit[4-6]: LDO43 ramp down时vok拉高等待时间选择。(Tdelay_rd_vok)
                                                               0x0:2us 
                                                               0x1:4us
                                                               0x2:8us
                                                               0x3:12us
                                                               0x4:16us
                                                               0x5:20us
                                                               0x6:24us
                                                               0x7:48us */
        unsigned char  reserved_1           : 1;  /* bit[7]  : 保留。 */
    } reg;
} PMIC_LDO43_RAMP_VOK_CFG_UNION;
#endif
#define PMIC_LDO43_RAMP_VOK_CFG_ldo43_dly_ru_vok_cfg_START  (0)
#define PMIC_LDO43_RAMP_VOK_CFG_ldo43_dly_ru_vok_cfg_END    (2)
#define PMIC_LDO43_RAMP_VOK_CFG_ldo43_dly_rd_vok_cfg_START  (4)
#define PMIC_LDO43_RAMP_VOK_CFG_ldo43_dly_rd_vok_cfg_END    (6)


/*****************************************************************************
 struct               : PMIC_LDO44_RAMP_CFG0_UNION
 struct description   : LDO44_RAMP_CFG0 Register structure definition
                        Address Offset:0x010E Initial:0x33 Width:8
 register description : LDO44 RAMP调压配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo44_rampdown_rate   : 3;  /* bit[0-2]: LDO44 ramp down调压速率选择寄存器。
                                                                0x0：10mv/(1*T)=48mv/us
                                                                0x1：10mv/(2*T)=24mv/us
                                                                0x2：10mv/(3*T)=16mv/us
                                                                0x3：10mv/(5*T)=9.6mv/us
                                                                0x4：10mv/(8*T)=6mv/us
                                                                0x5：10mv/(12*T)=4mv/us
                                                                0x6：10mv/(24*T)=2mv/us
                                                                0x7：10mv/(48*T)=1mv/us */
        unsigned char  ldo44_rampdown_en_cfg : 1;  /* bit[3]  : LDO44 ramp down调压使能配置寄存器，默认不使能。
                                                                0：不使能；
                                                                1：使能。 */
        unsigned char  ldo44_rampup_rate     : 3;  /* bit[4-6]: LDO44 ramp up调压速率选择寄存器。
                                                                0x0：10mv/(2*1*T)=48mv/us
                                                                0x1：10mv/(2*2*T)=24mv/us
                                                                0x2：10mv/(2*3*T)=16mv/us
                                                                0x3：10mv/(2*5*T)=9.6mv/us
                                                                0x4：10mv/(2*8*T)=6mv/us
                                                                0x5：10mv/(2*12*T)=4mv/us
                                                                0x6：10mv/(2*24*T)=2mv/us
                                                                0x7：10mv/(2*48*T)=1mv/us */
        unsigned char  ldo44_rampup_en_cfg   : 1;  /* bit[7]  : LDO44 ramp up调压使能配置寄存器，默认不使能。
                                                                0：不使能；
                                                                1：使能。 */
    } reg;
} PMIC_LDO44_RAMP_CFG0_UNION;
#endif
#define PMIC_LDO44_RAMP_CFG0_ldo44_rampdown_rate_START    (0)
#define PMIC_LDO44_RAMP_CFG0_ldo44_rampdown_rate_END      (2)
#define PMIC_LDO44_RAMP_CFG0_ldo44_rampdown_en_cfg_START  (3)
#define PMIC_LDO44_RAMP_CFG0_ldo44_rampdown_en_cfg_END    (3)
#define PMIC_LDO44_RAMP_CFG0_ldo44_rampup_rate_START      (4)
#define PMIC_LDO44_RAMP_CFG0_ldo44_rampup_rate_END        (6)
#define PMIC_LDO44_RAMP_CFG0_ldo44_rampup_en_cfg_START    (7)
#define PMIC_LDO44_RAMP_CFG0_ldo44_rampup_en_cfg_END      (7)


/*****************************************************************************
 struct               : PMIC_LDO44_RAMPDOWN_PULLD_UNION
 struct description   : LDO44_RAMPDOWN_PULLD Register structure definition
                        Address Offset:0x010F Initial:0x11 Width:8
 register description : LDO44 RAMP DOWN过程 pulldown配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo44_dly_pd_off_cfg : 3;  /* bit[0-2]: 自适应时LDO44下拉通道关闭时间配置寄存器。(Tdelay_pd_off)
                                                               0x0:1us 
                                                               0x1:2us
                                                               0x2:4us
                                                               0x3:6us
                                                               0x4:8us
                                                               0x5:10us
                                                               0x6:12us
                                                               0x7:24us */
        unsigned char  ldo44_dly_pd_on_cfg  : 3;  /* bit[3-5]: 自适应时LDO44下拉通道开启时间配置寄存器。(Tdelay_pd_on)
                                                               0x0:0us 
                                                               0x1:0.5us
                                                               0x2:1us
                                                               0x3:2us
                                                               0x4:4us
                                                               0x5:5us
                                                               0x6:6us
                                                               0x7:7us */
        unsigned char  ldo44_pull_down_cfg  : 1;  /* bit[6]  : 软件开关下拉通道配置寄存器（只有在ldo44_pull_down_mode = 1 时，软件开关才生效）
                                                               1'b0：不下拉；
                                                               1'b1：下拉； */
        unsigned char  ldo44_pull_down_mode : 1;  /* bit[7]  : 软件开关/自适应开关LDO44下拉通道模式选择寄存器。
                                                               0：自适应；
                                                               1：软件控制； */
    } reg;
} PMIC_LDO44_RAMPDOWN_PULLD_UNION;
#endif
#define PMIC_LDO44_RAMPDOWN_PULLD_ldo44_dly_pd_off_cfg_START  (0)
#define PMIC_LDO44_RAMPDOWN_PULLD_ldo44_dly_pd_off_cfg_END    (2)
#define PMIC_LDO44_RAMPDOWN_PULLD_ldo44_dly_pd_on_cfg_START   (3)
#define PMIC_LDO44_RAMPDOWN_PULLD_ldo44_dly_pd_on_cfg_END     (5)
#define PMIC_LDO44_RAMPDOWN_PULLD_ldo44_pull_down_cfg_START   (6)
#define PMIC_LDO44_RAMPDOWN_PULLD_ldo44_pull_down_cfg_END     (6)
#define PMIC_LDO44_RAMPDOWN_PULLD_ldo44_pull_down_mode_START  (7)
#define PMIC_LDO44_RAMPDOWN_PULLD_ldo44_pull_down_mode_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO44_RAMP_VOK_CFG_UNION
 struct description   : LDO44_RAMP_VOK_CFG Register structure definition
                        Address Offset:0x0110 Initial:0x11 Width:8
 register description : LDO44 RAMP调压VOK延时配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo44_dly_ru_vok_cfg : 3;  /* bit[0-2]: LDO44 ramp up时vok拉高等待时间选择。(Tdelay_ru_vok)
                                                               0x0:2us 
                                                               0x1:4us
                                                               0x2:8us
                                                               0x3:12us
                                                               0x4:16us
                                                               0x5:20us
                                                               0x6:24us
                                                               0x7:48us */
        unsigned char  reserved_0           : 1;  /* bit[3]  : 保留。 */
        unsigned char  ldo44_dly_rd_vok_cfg : 3;  /* bit[4-6]: LDO44 ramp down时vok拉高等待时间选择。(Tdelay_rd_vok)
                                                               0x0:2us 
                                                               0x1:4us
                                                               0x2:8us
                                                               0x3:12us
                                                               0x4:16us
                                                               0x5:20us
                                                               0x6:24us
                                                               0x7:48us */
        unsigned char  reserved_1           : 1;  /* bit[7]  : 保留。 */
    } reg;
} PMIC_LDO44_RAMP_VOK_CFG_UNION;
#endif
#define PMIC_LDO44_RAMP_VOK_CFG_ldo44_dly_ru_vok_cfg_START  (0)
#define PMIC_LDO44_RAMP_VOK_CFG_ldo44_dly_ru_vok_cfg_END    (2)
#define PMIC_LDO44_RAMP_VOK_CFG_ldo44_dly_rd_vok_cfg_START  (4)
#define PMIC_LDO44_RAMP_VOK_CFG_ldo44_dly_rd_vok_cfg_END    (6)


/*****************************************************************************
 struct               : PMIC_LDO45_RAMP_CFG0_UNION
 struct description   : LDO45_RAMP_CFG0 Register structure definition
                        Address Offset:0x0112 Initial:0x33 Width:8
 register description : LDO45 RAMP调压配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo45_rampdown_rate   : 3;  /* bit[0-2]: LDO45 ramp down调压速率选择寄存器。
                                                                0x0：10mv/(1*T)=48mv/us
                                                                0x1：10mv/(2*T)=24mv/us
                                                                0x2：10mv/(3*T)=16mv/us
                                                                0x3：10mv/(5*T)=9.6mv/us
                                                                0x4：10mv/(8*T)=6mv/us
                                                                0x5：10mv/(12*T)=4mv/us
                                                                0x6：10mv/(24*T)=2mv/us
                                                                0x7：10mv/(48*T)=1mv/us */
        unsigned char  ldo45_rampdown_en_cfg : 1;  /* bit[3]  : LDO45 ramp down调压使能配置寄存器，默认不使能。
                                                                0：不使能；
                                                                1：使能。 */
        unsigned char  ldo45_rampup_rate     : 3;  /* bit[4-6]: LDO45 ramp up调压速率选择寄存器。
                                                                0x0：10mv/(2*1*T)=48mv/us
                                                                0x1：10mv/(2*2*T)=24mv/us
                                                                0x2：10mv/(2*3*T)=16mv/us
                                                                0x3：10mv/(2*5*T)=9.6mv/us
                                                                0x4：10mv/(2*8*T)=6mv/us
                                                                0x5：10mv/(2*12*T)=4mv/us
                                                                0x6：10mv/(2*24*T)=2mv/us
                                                                0x7：10mv/(2*48*T)=1mv/us */
        unsigned char  ldo45_rampup_en_cfg   : 1;  /* bit[7]  : LDO45 ramp up调压使能配置寄存器，默认不使能。
                                                                0：不使能；
                                                                1：使能。 */
    } reg;
} PMIC_LDO45_RAMP_CFG0_UNION;
#endif
#define PMIC_LDO45_RAMP_CFG0_ldo45_rampdown_rate_START    (0)
#define PMIC_LDO45_RAMP_CFG0_ldo45_rampdown_rate_END      (2)
#define PMIC_LDO45_RAMP_CFG0_ldo45_rampdown_en_cfg_START  (3)
#define PMIC_LDO45_RAMP_CFG0_ldo45_rampdown_en_cfg_END    (3)
#define PMIC_LDO45_RAMP_CFG0_ldo45_rampup_rate_START      (4)
#define PMIC_LDO45_RAMP_CFG0_ldo45_rampup_rate_END        (6)
#define PMIC_LDO45_RAMP_CFG0_ldo45_rampup_en_cfg_START    (7)
#define PMIC_LDO45_RAMP_CFG0_ldo45_rampup_en_cfg_END      (7)


/*****************************************************************************
 struct               : PMIC_LDO45_RAMPDOWN_PULLD_UNION
 struct description   : LDO45_RAMPDOWN_PULLD Register structure definition
                        Address Offset:0x0113 Initial:0x11 Width:8
 register description : LDO45 RAMP DOWN过程 pulldown配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo45_dly_pd_off_cfg : 3;  /* bit[0-2]: 自适应时LDO45下拉通道关闭时间配置寄存器。(Tdelay_pd_off)
                                                               0x0:1us 
                                                               0x1:2us
                                                               0x2:4us
                                                               0x3:6us
                                                               0x4:8us
                                                               0x5:10us
                                                               0x6:12us
                                                               0x7:24us */
        unsigned char  ldo45_dly_pd_on_cfg  : 3;  /* bit[3-5]: 自适应时LDO45下拉通道开启时间配置寄存器。(Tdelay_pd_on)
                                                               0x0:0us 
                                                               0x1:0.5us
                                                               0x2:1us
                                                               0x3:2us
                                                               0x4:4us
                                                               0x5:5us
                                                               0x6:6us
                                                               0x7:7us */
        unsigned char  ldo45_pull_down_cfg  : 1;  /* bit[6]  : 软件开关下拉通道配置寄存器（只有在ldo45_pull_down_mode = 1 时，软件开关才生效）
                                                               1'b0：不下拉；
                                                               1'b1：下拉； */
        unsigned char  ldo45_pull_down_mode : 1;  /* bit[7]  : 软件开关/自适应开关LDO45下拉通道模式选择寄存器。
                                                               0：自适应；
                                                               1：软件控制； */
    } reg;
} PMIC_LDO45_RAMPDOWN_PULLD_UNION;
#endif
#define PMIC_LDO45_RAMPDOWN_PULLD_ldo45_dly_pd_off_cfg_START  (0)
#define PMIC_LDO45_RAMPDOWN_PULLD_ldo45_dly_pd_off_cfg_END    (2)
#define PMIC_LDO45_RAMPDOWN_PULLD_ldo45_dly_pd_on_cfg_START   (3)
#define PMIC_LDO45_RAMPDOWN_PULLD_ldo45_dly_pd_on_cfg_END     (5)
#define PMIC_LDO45_RAMPDOWN_PULLD_ldo45_pull_down_cfg_START   (6)
#define PMIC_LDO45_RAMPDOWN_PULLD_ldo45_pull_down_cfg_END     (6)
#define PMIC_LDO45_RAMPDOWN_PULLD_ldo45_pull_down_mode_START  (7)
#define PMIC_LDO45_RAMPDOWN_PULLD_ldo45_pull_down_mode_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO45_RAMP_VOK_CFG_UNION
 struct description   : LDO45_RAMP_VOK_CFG Register structure definition
                        Address Offset:0x0114 Initial:0x11 Width:8
 register description : LDO45 RAMP调压VOK延时配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo45_dly_ru_vok_cfg : 3;  /* bit[0-2]: LDO45 ramp up时vok拉高等待时间选择。(Tdelay_ru_vok)
                                                               0x0:2us 
                                                               0x1:4us
                                                               0x2:8us
                                                               0x3:12us
                                                               0x4:16us
                                                               0x5:20us
                                                               0x6:24us
                                                               0x7:48us */
        unsigned char  reserved_0           : 1;  /* bit[3]  : 保留。 */
        unsigned char  ldo45_dly_rd_vok_cfg : 3;  /* bit[4-6]: LDO45 ramp down时vok拉高等待时间选择。(Tdelay_rd_vok)
                                                               0x0:2us 
                                                               0x1:4us
                                                               0x2:8us
                                                               0x3:12us
                                                               0x4:16us
                                                               0x5:20us
                                                               0x6:24us
                                                               0x7:48us */
        unsigned char  reserved_1           : 1;  /* bit[7]  : 保留。 */
    } reg;
} PMIC_LDO45_RAMP_VOK_CFG_UNION;
#endif
#define PMIC_LDO45_RAMP_VOK_CFG_ldo45_dly_ru_vok_cfg_START  (0)
#define PMIC_LDO45_RAMP_VOK_CFG_ldo45_dly_ru_vok_cfg_END    (2)
#define PMIC_LDO45_RAMP_VOK_CFG_ldo45_dly_rd_vok_cfg_START  (4)
#define PMIC_LDO45_RAMP_VOK_CFG_ldo45_dly_rd_vok_cfg_END    (6)


/*****************************************************************************
 struct               : PMIC_LDO51_RAMP_CFG0_UNION
 struct description   : LDO51_RAMP_CFG0 Register structure definition
                        Address Offset:0x0116 Initial:0x44 Width:8
 register description : LDO51 RAMP调压配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo51_rampdown_rate   : 3;  /* bit[0-2]: LDO51 ramp down调压速率选择寄存器。
                                                                0x0：10mv/(1*T)=48mv/us
                                                                0x1：10mv/(2*T)=24mv/us
                                                                0x2：10mv/(3*T)=16mv/us
                                                                0x3：10mv/(5*T)=9.6mv/us
                                                                0x4：10mv/(8*T)=6mv/us
                                                                0x5：10mv/(12*T)=4mv/us
                                                                0x6：10mv/(24*T)=2mv/us
                                                                0x7：10mv/(48*T)=1mv/us */
        unsigned char  ldo51_rampdown_en_cfg : 1;  /* bit[3]  : LDO51 ramp down调压使能配置寄存器，默认不使能。
                                                                0：不使能；
                                                                1：使能。 */
        unsigned char  ldo51_rampup_rate     : 3;  /* bit[4-6]: LDO51 ramp up调压速率选择寄存器。
                                                                0x0：10mv/(2*1*T)=48mv/us
                                                                0x1：10mv/(2*2*T)=24mv/us
                                                                0x2：10mv/(2*3*T)=16mv/us
                                                                0x3：10mv/(2*5*T)=9.6mv/us
                                                                0x4：10mv/(2*8*T)=6mv/us
                                                                0x5：10mv/(2*12*T)=4mv/us
                                                                0x6：10mv/(2*24*T)=2mv/us
                                                                0x7：10mv/(2*48*T)=1mv/us */
        unsigned char  ldo51_rampup_en_cfg   : 1;  /* bit[7]  : LDO51 ramp up调压使能配置寄存器，默认不使能。
                                                                0：不使能；
                                                                1：使能。 */
    } reg;
} PMIC_LDO51_RAMP_CFG0_UNION;
#endif
#define PMIC_LDO51_RAMP_CFG0_ldo51_rampdown_rate_START    (0)
#define PMIC_LDO51_RAMP_CFG0_ldo51_rampdown_rate_END      (2)
#define PMIC_LDO51_RAMP_CFG0_ldo51_rampdown_en_cfg_START  (3)
#define PMIC_LDO51_RAMP_CFG0_ldo51_rampdown_en_cfg_END    (3)
#define PMIC_LDO51_RAMP_CFG0_ldo51_rampup_rate_START      (4)
#define PMIC_LDO51_RAMP_CFG0_ldo51_rampup_rate_END        (6)
#define PMIC_LDO51_RAMP_CFG0_ldo51_rampup_en_cfg_START    (7)
#define PMIC_LDO51_RAMP_CFG0_ldo51_rampup_en_cfg_END      (7)


/*****************************************************************************
 struct               : PMIC_LDO51_RAMPDOWN_PULLD_UNION
 struct description   : LDO51_RAMPDOWN_PULLD Register structure definition
                        Address Offset:0x0117 Initial:0x11 Width:8
 register description : LDO51 RAMP DOWN过程 pulldown配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo51_dly_pd_off_cfg : 3;  /* bit[0-2]: 自适应时LDO51下拉通道关闭时间配置寄存器。(Tdelay_pd_off)
                                                               0x0:1us 
                                                               0x1:2us
                                                               0x2:4us
                                                               0x3:6us
                                                               0x4:8us
                                                               0x5:10us
                                                               0x6:12us
                                                               0x7:24us */
        unsigned char  ldo51_dly_pd_on_cfg  : 3;  /* bit[3-5]: 自适应时LDO51下拉通道开启时间配置寄存器。(Tdelay_pd_on)
                                                               0x0:0us 
                                                               0x1:0.5us
                                                               0x2:1us
                                                               0x3:2us
                                                               0x4:4us
                                                               0x5:5us
                                                               0x6:6us
                                                               0x7:7us */
        unsigned char  ldo51_pull_down_cfg  : 1;  /* bit[6]  : 软件开关下拉通道配置寄存器（只有在ldo51_pull_down_mode = 1 时，软件开关才生效）
                                                               1'b0：不下拉；
                                                               1'b1：下拉； */
        unsigned char  ldo51_pull_down_mode : 1;  /* bit[7]  : 软件开关/自适应开关LDO51下拉通道模式选择寄存器。
                                                               0：自适应；
                                                               1：软件控制； */
    } reg;
} PMIC_LDO51_RAMPDOWN_PULLD_UNION;
#endif
#define PMIC_LDO51_RAMPDOWN_PULLD_ldo51_dly_pd_off_cfg_START  (0)
#define PMIC_LDO51_RAMPDOWN_PULLD_ldo51_dly_pd_off_cfg_END    (2)
#define PMIC_LDO51_RAMPDOWN_PULLD_ldo51_dly_pd_on_cfg_START   (3)
#define PMIC_LDO51_RAMPDOWN_PULLD_ldo51_dly_pd_on_cfg_END     (5)
#define PMIC_LDO51_RAMPDOWN_PULLD_ldo51_pull_down_cfg_START   (6)
#define PMIC_LDO51_RAMPDOWN_PULLD_ldo51_pull_down_cfg_END     (6)
#define PMIC_LDO51_RAMPDOWN_PULLD_ldo51_pull_down_mode_START  (7)
#define PMIC_LDO51_RAMPDOWN_PULLD_ldo51_pull_down_mode_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO51_RAMP_VOK_CFG_UNION
 struct description   : LDO51_RAMP_VOK_CFG Register structure definition
                        Address Offset:0x0118 Initial:0x11 Width:8
 register description : LDO51 RAMP调压VOK延时配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo51_dly_ru_vok_cfg : 3;  /* bit[0-2]: LDO51 ramp up时vok拉高等待时间选择。(Tdelay_ru_vok)
                                                               0x0:2us 
                                                               0x1:4us
                                                               0x2:8us
                                                               0x3:12us
                                                               0x4:16us
                                                               0x5:20us
                                                               0x6:24us
                                                               0x7:48us */
        unsigned char  reserved_0           : 1;  /* bit[3]  : 保留。 */
        unsigned char  ldo51_dly_rd_vok_cfg : 3;  /* bit[4-6]: LDO51 ramp down时vok拉高等待时间选择。(Tdelay_rd_vok)
                                                               0x0:2us 
                                                               0x1:4us
                                                               0x2:8us
                                                               0x3:12us
                                                               0x4:16us
                                                               0x5:20us
                                                               0x6:24us
                                                               0x7:48us */
        unsigned char  reserved_1           : 1;  /* bit[7]  : 保留。 */
    } reg;
} PMIC_LDO51_RAMP_VOK_CFG_UNION;
#endif
#define PMIC_LDO51_RAMP_VOK_CFG_ldo51_dly_ru_vok_cfg_START  (0)
#define PMIC_LDO51_RAMP_VOK_CFG_ldo51_dly_ru_vok_cfg_END    (2)
#define PMIC_LDO51_RAMP_VOK_CFG_ldo51_dly_rd_vok_cfg_START  (4)
#define PMIC_LDO51_RAMP_VOK_CFG_ldo51_dly_rd_vok_cfg_END    (6)


/*****************************************************************************
 struct               : PMIC_LDO56_RAMP_CFG0_UNION
 struct description   : LDO56_RAMP_CFG0 Register structure definition
                        Address Offset:0x011A Initial:0x33 Width:8
 register description : LDO56 RAMP调压配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo56_rampdown_rate   : 3;  /* bit[0-2]: LDO56 ramp down调压速率选择寄存器。
                                                                0x0：10mv/(1*T)=48mv/us
                                                                0x1：10mv/(2*T)=24mv/us
                                                                0x2：10mv/(3*T)=16mv/us
                                                                0x3：10mv/(5*T)=9.6mv/us
                                                                0x4：10mv/(8*T)=6mv/us
                                                                0x5：10mv/(12*T)=4mv/us
                                                                0x6：10mv/(24*T)=2mv/us
                                                                0x7：10mv/(48*T)=1mv/us */
        unsigned char  ldo56_rampdown_en_cfg : 1;  /* bit[3]  : LDO56 ramp down调压使能配置寄存器，默认不使能。
                                                                0：不使能；
                                                                1：使能。 */
        unsigned char  ldo56_rampup_rate     : 3;  /* bit[4-6]: LDO56 ramp up调压速率选择寄存器。
                                                                0x0：10mv/(2*1*T)=48mv/us
                                                                0x1：10mv/(2*2*T)=24mv/us
                                                                0x2：10mv/(2*3*T)=16mv/us
                                                                0x3：10mv/(2*5*T)=9.6mv/us
                                                                0x4：10mv/(2*8*T)=6mv/us
                                                                0x5：10mv/(2*12*T)=4mv/us
                                                                0x6：10mv/(2*24*T)=2mv/us
                                                                0x7：10mv/(2*48*T)=1mv/us */
        unsigned char  ldo56_rampup_en_cfg   : 1;  /* bit[7]  : LDO56 ramp up调压使能配置寄存器，默认不使能。
                                                                0：不使能；
                                                                1：使能。 */
    } reg;
} PMIC_LDO56_RAMP_CFG0_UNION;
#endif
#define PMIC_LDO56_RAMP_CFG0_ldo56_rampdown_rate_START    (0)
#define PMIC_LDO56_RAMP_CFG0_ldo56_rampdown_rate_END      (2)
#define PMIC_LDO56_RAMP_CFG0_ldo56_rampdown_en_cfg_START  (3)
#define PMIC_LDO56_RAMP_CFG0_ldo56_rampdown_en_cfg_END    (3)
#define PMIC_LDO56_RAMP_CFG0_ldo56_rampup_rate_START      (4)
#define PMIC_LDO56_RAMP_CFG0_ldo56_rampup_rate_END        (6)
#define PMIC_LDO56_RAMP_CFG0_ldo56_rampup_en_cfg_START    (7)
#define PMIC_LDO56_RAMP_CFG0_ldo56_rampup_en_cfg_END      (7)


/*****************************************************************************
 struct               : PMIC_LDO56_RAMPDOWN_PULLD_UNION
 struct description   : LDO56_RAMPDOWN_PULLD Register structure definition
                        Address Offset:0x011B Initial:0x11 Width:8
 register description : LDO56 RAMP DOWN过程 pulldown配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo56_dly_pd_off_cfg : 3;  /* bit[0-2]: 自适应时LDO56下拉通道关闭时间配置寄存器。(Tdelay_pd_off)
                                                               0x0:1us 
                                                               0x1:2us
                                                               0x2:4us
                                                               0x3:6us
                                                               0x4:8us
                                                               0x5:10us
                                                               0x6:12us
                                                               0x7:24us */
        unsigned char  ldo56_dly_pd_on_cfg  : 3;  /* bit[3-5]: 自适应时LDO56下拉通道开启时间配置寄存器。(Tdelay_pd_on)
                                                               0x0:0us 
                                                               0x1:0.5us
                                                               0x2:1us
                                                               0x3:2us
                                                               0x4:4us
                                                               0x5:5us
                                                               0x6:6us
                                                               0x7:7us */
        unsigned char  ldo56_pull_down_cfg  : 1;  /* bit[6]  : 软件开关下拉通道配置寄存器（只有在ldo56_pull_down_mode = 1 时，软件开关才生效）
                                                               1'b0：不下拉；
                                                               1'b1：下拉； */
        unsigned char  ldo56_pull_down_mode : 1;  /* bit[7]  : 软件开关/自适应开关LDO56下拉通道模式选择寄存器。
                                                               0：自适应；
                                                               1：软件控制； */
    } reg;
} PMIC_LDO56_RAMPDOWN_PULLD_UNION;
#endif
#define PMIC_LDO56_RAMPDOWN_PULLD_ldo56_dly_pd_off_cfg_START  (0)
#define PMIC_LDO56_RAMPDOWN_PULLD_ldo56_dly_pd_off_cfg_END    (2)
#define PMIC_LDO56_RAMPDOWN_PULLD_ldo56_dly_pd_on_cfg_START   (3)
#define PMIC_LDO56_RAMPDOWN_PULLD_ldo56_dly_pd_on_cfg_END     (5)
#define PMIC_LDO56_RAMPDOWN_PULLD_ldo56_pull_down_cfg_START   (6)
#define PMIC_LDO56_RAMPDOWN_PULLD_ldo56_pull_down_cfg_END     (6)
#define PMIC_LDO56_RAMPDOWN_PULLD_ldo56_pull_down_mode_START  (7)
#define PMIC_LDO56_RAMPDOWN_PULLD_ldo56_pull_down_mode_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO56_RAMP_VOK_CFG_UNION
 struct description   : LDO56_RAMP_VOK_CFG Register structure definition
                        Address Offset:0x011C Initial:0x11 Width:8
 register description : LDO56 RAMP调压VOK延时配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo56_dly_ru_vok_cfg : 3;  /* bit[0-2]: LDO56 ramp up时vok拉高等待时间选择。(Tdelay_ru_vok)
                                                               0x0:2us 
                                                               0x1:4us
                                                               0x2:8us
                                                               0x3:12us
                                                               0x4:16us
                                                               0x5:20us
                                                               0x6:24us
                                                               0x7:48us */
        unsigned char  reserved_0           : 1;  /* bit[3]  : 保留。 */
        unsigned char  ldo56_dly_rd_vok_cfg : 3;  /* bit[4-6]: LDO56 ramp down时vok拉高等待时间选择。(Tdelay_rd_vok)
                                                               0x0:2us 
                                                               0x1:4us
                                                               0x2:8us
                                                               0x3:12us
                                                               0x4:16us
                                                               0x5:20us
                                                               0x6:24us
                                                               0x7:48us */
        unsigned char  reserved_1           : 1;  /* bit[7]  : 保留。 */
    } reg;
} PMIC_LDO56_RAMP_VOK_CFG_UNION;
#endif
#define PMIC_LDO56_RAMP_VOK_CFG_ldo56_dly_ru_vok_cfg_START  (0)
#define PMIC_LDO56_RAMP_VOK_CFG_ldo56_dly_ru_vok_cfg_END    (2)
#define PMIC_LDO56_RAMP_VOK_CFG_ldo56_dly_rd_vok_cfg_START  (4)
#define PMIC_LDO56_RAMP_VOK_CFG_ldo56_dly_rd_vok_cfg_END    (6)


/*****************************************************************************
 struct               : PMIC_LDO_RAMP_STATUS_UNION
 struct description   : LDO_RAMP_STATUS Register structure definition
                        Address Offset:0x011D Initial:0x00 Width:8
 register description : LDO RAMP 状态标志寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo0_ramp_state  : 1;  /* bit[0]: LDO0 RAMP状态信号：
                                                         1'b0：未进行ramp或ramp结束；
                                                         1'b1：正在ramp过程中； */
        unsigned char  ldo32_ramp_state : 1;  /* bit[1]: LDO32 RAMP状态信号：
                                                         1'b0：未进行ramp或ramp结束；
                                                         1'b1：正在ramp过程中； */
        unsigned char  ldo43_ramp_state : 1;  /* bit[2]: LDO43 RAMP状态信号：
                                                         1'b0：未进行ramp或ramp结束；
                                                         1'b1：正在ramp过程中； */
        unsigned char  ldo44_ramp_state : 1;  /* bit[3]: LDO44 RAMP状态信号：
                                                         1'b0：未进行ramp或ramp结束；
                                                         1'b1：正在ramp过程中； */
        unsigned char  ldo45_ramp_state : 1;  /* bit[4]: LDO45 RAMP状态信号：
                                                         1'b0：未进行ramp或ramp结束；
                                                         1'b1：正在ramp过程中； */
        unsigned char  ldo51_ramp_state : 1;  /* bit[5]: LDO51 RAMP状态信号：
                                                         1'b0：未进行ramp或ramp结束；
                                                         1'b1：正在ramp过程中； */
        unsigned char  ldo56_ramp_state : 1;  /* bit[6]: LDO56 RAMP状态信号：
                                                         1'b0：未进行ramp或ramp结束；
                                                         1'b1：正在ramp过程中； */
        unsigned char  reserved         : 1;  /* bit[7]: 保留。 */
    } reg;
} PMIC_LDO_RAMP_STATUS_UNION;
#endif
#define PMIC_LDO_RAMP_STATUS_ldo0_ramp_state_START   (0)
#define PMIC_LDO_RAMP_STATUS_ldo0_ramp_state_END     (0)
#define PMIC_LDO_RAMP_STATUS_ldo32_ramp_state_START  (1)
#define PMIC_LDO_RAMP_STATUS_ldo32_ramp_state_END    (1)
#define PMIC_LDO_RAMP_STATUS_ldo43_ramp_state_START  (2)
#define PMIC_LDO_RAMP_STATUS_ldo43_ramp_state_END    (2)
#define PMIC_LDO_RAMP_STATUS_ldo44_ramp_state_START  (3)
#define PMIC_LDO_RAMP_STATUS_ldo44_ramp_state_END    (3)
#define PMIC_LDO_RAMP_STATUS_ldo45_ramp_state_START  (4)
#define PMIC_LDO_RAMP_STATUS_ldo45_ramp_state_END    (4)
#define PMIC_LDO_RAMP_STATUS_ldo51_ramp_state_START  (5)
#define PMIC_LDO_RAMP_STATUS_ldo51_ramp_state_END    (5)
#define PMIC_LDO_RAMP_STATUS_ldo56_ramp_state_START  (6)
#define PMIC_LDO_RAMP_STATUS_ldo56_ramp_state_END    (6)


/*****************************************************************************
 struct               : PMIC_SPMI_ECO_GT_BYPASS0_UNION
 struct description   : SPMI_ECO_GT_BYPASS0 Register structure definition
                        Address Offset:0x011E Initial:0x00 Width:8
 register description : 软件在eco模式下对SPMI有读写需求时，提供SPMI时钟以及同步用的19.2M ssi时钟(该寄存器时钟为常开时钟)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spmi_eco_gt_byp0 : 1;  /* bit[0]  : 软件在eco模式下对SPMI有读写需求时，提供SPMI时钟以及同步用的19.2Mssi时钟 
                                                           0：无读写需求 
                                                           1：有读写需求
                                                           注：低功耗模式下，该寄存器写1后，回读值也是1，同时内部时钟gating会打开；但写0后内部时钟gating关闭，该寄存器不能正常被回读，其他寄存器也不能正常被回读。  */
        unsigned char  reserved         : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_SPMI_ECO_GT_BYPASS0_UNION;
#endif
#define PMIC_SPMI_ECO_GT_BYPASS0_spmi_eco_gt_byp0_START  (0)
#define PMIC_SPMI_ECO_GT_BYPASS0_spmi_eco_gt_byp0_END    (0)


/*****************************************************************************
 struct               : PMIC_SPMI_ECO_GT_BYPASS1_UNION
 struct description   : SPMI_ECO_GT_BYPASS1 Register structure definition
                        Address Offset:0x011F Initial:0x00 Width:8
 register description : 软件在eco模式下对SPMI有读写需求时，提供SPMI时钟以及同步用的19.2M ssi时钟(该寄存器时钟为常开时钟)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spmi_eco_gt_byp1 : 1;  /* bit[0]  : 软件在eco模式下对SPMI有读写需求时，提供SPMI时钟以及同步用的19.2Mssi时钟 
                                                           0：无读写需求 
                                                           1：有读写需求
                                                           注：低功耗模式下，该寄存器写1后，回读值也是1，同时内部时钟gating会打开；但写0后内部时钟gating关闭，该寄存器不能正常被回读，其他寄存器也不能正常被回读。  */
        unsigned char  reserved         : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_SPMI_ECO_GT_BYPASS1_UNION;
#endif
#define PMIC_SPMI_ECO_GT_BYPASS1_spmi_eco_gt_byp1_START  (0)
#define PMIC_SPMI_ECO_GT_BYPASS1_spmi_eco_gt_byp1_END    (0)


/*****************************************************************************
 struct               : PMIC_SPMI_ECO_GT_BYPASS2_UNION
 struct description   : SPMI_ECO_GT_BYPASS2 Register structure definition
                        Address Offset:0x0120 Initial:0x00 Width:8
 register description : 软件在eco模式下对SPMI有读写需求时，提供SPMI时钟以及同步用的19.2M ssi时钟(该寄存器时钟为常开时钟)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spmi_eco_gt_byp2 : 1;  /* bit[0]  : 软件在eco模式下对SPMI有读写需求时，提供SPMI时钟以及同步用的19.2Mssi时钟 
                                                           0：无读写需求 
                                                           1：有读写需求
                                                           注：低功耗模式下，该寄存器写1后，回读值也是1，同时内部时钟gating会打开；但写0后内部时钟gating关闭，该寄存器不能正常被回读，其他寄存器也不能正常被回读。  */
        unsigned char  reserved         : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_SPMI_ECO_GT_BYPASS2_UNION;
#endif
#define PMIC_SPMI_ECO_GT_BYPASS2_spmi_eco_gt_byp2_START  (0)
#define PMIC_SPMI_ECO_GT_BYPASS2_spmi_eco_gt_byp2_END    (0)


/*****************************************************************************
 struct               : PMIC_DEBUG_CTRL0_UNION
 struct description   : DEBUG_CTRL0 Register structure definition
                        Address Offset:0x0121 Initial:0x00 Width:8
 register description : 数字内部debug控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xoadc_debug           : 1;  /* bit[0]  : 0：复用为CLK32_BT或库仑计coul_v_out 1：复用为XOADC码流 
                                                                 注：寄存器需要将寄存器LOCK配置为8'h7D，此寄存器才能配置生效。读不受限。 */
        unsigned char  pwronn_8s_hreset_mode : 1;  /* bit[1]  : 发生长按键事件后，流程选择 。（默认为0） 
                                                                0：正常流程（关机/重启） 
                                                                1：热复位 
                                                                注：寄存器需要将寄存器LOCK配置为8'h7D，此寄存器才能配置生效。读不受限。  */
        unsigned char  ramp_gt_debug         : 1;  /* bit[2]  : ramp 时钟门控bypass寄存器：
                                                                0：不bypass（默认）；
                                                                1：bypass。
                                                                注：寄存器需要将寄存器LOCK配置为8'h7D，此寄存器才能配置生效。读不受限。  */
        unsigned char  reserved              : 5;  /* bit[3-7]: 保留。 */
    } reg;
} PMIC_DEBUG_CTRL0_UNION;
#endif
#define PMIC_DEBUG_CTRL0_xoadc_debug_START            (0)
#define PMIC_DEBUG_CTRL0_xoadc_debug_END              (0)
#define PMIC_DEBUG_CTRL0_pwronn_8s_hreset_mode_START  (1)
#define PMIC_DEBUG_CTRL0_pwronn_8s_hreset_mode_END    (1)
#define PMIC_DEBUG_CTRL0_ramp_gt_debug_START          (2)
#define PMIC_DEBUG_CTRL0_ramp_gt_debug_END            (2)


/*****************************************************************************
 struct               : PMIC_DIS_19M2_CTRL_UNION
 struct description   : DIS_19M2_CTRL Register structure definition
                        Address Offset:0x0122 Initial:0x02 Width:8
 register description : 开机态发生19.2MHz时钟丢失事件控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  dis_19m2_hreset_mode : 1;  /* bit[0]  : 开机态发生19.2MHz时钟丢失事件后，流程选择 。（默认为0） 
                                                               0：冷复位； 
                                                               1：热复位。
                                                               注：低功耗模式下，spmi_eco_gt_bypass寄存器写1后，该寄存器可以正常读写；但spmi_eco_gt_bypass寄存器写0后内部时钟gating关闭，该寄存器可以通过SPMI接口写，但不能正常被回读。  */
        unsigned char  dis_19m2_hreset_mask : 1;  /* bit[1]  : 开机态发生19.2MHz时钟丢失事件后，触发关机重启或热复位功能屏蔽寄存器 。（默认为1） 
                                                               0：不屏蔽； 
                                                               1：屏蔽。 
                                                               注：低功耗模式下，spmi_eco_gt_bypass寄存器写1后，该寄存器可以正常读写；但spmi_eco_gt_bypass寄存器写0后内部时钟gating关闭，该寄存器可以通过SPMI接口写，但不能正常被回读。  */
        unsigned char  reserved             : 6;  /* bit[2-7]: 保留。 */
    } reg;
} PMIC_DIS_19M2_CTRL_UNION;
#endif
#define PMIC_DIS_19M2_CTRL_dis_19m2_hreset_mode_START  (0)
#define PMIC_DIS_19M2_CTRL_dis_19m2_hreset_mode_END    (0)
#define PMIC_DIS_19M2_CTRL_dis_19m2_hreset_mask_START  (1)
#define PMIC_DIS_19M2_CTRL_dis_19m2_hreset_mask_END    (1)


/*****************************************************************************
 struct               : PMIC_PWRONN_CNT_UNION
 struct description   : PWRONN_CNT Register structure definition
                        Address Offset:0x0123 Initial:0x00 Width:8
 register description : 开机态PWRON按键按下次数记录寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  pwronn_cnt : 8;  /* bit[0-7]: 开机态PWRON_N按键按下次数统计寄存器。
                                                     注：软件写0清除，写1无动作。 */
    } reg;
} PMIC_PWRONN_CNT_UNION;
#endif
#define PMIC_PWRONN_CNT_pwronn_cnt_START  (0)
#define PMIC_PWRONN_CNT_pwronn_cnt_END    (7)


/*****************************************************************************
 struct               : PMIC_PWRONN_CNT_MASK_UNION
 struct description   : PWRONN_CNT_MASK Register structure definition
                        Address Offset:0x0124 Initial:0x00 Width:8
 register description : 开机态PWRON按键按下次数统计功能屏蔽寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  pwronn_cnt_mask : 1;  /* bit[0]  : 开机态PWRON_N按键按下次数统计功能屏蔽寄存器。
                                                          1'b0:不屏蔽
                                                          1'b1:屏蔽 */
        unsigned char  reserved        : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_PWRONN_CNT_MASK_UNION;
#endif
#define PMIC_PWRONN_CNT_MASK_pwronn_cnt_mask_START  (0)
#define PMIC_PWRONN_CNT_MASK_pwronn_cnt_mask_END    (0)


/*****************************************************************************
 struct               : PMIC_FSR_FLAG_UNION
 struct description   : FSR_FLAG Register structure definition
                        Address Offset:0x0130 Initial:0x00 Width:8
 register description : FSR模式配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sc_offd_flag : 1;  /* bit[0-0]: 是否使能OFF_FIND模式标志位寄存器。
                                                       0：PWR_HOLD拉低后，非OFF_FIND模式下电，不进入OFF_FIND状态；
                                                       1：PWR_HOLD拉低后，按照OFF_FIND模式下电，进入OFF_FIND状态。 */
        unsigned char  reserved     : 7;  /* bit[1-7]: reserved */
    } reg;
} PMIC_FSR_FLAG_UNION;
#endif
#define PMIC_FSR_FLAG_sc_offd_flag_START  (0)
#define PMIC_FSR_FLAG_sc_offd_flag_END    (0)


/*****************************************************************************
 struct               : PMIC_OFFD_TIMER0_UNION
 struct description   : OFFD_TIMER0 Register structure definition
                        Address Offset:0x0131 Initial:0x00 Width:8
 register description : 关机找回时间设置寄存器bit[7:0]。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  offd_timer0 : 8;  /* bit[0-7]: 8 bits,OFF_FIND关机找回超时关机时间设置寄存器bit[7:0]。 */
    } reg;
} PMIC_OFFD_TIMER0_UNION;
#endif
#define PMIC_OFFD_TIMER0_offd_timer0_START  (0)
#define PMIC_OFFD_TIMER0_offd_timer0_END    (7)


/*****************************************************************************
 struct               : PMIC_OFFD_TEST_MODE_UNION
 struct description   : OFFD_TEST_MODE Register structure definition
                        Address Offset:0x0134 Initial:0xAC Width:8
 register description : 关机找回测试模式切换。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  offd_test_mode : 8;  /* bit[0-7]: 关机找回进入测试模式控制寄存器。
                                                         0xAC：非测试模式，关机找回时间1h~7天；
                                                         0x5A：测试模式，关机找回时间5分钟。
                                                         写入其他值无效，该寄存器连续两次写操作至少间隔2个32k周期。 */
    } reg;
} PMIC_OFFD_TEST_MODE_UNION;
#endif
#define PMIC_OFFD_TEST_MODE_offd_test_mode_START  (0)
#define PMIC_OFFD_TEST_MODE_offd_test_mode_END    (7)




/****************************************************************************
                     (2/17) PMU_IRQ
 ****************************************************************************/
/*****************************************************************************
 struct               : PMIC_IRQ_L2_RPT_0_UNION
 struct description   : IRQ_L2_RPT_0 Register structure definition
                        Address Offset:0x01A0 Initial:0x00 Width:8
 register description : IRQ上报二级中断寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_l2_0_rpt : 1;  /* bit[0]: 二级中断,按键中断
                                                     0：无中断；
                                                     1：有中断。 */
        unsigned char  irq_l2_1_rpt : 1;  /* bit[1]: 二级中断,RTC中断
                                                     0：无中断；
                                                     1：有中断。 */
        unsigned char  irq_l2_2_rpt : 1;  /* bit[2]: 二级中断,温度保护中断
                                                     0：无中断；
                                                     1：有中断。 */
        unsigned char  irq_l2_3_rpt : 1;  /* bit[3]: 二级中断,SIM卡和GPIO中断
                                                     0：无中断；
                                                     1：有中断。 */
        unsigned char  irq_l2_4_rpt : 1;  /* bit[4]: 二级中断,BUCK&LDO异常中断
                                                     OCP/SCP/OVP总中断
                                                     0:无此中断；
                                                     1:表示至少有一个BUCK或LDO发生过流保护或者短路保护，或者LDO发生过流保护，CPU查询到后要去查看三级中断的过流保存寄存器查看是哪一个发生过流，并将其写1清后，中断消除。 */
        unsigned char  irq_l2_5_rpt : 1;  /* bit[5]: 二级中断,库仑计中断
                                                     0：无中断；
                                                     1：有中断。PMU接到以后要去查看二级中断的库仑计中断寄存器确认是哪一个中断。 */
        unsigned char  irq_l2_6_rpt : 1;  /* bit[6]: 二级中断,SOH&EIS中断
                                                     0：无中断；
                                                     1：有中断。 */
        unsigned char  irq_l2_7_rpt : 1;  /* bit[7]: 二级中断,LRA中断
                                                     0：无中断；
                                                     1：有中断。 */
    } reg;
} PMIC_IRQ_L2_RPT_0_UNION;
#endif
#define PMIC_IRQ_L2_RPT_0_irq_l2_0_rpt_START  (0)
#define PMIC_IRQ_L2_RPT_0_irq_l2_0_rpt_END    (0)
#define PMIC_IRQ_L2_RPT_0_irq_l2_1_rpt_START  (1)
#define PMIC_IRQ_L2_RPT_0_irq_l2_1_rpt_END    (1)
#define PMIC_IRQ_L2_RPT_0_irq_l2_2_rpt_START  (2)
#define PMIC_IRQ_L2_RPT_0_irq_l2_2_rpt_END    (2)
#define PMIC_IRQ_L2_RPT_0_irq_l2_3_rpt_START  (3)
#define PMIC_IRQ_L2_RPT_0_irq_l2_3_rpt_END    (3)
#define PMIC_IRQ_L2_RPT_0_irq_l2_4_rpt_START  (4)
#define PMIC_IRQ_L2_RPT_0_irq_l2_4_rpt_END    (4)
#define PMIC_IRQ_L2_RPT_0_irq_l2_5_rpt_START  (5)
#define PMIC_IRQ_L2_RPT_0_irq_l2_5_rpt_END    (5)
#define PMIC_IRQ_L2_RPT_0_irq_l2_6_rpt_START  (6)
#define PMIC_IRQ_L2_RPT_0_irq_l2_6_rpt_END    (6)
#define PMIC_IRQ_L2_RPT_0_irq_l2_7_rpt_START  (7)
#define PMIC_IRQ_L2_RPT_0_irq_l2_7_rpt_END    (7)


/*****************************************************************************
 struct               : PMIC_IRQ_L2_RPT_1_UNION
 struct description   : IRQ_L2_RPT_1 Register structure definition
                        Address Offset:0x01A1 Initial:0x00 Width:8
 register description : IRQ上报二级中断寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_l2_8_rpt : 1;  /* bit[0]  : 二级中断，(其他中断，包含VBUS插入拔出中断、ramp中断、FAULT_N中断，以及其他中断)
                                                       0：无中断；
                                                       1：有中断。 */
        unsigned char  reserved     : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_IRQ_L2_RPT_1_UNION;
#endif
#define PMIC_IRQ_L2_RPT_1_irq_l2_8_rpt_START  (0)
#define PMIC_IRQ_L2_RPT_1_irq_l2_8_rpt_END    (0)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_PWRON_RPT_UNION
 struct description   : IRQ_L3_PWRON_RPT Register structure definition
                        Address Offset:0x01A2 Initial:0x00 Width:8
 register description : IRQ上报三级中断PWRON_N按键中断。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  pwronn_d20mf : 1;  /* bit[0]  : 三级中断,
                                                       开机状态下，按键按下事件中断(下降沿去抖20ms)。
                                                       0：无中断；
                                                       1：有中断。
                                                       备注：软件需注意，快速开机模式下，关机态下按下按键开机后会误报按键按下中断 */
        unsigned char  pwronn_d20mr : 1;  /* bit[1]  : 三级中断,
                                                       开机状态下，按键释放事件中断(上升沿去抖20ms)。
                                                       0：无中断；
                                                       1：有中断。 */
        unsigned char  pwronn_d1sf  : 1;  /* bit[2]  : 三级中断,
                                                       开机状态下，按键按下超过1s事件中断(下降沿去抖1s)。
                                                       0：无中断；
                                                       1：有中断。 */
        unsigned char  pwronn_d6sf  : 1;  /* bit[3]  : 三级中断,
                                                       开机状态下，按键按下超过6s事件中断(下降沿去抖6s)。
                                                       0：无中断；
                                                       1：有中断。 */
        unsigned char  reserved     : 4;  /* bit[4-7]: 保留。 */
    } reg;
} PMIC_IRQ_L3_PWRON_RPT_UNION;
#endif
#define PMIC_IRQ_L3_PWRON_RPT_pwronn_d20mf_START  (0)
#define PMIC_IRQ_L3_PWRON_RPT_pwronn_d20mf_END    (0)
#define PMIC_IRQ_L3_PWRON_RPT_pwronn_d20mr_START  (1)
#define PMIC_IRQ_L3_PWRON_RPT_pwronn_d20mr_END    (1)
#define PMIC_IRQ_L3_PWRON_RPT_pwronn_d1sf_START   (2)
#define PMIC_IRQ_L3_PWRON_RPT_pwronn_d1sf_END     (2)
#define PMIC_IRQ_L3_PWRON_RPT_pwronn_d6sf_START   (3)
#define PMIC_IRQ_L3_PWRON_RPT_pwronn_d6sf_END     (3)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_VOICE_RPT_UNION
 struct description   : IRQ_L3_VOICE_RPT Register structure definition
                        Address Offset:0x01A3 Initial:0x00 Width:8
 register description : IRQ上报三级中断VOICE音量键中断。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  voice_restart1_f : 1;  /* bit[0]  : 三级中断，
                                                           voice_restart1下降沿中断。
                                                           0：无中断；
                                                           1：有中断。
                                                           软件约束：在使用voice_restart1前，应先清除此中断； */
        unsigned char  voice_restart1_r : 1;  /* bit[1]  : 三级中断，
                                                           voice_restart1上升沿中断。
                                                           0：无中断；
                                                           1：有中断。
                                                           软件约束：在使用voice_restart1前，应先清除此中断； */
        unsigned char  voice_restart2_f : 1;  /* bit[2]  : 三级中断，
                                                           voice_restart2下降沿中断。
                                                           0：无中断；
                                                           1：有中断。
                                                           软件约束：在使用voice_restart2前，应先清除此中断； */
        unsigned char  voice_restart2_r : 1;  /* bit[3]  : 三级中断，
                                                           voice_restart2上升沿中断。
                                                           0：无中断；
                                                           1：有中断。
                                                           软件约束：在使用voice_restart2前，应先清除此中断； */
        unsigned char  reserved         : 4;  /* bit[4-7]: 保留。 */
    } reg;
} PMIC_IRQ_L3_VOICE_RPT_UNION;
#endif
#define PMIC_IRQ_L3_VOICE_RPT_voice_restart1_f_START  (0)
#define PMIC_IRQ_L3_VOICE_RPT_voice_restart1_f_END    (0)
#define PMIC_IRQ_L3_VOICE_RPT_voice_restart1_r_START  (1)
#define PMIC_IRQ_L3_VOICE_RPT_voice_restart1_r_END    (1)
#define PMIC_IRQ_L3_VOICE_RPT_voice_restart2_f_START  (2)
#define PMIC_IRQ_L3_VOICE_RPT_voice_restart2_f_END    (2)
#define PMIC_IRQ_L3_VOICE_RPT_voice_restart2_r_START  (3)
#define PMIC_IRQ_L3_VOICE_RPT_voice_restart2_r_END    (3)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_ALARM_RPT_UNION
 struct description   : IRQ_L3_ALARM_RPT Register structure definition
                        Address Offset:0x01A4 Initial:0x00 Width:8
 register description : IRQ上报三级中断RTC中断。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  alarmon_r : 1;  /* bit[0]  : 三级中断，
                                                    开机状态下，闹钟中断。
                                                    0：无中断；
                                                    1：有中断。 */
        unsigned char  reserved  : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_IRQ_L3_ALARM_RPT_UNION;
#endif
#define PMIC_IRQ_L3_ALARM_RPT_alarmon_r_START  (0)
#define PMIC_IRQ_L3_ALARM_RPT_alarmon_r_END    (0)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_TEMP_RPT_0_UNION
 struct description   : IRQ_L3_TEMP_RPT_0 Register structure definition
                        Address Offset:0x01A5 Initial:0x00 Width:8
 register description : IRQ上报三级中断温度保护中断0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  thsd_otmp125_d1mr : 1;  /* bit[0]  : 三级中断，
                                                            过温（芯片温度超过设定的报警温度）事件中断(上升沿去抖1ms)。
                                                            0：无中断；
                                                            1：有中断。 */
        unsigned char  reserved          : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_IRQ_L3_TEMP_RPT_0_UNION;
#endif
#define PMIC_IRQ_L3_TEMP_RPT_0_thsd_otmp125_d1mr_START  (0)
#define PMIC_IRQ_L3_TEMP_RPT_0_thsd_otmp125_d1mr_END    (0)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_TEMP_RPT_1_UNION
 struct description   : IRQ_L3_TEMP_RPT_1 Register structure definition
                        Address Offset:0x01A6 Initial:0x00 Width:8
 register description : IRQ上报三级中断温度保护中断1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck_temp_alert_0 : 1;  /* bit[0]: 三级中断，
                                                          BUCK过温告警buck_temp_alert[0]中断；
                                                          0：无中断；
                                                          1：有中断。 */
        unsigned char  buck_temp_alert_1 : 1;  /* bit[1]: 三级中断，
                                                          BUCK过温告警buck_temp_alert[1]中断；
                                                          0：无中断；
                                                          1：有中断。 */
        unsigned char  buck_temp_alert_2 : 1;  /* bit[2]: 三级中断，
                                                          BUCK过温告警buck_temp_alert[2]中断；
                                                          0：无中断；
                                                          1：有中断。 */
        unsigned char  buck_temp_alert_3 : 1;  /* bit[3]: 三级中断，
                                                          BUCK过温告警buck_temp_alert[3]中断；
                                                          0：无中断；
                                                          1：有中断。 */
        unsigned char  buck_temp_alert_4 : 1;  /* bit[4]: 三级中断，
                                                          BUCK过温告警buck_temp_alert[4]中断；
                                                          0：无中断；
                                                          1：有中断。 */
        unsigned char  buck_temp_alert_5 : 1;  /* bit[5]: 三级中断，
                                                          BUCK过温告警buck_temp_alert[5]中断；
                                                          0：无中断；
                                                          1：有中断。 */
        unsigned char  buck_temp_alert_6 : 1;  /* bit[6]: 三级中断，
                                                          BUCK过温告警buck_temp_alert[6]中断；
                                                          0：无中断；
                                                          1：有中断。 */
        unsigned char  buck_temp_alert_7 : 1;  /* bit[7]: 三级中断，
                                                          BUCK过温告警buck_temp_alert[7]中断；
                                                          0：无中断；
                                                          1：有中断。 */
    } reg;
} PMIC_IRQ_L3_TEMP_RPT_1_UNION;
#endif
#define PMIC_IRQ_L3_TEMP_RPT_1_buck_temp_alert_0_START  (0)
#define PMIC_IRQ_L3_TEMP_RPT_1_buck_temp_alert_0_END    (0)
#define PMIC_IRQ_L3_TEMP_RPT_1_buck_temp_alert_1_START  (1)
#define PMIC_IRQ_L3_TEMP_RPT_1_buck_temp_alert_1_END    (1)
#define PMIC_IRQ_L3_TEMP_RPT_1_buck_temp_alert_2_START  (2)
#define PMIC_IRQ_L3_TEMP_RPT_1_buck_temp_alert_2_END    (2)
#define PMIC_IRQ_L3_TEMP_RPT_1_buck_temp_alert_3_START  (3)
#define PMIC_IRQ_L3_TEMP_RPT_1_buck_temp_alert_3_END    (3)
#define PMIC_IRQ_L3_TEMP_RPT_1_buck_temp_alert_4_START  (4)
#define PMIC_IRQ_L3_TEMP_RPT_1_buck_temp_alert_4_END    (4)
#define PMIC_IRQ_L3_TEMP_RPT_1_buck_temp_alert_5_START  (5)
#define PMIC_IRQ_L3_TEMP_RPT_1_buck_temp_alert_5_END    (5)
#define PMIC_IRQ_L3_TEMP_RPT_1_buck_temp_alert_6_START  (6)
#define PMIC_IRQ_L3_TEMP_RPT_1_buck_temp_alert_6_END    (6)
#define PMIC_IRQ_L3_TEMP_RPT_1_buck_temp_alert_7_START  (7)
#define PMIC_IRQ_L3_TEMP_RPT_1_buck_temp_alert_7_END    (7)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_TEMP_RPT_2_UNION
 struct description   : IRQ_L3_TEMP_RPT_2 Register structure definition
                        Address Offset:0x01A7 Initial:0x00 Width:8
 register description : IRQ上报三级中断温度保护中断2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck_temp_damage_0 : 1;  /* bit[0]: 三级中断，
                                                           BUCK过温保护buck_temp_damage[0]中断；
                                                           0：无中断；
                                                           1：有中断。 */
        unsigned char  buck_temp_damage_1 : 1;  /* bit[1]: 三级中断，
                                                           BUCK过温保护buck_temp_damage[1]中断；
                                                           0：无中断；
                                                           1：有中断。 */
        unsigned char  buck_temp_damage_2 : 1;  /* bit[2]: 三级中断，
                                                           BUCK过温保护buck_temp_damage[2]中断；
                                                           0：无中断；
                                                           1：有中断。 */
        unsigned char  buck_temp_damage_3 : 1;  /* bit[3]: 三级中断，
                                                           BUCK过温保护buck_temp_damage[3]中断；
                                                           0：无中断；
                                                           1：有中断。 */
        unsigned char  buck_temp_damage_4 : 1;  /* bit[4]: 三级中断，
                                                           BUCK过温保护buck_temp_damage[4]中断；
                                                           0：无中断；
                                                           1：有中断。 */
        unsigned char  buck_temp_damage_5 : 1;  /* bit[5]: 三级中断，
                                                           BUCK过温保护buck_temp_damage[5]中断；
                                                           0：无中断；
                                                           1：有中断。 */
        unsigned char  buck_temp_damage_6 : 1;  /* bit[6]: 三级中断，
                                                           BUCK过温保护buck_temp_damage[6]中断；
                                                           0：无中断；
                                                           1：有中断。 */
        unsigned char  buck_temp_damage_7 : 1;  /* bit[7]: 三级中断，
                                                           BUCK过温保护buck_temp_damage[7]中断；
                                                           0：无中断；
                                                           1：有中断。 */
    } reg;
} PMIC_IRQ_L3_TEMP_RPT_2_UNION;
#endif
#define PMIC_IRQ_L3_TEMP_RPT_2_buck_temp_damage_0_START  (0)
#define PMIC_IRQ_L3_TEMP_RPT_2_buck_temp_damage_0_END    (0)
#define PMIC_IRQ_L3_TEMP_RPT_2_buck_temp_damage_1_START  (1)
#define PMIC_IRQ_L3_TEMP_RPT_2_buck_temp_damage_1_END    (1)
#define PMIC_IRQ_L3_TEMP_RPT_2_buck_temp_damage_2_START  (2)
#define PMIC_IRQ_L3_TEMP_RPT_2_buck_temp_damage_2_END    (2)
#define PMIC_IRQ_L3_TEMP_RPT_2_buck_temp_damage_3_START  (3)
#define PMIC_IRQ_L3_TEMP_RPT_2_buck_temp_damage_3_END    (3)
#define PMIC_IRQ_L3_TEMP_RPT_2_buck_temp_damage_4_START  (4)
#define PMIC_IRQ_L3_TEMP_RPT_2_buck_temp_damage_4_END    (4)
#define PMIC_IRQ_L3_TEMP_RPT_2_buck_temp_damage_5_START  (5)
#define PMIC_IRQ_L3_TEMP_RPT_2_buck_temp_damage_5_END    (5)
#define PMIC_IRQ_L3_TEMP_RPT_2_buck_temp_damage_6_START  (6)
#define PMIC_IRQ_L3_TEMP_RPT_2_buck_temp_damage_6_END    (6)
#define PMIC_IRQ_L3_TEMP_RPT_2_buck_temp_damage_7_START  (7)
#define PMIC_IRQ_L3_TEMP_RPT_2_buck_temp_damage_7_END    (7)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_SIM_HPD_UNION
 struct description   : IRQ_L3_SIM_HPD Register structure definition
                        Address Offset:0x01A8 Initial:0x00 Width:8
 register description : IRQ上报三级中断SIM_HPD中断。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sim0_hpd_r : 1;  /* bit[0]  : 三级中断，
                                                     SIM0_HPD做SIM卡功能上升沿中断。
                                                     0：无中断；
                                                     1：有中断。
                                                     软件约束：在使用sim0_hpd前，应先清除此中断； */
        unsigned char  sim0_hpd_f : 1;  /* bit[1]  : 三级中断，
                                                     SIM0_HPD做SIM卡功能下降沿中断。
                                                     0：无中断；
                                                     1：有中断。
                                                     软件约束：在使用sim0_hpd前，应先清除此中断； */
        unsigned char  sim1_hpd_r : 1;  /* bit[2]  : 三级中断，
                                                     SIM1_HPD做SIM卡功能上升沿中断。
                                                     0：无中断；
                                                     1：有中断。
                                                     软件约束：在使用sim1_hpd前，应先清除此中断； */
        unsigned char  sim1_hpd_f : 1;  /* bit[3]  : 三级中断，
                                                     SIM1_HPD做SIM卡功能下降沿中断。
                                                     0：无中断；
                                                     1：有中断。
                                                     软件约束：在使用sim1_hpd前，应先清除此中断； */
        unsigned char  reserved   : 4;  /* bit[4-7]: 保留。 */
    } reg;
} PMIC_IRQ_L3_SIM_HPD_UNION;
#endif
#define PMIC_IRQ_L3_SIM_HPD_sim0_hpd_r_START  (0)
#define PMIC_IRQ_L3_SIM_HPD_sim0_hpd_r_END    (0)
#define PMIC_IRQ_L3_SIM_HPD_sim0_hpd_f_START  (1)
#define PMIC_IRQ_L3_SIM_HPD_sim0_hpd_f_END    (1)
#define PMIC_IRQ_L3_SIM_HPD_sim1_hpd_r_START  (2)
#define PMIC_IRQ_L3_SIM_HPD_sim1_hpd_r_END    (2)
#define PMIC_IRQ_L3_SIM_HPD_sim1_hpd_f_START  (3)
#define PMIC_IRQ_L3_SIM_HPD_sim1_hpd_f_END    (3)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_GPIO_UNION
 struct description   : IRQ_L3_GPIO Register structure definition
                        Address Offset:0x01A9 Initial:0x00 Width:8
 register description : IRQ上报三级中断GPIO中断。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  gpio0_int_status : 1;  /* bit[0]  : 三级中断，
                                                           SIM0_HPD复用做GPIO0功能。GPIO0原始中断状态。
                                                           软件约束（GPIO0与SIM0_HPD复用管脚）
                                                           1)由于管脚有ISO隔离，ISO隔离时，输入保持为低，解除隔离时，输入等同输入管脚。假如外部输入管脚一直为高，在开机过程中，输入数据会出现上升沿，误报中断。在开机完成后，如要使用GPIO功能，需先清除此中断再使用；
                                                           2） 如要使用SIM0_HPD功能，软件需屏蔽此中断；
                                                           3） 如果需从SIM0_HPD切换到GPIO，需先清除此中断；
                                                           4） GPIO功能支持输入切换到输出，但切换输出前应屏蔽此中断；
                                                           5） 支持GPIO输出切换到GPIO输入，但应先清除此中断；
                                                           
                                                           0：该位对应的管脚没有触发中断；
                                                           1：该位对应的管脚已经触发中断。 */
        unsigned char  gpio1_int_status : 1;  /* bit[1]  : 三级中断，
                                                           SIM1_HPD复用做GPIO功能。GPIO1原始中断状态。
                                                           软件约束（GPIO1与SIM1_HPD复用管脚）
                                                           1)由于管脚有ISO隔离，ISO隔离时，输入保持为低，解除隔离时，输入等同输入管脚。假如外部输入管脚一直为高，在开机过程中，输入数据会出现上升沿，误报中断。在开机完成后，如要使用GPIO功能，需先清除此中断再使用；
                                                           2） 如要使用SIM1_HPD功能，软件需屏蔽此中断；
                                                           3） 如果需从SIM1_HPD切换到GPIO，需先清除此中断；
                                                           4） GPIO功能支持输入切换到输出，但切换输出前应屏蔽此中断；
                                                           5） 支持GPIO输出切换到GPIO输入，但应先清除此中断；
                                                           
                                                           0：该位对应的管脚没有触发中断；
                                                           1：该位对应的管脚已经触发中断。 */
        unsigned char  reserved         : 6;  /* bit[2-7]: 保留。 */
    } reg;
} PMIC_IRQ_L3_GPIO_UNION;
#endif
#define PMIC_IRQ_L3_GPIO_gpio0_int_status_START  (0)
#define PMIC_IRQ_L3_GPIO_gpio0_int_status_END    (0)
#define PMIC_IRQ_L3_GPIO_gpio1_int_status_START  (1)
#define PMIC_IRQ_L3_GPIO_gpio1_int_status_END    (1)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_BUCKLDO_RPT_0_UNION
 struct description   : IRQ_L3_BUCKLDO_RPT_0 Register structure definition
                        Address Offset:0x01AA Initial:0x00 Width:8
 register description : IRQ上报三级中断BUCK/LDO异常中断0，OCP中断。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ocpbuck0 : 1;  /* bit[0]: 三级中断，
                                                 BUCK0输出过载中断。
                                                 0：无中断；
                                                 1：有中断。 */
        unsigned char  ocpbuck1 : 1;  /* bit[1]: 三级中断，
                                                 BUCK1输出过载中断。
                                                 0：无中断；
                                                 1：有中断。 */
        unsigned char  ocpbuck2 : 1;  /* bit[2]: 三级中断，
                                                 BUCK2输出过载中断。
                                                 0：无中断；
                                                 1：有中断。 */
        unsigned char  ocpbuck3 : 1;  /* bit[3]: 三级中断，
                                                 BUCK3输出过载中断。
                                                 0：无中断；
                                                 1：有中断。 */
        unsigned char  ocpbuck5 : 1;  /* bit[4]: 三级中断，
                                                 BUCK5输出过载中断。
                                                 0：无中断；
                                                 1：有中断。 */
        unsigned char  ocpbuck6 : 1;  /* bit[5]: 三级中断，
                                                 BUCK6输出过载中断。
                                                 0：无中断；
                                                 1：有中断。 */
        unsigned char  ocpbuck7 : 1;  /* bit[6]: 三级中断，
                                                 BUCK7输出过载中断。
                                                 0：无中断；
                                                 1：有中断。 */
        unsigned char  ocpbuck8 : 1;  /* bit[7]: 三级中断，
                                                 BUCK8输出过载中断。
                                                 0：无中断；
                                                 1：有中断。 */
    } reg;
} PMIC_IRQ_L3_BUCKLDO_RPT_0_UNION;
#endif
#define PMIC_IRQ_L3_BUCKLDO_RPT_0_ocpbuck0_START  (0)
#define PMIC_IRQ_L3_BUCKLDO_RPT_0_ocpbuck0_END    (0)
#define PMIC_IRQ_L3_BUCKLDO_RPT_0_ocpbuck1_START  (1)
#define PMIC_IRQ_L3_BUCKLDO_RPT_0_ocpbuck1_END    (1)
#define PMIC_IRQ_L3_BUCKLDO_RPT_0_ocpbuck2_START  (2)
#define PMIC_IRQ_L3_BUCKLDO_RPT_0_ocpbuck2_END    (2)
#define PMIC_IRQ_L3_BUCKLDO_RPT_0_ocpbuck3_START  (3)
#define PMIC_IRQ_L3_BUCKLDO_RPT_0_ocpbuck3_END    (3)
#define PMIC_IRQ_L3_BUCKLDO_RPT_0_ocpbuck5_START  (4)
#define PMIC_IRQ_L3_BUCKLDO_RPT_0_ocpbuck5_END    (4)
#define PMIC_IRQ_L3_BUCKLDO_RPT_0_ocpbuck6_START  (5)
#define PMIC_IRQ_L3_BUCKLDO_RPT_0_ocpbuck6_END    (5)
#define PMIC_IRQ_L3_BUCKLDO_RPT_0_ocpbuck7_START  (6)
#define PMIC_IRQ_L3_BUCKLDO_RPT_0_ocpbuck7_END    (6)
#define PMIC_IRQ_L3_BUCKLDO_RPT_0_ocpbuck8_START  (7)
#define PMIC_IRQ_L3_BUCKLDO_RPT_0_ocpbuck8_END    (7)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_BUCKLDO_RPT_1_UNION
 struct description   : IRQ_L3_BUCKLDO_RPT_1 Register structure definition
                        Address Offset:0x01AB Initial:0x00 Width:8
 register description : IRQ上报三级中断BUCK/LDO异常中断1，OCP中断。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ocpldo9      : 1;  /* bit[0]: 三级中断，
                                                     LDO9输出过载中断。
                                                     0：无中断；
                                                     1：有中断。 */
        unsigned char  ocpldo8      : 1;  /* bit[1]: 三级中断，
                                                     LDO8输出过载中断。
                                                     0：无中断；
                                                     1：有中断。 */
        unsigned char  ocpldo2      : 1;  /* bit[2]: 三级中断，
                                                     LDO2输出过载中断。
                                                     0：无中断；
                                                     1：有中断。 */
        unsigned char  ocpldo0      : 1;  /* bit[3]: 三级中断，
                                                     LDO0输出过载中断。
                                                     0：无中断；
                                                     1：有中断。 */
        unsigned char  ocpbuckboost : 1;  /* bit[4]: 三级中断，
                                                     内部BUCKBOOST输出过载中断。
                                                     0：无中断；
                                                     1：有中断。 */
        unsigned char  ocpbuck14    : 1;  /* bit[5]: 三级中断，
                                                     BUCK14输出过载中断。
                                                     0：无中断；
                                                     1：有中断。 */
        unsigned char  ocpbuck13    : 1;  /* bit[6]: 三级中断，
                                                     BUCK13输出过载中断。
                                                     0：无中断；
                                                     1：有中断。 */
        unsigned char  ocpbuck9     : 1;  /* bit[7]: 三级中断，
                                                     BUCK9输出过载中断。
                                                     0：无中断；
                                                     1：有中断。 */
    } reg;
} PMIC_IRQ_L3_BUCKLDO_RPT_1_UNION;
#endif
#define PMIC_IRQ_L3_BUCKLDO_RPT_1_ocpldo9_START       (0)
#define PMIC_IRQ_L3_BUCKLDO_RPT_1_ocpldo9_END         (0)
#define PMIC_IRQ_L3_BUCKLDO_RPT_1_ocpldo8_START       (1)
#define PMIC_IRQ_L3_BUCKLDO_RPT_1_ocpldo8_END         (1)
#define PMIC_IRQ_L3_BUCKLDO_RPT_1_ocpldo2_START       (2)
#define PMIC_IRQ_L3_BUCKLDO_RPT_1_ocpldo2_END         (2)
#define PMIC_IRQ_L3_BUCKLDO_RPT_1_ocpldo0_START       (3)
#define PMIC_IRQ_L3_BUCKLDO_RPT_1_ocpldo0_END         (3)
#define PMIC_IRQ_L3_BUCKLDO_RPT_1_ocpbuckboost_START  (4)
#define PMIC_IRQ_L3_BUCKLDO_RPT_1_ocpbuckboost_END    (4)
#define PMIC_IRQ_L3_BUCKLDO_RPT_1_ocpbuck14_START     (5)
#define PMIC_IRQ_L3_BUCKLDO_RPT_1_ocpbuck14_END       (5)
#define PMIC_IRQ_L3_BUCKLDO_RPT_1_ocpbuck13_START     (6)
#define PMIC_IRQ_L3_BUCKLDO_RPT_1_ocpbuck13_END       (6)
#define PMIC_IRQ_L3_BUCKLDO_RPT_1_ocpbuck9_START      (7)
#define PMIC_IRQ_L3_BUCKLDO_RPT_1_ocpbuck9_END        (7)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_BUCKLDO_RPT_2_UNION
 struct description   : IRQ_L3_BUCKLDO_RPT_2 Register structure definition
                        Address Offset:0x01AC Initial:0x00 Width:8
 register description : IRQ上报三级中断BUCK/LDO异常中断2，OCP中断。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ocpldo20 : 1;  /* bit[0]: 三级中断，
                                                 LDO20输出过载中断。
                                                 0：无中断；
                                                 1：有中断。 */
        unsigned char  ocpldo19 : 1;  /* bit[1]: 三级中断，
                                                 LDO19输出过载中断。
                                                 0：无中断；
                                                 1：有中断。 */
        unsigned char  ocpldo17 : 1;  /* bit[2]: 三级中断，
                                                 LDO17输出过载中断。
                                                 0：无中断；
                                                 1：有中断。 */
        unsigned char  ocpldo16 : 1;  /* bit[3]: 三级中断，
                                                 LDO16输出过载中断。
                                                 0：无中断；
                                                 1：有中断。 */
        unsigned char  ocpldo15 : 1;  /* bit[4]: 三级中断，
                                                 LDO15输出过载中断。
                                                 0：无中断；
                                                 1：有中断。 */
        unsigned char  ocpldo14 : 1;  /* bit[5]: 三级中断，
                                                 LDO14输出过载中断。
                                                 0：无中断；
                                                 1：有中断。 */
        unsigned char  ocpldo12 : 1;  /* bit[6]: 三级中断，
                                                 LDO12输出过载中断。
                                                 0：无中断；
                                                 1：有中断。 */
        unsigned char  ocpldo11 : 1;  /* bit[7]: 三级中断，
                                                 LDO11输出过载中断。
                                                 0：无中断；
                                                 1：有中断。 */
    } reg;
} PMIC_IRQ_L3_BUCKLDO_RPT_2_UNION;
#endif
#define PMIC_IRQ_L3_BUCKLDO_RPT_2_ocpldo20_START  (0)
#define PMIC_IRQ_L3_BUCKLDO_RPT_2_ocpldo20_END    (0)
#define PMIC_IRQ_L3_BUCKLDO_RPT_2_ocpldo19_START  (1)
#define PMIC_IRQ_L3_BUCKLDO_RPT_2_ocpldo19_END    (1)
#define PMIC_IRQ_L3_BUCKLDO_RPT_2_ocpldo17_START  (2)
#define PMIC_IRQ_L3_BUCKLDO_RPT_2_ocpldo17_END    (2)
#define PMIC_IRQ_L3_BUCKLDO_RPT_2_ocpldo16_START  (3)
#define PMIC_IRQ_L3_BUCKLDO_RPT_2_ocpldo16_END    (3)
#define PMIC_IRQ_L3_BUCKLDO_RPT_2_ocpldo15_START  (4)
#define PMIC_IRQ_L3_BUCKLDO_RPT_2_ocpldo15_END    (4)
#define PMIC_IRQ_L3_BUCKLDO_RPT_2_ocpldo14_START  (5)
#define PMIC_IRQ_L3_BUCKLDO_RPT_2_ocpldo14_END    (5)
#define PMIC_IRQ_L3_BUCKLDO_RPT_2_ocpldo12_START  (6)
#define PMIC_IRQ_L3_BUCKLDO_RPT_2_ocpldo12_END    (6)
#define PMIC_IRQ_L3_BUCKLDO_RPT_2_ocpldo11_START  (7)
#define PMIC_IRQ_L3_BUCKLDO_RPT_2_ocpldo11_END    (7)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_BUCKLDO_RPT_3_UNION
 struct description   : IRQ_L3_BUCKLDO_RPT_3 Register structure definition
                        Address Offset:0x01AD Initial:0x00 Width:8
 register description : IRQ上报三级中断BUCK/LDO异常中断3，OCP中断。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ocpldo36 : 1;  /* bit[0]: 三级中断，
                                                 LDO36输出过载中断。
                                                 0：无中断；
                                                 1：有中断。 */
        unsigned char  ocpldo34 : 1;  /* bit[1]: 三级中断，
                                                 LDO34输出过载中断。
                                                 0：无中断；
                                                 1：有中断。 */
        unsigned char  ocpldo32 : 1;  /* bit[2]: 三级中断，
                                                 LDO32输出过载中断。
                                                 0：无中断；
                                                 1：有中断。 */
        unsigned char  ocpldo30 : 1;  /* bit[3]: 三级中断，
                                                 LDO30输出过载中断。
                                                 0：无中断；
                                                 1：有中断。 */
        unsigned char  ocpldo27 : 1;  /* bit[4]: 三级中断，
                                                 LDO27输出过载中断。
                                                 0：无中断；
                                                 1：有中断。 */
        unsigned char  ocpldo26 : 1;  /* bit[5]: 三级中断，
                                                 LDO26输出过载中断。
                                                 0：无中断；
                                                 1：有中断。 */
        unsigned char  ocpldo24 : 1;  /* bit[6]: 三级中断，
                                                 LDO24输出过载中断。
                                                 0：无中断；
                                                 1：有中断。 */
        unsigned char  ocpldo23 : 1;  /* bit[7]: 三级中断，
                                                 LDO23输出过载中断。
                                                 0：无中断；
                                                 1：有中断。 */
    } reg;
} PMIC_IRQ_L3_BUCKLDO_RPT_3_UNION;
#endif
#define PMIC_IRQ_L3_BUCKLDO_RPT_3_ocpldo36_START  (0)
#define PMIC_IRQ_L3_BUCKLDO_RPT_3_ocpldo36_END    (0)
#define PMIC_IRQ_L3_BUCKLDO_RPT_3_ocpldo34_START  (1)
#define PMIC_IRQ_L3_BUCKLDO_RPT_3_ocpldo34_END    (1)
#define PMIC_IRQ_L3_BUCKLDO_RPT_3_ocpldo32_START  (2)
#define PMIC_IRQ_L3_BUCKLDO_RPT_3_ocpldo32_END    (2)
#define PMIC_IRQ_L3_BUCKLDO_RPT_3_ocpldo30_START  (3)
#define PMIC_IRQ_L3_BUCKLDO_RPT_3_ocpldo30_END    (3)
#define PMIC_IRQ_L3_BUCKLDO_RPT_3_ocpldo27_START  (4)
#define PMIC_IRQ_L3_BUCKLDO_RPT_3_ocpldo27_END    (4)
#define PMIC_IRQ_L3_BUCKLDO_RPT_3_ocpldo26_START  (5)
#define PMIC_IRQ_L3_BUCKLDO_RPT_3_ocpldo26_END    (5)
#define PMIC_IRQ_L3_BUCKLDO_RPT_3_ocpldo24_START  (6)
#define PMIC_IRQ_L3_BUCKLDO_RPT_3_ocpldo24_END    (6)
#define PMIC_IRQ_L3_BUCKLDO_RPT_3_ocpldo23_START  (7)
#define PMIC_IRQ_L3_BUCKLDO_RPT_3_ocpldo23_END    (7)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_BUCKLDO_RPT_4_UNION
 struct description   : IRQ_L3_BUCKLDO_RPT_4 Register structure definition
                        Address Offset:0x01AE Initial:0x00 Width:8
 register description : IRQ上报三级中断BUCK/LDO异常中断4，OCP中断。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ocpldo54 : 1;  /* bit[0]: 三级中断，
                                                 LDO54输出过载中断。
                                                 0：无中断；
                                                 1：有中断。 */
        unsigned char  ocpldo53 : 1;  /* bit[1]: 三级中断，
                                                 LDO53输出过载中断。
                                                 0：无中断；
                                                 1：有中断。 */
        unsigned char  ocpldo52 : 1;  /* bit[2]: 三级中断，
                                                 LDO52输出过载中断。
                                                 0：无中断；
                                                 1：有中断。 */
        unsigned char  ocpldo51 : 1;  /* bit[3]: 三级中断，
                                                 LDO51输出过载中断。
                                                 0：无中断；
                                                 1：有中断。 */
        unsigned char  ocpldo45 : 1;  /* bit[4]: 三级中断，
                                                 LDO45输出过载中断。
                                                 0：无中断；
                                                 1：有中断。 */
        unsigned char  ocpldo44 : 1;  /* bit[5]: 三级中断，
                                                 LDO44输出过载中断。
                                                 0：无中断；
                                                 1：有中断。 */
        unsigned char  ocpldo43 : 1;  /* bit[6]: 三级中断，
                                                 LDO43输出过载中断。
                                                 0：无中断；
                                                 1：有中断。 */
        unsigned char  ocpldo37 : 1;  /* bit[7]: 三级中断，
                                                 LDO37输出过载中断。
                                                 0：无中断；
                                                 1：有中断。 */
    } reg;
} PMIC_IRQ_L3_BUCKLDO_RPT_4_UNION;
#endif
#define PMIC_IRQ_L3_BUCKLDO_RPT_4_ocpldo54_START  (0)
#define PMIC_IRQ_L3_BUCKLDO_RPT_4_ocpldo54_END    (0)
#define PMIC_IRQ_L3_BUCKLDO_RPT_4_ocpldo53_START  (1)
#define PMIC_IRQ_L3_BUCKLDO_RPT_4_ocpldo53_END    (1)
#define PMIC_IRQ_L3_BUCKLDO_RPT_4_ocpldo52_START  (2)
#define PMIC_IRQ_L3_BUCKLDO_RPT_4_ocpldo52_END    (2)
#define PMIC_IRQ_L3_BUCKLDO_RPT_4_ocpldo51_START  (3)
#define PMIC_IRQ_L3_BUCKLDO_RPT_4_ocpldo51_END    (3)
#define PMIC_IRQ_L3_BUCKLDO_RPT_4_ocpldo45_START  (4)
#define PMIC_IRQ_L3_BUCKLDO_RPT_4_ocpldo45_END    (4)
#define PMIC_IRQ_L3_BUCKLDO_RPT_4_ocpldo44_START  (5)
#define PMIC_IRQ_L3_BUCKLDO_RPT_4_ocpldo44_END    (5)
#define PMIC_IRQ_L3_BUCKLDO_RPT_4_ocpldo43_START  (6)
#define PMIC_IRQ_L3_BUCKLDO_RPT_4_ocpldo43_END    (6)
#define PMIC_IRQ_L3_BUCKLDO_RPT_4_ocpldo37_START  (7)
#define PMIC_IRQ_L3_BUCKLDO_RPT_4_ocpldo37_END    (7)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_BUCKLDO_RPT_5_UNION
 struct description   : IRQ_L3_BUCKLDO_RPT_5 Register structure definition
                        Address Offset:0x01AF Initial:0x00 Width:8
 register description : IRQ上报三级中断BUCK/LDO异常中断5，OCP中断。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ocplsw21    : 1;  /* bit[0]: 三级中断，
                                                    LSW21输出过载中断。
                                                    0：无中断；
                                                    1：有中断。 */
        unsigned char  ocplsw18    : 1;  /* bit[1]: 三级中断，
                                                    LSW18输出过载中断。
                                                    0：无中断；
                                                    1：有中断。 */
        unsigned char  ocplsw4     : 1;  /* bit[2]: 三级中断，
                                                    LSW4输出过载中断。
                                                    0：无中断；
                                                    1：有中断。 */
        unsigned char  ocpldo_buf  : 1;  /* bit[3]: 三级中断，
                                                    LDO_BUF输出过载中断。
                                                    0：无中断；
                                                    1：有中断。 */
        unsigned char  ocpldo_buf1 : 1;  /* bit[4]: 三级中断，
                                                    LDO_BUF1输出过载中断。
                                                    0：无中断；
                                                    1：有中断。 */
        unsigned char  ocpldo58    : 1;  /* bit[5]: 三级中断，
                                                    LDO58输出过载中断。
                                                    0：无中断；
                                                    1：有中断。 */
        unsigned char  ocpldo56    : 1;  /* bit[6]: 三级中断，
                                                    LDO56输出过载中断。
                                                    0：无中断；
                                                    1：有中断。 */
        unsigned char  ocpldo55    : 1;  /* bit[7]: 三级中断，
                                                    LDO55输出过载中断。
                                                    0：无中断；
                                                    1：有中断。 */
    } reg;
} PMIC_IRQ_L3_BUCKLDO_RPT_5_UNION;
#endif
#define PMIC_IRQ_L3_BUCKLDO_RPT_5_ocplsw21_START     (0)
#define PMIC_IRQ_L3_BUCKLDO_RPT_5_ocplsw21_END       (0)
#define PMIC_IRQ_L3_BUCKLDO_RPT_5_ocplsw18_START     (1)
#define PMIC_IRQ_L3_BUCKLDO_RPT_5_ocplsw18_END       (1)
#define PMIC_IRQ_L3_BUCKLDO_RPT_5_ocplsw4_START      (2)
#define PMIC_IRQ_L3_BUCKLDO_RPT_5_ocplsw4_END        (2)
#define PMIC_IRQ_L3_BUCKLDO_RPT_5_ocpldo_buf_START   (3)
#define PMIC_IRQ_L3_BUCKLDO_RPT_5_ocpldo_buf_END     (3)
#define PMIC_IRQ_L3_BUCKLDO_RPT_5_ocpldo_buf1_START  (4)
#define PMIC_IRQ_L3_BUCKLDO_RPT_5_ocpldo_buf1_END    (4)
#define PMIC_IRQ_L3_BUCKLDO_RPT_5_ocpldo58_START     (5)
#define PMIC_IRQ_L3_BUCKLDO_RPT_5_ocpldo58_END       (5)
#define PMIC_IRQ_L3_BUCKLDO_RPT_5_ocpldo56_START     (6)
#define PMIC_IRQ_L3_BUCKLDO_RPT_5_ocpldo56_END       (6)
#define PMIC_IRQ_L3_BUCKLDO_RPT_5_ocpldo55_START     (7)
#define PMIC_IRQ_L3_BUCKLDO_RPT_5_ocpldo55_END       (7)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_BUCKLDO_RPT_6_UNION
 struct description   : IRQ_L3_BUCKLDO_RPT_6 Register structure definition
                        Address Offset:0x01B0 Initial:0x00 Width:8
 register description : IRQ上报三级中断BUCK/LDO异常中断6，OCP中断。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ocp_pmuh : 1;  /* bit[0]  : 三级中断，
                                                   PNUH输出过载中断。
                                                   0：无中断；
                                                   1：有中断。 */
        unsigned char  ocplsw37 : 1;  /* bit[1]  : 三级中断，
                                                   LSW37输出过载中断。
                                                   0：无中断；
                                                   1：有中断。 */
        unsigned char  reserved : 6;  /* bit[2-7]: 保留。 */
    } reg;
} PMIC_IRQ_L3_BUCKLDO_RPT_6_UNION;
#endif
#define PMIC_IRQ_L3_BUCKLDO_RPT_6_ocp_pmuh_START  (0)
#define PMIC_IRQ_L3_BUCKLDO_RPT_6_ocp_pmuh_END    (0)
#define PMIC_IRQ_L3_BUCKLDO_RPT_6_ocplsw37_START  (1)
#define PMIC_IRQ_L3_BUCKLDO_RPT_6_ocplsw37_END    (1)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_BUCKLDO_RPT_7_UNION
 struct description   : IRQ_L3_BUCKLDO_RPT_7 Register structure definition
                        Address Offset:0x01B1 Initial:0x00 Width:8
 register description : IRQ上报三级中断BUCK/LDO异常中断7，SCP中断。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck0_scp : 1;  /* bit[0]: 三级中断，
                                                  BUCK0输出短路中断。
                                                  0：无中断；
                                                  1：有中断。 */
        unsigned char  buck1_scp : 1;  /* bit[1]: 三级中断，
                                                  BUCK1输出短路中断。
                                                  0：无中断；
                                                  1：有中断。 */
        unsigned char  buck2_scp : 1;  /* bit[2]: 三级中断，
                                                  BUCK2输出短路中断。
                                                  0：无中断；
                                                  1：有中断。 */
        unsigned char  buck3_scp : 1;  /* bit[3]: 三级中断，
                                                  BUCK3输出短路中断。
                                                  0：无中断；
                                                  1：有中断。 */
        unsigned char  buck5_scp : 1;  /* bit[4]: 三级中断，
                                                  BUCK5输出短路中断。
                                                  0：无中断；
                                                  1：有中断。 */
        unsigned char  buck6_scp : 1;  /* bit[5]: 三级中断，
                                                  BUCK6输出短路中断。
                                                  0：无中断；
                                                  1：有中断。 */
        unsigned char  buck7_scp : 1;  /* bit[6]: 三级中断，
                                                  BUCK7输出短路中断。
                                                  0：无中断；
                                                  1：有中断。 */
        unsigned char  buck8_scp : 1;  /* bit[7]: 三级中断，
                                                  BUCK8输出短路中断。
                                                  0：无中断；
                                                  1：有中断。 */
    } reg;
} PMIC_IRQ_L3_BUCKLDO_RPT_7_UNION;
#endif
#define PMIC_IRQ_L3_BUCKLDO_RPT_7_buck0_scp_START  (0)
#define PMIC_IRQ_L3_BUCKLDO_RPT_7_buck0_scp_END    (0)
#define PMIC_IRQ_L3_BUCKLDO_RPT_7_buck1_scp_START  (1)
#define PMIC_IRQ_L3_BUCKLDO_RPT_7_buck1_scp_END    (1)
#define PMIC_IRQ_L3_BUCKLDO_RPT_7_buck2_scp_START  (2)
#define PMIC_IRQ_L3_BUCKLDO_RPT_7_buck2_scp_END    (2)
#define PMIC_IRQ_L3_BUCKLDO_RPT_7_buck3_scp_START  (3)
#define PMIC_IRQ_L3_BUCKLDO_RPT_7_buck3_scp_END    (3)
#define PMIC_IRQ_L3_BUCKLDO_RPT_7_buck5_scp_START  (4)
#define PMIC_IRQ_L3_BUCKLDO_RPT_7_buck5_scp_END    (4)
#define PMIC_IRQ_L3_BUCKLDO_RPT_7_buck6_scp_START  (5)
#define PMIC_IRQ_L3_BUCKLDO_RPT_7_buck6_scp_END    (5)
#define PMIC_IRQ_L3_BUCKLDO_RPT_7_buck7_scp_START  (6)
#define PMIC_IRQ_L3_BUCKLDO_RPT_7_buck7_scp_END    (6)
#define PMIC_IRQ_L3_BUCKLDO_RPT_7_buck8_scp_START  (7)
#define PMIC_IRQ_L3_BUCKLDO_RPT_7_buck8_scp_END    (7)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_BUCKLDO_RPT_8_UNION
 struct description   : IRQ_L3_BUCKLDO_RPT_8 Register structure definition
                        Address Offset:0x01B2 Initial:0x00 Width:8
 register description : IRQ上报三级中断BUCK/LDO异常中断8，SCP中断。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck9_scp     : 1;  /* bit[0]  : 三级中断，
                                                        BUCK9输出短路中断。
                                                        0：无中断；
                                                        1：有中断。 */
        unsigned char  buck13_scp    : 1;  /* bit[1]  : 三级中断，
                                                        BUCK13输出短路中断。
                                                        0：无中断；
                                                        1：有中断。 */
        unsigned char  buck14_scp    : 1;  /* bit[2]  : 三级中断，
                                                        BUCK14输出短路中断。
                                                        0：无中断；
                                                        1：有中断。 */
        unsigned char  buckboost_scp : 1;  /* bit[3]  : 三级中断，
                                                        内部BUCKBOOST输出短路中断。
                                                        0：无中断；
                                                        1：有中断。 */
        unsigned char  reserved      : 4;  /* bit[4-7]: 保留。 */
    } reg;
} PMIC_IRQ_L3_BUCKLDO_RPT_8_UNION;
#endif
#define PMIC_IRQ_L3_BUCKLDO_RPT_8_buck9_scp_START      (0)
#define PMIC_IRQ_L3_BUCKLDO_RPT_8_buck9_scp_END        (0)
#define PMIC_IRQ_L3_BUCKLDO_RPT_8_buck13_scp_START     (1)
#define PMIC_IRQ_L3_BUCKLDO_RPT_8_buck13_scp_END       (1)
#define PMIC_IRQ_L3_BUCKLDO_RPT_8_buck14_scp_START     (2)
#define PMIC_IRQ_L3_BUCKLDO_RPT_8_buck14_scp_END       (2)
#define PMIC_IRQ_L3_BUCKLDO_RPT_8_buckboost_scp_START  (3)
#define PMIC_IRQ_L3_BUCKLDO_RPT_8_buckboost_scp_END    (3)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_BUCKLDO_RPT_9_UNION
 struct description   : IRQ_L3_BUCKLDO_RPT_9 Register structure definition
                        Address Offset:0x01B3 Initial:0x00 Width:8
 register description : IRQ上报三级中断BUCK/LDO异常中断9，OVP中断。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buckboost_ovp : 1;  /* bit[0]  : 三级中断，
                                                        内部BUCKBOOST输出OVP中断。
                                                        0：无中断；
                                                        1：有中断。 */
        unsigned char  reserved      : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_IRQ_L3_BUCKLDO_RPT_9_UNION;
#endif
#define PMIC_IRQ_L3_BUCKLDO_RPT_9_buckboost_ovp_START  (0)
#define PMIC_IRQ_L3_BUCKLDO_RPT_9_buckboost_ovp_END    (0)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_SOH_RPT_0_UNION
 struct description   : IRQ_L3_SOH_RPT_0 Register structure definition
                        Address Offset:0x01B6 Initial:0x00 Width:8
 register description : IRQ上报三级中断SOH中断0，SOH-OVP中断。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reserved_0  : 1;  /* bit[0]: 保留。 */
        unsigned char  soh_ovp_end : 1;  /* bit[1]: 三级中断，
                                                    SOH 电池电压及温度检测过压/过温恢复中断soh_ovp_end。
                                                    0：无中断；
                                                    1：有中断。 */
        unsigned char  reserved_1  : 1;  /* bit[2]: 保留。 */
        unsigned char  reserved_2  : 1;  /* bit[3]: 保留。 */
        unsigned char  soh_vbat_uv : 1;  /* bit[4]: 三级中断，
                                                    SOH VBAT欠压中断。
                                                    0：无中断；
                                                    1：有中断。 */
        unsigned char  reserved_3  : 1;  /* bit[5]: 保留。 */
        unsigned char  reserved_4  : 1;  /* bit[6]: 保留。 */
        unsigned char  soh_ovp     : 1;  /* bit[7]: 三级中断，
                                                    SOH功能在OVP功能下电池电压及温度检测过压/过温中断soh_ovp（soh_ovh&tmp_ovh）。
                                                    0：无中断；
                                                    1：有中断。 */
    } reg;
} PMIC_IRQ_L3_SOH_RPT_0_UNION;
#endif
#define PMIC_IRQ_L3_SOH_RPT_0_soh_ovp_end_START  (1)
#define PMIC_IRQ_L3_SOH_RPT_0_soh_ovp_end_END    (1)
#define PMIC_IRQ_L3_SOH_RPT_0_soh_vbat_uv_START  (4)
#define PMIC_IRQ_L3_SOH_RPT_0_soh_vbat_uv_END    (4)
#define PMIC_IRQ_L3_SOH_RPT_0_soh_ovp_START      (7)
#define PMIC_IRQ_L3_SOH_RPT_0_soh_ovp_END        (7)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_EIS_UNION
 struct description   : IRQ_L3_EIS Register structure definition
                        Address Offset:0x01B8 Initial:0x00 Width:8
 register description : IRQ上报三级中断EIS中断。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_start : 1;  /* bit[0]  : 三级中断，
                                                    EIS测量周期开始中断信号：
                                                    0：无中断；
                                                    1：有中断。 */
        unsigned char  eis_end   : 1;  /* bit[1]  : 三级中断，
                                                    EIS检测结束中断信号：
                                                    0：无中断；
                                                    1：有中断。 */
        unsigned char  eis_int1  : 1;  /* bit[2]  : 三级中断，
                                                    EIS采样周期T内的D4点电压采样完成INT1中断信号：
                                                    0：无中断；
                                                    1：有中断。 */
        unsigned char  eis_int2  : 1;  /* bit[3]  : 三级中断，
                                                    EIS采样周期T内的D8点电压采样完成INT2中断信号：
                                                    0：无中断；
                                                    1：有中断。 */
        unsigned char  eis_int3  : 1;  /* bit[4]  : 三级中断，
                                                    EIS采样周期T内的D12点电压采样完成INT3中断信号：
                                                    0：无中断；
                                                    1：有中断。 */
        unsigned char  eis_int4  : 1;  /* bit[5]  : 三级中断，
                                                    EIS采样周期T内的D16点电压采样完成INT4中断信号。
                                                    0：无中断；
                                                    1：有中断。 */
        unsigned char  reserved  : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_IRQ_L3_EIS_UNION;
#endif
#define PMIC_IRQ_L3_EIS_eis_start_START  (0)
#define PMIC_IRQ_L3_EIS_eis_start_END    (0)
#define PMIC_IRQ_L3_EIS_eis_end_START    (1)
#define PMIC_IRQ_L3_EIS_eis_end_END      (1)
#define PMIC_IRQ_L3_EIS_eis_int1_START   (2)
#define PMIC_IRQ_L3_EIS_eis_int1_END     (2)
#define PMIC_IRQ_L3_EIS_eis_int2_START   (3)
#define PMIC_IRQ_L3_EIS_eis_int2_END     (3)
#define PMIC_IRQ_L3_EIS_eis_int3_START   (4)
#define PMIC_IRQ_L3_EIS_eis_int3_END     (4)
#define PMIC_IRQ_L3_EIS_eis_int4_START   (5)
#define PMIC_IRQ_L3_EIS_eis_int4_END     (5)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_LRA_RPT_UNION
 struct description   : IRQ_L3_LRA_RPT Register structure definition
                        Address Offset:0x01B9 Initial:0x00 Width:8
 register description : IRQ上报三级中断，马达中断。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_lra_ocp      : 1;  /* bit[0-0]: 三级中断，
                                                           马达电路ocp异常中断信号。
                                                           0：无中断；
                                                           1：有中断。 */
        unsigned char  irq_lra_init_abn : 1;  /* bit[1-1]: 三级中断，
                                                           lra 输出outp、outn初态指示寄存器。
                                                           0：初态正常（outp&outn输出低），无中断；
                                                           1：初态不正常，中断。 */
        unsigned char  irq_lra_vsys_uvp : 1;  /* bit[2-2]: 三级中断，
                                                           lra pvdd电压欠压（2.3V）状态指示寄存器。
                                                           0：正常，中断；
                                                           1：欠压，有中断。 */
        unsigned char  irq_lra_vsys_ovp : 1;  /* bit[3-3]: 三级中断，
                                                           lra pvdd电压过压状态。
                                                           0：正常，无中断；
                                                           1：过压，有中断。 */
        unsigned char  irq_lra_adc_err  : 1;  /* bit[4-4]: 三级中断，
                                                           ADC异常中断信号。
                                                           0：无中断；
                                                           1：有中断。 */
        unsigned char  irq_lra_acct_off : 1;  /* bit[5-5]: 三级中断，
                                                           马达不在位中断信号。
                                                           0：无中断；
                                                           1：有中断。
                                                           （每次完整振动周期只会报一次，且不会停振。建议马达不在位由软件来配置关闭振动，以避免硬件误关） */
        unsigned char  irq_erm_bemf_abn : 1;  /* bit[6-6]: 三级中断，
                                                           ERM反向电动势异常中断信号。
                                                           0：无中断；
                                                           1：有中断。
                                                           （反电动势异常中断（只有闭环可以检测）：ERM过驱及长振阶段若发生反电动势小于阈值，则报中断切停振，刹车阶段反电动势小于阈值停振不报中断，检测可以配置关闭） */
        unsigned char  reserved         : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_IRQ_L3_LRA_RPT_UNION;
#endif
#define PMIC_IRQ_L3_LRA_RPT_irq_lra_ocp_START       (0)
#define PMIC_IRQ_L3_LRA_RPT_irq_lra_ocp_END         (0)
#define PMIC_IRQ_L3_LRA_RPT_irq_lra_init_abn_START  (1)
#define PMIC_IRQ_L3_LRA_RPT_irq_lra_init_abn_END    (1)
#define PMIC_IRQ_L3_LRA_RPT_irq_lra_vsys_uvp_START  (2)
#define PMIC_IRQ_L3_LRA_RPT_irq_lra_vsys_uvp_END    (2)
#define PMIC_IRQ_L3_LRA_RPT_irq_lra_vsys_ovp_START  (3)
#define PMIC_IRQ_L3_LRA_RPT_irq_lra_vsys_ovp_END    (3)
#define PMIC_IRQ_L3_LRA_RPT_irq_lra_adc_err_START   (4)
#define PMIC_IRQ_L3_LRA_RPT_irq_lra_adc_err_END     (4)
#define PMIC_IRQ_L3_LRA_RPT_irq_lra_acct_off_START  (5)
#define PMIC_IRQ_L3_LRA_RPT_irq_lra_acct_off_END    (5)
#define PMIC_IRQ_L3_LRA_RPT_irq_erm_bemf_abn_START  (6)
#define PMIC_IRQ_L3_LRA_RPT_irq_erm_bemf_abn_END    (6)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_VBUS_RPT_UNION
 struct description   : IRQ_L3_VBUS_RPT Register structure definition
                        Address Offset:0x01BA Initial:0x00 Width:8
 register description : IRQ上报三级中断，VBUS_SENSE中断。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  vbus_det_insert_d20mr : 1;  /* bit[0]  : 三级中断rpt
                                                                开机状态下，充电器插入中断(上升沿去抖20ms)。
                                                                0：无中断；
                                                                1：有中断。 */
        unsigned char  vbus_det_insert_d20mf : 1;  /* bit[1]  : 三级中断rpt，
                                                                开机状态下，充电器拔出中断(下降沿去抖20ms)。
                                                                0：无中断；
                                                                1：有中断。 */
        unsigned char  reserved              : 6;  /* bit[2-7]:  */
    } reg;
} PMIC_IRQ_L3_VBUS_RPT_UNION;
#endif
#define PMIC_IRQ_L3_VBUS_RPT_vbus_det_insert_d20mr_START  (0)
#define PMIC_IRQ_L3_VBUS_RPT_vbus_det_insert_d20mr_END    (0)
#define PMIC_IRQ_L3_VBUS_RPT_vbus_det_insert_d20mf_START  (1)
#define PMIC_IRQ_L3_VBUS_RPT_vbus_det_insert_d20mf_END    (1)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_RAMP_RPT_0_UNION
 struct description   : IRQ_L3_RAMP_RPT_0 Register structure definition
                        Address Offset:0x01BB Initial:0x00 Width:8
 register description : IRQ上报三级中断，RAMP中断0，BUCK二次ramp中断。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_b0_ramp  : 1;  /* bit[0]: 三级中断，
                                                     BUCK0在一次ramp没结束又配置目标电压二次RAMP中断。
                                                     0：无中断；
                                                     1：有中断。 */
        unsigned char  irq_b1_ramp  : 1;  /* bit[1]: 三级中断，
                                                     BUCK1在一次ramp没结束又配置目标电压二次RAMP中断。
                                                     0：无中断；
                                                     1：有中断。 */
        unsigned char  irq_b5_ramp  : 1;  /* bit[2]: 三级中断，
                                                     BUCK5在一次ramp没结束又配置目标电压二次RAMP中断。
                                                     0：无中断；
                                                     1：有中断。 */
        unsigned char  irq_b6_ramp  : 1;  /* bit[3]: 三级中断，
                                                     BUCK6在一次ramp没结束又配置目标电压二次RAMP中断。
                                                     0：无中断；
                                                     1：有中断。 */
        unsigned char  irq_b7_ramp  : 1;  /* bit[4]: 三级中断，
                                                     BUCK7在一次ramp没结束又配置目标电压二次RAMP中断。
                                                     0：无中断；
                                                     1：有中断。 */
        unsigned char  irq_b9_ramp  : 1;  /* bit[5]: 三级中断，
                                                     BUCK9在一次ramp没结束又配置目标电压二次RAMP中断。
                                                     0：无中断；
                                                     1：有中断。 */
        unsigned char  irq_b13_ramp : 1;  /* bit[6]: 三级中断，
                                                     BUCK13在一次ramp没结束又配置目标电压二次RAMP中断。
                                                     0：无中断；
                                                     1：有中断。 */
        unsigned char  reserved     : 1;  /* bit[7]: 保留。 */
    } reg;
} PMIC_IRQ_L3_RAMP_RPT_0_UNION;
#endif
#define PMIC_IRQ_L3_RAMP_RPT_0_irq_b0_ramp_START   (0)
#define PMIC_IRQ_L3_RAMP_RPT_0_irq_b0_ramp_END     (0)
#define PMIC_IRQ_L3_RAMP_RPT_0_irq_b1_ramp_START   (1)
#define PMIC_IRQ_L3_RAMP_RPT_0_irq_b1_ramp_END     (1)
#define PMIC_IRQ_L3_RAMP_RPT_0_irq_b5_ramp_START   (2)
#define PMIC_IRQ_L3_RAMP_RPT_0_irq_b5_ramp_END     (2)
#define PMIC_IRQ_L3_RAMP_RPT_0_irq_b6_ramp_START   (3)
#define PMIC_IRQ_L3_RAMP_RPT_0_irq_b6_ramp_END     (3)
#define PMIC_IRQ_L3_RAMP_RPT_0_irq_b7_ramp_START   (4)
#define PMIC_IRQ_L3_RAMP_RPT_0_irq_b7_ramp_END     (4)
#define PMIC_IRQ_L3_RAMP_RPT_0_irq_b9_ramp_START   (5)
#define PMIC_IRQ_L3_RAMP_RPT_0_irq_b9_ramp_END     (5)
#define PMIC_IRQ_L3_RAMP_RPT_0_irq_b13_ramp_START  (6)
#define PMIC_IRQ_L3_RAMP_RPT_0_irq_b13_ramp_END    (6)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_RAMP_RPT_1_UNION
 struct description   : IRQ_L3_RAMP_RPT_1 Register structure definition
                        Address Offset:0x01BC Initial:0x00 Width:8
 register description : IRQ上报三级中断，RAMP中断1，BUCK二次ramp中断。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_ldo0_ramp  : 1;  /* bit[0]: 三级中断，
                                                       LDO0在一次ramp没结束又配置目标电压二次RAMP中断。
                                                       0：无中断；
                                                       1：有中断。 */
        unsigned char  irq_ldo32_ramp : 1;  /* bit[1]: 三级中断，
                                                       LDO32在一次ramp没结束又配置目标电压二次RAMP中断。
                                                       0：无中断；
                                                       1：有中断。 */
        unsigned char  irq_ldo43_ramp : 1;  /* bit[2]: 三级中断，
                                                       LDO43在一次ramp没结束又配置目标电压二次RAMP中断。
                                                       0：无中断；
                                                       1：有中断。 */
        unsigned char  irq_ldo44_ramp : 1;  /* bit[3]: 三级中断，
                                                       LDO44在一次ramp没结束又配置目标电压二次RAMP中断。
                                                       0：无中断；
                                                       1：有中断。 */
        unsigned char  irq_ldo45_ramp : 1;  /* bit[4]: 三级中断，
                                                       LDO45在一次ramp没结束又配置目标电压二次RAMP中断。
                                                       0：无中断；
                                                       1：有中断。 */
        unsigned char  irq_ldo51_ramp : 1;  /* bit[5]: 三级中断，
                                                       LDO51在一次ramp没结束又配置目标电压二次RAMP中断。
                                                       0：无中断；
                                                       1：有中断。 */
        unsigned char  irq_ldo56_ramp : 1;  /* bit[6]: 三级中断，
                                                       LDO56在一次ramp没结束又配置目标电压二次RAMP中断。
                                                       0：无中断；
                                                       1：有中断。 */
        unsigned char  reserved       : 1;  /* bit[7]: 保留。 */
    } reg;
} PMIC_IRQ_L3_RAMP_RPT_1_UNION;
#endif
#define PMIC_IRQ_L3_RAMP_RPT_1_irq_ldo0_ramp_START   (0)
#define PMIC_IRQ_L3_RAMP_RPT_1_irq_ldo0_ramp_END     (0)
#define PMIC_IRQ_L3_RAMP_RPT_1_irq_ldo32_ramp_START  (1)
#define PMIC_IRQ_L3_RAMP_RPT_1_irq_ldo32_ramp_END    (1)
#define PMIC_IRQ_L3_RAMP_RPT_1_irq_ldo43_ramp_START  (2)
#define PMIC_IRQ_L3_RAMP_RPT_1_irq_ldo43_ramp_END    (2)
#define PMIC_IRQ_L3_RAMP_RPT_1_irq_ldo44_ramp_START  (3)
#define PMIC_IRQ_L3_RAMP_RPT_1_irq_ldo44_ramp_END    (3)
#define PMIC_IRQ_L3_RAMP_RPT_1_irq_ldo45_ramp_START  (4)
#define PMIC_IRQ_L3_RAMP_RPT_1_irq_ldo45_ramp_END    (4)
#define PMIC_IRQ_L3_RAMP_RPT_1_irq_ldo51_ramp_START  (5)
#define PMIC_IRQ_L3_RAMP_RPT_1_irq_ldo51_ramp_END    (5)
#define PMIC_IRQ_L3_RAMP_RPT_1_irq_ldo56_ramp_START  (6)
#define PMIC_IRQ_L3_RAMP_RPT_1_irq_ldo56_ramp_END    (6)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_PS_RPT_UNION
 struct description   : IRQ_L3_PS_RPT Register structure definition
                        Address Offset:0x01BD Initial:0x00 Width:8
 register description : IRQ上报三级中断，PowerSequence中断。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_ps_out_of_order : 1;  /* bit[0]  : 三级中断，
                                                              SOC侧没有按照软件约束，在当前PS执行过程中又发送新的PS指令异常中断。
                                                              0：无中断；
                                                              1：有中断。 */
        unsigned char  reserved            : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_IRQ_L3_PS_RPT_UNION;
#endif
#define PMIC_IRQ_L3_PS_RPT_irq_ps_out_of_order_START  (0)
#define PMIC_IRQ_L3_PS_RPT_irq_ps_out_of_order_END    (0)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_FAULT_RPT_UNION
 struct description   : IRQ_L3_FAULT_RPT Register structure definition
                        Address Offset:0x01BE Initial:0x00 Width:8
 register description : IRQ上报三级中断，外部芯片FAULT_N中断。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_fault_n : 1;  /* bit[0]  : 三级中断，
                                                      外部扩展芯片FAULT_N异常中断。
                                                      0：无中断；
                                                      1：有中断。 */
        unsigned char  reserved    : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_IRQ_L3_FAULT_RPT_UNION;
#endif
#define PMIC_IRQ_L3_FAULT_RPT_irq_fault_n_START  (0)
#define PMIC_IRQ_L3_FAULT_RPT_irq_fault_n_END    (0)


/*****************************************************************************
 struct               : PMIC_VSYS_DROP_IRQ_UNION
 struct description   : VSYS_DROP_IRQ Register structure definition
                        Address Offset:0x01C1 Initial:0x00 Width:8
 register description : VSYS跌落电压检测中断寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  vsys_drop_r : 1;  /* bit[0]  : VSYS跌落电压检测上升沿中断。
                                                      0：无中断；
                                                      1：有中断。 */
        unsigned char  reserved    : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_VSYS_DROP_IRQ_UNION;
#endif
#define PMIC_VSYS_DROP_IRQ_vsys_drop_r_START  (0)
#define PMIC_VSYS_DROP_IRQ_vsys_drop_r_END    (0)




/****************************************************************************
                     (3/17) PMU_IRQ_MASK
 ****************************************************************************/
/*****************************************************************************
 struct               : PMIC_IRQ_L2_MASK_0_UNION
 struct description   : IRQ_L2_MASK_0 Register structure definition
                        Address Offset:0x01D0 Initial:0x00 Width:8
 register description : IRQ上报二级中断屏蔽寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_l2_0_mask : 1;  /* bit[0]: 二级中断mask，写1屏蔽。
                                                      按键中断二级中断屏蔽：
                                                      1'b0:不屏蔽；
                                                      1'b1:屏蔽。 */
        unsigned char  irq_l2_1_mask : 1;  /* bit[1]: 二级中断mask，写1屏蔽。
                                                      RTC中断二级中断屏蔽：
                                                      1'b0:不屏蔽；
                                                      1'b1:屏蔽。 */
        unsigned char  irq_l2_2_mask : 1;  /* bit[2]: 二级中断mask，写1屏蔽。
                                                      温度保护中断二级中断屏蔽：
                                                      1'b0:不屏蔽；
                                                      1'b1:屏蔽。 */
        unsigned char  irq_l2_3_mask : 1;  /* bit[3]: 二级中断mask，写1屏蔽。
                                                      SIM卡和GPIO中断二级中断屏蔽：
                                                      1'b0:不屏蔽；
                                                      1'b1:屏蔽。 */
        unsigned char  irq_l2_4_mask : 1;  /* bit[4]: 二级中断mask，写1屏蔽。
                                                      BUCK&LDO异常中断二级中断屏蔽：
                                                      1'b0:不屏蔽；
                                                      1'b1:屏蔽。 */
        unsigned char  irq_l2_5_mask : 1;  /* bit[5]: 二级中断mask，写1屏蔽。
                                                      库仑计中断二级中断屏蔽：
                                                      1'b0:不屏蔽；
                                                      1'b1:屏蔽。 */
        unsigned char  irq_l2_6_mask : 1;  /* bit[6]: 二级中断mask，写1屏蔽。
                                                      SOH&EIS中断二级中断屏蔽：
                                                      1'b0:不屏蔽；
                                                      1'b1:屏蔽。 */
        unsigned char  irq_l2_7_mask : 1;  /* bit[7]: 二级中断mask，写1屏蔽。
                                                      LRA中断二级中断屏蔽：
                                                      1'b0:不屏蔽；
                                                      1'b1:屏蔽。 */
    } reg;
} PMIC_IRQ_L2_MASK_0_UNION;
#endif
#define PMIC_IRQ_L2_MASK_0_irq_l2_0_mask_START  (0)
#define PMIC_IRQ_L2_MASK_0_irq_l2_0_mask_END    (0)
#define PMIC_IRQ_L2_MASK_0_irq_l2_1_mask_START  (1)
#define PMIC_IRQ_L2_MASK_0_irq_l2_1_mask_END    (1)
#define PMIC_IRQ_L2_MASK_0_irq_l2_2_mask_START  (2)
#define PMIC_IRQ_L2_MASK_0_irq_l2_2_mask_END    (2)
#define PMIC_IRQ_L2_MASK_0_irq_l2_3_mask_START  (3)
#define PMIC_IRQ_L2_MASK_0_irq_l2_3_mask_END    (3)
#define PMIC_IRQ_L2_MASK_0_irq_l2_4_mask_START  (4)
#define PMIC_IRQ_L2_MASK_0_irq_l2_4_mask_END    (4)
#define PMIC_IRQ_L2_MASK_0_irq_l2_5_mask_START  (5)
#define PMIC_IRQ_L2_MASK_0_irq_l2_5_mask_END    (5)
#define PMIC_IRQ_L2_MASK_0_irq_l2_6_mask_START  (6)
#define PMIC_IRQ_L2_MASK_0_irq_l2_6_mask_END    (6)
#define PMIC_IRQ_L2_MASK_0_irq_l2_7_mask_START  (7)
#define PMIC_IRQ_L2_MASK_0_irq_l2_7_mask_END    (7)


/*****************************************************************************
 struct               : PMIC_IRQ_L2_MASK_1_UNION
 struct description   : IRQ_L2_MASK_1 Register structure definition
                        Address Offset:0x01D1 Initial:0x00 Width:8
 register description : IRQ上报二级中断屏蔽寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_l2_8_mask : 1;  /* bit[0]  : 二级中断mask，写1屏蔽。
                                                        其他中断，包含VBUS插入拔出中断、ramp中断、FAULT_N中断.以及其他中断二级中断屏蔽：
                                                        1'b0:不屏蔽；
                                                        1'b1:屏蔽。 */
        unsigned char  reserved      : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_IRQ_L2_MASK_1_UNION;
#endif
#define PMIC_IRQ_L2_MASK_1_irq_l2_8_mask_START  (0)
#define PMIC_IRQ_L2_MASK_1_irq_l2_8_mask_END    (0)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_PWRON_MASK_UNION
 struct description   : IRQ_L3_PWRON_MASK Register structure definition
                        Address Offset:0x01D2 Initial:0x00 Width:8
 register description : IRQ上报三级中断PWRON_N按键中断屏蔽寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_pwronn_d20mf_mask : 1;  /* bit[0]  : 三级中断mask，写1屏蔽。
                                                                开机状态PWRON_N按键按下中断屏蔽
                                                                1'b0:不屏蔽
                                                                1'b1:屏蔽 */
        unsigned char  irq_pwronn_d20mr_mask : 1;  /* bit[1]  : 三级中断mask，写1屏蔽。
                                                                开机状态PWRON_N按键释放中断屏蔽。
                                                                1'b0:不屏蔽
                                                                1'b1:屏蔽 */
        unsigned char  irq_pwronn_d1sf_mask  : 1;  /* bit[2]  : 三级中断mask，写1屏蔽。
                                                                开机状态PWRON_N按下超过1s中断屏蔽
                                                                1'b0:不屏蔽
                                                                1'b1:屏蔽 */
        unsigned char  irq_pwronn_d6sf_mask  : 1;  /* bit[3]  : 三级中断mask，写1屏蔽。
                                                                开机状态PWRON_N按下超过6s中断屏蔽。
                                                                1'b0:不屏蔽
                                                                1'b1:屏蔽 */
        unsigned char  reserved              : 4;  /* bit[4-7]: 保留。 */
    } reg;
} PMIC_IRQ_L3_PWRON_MASK_UNION;
#endif
#define PMIC_IRQ_L3_PWRON_MASK_irq_pwronn_d20mf_mask_START  (0)
#define PMIC_IRQ_L3_PWRON_MASK_irq_pwronn_d20mf_mask_END    (0)
#define PMIC_IRQ_L3_PWRON_MASK_irq_pwronn_d20mr_mask_START  (1)
#define PMIC_IRQ_L3_PWRON_MASK_irq_pwronn_d20mr_mask_END    (1)
#define PMIC_IRQ_L3_PWRON_MASK_irq_pwronn_d1sf_mask_START   (2)
#define PMIC_IRQ_L3_PWRON_MASK_irq_pwronn_d1sf_mask_END     (2)
#define PMIC_IRQ_L3_PWRON_MASK_irq_pwronn_d6sf_mask_START   (3)
#define PMIC_IRQ_L3_PWRON_MASK_irq_pwronn_d6sf_mask_END     (3)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_VOICE_MASK_UNION
 struct description   : IRQ_L3_VOICE_MASK Register structure definition
                        Address Offset:0x01D3 Initial:0x00 Width:8
 register description : IRQ上报三级中断VOICE音量键中断屏蔽寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_voice_restart1_f_mask : 1;  /* bit[0]  : 三级中断mask，写1屏蔽。
                                                                    voice_restart1下降沿中断屏蔽
                                                                    1'b0:不屏蔽
                                                                    1'b1:屏蔽 */
        unsigned char  irq_voice_restart1_r_mask : 1;  /* bit[1]  : 三级中断mask，写1屏蔽。
                                                                    voice_restart1上升沿中断中断
                                                                    1'b0:不屏蔽
                                                                    1'b1:屏蔽 */
        unsigned char  irq_voice_restart2_f_mask : 1;  /* bit[2]  : 三级中断mask，写1屏蔽。
                                                                    voice_restart2下降沿中断屏蔽
                                                                    1'b0:不屏蔽
                                                                    1'b1:屏蔽 */
        unsigned char  irq_voice_restart2_r_mask : 1;  /* bit[3]  : 三级中断mask，写1屏蔽。
                                                                    voice_restart2上升沿中断屏蔽
                                                                    1'b0:不屏蔽
                                                                    1'b1:屏蔽 */
        unsigned char  reserved                  : 4;  /* bit[4-7]: 保留。 */
    } reg;
} PMIC_IRQ_L3_VOICE_MASK_UNION;
#endif
#define PMIC_IRQ_L3_VOICE_MASK_irq_voice_restart1_f_mask_START  (0)
#define PMIC_IRQ_L3_VOICE_MASK_irq_voice_restart1_f_mask_END    (0)
#define PMIC_IRQ_L3_VOICE_MASK_irq_voice_restart1_r_mask_START  (1)
#define PMIC_IRQ_L3_VOICE_MASK_irq_voice_restart1_r_mask_END    (1)
#define PMIC_IRQ_L3_VOICE_MASK_irq_voice_restart2_f_mask_START  (2)
#define PMIC_IRQ_L3_VOICE_MASK_irq_voice_restart2_f_mask_END    (2)
#define PMIC_IRQ_L3_VOICE_MASK_irq_voice_restart2_r_mask_START  (3)
#define PMIC_IRQ_L3_VOICE_MASK_irq_voice_restart2_r_mask_END    (3)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_ALARM_MASK_UNION
 struct description   : IRQ_L3_ALARM_MASK Register structure definition
                        Address Offset:0x01D4 Initial:0x00 Width:8
 register description : IRQ上报三级中断ALARM中断屏蔽寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_alarmon_r_mask : 1;  /* bit[0]  : 三级中断mask，写1屏蔽。
                                                             ALARM闹钟中断屏蔽；
                                                             1'b0:不屏蔽
                                                             1'b1:屏蔽 */
        unsigned char  reserved           : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_IRQ_L3_ALARM_MASK_UNION;
#endif
#define PMIC_IRQ_L3_ALARM_MASK_irq_alarmon_r_mask_START  (0)
#define PMIC_IRQ_L3_ALARM_MASK_irq_alarmon_r_mask_END    (0)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_TEMP_MASK_0_UNION
 struct description   : IRQ_L3_TEMP_MASK_0 Register structure definition
                        Address Offset:0x01D5 Initial:0x00 Width:8
 register description : IRQ上报三级中断温度保护中断屏蔽寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_thsd_otmp125_mask : 1;  /* bit[0]  : 三级中断mask，写1屏蔽。
                                                                过温125°中断屏蔽；
                                                                1'b0:不屏蔽
                                                                1'b1:屏蔽 */
        unsigned char  reserved              : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_IRQ_L3_TEMP_MASK_0_UNION;
#endif
#define PMIC_IRQ_L3_TEMP_MASK_0_irq_thsd_otmp125_mask_START  (0)
#define PMIC_IRQ_L3_TEMP_MASK_0_irq_thsd_otmp125_mask_END    (0)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_TEMP_MASK_1_UNION
 struct description   : IRQ_L3_TEMP_MASK_1 Register structure definition
                        Address Offset:0x01D6 Initial:0xFF Width:8
 register description : IRQ上报三级中断温度保护中断屏蔽寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_buck_temp_alert_mask_0 : 1;  /* bit[0]: 三级中断mask，写1屏蔽。
                                                                   BUCK过温告警buck_temp_alert[0]中断屏蔽；
                                                                   1'b0:不屏蔽
                                                                   1'b1:屏蔽 */
        unsigned char  irq_buck_temp_alert_mask_1 : 1;  /* bit[1]: 三级中断mask，写1屏蔽。
                                                                   BUCK过温告警buck_temp_alert[1]中断屏蔽；
                                                                   1'b0:不屏蔽
                                                                   1'b1:屏蔽 */
        unsigned char  irq_buck_temp_alert_mask_2 : 1;  /* bit[2]: 三级中断mask，写1屏蔽。
                                                                   BUCK过温告警buck_temp_alert[2]中断屏蔽；
                                                                   1'b0:不屏蔽
                                                                   1'b1:屏蔽 */
        unsigned char  irq_buck_temp_alert_mask_3 : 1;  /* bit[3]: 三级中断mask，写1屏蔽。
                                                                   BUCK过温告警buck_temp_alert[3]中断屏蔽；
                                                                   1'b0:不屏蔽
                                                                   1'b1:屏蔽 */
        unsigned char  irq_buck_temp_alert_mask_4 : 1;  /* bit[4]: 三级中断mask，写1屏蔽。
                                                                   BUCK过温告警buck_temp_alert[4]中断屏蔽；
                                                                   1'b0:不屏蔽
                                                                   1'b1:屏蔽 */
        unsigned char  irq_buck_temp_alert_mask_5 : 1;  /* bit[5]: 三级中断mask，写1屏蔽。
                                                                   BUCK过温告警buck_temp_alert[5]中断屏蔽；
                                                                   1'b0:不屏蔽
                                                                   1'b1:屏蔽 */
        unsigned char  irq_buck_temp_alert_mask_6 : 1;  /* bit[6]: 三级中断mask，写1屏蔽。
                                                                   BUCK过温告警buck_temp_alert[6]中断屏蔽；
                                                                   1'b0:不屏蔽
                                                                   1'b1:屏蔽 */
        unsigned char  irq_buck_temp_alert_mask_7 : 1;  /* bit[7]: 三级中断mask，写1屏蔽。
                                                                   BUCK过温告警buck_temp_alert[7]中断屏蔽；
                                                                   1'b0:不屏蔽
                                                                   1'b1:屏蔽 */
    } reg;
} PMIC_IRQ_L3_TEMP_MASK_1_UNION;
#endif
#define PMIC_IRQ_L3_TEMP_MASK_1_irq_buck_temp_alert_mask_0_START  (0)
#define PMIC_IRQ_L3_TEMP_MASK_1_irq_buck_temp_alert_mask_0_END    (0)
#define PMIC_IRQ_L3_TEMP_MASK_1_irq_buck_temp_alert_mask_1_START  (1)
#define PMIC_IRQ_L3_TEMP_MASK_1_irq_buck_temp_alert_mask_1_END    (1)
#define PMIC_IRQ_L3_TEMP_MASK_1_irq_buck_temp_alert_mask_2_START  (2)
#define PMIC_IRQ_L3_TEMP_MASK_1_irq_buck_temp_alert_mask_2_END    (2)
#define PMIC_IRQ_L3_TEMP_MASK_1_irq_buck_temp_alert_mask_3_START  (3)
#define PMIC_IRQ_L3_TEMP_MASK_1_irq_buck_temp_alert_mask_3_END    (3)
#define PMIC_IRQ_L3_TEMP_MASK_1_irq_buck_temp_alert_mask_4_START  (4)
#define PMIC_IRQ_L3_TEMP_MASK_1_irq_buck_temp_alert_mask_4_END    (4)
#define PMIC_IRQ_L3_TEMP_MASK_1_irq_buck_temp_alert_mask_5_START  (5)
#define PMIC_IRQ_L3_TEMP_MASK_1_irq_buck_temp_alert_mask_5_END    (5)
#define PMIC_IRQ_L3_TEMP_MASK_1_irq_buck_temp_alert_mask_6_START  (6)
#define PMIC_IRQ_L3_TEMP_MASK_1_irq_buck_temp_alert_mask_6_END    (6)
#define PMIC_IRQ_L3_TEMP_MASK_1_irq_buck_temp_alert_mask_7_START  (7)
#define PMIC_IRQ_L3_TEMP_MASK_1_irq_buck_temp_alert_mask_7_END    (7)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_TEMP_MASK_2_UNION
 struct description   : IRQ_L3_TEMP_MASK_2 Register structure definition
                        Address Offset:0x01D7 Initial:0xFF Width:8
 register description : IRQ上报三级中断温度保护中断屏蔽寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_buck_temp_damage_mask_0 : 1;  /* bit[0]: 三级中断mask，写1屏蔽。
                                                                    BUCK过温告警buck_temp_damage[0]中断屏蔽；
                                                                    1'b0:不屏蔽
                                                                    1'b1:屏蔽 */
        unsigned char  irq_buck_temp_damage_mask_1 : 1;  /* bit[1]: 三级中断mask，写1屏蔽。
                                                                    BUCK过温告警buck_temp_damage[1]中断屏蔽；
                                                                    1'b0:不屏蔽
                                                                    1'b1:屏蔽 */
        unsigned char  irq_buck_temp_damage_mask_2 : 1;  /* bit[2]: 三级中断mask，写1屏蔽。
                                                                    BUCK过温告警buck_temp_damage[2]中断屏蔽；
                                                                    1'b0:不屏蔽
                                                                    1'b1:屏蔽 */
        unsigned char  irq_buck_temp_damage_mask_3 : 1;  /* bit[3]: 三级中断mask，写1屏蔽。
                                                                    BUCK过温告警buck_temp_damage[3]中断屏蔽；
                                                                    1'b0:不屏蔽
                                                                    1'b1:屏蔽 */
        unsigned char  irq_buck_temp_damage_mask_4 : 1;  /* bit[4]: 三级中断mask，写1屏蔽。
                                                                    BUCK过温告警buck_temp_damage[4]中断屏蔽；
                                                                    1'b0:不屏蔽
                                                                    1'b1:屏蔽 */
        unsigned char  irq_buck_temp_damage_mask_5 : 1;  /* bit[5]: 三级中断mask，写1屏蔽。
                                                                    BUCK过温告警buck_temp_damage[5]中断屏蔽；
                                                                    1'b0:不屏蔽
                                                                    1'b1:屏蔽 */
        unsigned char  irq_buck_temp_damage_mask_6 : 1;  /* bit[6]: 三级中断mask，写1屏蔽。
                                                                    BUCK过温告警buck_temp_damage[6]中断屏蔽；
                                                                    1'b0:不屏蔽
                                                                    1'b1:屏蔽 */
        unsigned char  irq_buck_temp_damage_mask_7 : 1;  /* bit[7]: 三级中断mask，写1屏蔽。
                                                                    BUCK过温告警buck_temp_damage[7]中断屏蔽；
                                                                    1'b0:不屏蔽
                                                                    1'b1:屏蔽 */
    } reg;
} PMIC_IRQ_L3_TEMP_MASK_2_UNION;
#endif
#define PMIC_IRQ_L3_TEMP_MASK_2_irq_buck_temp_damage_mask_0_START  (0)
#define PMIC_IRQ_L3_TEMP_MASK_2_irq_buck_temp_damage_mask_0_END    (0)
#define PMIC_IRQ_L3_TEMP_MASK_2_irq_buck_temp_damage_mask_1_START  (1)
#define PMIC_IRQ_L3_TEMP_MASK_2_irq_buck_temp_damage_mask_1_END    (1)
#define PMIC_IRQ_L3_TEMP_MASK_2_irq_buck_temp_damage_mask_2_START  (2)
#define PMIC_IRQ_L3_TEMP_MASK_2_irq_buck_temp_damage_mask_2_END    (2)
#define PMIC_IRQ_L3_TEMP_MASK_2_irq_buck_temp_damage_mask_3_START  (3)
#define PMIC_IRQ_L3_TEMP_MASK_2_irq_buck_temp_damage_mask_3_END    (3)
#define PMIC_IRQ_L3_TEMP_MASK_2_irq_buck_temp_damage_mask_4_START  (4)
#define PMIC_IRQ_L3_TEMP_MASK_2_irq_buck_temp_damage_mask_4_END    (4)
#define PMIC_IRQ_L3_TEMP_MASK_2_irq_buck_temp_damage_mask_5_START  (5)
#define PMIC_IRQ_L3_TEMP_MASK_2_irq_buck_temp_damage_mask_5_END    (5)
#define PMIC_IRQ_L3_TEMP_MASK_2_irq_buck_temp_damage_mask_6_START  (6)
#define PMIC_IRQ_L3_TEMP_MASK_2_irq_buck_temp_damage_mask_6_END    (6)
#define PMIC_IRQ_L3_TEMP_MASK_2_irq_buck_temp_damage_mask_7_START  (7)
#define PMIC_IRQ_L3_TEMP_MASK_2_irq_buck_temp_damage_mask_7_END    (7)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_SIM_HPD_MASK_UNION
 struct description   : IRQ_L3_SIM_HPD_MASK Register structure definition
                        Address Offset:0x01D8 Initial:0x0F Width:8
 register description : IRQ上报三级中断SIM_HPD中断屏蔽寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_sim0_hpd_r_mask : 1;  /* bit[0]  : 三级中断mask，写1屏蔽。
                                                              SIM0_HPD做SIM卡功能上升沿中断屏蔽；
                                                              1'b0:不屏蔽
                                                              1'b1:屏蔽 */
        unsigned char  irq_sim0_hpd_f_mask : 1;  /* bit[1]  : 三级中断mask，写1屏蔽。
                                                              SIM0_HPD做SIM卡功能下降沿中断屏蔽；
                                                              1'b0:不屏蔽
                                                              1'b1:屏蔽 */
        unsigned char  irq_sim1_hpd_r_mask : 1;  /* bit[2]  : 三级中断mask，写1屏蔽。
                                                              SIM1_HPD做SIM卡功能上升沿中断屏蔽；
                                                              1'b0:不屏蔽
                                                              1'b1:屏蔽 */
        unsigned char  irq_sim1_hpd_f_mask : 1;  /* bit[3]  : 三级中断mask，写1屏蔽。
                                                              SIM1_HPD做SIM卡功能下降沿中断屏蔽；
                                                              1'b0:不屏蔽
                                                              1'b1:屏蔽 */
        unsigned char  reserved            : 4;  /* bit[4-7]: 保留。 */
    } reg;
} PMIC_IRQ_L3_SIM_HPD_MASK_UNION;
#endif
#define PMIC_IRQ_L3_SIM_HPD_MASK_irq_sim0_hpd_r_mask_START  (0)
#define PMIC_IRQ_L3_SIM_HPD_MASK_irq_sim0_hpd_r_mask_END    (0)
#define PMIC_IRQ_L3_SIM_HPD_MASK_irq_sim0_hpd_f_mask_START  (1)
#define PMIC_IRQ_L3_SIM_HPD_MASK_irq_sim0_hpd_f_mask_END    (1)
#define PMIC_IRQ_L3_SIM_HPD_MASK_irq_sim1_hpd_r_mask_START  (2)
#define PMIC_IRQ_L3_SIM_HPD_MASK_irq_sim1_hpd_r_mask_END    (2)
#define PMIC_IRQ_L3_SIM_HPD_MASK_irq_sim1_hpd_f_mask_START  (3)
#define PMIC_IRQ_L3_SIM_HPD_MASK_irq_sim1_hpd_f_mask_END    (3)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_GPIO_MASK_UNION
 struct description   : IRQ_L3_GPIO_MASK Register structure definition
                        Address Offset:0x01D9 Initial:0x03 Width:8
 register description : IRQ上报三级中断GPIO中断屏蔽寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_gpio0_mask : 1;  /* bit[0]  : 三级中断mask，写1屏蔽。
                                                         SIM0_HPD复用做GPIO功能。GPIO0中断屏蔽；
                                                         1'b0:不屏蔽
                                                         1'b1:屏蔽 */
        unsigned char  irq_gpio1_mask : 1;  /* bit[1]  : 三级中断mask，写1屏蔽。
                                                         SIM1_HPD复用做GPIO功能。GPIO1中断屏蔽；
                                                         1'b0:不屏蔽
                                                         1'b1:屏蔽 */
        unsigned char  reserved       : 6;  /* bit[2-7]: 保留。 */
    } reg;
} PMIC_IRQ_L3_GPIO_MASK_UNION;
#endif
#define PMIC_IRQ_L3_GPIO_MASK_irq_gpio0_mask_START  (0)
#define PMIC_IRQ_L3_GPIO_MASK_irq_gpio0_mask_END    (0)
#define PMIC_IRQ_L3_GPIO_MASK_irq_gpio1_mask_START  (1)
#define PMIC_IRQ_L3_GPIO_MASK_irq_gpio1_mask_END    (1)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_BUCKLDO_MASK_0_UNION
 struct description   : IRQ_L3_BUCKLDO_MASK_0 Register structure definition
                        Address Offset:0x01DA Initial:0x00 Width:8
 register description : IRQ上报三级中断BUCK/LDO异常中断屏蔽0，OCP中断屏蔽。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_ocpbuck0_mask : 1;  /* bit[0]: 三级中断mask，写1屏蔽。
                                                          BUCK0输出过载中断屏蔽。
                                                          1'b0:不屏蔽
                                                          1'b1:屏蔽 */
        unsigned char  irq_ocpbuck1_mask : 1;  /* bit[1]: 三级中断mask，写1屏蔽。
                                                          BUCK1输出过载中断屏蔽。
                                                          1'b0:不屏蔽
                                                          1'b1:屏蔽 */
        unsigned char  irq_ocpbuck2_mask : 1;  /* bit[2]: 三级中断mask，写1屏蔽。
                                                          BUCK2输出过载中断屏蔽。
                                                          1'b0:不屏蔽
                                                          1'b1:屏蔽 */
        unsigned char  irq_ocpbuck3_mask : 1;  /* bit[3]: 三级中断mask，写1屏蔽。
                                                          BUCK3输出过载中断屏蔽。
                                                          1'b0:不屏蔽
                                                          1'b1:屏蔽 */
        unsigned char  irq_ocpbuck5_mask : 1;  /* bit[4]: 三级中断mask，写1屏蔽。
                                                          BUCK5输出过载中断屏蔽。
                                                          1'b0:不屏蔽
                                                          1'b1:屏蔽 */
        unsigned char  irq_ocpbuck6_mask : 1;  /* bit[5]: 三级中断mask，写1屏蔽。
                                                          BUCK6输出过载中断屏蔽。
                                                          1'b0:不屏蔽
                                                          1'b1:屏蔽 */
        unsigned char  irq_ocpbuck7_mask : 1;  /* bit[6]: 三级中断mask，写1屏蔽。
                                                          BUCK7输出过载中断屏蔽。
                                                          1'b0:不屏蔽
                                                          1'b1:屏蔽 */
        unsigned char  irq_ocpbuck8_mask : 1;  /* bit[7]: 三级中断mask，写1屏蔽。
                                                          BUCK8输出过载中断屏蔽；
                                                          1'b0:不屏蔽
                                                          1'b1:屏蔽 */
    } reg;
} PMIC_IRQ_L3_BUCKLDO_MASK_0_UNION;
#endif
#define PMIC_IRQ_L3_BUCKLDO_MASK_0_irq_ocpbuck0_mask_START  (0)
#define PMIC_IRQ_L3_BUCKLDO_MASK_0_irq_ocpbuck0_mask_END    (0)
#define PMIC_IRQ_L3_BUCKLDO_MASK_0_irq_ocpbuck1_mask_START  (1)
#define PMIC_IRQ_L3_BUCKLDO_MASK_0_irq_ocpbuck1_mask_END    (1)
#define PMIC_IRQ_L3_BUCKLDO_MASK_0_irq_ocpbuck2_mask_START  (2)
#define PMIC_IRQ_L3_BUCKLDO_MASK_0_irq_ocpbuck2_mask_END    (2)
#define PMIC_IRQ_L3_BUCKLDO_MASK_0_irq_ocpbuck3_mask_START  (3)
#define PMIC_IRQ_L3_BUCKLDO_MASK_0_irq_ocpbuck3_mask_END    (3)
#define PMIC_IRQ_L3_BUCKLDO_MASK_0_irq_ocpbuck5_mask_START  (4)
#define PMIC_IRQ_L3_BUCKLDO_MASK_0_irq_ocpbuck5_mask_END    (4)
#define PMIC_IRQ_L3_BUCKLDO_MASK_0_irq_ocpbuck6_mask_START  (5)
#define PMIC_IRQ_L3_BUCKLDO_MASK_0_irq_ocpbuck6_mask_END    (5)
#define PMIC_IRQ_L3_BUCKLDO_MASK_0_irq_ocpbuck7_mask_START  (6)
#define PMIC_IRQ_L3_BUCKLDO_MASK_0_irq_ocpbuck7_mask_END    (6)
#define PMIC_IRQ_L3_BUCKLDO_MASK_0_irq_ocpbuck8_mask_START  (7)
#define PMIC_IRQ_L3_BUCKLDO_MASK_0_irq_ocpbuck8_mask_END    (7)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_BUCKLDO_MASK_1_UNION
 struct description   : IRQ_L3_BUCKLDO_MASK_1 Register structure definition
                        Address Offset:0x01DB Initial:0x00 Width:8
 register description : IRQ上报三级中断BUCK/LDO异常中断屏蔽1，OCP中断屏蔽。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_ocpldo9_mask      : 1;  /* bit[0]: 三级中断mask，写1屏蔽。
                                                              LDO9输出过载中断屏蔽；
                                                              1'b0:不屏蔽
                                                              1'b1:屏蔽 */
        unsigned char  irq_ocpldo8_mask      : 1;  /* bit[1]: 三级中断mask，写1屏蔽。
                                                              LDO8输出过载中断屏蔽；
                                                              1'b0:不屏蔽
                                                              1'b1:屏蔽 */
        unsigned char  irq_ocpldo2_mask      : 1;  /* bit[2]: 三级中断mask，写1屏蔽。
                                                              LDO2输出过载中断屏蔽；
                                                              1'b0:不屏蔽
                                                              1'b1:屏蔽 */
        unsigned char  irq_ocpldo0_mask      : 1;  /* bit[3]: 三级中断mask，写1屏蔽。
                                                              LDO0输出过载中断屏蔽；
                                                              1'b0:不屏蔽
                                                              1'b1:屏蔽 */
        unsigned char  irq_ocpbuckboost_mask : 1;  /* bit[4]: 三级中断mask，写1屏蔽。
                                                              内部BUCKBOOST输出过载中断屏蔽；
                                                              1'b0:不屏蔽
                                                              1'b1:屏蔽 */
        unsigned char  irq_ocpbuck14_mask    : 1;  /* bit[5]: 三级中断mask，写1屏蔽。
                                                              BUCK14输出过载中断屏蔽；
                                                              1'b0:不屏蔽
                                                              1'b1:屏蔽 */
        unsigned char  irq_ocpbuck13_mask    : 1;  /* bit[6]: 三级中断mask，写1屏蔽。
                                                              BUCK13输出过载中断屏蔽；
                                                              1'b0:不屏蔽
                                                              1'b1:屏蔽 */
        unsigned char  irq_ocpbuck9_mask     : 1;  /* bit[7]: 三级中断mask，写1屏蔽。
                                                              BUCK9输出过载中断屏蔽；
                                                              1'b0:不屏蔽
                                                              1'b1:屏蔽 */
    } reg;
} PMIC_IRQ_L3_BUCKLDO_MASK_1_UNION;
#endif
#define PMIC_IRQ_L3_BUCKLDO_MASK_1_irq_ocpldo9_mask_START       (0)
#define PMIC_IRQ_L3_BUCKLDO_MASK_1_irq_ocpldo9_mask_END         (0)
#define PMIC_IRQ_L3_BUCKLDO_MASK_1_irq_ocpldo8_mask_START       (1)
#define PMIC_IRQ_L3_BUCKLDO_MASK_1_irq_ocpldo8_mask_END         (1)
#define PMIC_IRQ_L3_BUCKLDO_MASK_1_irq_ocpldo2_mask_START       (2)
#define PMIC_IRQ_L3_BUCKLDO_MASK_1_irq_ocpldo2_mask_END         (2)
#define PMIC_IRQ_L3_BUCKLDO_MASK_1_irq_ocpldo0_mask_START       (3)
#define PMIC_IRQ_L3_BUCKLDO_MASK_1_irq_ocpldo0_mask_END         (3)
#define PMIC_IRQ_L3_BUCKLDO_MASK_1_irq_ocpbuckboost_mask_START  (4)
#define PMIC_IRQ_L3_BUCKLDO_MASK_1_irq_ocpbuckboost_mask_END    (4)
#define PMIC_IRQ_L3_BUCKLDO_MASK_1_irq_ocpbuck14_mask_START     (5)
#define PMIC_IRQ_L3_BUCKLDO_MASK_1_irq_ocpbuck14_mask_END       (5)
#define PMIC_IRQ_L3_BUCKLDO_MASK_1_irq_ocpbuck13_mask_START     (6)
#define PMIC_IRQ_L3_BUCKLDO_MASK_1_irq_ocpbuck13_mask_END       (6)
#define PMIC_IRQ_L3_BUCKLDO_MASK_1_irq_ocpbuck9_mask_START      (7)
#define PMIC_IRQ_L3_BUCKLDO_MASK_1_irq_ocpbuck9_mask_END        (7)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_BUCKLDO_MASK_2_UNION
 struct description   : IRQ_L3_BUCKLDO_MASK_2 Register structure definition
                        Address Offset:0x01DC Initial:0x00 Width:8
 register description : IRQ上报三级中断BUCK/LDO异常中断屏蔽2，OCP中断屏蔽。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_ocpldo20_mask : 1;  /* bit[0]: 三级中断mask，写1屏蔽。
                                                          LDO20输出过载中断屏蔽；
                                                          1'b0:不屏蔽
                                                          1'b1:屏蔽 */
        unsigned char  irq_ocpldo19_mask : 1;  /* bit[1]: 三级中断mask，写1屏蔽。
                                                          LDO19输出过载中断屏蔽；
                                                          1'b0:不屏蔽
                                                          1'b1:屏蔽 */
        unsigned char  irq_ocpldo17_mask : 1;  /* bit[2]: 三级中断mask，写1屏蔽。
                                                          LDO17输出过载中断屏蔽；
                                                          1'b0:不屏蔽
                                                          1'b1:屏蔽 */
        unsigned char  irq_ocpldo16_mask : 1;  /* bit[3]: 三级中断mask，写1屏蔽。
                                                          LDO16输出过载中断屏蔽；
                                                          1'b0:不屏蔽
                                                          1'b1:屏蔽 */
        unsigned char  irq_ocpldo15_mask : 1;  /* bit[4]: 三级中断mask，写1屏蔽。
                                                          LDO15输出过载中断屏蔽；
                                                          1'b0:不屏蔽
                                                          1'b1:屏蔽 */
        unsigned char  irq_ocpldo14_mask : 1;  /* bit[5]: 三级中断mask，写1屏蔽。
                                                          LDO14输出过载中断屏蔽；
                                                          1'b0:不屏蔽
                                                          1'b1:屏蔽 */
        unsigned char  irq_ocpldo12_mask : 1;  /* bit[6]: 三级中断mask，写1屏蔽。
                                                          LDO12输出过载中断屏蔽；
                                                          1'b0:不屏蔽
                                                          1'b1:屏蔽 */
        unsigned char  irq_ocpldo11_mask : 1;  /* bit[7]: 三级中断mask，写1屏蔽。
                                                          LDO11输出过载中断屏蔽；
                                                          1'b0:不屏蔽
                                                          1'b1:屏蔽 */
    } reg;
} PMIC_IRQ_L3_BUCKLDO_MASK_2_UNION;
#endif
#define PMIC_IRQ_L3_BUCKLDO_MASK_2_irq_ocpldo20_mask_START  (0)
#define PMIC_IRQ_L3_BUCKLDO_MASK_2_irq_ocpldo20_mask_END    (0)
#define PMIC_IRQ_L3_BUCKLDO_MASK_2_irq_ocpldo19_mask_START  (1)
#define PMIC_IRQ_L3_BUCKLDO_MASK_2_irq_ocpldo19_mask_END    (1)
#define PMIC_IRQ_L3_BUCKLDO_MASK_2_irq_ocpldo17_mask_START  (2)
#define PMIC_IRQ_L3_BUCKLDO_MASK_2_irq_ocpldo17_mask_END    (2)
#define PMIC_IRQ_L3_BUCKLDO_MASK_2_irq_ocpldo16_mask_START  (3)
#define PMIC_IRQ_L3_BUCKLDO_MASK_2_irq_ocpldo16_mask_END    (3)
#define PMIC_IRQ_L3_BUCKLDO_MASK_2_irq_ocpldo15_mask_START  (4)
#define PMIC_IRQ_L3_BUCKLDO_MASK_2_irq_ocpldo15_mask_END    (4)
#define PMIC_IRQ_L3_BUCKLDO_MASK_2_irq_ocpldo14_mask_START  (5)
#define PMIC_IRQ_L3_BUCKLDO_MASK_2_irq_ocpldo14_mask_END    (5)
#define PMIC_IRQ_L3_BUCKLDO_MASK_2_irq_ocpldo12_mask_START  (6)
#define PMIC_IRQ_L3_BUCKLDO_MASK_2_irq_ocpldo12_mask_END    (6)
#define PMIC_IRQ_L3_BUCKLDO_MASK_2_irq_ocpldo11_mask_START  (7)
#define PMIC_IRQ_L3_BUCKLDO_MASK_2_irq_ocpldo11_mask_END    (7)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_BUCKLDO_MASK_3_UNION
 struct description   : IRQ_L3_BUCKLDO_MASK_3 Register structure definition
                        Address Offset:0x01DD Initial:0x00 Width:8
 register description : IRQ上报三级中断BUCK/LDO异常中断屏蔽3，OCP中断屏蔽。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_ocpldo36_mask : 1;  /* bit[0]: 三级中断mask，写1屏蔽。
                                                          LDO36输出过载中断屏蔽；
                                                          1'b0:不屏蔽
                                                          1'b1:屏蔽 */
        unsigned char  irq_ocpldo34_mask : 1;  /* bit[1]: 三级中断mask，写1屏蔽。
                                                          LDO34输出过载中断屏蔽；
                                                          1'b0:不屏蔽
                                                          1'b1:屏蔽 */
        unsigned char  irq_ocpldo32_mask : 1;  /* bit[2]: 三级中断mask，写1屏蔽。
                                                          LDO32输出过载中断屏蔽；
                                                          1'b0:不屏蔽
                                                          1'b1:屏蔽 */
        unsigned char  irq_ocpldo30_mask : 1;  /* bit[3]: 三级中断mask，写1屏蔽。
                                                          LDO30输出过载中断屏蔽；
                                                          1'b0:不屏蔽
                                                          1'b1:屏蔽 */
        unsigned char  irq_ocpldo27_mask : 1;  /* bit[4]: 三级中断mask，写1屏蔽。
                                                          LDO27输出过载中断屏蔽；
                                                          1'b0:不屏蔽
                                                          1'b1:屏蔽 */
        unsigned char  irq_ocpldo26_mask : 1;  /* bit[5]: 三级中断mask，写1屏蔽。
                                                          LDO26输出过载中断屏蔽；
                                                          1'b0:不屏蔽
                                                          1'b1:屏蔽 */
        unsigned char  irq_ocpldo24_mask : 1;  /* bit[6]: 三级中断mask，写1屏蔽。
                                                          LDO24输出过载中断屏蔽；
                                                          1'b0:不屏蔽
                                                          1'b1:屏蔽 */
        unsigned char  irq_ocpldo23_mask : 1;  /* bit[7]: 三级中断mask，写1屏蔽。
                                                          LDO23输出过载中断屏蔽；
                                                          1'b0:不屏蔽
                                                          1'b1:屏蔽 */
    } reg;
} PMIC_IRQ_L3_BUCKLDO_MASK_3_UNION;
#endif
#define PMIC_IRQ_L3_BUCKLDO_MASK_3_irq_ocpldo36_mask_START  (0)
#define PMIC_IRQ_L3_BUCKLDO_MASK_3_irq_ocpldo36_mask_END    (0)
#define PMIC_IRQ_L3_BUCKLDO_MASK_3_irq_ocpldo34_mask_START  (1)
#define PMIC_IRQ_L3_BUCKLDO_MASK_3_irq_ocpldo34_mask_END    (1)
#define PMIC_IRQ_L3_BUCKLDO_MASK_3_irq_ocpldo32_mask_START  (2)
#define PMIC_IRQ_L3_BUCKLDO_MASK_3_irq_ocpldo32_mask_END    (2)
#define PMIC_IRQ_L3_BUCKLDO_MASK_3_irq_ocpldo30_mask_START  (3)
#define PMIC_IRQ_L3_BUCKLDO_MASK_3_irq_ocpldo30_mask_END    (3)
#define PMIC_IRQ_L3_BUCKLDO_MASK_3_irq_ocpldo27_mask_START  (4)
#define PMIC_IRQ_L3_BUCKLDO_MASK_3_irq_ocpldo27_mask_END    (4)
#define PMIC_IRQ_L3_BUCKLDO_MASK_3_irq_ocpldo26_mask_START  (5)
#define PMIC_IRQ_L3_BUCKLDO_MASK_3_irq_ocpldo26_mask_END    (5)
#define PMIC_IRQ_L3_BUCKLDO_MASK_3_irq_ocpldo24_mask_START  (6)
#define PMIC_IRQ_L3_BUCKLDO_MASK_3_irq_ocpldo24_mask_END    (6)
#define PMIC_IRQ_L3_BUCKLDO_MASK_3_irq_ocpldo23_mask_START  (7)
#define PMIC_IRQ_L3_BUCKLDO_MASK_3_irq_ocpldo23_mask_END    (7)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_BUCKLDO_MASK_4_UNION
 struct description   : IRQ_L3_BUCKLDO_MASK_4 Register structure definition
                        Address Offset:0x01DE Initial:0x00 Width:8
 register description : IRQ上报三级中断BUCK/LDO异常中断屏蔽4，OCP中断屏蔽。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_ocpldo54_mask : 1;  /* bit[0]: 三级中断mask，写1屏蔽。
                                                          LDO54输出过载中断屏蔽；
                                                          1'b0:不屏蔽
                                                          1'b1:屏蔽 */
        unsigned char  irq_ocpldo53_mask : 1;  /* bit[1]: 三级中断mask，写1屏蔽。
                                                          LDO53输出过载中断屏蔽；
                                                          1'b0:不屏蔽
                                                          1'b1:屏蔽 */
        unsigned char  irq_ocpldo52_mask : 1;  /* bit[2]: 三级中断mask，写1屏蔽。
                                                          LDO52输出过载中断屏蔽；
                                                          1'b0:不屏蔽
                                                          1'b1:屏蔽 */
        unsigned char  irq_ocpldo51_mask : 1;  /* bit[3]: 三级中断mask，写1屏蔽。
                                                          LDO51输出过载中断屏蔽；
                                                          1'b0:不屏蔽
                                                          1'b1:屏蔽 */
        unsigned char  irq_ocpldo45_mask : 1;  /* bit[4]: 三级中断mask，写1屏蔽。
                                                          LDO45输出过载中断屏蔽；
                                                          1'b0:不屏蔽
                                                          1'b1:屏蔽 */
        unsigned char  irq_ocpldo44_mask : 1;  /* bit[5]: 三级中断mask，写1屏蔽。
                                                          LDO44输出过载中断屏蔽；
                                                          1'b0:不屏蔽
                                                          1'b1:屏蔽 */
        unsigned char  irq_ocpldo43_mask : 1;  /* bit[6]: 三级中断mask，写1屏蔽。
                                                          LDO43输出过载中断屏蔽；
                                                          1'b0:不屏蔽
                                                          1'b1:屏蔽 */
        unsigned char  irq_ocpldo37_mask : 1;  /* bit[7]: 三级中断mask，写1屏蔽。
                                                          LDO37输出过载中断屏蔽；
                                                          1'b0:不屏蔽
                                                          1'b1:屏蔽 */
    } reg;
} PMIC_IRQ_L3_BUCKLDO_MASK_4_UNION;
#endif
#define PMIC_IRQ_L3_BUCKLDO_MASK_4_irq_ocpldo54_mask_START  (0)
#define PMIC_IRQ_L3_BUCKLDO_MASK_4_irq_ocpldo54_mask_END    (0)
#define PMIC_IRQ_L3_BUCKLDO_MASK_4_irq_ocpldo53_mask_START  (1)
#define PMIC_IRQ_L3_BUCKLDO_MASK_4_irq_ocpldo53_mask_END    (1)
#define PMIC_IRQ_L3_BUCKLDO_MASK_4_irq_ocpldo52_mask_START  (2)
#define PMIC_IRQ_L3_BUCKLDO_MASK_4_irq_ocpldo52_mask_END    (2)
#define PMIC_IRQ_L3_BUCKLDO_MASK_4_irq_ocpldo51_mask_START  (3)
#define PMIC_IRQ_L3_BUCKLDO_MASK_4_irq_ocpldo51_mask_END    (3)
#define PMIC_IRQ_L3_BUCKLDO_MASK_4_irq_ocpldo45_mask_START  (4)
#define PMIC_IRQ_L3_BUCKLDO_MASK_4_irq_ocpldo45_mask_END    (4)
#define PMIC_IRQ_L3_BUCKLDO_MASK_4_irq_ocpldo44_mask_START  (5)
#define PMIC_IRQ_L3_BUCKLDO_MASK_4_irq_ocpldo44_mask_END    (5)
#define PMIC_IRQ_L3_BUCKLDO_MASK_4_irq_ocpldo43_mask_START  (6)
#define PMIC_IRQ_L3_BUCKLDO_MASK_4_irq_ocpldo43_mask_END    (6)
#define PMIC_IRQ_L3_BUCKLDO_MASK_4_irq_ocpldo37_mask_START  (7)
#define PMIC_IRQ_L3_BUCKLDO_MASK_4_irq_ocpldo37_mask_END    (7)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_BUCKLDO_MASK_5_UNION
 struct description   : IRQ_L3_BUCKLDO_MASK_5 Register structure definition
                        Address Offset:0x01DF Initial:0x00 Width:8
 register description : IRQ上报三级中断BUCK/LDO异常中断屏蔽5，OCP中断。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_ocplsw21_mask    : 1;  /* bit[0]: 三级中断mask，写1屏蔽。
                                                             LSW21输出过载中断屏蔽；
                                                             1'b0:不屏蔽
                                                             1'b1:屏蔽 */
        unsigned char  irq_ocplsw18_mask    : 1;  /* bit[1]: 三级中断mask，写1屏蔽。
                                                             LSW18输出过载中断屏蔽；
                                                             1'b0:不屏蔽
                                                             1'b1:屏蔽 */
        unsigned char  irq_ocplsw4_mask     : 1;  /* bit[2]: 三级中断mask，写1屏蔽。
                                                             LSW4输出过载中断屏蔽；
                                                             1'b0:不屏蔽
                                                             1'b1:屏蔽 */
        unsigned char  irq_ocpldo_buf_mask  : 1;  /* bit[3]: 三级中断mask，写1屏蔽。
                                                             LDO_BUF输出过载中断屏蔽；
                                                             1'b0:不屏蔽
                                                             1'b1:屏蔽 */
        unsigned char  irq_ocpldo_buf1_mask : 1;  /* bit[4]: 三级中断mask，写1屏蔽。
                                                             LDO_BUF1输出过载中断屏蔽；
                                                             1'b0:不屏蔽
                                                             1'b1:屏蔽 */
        unsigned char  irq_ocpldo58_mask    : 1;  /* bit[5]: 三级中断mask，写1屏蔽。
                                                             LDO58输出过载中断屏蔽；
                                                             1'b0:不屏蔽
                                                             1'b1:屏蔽 */
        unsigned char  irq_ocpldo56_mask    : 1;  /* bit[6]: 三级中断mask，写1屏蔽。
                                                             LDO56输出过载中断屏蔽；
                                                             1'b0:不屏蔽
                                                             1'b1:屏蔽 */
        unsigned char  irq_ocpldo55_mask    : 1;  /* bit[7]: 三级中断mask，写1屏蔽。
                                                             LDO55输出过载中断屏蔽；
                                                             1'b0:不屏蔽
                                                             1'b1:屏蔽 */
    } reg;
} PMIC_IRQ_L3_BUCKLDO_MASK_5_UNION;
#endif
#define PMIC_IRQ_L3_BUCKLDO_MASK_5_irq_ocplsw21_mask_START     (0)
#define PMIC_IRQ_L3_BUCKLDO_MASK_5_irq_ocplsw21_mask_END       (0)
#define PMIC_IRQ_L3_BUCKLDO_MASK_5_irq_ocplsw18_mask_START     (1)
#define PMIC_IRQ_L3_BUCKLDO_MASK_5_irq_ocplsw18_mask_END       (1)
#define PMIC_IRQ_L3_BUCKLDO_MASK_5_irq_ocplsw4_mask_START      (2)
#define PMIC_IRQ_L3_BUCKLDO_MASK_5_irq_ocplsw4_mask_END        (2)
#define PMIC_IRQ_L3_BUCKLDO_MASK_5_irq_ocpldo_buf_mask_START   (3)
#define PMIC_IRQ_L3_BUCKLDO_MASK_5_irq_ocpldo_buf_mask_END     (3)
#define PMIC_IRQ_L3_BUCKLDO_MASK_5_irq_ocpldo_buf1_mask_START  (4)
#define PMIC_IRQ_L3_BUCKLDO_MASK_5_irq_ocpldo_buf1_mask_END    (4)
#define PMIC_IRQ_L3_BUCKLDO_MASK_5_irq_ocpldo58_mask_START     (5)
#define PMIC_IRQ_L3_BUCKLDO_MASK_5_irq_ocpldo58_mask_END       (5)
#define PMIC_IRQ_L3_BUCKLDO_MASK_5_irq_ocpldo56_mask_START     (6)
#define PMIC_IRQ_L3_BUCKLDO_MASK_5_irq_ocpldo56_mask_END       (6)
#define PMIC_IRQ_L3_BUCKLDO_MASK_5_irq_ocpldo55_mask_START     (7)
#define PMIC_IRQ_L3_BUCKLDO_MASK_5_irq_ocpldo55_mask_END       (7)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_BUCKLDO_MASK_6_UNION
 struct description   : IRQ_L3_BUCKLDO_MASK_6 Register structure definition
                        Address Offset:0x01E0 Initial:0x00 Width:8
 register description : IRQ上报三级中断BUCK/LDO异常中断屏蔽6，OCP中断屏蔽。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_ocp_pmuh_mask : 1;  /* bit[0]  : 三级中断mask，写1屏蔽。
                                                            PNUH输出过载中断屏蔽；
                                                            1'b0:不屏蔽
                                                            1'b1:屏蔽 */
        unsigned char  irq_ocplsw37_mask : 1;  /* bit[1]  : 三级中断mask，写1屏蔽。
                                                            LSW37输出过载中断屏蔽；
                                                            1'b0:不屏蔽
                                                            1'b1:屏蔽 */
        unsigned char  reserved          : 6;  /* bit[2-7]: 保留。 */
    } reg;
} PMIC_IRQ_L3_BUCKLDO_MASK_6_UNION;
#endif
#define PMIC_IRQ_L3_BUCKLDO_MASK_6_irq_ocp_pmuh_mask_START  (0)
#define PMIC_IRQ_L3_BUCKLDO_MASK_6_irq_ocp_pmuh_mask_END    (0)
#define PMIC_IRQ_L3_BUCKLDO_MASK_6_irq_ocplsw37_mask_START  (1)
#define PMIC_IRQ_L3_BUCKLDO_MASK_6_irq_ocplsw37_mask_END    (1)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_BUCKLDO_MASK_7_UNION
 struct description   : IRQ_L3_BUCKLDO_MASK_7 Register structure definition
                        Address Offset:0x01E1 Initial:0x00 Width:8
 register description : IRQ上报三级中断BUCK/LDO异常中断屏蔽7，SCP中断屏蔽。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_buck0_scp_mask : 1;  /* bit[0]: 三级中断mask，写1屏蔽。
                                                           BUCK0输出短路中断屏蔽；
                                                           1'b0:不屏蔽
                                                           1'b1:屏蔽 */
        unsigned char  irq_buck1_scp_mask : 1;  /* bit[1]: 三级中断mask，写1屏蔽。
                                                           BUCK1输出短路中断屏蔽；
                                                           1'b0:不屏蔽
                                                           1'b1:屏蔽 */
        unsigned char  irq_buck2_scp_mask : 1;  /* bit[2]: 三级中断mask，写1屏蔽。
                                                           BUCK2输出短路中断屏蔽；
                                                           1'b0:不屏蔽
                                                           1'b1:屏蔽 */
        unsigned char  irq_buck3_scp_mask : 1;  /* bit[3]: 三级中断mask，写1屏蔽。
                                                           BUCK3输出短路中断屏蔽；
                                                           1'b0:不屏蔽
                                                           1'b1:屏蔽 */
        unsigned char  irq_buck5_scp_mask : 1;  /* bit[4]: 三级中断mask，写1屏蔽。
                                                           BUCK5输出短路中断屏蔽；
                                                           1'b0:不屏蔽
                                                           1'b1:屏蔽 */
        unsigned char  irq_buck6_scp_mask : 1;  /* bit[5]: 三级中断mask，写1屏蔽。
                                                           BUCK6输出短路中断屏蔽；
                                                           1'b0:不屏蔽
                                                           1'b1:屏蔽 */
        unsigned char  irq_buck7_scp_mask : 1;  /* bit[6]: 三级中断mask，写1屏蔽。
                                                           BUCK7输出短路中断屏蔽；
                                                           1'b0:不屏蔽
                                                           1'b1:屏蔽 */
        unsigned char  irq_buck8_scp_mask : 1;  /* bit[7]: 三级中断mask，写1屏蔽。
                                                           BUCK8输出短路中断屏蔽；
                                                           1'b0:不屏蔽
                                                           1'b1:屏蔽 */
    } reg;
} PMIC_IRQ_L3_BUCKLDO_MASK_7_UNION;
#endif
#define PMIC_IRQ_L3_BUCKLDO_MASK_7_irq_buck0_scp_mask_START  (0)
#define PMIC_IRQ_L3_BUCKLDO_MASK_7_irq_buck0_scp_mask_END    (0)
#define PMIC_IRQ_L3_BUCKLDO_MASK_7_irq_buck1_scp_mask_START  (1)
#define PMIC_IRQ_L3_BUCKLDO_MASK_7_irq_buck1_scp_mask_END    (1)
#define PMIC_IRQ_L3_BUCKLDO_MASK_7_irq_buck2_scp_mask_START  (2)
#define PMIC_IRQ_L3_BUCKLDO_MASK_7_irq_buck2_scp_mask_END    (2)
#define PMIC_IRQ_L3_BUCKLDO_MASK_7_irq_buck3_scp_mask_START  (3)
#define PMIC_IRQ_L3_BUCKLDO_MASK_7_irq_buck3_scp_mask_END    (3)
#define PMIC_IRQ_L3_BUCKLDO_MASK_7_irq_buck5_scp_mask_START  (4)
#define PMIC_IRQ_L3_BUCKLDO_MASK_7_irq_buck5_scp_mask_END    (4)
#define PMIC_IRQ_L3_BUCKLDO_MASK_7_irq_buck6_scp_mask_START  (5)
#define PMIC_IRQ_L3_BUCKLDO_MASK_7_irq_buck6_scp_mask_END    (5)
#define PMIC_IRQ_L3_BUCKLDO_MASK_7_irq_buck7_scp_mask_START  (6)
#define PMIC_IRQ_L3_BUCKLDO_MASK_7_irq_buck7_scp_mask_END    (6)
#define PMIC_IRQ_L3_BUCKLDO_MASK_7_irq_buck8_scp_mask_START  (7)
#define PMIC_IRQ_L3_BUCKLDO_MASK_7_irq_buck8_scp_mask_END    (7)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_BUCKLDO_MASK_8_UNION
 struct description   : IRQ_L3_BUCKLDO_MASK_8 Register structure definition
                        Address Offset:0x01E2 Initial:0x00 Width:8
 register description : IRQ上报三级中断BUCK/LDO异常中断屏蔽8，SCP中断屏蔽。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck9_scp_mask     : 1;  /* bit[0]  : 三级中断mask，写1屏蔽。
                                                             BUCK9输出短路中断屏蔽；
                                                             1'b0:不屏蔽
                                                             1'b1:屏蔽 */
        unsigned char  buck13_scp_mask    : 1;  /* bit[1]  : 三级中断mask，写1屏蔽。
                                                             BUCK13输出短路中断屏蔽；
                                                             1'b0:不屏蔽
                                                             1'b1:屏蔽 */
        unsigned char  buck14_scp_mask    : 1;  /* bit[2]  : 三级中断mask，写1屏蔽。
                                                             BUCK14输出短路中断屏蔽；
                                                             1'b0:不屏蔽
                                                             1'b1:屏蔽 */
        unsigned char  buckboost_scp_mask : 1;  /* bit[3]  : 三级中断mask，写1屏蔽。
                                                             内部BUCKBOOST输出短路中断屏蔽；
                                                             1'b0:不屏蔽
                                                             1'b1:屏蔽 */
        unsigned char  reserved           : 4;  /* bit[4-7]: 保留。 */
    } reg;
} PMIC_IRQ_L3_BUCKLDO_MASK_8_UNION;
#endif
#define PMIC_IRQ_L3_BUCKLDO_MASK_8_buck9_scp_mask_START      (0)
#define PMIC_IRQ_L3_BUCKLDO_MASK_8_buck9_scp_mask_END        (0)
#define PMIC_IRQ_L3_BUCKLDO_MASK_8_buck13_scp_mask_START     (1)
#define PMIC_IRQ_L3_BUCKLDO_MASK_8_buck13_scp_mask_END       (1)
#define PMIC_IRQ_L3_BUCKLDO_MASK_8_buck14_scp_mask_START     (2)
#define PMIC_IRQ_L3_BUCKLDO_MASK_8_buck14_scp_mask_END       (2)
#define PMIC_IRQ_L3_BUCKLDO_MASK_8_buckboost_scp_mask_START  (3)
#define PMIC_IRQ_L3_BUCKLDO_MASK_8_buckboost_scp_mask_END    (3)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_BUCKLDO_MASK_9_UNION
 struct description   : IRQ_L3_BUCKLDO_MASK_9 Register structure definition
                        Address Offset:0x01E3 Initial:0x00 Width:8
 register description : IRQ上报三级中断BUCK/LDO异常中断屏蔽9，OVP中断屏蔽。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_buckboost_ovp_mask : 1;  /* bit[0]  : 三级中断mask，写1屏蔽。
                                                                 内部BUCKBOOST输出OVP屏蔽；
                                                                 1'b0:不屏蔽
                                                                 1'b1:屏蔽 */
        unsigned char  reserved               : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_IRQ_L3_BUCKLDO_MASK_9_UNION;
#endif
#define PMIC_IRQ_L3_BUCKLDO_MASK_9_irq_buckboost_ovp_mask_START  (0)
#define PMIC_IRQ_L3_BUCKLDO_MASK_9_irq_buckboost_ovp_mask_END    (0)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_SOH_MASK_0_UNION
 struct description   : IRQ_L3_SOH_MASK_0 Register structure definition
                        Address Offset:0x01E6 Initial:0x00 Width:8
 register description : IRQ上报三级中断SOH中断屏蔽0，SOH-OVP中断屏蔽。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reserved_0           : 1;  /* bit[0]: 保留。 */
        unsigned char  irq_soh_ovp_end_mask : 1;  /* bit[1]: 三级中断mask，写1屏蔽。
                                                             SOH 电池电压及温度检测过压/过温恢复soh_ovp_end中断屏蔽；
                                                             0：无中断；
                                                             1：有中断。 */
        unsigned char  reserved_1           : 1;  /* bit[2]: 保留。 */
        unsigned char  reserved_2           : 1;  /* bit[3]: 保留。 */
        unsigned char  irq_soh_vbat_uv_mask : 1;  /* bit[4]: 三级中断mask，写1屏蔽。
                                                             SOH VBAT欠压soh_vbat_uv中断屏蔽；
                                                             1'b0:不屏蔽；
                                                             1'b1:屏蔽。 */
        unsigned char  reserved_3           : 1;  /* bit[5]: 保留。 */
        unsigned char  reserved_4           : 1;  /* bit[6]: 保留。 */
        unsigned char  irq_soh_ovp_mask     : 1;  /* bit[7]: 三级中断mask，写1屏蔽。
                                                             SOH功能在OVP功能下电池电压及温度检测过压/过温soh_ovp（soh_ovh&tmp_ovh）中断屏蔽寄存器：
                                                             1'b0:不屏蔽；
                                                             1'b1:屏蔽。 */
    } reg;
} PMIC_IRQ_L3_SOH_MASK_0_UNION;
#endif
#define PMIC_IRQ_L3_SOH_MASK_0_irq_soh_ovp_end_mask_START  (1)
#define PMIC_IRQ_L3_SOH_MASK_0_irq_soh_ovp_end_mask_END    (1)
#define PMIC_IRQ_L3_SOH_MASK_0_irq_soh_vbat_uv_mask_START  (4)
#define PMIC_IRQ_L3_SOH_MASK_0_irq_soh_vbat_uv_mask_END    (4)
#define PMIC_IRQ_L3_SOH_MASK_0_irq_soh_ovp_mask_START      (7)
#define PMIC_IRQ_L3_SOH_MASK_0_irq_soh_ovp_mask_END        (7)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_EIS_MASK_UNION
 struct description   : IRQ_L3_EIS_MASK Register structure definition
                        Address Offset:0x01E8 Initial:0x00 Width:8
 register description : IRQ上报三级中断EIS中断屏蔽。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_eis_start_mask : 1;  /* bit[0]  : 三级中断mask，写1屏蔽。
                                                             EIS测量周期开始中断屏蔽。
                                                             1'b0:不屏蔽；
                                                             1'b1:屏蔽。 */
        unsigned char  irq_eis_end_mask   : 1;  /* bit[1]  : 三级中断mask，写1屏蔽。
                                                             EIS检测结束中断屏蔽。
                                                             1'b0:不屏蔽；
                                                             1'b1:屏蔽。 */
        unsigned char  irq_eis_int1_mask  : 1;  /* bit[2]  : 三级中断mask，写1屏蔽。
                                                             EIS采样周期T内的D4点电压采样完成INT1中断屏蔽。
                                                             1'b0:不屏蔽；
                                                             1'b1:屏蔽。 */
        unsigned char  irq_eis_int2_mask  : 1;  /* bit[3]  : 三级中断mask，写1屏蔽。
                                                             EIS采样周期T内的D8点电压采样完成INT2中断屏蔽。
                                                             1'b0:不屏蔽；
                                                             1'b1:屏蔽。 */
        unsigned char  irq_eis_int3_mask  : 1;  /* bit[4]  : 三级中断mask，写1屏蔽。
                                                             EIS采样周期T内的D12点电压采样完成INT3中断屏蔽。
                                                             1'b0:不屏蔽；
                                                             1'b1:屏蔽。 */
        unsigned char  irq_eis_int4_mask  : 1;  /* bit[5]  : 三级中断mask，写1屏蔽。
                                                             EIS采样周期T内的D16点电压采样完成INT4中断屏蔽。
                                                             1'b0:不屏蔽；
                                                             1'b1:屏蔽。 */
        unsigned char  reserved           : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_IRQ_L3_EIS_MASK_UNION;
#endif
#define PMIC_IRQ_L3_EIS_MASK_irq_eis_start_mask_START  (0)
#define PMIC_IRQ_L3_EIS_MASK_irq_eis_start_mask_END    (0)
#define PMIC_IRQ_L3_EIS_MASK_irq_eis_end_mask_START    (1)
#define PMIC_IRQ_L3_EIS_MASK_irq_eis_end_mask_END      (1)
#define PMIC_IRQ_L3_EIS_MASK_irq_eis_int1_mask_START   (2)
#define PMIC_IRQ_L3_EIS_MASK_irq_eis_int1_mask_END     (2)
#define PMIC_IRQ_L3_EIS_MASK_irq_eis_int2_mask_START   (3)
#define PMIC_IRQ_L3_EIS_MASK_irq_eis_int2_mask_END     (3)
#define PMIC_IRQ_L3_EIS_MASK_irq_eis_int3_mask_START   (4)
#define PMIC_IRQ_L3_EIS_MASK_irq_eis_int3_mask_END     (4)
#define PMIC_IRQ_L3_EIS_MASK_irq_eis_int4_mask_START   (5)
#define PMIC_IRQ_L3_EIS_MASK_irq_eis_int4_mask_END     (5)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_LRA_MASK_UNION
 struct description   : IRQ_L3_LRA_MASK Register structure definition
                        Address Offset:0x01E9 Initial:0x00 Width:8
 register description : IRQ上报三级中断，马达中断屏蔽。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_lra_ocp_mask      : 1;  /* bit[0-0]: 三级中断mask，写1屏蔽。
                                                                马达电路ocp异常中断屏蔽。
                                                                1'b0:不屏蔽；
                                                                1'b1:屏蔽。 */
        unsigned char  irq_lra_init_abn_mask : 1;  /* bit[1-1]: 三级中断mask，写1屏蔽。
                                                                lra 输出outp、outn初态是否正常中断屏蔽。
                                                                1'b0:不屏蔽；
                                                                1'b1:屏蔽。 */
        unsigned char  irq_lra_vsys_uvp_mask : 1;  /* bit[2-2]: 三级中断mask，写1屏蔽。
                                                                lra pvdd电压欠压（2.3V）中断屏蔽。
                                                                1'b0:不屏蔽；
                                                                1'b1:屏蔽。 */
        unsigned char  irq_lra_vsys_ovp_mask : 1;  /* bit[3-3]: 三级中断mask，写1屏蔽。
                                                                lra pvdd电压过压中断屏蔽。
                                                                1'b0:不屏蔽；
                                                                1'b1:屏蔽。 */
        unsigned char  irq_lra_adc_err_mask  : 1;  /* bit[4-4]: 三级中断mask，写1屏蔽。
                                                                ADC异常中断屏蔽。
                                                                1'b0:不屏蔽；
                                                                1'b1:屏蔽。 */
        unsigned char  irq_lra_acct_off_mask : 1;  /* bit[5-5]: 三级中断mask，写1屏蔽。
                                                                马达不在位中断屏蔽。
                                                                1'b0:不屏蔽；
                                                                1'b1:屏蔽。 */
        unsigned char  irq_erm_bemf_abn_mask : 1;  /* bit[6-6]: 三级中断mask，写1屏蔽。
                                                                ERM反向电动势异常中中断屏蔽。
                                                                1'b0:不屏蔽；
                                                                1'b1:屏蔽。 */
        unsigned char  reserved              : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_IRQ_L3_LRA_MASK_UNION;
#endif
#define PMIC_IRQ_L3_LRA_MASK_irq_lra_ocp_mask_START       (0)
#define PMIC_IRQ_L3_LRA_MASK_irq_lra_ocp_mask_END         (0)
#define PMIC_IRQ_L3_LRA_MASK_irq_lra_init_abn_mask_START  (1)
#define PMIC_IRQ_L3_LRA_MASK_irq_lra_init_abn_mask_END    (1)
#define PMIC_IRQ_L3_LRA_MASK_irq_lra_vsys_uvp_mask_START  (2)
#define PMIC_IRQ_L3_LRA_MASK_irq_lra_vsys_uvp_mask_END    (2)
#define PMIC_IRQ_L3_LRA_MASK_irq_lra_vsys_ovp_mask_START  (3)
#define PMIC_IRQ_L3_LRA_MASK_irq_lra_vsys_ovp_mask_END    (3)
#define PMIC_IRQ_L3_LRA_MASK_irq_lra_adc_err_mask_START   (4)
#define PMIC_IRQ_L3_LRA_MASK_irq_lra_adc_err_mask_END     (4)
#define PMIC_IRQ_L3_LRA_MASK_irq_lra_acct_off_mask_START  (5)
#define PMIC_IRQ_L3_LRA_MASK_irq_lra_acct_off_mask_END    (5)
#define PMIC_IRQ_L3_LRA_MASK_irq_erm_bemf_abn_mask_START  (6)
#define PMIC_IRQ_L3_LRA_MASK_irq_erm_bemf_abn_mask_END    (6)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_VBUS_MASK_UNION
 struct description   : IRQ_L3_VBUS_MASK Register structure definition
                        Address Offset:0x01EA Initial:0x00 Width:8
 register description : IRQ上报三级中断，VBUS_SENSE中断屏蔽。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_vbus_det_insert_r_mask : 1;  /* bit[0]  : 三级中断mask，写1屏蔽。
                                                                     vbus插入中断屏蔽；
                                                                     1'b0:不屏蔽
                                                                     1'b1:屏蔽 */
        unsigned char  irq_vbus_det_insert_f_mask : 1;  /* bit[1]  : 三级中断mask，写1屏蔽。
                                                                     vbus拔出中断屏蔽；
                                                                     1'b0:不屏蔽
                                                                     1'b1:屏蔽 */
        unsigned char  reserved                   : 6;  /* bit[2-7]:  */
    } reg;
} PMIC_IRQ_L3_VBUS_MASK_UNION;
#endif
#define PMIC_IRQ_L3_VBUS_MASK_irq_vbus_det_insert_r_mask_START  (0)
#define PMIC_IRQ_L3_VBUS_MASK_irq_vbus_det_insert_r_mask_END    (0)
#define PMIC_IRQ_L3_VBUS_MASK_irq_vbus_det_insert_f_mask_START  (1)
#define PMIC_IRQ_L3_VBUS_MASK_irq_vbus_det_insert_f_mask_END    (1)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_RAMP_MASK_0_UNION
 struct description   : IRQ_L3_RAMP_MASK_0 Register structure definition
                        Address Offset:0x01EB Initial:0x7F Width:8
 register description : IRQ上报三级中断，RAMP中断屏蔽0，BUCK二次ramp中断屏蔽。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_b0_ramp_mask  : 1;  /* bit[0]: 三级中断mask，写1屏蔽。
                                                          BUCK0在一次ramp没结束又配置目标电压二次RAMP中断屏蔽；
                                                          1'b0:不屏蔽
                                                          1'b1:屏蔽 */
        unsigned char  irq_b1_ramp_mask  : 1;  /* bit[1]: 三级中断mask，写1屏蔽。
                                                          BUCK1在一次ramp没结束又配置目标电压二次RAMP中断屏蔽；
                                                          1'b0:不屏蔽
                                                          1'b1:屏蔽 */
        unsigned char  irq_b5_ramp_mask  : 1;  /* bit[2]: 三级中断mask，写1屏蔽。
                                                          BUCK5在一次ramp没结束又配置目标电压二次RAMP中断屏蔽；
                                                          1'b0:不屏蔽
                                                          1'b1:屏蔽 */
        unsigned char  irq_b6_ramp_mask  : 1;  /* bit[3]: 三级中断mask，写1屏蔽。
                                                          BUCK6在一次ramp没结束又配置目标电压二次RAMP中断屏蔽；
                                                          1'b0:不屏蔽
                                                          1'b1:屏蔽 */
        unsigned char  irq_b7_ramp_mask  : 1;  /* bit[4]: 三级中断mask，写1屏蔽。
                                                          BUCK7在一次ramp没结束又配置目标电压二次RAMP中断屏蔽；
                                                          1'b0:不屏蔽
                                                          1'b1:屏蔽 */
        unsigned char  irq_b9_ramp_mask  : 1;  /* bit[5]: 三级中断mask，写1屏蔽。
                                                          BUCK9在一次ramp没结束又配置目标电压二次RAMP中断屏蔽；
                                                          1'b0:不屏蔽
                                                          1'b1:屏蔽 */
        unsigned char  irq_b13_ramp_mask : 1;  /* bit[6]: 三级中断mask，写1屏蔽。
                                                          BUCK13在一次ramp没结束又配置目标电压二次RAMP中断屏蔽；
                                                          1'b0:不屏蔽
                                                          1'b1:屏蔽 */
        unsigned char  reserved          : 1;  /* bit[7]: 保留。 */
    } reg;
} PMIC_IRQ_L3_RAMP_MASK_0_UNION;
#endif
#define PMIC_IRQ_L3_RAMP_MASK_0_irq_b0_ramp_mask_START   (0)
#define PMIC_IRQ_L3_RAMP_MASK_0_irq_b0_ramp_mask_END     (0)
#define PMIC_IRQ_L3_RAMP_MASK_0_irq_b1_ramp_mask_START   (1)
#define PMIC_IRQ_L3_RAMP_MASK_0_irq_b1_ramp_mask_END     (1)
#define PMIC_IRQ_L3_RAMP_MASK_0_irq_b5_ramp_mask_START   (2)
#define PMIC_IRQ_L3_RAMP_MASK_0_irq_b5_ramp_mask_END     (2)
#define PMIC_IRQ_L3_RAMP_MASK_0_irq_b6_ramp_mask_START   (3)
#define PMIC_IRQ_L3_RAMP_MASK_0_irq_b6_ramp_mask_END     (3)
#define PMIC_IRQ_L3_RAMP_MASK_0_irq_b7_ramp_mask_START   (4)
#define PMIC_IRQ_L3_RAMP_MASK_0_irq_b7_ramp_mask_END     (4)
#define PMIC_IRQ_L3_RAMP_MASK_0_irq_b9_ramp_mask_START   (5)
#define PMIC_IRQ_L3_RAMP_MASK_0_irq_b9_ramp_mask_END     (5)
#define PMIC_IRQ_L3_RAMP_MASK_0_irq_b13_ramp_mask_START  (6)
#define PMIC_IRQ_L3_RAMP_MASK_0_irq_b13_ramp_mask_END    (6)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_RAMP_MASK_1_UNION
 struct description   : IRQ_L3_RAMP_MASK_1 Register structure definition
                        Address Offset:0x01EC Initial:0x7F Width:8
 register description : IRQ上报三级中断，RAMP中断屏蔽1，BUCK二次ramp中断屏蔽。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_ldo0_ramp_mask  : 1;  /* bit[0]: 三级中断mask，写1屏蔽。
                                                            LDO0在一次ramp没结束又配置目标电压二次RAMP中断屏蔽；
                                                            1'b0:不屏蔽
                                                            1'b1:屏蔽 */
        unsigned char  irq_ldo32_ramp_mask : 1;  /* bit[1]: 三级中断mask，写1屏蔽。
                                                            LDO32在一次ramp没结束又配置目标电压二次RAMP中断屏蔽；
                                                            1'b0:不屏蔽
                                                            1'b1:屏蔽 */
        unsigned char  irq_ldo43_ramp_mask : 1;  /* bit[2]: 三级中断mask，写1屏蔽。
                                                            LDO43在一次ramp没结束又配置目标电压二次RAMP中断屏蔽；
                                                            1'b0:不屏蔽
                                                            1'b1:屏蔽 */
        unsigned char  irq_ldo44_ramp_mask : 1;  /* bit[3]: 三级中断mask，写1屏蔽。
                                                            LDO44在一次ramp没结束又配置目标电压二次RAMP中断屏蔽；
                                                            1'b0:不屏蔽
                                                            1'b1:屏蔽 */
        unsigned char  irq_ldo45_ramp_mask : 1;  /* bit[4]: 三级中断mask，写1屏蔽。
                                                            LDO45在一次ramp没结束又配置目标电压二次RAMP中断屏蔽；
                                                            1'b0:不屏蔽
                                                            1'b1:屏蔽 */
        unsigned char  irq_ldo51_ramp_mask : 1;  /* bit[5]: 三级中断mask，写1屏蔽。
                                                            LDO51在一次ramp没结束又配置目标电压二次RAMP中断屏蔽；
                                                            1'b0:不屏蔽
                                                            1'b1:屏蔽 */
        unsigned char  irq_ldo56_ramp_mask : 1;  /* bit[6]: 三级中断mask，写1屏蔽。
                                                            LDO56在一次ramp没结束又配置目标电压二次RAMP中断屏蔽；
                                                            1'b0:不屏蔽
                                                            1'b1:屏蔽 */
        unsigned char  reserved            : 1;  /* bit[7]: 保留。 */
    } reg;
} PMIC_IRQ_L3_RAMP_MASK_1_UNION;
#endif
#define PMIC_IRQ_L3_RAMP_MASK_1_irq_ldo0_ramp_mask_START   (0)
#define PMIC_IRQ_L3_RAMP_MASK_1_irq_ldo0_ramp_mask_END     (0)
#define PMIC_IRQ_L3_RAMP_MASK_1_irq_ldo32_ramp_mask_START  (1)
#define PMIC_IRQ_L3_RAMP_MASK_1_irq_ldo32_ramp_mask_END    (1)
#define PMIC_IRQ_L3_RAMP_MASK_1_irq_ldo43_ramp_mask_START  (2)
#define PMIC_IRQ_L3_RAMP_MASK_1_irq_ldo43_ramp_mask_END    (2)
#define PMIC_IRQ_L3_RAMP_MASK_1_irq_ldo44_ramp_mask_START  (3)
#define PMIC_IRQ_L3_RAMP_MASK_1_irq_ldo44_ramp_mask_END    (3)
#define PMIC_IRQ_L3_RAMP_MASK_1_irq_ldo45_ramp_mask_START  (4)
#define PMIC_IRQ_L3_RAMP_MASK_1_irq_ldo45_ramp_mask_END    (4)
#define PMIC_IRQ_L3_RAMP_MASK_1_irq_ldo51_ramp_mask_START  (5)
#define PMIC_IRQ_L3_RAMP_MASK_1_irq_ldo51_ramp_mask_END    (5)
#define PMIC_IRQ_L3_RAMP_MASK_1_irq_ldo56_ramp_mask_START  (6)
#define PMIC_IRQ_L3_RAMP_MASK_1_irq_ldo56_ramp_mask_END    (6)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_PS_MASK_UNION
 struct description   : IRQ_L3_PS_MASK Register structure definition
                        Address Offset:0x01ED Initial:0x00 Width:8
 register description : IRQ上报三级中断，PowerSequence中断屏蔽。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_ps_out_of_order_mask : 1;  /* bit[0]  : 三级中断mask，写1屏蔽。
                                                                   SOC侧没有按照软件约束，在当前PS执行过程中又发送新的PS指令异常中断屏蔽；
                                                                   1'b0:不屏蔽
                                                                   1'b1:屏蔽 */
        unsigned char  reserved                 : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_IRQ_L3_PS_MASK_UNION;
#endif
#define PMIC_IRQ_L3_PS_MASK_irq_ps_out_of_order_mask_START  (0)
#define PMIC_IRQ_L3_PS_MASK_irq_ps_out_of_order_mask_END    (0)


/*****************************************************************************
 struct               : PMIC_IRQ_L3_FAULT_MASK_UNION
 struct description   : IRQ_L3_FAULT_MASK Register structure definition
                        Address Offset:0x01EE Initial:0x00 Width:8
 register description : IRQ上报三级中断，外部芯片FAULT_N中断屏蔽。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_fault_n_mask : 1;  /* bit[0]  : 三级中断mask，写1屏蔽。
                                                           外部扩展芯片FAULT_N异常中断屏蔽；
                                                           1'b0:不屏蔽
                                                           1'b1:屏蔽 */
        unsigned char  reserved         : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_IRQ_L3_FAULT_MASK_UNION;
#endif
#define PMIC_IRQ_L3_FAULT_MASK_irq_fault_n_mask_START  (0)
#define PMIC_IRQ_L3_FAULT_MASK_irq_fault_n_mask_END    (0)


/*****************************************************************************
 struct               : PMIC_VSYS_DROP_IRQ_MASK_UNION
 struct description   : VSYS_DROP_IRQ_MASK Register structure definition
                        Address Offset:0x01F1 Initial:0x00 Width:8
 register description : VBAT_DROP中断MASK控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_vsys_drop_r_mask : 1;  /* bit[0]  : 中断mask，写1屏蔽。
                                                               VSYS跌落电压检测上升沿中断屏蔽；
                                                               1'b0:不屏蔽
                                                               1'b1:屏蔽 */
        unsigned char  reserved             : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_VSYS_DROP_IRQ_MASK_UNION;
#endif
#define PMIC_VSYS_DROP_IRQ_MASK_irq_vsys_drop_r_mask_START  (0)
#define PMIC_VSYS_DROP_IRQ_MASK_irq_vsys_drop_r_mask_END    (0)




/****************************************************************************
                     (4/17) NP_PMU_EVENT
 ****************************************************************************/
/*****************************************************************************
 struct               : PMICPMIC_NP_RECORD0_UNION
 struct description   : NP_RECORD0 Register structure definition
                        Address Offset:0x0200 Initial:0x00 Width:8
 register description : 事件记录寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_vsys_ov_d200ur        : 1;  /* bit[0]: 过压事件(上升沿去抖200us)。
                                                                 0：没有发生过该事件；
                                                                 1：发生过该事件。 */
        unsigned char  np_vsys_pwroff_abs_d20nr : 1;  /* bit[1]: 绝对欠压事件。
                                                                 0：没有发生过该事件；
                                                                 1：发生过该事件。 */
        unsigned char  np_vsys_pwroff_deb_d80mr : 1;  /* bit[2]: 去抖欠压事件(上升沿去抖80ms，时间可配)。
                                                                 0：没有发生过该事件；
                                                                 1：发生过该事件。 */
        unsigned char  np_thsd_otmp140_d1mr     : 1;  /* bit[3]: 过温140度事件(上升沿去抖1ms)。
                                                                 0：没有发生过该事件；
                                                                 1：发生过该事件。 */
        unsigned char  np_thsd_otmp125_d1mr     : 1;  /* bit[4]: 过温125度下电事件(上升沿去抖1ms)。
                                                                 0：没有发生过该事件；
                                                                 1：发生过该事件。 */
        unsigned char  np_hresetn_d90uf         : 1;  /* bit[5]: HRESET复位事件（包含热复位、冷复位）。
                                                                 0：无HRESET复位事件；
                                                                 1：有HRESET复位事件。 */
        unsigned char  np_avdd_osc_vld_d20nf    : 1;  /* bit[6]: AVDD_OSC电源异常事件（下降沿去抖20ns）：
                                                                 0：没有发生过该事件；
                                                                 1：发生过该事件。 */
        unsigned char  np_19m2_dis              : 1;  /* bit[7]: DCXO模式时，19.2M时钟异常消失事件。
                                                                 0：没有发生过该事件；
                                                                 1：发生过该事件。  */
    } reg;
} PMIC_NP_RECORD0_UNION;
#endif
#define PMIC_NP_RECORD0_np_vsys_ov_d200ur_START         (0)
#define PMIC_NP_RECORD0_np_vsys_ov_d200ur_END           (0)
#define PMIC_NP_RECORD0_np_vsys_pwroff_abs_d20nr_START  (1)
#define PMIC_NP_RECORD0_np_vsys_pwroff_abs_d20nr_END    (1)
#define PMIC_NP_RECORD0_np_vsys_pwroff_deb_d80mr_START  (2)
#define PMIC_NP_RECORD0_np_vsys_pwroff_deb_d80mr_END    (2)
#define PMIC_NP_RECORD0_np_thsd_otmp140_d1mr_START      (3)
#define PMIC_NP_RECORD0_np_thsd_otmp140_d1mr_END        (3)
#define PMIC_NP_RECORD0_np_thsd_otmp125_d1mr_START      (4)
#define PMIC_NP_RECORD0_np_thsd_otmp125_d1mr_END        (4)
#define PMIC_NP_RECORD0_np_hresetn_d90uf_START          (5)
#define PMIC_NP_RECORD0_np_hresetn_d90uf_END            (5)
#define PMIC_NP_RECORD0_np_avdd_osc_vld_d20nf_START     (6)
#define PMIC_NP_RECORD0_np_avdd_osc_vld_d20nf_END       (6)
#define PMIC_NP_RECORD0_np_19m2_dis_START               (7)
#define PMIC_NP_RECORD0_np_19m2_dis_END                 (7)


/*****************************************************************************
 struct               : PMIC_NP_RECORD1_UNION
 struct description   : NP_RECORD1 Register structure definition
                        Address Offset:0x0201 Initial:0x00 Width:8
 register description : 事件记录寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_pwronn_restart   : 1;  /* bit[0]: 开机状态下按键按下Ns触发重启。
                                                            0：没有发生过该事件；
                                                            1：发生过该事件。 */
        unsigned char  np_pwrhold_shutdown : 1;  /* bit[1]: pwr_hold拉低触发关机。
                                                            0：没有发生过该事件；
                                                            1：发生过该事件。  */
        unsigned char  np_pwronn_shutdown  : 1;  /* bit[2]: 开机状态下按键按下Ns触发关机。
                                                            0：没有发生过该事件；
                                                            1：发生过该事件。 */
        unsigned char  np_pwrhold_pwrup    : 1;  /* bit[3]: 关机状态下发生pwr_hold拉高事件：
                                                            0：没有发生过该事件；
                                                            1：发生过该事件（pwr_hold_otp为高pwr_hold触发开机，pwr_hold_otp为低pwr_hold不触发开机）。 */
        unsigned char  np_alarmon_pwrup    : 1;  /* bit[4]: 关机状态下闹钟触发开机(开机状态下的alarm_on不记录)。
                                                            0：没有发生过该事件；
                                                            1：发生过该事件。  */
        unsigned char  np_vbus_pwrup       : 1;  /* bit[5]: 关机状态下充电器插入200ms触发开机。 
                                                            0：没有发生过该事件；
                                                            1：发生过该事件。  */
        unsigned char  np_pwronn_pwrup     : 1;  /* bit[6]: 关机状态下按键按下40ms触发开机。
                                                            0：没有发生过该事件；
                                                            1：发生过该事件。 */
        unsigned char  np_fast_pwrup       : 1;  /* bit[7]: 产线快速开机。
                                                            0：没有发生过该事件；
                                                            1：发生过该事件。 */
    } reg;
} PMIC_NP_RECORD1_UNION;
#endif
#define PMIC_NP_RECORD1_np_pwronn_restart_START    (0)
#define PMIC_NP_RECORD1_np_pwronn_restart_END      (0)
#define PMIC_NP_RECORD1_np_pwrhold_shutdown_START  (1)
#define PMIC_NP_RECORD1_np_pwrhold_shutdown_END    (1)
#define PMIC_NP_RECORD1_np_pwronn_shutdown_START   (2)
#define PMIC_NP_RECORD1_np_pwronn_shutdown_END     (2)
#define PMIC_NP_RECORD1_np_pwrhold_pwrup_START     (3)
#define PMIC_NP_RECORD1_np_pwrhold_pwrup_END       (3)
#define PMIC_NP_RECORD1_np_alarmon_pwrup_START     (4)
#define PMIC_NP_RECORD1_np_alarmon_pwrup_END       (4)
#define PMIC_NP_RECORD1_np_vbus_pwrup_START        (5)
#define PMIC_NP_RECORD1_np_vbus_pwrup_END          (5)
#define PMIC_NP_RECORD1_np_pwronn_pwrup_START      (6)
#define PMIC_NP_RECORD1_np_pwronn_pwrup_END        (6)
#define PMIC_NP_RECORD1_np_fast_pwrup_START        (7)
#define PMIC_NP_RECORD1_np_fast_pwrup_END          (7)


/*****************************************************************************
 struct               : PMIC_NP_RECORD2_UNION
 struct description   : NP_RECORD2 Register structure definition
                        Address Offset:0x0202 Initial:0x00 Width:8
 register description : 事件记录寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_dcxo_clk_sel_r : 1;  /* bit[0]: 32K RC 切换到 19.2MHz/586 时钟。
                                                          0：没有发生过该事件；
                                                          1：发生过该事件。  */
        unsigned char  np_dcxo_clk_sel_f : 1;  /* bit[1]: 19.2MHz/586 切换到 32K RC时钟。
                                                          0：没有发生过该事件；
                                                          1：发生过该事件。  */
        unsigned char  np_vsys_vcoin_sel : 1;  /* bit[2]: VSYS从低上升到2.1V以上事件记录。
                                                          0：没有发生过该事件；
                                                          1：发生过该事件。 */
        unsigned char  np_smpl           : 1;  /* bit[3]: SMPL发生记录
                                                          0：没有发生SMPL；
                                                          1：发生SMPL。 */
        unsigned char  np_core_io_vld_f  : 1;  /* bit[4]: core_io_vld异常下电事件记录（VDDIO18是否拉低）；
                                                          0：没有发生拉低事件；
                                                          1：有发生拉低事件。 */
        unsigned char  np_pwrhold_4s     : 1;  /* bit[5]: SYS_RST_N拉高后4s时刻，VBUS不在位，并且pwr_hold为低触发关机。
                                                          0：没有发生过该事件；
                                                          1：发生过该事件。  */
        unsigned char  np_pwron_n_hrst   : 1;  /* bit[6]: 长按键热复位事件：
                                                          0：没有发生过该事件；
                                                          1：发生过该事件。  */
        unsigned char  np_offd_pwrup     : 1;  /* bit[7]: OFF_FIND关机找回态开机事件。
                                                          0：没有发生过该事件；
                                                          1：发生过该事件。 */
    } reg;
} PMIC_NP_RECORD2_UNION;
#endif
#define PMIC_NP_RECORD2_np_dcxo_clk_sel_r_START  (0)
#define PMIC_NP_RECORD2_np_dcxo_clk_sel_r_END    (0)
#define PMIC_NP_RECORD2_np_dcxo_clk_sel_f_START  (1)
#define PMIC_NP_RECORD2_np_dcxo_clk_sel_f_END    (1)
#define PMIC_NP_RECORD2_np_vsys_vcoin_sel_START  (2)
#define PMIC_NP_RECORD2_np_vsys_vcoin_sel_END    (2)
#define PMIC_NP_RECORD2_np_smpl_START            (3)
#define PMIC_NP_RECORD2_np_smpl_END              (3)
#define PMIC_NP_RECORD2_np_core_io_vld_f_START   (4)
#define PMIC_NP_RECORD2_np_core_io_vld_f_END     (4)
#define PMIC_NP_RECORD2_np_pwrhold_4s_START      (5)
#define PMIC_NP_RECORD2_np_pwrhold_4s_END        (5)
#define PMIC_NP_RECORD2_np_pwron_n_hrst_START    (6)
#define PMIC_NP_RECORD2_np_pwron_n_hrst_END      (6)
#define PMIC_NP_RECORD2_np_offd_pwrup_START      (7)
#define PMIC_NP_RECORD2_np_offd_pwrup_END        (7)


/*****************************************************************************
 struct               : PMIC_NP_RECORD3_UNION
 struct description   : NP_RECORD3 Register structure definition
                        Address Offset:0x0203 Initial:0x00 Width:8
 register description : 事件记录寄存器3。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_pmud_short_f          : 1;  /* bit[0]: pmud输出短路事件记录寄存器。
                                                                 0：没有发生过该事件；
                                                                 1：发生过该事件。 */
        unsigned char  np_pmuh_short_f          : 1;  /* bit[1]: PMUH输出短路事件记录寄存器。
                                                                 0：没有发生过该事件；
                                                                 1：发生过该事件。 */
        unsigned char  np_vin_ldoh_shutdown     : 1;  /* bit[2]: vin_ldoh异常事件记录寄存器。
                                                                 0：没有发生过该事件；
                                                                 1：发生过该事件。  */
        unsigned char  np_vsys_pwron_shutdown   : 1;  /* bit[3]: vsys_pwron异常PMU开机不成功异常事件记录寄存器。
                                                                 0：没有发生过该事件；
                                                                 1：发生过该事件。  */
        unsigned char  np_offd_abnor_shutdown   : 1;  /* bit[4]: OFF_FIND关机找回态发生异常关机事件。
                                                                 0：没有发生过该事件；
                                                                 1：发生过该事件。  */
        unsigned char  np_offd_timeout_shutdown : 1;  /* bit[5]: OFF_FIND关机找回功能超时关机事件。
                                                                 0：没有发生过该事件；
                                                                 1：发生过该事件。  */
        unsigned char  np_vocv_th_abn_shutdown  : 1;  /* bit[6]: 开机流程，上电OCV电压采样不满足电压门限关机事件。
                                                                 0：没有发生过该事件；
                                                                 1：发生过该事件。  */
        unsigned char  reserved                 : 1;  /* bit[7]: 保留。 */
    } reg;
} PMIC_NP_RECORD3_UNION;
#endif
#define PMIC_NP_RECORD3_np_pmud_short_f_START           (0)
#define PMIC_NP_RECORD3_np_pmud_short_f_END             (0)
#define PMIC_NP_RECORD3_np_pmuh_short_f_START           (1)
#define PMIC_NP_RECORD3_np_pmuh_short_f_END             (1)
#define PMIC_NP_RECORD3_np_vin_ldoh_shutdown_START      (2)
#define PMIC_NP_RECORD3_np_vin_ldoh_shutdown_END        (2)
#define PMIC_NP_RECORD3_np_vsys_pwron_shutdown_START    (3)
#define PMIC_NP_RECORD3_np_vsys_pwron_shutdown_END      (3)
#define PMIC_NP_RECORD3_np_offd_abnor_shutdown_START    (4)
#define PMIC_NP_RECORD3_np_offd_abnor_shutdown_END      (4)
#define PMIC_NP_RECORD3_np_offd_timeout_shutdown_START  (5)
#define PMIC_NP_RECORD3_np_offd_timeout_shutdown_END    (5)
#define PMIC_NP_RECORD3_np_vocv_th_abn_shutdown_START   (6)
#define PMIC_NP_RECORD3_np_vocv_th_abn_shutdown_END     (6)


/*****************************************************************************
 struct               : PMIC_NP_CALI_RECORD0_UNION
 struct description   : NP_CALI_RECORD0 Register structure definition
                        Address Offset:0x0204 Initial:0x00 Width:8
 register description : 校准事件记录寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_cali_pmuh_ocp        : 1;  /* bit[0]: PMUH输出过载事件记录寄存器。
                                                                0：没有发生过该事件；
                                                                1：发生过该事件。 */
        unsigned char  np_cali_ldo26_ocp       : 1;  /* bit[1]: LDO26输出过载事件记录寄存器。
                                                                0：没有发生过该事件；
                                                                1：发生过该事件。 */
        unsigned char  np_cali_buck2_scp       : 1;  /* bit[2]: BUCK2输出短路事件记录寄存器。
                                                                0：没有发生过该事件；
                                                                1：发生过该事件。 */
        unsigned char  np_cali_buck2_ocp       : 1;  /* bit[3]: BUCK2输出过载事件记录寄存器。
                                                                0：没有发生过该事件；
                                                                1：发生过该事件。 */
        unsigned char  np_cali_pmuh_short      : 1;  /* bit[4]: PMUH输出短路事件记录寄存器。
                                                                0：没有发生过该事件；
                                                                1：发生过该事件。 */
        unsigned char  np_cali_pmud_short      : 1;  /* bit[5]: pmud输出短路事件记录寄存器。
                                                                0：没有发生过该事件；
                                                                1：发生过该事件。 */
        unsigned char  np_cali_vsys_pwroff_deb : 1;  /* bit[6]: 去抖欠压事件(上升沿去抖80ms，时间可配)。
                                                                0：没有发生过该事件；
                                                                1：发生过该事件。 */
        unsigned char  np_cali_vsys_pwroff_abs : 1;  /* bit[7]: 绝对欠压事件。
                                                                0：没有发生过该事件；
                                                                1：发生过该事件。 */
    } reg;
} PMIC_NP_CALI_RECORD0_UNION;
#endif
#define PMIC_NP_CALI_RECORD0_np_cali_pmuh_ocp_START         (0)
#define PMIC_NP_CALI_RECORD0_np_cali_pmuh_ocp_END           (0)
#define PMIC_NP_CALI_RECORD0_np_cali_ldo26_ocp_START        (1)
#define PMIC_NP_CALI_RECORD0_np_cali_ldo26_ocp_END          (1)
#define PMIC_NP_CALI_RECORD0_np_cali_buck2_scp_START        (2)
#define PMIC_NP_CALI_RECORD0_np_cali_buck2_scp_END          (2)
#define PMIC_NP_CALI_RECORD0_np_cali_buck2_ocp_START        (3)
#define PMIC_NP_CALI_RECORD0_np_cali_buck2_ocp_END          (3)
#define PMIC_NP_CALI_RECORD0_np_cali_pmuh_short_START       (4)
#define PMIC_NP_CALI_RECORD0_np_cali_pmuh_short_END         (4)
#define PMIC_NP_CALI_RECORD0_np_cali_pmud_short_START       (5)
#define PMIC_NP_CALI_RECORD0_np_cali_pmud_short_END         (5)
#define PMIC_NP_CALI_RECORD0_np_cali_vsys_pwroff_deb_START  (6)
#define PMIC_NP_CALI_RECORD0_np_cali_vsys_pwroff_deb_END    (6)
#define PMIC_NP_CALI_RECORD0_np_cali_vsys_pwroff_abs_START  (7)
#define PMIC_NP_CALI_RECORD0_np_cali_vsys_pwroff_abs_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_CALI_RECORD1_UNION
 struct description   : NP_CALI_RECORD1 Register structure definition
                        Address Offset:0x0205 Initial:0x00 Width:8
 register description : 校准事件记录寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_cali_avdd_osc_vld  : 1;  /* bit[0]: AVDD_OSC电源异常事件（下降沿去抖20ns）：
                                                              0：没有发生过该事件；
                                                              1：发生过该事件。 */
        unsigned char  np_cali_thsd_otmp140  : 1;  /* bit[1]: 过温140度事件(上升沿去抖1ms)。
                                                              0：没有发生过该事件；
                                                              1：发生过该事件。 */
        unsigned char  np_cali_thsd_otmp125  : 1;  /* bit[2]: 过温125度下电事件(上升沿去抖1ms)。
                                                              0：没有发生过该事件；
                                                              1：发生过该事件。 */
        unsigned char  np_cali_vsys_ov       : 1;  /* bit[3]: 过压事件(上升沿去抖200us)。
                                                              0：没有发生过该事件；
                                                              1：发生过该事件。 */
        unsigned char  np_cali_19m2_dis      : 1;  /* bit[4]: 校准时，19.2M时钟异常消失事件：
                                                              0：没有发生过该事件；
                                                              1：发生过该事件。 */
        unsigned char  np_cali_buckboost_ocp : 1;  /* bit[5]: 校准过程，内部BUCKBOOST输出过载事件记录寄存器。
                                                              0：没有发生过该事件；
                                                              1：发生过该事件。 */
        unsigned char  np_cali_buckboost_scp : 1;  /* bit[6]: 校准过程，内部BUCKBOOST输出短路事件记录寄存器。
                                                              0：没有发生过该事件；
                                                              1：发生过该事件。 */
        unsigned char  np_cali_buckboost_ovp : 1;  /* bit[7]: 校准过程，内部BUCKBOOST输出OVP事件记录寄存器。
                                                              0：没有发生过该事件；
                                                              1：发生过该事件。 */
    } reg;
} PMIC_NP_CALI_RECORD1_UNION;
#endif
#define PMIC_NP_CALI_RECORD1_np_cali_avdd_osc_vld_START   (0)
#define PMIC_NP_CALI_RECORD1_np_cali_avdd_osc_vld_END     (0)
#define PMIC_NP_CALI_RECORD1_np_cali_thsd_otmp140_START   (1)
#define PMIC_NP_CALI_RECORD1_np_cali_thsd_otmp140_END     (1)
#define PMIC_NP_CALI_RECORD1_np_cali_thsd_otmp125_START   (2)
#define PMIC_NP_CALI_RECORD1_np_cali_thsd_otmp125_END     (2)
#define PMIC_NP_CALI_RECORD1_np_cali_vsys_ov_START        (3)
#define PMIC_NP_CALI_RECORD1_np_cali_vsys_ov_END          (3)
#define PMIC_NP_CALI_RECORD1_np_cali_19m2_dis_START       (4)
#define PMIC_NP_CALI_RECORD1_np_cali_19m2_dis_END         (4)
#define PMIC_NP_CALI_RECORD1_np_cali_buckboost_ocp_START  (5)
#define PMIC_NP_CALI_RECORD1_np_cali_buckboost_ocp_END    (5)
#define PMIC_NP_CALI_RECORD1_np_cali_buckboost_scp_START  (6)
#define PMIC_NP_CALI_RECORD1_np_cali_buckboost_scp_END    (6)
#define PMIC_NP_CALI_RECORD1_np_cali_buckboost_ovp_START  (7)
#define PMIC_NP_CALI_RECORD1_np_cali_buckboost_ovp_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_OCP0_UNION
 struct description   : NP_OCP0 Register structure definition
                        Address Offset:0x0206 Initial:0x00 Width:8
 register description : BUCK/LDO OCP事件记录寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ocpbuck0 : 1;  /* bit[0]: BUCK0输出过载事件记录寄存器。
                                                    0：没有发生过该事件；
                                                    1：发生过该事件。 */
        unsigned char  np_ocpbuck1 : 1;  /* bit[1]: BUCK1输出过载事件记录寄存器。
                                                    0：没有发生过该事件；
                                                    1：发生过该事件。 */
        unsigned char  np_ocpbuck2 : 1;  /* bit[2]: BUCK2输出过载事件记录寄存器。
                                                    0：没有发生过该事件；
                                                    1：发生过该事件。 */
        unsigned char  np_ocpbuck3 : 1;  /* bit[3]: BUCK3输出过载事件记录寄存器。
                                                    0：没有发生过该事件；
                                                    1：发生过该事件。 */
        unsigned char  np_ocpbuck5 : 1;  /* bit[4]: BUCK5输出过载事件记录寄存器。
                                                    0：没有发生过该事件；
                                                    1：发生过该事件。 */
        unsigned char  np_ocpbuck6 : 1;  /* bit[5]: BUCK6输出过载事件记录寄存器。
                                                    0：没有发生过该事件；
                                                    1：发生过该事件。 */
        unsigned char  np_ocpbuck7 : 1;  /* bit[6]: BUCK7输出过载事件记录寄存器。
                                                    0：没有发生过该事件；
                                                    1：发生过该事件。 */
        unsigned char  np_ocpbuck8 : 1;  /* bit[7]: BUCK8输出过载事件记录寄存器。
                                                    0：没有发生过该事件；
                                                    1：发生过该事件。 */
    } reg;
} PMIC_NP_OCP0_UNION;
#endif
#define PMIC_NP_OCP0_np_ocpbuck0_START  (0)
#define PMIC_NP_OCP0_np_ocpbuck0_END    (0)
#define PMIC_NP_OCP0_np_ocpbuck1_START  (1)
#define PMIC_NP_OCP0_np_ocpbuck1_END    (1)
#define PMIC_NP_OCP0_np_ocpbuck2_START  (2)
#define PMIC_NP_OCP0_np_ocpbuck2_END    (2)
#define PMIC_NP_OCP0_np_ocpbuck3_START  (3)
#define PMIC_NP_OCP0_np_ocpbuck3_END    (3)
#define PMIC_NP_OCP0_np_ocpbuck5_START  (4)
#define PMIC_NP_OCP0_np_ocpbuck5_END    (4)
#define PMIC_NP_OCP0_np_ocpbuck6_START  (5)
#define PMIC_NP_OCP0_np_ocpbuck6_END    (5)
#define PMIC_NP_OCP0_np_ocpbuck7_START  (6)
#define PMIC_NP_OCP0_np_ocpbuck7_END    (6)
#define PMIC_NP_OCP0_np_ocpbuck8_START  (7)
#define PMIC_NP_OCP0_np_ocpbuck8_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_OCP1_UNION
 struct description   : NP_OCP1 Register structure definition
                        Address Offset:0x0207 Initial:0x00 Width:8
 register description : BUCK/LDO OCP事件记录寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ocpldo9      : 1;  /* bit[0]: LDO9输出过载事件记录寄存器。
                                                        0：没有发生过该事件；
                                                        1：发生过该事件。 */
        unsigned char  np_ocpldo8      : 1;  /* bit[1]: LDO8输出过载事件记录寄存器。
                                                        0：没有发生过该事件；
                                                        1：发生过该事件。 */
        unsigned char  np_ocpldo2      : 1;  /* bit[2]: LDO2输出过载事件记录寄存器。
                                                        0：没有发生过该事件；
                                                        1：发生过该事件。 */
        unsigned char  np_ocpldo0      : 1;  /* bit[3]: LDO0输出过载事件记录寄存器。
                                                        0：没有发生过该事件；
                                                        1：发生过该事件。 */
        unsigned char  np_ocpbuckboost : 1;  /* bit[4]: 内部BUCKBOOST输出过载事件记录寄存器。
                                                        0：没有发生过该事件；
                                                        1：发生过该事件。 */
        unsigned char  np_ocpbuck14    : 1;  /* bit[5]: BUCK14输出过载事件记录寄存器。
                                                        0：没有发生过该事件；
                                                        1：发生过该事件。 */
        unsigned char  np_ocpbuck13    : 1;  /* bit[6]: BUCK13输出过载事件记录寄存器。
                                                        0：没有发生过该事件；
                                                        1：发生过该事件。 */
        unsigned char  np_ocpbuck9     : 1;  /* bit[7]: BUCK9输出过载事件记录寄存器。
                                                        0：没有发生过该事件；
                                                        1：发生过该事件。 */
    } reg;
} PMIC_NP_OCP1_UNION;
#endif
#define PMIC_NP_OCP1_np_ocpldo9_START       (0)
#define PMIC_NP_OCP1_np_ocpldo9_END         (0)
#define PMIC_NP_OCP1_np_ocpldo8_START       (1)
#define PMIC_NP_OCP1_np_ocpldo8_END         (1)
#define PMIC_NP_OCP1_np_ocpldo2_START       (2)
#define PMIC_NP_OCP1_np_ocpldo2_END         (2)
#define PMIC_NP_OCP1_np_ocpldo0_START       (3)
#define PMIC_NP_OCP1_np_ocpldo0_END         (3)
#define PMIC_NP_OCP1_np_ocpbuckboost_START  (4)
#define PMIC_NP_OCP1_np_ocpbuckboost_END    (4)
#define PMIC_NP_OCP1_np_ocpbuck14_START     (5)
#define PMIC_NP_OCP1_np_ocpbuck14_END       (5)
#define PMIC_NP_OCP1_np_ocpbuck13_START     (6)
#define PMIC_NP_OCP1_np_ocpbuck13_END       (6)
#define PMIC_NP_OCP1_np_ocpbuck9_START      (7)
#define PMIC_NP_OCP1_np_ocpbuck9_END        (7)


/*****************************************************************************
 struct               : PMIC_NP_OCP2_UNION
 struct description   : NP_OCP2 Register structure definition
                        Address Offset:0x0208 Initial:0x00 Width:8
 register description : BUCK/LDO OCP事件记录寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ocpldo20 : 1;  /* bit[0]: LDO20输出过载事件记录寄存器。
                                                    0：没有发生过该事件；
                                                    1：发生过该事件。 */
        unsigned char  np_ocpldo19 : 1;  /* bit[1]: LDO19输出过载事件记录寄存器。
                                                    0：没有发生过该事件；
                                                    1：发生过该事件。 */
        unsigned char  np_ocpldo17 : 1;  /* bit[2]: LDO17输出过载事件记录寄存器。
                                                    0：没有发生过该事件；
                                                    1：发生过该事件。 */
        unsigned char  np_ocpldo16 : 1;  /* bit[3]: LDO16输出过载事件记录寄存器。
                                                    0：没有发生过该事件；
                                                    1：发生过该事件。 */
        unsigned char  np_ocpldo15 : 1;  /* bit[4]: LDO15输出过载事件记录寄存器。
                                                    0：没有发生过该事件；
                                                    1：发生过该事件。 */
        unsigned char  np_ocpldo14 : 1;  /* bit[5]: LDO14输出过载事件记录寄存器。
                                                    0：没有发生过该事件；
                                                    1：发生过该事件。 */
        unsigned char  np_ocpldo12 : 1;  /* bit[6]: LDO12输出过载事件记录寄存器。
                                                    0：没有发生过该事件；
                                                    1：发生过该事件。 */
        unsigned char  np_ocpldo11 : 1;  /* bit[7]: LDO11输出过载事件记录寄存器。
                                                    0：没有发生过该事件；
                                                    1：发生过该事件。 */
    } reg;
} PMIC_NP_OCP2_UNION;
#endif
#define PMIC_NP_OCP2_np_ocpldo20_START  (0)
#define PMIC_NP_OCP2_np_ocpldo20_END    (0)
#define PMIC_NP_OCP2_np_ocpldo19_START  (1)
#define PMIC_NP_OCP2_np_ocpldo19_END    (1)
#define PMIC_NP_OCP2_np_ocpldo17_START  (2)
#define PMIC_NP_OCP2_np_ocpldo17_END    (2)
#define PMIC_NP_OCP2_np_ocpldo16_START  (3)
#define PMIC_NP_OCP2_np_ocpldo16_END    (3)
#define PMIC_NP_OCP2_np_ocpldo15_START  (4)
#define PMIC_NP_OCP2_np_ocpldo15_END    (4)
#define PMIC_NP_OCP2_np_ocpldo14_START  (5)
#define PMIC_NP_OCP2_np_ocpldo14_END    (5)
#define PMIC_NP_OCP2_np_ocpldo12_START  (6)
#define PMIC_NP_OCP2_np_ocpldo12_END    (6)
#define PMIC_NP_OCP2_np_ocpldo11_START  (7)
#define PMIC_NP_OCP2_np_ocpldo11_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_OCP3_UNION
 struct description   : NP_OCP3 Register structure definition
                        Address Offset:0x0209 Initial:0x00 Width:8
 register description : BUCK/LDO OCP事件记录寄存器3。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ocpldo36 : 1;  /* bit[0]: LDO36输出过载事件记录寄存器。
                                                    0：没有发生过该事件；
                                                    1：发生过该事件。 */
        unsigned char  np_ocpldo34 : 1;  /* bit[1]: LDO34输出过载事件记录寄存器。
                                                    0：没有发生过该事件；
                                                    1：发生过该事件。 */
        unsigned char  np_ocpldo32 : 1;  /* bit[2]: LDO32输出过载事件记录寄存器。
                                                    0：没有发生过该事件；
                                                    1：发生过该事件。 */
        unsigned char  np_ocpldo30 : 1;  /* bit[3]: LDO30输出过载事件记录寄存器。
                                                    0：没有发生过该事件；
                                                    1：发生过该事件。 */
        unsigned char  np_ocpldo27 : 1;  /* bit[4]: LDO27输出过载事件记录寄存器。
                                                    0：没有发生过该事件；
                                                    1：发生过该事件。 */
        unsigned char  np_ocpldo26 : 1;  /* bit[5]: LDO26输出过载事件记录寄存器。
                                                    0：没有发生过该事件；
                                                    1：发生过该事件。 */
        unsigned char  np_ocpldo24 : 1;  /* bit[6]: LDO24输出过载事件记录寄存器。
                                                    0：没有发生过该事件；
                                                    1：发生过该事件。 */
        unsigned char  np_ocpldo23 : 1;  /* bit[7]: LDO23输出过载事件记录寄存器。
                                                    0：没有发生过该事件；
                                                    1：发生过该事件。 */
    } reg;
} PMIC_NP_OCP3_UNION;
#endif
#define PMIC_NP_OCP3_np_ocpldo36_START  (0)
#define PMIC_NP_OCP3_np_ocpldo36_END    (0)
#define PMIC_NP_OCP3_np_ocpldo34_START  (1)
#define PMIC_NP_OCP3_np_ocpldo34_END    (1)
#define PMIC_NP_OCP3_np_ocpldo32_START  (2)
#define PMIC_NP_OCP3_np_ocpldo32_END    (2)
#define PMIC_NP_OCP3_np_ocpldo30_START  (3)
#define PMIC_NP_OCP3_np_ocpldo30_END    (3)
#define PMIC_NP_OCP3_np_ocpldo27_START  (4)
#define PMIC_NP_OCP3_np_ocpldo27_END    (4)
#define PMIC_NP_OCP3_np_ocpldo26_START  (5)
#define PMIC_NP_OCP3_np_ocpldo26_END    (5)
#define PMIC_NP_OCP3_np_ocpldo24_START  (6)
#define PMIC_NP_OCP3_np_ocpldo24_END    (6)
#define PMIC_NP_OCP3_np_ocpldo23_START  (7)
#define PMIC_NP_OCP3_np_ocpldo23_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_OCP4_UNION
 struct description   : NP_OCP4 Register structure definition
                        Address Offset:0x020A Initial:0x00 Width:8
 register description : BUCK/LDO OCP事件记录寄存器4。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ocpldo54 : 1;  /* bit[0]: LDO54输出过载事件记录寄存器。
                                                    0：没有发生过该事件；
                                                    1：发生过该事件。 */
        unsigned char  np_ocpldo53 : 1;  /* bit[1]: LDO53输出过载事件记录寄存器。
                                                    0：没有发生过该事件；
                                                    1：发生过该事件。 */
        unsigned char  np_ocpldo52 : 1;  /* bit[2]: LDO52输出过载事件记录寄存器。
                                                    0：没有发生过该事件；
                                                    1：发生过该事件。 */
        unsigned char  np_ocpldo51 : 1;  /* bit[3]: LDO51输出过载事件记录寄存器。
                                                    0：没有发生过该事件；
                                                    1：发生过该事件。 */
        unsigned char  np_ocpldo45 : 1;  /* bit[4]: LDO45输出过载事件记录寄存器。
                                                    0：没有发生过该事件；
                                                    1：发生过该事件。 */
        unsigned char  np_ocpldo44 : 1;  /* bit[5]: LDO44输出过载事件记录寄存器。
                                                    0：没有发生过该事件；
                                                    1：发生过该事件。 */
        unsigned char  np_ocpldo43 : 1;  /* bit[6]: LDO43输出过载事件记录寄存器。
                                                    0：没有发生过该事件；
                                                    1：发生过该事件。 */
        unsigned char  np_ocpldo37 : 1;  /* bit[7]: LDO37输出过载事件记录寄存器。
                                                    0：没有发生过该事件；
                                                    1：发生过该事件。 */
    } reg;
} PMIC_NP_OCP4_UNION;
#endif
#define PMIC_NP_OCP4_np_ocpldo54_START  (0)
#define PMIC_NP_OCP4_np_ocpldo54_END    (0)
#define PMIC_NP_OCP4_np_ocpldo53_START  (1)
#define PMIC_NP_OCP4_np_ocpldo53_END    (1)
#define PMIC_NP_OCP4_np_ocpldo52_START  (2)
#define PMIC_NP_OCP4_np_ocpldo52_END    (2)
#define PMIC_NP_OCP4_np_ocpldo51_START  (3)
#define PMIC_NP_OCP4_np_ocpldo51_END    (3)
#define PMIC_NP_OCP4_np_ocpldo45_START  (4)
#define PMIC_NP_OCP4_np_ocpldo45_END    (4)
#define PMIC_NP_OCP4_np_ocpldo44_START  (5)
#define PMIC_NP_OCP4_np_ocpldo44_END    (5)
#define PMIC_NP_OCP4_np_ocpldo43_START  (6)
#define PMIC_NP_OCP4_np_ocpldo43_END    (6)
#define PMIC_NP_OCP4_np_ocpldo37_START  (7)
#define PMIC_NP_OCP4_np_ocpldo37_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_OCP5_UNION
 struct description   : NP_OCP5 Register structure definition
                        Address Offset:0x020B Initial:0x00 Width:8
 register description : BUCK/LDO OCP事件记录寄存器5。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ocplsw21    : 1;  /* bit[0]: LSW21输出过载事件记录寄存器。
                                                       0：没有发生过该事件；
                                                       1：发生过该事件。 */
        unsigned char  np_ocplsw18    : 1;  /* bit[1]: LSW18输出过载事件记录寄存器。
                                                       0：没有发生过该事件；
                                                       1：发生过该事件。 */
        unsigned char  np_ocplsw4     : 1;  /* bit[2]: LSW4输出过载事件记录寄存器。
                                                       0：没有发生过该事件；
                                                       1：发生过该事件。 */
        unsigned char  np_ocpldo_buf  : 1;  /* bit[3]: LDO_BUF输出过载事件记录寄存器。
                                                       0：没有发生过该事件；
                                                       1：发生过该事件。 */
        unsigned char  np_ocpldo_buf1 : 1;  /* bit[4]: LDO_BUF1输出过载事件记录寄存器。
                                                       0：没有发生过该事件；
                                                       1：发生过该事件。 */
        unsigned char  np_ocpldo58    : 1;  /* bit[5]: LDO58输出过载事件记录寄存器。
                                                       0：没有发生过该事件；
                                                       1：发生过该事件。 */
        unsigned char  np_ocpldo56    : 1;  /* bit[6]: LDO56输出过载事件记录寄存器。
                                                       0：没有发生过该事件；
                                                       1：发生过该事件。 */
        unsigned char  np_ocpldo55    : 1;  /* bit[7]: LDO55输出过载事件记录寄存器。
                                                       0：没有发生过该事件；
                                                       1：发生过该事件。 */
    } reg;
} PMIC_NP_OCP5_UNION;
#endif
#define PMIC_NP_OCP5_np_ocplsw21_START     (0)
#define PMIC_NP_OCP5_np_ocplsw21_END       (0)
#define PMIC_NP_OCP5_np_ocplsw18_START     (1)
#define PMIC_NP_OCP5_np_ocplsw18_END       (1)
#define PMIC_NP_OCP5_np_ocplsw4_START      (2)
#define PMIC_NP_OCP5_np_ocplsw4_END        (2)
#define PMIC_NP_OCP5_np_ocpldo_buf_START   (3)
#define PMIC_NP_OCP5_np_ocpldo_buf_END     (3)
#define PMIC_NP_OCP5_np_ocpldo_buf1_START  (4)
#define PMIC_NP_OCP5_np_ocpldo_buf1_END    (4)
#define PMIC_NP_OCP5_np_ocpldo58_START     (5)
#define PMIC_NP_OCP5_np_ocpldo58_END       (5)
#define PMIC_NP_OCP5_np_ocpldo56_START     (6)
#define PMIC_NP_OCP5_np_ocpldo56_END       (6)
#define PMIC_NP_OCP5_np_ocpldo55_START     (7)
#define PMIC_NP_OCP5_np_ocpldo55_END       (7)


/*****************************************************************************
 struct               : PMIC_NP_OCP6_UNION
 struct description   : NP_OCP6 Register structure definition
                        Address Offset:0x020C Initial:0x00 Width:8
 register description : BUCK/LDO OCP事件记录寄存器6。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ocp_pmuh : 1;  /* bit[0]  : PMUH输出过载事件记录寄存器。
                                                      0：没有发生过该事件；
                                                      1：发生过该事件。 */
        unsigned char  np_ocplsw37 : 1;  /* bit[1]  : LSW37输出过载事件记录寄存器。
                                                      0：没有发生过该事件；
                                                      1：发生过该事件。 */
        unsigned char  reserved    : 6;  /* bit[2-7]: 保留。 */
    } reg;
} PMIC_NP_OCP6_UNION;
#endif
#define PMIC_NP_OCP6_np_ocp_pmuh_START  (0)
#define PMIC_NP_OCP6_np_ocp_pmuh_END    (0)
#define PMIC_NP_OCP6_np_ocplsw37_START  (1)
#define PMIC_NP_OCP6_np_ocplsw37_END    (1)


/*****************************************************************************
 struct               : PMIC_NP_SCP0_UNION
 struct description   : NP_SCP0 Register structure definition
                        Address Offset:0x020D Initial:0x00 Width:8
 register description : BUCK SCP事件记录寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_buck0_scp : 1;  /* bit[0]: BUCK0输出短路事件记录寄存器。
                                                     0：没有发生过该事件；
                                                     1：发生过该事件。 */
        unsigned char  np_buck1_scp : 1;  /* bit[1]: BUCK1输出短路事件记录寄存器。
                                                     0：没有发生过该事件；
                                                     1：发生过该事件。 */
        unsigned char  np_buck2_scp : 1;  /* bit[2]: BUCK2输出短路事件记录寄存器。
                                                     0：没有发生过该事件；
                                                     1：发生过该事件。 */
        unsigned char  np_buck3_scp : 1;  /* bit[3]: BUCK3输出短路事件记录寄存器。
                                                     0：没有发生过该事件；
                                                     1：发生过该事件。 */
        unsigned char  np_buck5_scp : 1;  /* bit[4]: BUCK5输出短路事件记录寄存器。
                                                     0：没有发生过该事件；
                                                     1：发生过该事件。 */
        unsigned char  np_buck6_scp : 1;  /* bit[5]: BUCK6输出短路事件记录寄存器。
                                                     0：没有发生过该事件；
                                                     1：发生过该事件 */
        unsigned char  np_buck7_scp : 1;  /* bit[6]: BUCK7输出短路事件记录寄存器。
                                                     0：没有发生过该事件；
                                                     1：发生过该事件 */
        unsigned char  np_buck8_scp : 1;  /* bit[7]: BUCK8输出短路事件记录寄存器。
                                                     0：没有发生过该事件；
                                                     1：发生过该事件 */
    } reg;
} PMIC_NP_SCP0_UNION;
#endif
#define PMIC_NP_SCP0_np_buck0_scp_START  (0)
#define PMIC_NP_SCP0_np_buck0_scp_END    (0)
#define PMIC_NP_SCP0_np_buck1_scp_START  (1)
#define PMIC_NP_SCP0_np_buck1_scp_END    (1)
#define PMIC_NP_SCP0_np_buck2_scp_START  (2)
#define PMIC_NP_SCP0_np_buck2_scp_END    (2)
#define PMIC_NP_SCP0_np_buck3_scp_START  (3)
#define PMIC_NP_SCP0_np_buck3_scp_END    (3)
#define PMIC_NP_SCP0_np_buck5_scp_START  (4)
#define PMIC_NP_SCP0_np_buck5_scp_END    (4)
#define PMIC_NP_SCP0_np_buck6_scp_START  (5)
#define PMIC_NP_SCP0_np_buck6_scp_END    (5)
#define PMIC_NP_SCP0_np_buck7_scp_START  (6)
#define PMIC_NP_SCP0_np_buck7_scp_END    (6)
#define PMIC_NP_SCP0_np_buck8_scp_START  (7)
#define PMIC_NP_SCP0_np_buck8_scp_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_SCP1_UNION
 struct description   : NP_SCP1 Register structure definition
                        Address Offset:0x020E Initial:0x00 Width:8
 register description : BUCK SCP事件记录寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_buck9_scp     : 1;  /* bit[0]  : BUCK9输出短路事件记录寄存器。
                                                           0：没有发生过该事件；
                                                           1：发生过该事件。 */
        unsigned char  np_buck13_scp    : 1;  /* bit[1]  : BUCK13输出短路事件记录寄存器。
                                                           0：没有发生过该事件；
                                                           1：发生过该事件。 */
        unsigned char  np_buck14_scp    : 1;  /* bit[2]  : BUCK14输出短路事件记录寄存器。
                                                           0：没有发生过该事件；
                                                           1：发生过该事件。 */
        unsigned char  np_buckboost_scp : 1;  /* bit[3]  : 内部BUCKBOOST输出短路事件记录寄存器。
                                                           0：没有发生过该事件；
                                                           1：发生过该事件。 */
        unsigned char  reserved         : 4;  /* bit[4-7]: 保留。 */
    } reg;
} PMIC_NP_SCP1_UNION;
#endif
#define PMIC_NP_SCP1_np_buck9_scp_START      (0)
#define PMIC_NP_SCP1_np_buck9_scp_END        (0)
#define PMIC_NP_SCP1_np_buck13_scp_START     (1)
#define PMIC_NP_SCP1_np_buck13_scp_END       (1)
#define PMIC_NP_SCP1_np_buck14_scp_START     (2)
#define PMIC_NP_SCP1_np_buck14_scp_END       (2)
#define PMIC_NP_SCP1_np_buckboost_scp_START  (3)
#define PMIC_NP_SCP1_np_buckboost_scp_END    (3)


/*****************************************************************************
 struct               : PMIC_NP_OVP0_UNION
 struct description   : NP_OVP0 Register structure definition
                        Address Offset:0x020F Initial:0x00 Width:8
 register description : BUCK OVP事件记录寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_buckboost_ovp : 1;  /* bit[0]  : 内部BUCKBOOST输出OVP事件记录寄存器。
                                                           0：没有发生过该事件；
                                                           1：发生过该事件。 */
        unsigned char  reserved         : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_NP_OVP0_UNION;
#endif
#define PMIC_NP_OVP0_np_buckboost_ovp_START  (0)
#define PMIC_NP_OVP0_np_buckboost_ovp_END    (0)


/*****************************************************************************
 struct               : PMIC_NP_BUCK_TEMP0_UNION
 struct description   : NP_BUCK_TEMP0 Register structure definition
                        Address Offset:0x0210 Initial:0x00 Width:8
 register description : BUCK 过温事件记录寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_buck_temp_alert0 : 1;  /* bit[0]: Buck_temp_alert0事件；
                                                            0：没有发生过该事件；
                                                            1：发生过该事件。 */
        unsigned char  np_buck_temp_alert1 : 1;  /* bit[1]: Buck_temp_alert1事件；
                                                            0：没有发生过该事件；
                                                            1：发生过该事件。 */
        unsigned char  np_buck_temp_alert2 : 1;  /* bit[2]: Buck_temp_alert2事件；
                                                            0：没有发生过该事件；
                                                            1：发生过该事件。 */
        unsigned char  np_buck_temp_alert3 : 1;  /* bit[3]: Buck_temp_alert3事件；
                                                            0：没有发生过该事件；
                                                            1：发生过该事件。 */
        unsigned char  np_buck_temp_alert4 : 1;  /* bit[4]: Buck_temp_alert4事件；
                                                            0：没有发生过该事件；
                                                            1：发生过该事件。 */
        unsigned char  np_buck_temp_alert5 : 1;  /* bit[5]: Buck_temp_alert5事件；
                                                            0：没有发生过该事件；
                                                            1：发生过该事件。 */
        unsigned char  np_buck_temp_alert6 : 1;  /* bit[6]: Buck_temp_alert6事件；
                                                            0：没有发生过该事件；
                                                            1：发生过该事件。 */
        unsigned char  np_buck_temp_alert7 : 1;  /* bit[7]: Buck_temp_alert7事件；
                                                            0：没有发生过该事件；
                                                            1：发生过该事件。 */
    } reg;
} PMIC_NP_BUCK_TEMP0_UNION;
#endif
#define PMIC_NP_BUCK_TEMP0_np_buck_temp_alert0_START  (0)
#define PMIC_NP_BUCK_TEMP0_np_buck_temp_alert0_END    (0)
#define PMIC_NP_BUCK_TEMP0_np_buck_temp_alert1_START  (1)
#define PMIC_NP_BUCK_TEMP0_np_buck_temp_alert1_END    (1)
#define PMIC_NP_BUCK_TEMP0_np_buck_temp_alert2_START  (2)
#define PMIC_NP_BUCK_TEMP0_np_buck_temp_alert2_END    (2)
#define PMIC_NP_BUCK_TEMP0_np_buck_temp_alert3_START  (3)
#define PMIC_NP_BUCK_TEMP0_np_buck_temp_alert3_END    (3)
#define PMIC_NP_BUCK_TEMP0_np_buck_temp_alert4_START  (4)
#define PMIC_NP_BUCK_TEMP0_np_buck_temp_alert4_END    (4)
#define PMIC_NP_BUCK_TEMP0_np_buck_temp_alert5_START  (5)
#define PMIC_NP_BUCK_TEMP0_np_buck_temp_alert5_END    (5)
#define PMIC_NP_BUCK_TEMP0_np_buck_temp_alert6_START  (6)
#define PMIC_NP_BUCK_TEMP0_np_buck_temp_alert6_END    (6)
#define PMIC_NP_BUCK_TEMP0_np_buck_temp_alert7_START  (7)
#define PMIC_NP_BUCK_TEMP0_np_buck_temp_alert7_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCK_TEMP1_UNION
 struct description   : NP_BUCK_TEMP1 Register structure definition
                        Address Offset:0x0211 Initial:0x00 Width:8
 register description : BUCK 过温事件记录寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_buck_temp_damage0 : 1;  /* bit[0]: Buck_temp_damage0事件；
                                                             0：没有发生过该事件；
                                                             1：发生过该事件。 */
        unsigned char  np_buck_temp_damage1 : 1;  /* bit[1]: Buck_temp_damage1事件；
                                                             0：没有发生过该事件；
                                                             1：发生过该事件。 */
        unsigned char  np_buck_temp_damage2 : 1;  /* bit[2]: Buck_temp_damage2事件；
                                                             0：没有发生过该事件；
                                                             1：发生过该事件。 */
        unsigned char  np_buck_temp_damage3 : 1;  /* bit[3]: Buck_temp_damage3事件；
                                                             0：没有发生过该事件；
                                                             1：发生过该事件。 */
        unsigned char  np_buck_temp_damage4 : 1;  /* bit[4]: Buck_temp_damage4事件；
                                                             0：没有发生过该事件；
                                                             1：发生过该事件。 */
        unsigned char  np_buck_temp_damage5 : 1;  /* bit[5]: Buck_temp_damage5事件；
                                                             0：没有发生过该事件；
                                                             1：发生过该事件。 */
        unsigned char  np_buck_temp_damage6 : 1;  /* bit[6]: Buck_temp_damage6事件；
                                                             0：没有发生过该事件；
                                                             1：发生过该事件。 */
        unsigned char  np_buck_temp_damage7 : 1;  /* bit[7]: Buck_temp_damage7事件；
                                                             0：没有发生过该事件；
                                                             1：发生过该事件。 */
    } reg;
} PMIC_NP_BUCK_TEMP1_UNION;
#endif
#define PMIC_NP_BUCK_TEMP1_np_buck_temp_damage0_START  (0)
#define PMIC_NP_BUCK_TEMP1_np_buck_temp_damage0_END    (0)
#define PMIC_NP_BUCK_TEMP1_np_buck_temp_damage1_START  (1)
#define PMIC_NP_BUCK_TEMP1_np_buck_temp_damage1_END    (1)
#define PMIC_NP_BUCK_TEMP1_np_buck_temp_damage2_START  (2)
#define PMIC_NP_BUCK_TEMP1_np_buck_temp_damage2_END    (2)
#define PMIC_NP_BUCK_TEMP1_np_buck_temp_damage3_START  (3)
#define PMIC_NP_BUCK_TEMP1_np_buck_temp_damage3_END    (3)
#define PMIC_NP_BUCK_TEMP1_np_buck_temp_damage4_START  (4)
#define PMIC_NP_BUCK_TEMP1_np_buck_temp_damage4_END    (4)
#define PMIC_NP_BUCK_TEMP1_np_buck_temp_damage5_START  (5)
#define PMIC_NP_BUCK_TEMP1_np_buck_temp_damage5_END    (5)
#define PMIC_NP_BUCK_TEMP1_np_buck_temp_damage6_START  (6)
#define PMIC_NP_BUCK_TEMP1_np_buck_temp_damage6_END    (6)
#define PMIC_NP_BUCK_TEMP1_np_buck_temp_damage7_START  (7)
#define PMIC_NP_BUCK_TEMP1_np_buck_temp_damage7_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_RAMP_EVENT0_UNION
 struct description   : NP_RAMP_EVENT0 Register structure definition
                        Address Offset:0x0215 Initial:0x00 Width:8
 register description : ramp事件记录寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_buck0_ramp_chg  : 1;  /* bit[0]: BUCK0在一次ramp没结束又配置目标电压二次RAMP事件。
                                                           0：没有发生过该事件；
                                                           1：发生过该事件。 */
        unsigned char  np_buck1_ramp_chg  : 1;  /* bit[1]: BUCK1在一次ramp没结束又配置目标电压二次RAMP事件。
                                                           0：没有发生过该事件；
                                                           1：发生过该事件。 */
        unsigned char  np_buck5_ramp_chg  : 1;  /* bit[2]: BUCK5在一次ramp没结束又配置目标电压二次RAMP事件。
                                                           0：没有发生过该事件；
                                                           1：发生过该事件。 */
        unsigned char  np_buck6_ramp_chg  : 1;  /* bit[3]: BUCK6在一次ramp没结束又配置目标电压二次RAMP事件。
                                                           0：没有发生过该事件；
                                                           1：发生过该事件。 */
        unsigned char  np_buck7_ramp_chg  : 1;  /* bit[4]: BUCK7在一次ramp没结束又配置目标电压二次RAMP事件。
                                                           0：没有发生过该事件；
                                                           1：发生过该事件。 */
        unsigned char  np_buck9_ramp_chg  : 1;  /* bit[5]: BUCK9在一次ramp没结束又配置目标电压二次RAMP事件。
                                                           0：没有发生过该事件；
                                                           1：发生过该事件。 */
        unsigned char  np_buck13_ramp_chg : 1;  /* bit[6]: BUCK13在一次ramp没结束又配置目标电压二次RAMP事件。
                                                           0：没有发生过该事件；
                                                           1：发生过该事件。 */
        unsigned char  reserved           : 1;  /* bit[7]:  */
    } reg;
} PMIC_NP_RAMP_EVENT0_UNION;
#endif
#define PMIC_NP_RAMP_EVENT0_np_buck0_ramp_chg_START   (0)
#define PMIC_NP_RAMP_EVENT0_np_buck0_ramp_chg_END     (0)
#define PMIC_NP_RAMP_EVENT0_np_buck1_ramp_chg_START   (1)
#define PMIC_NP_RAMP_EVENT0_np_buck1_ramp_chg_END     (1)
#define PMIC_NP_RAMP_EVENT0_np_buck5_ramp_chg_START   (2)
#define PMIC_NP_RAMP_EVENT0_np_buck5_ramp_chg_END     (2)
#define PMIC_NP_RAMP_EVENT0_np_buck6_ramp_chg_START   (3)
#define PMIC_NP_RAMP_EVENT0_np_buck6_ramp_chg_END     (3)
#define PMIC_NP_RAMP_EVENT0_np_buck7_ramp_chg_START   (4)
#define PMIC_NP_RAMP_EVENT0_np_buck7_ramp_chg_END     (4)
#define PMIC_NP_RAMP_EVENT0_np_buck9_ramp_chg_START   (5)
#define PMIC_NP_RAMP_EVENT0_np_buck9_ramp_chg_END     (5)
#define PMIC_NP_RAMP_EVENT0_np_buck13_ramp_chg_START  (6)
#define PMIC_NP_RAMP_EVENT0_np_buck13_ramp_chg_END    (6)


/*****************************************************************************
 struct               : PMIC_NP_RAMP_EVENT1_UNION
 struct description   : NP_RAMP_EVENT1 Register structure definition
                        Address Offset:0x0216 Initial:0x00 Width:8
 register description : ramp事件记录寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ldo0_ramp_chg  : 1;  /* bit[0]: LDO0在一次ramp没结束又配置目标电压二次RAMP事件。
                                                          0：没有发生过该事件；
                                                          1：发生过该事件。 */
        unsigned char  np_ldo32_ramp_chg : 1;  /* bit[1]: LDO32在一次ramp没结束又配置目标电压二次RAMP事件。
                                                          0：没有发生过该事件；
                                                          1：发生过该事件。 */
        unsigned char  np_ldo43_ramp_chg : 1;  /* bit[2]: LDO43在一次ramp没结束又配置目标电压二次RAMP事件。
                                                          0：没有发生过该事件；
                                                          1：发生过该事件。 */
        unsigned char  np_ldo44_ramp_chg : 1;  /* bit[3]: LDO44在一次ramp没结束又配置目标电压二次RAMP事件。
                                                          0：没有发生过该事件；
                                                          1：发生过该事件。 */
        unsigned char  np_ldo45_ramp_chg : 1;  /* bit[4]: LDO45在一次ramp没结束又配置目标电压二次RAMP事件。
                                                          0：没有发生过该事件；
                                                          1：发生过该事件。 */
        unsigned char  np_ldo51_ramp_chg : 1;  /* bit[5]: LDO51在一次ramp没结束又配置目标电压二次RAMP事件。
                                                          0：没有发生过该事件；
                                                          1：发生过该事件。 */
        unsigned char  np_ldo56_ramp_chg : 1;  /* bit[6]: LDO56在一次ramp没结束又配置目标电压二次RAMP事件。
                                                          0：没有发生过该事件；
                                                          1：发生过该事件。 */
        unsigned char  reserved          : 1;  /* bit[7]: 保留。 */
    } reg;
} PMIC_NP_RAMP_EVENT1_UNION;
#endif
#define PMIC_NP_RAMP_EVENT1_np_ldo0_ramp_chg_START   (0)
#define PMIC_NP_RAMP_EVENT1_np_ldo0_ramp_chg_END     (0)
#define PMIC_NP_RAMP_EVENT1_np_ldo32_ramp_chg_START  (1)
#define PMIC_NP_RAMP_EVENT1_np_ldo32_ramp_chg_END    (1)
#define PMIC_NP_RAMP_EVENT1_np_ldo43_ramp_chg_START  (2)
#define PMIC_NP_RAMP_EVENT1_np_ldo43_ramp_chg_END    (2)
#define PMIC_NP_RAMP_EVENT1_np_ldo44_ramp_chg_START  (3)
#define PMIC_NP_RAMP_EVENT1_np_ldo44_ramp_chg_END    (3)
#define PMIC_NP_RAMP_EVENT1_np_ldo45_ramp_chg_START  (4)
#define PMIC_NP_RAMP_EVENT1_np_ldo45_ramp_chg_END    (4)
#define PMIC_NP_RAMP_EVENT1_np_ldo51_ramp_chg_START  (5)
#define PMIC_NP_RAMP_EVENT1_np_ldo51_ramp_chg_END    (5)
#define PMIC_NP_RAMP_EVENT1_np_ldo56_ramp_chg_START  (6)
#define PMIC_NP_RAMP_EVENT1_np_ldo56_ramp_chg_END    (6)


/*****************************************************************************
 struct               : PMIC_NP_RAMP_EVENT2_UNION
 struct description   : NP_RAMP_EVENT2 Register structure definition
                        Address Offset:0x0217 Initial:0x00 Width:8
 register description : ramp异常事件记录寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_buck0_ramp_eco  : 1;  /* bit[0]: ramp异常事件：RAMP调压时，系统进入ECO。
                                                           BUCK40的RAMP异常事件。
                                                           0：没有发生过该事件；
                                                           1：发生过该事件。 */
        unsigned char  np_buck1_ramp_eco  : 1;  /* bit[1]: ramp异常事件：RAMP调压时，系统进入ECO。
                                                           BUCK1的RAMP异常事件。
                                                           0：没有发生过该事件；
                                                           1：发生过该事件。 */
        unsigned char  np_buck5_ramp_eco  : 1;  /* bit[2]: ramp异常事件：RAMP调压时，系统进入ECO。
                                                           BUCK5的RAMP异常事件。
                                                           0：没有发生过该事件；
                                                           1：发生过该事件。 */
        unsigned char  np_buck6_ramp_eco  : 1;  /* bit[3]: ramp异常事件：RAMP调压时，系统进入ECO。
                                                           BUCK6的RAMP异常事件。
                                                           0：没有发生过该事件；
                                                           1：发生过该事件。 */
        unsigned char  np_buck7_ramp_eco  : 1;  /* bit[4]: ramp异常事件：RAMP调压时，系统进入ECO。
                                                           BUCK7的RAMP异常事件。
                                                           0：没有发生过该事件；
                                                           1：发生过该事件。 */
        unsigned char  np_buck9_ramp_eco  : 1;  /* bit[5]: ramp异常事件：RAMP调压时，系统进入ECO。
                                                           BUCK9的RAMP异常事件。
                                                           0：没有发生过该事件；
                                                           1：发生过该事件。 */
        unsigned char  np_buck13_ramp_eco : 1;  /* bit[6]: ramp异常事件：RAMP调压时，系统进入ECO。
                                                           BUCK13的RAMP异常事件。
                                                           0：没有发生过该事件；
                                                           1：发生过该事件。 */
        unsigned char  reserved           : 1;  /* bit[7]: 保留。 */
    } reg;
} PMIC_NP_RAMP_EVENT2_UNION;
#endif
#define PMIC_NP_RAMP_EVENT2_np_buck0_ramp_eco_START   (0)
#define PMIC_NP_RAMP_EVENT2_np_buck0_ramp_eco_END     (0)
#define PMIC_NP_RAMP_EVENT2_np_buck1_ramp_eco_START   (1)
#define PMIC_NP_RAMP_EVENT2_np_buck1_ramp_eco_END     (1)
#define PMIC_NP_RAMP_EVENT2_np_buck5_ramp_eco_START   (2)
#define PMIC_NP_RAMP_EVENT2_np_buck5_ramp_eco_END     (2)
#define PMIC_NP_RAMP_EVENT2_np_buck6_ramp_eco_START   (3)
#define PMIC_NP_RAMP_EVENT2_np_buck6_ramp_eco_END     (3)
#define PMIC_NP_RAMP_EVENT2_np_buck7_ramp_eco_START   (4)
#define PMIC_NP_RAMP_EVENT2_np_buck7_ramp_eco_END     (4)
#define PMIC_NP_RAMP_EVENT2_np_buck9_ramp_eco_START   (5)
#define PMIC_NP_RAMP_EVENT2_np_buck9_ramp_eco_END     (5)
#define PMIC_NP_RAMP_EVENT2_np_buck13_ramp_eco_START  (6)
#define PMIC_NP_RAMP_EVENT2_np_buck13_ramp_eco_END    (6)


/*****************************************************************************
 struct               : PMIC_NP_RAMP_EVENT3_UNION
 struct description   : NP_RAMP_EVENT3 Register structure definition
                        Address Offset:0x0218 Initial:0x00 Width:8
 register description : ramp异常事件记录寄存器3。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ldo0_ramp_eco  : 1;  /* bit[0]: ramp异常事件：RAMP调压时，系统进入ECO。
                                                          LDO0的RAMP异常事件。
                                                          0：没有发生过该事件；
                                                          1：发生过该事件。 */
        unsigned char  np_ldo32_ramp_eco : 1;  /* bit[1]: ramp异常事件：RAMP调压时，系统进入ECO。
                                                          LDO32的RAMP异常事件。
                                                          0：没有发生过该事件；
                                                          1：发生过该事件。 */
        unsigned char  np_ldo43_ramp_eco : 1;  /* bit[2]: ramp异常事件：RAMP调压时，系统进入ECO。
                                                          LDO43的RAMP异常事件。
                                                          0：没有发生过该事件；
                                                          1：发生过该事件。 */
        unsigned char  np_ldo44_ramp_eco : 1;  /* bit[3]: ramp异常事件：RAMP调压时，系统进入ECO。
                                                          LDO44的RAMP异常事件。
                                                          0：没有发生过该事件；
                                                          1：发生过该事件。 */
        unsigned char  np_ldo45_ramp_eco : 1;  /* bit[4]: ramp异常事件：RAMP调压时，系统进入ECO。
                                                          LDO45的RAMP异常事件。
                                                          0：没有发生过该事件；
                                                          1：发生过该事件。 */
        unsigned char  np_ldo51_ramp_eco : 1;  /* bit[5]: ramp异常事件：RAMP调压时，系统进入ECO。
                                                          LDO51的RAMP异常事件。
                                                          0：没有发生过该事件；
                                                          1：发生过该事件。 */
        unsigned char  np_ldo56_ramp_eco : 1;  /* bit[6]: ramp异常事件：RAMP调压时，系统进入ECO。
                                                          LDO56的RAMP异常事件。
                                                          0：没有发生过该事件；
                                                          1：发生过该事件。 */
        unsigned char  reserved          : 1;  /* bit[7]: 保留。 */
    } reg;
} PMIC_NP_RAMP_EVENT3_UNION;
#endif
#define PMIC_NP_RAMP_EVENT3_np_ldo0_ramp_eco_START   (0)
#define PMIC_NP_RAMP_EVENT3_np_ldo0_ramp_eco_END     (0)
#define PMIC_NP_RAMP_EVENT3_np_ldo32_ramp_eco_START  (1)
#define PMIC_NP_RAMP_EVENT3_np_ldo32_ramp_eco_END    (1)
#define PMIC_NP_RAMP_EVENT3_np_ldo43_ramp_eco_START  (2)
#define PMIC_NP_RAMP_EVENT3_np_ldo43_ramp_eco_END    (2)
#define PMIC_NP_RAMP_EVENT3_np_ldo44_ramp_eco_START  (3)
#define PMIC_NP_RAMP_EVENT3_np_ldo44_ramp_eco_END    (3)
#define PMIC_NP_RAMP_EVENT3_np_ldo45_ramp_eco_START  (4)
#define PMIC_NP_RAMP_EVENT3_np_ldo45_ramp_eco_END    (4)
#define PMIC_NP_RAMP_EVENT3_np_ldo51_ramp_eco_START  (5)
#define PMIC_NP_RAMP_EVENT3_np_ldo51_ramp_eco_END    (5)
#define PMIC_NP_RAMP_EVENT3_np_ldo56_ramp_eco_START  (6)
#define PMIC_NP_RAMP_EVENT3_np_ldo56_ramp_eco_END    (6)


/*****************************************************************************
 struct               : PMIC_NP_SOH_RECORD_UNION
 struct description   : NP_SOH_RECORD Register structure definition
                        Address Offset:0x0219 Initial:0x00 Width:8
 register description : SOH高阈值事件记录。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reserved_0     : 1;  /* bit[0]  : 保留。 */
        unsigned char  reserved_1     : 1;  /* bit[1]  : 保留。 */
        unsigned char  np_soh_vbat_uv : 1;  /* bit[2]  : SOH VBAT欠压异常事件记录寄存器。
                                                         0：没有发生过该事件；
                                                         1：发生过该事件。  */
        unsigned char  reserved_2     : 1;  /* bit[3]  : 保留。 */
        unsigned char  reserved_3     : 1;  /* bit[4]  : 保留。 */
        unsigned char  reserved_4     : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_SOH_RECORD_UNION;
#endif
#define PMIC_NP_SOH_RECORD_np_soh_vbat_uv_START  (2)
#define PMIC_NP_SOH_RECORD_np_soh_vbat_uv_END    (2)


/*****************************************************************************
 struct               : PMIC_NP_COUL_RECORD0_UNION
 struct description   : NP_COUL_RECORD0 Register structure definition
                        Address Offset:0x021B Initial:0x00 Width:8
 register description : COUL 关机OCV事件记录寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ldo26_ocp_ocv             : 1;  /* bit[0]: 库仑计关机OCV，LDO26输出过载事件记录寄存器。
                                                                     0：没有发生过该事件；
                                                                     1：发生过该事件。 */
        unsigned char  np_buck3_scp_ocv             : 1;  /* bit[1]: 库仑计关机OCV，BUCK3输出短路事件记录寄存器。
                                                                     0：没有发生过该事件；
                                                                     1：发生过该事件。 */
        unsigned char  np_buck3_ocp_ocv             : 1;  /* bit[2]: 库仑计关机OCV，BUCK3输出过载事件记录寄存器。
                                                                     0：没有发生过该事件；
                                                                     1：发生过该事件。 */
        unsigned char  np_pmud_short_ocv            : 1;  /* bit[3]: 库仑计关机OCV，pmud输出短路事件记录寄存器。
                                                                     0：没有发生过该事件；
                                                                     1：发生过该事件。 */
        unsigned char  np_pmuh_short_ocv            : 1;  /* bit[4]: 库仑计关机OCV，pmuh输出短路事件记录寄存器。
                                                                     0：没有发生过该事件；
                                                                     1：发生过该事件。 */
        unsigned char  np_vsys_pwroff_abs_d20nr_ocv : 1;  /* bit[5]: 库仑计关机OCV，绝对欠压事件。
                                                                     0：没有发生过该事件；
                                                                     1：发生过该事件。 */
        unsigned char  np_vsys_pwroff_deb_d80mr_ocv : 1;  /* bit[6]: 库仑计关机OCV，去抖欠压事件(上升沿去抖80ms，时间可配)。
                                                                     0：没有发生过该事件；
                                                                     1：发生过该事件。 */
        unsigned char  reserved                     : 1;  /* bit[7]: 保留。 */
    } reg;
} PMIC_NP_COUL_RECORD0_UNION;
#endif
#define PMIC_NP_COUL_RECORD0_np_ldo26_ocp_ocv_START              (0)
#define PMIC_NP_COUL_RECORD0_np_ldo26_ocp_ocv_END                (0)
#define PMIC_NP_COUL_RECORD0_np_buck3_scp_ocv_START              (1)
#define PMIC_NP_COUL_RECORD0_np_buck3_scp_ocv_END                (1)
#define PMIC_NP_COUL_RECORD0_np_buck3_ocp_ocv_START              (2)
#define PMIC_NP_COUL_RECORD0_np_buck3_ocp_ocv_END                (2)
#define PMIC_NP_COUL_RECORD0_np_pmud_short_ocv_START             (3)
#define PMIC_NP_COUL_RECORD0_np_pmud_short_ocv_END               (3)
#define PMIC_NP_COUL_RECORD0_np_pmuh_short_ocv_START             (4)
#define PMIC_NP_COUL_RECORD0_np_pmuh_short_ocv_END               (4)
#define PMIC_NP_COUL_RECORD0_np_vsys_pwroff_abs_d20nr_ocv_START  (5)
#define PMIC_NP_COUL_RECORD0_np_vsys_pwroff_abs_d20nr_ocv_END    (5)
#define PMIC_NP_COUL_RECORD0_np_vsys_pwroff_deb_d80mr_ocv_START  (6)
#define PMIC_NP_COUL_RECORD0_np_vsys_pwroff_deb_d80mr_ocv_END    (6)


/*****************************************************************************
 struct               : PMIC_NP_COUL_RECORD1_UNION
 struct description   : NP_COUL_RECORD1 Register structure definition
                        Address Offset:0x021C Initial:0x00 Width:8
 register description : COUL 关机OCV事件记录寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ldo27_ocp_ocv    : 1;  /* bit[0]: 库仑计OCV。LDO27输出过载事件记录寄存器。
                                                            0：没有发生过该事件；
                                                            1：发生过该事件。 */
        unsigned char  np_pmuh_ocp_ocv     : 1;  /* bit[1]: 库仑计OCV。pmuh输出过载事件记录寄存器。
                                                            0：没有发生过该事件；
                                                            1：发生过该事件。 */
        unsigned char  np_avdd_osc_vld_ocv : 1;  /* bit[2]: 库仑计OCV，AVDD_OSC电源异常事件（下降沿去抖20ns）：
                                                            0：没有发生过该事件；
                                                            1：发生过该事件。 */
        unsigned char  np_thsd_otmp140_ocv : 1;  /* bit[3]: 库仑计OCV，过温140度事件(上升沿去抖1ms)。
                                                            0：没有发生过该事件；
                                                            1：发生过该事件。 */
        unsigned char  np_thsd_otmp125_ocv : 1;  /* bit[4]: 库仑计OCV，过温125度下电事件(上升沿去抖1ms)。
                                                            0：没有发生过该事件；
                                                            1：发生过该事件。 */
        unsigned char  np_vsys_ov_ocv      : 1;  /* bit[5]: 库仑计OCV过压事件(上升沿去抖200us)。
                                                            0：没有发生过该事件；
                                                            1：发生过该事件。 */
        unsigned char  np_buck2_scp_ocv    : 1;  /* bit[6]: 库仑计OCV，BUCK2输出短路事件记录寄存器。
                                                            0：没有发生过该事件；
                                                            1：发生过该事件。 */
        unsigned char  np_buck2_ocp_ocv    : 1;  /* bit[7]: 库仑计关机OCV，BUCK2输出过载事件记录寄存器。
                                                            0：没有发生过该事件；
                                                            1：发生过该事件。 */
    } reg;
} PMIC_NP_COUL_RECORD1_UNION;
#endif
#define PMIC_NP_COUL_RECORD1_np_ldo27_ocp_ocv_START     (0)
#define PMIC_NP_COUL_RECORD1_np_ldo27_ocp_ocv_END       (0)
#define PMIC_NP_COUL_RECORD1_np_pmuh_ocp_ocv_START      (1)
#define PMIC_NP_COUL_RECORD1_np_pmuh_ocp_ocv_END        (1)
#define PMIC_NP_COUL_RECORD1_np_avdd_osc_vld_ocv_START  (2)
#define PMIC_NP_COUL_RECORD1_np_avdd_osc_vld_ocv_END    (2)
#define PMIC_NP_COUL_RECORD1_np_thsd_otmp140_ocv_START  (3)
#define PMIC_NP_COUL_RECORD1_np_thsd_otmp140_ocv_END    (3)
#define PMIC_NP_COUL_RECORD1_np_thsd_otmp125_ocv_START  (4)
#define PMIC_NP_COUL_RECORD1_np_thsd_otmp125_ocv_END    (4)
#define PMIC_NP_COUL_RECORD1_np_vsys_ov_ocv_START       (5)
#define PMIC_NP_COUL_RECORD1_np_vsys_ov_ocv_END         (5)
#define PMIC_NP_COUL_RECORD1_np_buck2_scp_ocv_START     (6)
#define PMIC_NP_COUL_RECORD1_np_buck2_scp_ocv_END       (6)
#define PMIC_NP_COUL_RECORD1_np_buck2_ocp_ocv_START     (7)
#define PMIC_NP_COUL_RECORD1_np_buck2_ocp_ocv_END       (7)


/*****************************************************************************
 struct               : PMIC_NP_COUL_RECORD2_UNION
 struct description   : NP_COUL_RECORD2 Register structure definition
                        Address Offset:0x021D Initial:0x00 Width:8
 register description : COUL 关机OCV事件记录寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_buckboost_ocp_ocv : 1;  /* bit[0]  : 库仑计OCV，内部BUCKBOOST输出过载事件记录寄存器。
                                                               0：没有发生过该事件；
                                                               1：发生过该事件。 */
        unsigned char  np_buckboost_scp_ocv : 1;  /* bit[1]  : 库仑计OCV，内部BUCKBOOST输出短路事件记录寄存器。
                                                               0：没有发生过该事件；
                                                               1：发生过该事件。 */
        unsigned char  np_buckboost_ovp_ocv : 1;  /* bit[2]  : 库仑计OCV，内部BUCKBOOST输出OVP事件记录寄存器。
                                                               0：没有发生过该事件；
                                                               1：发生过该事件。 */
        unsigned char  reserved             : 5;  /* bit[3-7]: 保留。 */
    } reg;
} PMIC_NP_COUL_RECORD2_UNION;
#endif
#define PMIC_NP_COUL_RECORD2_np_buckboost_ocp_ocv_START  (0)
#define PMIC_NP_COUL_RECORD2_np_buckboost_ocp_ocv_END    (0)
#define PMIC_NP_COUL_RECORD2_np_buckboost_scp_ocv_START  (1)
#define PMIC_NP_COUL_RECORD2_np_buckboost_scp_ocv_END    (1)
#define PMIC_NP_COUL_RECORD2_np_buckboost_ovp_ocv_START  (2)
#define PMIC_NP_COUL_RECORD2_np_buckboost_ovp_ocv_END    (2)


/*****************************************************************************
 struct               : PMIC_NP_PS_RECORD_UNION
 struct description   : NP_PS_RECORD Register structure definition
                        Address Offset:0x021E Initial:0x00 Width:8
 register description : PowerSequence事件记录。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ps_out_of_order : 1;  /* bit[0]  : SOC侧没有按照软件约束，在当前PS执行过程中又发送新的PS指令指示信号，即发送PS出现乱序事件记录。
                                                             0：没有发生过该事件；
                                                             1：发生过该事件。  */
        unsigned char  reserved           : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_NP_PS_RECORD_UNION;
#endif
#define PMIC_NP_PS_RECORD_np_ps_out_of_order_START  (0)
#define PMIC_NP_PS_RECORD_np_ps_out_of_order_END    (0)


/*****************************************************************************
 struct               : PMIC_NP_FAULT_RECORD_UNION
 struct description   : NP_FAULT_RECORD Register structure definition
                        Address Offset:0x021F Initial:0x00 Width:8
 register description : 外部扩展芯片异常事件记录。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_fault_n : 1;  /* bit[0]  : 外部扩展芯片异常上报FAULT_S_N异常事件记录寄存器。
                                                     0：没有发生过该事件；
                                                     1：发生过该事件。  */
        unsigned char  reserved   : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_NP_FAULT_RECORD_UNION;
#endif
#define PMIC_NP_FAULT_RECORD_np_fault_n_START  (0)
#define PMIC_NP_FAULT_RECORD_np_fault_n_END    (0)


/*****************************************************************************
 struct               : PMIC_NP_VSYS_SURGE_RECORD_UNION
 struct description   : NP_VSYS_SURGE_RECORD Register structure definition
                        Address Offset:0x0220 Initial:0x00 Width:8
 register description : VSYS浪涌电压检测异常事件记录寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_vsys_surge_d20nr : 1;  /* bit[0]  : VSYS发生浪涌异常事件记录寄存器。
                                                              0：没有发生过该事件；
                                                              1：发生过该事件。  */
        unsigned char  reserved            : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_NP_VSYS_SURGE_RECORD_UNION;
#endif
#define PMIC_NP_VSYS_SURGE_RECORD_np_vsys_surge_d20nr_START  (0)
#define PMIC_NP_VSYS_SURGE_RECORD_np_vsys_surge_d20nr_END    (0)


/*****************************************************************************
 struct               : PMIC_NP_VSYS_DROP_RECORD_UNION
 struct description   : NP_VSYS_DROP_RECORD Register structure definition
                        Address Offset:0x0225 Initial:0x00 Width:8
 register description : VSYS跌落电压检测异常事件记录寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_vsys_drop_r : 1;  /* bit[0]  : VSYS跌落电压检测异常事件记录寄存器。
                                                         0：没有发生过该事件；
                                                         1：发生过该事件。  */
        unsigned char  reserved       : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_NP_VSYS_DROP_RECORD_UNION;
#endif
#define PMIC_NP_VSYS_DROP_RECORD_np_vsys_drop_r_START  (0)
#define PMIC_NP_VSYS_DROP_RECORD_np_vsys_drop_r_END    (0)




/****************************************************************************
                     (5/17) XOADC
 ****************************************************************************/
/*****************************************************************************
 struct               : PMIC_XOADC_PWRUP_CALI_END_UNION
 struct description   : XOADC_PWRUP_CALI_END Register structure definition
                        Address Offset:0x03A0 Initial:0x00 Width:8
 register description : ADC硬件自校准结束指示寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xoadc_pwrup_cali_end : 1;  /* bit[0]  : 0：自动校准未完成 
                                                               1：自动校准完成 */
        unsigned char  reserved             : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_XOADC_PWRUP_CALI_END_UNION;
#endif
#define PMIC_XOADC_PWRUP_CALI_END_xoadc_pwrup_cali_end_START  (0)
#define PMIC_XOADC_PWRUP_CALI_END_xoadc_pwrup_cali_end_END    (0)


/*****************************************************************************
 struct               : PMIC_XOADC_AUTOCALI_AVE0_UNION
 struct description   : XOADC_AUTOCALI_AVE0 Register structure definition
                        Address Offset:0x03A1 Initial:0x00 Width:8
 register description : ADC硬件自校准平均值寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xoadc_autocali_ave0_l : 8;  /* bit[0-7]: XOADC 1.6V基准 硬件自校准平均值,低8bit。 */
    } reg;
} PMIC_XOADC_AUTOCALI_AVE0_UNION;
#endif
#define PMIC_XOADC_AUTOCALI_AVE0_xoadc_autocali_ave0_l_START  (0)
#define PMIC_XOADC_AUTOCALI_AVE0_xoadc_autocali_ave0_l_END    (7)


/*****************************************************************************
 struct               : PMIC_XOADC_AUTOCALI_AVE1_UNION
 struct description   : XOADC_AUTOCALI_AVE1 Register structure definition
                        Address Offset:0x03A2 Initial:0x00 Width:8
 register description : ADC硬件自校准平均值寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xoadc_autocali_ave0_h : 8;  /* bit[0-7]: XOADC 1.6V基准 硬件自校准平均值,高8bit。 */
    } reg;
} PMIC_XOADC_AUTOCALI_AVE1_UNION;
#endif
#define PMIC_XOADC_AUTOCALI_AVE1_xoadc_autocali_ave0_h_START  (0)
#define PMIC_XOADC_AUTOCALI_AVE1_xoadc_autocali_ave0_h_END    (7)


/*****************************************************************************
 struct               : PMIC_XOADC_AUTOCALI_AVE2_UNION
 struct description   : XOADC_AUTOCALI_AVE2 Register structure definition
                        Address Offset:0x03A3 Initial:0x00 Width:8
 register description : ADC硬件自校准平均值寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xoadc_autocali_ave1_l : 8;  /* bit[0-7]: XOADC 0.2V基准 硬件自校准平均值,低8bit。 */
    } reg;
} PMIC_XOADC_AUTOCALI_AVE2_UNION;
#endif
#define PMIC_XOADC_AUTOCALI_AVE2_xoadc_autocali_ave1_l_START  (0)
#define PMIC_XOADC_AUTOCALI_AVE2_xoadc_autocali_ave1_l_END    (7)


/*****************************************************************************
 struct               : PMIC_XOADC_AUTOCALI_AVE3_UNION
 struct description   : XOADC_AUTOCALI_AVE3 Register structure definition
                        Address Offset:0x03A4 Initial:0x00 Width:8
 register description : ADC硬件自校准平均值寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xoadc_autocali_ave1_h : 8;  /* bit[0-7]: XOADC 0.2V基准 硬件自校准平均值,高8bit。 */
    } reg;
} PMIC_XOADC_AUTOCALI_AVE3_UNION;
#endif
#define PMIC_XOADC_AUTOCALI_AVE3_xoadc_autocali_ave1_h_START  (0)
#define PMIC_XOADC_AUTOCALI_AVE3_xoadc_autocali_ave1_h_END    (7)


/*****************************************************************************
 struct               : PMIC_XOADC_CTRL_UNION
 struct description   : XOADC_CTRL Register structure definition
                        Address Offset:0x03A5 Initial:0x73 Width:8
 register description : XOADC控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xoadc_data_rate_sel : 3;  /* bit[0-2]: 滤波器降采样率选择
                                                              000：64 (75KSPS@4.8M)
                                                              001：128 (37.5KSPS@4.8M)
                                                              010：256 (18.75KSPS@4.8M)
                                                              011：512 (9.375KSPS@4.8M) 默认
                                                              100：1024 (4687.5SPS@4.8M)
                                                              101：2048 (2343.75SPS@4.8M)
                                                              其他：512 (9.375KSPS@4.8M)
                                                              该寄存器的默认值可以通过OTP+预修调寄存的方式选择：
                                                              000：默认值为3'b011
                                                              001：默认值为3'b000
                                                              010：默认值为3'b001
                                                              011：默认值为3'b010
                                                              100：默认值为3'b100
                                                              101：默认值为3'b101
                                                              其他：默认值为3'b011 */
        unsigned char  xoadc_sdm_clk_sel   : 1;  /* bit[3]  : XOADC 采样时钟频率选择
                                                              1：2.4MHz 
                                                              0：4.8MHz
                                                              该寄存器的默认值可以通过OTP+预修调寄存的方式选择：
                                                              0：默认值是1'b0
                                                              1：默认值是1'b1 */
        unsigned char  xoadc_chop_fre_sel  : 2;  /* bit[4-5]: （≤9.375KSPS@4.8M ）
                                                              00：37.5KHz
                                                              01：18.75Khz
                                                              10：75Khz
                                                              11：150Khz
                                                              （18.75KSPS@4.8M ）
                                                              00：37.5KHz
                                                              01：37.5Khz
                                                              10：75Khz
                                                              11：150Khz
                                                              （37.5KSPS@4.8M ）
                                                              00：150KHz
                                                              01：75Khz
                                                              10：150Khz
                                                              11：150Khz
                                                              （75KSPS@4.8M ）
                                                              均为150Khz；
                                                              当采样频率减半，以上对应关系都同比例减半 */
        unsigned char  xoadc_chop_en       : 1;  /* bit[6]  : XOADC输入buffer的chopper使能：
                                                              0：disable；
                                                              1：enable 。 */
        unsigned char  reserved            : 1;  /* bit[7]  : 保留。 */
    } reg;
} PMIC_XOADC_CTRL_UNION;
#endif
#define PMIC_XOADC_CTRL_xoadc_data_rate_sel_START  (0)
#define PMIC_XOADC_CTRL_xoadc_data_rate_sel_END    (2)
#define PMIC_XOADC_CTRL_xoadc_sdm_clk_sel_START    (3)
#define PMIC_XOADC_CTRL_xoadc_sdm_clk_sel_END      (3)
#define PMIC_XOADC_CTRL_xoadc_chop_fre_sel_START   (4)
#define PMIC_XOADC_CTRL_xoadc_chop_fre_sel_END     (5)
#define PMIC_XOADC_CTRL_xoadc_chop_en_START        (6)
#define PMIC_XOADC_CTRL_xoadc_chop_en_END          (6)


/*****************************************************************************
 struct               : PMIC_XOADC_SAMP_PHASE_UNION
 struct description   : XOADC_SAMP_PHASE Register structure definition
                        Address Offset:0x03A6 Initial:0x01 Width:8
 register description : XOADC优化debug寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xoadc_samp_phase_sel : 1;  /* bit[0]  : 选择时钟上升沿还是下降沿采样模拟输入码流，默认上升沿采样；
                                                               0：下降沿；
                                                               1：上升沿 */
        unsigned char  reserved             : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_XOADC_SAMP_PHASE_UNION;
#endif
#define PMIC_XOADC_SAMP_PHASE_xoadc_samp_phase_sel_START  (0)
#define PMIC_XOADC_SAMP_PHASE_xoadc_samp_phase_sel_END    (0)


/*****************************************************************************
 struct               : PMIC_XOADC_OPT_0_UNION
 struct description   : XOADC_OPT_0 Register structure definition
                        Address Offset:0x03A7 Initial:0xAA Width:8
 register description : XOADC优化配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xoadc_opt_0 : 8;  /* bit[0-7]: 代表xoadc_opt<7:0>
                                                      1.xoadc_opt<1:0>,XOADC 输入buffer偏置电流配置寄存器：
                                                      00：IB=0.25uA； 01：IB=0.5uA； 
                                                      10：IB=1uA； 11：IB=1.5uA
                                                      2.xoadc_opt<3:2>,XOADC 共模偏置运放的偏置电流配置寄存器：
                                                      00：IB=0.25uA； 01：IB=0.5uA； 
                                                      10：IB=1uA； 11：IB=1.5uA
                                                      3.xoadc_opt<5:4>,XOADC SDM第一级积分器的运放偏置电流配置寄存器：
                                                      00：IB=1uA； 01：IB=1.5uA； 
                                                      10：IB=2.5uA； 11：IB=4uA
                                                      4.xoadc_opt<7:6>,XOADC SDM第二级积分器的运放偏置电流配置寄存器：
                                                       00：IB=1uA； 01：IB=1.5uA； 
                                                      10：IB=2.5uA； 11：IB=4uA */
    } reg;
} PMIC_XOADC_OPT_0_UNION;
#endif
#define PMIC_XOADC_OPT_0_xoadc_opt_0_START  (0)
#define PMIC_XOADC_OPT_0_xoadc_opt_0_END    (7)


/*****************************************************************************
 struct               : PMIC_XOADC_OPT_1_UNION
 struct description   : XOADC_OPT_1 Register structure definition
                        Address Offset:0x03A8 Initial:0x0A Width:8
 register description : XOADC优化配置寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xoadc_opt_1 : 6;  /* bit[0-5]: 代表xoadc_opt<13:8>
                                                      5.xoadc_opt<9:8>,XOADC SDM比较器的偏置电流配置寄存器：
                                                       00：IB=1uA； 01：IB=1.5uA； 
                                                      10：IB=2.5uA； 11：IB=4uA
                                                      6. xoadc_opt<11:10>，XOADC SDM比全差分运放的偏置电流配置寄存器：
                                                      00：IB=1uA； 01：IB=1.5uA； 
                                                      10：IB=2.5uA； 11：IB=4uA
                                                      7. xoadc_opt<12>，XOADC抗混叠滤波器使能寄存器：
                                                      0：disable 1：enable filter
                                                      8.xoadc_opt<13>，XOADC输入buffer选择寄存器：
                                                      0：输入有buffer； 1：输入不经过buffer
                                                      该寄存器的默认值可以通过OTP（xoadc_opt[13:12]）+预修调寄存的方式选择：
                                                      00:默认值是6'b001010
                                                      01:默认值是6'b000010
                                                      10:默认值是6'b000110
                                                      11:默认值是6'b001110 */
        unsigned char  reserved    : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_XOADC_OPT_1_UNION;
#endif
#define PMIC_XOADC_OPT_1_xoadc_opt_1_START  (0)
#define PMIC_XOADC_OPT_1_xoadc_opt_1_END    (5)


/*****************************************************************************
 struct               : PMIC_XOADC_AIN_SEL_UNION
 struct description   : XOADC_AIN_SEL Register structure definition
                        Address Offset:0x03A9 Initial:0x00 Width:8
 register description : ADC通道选择寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xoadc_ain_sel : 3;  /* bit[0-2]: XOADC输入通道选择：
                                                        000：XOADC_IN；
                                                        001~011：内部浮空；
                                                        100：内部1.6V校准通道；
                                                        101：内部0.9V校准通道；
                                                        110：内部0.2V校准通道；
                                                        111：no use */
        unsigned char  reserved      : 5;  /* bit[3-7]: 保留。 */
    } reg;
} PMIC_XOADC_AIN_SEL_UNION;
#endif
#define PMIC_XOADC_AIN_SEL_xoadc_ain_sel_START  (0)
#define PMIC_XOADC_AIN_SEL_xoadc_ain_sel_END    (2)


/*****************************************************************************
 struct               : PMIC_XOADC_CFG0_UNION
 struct description   : XOADC_CFG0 Register structure definition
                        Address Offset:0x03AA Initial:0x0F Width:8
 register description : XOADC模拟配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xoadc_res_sel    : 4;  /* bit[0-3]: XOADC 电阻档位选择：
                                                           4'b0000：内置100KΩ
                                                           4'b0001：内置2KΩ(高阻)
                                                           4'b0010：内置30KΩ
                                                           4'b0011：内置10KΩ
                                                           4'b0100：内置20KΩ
                                                           4'b0101：内置50KΩ
                                                           4'b0110：内置150KΩ(高阻) 
                                                           4'b0111：内置200KΩ
                                                           4'b1000：内置1MΩ
                                                           4'b1001：内置400KΩ
                                                           4'b1010：外部电阻1
                                                           4'b1011：外部电阻1
                                                           4'b1100：外部电阻1
                                                           其它：NC */
        unsigned char  reserved_0       : 1;  /* bit[4-4]: 保留。 */
        unsigned char  xoadc_smp_mod    : 1;  /* bit[5-5]: XOADC采样方式选择：
                                                           1'b0：双端采样； 
                                                           1'b1：单端采样； */
        unsigned char  xoadc_pseudo_sel : 1;  /* bit[6-6]: 伪差分pga参考电压选择：
                                                           1'b0：GND；
                                                           1'b1：VCM； */
        unsigned char  reserved_1       : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_XOADC_CFG0_UNION;
#endif
#define PMIC_XOADC_CFG0_xoadc_res_sel_START     (0)
#define PMIC_XOADC_CFG0_xoadc_res_sel_END       (3)
#define PMIC_XOADC_CFG0_xoadc_smp_mod_START     (5)
#define PMIC_XOADC_CFG0_xoadc_smp_mod_END       (5)
#define PMIC_XOADC_CFG0_xoadc_pseudo_sel_START  (6)
#define PMIC_XOADC_CFG0_xoadc_pseudo_sel_END    (6)


/*****************************************************************************
 struct               : PMIC_XOADC_RESERVE0_UNION
 struct description   : XOADC_RESERVE0 Register structure definition
                        Address Offset:0x03AB Initial:0x00 Width:8
 register description : XOADC模拟保留寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xoadc_reserve0 : 8;  /* bit[0-7]: XOADC预留寄存器0：
                                                         bit<7:6> :
                                                         xoadc pga chopper频率设置
                                                         2’b00:75KHz； 2’b01:150KHz； 2’b10:37.5KHz； 2’b11:18.75KHz
                                                         bit<5>:
                                                         xoadc pga chopper功能屏蔽，1有效
                                                         bit<4>:
                                                         复用SDM 1bit码流到HK13（管脚待定）,1有效；
                                                         bit<3:1>: 
                                                         3’b100，复用ADC 输入buffer输出到HK9（管脚待定），1有效；
                                                         3'b101，复用ADC共模电压输出到HK10（管脚待定），1有效；
                                                         3'b110，复用DSM的正、负输入端到HK11、HK12（管脚待定），1有效；
                                                         其它码值，no use
                                                         bit<0>:
                                                         xoadc pga powerdown，1有效 */
    } reg;
} PMIC_XOADC_RESERVE0_UNION;
#endif
#define PMIC_XOADC_RESERVE0_xoadc_reserve0_START  (0)
#define PMIC_XOADC_RESERVE0_xoadc_reserve0_END    (7)


/*****************************************************************************
 struct               : PMIC_XOADC_RESERVE1_UNION
 struct description   : XOADC_RESERVE1 Register structure definition
                        Address Offset:0x03AC Initial:0x00 Width:8
 register description : XOADC模拟保留寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xoadc_reserve1 : 8;  /* bit[0-7]: XOADC预留寄存器1； */
    } reg;
} PMIC_XOADC_RESERVE1_UNION;
#endif
#define PMIC_XOADC_RESERVE1_xoadc_reserve1_START  (0)
#define PMIC_XOADC_RESERVE1_xoadc_reserve1_END    (7)


/*****************************************************************************
 struct               : PMIC_XOADC_WIFI_ANA_EN_UNION
 struct description   : XOADC_WIFI_ANA_EN Register structure definition
                        Address Offset:0x03B5 Initial:0x00 Width:8
 register description : WIFI侧配置XOADC使能。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  wifi_xoadc_ana_en : 1;  /* bit[0]  : wifi配置XOADC模拟部分使能信号（对于SOC，此寄存器为只读，禁止写）
                                                            1：XOADC开始工作
                                                            0：XOADC停止工作； */
        unsigned char  reserved          : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_XOADC_WIFI_ANA_EN_UNION;
#endif
#define PMIC_XOADC_WIFI_ANA_EN_wifi_xoadc_ana_en_START  (0)
#define PMIC_XOADC_WIFI_ANA_EN_wifi_xoadc_ana_en_END    (0)


/*****************************************************************************
 struct               : PMIC_XOADC_SOC_ANA_EN_UNION
 struct description   : XOADC_SOC_ANA_EN Register structure definition
                        Address Offset:0x03B6 Initial:0x00 Width:8
 register description : SOC侧配置XOADC使能。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  soc_initial      : 1;  /* bit[0]  : wifi配置XOADC模拟部分使能信号（对于WIFI，此寄存器为只读，禁止写）
                                                           1：SOC 上电基础配置完毕
                                                           0：SOC未进行上电基础配置； */
        unsigned char  soc_xoadc_ana_en : 1;  /* bit[1]  : soc配置XOADC模拟部分使能信号（对于wifi此寄存器为只读，禁止写）
                                                           1：XOADC开始工作
                                                           0：XOADC停止工作； */
        unsigned char  reserved         : 6;  /* bit[2-7]: 保留。 */
    } reg;
} PMIC_XOADC_SOC_ANA_EN_UNION;
#endif
#define PMIC_XOADC_SOC_ANA_EN_soc_initial_START       (0)
#define PMIC_XOADC_SOC_ANA_EN_soc_initial_END         (0)
#define PMIC_XOADC_SOC_ANA_EN_soc_xoadc_ana_en_START  (1)
#define PMIC_XOADC_SOC_ANA_EN_soc_xoadc_ana_en_END    (1)


/*****************************************************************************
 struct               : PMIC_XOADC_STATE_UNION
 struct description   : XOADC_STATE Register structure definition
                        Address Offset:0x03B7 Initial:0x00 Width:8
 register description : XOADC状态指示寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  data_valid           : 1;  /* bit[0]  : xoadc数据稳定指示信号
                                                               0：数据不稳定
                                                               1：数据稳定 */
        unsigned char  soc_initial_ro       : 1;  /* bit[1]  : wifi配置XOADC模拟部分使能信号（对于WIFI，此寄存器为只读，禁止写）
                                                               1：SOC 上电基础配置完毕
                                                               0：SOC未进行上电基础配置； */
        unsigned char  soc_xoadc_ana_en_ro  : 1;  /* bit[2]  : soc配置XOADC模拟部分使能信号（对于wifi此寄存器为只读，禁止写）
                                                               1：XOADC开始工作
                                                               0：XOADC停止工作； */
        unsigned char  wifi_xoadc_ana_en_ro : 1;  /* bit[3]  : wifi配置XOADC模拟部分使能信号（对于SOC，此寄存器为只读，禁止写）
                                                               1：XOADC开始工作
                                                               0：XOADC停止工作； */
        unsigned char  soc_xoadc_cfg_en_ro  : 2;  /* bit[4-5]: soc基础配置保护信号（对于wifi此寄存器为只读，禁止写） */
        unsigned char  wifi_xoadc_cfg_en_ro : 2;  /* bit[6-7]: wifi基础配置保护信号（对于SOC，此寄存器为只读，禁止写） */
    } reg;
} PMIC_XOADC_STATE_UNION;
#endif
#define PMIC_XOADC_STATE_data_valid_START            (0)
#define PMIC_XOADC_STATE_data_valid_END              (0)
#define PMIC_XOADC_STATE_soc_initial_ro_START        (1)
#define PMIC_XOADC_STATE_soc_initial_ro_END          (1)
#define PMIC_XOADC_STATE_soc_xoadc_ana_en_ro_START   (2)
#define PMIC_XOADC_STATE_soc_xoadc_ana_en_ro_END     (2)
#define PMIC_XOADC_STATE_wifi_xoadc_ana_en_ro_START  (3)
#define PMIC_XOADC_STATE_wifi_xoadc_ana_en_ro_END    (3)
#define PMIC_XOADC_STATE_soc_xoadc_cfg_en_ro_START   (4)
#define PMIC_XOADC_STATE_soc_xoadc_cfg_en_ro_END     (5)
#define PMIC_XOADC_STATE_wifi_xoadc_cfg_en_ro_START  (6)
#define PMIC_XOADC_STATE_wifi_xoadc_cfg_en_ro_END    (7)


/*****************************************************************************
 struct               : PMIC_XOADC_DATA0_UNION
 struct description   : XOADC_DATA0 Register structure definition
                        Address Offset:0x03B8 Initial:0x00 Width:8
 register description : ADC采样值寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xoadc_data_0 : 8;  /* bit[0-7]: XOADC电路采样值低8bit。 */
    } reg;
} PMIC_XOADC_DATA0_UNION;
#endif
#define PMIC_XOADC_DATA0_xoadc_data_0_START  (0)
#define PMIC_XOADC_DATA0_xoadc_data_0_END    (7)


/*****************************************************************************
 struct               : PMIC_XOADC_DATA1_UNION
 struct description   : XOADC_DATA1 Register structure definition
                        Address Offset:0x03B9 Initial:0x00 Width:8
 register description : ADC采样值寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xoadc_data_1 : 8;  /* bit[0-7]: XOADC电路采样值高8bit。 */
    } reg;
} PMIC_XOADC_DATA1_UNION;
#endif
#define PMIC_XOADC_DATA1_xoadc_data_1_START  (0)
#define PMIC_XOADC_DATA1_xoadc_data_1_END    (7)


/*****************************************************************************
 struct               : PMIC_XOADC_CALI_DATA0_UNION
 struct description   : XOADC_CALI_DATA0 Register structure definition
                        Address Offset:0x03BA Initial:0x00 Width:8
 register description : ADC校准值寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xoadc_cali_data_0 : 8;  /* bit[0-7]: XOADC电路校准值低8bit。 */
    } reg;
} PMIC_XOADC_CALI_DATA0_UNION;
#endif
#define PMIC_XOADC_CALI_DATA0_xoadc_cali_data_0_START  (0)
#define PMIC_XOADC_CALI_DATA0_xoadc_cali_data_0_END    (7)


/*****************************************************************************
 struct               : PMIC_XOADC_CALI_DATA1_UNION
 struct description   : XOADC_CALI_DATA1 Register structure definition
                        Address Offset:0x03BB Initial:0x00 Width:8
 register description : ADC校准值寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xoadc_cali_data_1 : 8;  /* bit[0-7]: XOADC电路校准值高8bit。 */
    } reg;
} PMIC_XOADC_CALI_DATA1_UNION;
#endif
#define PMIC_XOADC_CALI_DATA1_xoadc_cali_data_1_START  (0)
#define PMIC_XOADC_CALI_DATA1_xoadc_cali_data_1_END    (7)


/*****************************************************************************
 struct               : PMIC_XOADC_CFG_EN_UNION
 struct description   : XOADC_CFG_EN Register structure definition
                        Address Offset:0x03BC Initial:0x00 Width:8
 register description : XOADC控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  soc_xoadc_cfg_en  : 2;  /* bit[0-1]: soc基础配置保护信号（对于wifi此寄存器为只读，禁止写） */
        unsigned char  wifi_xoadc_cfg_en : 2;  /* bit[2-3]: wifi基础配置保护信号（对于soc此寄存器为只读，禁止写） */
        unsigned char  reserved          : 4;  /* bit[4-7]: 保留。 */
    } reg;
} PMIC_XOADC_CFG_EN_UNION;
#endif
#define PMIC_XOADC_CFG_EN_soc_xoadc_cfg_en_START   (0)
#define PMIC_XOADC_CFG_EN_soc_xoadc_cfg_en_END     (1)
#define PMIC_XOADC_CFG_EN_wifi_xoadc_cfg_en_START  (2)
#define PMIC_XOADC_CFG_EN_wifi_xoadc_cfg_en_END    (3)


/*****************************************************************************
 struct               : PMIC_XOADC_LOOP_EN_UNION
 struct description   : XOADC_LOOP_EN Register structure definition
                        Address Offset:0x03BD Initial:0xAC Width:8
 register description : XOADC循环轮询模式使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xoadc_loop_en : 8;  /* bit[0-7]: soc配置XOADC循环轮训模式和单次采样模式选择寄存器（对于wifi此寄存器不可读，不可写；SOC可读可写）
                                                        0xAC：XOADC单次采样模式；
                                                        0x5A：XOADC循环轮训模式。
                                                        注：配置其他值，XOADC模式不改变。 */
    } reg;
} PMIC_XOADC_LOOP_EN_UNION;
#endif
#define PMIC_XOADC_LOOP_EN_xoadc_loop_en_START  (0)
#define PMIC_XOADC_LOOP_EN_xoadc_loop_en_END    (7)


/*****************************************************************************
 struct               : PMIC_XOADC_LOOP_TIME_UNION
 struct description   : XOADC_LOOP_TIME Register structure definition
                        Address Offset:0x03BE Initial:0x02 Width:8
 register description : XOADC循环轮询模式定时寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xoadc_loop_time : 2;  /* bit[0-1]: soc配置XOADC循环模式定时循环检测时间（对于wifi此寄存器为不可读，不可写；SOC可读可写）
                                                          2'b00:25ms
                                                          2'b01:50ms
                                                          2'b10:100ms
                                                          2'b11:250ms */
        unsigned char  reserved        : 6;  /* bit[2-7]: reserved */
    } reg;
} PMIC_XOADC_LOOP_TIME_UNION;
#endif
#define PMIC_XOADC_LOOP_TIME_xoadc_loop_time_START  (0)
#define PMIC_XOADC_LOOP_TIME_xoadc_loop_time_END    (1)


/*****************************************************************************
 struct               : PMIC_XOADC_ARB_DEBUG_UNION
 struct description   : XOADC_ARB_DEBUG Register structure definition
                        Address Offset:0x03C0 Initial:0x00 Width:8
 register description : XOADC接口仲裁结果指示寄存器（用于软件debug）。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  abnm_cfg       : 2;  /* bit[0-1]: 00：SOC侧与wifi均未提起基础配置仲裁，仲裁给默认的SOC侧 01：SOC侧获得基础配置仲裁 10：wifi侧获得基础配置仲裁 11：SOC侧与wifi提起基础配置仲裁冲突，仲裁给默认的SOC侧 */
        unsigned char  data_valid_ori : 1;  /* bit[2]  : 原始data_valid信号 */
        unsigned char  abnm_info      : 1;  /* bit[3]  : 仲裁请求异常指示 */
        unsigned char  reserved       : 4;  /* bit[4-7]: 保留。 */
    } reg;
} PMIC_XOADC_ARB_DEBUG_UNION;
#endif
#define PMIC_XOADC_ARB_DEBUG_abnm_cfg_START        (0)
#define PMIC_XOADC_ARB_DEBUG_abnm_cfg_END          (1)
#define PMIC_XOADC_ARB_DEBUG_data_valid_ori_START  (2)
#define PMIC_XOADC_ARB_DEBUG_data_valid_ori_END    (2)
#define PMIC_XOADC_ARB_DEBUG_abnm_info_START       (3)
#define PMIC_XOADC_ARB_DEBUG_abnm_info_END         (3)


/*****************************************************************************
 struct               : PMIC_XOADC_CTRL_S_UNION
 struct description   : XOADC_CTRL_S Register structure definition
                        Address Offset:0x03C1 Initial:0x73 Width:8
 register description : XOADC控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xoadc_data_rate_sel_s : 3;  /* bit[0-2]: 滤波器降采样率选择
                                                                000：64 (75KSPS@4.8M)
                                                                001：128 (37.5KSPS@4.8M)
                                                                010：256 (18.75KSPS@4.8M)
                                                                011：512 (9.375KSPS@4.8M) 默认
                                                                100：1024 (4687.5SPS@4.8M)
                                                                101：2048 (2343.75SPS@4.8M)
                                                                其他：512 (9.375KSPS@4.8M) */
        unsigned char  xoadc_sdm_clk_sel_s   : 1;  /* bit[3]  : XOADC 采样时钟频率选择
                                                                1:2.4MHz 
                                                                0:4.8MHz */
        unsigned char  xoadc_chop_fre_sel_s  : 2;  /* bit[4-5]: （≤9.375KSPS@4.8M ）
                                                                00：37.5KHz
                                                                01：18.75Khz
                                                                10：75Khz
                                                                11：150Khz
                                                                （18.75KSPS@4.8M ）
                                                                00：37.5KHz
                                                                01：37.5Khz
                                                                10：75Khz
                                                                11：150Khz
                                                                （37.5KSPS@4.8M ）
                                                                00：150KHz
                                                                01：75Khz
                                                                10：150Khz
                                                                11：150Khz
                                                                （75KSPS@4.8M ）
                                                                均为150Khz；
                                                                当采样频率减半，以上对应关系都同比例减半 */
        unsigned char  xoadc_chop_en_s       : 1;  /* bit[6]  : XOADC输入buffer的chopper使能：
                                                                0：disable
                                                                1：enable  */
        unsigned char  reserved              : 1;  /* bit[7]  : 保留。 */
    } reg;
} PMIC_XOADC_CTRL_S_UNION;
#endif
#define PMIC_XOADC_CTRL_S_xoadc_data_rate_sel_s_START  (0)
#define PMIC_XOADC_CTRL_S_xoadc_data_rate_sel_s_END    (2)
#define PMIC_XOADC_CTRL_S_xoadc_sdm_clk_sel_s_START    (3)
#define PMIC_XOADC_CTRL_S_xoadc_sdm_clk_sel_s_END      (3)
#define PMIC_XOADC_CTRL_S_xoadc_chop_fre_sel_s_START   (4)
#define PMIC_XOADC_CTRL_S_xoadc_chop_fre_sel_s_END     (5)
#define PMIC_XOADC_CTRL_S_xoadc_chop_en_s_START        (6)
#define PMIC_XOADC_CTRL_S_xoadc_chop_en_s_END          (6)


/*****************************************************************************
 struct               : PMIC_XOADC_SAMP_PHASE_S_UNION
 struct description   : XOADC_SAMP_PHASE_S Register structure definition
                        Address Offset:0x03C2 Initial:0x01 Width:8
 register description : XOADC优化debug寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xoadc_samp_phase_sel_s : 1;  /* bit[0]  : 选择时钟上升沿还是下降沿采样模拟输入码流，默认上升沿采样；
                                                                 0：下降沿；
                                                                 1：上升沿。 */
        unsigned char  reserved               : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_XOADC_SAMP_PHASE_S_UNION;
#endif
#define PMIC_XOADC_SAMP_PHASE_S_xoadc_samp_phase_sel_s_START  (0)
#define PMIC_XOADC_SAMP_PHASE_S_xoadc_samp_phase_sel_s_END    (0)


/*****************************************************************************
 struct               : PMIC_XOADC_OPT_0_S_UNION
 struct description   : XOADC_OPT_0_S Register structure definition
                        Address Offset:0x03C3 Initial:0xAA Width:8
 register description : XOADC优化配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xoadc_opt_0_s : 8;  /* bit[0-7]: 代表xoadc_opt<7:0>
                                                        1.xoadc_opt<1:0>,XOADC 输入buffer偏置电流配置寄存器：
                                                        00：IB=0.25uA； 01：IB=0.5uA； 
                                                        10：IB=1uA； 11：IB=1.5uA
                                                        2.xoadc_opt<3:2>,XOADC 共模偏置运放的偏置电流配置寄存器：
                                                        00：IB=0.25uA； 01：IB=0.5uA； 
                                                        10：IB=1uA； 11：IB=1.5uA
                                                        3.xoadc_opt<5:4>,XOADC SDM第一级积分器的运放偏置电流配置寄存器：
                                                        00：IB=1uA； 01：IB=1.5uA； 
                                                        10：IB=2.5uA； 11：IB=4uA
                                                        4.xoadc_opt<7:6>,XOADC SDM第二级积分器的运放偏置电流配置寄存器：
                                                        00：IB=1uA； 01：IB=1.5uA； 
                                                        10：IB=2.5uA； 11：IB=4uA */
    } reg;
} PMIC_XOADC_OPT_0_S_UNION;
#endif
#define PMIC_XOADC_OPT_0_S_xoadc_opt_0_s_START  (0)
#define PMIC_XOADC_OPT_0_S_xoadc_opt_0_s_END    (7)


/*****************************************************************************
 struct               : PMIC_XOADC_OPT_1_S_UNION
 struct description   : XOADC_OPT_1_S Register structure definition
                        Address Offset:0x03C4 Initial:0x0A Width:8
 register description : XOADC优化配置寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xoadc_opt_1_s : 6;  /* bit[0-5]: 代表xoadc_opt<13:8>
                                                        5.xoadc_opt<9:8>,XOADC SDM比较器的偏置电流配置寄存器：
                                                         00：IB=1uA； 01：IB=1.5uA； 
                                                        10：IB=2.5uA； 11：IB=4uA
                                                        6. xoadc_opt<11:10>，XOADC SDM比全差分运放的偏置电流配置寄存器：
                                                        00：IB=1uA； 01：IB=1.5uA； 
                                                        10：IB=2.5uA； 11：IB=4uA
                                                        7. xoadc_opt<12>，XOADC抗混叠滤波器使能寄存器：
                                                        0：disable 1：enable filter
                                                        8.xoadc_opt<13>，XOADC输入buffer选择寄存器：
                                                        0：输入有buffer； 1：输入不经过buffer
                                                        该寄存器的默认值与xoadc_opt_1寄存器相同。 */
        unsigned char  reserved      : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_XOADC_OPT_1_S_UNION;
#endif
#define PMIC_XOADC_OPT_1_S_xoadc_opt_1_s_START  (0)
#define PMIC_XOADC_OPT_1_S_xoadc_opt_1_s_END    (5)


/*****************************************************************************
 struct               : PMIC_XOADC_AIN_SEL_S_UNION
 struct description   : XOADC_AIN_SEL_S Register structure definition
                        Address Offset:0x03C5 Initial:0x00 Width:8
 register description : ADC通道选择寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xoadc_ain_sel_s : 3;  /* bit[0-2]: 通道选择：
                                                          000:HK3
                                                          001:HK11
                                                          010:HK10
                                                          011:HK9
                                                          100:1.6V基准/XOADC
                                                          101:0.9V基准/XOADC
                                                          110:0.2V基准/XOADC
                                                          111:no use */
        unsigned char  reserved        : 5;  /* bit[3-7]: 保留。 */
    } reg;
} PMIC_XOADC_AIN_SEL_S_UNION;
#endif
#define PMIC_XOADC_AIN_SEL_S_xoadc_ain_sel_s_START  (0)
#define PMIC_XOADC_AIN_SEL_S_xoadc_ain_sel_s_END    (2)


/*****************************************************************************
 struct               : PMIC_XOADC_CFG0_S_UNION
 struct description   : XOADC_CFG0_S Register structure definition
                        Address Offset:0x03C6 Initial:0x0F Width:8
 register description : XOADC模拟配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xoadc_res_sel_s    : 4;  /* bit[0-3]: XOADC 电阻档位选择：
                                                             4'b0000：内置100KΩ
                                                             4'b0001：内置2KΩ(高阻)
                                                             4'b0010：内置30KΩ
                                                             4'b0011：内置10KΩ
                                                             4'b0100：内置20KΩ
                                                             4'b0101：内置50KΩ
                                                             4'b0110：内置150KΩ(高阻) 
                                                             4'b0111：内置200KΩ
                                                             4'b1000：内置1MΩ
                                                             4'b1001：内置400KΩ
                                                             4'b1010：外部电阻1
                                                             4'b1011：外部电阻1
                                                             4'b1100：外部电阻1
                                                             其它：NC */
        unsigned char  reserved_0         : 1;  /* bit[4-4]: 保留。 */
        unsigned char  xoadc_smp_mod_s    : 1;  /* bit[5-5]: XOADC采样方式选择：
                                                             1'b0：双端采样； 
                                                             1'b1：单端采样； */
        unsigned char  xoadc_pseudo_sel_s : 1;  /* bit[6-6]: 伪差分pga参考电压选择：
                                                             1'b0：GND；
                                                             1'b1：VCM； */
        unsigned char  reserved_1         : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_XOADC_CFG0_S_UNION;
#endif
#define PMIC_XOADC_CFG0_S_xoadc_res_sel_s_START     (0)
#define PMIC_XOADC_CFG0_S_xoadc_res_sel_s_END       (3)
#define PMIC_XOADC_CFG0_S_xoadc_smp_mod_s_START     (5)
#define PMIC_XOADC_CFG0_S_xoadc_smp_mod_s_END       (5)
#define PMIC_XOADC_CFG0_S_xoadc_pseudo_sel_s_START  (6)
#define PMIC_XOADC_CFG0_S_xoadc_pseudo_sel_s_END    (6)


/*****************************************************************************
 struct               : PMIC_XOADC_RESERVE0_S_UNION
 struct description   : XOADC_RESERVE0_S Register structure definition
                        Address Offset:0x03C7 Initial:0x00 Width:8
 register description : XOADC模拟保留寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xoadc_reserve0_s : 8;  /* bit[0-7]: XOADC预留寄存器0：
                                                           bit<7:6> :
                                                           xoadc pga chopper频率设置
                                                           2’b00:75KHz； 2’b01:150KHz； 2’b10:37.5KHz； 2’b11:18.75KHz
                                                           bit<5>:
                                                           xoadc pga chopper功能屏蔽，1有效
                                                           bit<4>:
                                                           复用SDM 1bit码流到HK13（管脚待定）,1有效；
                                                           bit<3:1>: 
                                                           3’b100，复用ADC 输入buffer输出到HK9（管脚待定），1有效；
                                                           3'b101，复用ADC共模电压输出到HK10（管脚待定），1有效；
                                                           3'b110，复用DSM的正、负输入端到HK11、HK12（管脚待定），1有效；
                                                           其它码值，no use
                                                           bit<0>:
                                                           xoadc pga powerdown，1有效 */
    } reg;
} PMIC_XOADC_RESERVE0_S_UNION;
#endif
#define PMIC_XOADC_RESERVE0_S_xoadc_reserve0_s_START  (0)
#define PMIC_XOADC_RESERVE0_S_xoadc_reserve0_s_END    (7)


/*****************************************************************************
 struct               : PMIC_XOADC_RESERVE1_S_UNION
 struct description   : XOADC_RESERVE1_S Register structure definition
                        Address Offset:0x03C8 Initial:0x00 Width:8
 register description : XOADC模拟保留寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xoadc_reserve1_s : 8;  /* bit[0-7]: XOADC预留寄存器1； */
    } reg;
} PMIC_XOADC_RESERVE1_S_UNION;
#endif
#define PMIC_XOADC_RESERVE1_S_xoadc_reserve1_s_START  (0)
#define PMIC_XOADC_RESERVE1_S_xoadc_reserve1_s_END    (7)


/*****************************************************************************
 struct               : PMIC_XOADC_ANA_EN_S_UNION
 struct description   : XOADC_ANA_EN_S Register structure definition
                        Address Offset:0x03D1 Initial:0x00 Width:8
 register description : SOC以及WIFI仲裁后的XOADC使能。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xoadc_ana_en_s : 1;  /* bit[0]  : SOC以及WIFI仲裁后的XOADC使能
                                                         1：XOADC开始工作
                                                         0：XOADC停止工作； */
        unsigned char  reserved       : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_XOADC_ANA_EN_S_UNION;
#endif
#define PMIC_XOADC_ANA_EN_S_xoadc_ana_en_s_START  (0)
#define PMIC_XOADC_ANA_EN_S_xoadc_ana_en_s_END    (0)


/*****************************************************************************
 struct               : PMIC_XOADC_LOOP_STATE_UNION
 struct description   : XOADC_LOOP_STATE Register structure definition
                        Address Offset:0x03D2 Initial:0x04 Width:8
 register description : XOADC循环模式状态指示寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  soc_xoadc_loop_en_ro   : 1;  /* bit[0]  : soc配置XOADC循环模式使能信号（对于wifi此寄存器为只读，禁止写）
                                                                 0x0：XOADC单次采样模式；
                                                                 0x1：XOADC循环采样模式。 */
        unsigned char  soc_xoadc_loop_time_ro : 2;  /* bit[1-2]: soc配置XOADC循环模式定时循环检测时间（对于wifi此寄存器为只读，禁止写）
                                                                 2'b00:25ms
                                                                 2'b01:50ms
                                                                 2'b10:100ms
                                                                 2'b11:250ms */
        unsigned char  reserved               : 5;  /* bit[3-7]: 保留。 */
    } reg;
} PMIC_XOADC_LOOP_STATE_UNION;
#endif
#define PMIC_XOADC_LOOP_STATE_soc_xoadc_loop_en_ro_START    (0)
#define PMIC_XOADC_LOOP_STATE_soc_xoadc_loop_en_ro_END      (0)
#define PMIC_XOADC_LOOP_STATE_soc_xoadc_loop_time_ro_START  (1)
#define PMIC_XOADC_LOOP_STATE_soc_xoadc_loop_time_ro_END    (2)


/*****************************************************************************
 struct               : PMIC_XOADC_VERSION_ID_UNION
 struct description   : XOADC_VERSION_ID Register structure definition
                        Address Offset:0x03D5 Initial:0x00 Width:8
 register description : XOADC版本寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  xoadc_version_id : 8;  /* bit[0-7]: XOADC版本寄存器，bit7~6：指示phone/MBB，bit[5:0]：版本号。
                                                           Hi6421BV100：bit[7:6]=00 phone，bit[5:0]=0 */
    } reg;
} PMIC_XOADC_VERSION_ID_UNION;
#endif
#define PMIC_XOADC_VERSION_ID_xoadc_version_id_START  (0)
#define PMIC_XOADC_VERSION_ID_xoadc_version_id_END    (7)


/*****************************************************************************
 struct               : PMIC_XOADC_SOFT_CFG0_UNION
 struct description   : XOADC_SOFT_CFG0 Register structure definition
                        Address Offset:0x03D7 Initial:0x00 Width:8
 register description : SOC侧软件配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  soft_cfg0 : 8;  /* bit[0-7]: 用于SOC侧记录gain_error的低8bit(对于wifi此寄存器只可读不可写) */
    } reg;
} PMIC_XOADC_SOFT_CFG0_UNION;
#endif
#define PMIC_XOADC_SOFT_CFG0_soft_cfg0_START  (0)
#define PMIC_XOADC_SOFT_CFG0_soft_cfg0_END    (7)


/*****************************************************************************
 struct               : PMIC_XOADC_SOFT_CFG1_UNION
 struct description   : XOADC_SOFT_CFG1 Register structure definition
                        Address Offset:0x03D8 Initial:0x80 Width:8
 register description : SOC侧软件配置寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  soft_cfg1 : 8;  /* bit[0-7]: 用于SOC侧记录gain_error的高8bit(对于wifi此寄存器只可读不可写) */
    } reg;
} PMIC_XOADC_SOFT_CFG1_UNION;
#endif
#define PMIC_XOADC_SOFT_CFG1_soft_cfg1_START  (0)
#define PMIC_XOADC_SOFT_CFG1_soft_cfg1_END    (7)


/*****************************************************************************
 struct               : PMIC_XOADC_SOFT_CFG2_UNION
 struct description   : XOADC_SOFT_CFG2 Register structure definition
                        Address Offset:0x03D9 Initial:0x00 Width:8
 register description : SOC侧软件配置寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  soft_cfg2 : 8;  /* bit[0-7]: 用于SOC侧记录offset的低8bit(对于wifi此寄存器只可读不可写) */
    } reg;
} PMIC_XOADC_SOFT_CFG2_UNION;
#endif
#define PMIC_XOADC_SOFT_CFG2_soft_cfg2_START  (0)
#define PMIC_XOADC_SOFT_CFG2_soft_cfg2_END    (7)


/*****************************************************************************
 struct               : PMIC_XOADC_SOFT_CFG3_UNION
 struct description   : XOADC_SOFT_CFG3 Register structure definition
                        Address Offset:0x03DA Initial:0x00 Width:8
 register description : SOC侧软件配置寄存器3。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  soft_cfg3 : 8;  /* bit[0-7]: 用于SOC侧记录offset的高8bit(对于wifi此寄存器只可读不可写) */
    } reg;
} PMIC_XOADC_SOFT_CFG3_UNION;
#endif
#define PMIC_XOADC_SOFT_CFG3_soft_cfg3_START  (0)
#define PMIC_XOADC_SOFT_CFG3_soft_cfg3_END    (7)


/*****************************************************************************
 struct               : PMIC_XOADC_SOFT_CFG4_UNION
 struct description   : XOADC_SOFT_CFG4 Register structure definition
                        Address Offset:0x03DB Initial:0x00 Width:8
 register description : wifi侧软件配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  soft_cfg4 : 8;  /* bit[0-7]: 用于wifi侧记录gain_error的低8bit（对于soc此寄存器只可读不可写） */
    } reg;
} PMIC_XOADC_SOFT_CFG4_UNION;
#endif
#define PMIC_XOADC_SOFT_CFG4_soft_cfg4_START  (0)
#define PMIC_XOADC_SOFT_CFG4_soft_cfg4_END    (7)


/*****************************************************************************
 struct               : PMIC_XOADC_SOFT_CFG5_UNION
 struct description   : XOADC_SOFT_CFG5 Register structure definition
                        Address Offset:0x03DC Initial:0x80 Width:8
 register description : wifi侧软件配置寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  soft_cfg5 : 8;  /* bit[0-7]: 用于wifi侧记录gain_error的高8bit（对于soc此寄存器只可读不可写） */
    } reg;
} PMIC_XOADC_SOFT_CFG5_UNION;
#endif
#define PMIC_XOADC_SOFT_CFG5_soft_cfg5_START  (0)
#define PMIC_XOADC_SOFT_CFG5_soft_cfg5_END    (7)


/*****************************************************************************
 struct               : PMIC_XOADC_SOFT_CFG6_UNION
 struct description   : XOADC_SOFT_CFG6 Register structure definition
                        Address Offset:0x03DD Initial:0x00 Width:8
 register description : wifi侧软件配置寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  soft_cfg6 : 8;  /* bit[0-7]: 用于wifi侧记录offset的低8bit（对于soc此寄存器只可读不可写） */
    } reg;
} PMIC_XOADC_SOFT_CFG6_UNION;
#endif
#define PMIC_XOADC_SOFT_CFG6_soft_cfg6_START  (0)
#define PMIC_XOADC_SOFT_CFG6_soft_cfg6_END    (7)


/*****************************************************************************
 struct               : PMIC_XOADC_SOFT_CFG7_UNION
 struct description   : XOADC_SOFT_CFG7 Register structure definition
                        Address Offset:0x03DE Initial:0x00 Width:8
 register description : wifi侧软件配置寄存器3。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  soft_cfg7 : 8;  /* bit[0-7]: 用于wifi侧记录offset的高8bit（对于soc此寄存器只可读不可写） */
    } reg;
} PMIC_XOADC_SOFT_CFG7_UNION;
#endif
#define PMIC_XOADC_SOFT_CFG7_soft_cfg7_START  (0)
#define PMIC_XOADC_SOFT_CFG7_soft_cfg7_END    (7)


/*****************************************************************************
 struct               : PMIC_HI110X_RDATA_OUT0_UNION
 struct description   : HI110X_RDATA_OUT0 Register structure definition
                        Address Offset:0x03E3 Initial:0x00 Width:8
 register description : Hi110x读取计数寄存器[7:0]。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hi110x_rdata_out0 : 8;  /* bit[0-7]: RTC的32bit以秒为单位的计数器A[7:0]。（对于soc此寄存器为不可读，不可写） */
    } reg;
} PMIC_HI110X_RDATA_OUT0_UNION;
#endif
#define PMIC_HI110X_RDATA_OUT0_hi110x_rdata_out0_START  (0)
#define PMIC_HI110X_RDATA_OUT0_hi110x_rdata_out0_END    (7)


/*****************************************************************************
 struct               : PMIC_HI110X_RDATA_OUT1_UNION
 struct description   : HI110X_RDATA_OUT1 Register structure definition
                        Address Offset:0x03E4 Initial:0x00 Width:8
 register description : Hi110x读取计数寄存器[15:8]。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hi110x_rdata_out1 : 8;  /* bit[0-7]: RTC的32bit以秒为单位的计数器A[15:8]。
                                                            （对于soc此寄存器为不可读，不可写） */
    } reg;
} PMIC_HI110X_RDATA_OUT1_UNION;
#endif
#define PMIC_HI110X_RDATA_OUT1_hi110x_rdata_out1_START  (0)
#define PMIC_HI110X_RDATA_OUT1_hi110x_rdata_out1_END    (7)


/*****************************************************************************
 struct               : PMIC_HI110X_RDATA_OUT2_UNION
 struct description   : HI110X_RDATA_OUT2 Register structure definition
                        Address Offset:0x03E5 Initial:0x00 Width:8
 register description : Hi110x读取计数寄存器[23:16]。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hi110x_rdata_out2 : 8;  /* bit[0-7]: RTC的32bit以秒为单位的计数器A[23:16]。 */
    } reg;
} PMIC_HI110X_RDATA_OUT2_UNION;
#endif
#define PMIC_HI110X_RDATA_OUT2_hi110x_rdata_out2_START  (0)
#define PMIC_HI110X_RDATA_OUT2_hi110x_rdata_out2_END    (7)


/*****************************************************************************
 struct               : PMIC_HI110X_RDATA_OUT3_UNION
 struct description   : HI110X_RDATA_OUT3 Register structure definition
                        Address Offset:0x03E6 Initial:0x00 Width:8
 register description : Hi110x读取计数寄存器[31:24]。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hi110x_rdata_out3 : 8;  /* bit[0-7]: RTC的32bit以秒为单位的计数器A[31:24]。（对于soc此寄存器为不可读，不可写） */
    } reg;
} PMIC_HI110X_RDATA_OUT3_UNION;
#endif
#define PMIC_HI110X_RDATA_OUT3_hi110x_rdata_out3_START  (0)
#define PMIC_HI110X_RDATA_OUT3_hi110x_rdata_out3_END    (7)


/*****************************************************************************
 struct               : PMIC_HI110X_RDATA_OUT4_UNION
 struct description   : HI110X_RDATA_OUT4 Register structure definition
                        Address Offset:0x03E7 Initial:0x00 Width:8
 register description : Hi110x读取计数寄存器[39:32]。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hi110x_rdata_out4 : 8;  /* bit[0-7]: 19.2MHz周期数的计数器B[7:0]。（对于soc此寄存器为不可读，不可写） */
    } reg;
} PMIC_HI110X_RDATA_OUT4_UNION;
#endif
#define PMIC_HI110X_RDATA_OUT4_hi110x_rdata_out4_START  (0)
#define PMIC_HI110X_RDATA_OUT4_hi110x_rdata_out4_END    (7)


/*****************************************************************************
 struct               : PMIC_HI110X_RDATA_OUT5_UNION
 struct description   : HI110X_RDATA_OUT5 Register structure definition
                        Address Offset:0x03E8 Initial:0x00 Width:8
 register description : Hi110x读取计数寄存器[47:40]。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hi110x_rdata_out5 : 8;  /* bit[0-7]: 19.2MHz周期数的计数器B[15:8]。（对于soc此寄存器为不可读，不可写） */
    } reg;
} PMIC_HI110X_RDATA_OUT5_UNION;
#endif
#define PMIC_HI110X_RDATA_OUT5_hi110x_rdata_out5_START  (0)
#define PMIC_HI110X_RDATA_OUT5_hi110x_rdata_out5_END    (7)


/*****************************************************************************
 struct               : PMIC_HI110X_RDATA_OUT6_UNION
 struct description   : HI110X_RDATA_OUT6 Register structure definition
                        Address Offset:0x03E9 Initial:0x00 Width:8
 register description : Hi110x读取计数寄存器[55:48]。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hi110x_rdata_out6 : 8;  /* bit[0-7]: 19.2MHz周期数的计数器B[23:16]。（对于soc此寄存器为不可读，不可写） */
    } reg;
} PMIC_HI110X_RDATA_OUT6_UNION;
#endif
#define PMIC_HI110X_RDATA_OUT6_hi110x_rdata_out6_START  (0)
#define PMIC_HI110X_RDATA_OUT6_hi110x_rdata_out6_END    (7)


/*****************************************************************************
 struct               : PMIC_HI110X_RDATA_OUT7_UNION
 struct description   : HI110X_RDATA_OUT7 Register structure definition
                        Address Offset:0x03EA Initial:0x00 Width:8
 register description : Hi110x读取计数寄存器[63:56]。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hi110x_rdata_out7 : 2;  /* bit[0-1]: 计数器B计数到4800000该寄存器的值就自动加1，与计数器B一起反映19.2MHz周期个数。计算方法为：hi110x_rdata_out7*4800000+计数器B。 
                                                            bit2~7为常数0。（对于soc此寄存器为不可读，不可写） */
        unsigned char  reserved          : 6;  /* bit[2-7]: 保留。 */
    } reg;
} PMIC_HI110X_RDATA_OUT7_UNION;
#endif
#define PMIC_HI110X_RDATA_OUT7_hi110x_rdata_out7_START  (0)
#define PMIC_HI110X_RDATA_OUT7_hi110x_rdata_out7_END    (1)


/*****************************************************************************
 struct               : PMIC_RTC_LOAD_FLAG_UNION
 struct description   : RTC_LOAD_FLAG Register structure definition
                        Address Offset:0x03EB Initial:0x00 Width:8
 register description : Hi110x_REFRESH数据更新寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  rtc_load_flag : 1;  /* bit[0]  : 表示计数器A是否被软件重新配置，1：被配置了，0：没有。 此寄存器同计数器A,B一同被读取，被读取后清0。此寄存器放在非下电寄存器。（对于soc此寄存器为不可读，不可写） */
        unsigned char  reserved      : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_RTC_LOAD_FLAG_UNION;
#endif
#define PMIC_RTC_LOAD_FLAG_rtc_load_flag_START  (0)
#define PMIC_RTC_LOAD_FLAG_rtc_load_flag_END    (0)


/*****************************************************************************
 struct               : PMIC_HI110X_REFRESH_LOCK_UNION
 struct description   : HI110X_REFRESH_LOCK Register structure definition
                        Address Offset:0x03EC Initial:0x00 Width:8
 register description : Hi110x_REFRESH数据更新lock寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hi110x_refresh_data : 8;  /* bit[0-7]: 110x数据寄存器刷新使能信号，该寄存器写入任意值，110x读数据刷新一次。（对于soc此寄存器为不可读，不可写）
                                                              在读RTC_LOAD_FLAG寄存器和计数器A，B之前需要先写寄存器HI110x_REFRESH_LOCK。 */
    } reg;
} PMIC_HI110X_REFRESH_LOCK_UNION;
#endif
#define PMIC_HI110X_REFRESH_LOCK_hi110x_refresh_data_START  (0)
#define PMIC_HI110X_REFRESH_LOCK_hi110x_refresh_data_END    (7)


/*****************************************************************************
 struct               : PMIC_SPMI_DEBUG0_R_UNION
 struct description   : SPMI_DEBUG0_R Register structure definition
                        Address Offset:0x03EF Initial:0x00 Width:8
 register description : SPMI debug寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spmi_debug0_r : 8;  /* bit[0-7]: SPMI debug寄存器0。 */
    } reg;
} PMIC_SPMI_DEBUG0_R_UNION;
#endif
#define PMIC_SPMI_DEBUG0_R_spmi_debug0_r_START  (0)
#define PMIC_SPMI_DEBUG0_R_spmi_debug0_r_END    (7)


/*****************************************************************************
 struct               : PMIC_SPMI_DEBUG1_R_UNION
 struct description   : SPMI_DEBUG1_R Register structure definition
                        Address Offset:0x03F0 Initial:0xF0 Width:8
 register description : SPMI debug寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spmi_debug1_r : 8;  /* bit[0-7]: SPMI debug寄存器1。 */
    } reg;
} PMIC_SPMI_DEBUG1_R_UNION;
#endif
#define PMIC_SPMI_DEBUG1_R_spmi_debug1_r_START  (0)
#define PMIC_SPMI_DEBUG1_R_spmi_debug1_r_END    (7)


/*****************************************************************************
 struct               : PMIC_SPMI_DEBUG2_R_UNION
 struct description   : SPMI_DEBUG2_R Register structure definition
                        Address Offset:0x03F1 Initial:0x00 Width:8
 register description : SPMI debug寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spmi_debug2_r : 8;  /* bit[0-7]: SPMI debug寄存器2。 */
    } reg;
} PMIC_SPMI_DEBUG2_R_UNION;
#endif
#define PMIC_SPMI_DEBUG2_R_spmi_debug2_r_START  (0)
#define PMIC_SPMI_DEBUG2_R_spmi_debug2_r_END    (7)


/*****************************************************************************
 struct               : PMIC_SPMI_DEBUG3_R_UNION
 struct description   : SPMI_DEBUG3_R Register structure definition
                        Address Offset:0x03F2 Initial:0x00 Width:8
 register description : SPMI debug寄存器3。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spmi_debug3_r : 8;  /* bit[0-7]: SPMI debug寄存器3。 */
    } reg;
} PMIC_SPMI_DEBUG3_R_UNION;
#endif
#define PMIC_SPMI_DEBUG3_R_spmi_debug3_r_START  (0)
#define PMIC_SPMI_DEBUG3_R_spmi_debug3_r_END    (7)


/*****************************************************************************
 struct               : PMIC_SPMI_DEBUG4_R_UNION
 struct description   : SPMI_DEBUG4_R Register structure definition
                        Address Offset:0x03F3 Initial:0x00 Width:8
 register description : SPMI debug寄存器4。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spmi_debug4_r : 8;  /* bit[0-7]: SPMI debug寄存器4。 */
    } reg;
} PMIC_SPMI_DEBUG4_R_UNION;
#endif
#define PMIC_SPMI_DEBUG4_R_spmi_debug4_r_START  (0)
#define PMIC_SPMI_DEBUG4_R_spmi_debug4_r_END    (7)


/*****************************************************************************
 struct               : PMIC_SPMI_DEBUG5_R_UNION
 struct description   : SPMI_DEBUG5_R Register structure definition
                        Address Offset:0x03F4 Initial:0x00 Width:8
 register description : SPMI debug寄存器5。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spmi_debug5_r : 8;  /* bit[0-7]: SPMI debug寄存器5。 */
    } reg;
} PMIC_SPMI_DEBUG5_R_UNION;
#endif
#define PMIC_SPMI_DEBUG5_R_spmi_debug5_r_START  (0)
#define PMIC_SPMI_DEBUG5_R_spmi_debug5_r_END    (7)


/*****************************************************************************
 struct               : PMIC_SPMI_DEBUG6_R_UNION
 struct description   : SPMI_DEBUG6_R Register structure definition
                        Address Offset:0x03F5 Initial:0x00 Width:8
 register description : SPMI debug寄存器6。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spmi_debug6_r : 8;  /* bit[0-7]: SPMI debug寄存器6。 */
    } reg;
} PMIC_SPMI_DEBUG6_R_UNION;
#endif
#define PMIC_SPMI_DEBUG6_R_spmi_debug6_r_START  (0)
#define PMIC_SPMI_DEBUG6_R_spmi_debug6_r_END    (7)


/*****************************************************************************
 struct               : PMIC_SPMI_DEBUG7_R_UNION
 struct description   : SPMI_DEBUG7_R Register structure definition
                        Address Offset:0x03F6 Initial:0x00 Width:8
 register description : SPMI debug寄存器7。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spmi_debug7_r : 8;  /* bit[0-7]: SPMI debug寄存器7。 */
    } reg;
} PMIC_SPMI_DEBUG7_R_UNION;
#endif
#define PMIC_SPMI_DEBUG7_R_spmi_debug7_r_START  (0)
#define PMIC_SPMI_DEBUG7_R_spmi_debug7_r_END    (7)


/*****************************************************************************
 struct               : PMIC_DIG_IO_DS_CFG0_UNION
 struct description   : DIG_IO_DS_CFG0 Register structure definition
                        Address Offset:0x03F7 Initial:0x60 Width:8
 register description : 数字IO驱动配置寄存器0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reserved          : 2;  /* bit[0-1]: 保留。 */
        unsigned char  np_clk32_sys_ds   : 2;  /* bit[2-3]: CLK32_SYS管脚驱动能力预修调配置寄存器：
                                                            2'b00：4mA
                                                            2'b01：8mA
                                                            2'b10：12mA
                                                            2'b11：16mA
                                                            （对于XOSSI、SOC，此寄存器都可读可写） */
        unsigned char  np_spmi_data_ds   : 2;  /* bit[4-5]: SPMI_DATA管脚驱动能力预修调配置寄存器：
                                                            2'b00：4mA
                                                            2'b01：8mA
                                                            2'b10：12mA
                                                            2'b11：16mA
                                                            （对于XOSSI、SOC，此寄存器都可读可写） */
        unsigned char  np_sidekey_irq_ds : 2;  /* bit[6-7]: SIDEKEY_IRQ_N管脚驱动能力预修调配置寄存器：
                                                            2'b00：4mA
                                                            2'b01：8mA
                                                            2'b10：12mA
                                                            2'b11：16mA
                                                            （对于XOSSI、SOC，此寄存器都可读可写） */
    } reg;
} PMIC_DIG_IO_DS_CFG0_UNION;
#endif
#define PMIC_DIG_IO_DS_CFG0_np_clk32_sys_ds_START    (2)
#define PMIC_DIG_IO_DS_CFG0_np_clk32_sys_ds_END      (3)
#define PMIC_DIG_IO_DS_CFG0_np_spmi_data_ds_START    (4)
#define PMIC_DIG_IO_DS_CFG0_np_spmi_data_ds_END      (5)
#define PMIC_DIG_IO_DS_CFG0_np_sidekey_irq_ds_START  (6)
#define PMIC_DIG_IO_DS_CFG0_np_sidekey_irq_ds_END    (7)


/*****************************************************************************
 struct               : PMIC_DIG_IO_DS_CFG1_UNION
 struct description   : DIG_IO_DS_CFG1 Register structure definition
                        Address Offset:0x03F8 Initial:0x04 Width:8
 register description : 数字IO驱动配置寄存器1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_pmu0_irq_n_ds : 2;  /* bit[0-1]: PMU0_IRQ_N管脚驱动能力预修调配置寄存器：
                                                           2'b00：4mA
                                                           2'b01：8mA
                                                           2'b10：12mA
                                                           2'b11：16mA
                                                           （对于XOSSI、SOC，此寄存器都可读可写） */
        unsigned char  np_sys_rst_n_ds  : 2;  /* bit[2-3]: SYS_RST_N管脚驱动能力预修调配置寄存器：
                                                           2'b00：4mA
                                                           2'b01：8mA
                                                           2'b10：12mA
                                                           2'b11：16mA
                                                           （对于XOSSI、SOC，此寄存器都可读可写） */
        unsigned char  reserved         : 2;  /* bit[4-5]: 保留。 */
        unsigned char  np_xoadc_ssi_ds  : 2;  /* bit[6-7]: XOADC_SSI管脚驱动能力预修调配置寄存器：
                                                           2'b00：4mA
                                                           2'b01：8mA
                                                           2'b10：12mA
                                                           2'b11：16mA
                                                           （对于XOSSI、SOC，此寄存器都可读可写） */
    } reg;
} PMIC_DIG_IO_DS_CFG1_UNION;
#endif
#define PMIC_DIG_IO_DS_CFG1_np_pmu0_irq_n_ds_START  (0)
#define PMIC_DIG_IO_DS_CFG1_np_pmu0_irq_n_ds_END    (1)
#define PMIC_DIG_IO_DS_CFG1_np_sys_rst_n_ds_START   (2)
#define PMIC_DIG_IO_DS_CFG1_np_sys_rst_n_ds_END     (3)
#define PMIC_DIG_IO_DS_CFG1_np_xoadc_ssi_ds_START   (6)
#define PMIC_DIG_IO_DS_CFG1_np_xoadc_ssi_ds_END     (7)


/*****************************************************************************
 struct               : PMIC_DIG_IO_DS_CFG2_UNION
 struct description   : DIG_IO_DS_CFG2 Register structure definition
                        Address Offset:0x03F9 Initial:0x01 Width:8
 register description : 数字IO驱动配置寄存器2
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_vbat_drop_irq_ds : 2;  /* bit[0-1]: VBAT_DROP_IRQ管脚驱动能力预修调配置寄存器：
                                                              2'b00：4mA
                                                              2'b01：8mA
                                                              2'b10：12mA
                                                              2'b11：16mA
                                                              （对于XOSSI、SOC，此寄存器都可读可写） */
        unsigned char  reserved            : 6;  /* bit[2-7]: 保留。 */
    } reg;
} PMIC_DIG_IO_DS_CFG2_UNION;
#endif
#define PMIC_DIG_IO_DS_CFG2_np_vbat_drop_irq_ds_START  (0)
#define PMIC_DIG_IO_DS_CFG2_np_vbat_drop_irq_ds_END    (1)


/*****************************************************************************
 struct               : PMIC_DUMMY_XOADC_SSI_UNION
 struct description   : DUMMY_XOADC_SSI Register structure definition
                        Address Offset:0x03FF Initial:0x00 Width:8
 register description : XOADC_SSI接口测试dummy寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sc_dummy_xoadc_ssi : 4;  /* bit[0-3]: XOADC_SSI接口测试dummy寄存器 */
        unsigned char  st_dummy_xoadc_ssi : 4;  /* bit[4-7]: XOADC_SSI接口测试dummy寄存器回读 */
    } reg;
} PMIC_DUMMY_XOADC_SSI_UNION;
#endif
#define PMIC_DUMMY_XOADC_SSI_sc_dummy_xoadc_ssi_START  (0)
#define PMIC_DUMMY_XOADC_SSI_sc_dummy_xoadc_ssi_END    (3)
#define PMIC_DUMMY_XOADC_SSI_st_dummy_xoadc_ssi_START  (4)
#define PMIC_DUMMY_XOADC_SSI_st_dummy_xoadc_ssi_END    (7)




/****************************************************************************
                     (6/17) EFUSE_REG
 ****************************************************************************/
/*****************************************************************************
 struct               : PMIC_EFUSE_LOCK_UNION
 struct description   : EFUSE_LOCK Register structure definition
                        Address Offset:0x0400 Initial:0xAC Width:8
 register description : EFUSE寄存器写屏蔽控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse_lock : 8;  /* bit[0-7]: 为防止软件误写导致系统出错。只有当efuse_lock写为8'h5A的时候，写保护寄存器才允许被一直写入；
                                                     0x5A：锁打开；
                                                     0xAC：锁关闭。
                                                     写入其他值保持。 */
    } reg;
} PMIC_EFUSE_LOCK_UNION;
#endif
#define PMIC_EFUSE_LOCK_efuse_lock_START  (0)
#define PMIC_EFUSE_LOCK_efuse_lock_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE_CLK_CTRL_UNION
 struct description   : EFUSE_CLK_CTRL Register structure definition
                        Address Offset:0x0401 Initial:0xAC Width:8
 register description : 开机态手动读写操作时，EFUSE模块时钟控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse_clk_ctrl : 8;  /* bit[0-7]: 软件方式读写操作中EFUSE时钟门控使能控制信号。
                                                         0xAC：关闭内部EFUSE时钟；
                                                         0x5A：开启内部EFUSE时钟。
                                                         写入其他值无效，该寄存器连续两次写操作至少间隔2个256k周期。 */
    } reg;
} PMIC_EFUSE_CLK_CTRL_UNION;
#endif
#define PMIC_EFUSE_CLK_CTRL_efuse_clk_ctrl_START  (0)
#define PMIC_EFUSE_CLK_CTRL_efuse_clk_ctrl_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE_LOOP_RD_CTRL_UNION
 struct description   : EFUSE_LOOP_RD_CTRL Register structure definition
                        Address Offset:0x0402 Initial:0x00 Width:8
 register description : EFUSE循环读操作控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sc_efuse_loop_rd_ctrl : 1;  /* bit[0]  : 老化测试EFUSE循环读操作控制寄存器。
                                                                0：非循环读；
                                                                1：循环读。 
                                                                注：该寄存器有加锁保护，需要将寄存器efuse_lock配置为8'h5A，此寄存器才能配置生效。  */
        unsigned char  reserved              : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_EFUSE_LOOP_RD_CTRL_UNION;
#endif
#define PMIC_EFUSE_LOOP_RD_CTRL_sc_efuse_loop_rd_ctrl_START  (0)
#define PMIC_EFUSE_LOOP_RD_CTRL_sc_efuse_loop_rd_ctrl_END    (0)


/*****************************************************************************
 struct               : PMIC_EFUSE_WR_PULSE_CTRL_UNION
 struct description   : EFUSE_WR_PULSE_CTRL Register structure definition
                        Address Offset:0x0403 Initial:0x00 Width:8
 register description : EFUSE写pulse控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse_wr_pulse : 1;  /* bit[0]  : 写模式下，自动产生AEN脉冲控制,软件每次向寄存器写1，数字内部自动产生AEN脉冲；
                                                         1'b0：不发起脉冲(默认)；
                                                         1'b1：发起1个高电平AEN写脉冲；
                                                         使用efuse写产生pulse模式时，需要配置寄存器efuse0_prog_sel为写模式，efuse0_inctrl_sel配置为“1”。
                                                         软件约束：两次配置写1的时间间隔需大于6个125K时钟周期；  */
        unsigned char  reserved       : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_EFUSE_WR_PULSE_CTRL_UNION;
#endif
#define PMIC_EFUSE_WR_PULSE_CTRL_efuse_wr_pulse_START  (0)
#define PMIC_EFUSE_WR_PULSE_CTRL_efuse_wr_pulse_END    (0)


/*****************************************************************************
 struct               : PMIC_EFUSE0_D_UNION
 struct description   : EFUSE0_D Register structure definition
                        Address Offset:0x0405 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_data : 8;  /* bit[0-7]: EFUSE0 IP回读数据bit[7:0]。 */
    } reg;
} PMIC_EFUSE0_D_UNION;
#endif
#define PMIC_EFUSE0_D_efuse0_data_START  (0)
#define PMIC_EFUSE0_D_efuse0_data_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_AEN_MODE_UNION
 struct description   : EFUSE0_AEN_MODE Register structure definition
                        Address Offset:0x0406 Initial:0x00 Width:8
 register description : EFUSE0 AEN脉冲产生方式选择寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_aen_mode_sel : 1;  /* bit[0-0]: EFUSE AEN脉冲产生方式选择；
                                                              1'b0：AEN脉冲由寄存器或内部逻辑控制，此时模拟送给数字的efuse_aen_a2d固定为0；
                                                              1'b1：AEN脉冲复用LPDDR_SEL管脚控制产生，通过数模接口efuse_aen_a2d给数字；
                                                              注：该寄存器有加锁保护，需要将寄存器efuse_lock配置为8'h5A，此寄存器才能配置生效。读不受限。  */
        unsigned char  reserved            : 7;  /* bit[1-7]: 保留 */
    } reg;
} PMIC_EFUSE0_AEN_MODE_UNION;
#endif
#define PMIC_EFUSE0_AEN_MODE_efuse0_aen_mode_sel_START  (0)
#define PMIC_EFUSE0_AEN_MODE_efuse0_aen_mode_sel_END    (0)


/*****************************************************************************
 struct               : PMIC_EFUSE0_MODE_CTRL_UNION
 struct description   : EFUSE0_MODE_CTRL Register structure definition
                        Address Offset:0x0407 Initial:0x00 Width:8
 register description : EFUSE0控制寄存器0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_prog_sel   : 1;  /* bit[0-0]: EFUSE0控制模块写模式选择；
                                                            1'b0：写模式无效(默认)；
                                                            1'b1：写模式有效； */
        unsigned char  efuse0_inctrl_sel : 1;  /* bit[1-1]: EFUSE0控制模块自动读选择；
                                                            1'b0：自动读模式(默认)；
                                                            1'b1：手动读模式； */
        unsigned char  reserved          : 6;  /* bit[2-7]: 保留 */
    } reg;
} PMIC_EFUSE0_MODE_CTRL_UNION;
#endif
#define PMIC_EFUSE0_MODE_CTRL_efuse0_prog_sel_START    (0)
#define PMIC_EFUSE0_MODE_CTRL_efuse0_prog_sel_END      (0)
#define PMIC_EFUSE0_MODE_CTRL_efuse0_inctrl_sel_START  (1)
#define PMIC_EFUSE0_MODE_CTRL_efuse0_inctrl_sel_END    (1)


/*****************************************************************************
 struct               : PMIC_EFUSE0_RDEN_CFG_UNION
 struct description   : EFUSE0_RDEN_CFG Register structure definition
                        Address Offset:0x0409 Initial:0x00 Width:8
 register description : EFUSE0读使能控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_rden_cfg : 1;  /* bit[0-0]: 软件配置EFUSE IP读使能信号；
                                                          1'b0：不使能(默认)；
                                                          1'b1：使能；
                                                          efuse0_rden_cfg与efuse0_pgmen不可同时为1； */
        unsigned char  reserved        : 7;  /* bit[1-7]: 保留 */
    } reg;
} PMIC_EFUSE0_RDEN_CFG_UNION;
#endif
#define PMIC_EFUSE0_RDEN_CFG_efuse0_rden_cfg_START  (0)
#define PMIC_EFUSE0_RDEN_CFG_efuse0_rden_cfg_END    (0)


/*****************************************************************************
 struct               : PMIC_EFUSE0_PGMEN_CFG_UNION
 struct description   : EFUSE0_PGMEN_CFG Register structure definition
                        Address Offset:0x040A Initial:0x00 Width:8
 register description : EFUSE0编程使能控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pgmen_cfg : 1;  /* bit[0-0]: 软件配置EFUSE IP编程(写)使能信号；
                                                           1'b0：不使能(默认)；
                                                           1'b1：使能；
                                                           efuse0_rden_cfg与efuse0_pgmen不可同时为1； */
        unsigned char  reserved         : 7;  /* bit[1-7]: 保留 */
    } reg;
} PMIC_EFUSE0_PGMEN_CFG_UNION;
#endif
#define PMIC_EFUSE0_PGMEN_CFG_efuse0_pgmen_cfg_START  (0)
#define PMIC_EFUSE0_PGMEN_CFG_efuse0_pgmen_cfg_END    (0)


/*****************************************************************************
 struct               : PMIC_EFUSE0_AEN_CFG_UNION
 struct description   : EFUSE0_AEN_CFG Register structure definition
                        Address Offset:0x040B Initial:0x00 Width:8
 register description : EFUSE0地址有效控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_aen_cfg : 1;  /* bit[0-0]: 软件配置EFUSE IP地址有效信号；
                                                         1'b0：地址无效(默认)；
                                                         1'b1：地址有效； */
        unsigned char  reserved       : 7;  /* bit[1-7]: 保留 */
    } reg;
} PMIC_EFUSE0_AEN_CFG_UNION;
#endif
#define PMIC_EFUSE0_AEN_CFG_efuse0_aen_cfg_START  (0)
#define PMIC_EFUSE0_AEN_CFG_efuse0_aen_cfg_END    (0)


/*****************************************************************************
 struct               : PMIC_EFUSE0_ADDR_L_UNION
 struct description   : EFUSE0_ADDR_L Register structure definition
                        Address Offset:0x040C Initial:0x00 Width:8
 register description : EFUSE0地址控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_addr_l_cfg : 8;  /* bit[0-7]: 软件配置EFUSE读写地址低8比特,读操作时只有低7bit有效； */
    } reg;
} PMIC_EFUSE0_ADDR_L_UNION;
#endif
#define PMIC_EFUSE0_ADDR_L_efuse0_addr_l_cfg_START  (0)
#define PMIC_EFUSE0_ADDR_L_efuse0_addr_l_cfg_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_ADDR_H_UNION
 struct description   : EFUSE0_ADDR_H Register structure definition
                        Address Offset:0x040D Initial:0x00 Width:8
 register description : EFUSE0地址控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_addr_h_cfg : 2;  /* bit[0-1]: 软件配置EFUSE读写地址高1比特,读操作时无效； */
        unsigned char  reserved          : 6;  /* bit[2-7]: 保留 */
    } reg;
} PMIC_EFUSE0_ADDR_H_UNION;
#endif
#define PMIC_EFUSE0_ADDR_H_efuse0_addr_h_cfg_START  (0)
#define PMIC_EFUSE0_ADDR_H_efuse0_addr_h_cfg_END    (1)


/*****************************************************************************
 struct               : PMIC_EFUSE0_TESTBUS_EN_UNION
 struct description   : EFUSE0_TESTBUS_EN Register structure definition
                        Address Offset:0x040E Initial:0x00 Width:8
 register description : EFUSE0测试使能信号
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_testbus_en : 1;  /* bit[0-0]: EFUSE0测试使能配置：
                                                            1'b0：不使能(默认)
                                                            1'b1：使能 */
        unsigned char  reserved          : 7;  /* bit[1-7]: 保留 */
    } reg;
} PMIC_EFUSE0_TESTBUS_EN_UNION;
#endif
#define PMIC_EFUSE0_TESTBUS_EN_efuse0_testbus_en_START  (0)
#define PMIC_EFUSE0_TESTBUS_EN_efuse0_testbus_en_END    (0)


/*****************************************************************************
 struct               : PMIC_EFUSE0_TESTBUS_SEL_UNION
 struct description   : EFUSE0_TESTBUS_SEL Register structure definition
                        Address Offset:0x040F Initial:0x00 Width:8
 register description : EFUSE0测试选择信号
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_testbus_sel : 8;  /* bit[0-7]: EFUSE0测试选择信号； */
    } reg;
} PMIC_EFUSE0_TESTBUS_SEL_UNION;
#endif
#define PMIC_EFUSE0_TESTBUS_SEL_efuse0_testbus_sel_START  (0)
#define PMIC_EFUSE0_TESTBUS_SEL_efuse0_testbus_sel_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_TESTBUS_DATA_UNION
 struct description   : EFUSE0_TESTBUS_DATA Register structure definition
                        Address Offset:0x0410 Initial:0x00 Width:8
 register description : EFUSE0测试回读数据
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_testbus_data : 8;  /* bit[0-7]: EFUSE0测试回读数据； */
    } reg;
} PMIC_EFUSE0_TESTBUS_DATA_UNION;
#endif
#define PMIC_EFUSE0_TESTBUS_DATA_efuse0_testbus_data_START  (0)
#define PMIC_EFUSE0_TESTBUS_DATA_efuse0_testbus_data_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_PDOB_PRE_ADDR_WE_UNION
 struct description   : EFUSE0_PDOB_PRE_ADDR_WE Register structure definition
                        Address Offset:0x0411 Initial:0x00 Width:8
 register description : EFUSE0预修调地址寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sc_efuse0_trim_pre_addr : 7;  /* bit[0-6]: EFUSE模块预调寄存器地址选择:
                                                                  6'b000000：选择预调寄存器0(bit[7:0])
                                                                  6'b000001：选择预调寄存器1(bit[15:8])
                                                                  …
                                                                  6'b111111：选择预调寄存器63(bit[511:480])
                                                                  默认：0。
                                                                  该项目未使用。 */
        unsigned char  sc_efuse0_trim_pre_we   : 1;  /* bit[7-7]: EFUSE模块预调寄存器写使能，高电平有效，再次写入需先配置为0
                                                                  默认：0
                                                                  该项目未使用。 */
    } reg;
} PMIC_EFUSE0_PDOB_PRE_ADDR_WE_UNION;
#endif
#define PMIC_EFUSE0_PDOB_PRE_ADDR_WE_sc_efuse0_trim_pre_addr_START  (0)
#define PMIC_EFUSE0_PDOB_PRE_ADDR_WE_sc_efuse0_trim_pre_addr_END    (6)
#define PMIC_EFUSE0_PDOB_PRE_ADDR_WE_sc_efuse0_trim_pre_we_START    (7)
#define PMIC_EFUSE0_PDOB_PRE_ADDR_WE_sc_efuse0_trim_pre_we_END      (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_PDOB_PRE_WDATA_UNION
 struct description   : EFUSE0_PDOB_PRE_WDATA Register structure definition
                        Address Offset:0x0412 Initial:0x00 Width:8
 register description : EFUSE0预修调数据寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sc_efuse0_trim_pre_wdata : 8;  /* bit[0-7]: EFUSE模块预调寄存器写入值
                                                                   默认：0。
                                                                   该项目未使用。 */
    } reg;
} PMIC_EFUSE0_PDOB_PRE_WDATA_UNION;
#endif
#define PMIC_EFUSE0_PDOB_PRE_WDATA_sc_efuse0_trim_pre_wdata_START  (0)
#define PMIC_EFUSE0_PDOB_PRE_WDATA_sc_efuse0_trim_pre_wdata_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE_PDOB_SEL_UNION
 struct description   : EFUSE_PDOB_SEL Register structure definition
                        Address Offset:0x0413 Initial:0x00 Width:8
 register description : EFUSE选择信号
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sc_efuse_pdob_sel : 1;  /* bit[0-0]: EFUSE数据寄存器和相应的预修调寄存器选择信号：
                                                            1’b0：修调模式（EFUSE模式）；
                                                            1’b1：寄存器预修调模式（ATE修调用，不对软件与用户开放）；
                                                            默认0。
                                                            注：该寄存器有加锁保护，需要将寄存器efuse_lock配置为8'h5A，此寄存器才能配置生效。 */
        unsigned char  reserved          : 7;  /* bit[1-7]: reserved */
    } reg;
} PMIC_EFUSE_PDOB_SEL_UNION;
#endif
#define PMIC_EFUSE_PDOB_SEL_sc_efuse_pdob_sel_START  (0)
#define PMIC_EFUSE_PDOB_SEL_sc_efuse_pdob_sel_END    (0)


/*****************************************************************************
 struct               : PMIC_EFUSE0_FSM_RESET_UNION
 struct description   : EFUSE0_FSM_RESET Register structure definition
                        Address Offset:0x0414 Initial:0x00 Width:8
 register description : EFUSE0状态机复位寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sc_efuse0_state_reset : 1;  /* bit[0-0]: EFUSE模块状态机复位信号，电平有效（debug使用，不对产品开放）
                                                                1：复位状态机；
                                                                0：不复位状态机；
                                                                默认：0 */
        unsigned char  reserved              : 7;  /* bit[1-7]: reserved */
    } reg;
} PMIC_EFUSE0_FSM_RESET_UNION;
#endif
#define PMIC_EFUSE0_FSM_RESET_sc_efuse0_state_reset_START  (0)
#define PMIC_EFUSE0_FSM_RESET_sc_efuse0_state_reset_END    (0)


/*****************************************************************************
 struct               : PMIC_EFUSE0_0_W_UNION
 struct description   : EFUSE0_0_W Register structure definition
                        Address Offset:0x04A0 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器0，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob0_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob0相或后送到数模接口efuse0_d2a_pdob0 */
    } reg;
} PMIC_EFUSE0_0_W_UNION;
#endif
#define PMIC_EFUSE0_0_W_efuse0_pdob0_w_START  (0)
#define PMIC_EFUSE0_0_W_efuse0_pdob0_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_1_W_UNION
 struct description   : EFUSE0_1_W Register structure definition
                        Address Offset:0x04A1 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器1，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob1_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob1相或后送到数模接口efuse0_d2a_pdob1 */
    } reg;
} PMIC_EFUSE0_1_W_UNION;
#endif
#define PMIC_EFUSE0_1_W_efuse0_pdob1_w_START  (0)
#define PMIC_EFUSE0_1_W_efuse0_pdob1_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_2_W_UNION
 struct description   : EFUSE0_2_W Register structure definition
                        Address Offset:0x04A2 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器2，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob2_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob2相或后送到数模接口efuse0_d2a_pdob2 */
    } reg;
} PMIC_EFUSE0_2_W_UNION;
#endif
#define PMIC_EFUSE0_2_W_efuse0_pdob2_w_START  (0)
#define PMIC_EFUSE0_2_W_efuse0_pdob2_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_3_W_UNION
 struct description   : EFUSE0_3_W Register structure definition
                        Address Offset:0x04A3 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器3，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob3_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob3相或后送到数模接口efuse0_d2a_pdob3 */
    } reg;
} PMIC_EFUSE0_3_W_UNION;
#endif
#define PMIC_EFUSE0_3_W_efuse0_pdob3_w_START  (0)
#define PMIC_EFUSE0_3_W_efuse0_pdob3_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_4_W_UNION
 struct description   : EFUSE0_4_W Register structure definition
                        Address Offset:0x04A4 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器4，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob4_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob4相或后送到数模接口efuse0_d2a_pdob4 */
    } reg;
} PMIC_EFUSE0_4_W_UNION;
#endif
#define PMIC_EFUSE0_4_W_efuse0_pdob4_w_START  (0)
#define PMIC_EFUSE0_4_W_efuse0_pdob4_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_5_W_UNION
 struct description   : EFUSE0_5_W Register structure definition
                        Address Offset:0x04A5 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器5，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob5_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob5相或后送到数模接口efuse0_d2a_pdob5 */
    } reg;
} PMIC_EFUSE0_5_W_UNION;
#endif
#define PMIC_EFUSE0_5_W_efuse0_pdob5_w_START  (0)
#define PMIC_EFUSE0_5_W_efuse0_pdob5_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_6_W_UNION
 struct description   : EFUSE0_6_W Register structure definition
                        Address Offset:0x04A6 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器6，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob6_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob6相或后送到数模接口efuse0_d2a_pdob6 */
    } reg;
} PMIC_EFUSE0_6_W_UNION;
#endif
#define PMIC_EFUSE0_6_W_efuse0_pdob6_w_START  (0)
#define PMIC_EFUSE0_6_W_efuse0_pdob6_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_7_W_UNION
 struct description   : EFUSE0_7_W Register structure definition
                        Address Offset:0x04A7 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器7，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob7_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob7相或后送到数模接口efuse0_d2a_pdob7 */
    } reg;
} PMIC_EFUSE0_7_W_UNION;
#endif
#define PMIC_EFUSE0_7_W_efuse0_pdob7_w_START  (0)
#define PMIC_EFUSE0_7_W_efuse0_pdob7_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_8_W_UNION
 struct description   : EFUSE0_8_W Register structure definition
                        Address Offset:0x04A8 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器8，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob8_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob8相或后送到数模接口efuse0_d2a_pdob8 */
    } reg;
} PMIC_EFUSE0_8_W_UNION;
#endif
#define PMIC_EFUSE0_8_W_efuse0_pdob8_w_START  (0)
#define PMIC_EFUSE0_8_W_efuse0_pdob8_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_9_W_UNION
 struct description   : EFUSE0_9_W Register structure definition
                        Address Offset:0x04A9 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器9，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob9_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob9相或后送到数模接口efuse0_d2a_pdob9 */
    } reg;
} PMIC_EFUSE0_9_W_UNION;
#endif
#define PMIC_EFUSE0_9_W_efuse0_pdob9_w_START  (0)
#define PMIC_EFUSE0_9_W_efuse0_pdob9_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_10_W_UNION
 struct description   : EFUSE0_10_W Register structure definition
                        Address Offset:0x04AA Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器10，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob10_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob10相或后送到数模接口efuse0_d2a_pdob10 */
    } reg;
} PMIC_EFUSE0_10_W_UNION;
#endif
#define PMIC_EFUSE0_10_W_efuse0_pdob10_w_START  (0)
#define PMIC_EFUSE0_10_W_efuse0_pdob10_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_11_W_UNION
 struct description   : EFUSE0_11_W Register structure definition
                        Address Offset:0x04AB Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器11，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob11_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob11相或后送到数模接口efuse0_d2a_pdob11 */
    } reg;
} PMIC_EFUSE0_11_W_UNION;
#endif
#define PMIC_EFUSE0_11_W_efuse0_pdob11_w_START  (0)
#define PMIC_EFUSE0_11_W_efuse0_pdob11_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_12_W_UNION
 struct description   : EFUSE0_12_W Register structure definition
                        Address Offset:0x04AC Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器12，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob12_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob12相或后送到数模接口efuse0_d2a_pdob12 */
    } reg;
} PMIC_EFUSE0_12_W_UNION;
#endif
#define PMIC_EFUSE0_12_W_efuse0_pdob12_w_START  (0)
#define PMIC_EFUSE0_12_W_efuse0_pdob12_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_13_W_UNION
 struct description   : EFUSE0_13_W Register structure definition
                        Address Offset:0x04AD Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器13，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob13_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob13相或后送到数模接口efuse0_d2a_pdob13 */
    } reg;
} PMIC_EFUSE0_13_W_UNION;
#endif
#define PMIC_EFUSE0_13_W_efuse0_pdob13_w_START  (0)
#define PMIC_EFUSE0_13_W_efuse0_pdob13_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_14_W_UNION
 struct description   : EFUSE0_14_W Register structure definition
                        Address Offset:0x04AE Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器14，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob14_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob14相或后送到数模接口efuse0_d2a_pdob14 */
    } reg;
} PMIC_EFUSE0_14_W_UNION;
#endif
#define PMIC_EFUSE0_14_W_efuse0_pdob14_w_START  (0)
#define PMIC_EFUSE0_14_W_efuse0_pdob14_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_15_W_UNION
 struct description   : EFUSE0_15_W Register structure definition
                        Address Offset:0x04AF Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器15，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob15_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob15相或后送到数模接口efuse0_d2a_pdob15 */
    } reg;
} PMIC_EFUSE0_15_W_UNION;
#endif
#define PMIC_EFUSE0_15_W_efuse0_pdob15_w_START  (0)
#define PMIC_EFUSE0_15_W_efuse0_pdob15_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_16_W_UNION
 struct description   : EFUSE0_16_W Register structure definition
                        Address Offset:0x04B0 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器16，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob16_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob16相或后送到数模接口efuse0_d2a_pdob16 */
    } reg;
} PMIC_EFUSE0_16_W_UNION;
#endif
#define PMIC_EFUSE0_16_W_efuse0_pdob16_w_START  (0)
#define PMIC_EFUSE0_16_W_efuse0_pdob16_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_17_W_UNION
 struct description   : EFUSE0_17_W Register structure definition
                        Address Offset:0x04B1 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器17，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob17_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob17相或后送到数模接口efuse0_d2a_pdob17 */
    } reg;
} PMIC_EFUSE0_17_W_UNION;
#endif
#define PMIC_EFUSE0_17_W_efuse0_pdob17_w_START  (0)
#define PMIC_EFUSE0_17_W_efuse0_pdob17_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_18_W_UNION
 struct description   : EFUSE0_18_W Register structure definition
                        Address Offset:0x04B2 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器18，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob18_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob18相或后送到数模接口efuse0_d2a_pdob18 */
    } reg;
} PMIC_EFUSE0_18_W_UNION;
#endif
#define PMIC_EFUSE0_18_W_efuse0_pdob18_w_START  (0)
#define PMIC_EFUSE0_18_W_efuse0_pdob18_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_19_W_UNION
 struct description   : EFUSE0_19_W Register structure definition
                        Address Offset:0x04B3 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器19，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob19_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob19相或后送到数模接口efuse0_d2a_pdob19 */
    } reg;
} PMIC_EFUSE0_19_W_UNION;
#endif
#define PMIC_EFUSE0_19_W_efuse0_pdob19_w_START  (0)
#define PMIC_EFUSE0_19_W_efuse0_pdob19_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_20_W_UNION
 struct description   : EFUSE0_20_W Register structure definition
                        Address Offset:0x04B4 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器20，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob20_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob20相或后送到数模接口efuse0_d2a_pdob20 */
    } reg;
} PMIC_EFUSE0_20_W_UNION;
#endif
#define PMIC_EFUSE0_20_W_efuse0_pdob20_w_START  (0)
#define PMIC_EFUSE0_20_W_efuse0_pdob20_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_21_W_UNION
 struct description   : EFUSE0_21_W Register structure definition
                        Address Offset:0x04B5 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器21，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob21_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob21相或后送到数模接口efuse0_d2a_pdob21 */
    } reg;
} PMIC_EFUSE0_21_W_UNION;
#endif
#define PMIC_EFUSE0_21_W_efuse0_pdob21_w_START  (0)
#define PMIC_EFUSE0_21_W_efuse0_pdob21_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_22_W_UNION
 struct description   : EFUSE0_22_W Register structure definition
                        Address Offset:0x04B6 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器22，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob22_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob22相或后送到数模接口efuse0_d2a_pdob22 */
    } reg;
} PMIC_EFUSE0_22_W_UNION;
#endif
#define PMIC_EFUSE0_22_W_efuse0_pdob22_w_START  (0)
#define PMIC_EFUSE0_22_W_efuse0_pdob22_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_23_W_UNION
 struct description   : EFUSE0_23_W Register structure definition
                        Address Offset:0x04B7 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器23，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob23_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob23相或后送到数模接口efuse0_d2a_pdob23 */
    } reg;
} PMIC_EFUSE0_23_W_UNION;
#endif
#define PMIC_EFUSE0_23_W_efuse0_pdob23_w_START  (0)
#define PMIC_EFUSE0_23_W_efuse0_pdob23_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_24_W_UNION
 struct description   : EFUSE0_24_W Register structure definition
                        Address Offset:0x04B8 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器24，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob24_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob24相或后送到数模接口efuse0_d2a_pdob24 */
    } reg;
} PMIC_EFUSE0_24_W_UNION;
#endif
#define PMIC_EFUSE0_24_W_efuse0_pdob24_w_START  (0)
#define PMIC_EFUSE0_24_W_efuse0_pdob24_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_25_W_UNION
 struct description   : EFUSE0_25_W Register structure definition
                        Address Offset:0x04B9 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器25，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob25_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob25相或后送到数模接口efuse0_d2a_pdob25 */
    } reg;
} PMIC_EFUSE0_25_W_UNION;
#endif
#define PMIC_EFUSE0_25_W_efuse0_pdob25_w_START  (0)
#define PMIC_EFUSE0_25_W_efuse0_pdob25_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_26_W_UNION
 struct description   : EFUSE0_26_W Register structure definition
                        Address Offset:0x04BA Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器26，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob26_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob26相或后送到数模接口efuse0_d2a_pdob26 */
    } reg;
} PMIC_EFUSE0_26_W_UNION;
#endif
#define PMIC_EFUSE0_26_W_efuse0_pdob26_w_START  (0)
#define PMIC_EFUSE0_26_W_efuse0_pdob26_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_27_W_UNION
 struct description   : EFUSE0_27_W Register structure definition
                        Address Offset:0x04BB Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器27，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob27_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob27相或后送到数模接口efuse0_d2a_pdob27 */
    } reg;
} PMIC_EFUSE0_27_W_UNION;
#endif
#define PMIC_EFUSE0_27_W_efuse0_pdob27_w_START  (0)
#define PMIC_EFUSE0_27_W_efuse0_pdob27_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_28_W_UNION
 struct description   : EFUSE0_28_W Register structure definition
                        Address Offset:0x04BC Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器28，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob28_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob28相或后送到数模接口efuse0_d2a_pdob28 */
    } reg;
} PMIC_EFUSE0_28_W_UNION;
#endif
#define PMIC_EFUSE0_28_W_efuse0_pdob28_w_START  (0)
#define PMIC_EFUSE0_28_W_efuse0_pdob28_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_29_W_UNION
 struct description   : EFUSE0_29_W Register structure definition
                        Address Offset:0x04BD Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器29，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob29_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob29相或后送到数模接口efuse0_d2a_pdob29 */
    } reg;
} PMIC_EFUSE0_29_W_UNION;
#endif
#define PMIC_EFUSE0_29_W_efuse0_pdob29_w_START  (0)
#define PMIC_EFUSE0_29_W_efuse0_pdob29_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_30_W_UNION
 struct description   : EFUSE0_30_W Register structure definition
                        Address Offset:0x04BE Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器30，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob30_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob30相或后送到数模接口efuse0_d2a_pdob30 */
    } reg;
} PMIC_EFUSE0_30_W_UNION;
#endif
#define PMIC_EFUSE0_30_W_efuse0_pdob30_w_START  (0)
#define PMIC_EFUSE0_30_W_efuse0_pdob30_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_31_W_UNION
 struct description   : EFUSE0_31_W Register structure definition
                        Address Offset:0x04BF Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器31，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob31_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob31相或后送到数模接口efuse0_d2a_pdob31 */
    } reg;
} PMIC_EFUSE0_31_W_UNION;
#endif
#define PMIC_EFUSE0_31_W_efuse0_pdob31_w_START  (0)
#define PMIC_EFUSE0_31_W_efuse0_pdob31_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_32_W_UNION
 struct description   : EFUSE0_32_W Register structure definition
                        Address Offset:0x04C0 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器32，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob32_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob32相或后送到数模接口efuse0_d2a_pdob32 */
    } reg;
} PMIC_EFUSE0_32_W_UNION;
#endif
#define PMIC_EFUSE0_32_W_efuse0_pdob32_w_START  (0)
#define PMIC_EFUSE0_32_W_efuse0_pdob32_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_33_W_UNION
 struct description   : EFUSE0_33_W Register structure definition
                        Address Offset:0x04C1 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器33，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob33_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob33相或后送到数模接口efuse0_d2a_pdob33 */
    } reg;
} PMIC_EFUSE0_33_W_UNION;
#endif
#define PMIC_EFUSE0_33_W_efuse0_pdob33_w_START  (0)
#define PMIC_EFUSE0_33_W_efuse0_pdob33_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_34_W_UNION
 struct description   : EFUSE0_34_W Register structure definition
                        Address Offset:0x04C2 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器34，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob34_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob34相或后送到数模接口efuse0_d2a_pdob34 */
    } reg;
} PMIC_EFUSE0_34_W_UNION;
#endif
#define PMIC_EFUSE0_34_W_efuse0_pdob34_w_START  (0)
#define PMIC_EFUSE0_34_W_efuse0_pdob34_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_35_W_UNION
 struct description   : EFUSE0_35_W Register structure definition
                        Address Offset:0x04C3 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器35，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob35_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob35相或后送到数模接口efuse0_d2a_pdob35 */
    } reg;
} PMIC_EFUSE0_35_W_UNION;
#endif
#define PMIC_EFUSE0_35_W_efuse0_pdob35_w_START  (0)
#define PMIC_EFUSE0_35_W_efuse0_pdob35_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_36_W_UNION
 struct description   : EFUSE0_36_W Register structure definition
                        Address Offset:0x04C4 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器36，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob36_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob36相或后送到数模接口efuse0_d2a_pdob36 */
    } reg;
} PMIC_EFUSE0_36_W_UNION;
#endif
#define PMIC_EFUSE0_36_W_efuse0_pdob36_w_START  (0)
#define PMIC_EFUSE0_36_W_efuse0_pdob36_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_37_W_UNION
 struct description   : EFUSE0_37_W Register structure definition
                        Address Offset:0x04C5 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器37，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob37_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob37相或后送到数模接口efuse0_d2a_pdob37 */
    } reg;
} PMIC_EFUSE0_37_W_UNION;
#endif
#define PMIC_EFUSE0_37_W_efuse0_pdob37_w_START  (0)
#define PMIC_EFUSE0_37_W_efuse0_pdob37_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_38_W_UNION
 struct description   : EFUSE0_38_W Register structure definition
                        Address Offset:0x04C6 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器38，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob38_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob38相或后送到数模接口efuse0_d2a_pdob38 */
    } reg;
} PMIC_EFUSE0_38_W_UNION;
#endif
#define PMIC_EFUSE0_38_W_efuse0_pdob38_w_START  (0)
#define PMIC_EFUSE0_38_W_efuse0_pdob38_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_39_W_UNION
 struct description   : EFUSE0_39_W Register structure definition
                        Address Offset:0x04C7 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器39，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob39_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob39相或后送到数模接口efuse0_d2a_pdob39 */
    } reg;
} PMIC_EFUSE0_39_W_UNION;
#endif
#define PMIC_EFUSE0_39_W_efuse0_pdob39_w_START  (0)
#define PMIC_EFUSE0_39_W_efuse0_pdob39_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_40_W_UNION
 struct description   : EFUSE0_40_W Register structure definition
                        Address Offset:0x04C8 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器40，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob40_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob40相或后送到数模接口efuse0_d2a_pdob40 */
    } reg;
} PMIC_EFUSE0_40_W_UNION;
#endif
#define PMIC_EFUSE0_40_W_efuse0_pdob40_w_START  (0)
#define PMIC_EFUSE0_40_W_efuse0_pdob40_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_41_W_UNION
 struct description   : EFUSE0_41_W Register structure definition
                        Address Offset:0x04C9 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器41，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob41_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob41相或后送到数模接口efuse0_d2a_pdob41 */
    } reg;
} PMIC_EFUSE0_41_W_UNION;
#endif
#define PMIC_EFUSE0_41_W_efuse0_pdob41_w_START  (0)
#define PMIC_EFUSE0_41_W_efuse0_pdob41_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_42_W_UNION
 struct description   : EFUSE0_42_W Register structure definition
                        Address Offset:0x04CA Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器42，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob42_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob42相或后送到数模接口efuse0_d2a_pdob42 */
    } reg;
} PMIC_EFUSE0_42_W_UNION;
#endif
#define PMIC_EFUSE0_42_W_efuse0_pdob42_w_START  (0)
#define PMIC_EFUSE0_42_W_efuse0_pdob42_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_43_W_UNION
 struct description   : EFUSE0_43_W Register structure definition
                        Address Offset:0x04CB Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器43，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob43_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob43相或后送到数模接口efuse0_d2a_pdob43 */
    } reg;
} PMIC_EFUSE0_43_W_UNION;
#endif
#define PMIC_EFUSE0_43_W_efuse0_pdob43_w_START  (0)
#define PMIC_EFUSE0_43_W_efuse0_pdob43_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_44_W_UNION
 struct description   : EFUSE0_44_W Register structure definition
                        Address Offset:0x04CC Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器44，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob44_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob44相或后送到数模接口efuse0_d2a_pdob44 */
    } reg;
} PMIC_EFUSE0_44_W_UNION;
#endif
#define PMIC_EFUSE0_44_W_efuse0_pdob44_w_START  (0)
#define PMIC_EFUSE0_44_W_efuse0_pdob44_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_45_W_UNION
 struct description   : EFUSE0_45_W Register structure definition
                        Address Offset:0x04CD Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器45，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob45_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob45相或后送到数模接口efuse0_d2a_pdob45 */
    } reg;
} PMIC_EFUSE0_45_W_UNION;
#endif
#define PMIC_EFUSE0_45_W_efuse0_pdob45_w_START  (0)
#define PMIC_EFUSE0_45_W_efuse0_pdob45_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_46_W_UNION
 struct description   : EFUSE0_46_W Register structure definition
                        Address Offset:0x04CE Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器46，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob46_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob46相或后送到数模接口efuse0_d2a_pdob46 */
    } reg;
} PMIC_EFUSE0_46_W_UNION;
#endif
#define PMIC_EFUSE0_46_W_efuse0_pdob46_w_START  (0)
#define PMIC_EFUSE0_46_W_efuse0_pdob46_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_47_W_UNION
 struct description   : EFUSE0_47_W Register structure definition
                        Address Offset:0x04CF Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器47，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob47_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob47相或后送到数模接口efuse0_d2a_pdob47 */
    } reg;
} PMIC_EFUSE0_47_W_UNION;
#endif
#define PMIC_EFUSE0_47_W_efuse0_pdob47_w_START  (0)
#define PMIC_EFUSE0_47_W_efuse0_pdob47_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_48_W_UNION
 struct description   : EFUSE0_48_W Register structure definition
                        Address Offset:0x04D0 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器48，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob48_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob48相或后送到数模接口efuse0_d2a_pdob48 */
    } reg;
} PMIC_EFUSE0_48_W_UNION;
#endif
#define PMIC_EFUSE0_48_W_efuse0_pdob48_w_START  (0)
#define PMIC_EFUSE0_48_W_efuse0_pdob48_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_49_W_UNION
 struct description   : EFUSE0_49_W Register structure definition
                        Address Offset:0x04D1 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器49，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob49_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob49相或后送到数模接口efuse0_d2a_pdob49 */
    } reg;
} PMIC_EFUSE0_49_W_UNION;
#endif
#define PMIC_EFUSE0_49_W_efuse0_pdob49_w_START  (0)
#define PMIC_EFUSE0_49_W_efuse0_pdob49_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_50_W_UNION
 struct description   : EFUSE0_50_W Register structure definition
                        Address Offset:0x04D2 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器50，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob50_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob50相或后送到数模接口efuse0_d2a_pdob50 */
    } reg;
} PMIC_EFUSE0_50_W_UNION;
#endif
#define PMIC_EFUSE0_50_W_efuse0_pdob50_w_START  (0)
#define PMIC_EFUSE0_50_W_efuse0_pdob50_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_51_W_UNION
 struct description   : EFUSE0_51_W Register structure definition
                        Address Offset:0x04D3 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器51，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob51_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob51相或后送到数模接口efuse0_d2a_pdob51 */
    } reg;
} PMIC_EFUSE0_51_W_UNION;
#endif
#define PMIC_EFUSE0_51_W_efuse0_pdob51_w_START  (0)
#define PMIC_EFUSE0_51_W_efuse0_pdob51_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_52_W_UNION
 struct description   : EFUSE0_52_W Register structure definition
                        Address Offset:0x04D4 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器52，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob52_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob52相或后送到数模接口efuse0_d2a_pdob52 */
    } reg;
} PMIC_EFUSE0_52_W_UNION;
#endif
#define PMIC_EFUSE0_52_W_efuse0_pdob52_w_START  (0)
#define PMIC_EFUSE0_52_W_efuse0_pdob52_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_53_W_UNION
 struct description   : EFUSE0_53_W Register structure definition
                        Address Offset:0x04D5 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器53，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob53_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob53相或后送到数模接口efuse0_d2a_pdob53 */
    } reg;
} PMIC_EFUSE0_53_W_UNION;
#endif
#define PMIC_EFUSE0_53_W_efuse0_pdob53_w_START  (0)
#define PMIC_EFUSE0_53_W_efuse0_pdob53_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_54_W_UNION
 struct description   : EFUSE0_54_W Register structure definition
                        Address Offset:0x04D6 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器54，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob54_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob54相或后送到数模接口efuse0_d2a_pdob54 */
    } reg;
} PMIC_EFUSE0_54_W_UNION;
#endif
#define PMIC_EFUSE0_54_W_efuse0_pdob54_w_START  (0)
#define PMIC_EFUSE0_54_W_efuse0_pdob54_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_55_W_UNION
 struct description   : EFUSE0_55_W Register structure definition
                        Address Offset:0x04D7 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器55，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob55_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob55相或后送到数模接口efuse0_d2a_pdob55 */
    } reg;
} PMIC_EFUSE0_55_W_UNION;
#endif
#define PMIC_EFUSE0_55_W_efuse0_pdob55_w_START  (0)
#define PMIC_EFUSE0_55_W_efuse0_pdob55_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_56_W_UNION
 struct description   : EFUSE0_56_W Register structure definition
                        Address Offset:0x04D8 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器56，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob56_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob56相或后送到数模接口efuse0_d2a_pdob56 */
    } reg;
} PMIC_EFUSE0_56_W_UNION;
#endif
#define PMIC_EFUSE0_56_W_efuse0_pdob56_w_START  (0)
#define PMIC_EFUSE0_56_W_efuse0_pdob56_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_57_W_UNION
 struct description   : EFUSE0_57_W Register structure definition
                        Address Offset:0x04D9 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器57，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob57_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob57相或后送到数模接口efuse0_d2a_pdob57 */
    } reg;
} PMIC_EFUSE0_57_W_UNION;
#endif
#define PMIC_EFUSE0_57_W_efuse0_pdob57_w_START  (0)
#define PMIC_EFUSE0_57_W_efuse0_pdob57_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_58_W_UNION
 struct description   : EFUSE0_58_W Register structure definition
                        Address Offset:0x04DA Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器58，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob58_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob58相或后送到数模接口efuse0_d2a_pdob58 */
    } reg;
} PMIC_EFUSE0_58_W_UNION;
#endif
#define PMIC_EFUSE0_58_W_efuse0_pdob58_w_START  (0)
#define PMIC_EFUSE0_58_W_efuse0_pdob58_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_59_W_UNION
 struct description   : EFUSE0_59_W Register structure definition
                        Address Offset:0x04DB Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器59，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob59_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob59相或后送到数模接口efuse0_d2a_pdob59 */
    } reg;
} PMIC_EFUSE0_59_W_UNION;
#endif
#define PMIC_EFUSE0_59_W_efuse0_pdob59_w_START  (0)
#define PMIC_EFUSE0_59_W_efuse0_pdob59_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_60_W_UNION
 struct description   : EFUSE0_60_W Register structure definition
                        Address Offset:0x04DC Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器60，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob60_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob60相或后送到数模接口efuse0_d2a_pdob60 */
    } reg;
} PMIC_EFUSE0_60_W_UNION;
#endif
#define PMIC_EFUSE0_60_W_efuse0_pdob60_w_START  (0)
#define PMIC_EFUSE0_60_W_efuse0_pdob60_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_61_W_UNION
 struct description   : EFUSE0_61_W Register structure definition
                        Address Offset:0x04DD Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器61，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob61_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob61相或后送到数模接口efuse0_d2a_pdob61 */
    } reg;
} PMIC_EFUSE0_61_W_UNION;
#endif
#define PMIC_EFUSE0_61_W_efuse0_pdob61_w_START  (0)
#define PMIC_EFUSE0_61_W_efuse0_pdob61_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_62_W_UNION
 struct description   : EFUSE0_62_W Register structure definition
                        Address Offset:0x04DE Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器62，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob62_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob62相或后送到数模接口efuse0_d2a_pdob62 */
    } reg;
} PMIC_EFUSE0_62_W_UNION;
#endif
#define PMIC_EFUSE0_62_W_efuse0_pdob62_w_START  (0)
#define PMIC_EFUSE0_62_W_efuse0_pdob62_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_63_W_UNION
 struct description   : EFUSE0_63_W Register structure definition
                        Address Offset:0x04DF Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器63，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob63_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob63相或后送到数模接口efuse0_d2a_pdob63 */
    } reg;
} PMIC_EFUSE0_63_W_UNION;
#endif
#define PMIC_EFUSE0_63_W_efuse0_pdob63_w_START  (0)
#define PMIC_EFUSE0_63_W_efuse0_pdob63_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_64_W_UNION
 struct description   : EFUSE0_64_W Register structure definition
                        Address Offset:0x04E0 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器64，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob64_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob64相或后送到数模接口efuse0_d2a_pdob64 */
    } reg;
} PMIC_EFUSE0_64_W_UNION;
#endif
#define PMIC_EFUSE0_64_W_efuse0_pdob64_w_START  (0)
#define PMIC_EFUSE0_64_W_efuse0_pdob64_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_65_W_UNION
 struct description   : EFUSE0_65_W Register structure definition
                        Address Offset:0x04E1 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器65，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob65_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob65相或后送到数模接口efuse0_d2a_pdob65 */
    } reg;
} PMIC_EFUSE0_65_W_UNION;
#endif
#define PMIC_EFUSE0_65_W_efuse0_pdob65_w_START  (0)
#define PMIC_EFUSE0_65_W_efuse0_pdob65_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_66_W_UNION
 struct description   : EFUSE0_66_W Register structure definition
                        Address Offset:0x04E2 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器66，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob66_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob66相或后送到数模接口efuse0_d2a_pdob66 */
    } reg;
} PMIC_EFUSE0_66_W_UNION;
#endif
#define PMIC_EFUSE0_66_W_efuse0_pdob66_w_START  (0)
#define PMIC_EFUSE0_66_W_efuse0_pdob66_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_67_W_UNION
 struct description   : EFUSE0_67_W Register structure definition
                        Address Offset:0x04E3 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器67，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob67_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob67相或后送到数模接口efuse0_d2a_pdob67 */
    } reg;
} PMIC_EFUSE0_67_W_UNION;
#endif
#define PMIC_EFUSE0_67_W_efuse0_pdob67_w_START  (0)
#define PMIC_EFUSE0_67_W_efuse0_pdob67_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_68_W_UNION
 struct description   : EFUSE0_68_W Register structure definition
                        Address Offset:0x04E4 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器68，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob68_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob68相或后送到数模接口efuse0_d2a_pdob68 */
    } reg;
} PMIC_EFUSE0_68_W_UNION;
#endif
#define PMIC_EFUSE0_68_W_efuse0_pdob68_w_START  (0)
#define PMIC_EFUSE0_68_W_efuse0_pdob68_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_69_W_UNION
 struct description   : EFUSE0_69_W Register structure definition
                        Address Offset:0x04E5 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器69，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob69_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob69相或后送到数模接口efuse0_d2a_pdob69 */
    } reg;
} PMIC_EFUSE0_69_W_UNION;
#endif
#define PMIC_EFUSE0_69_W_efuse0_pdob69_w_START  (0)
#define PMIC_EFUSE0_69_W_efuse0_pdob69_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_70_W_UNION
 struct description   : EFUSE0_70_W Register structure definition
                        Address Offset:0x04E6 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器70，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob70_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob70相或后送到数模接口efuse0_d2a_pdob70 */
    } reg;
} PMIC_EFUSE0_70_W_UNION;
#endif
#define PMIC_EFUSE0_70_W_efuse0_pdob70_w_START  (0)
#define PMIC_EFUSE0_70_W_efuse0_pdob70_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_71_W_UNION
 struct description   : EFUSE0_71_W Register structure definition
                        Address Offset:0x04E7 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器71，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob71_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob71相或后送到数模接口efuse0_d2a_pdob71 */
    } reg;
} PMIC_EFUSE0_71_W_UNION;
#endif
#define PMIC_EFUSE0_71_W_efuse0_pdob71_w_START  (0)
#define PMIC_EFUSE0_71_W_efuse0_pdob71_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_72_W_UNION
 struct description   : EFUSE0_72_W Register structure definition
                        Address Offset:0x04E8 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器72，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob72_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob72相或后送到数模接口efuse0_d2a_pdob72 */
    } reg;
} PMIC_EFUSE0_72_W_UNION;
#endif
#define PMIC_EFUSE0_72_W_efuse0_pdob72_w_START  (0)
#define PMIC_EFUSE0_72_W_efuse0_pdob72_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_73_W_UNION
 struct description   : EFUSE0_73_W Register structure definition
                        Address Offset:0x04E9 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器73，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob73_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob73相或后送到数模接口efuse0_d2a_pdob73 */
    } reg;
} PMIC_EFUSE0_73_W_UNION;
#endif
#define PMIC_EFUSE0_73_W_efuse0_pdob73_w_START  (0)
#define PMIC_EFUSE0_73_W_efuse0_pdob73_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_74_W_UNION
 struct description   : EFUSE0_74_W Register structure definition
                        Address Offset:0x04EA Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器74，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob74_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob74相或后送到数模接口efuse0_d2a_pdob74 */
    } reg;
} PMIC_EFUSE0_74_W_UNION;
#endif
#define PMIC_EFUSE0_74_W_efuse0_pdob74_w_START  (0)
#define PMIC_EFUSE0_74_W_efuse0_pdob74_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_75_W_UNION
 struct description   : EFUSE0_75_W Register structure definition
                        Address Offset:0x04EB Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器75，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob75_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob75相或后送到数模接口efuse0_d2a_pdob75 */
    } reg;
} PMIC_EFUSE0_75_W_UNION;
#endif
#define PMIC_EFUSE0_75_W_efuse0_pdob75_w_START  (0)
#define PMIC_EFUSE0_75_W_efuse0_pdob75_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_76_W_UNION
 struct description   : EFUSE0_76_W Register structure definition
                        Address Offset:0x04EC Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器76，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob76_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob76相或后送到数模接口efuse0_d2a_pdob76 */
    } reg;
} PMIC_EFUSE0_76_W_UNION;
#endif
#define PMIC_EFUSE0_76_W_efuse0_pdob76_w_START  (0)
#define PMIC_EFUSE0_76_W_efuse0_pdob76_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_77_W_UNION
 struct description   : EFUSE0_77_W Register structure definition
                        Address Offset:0x04ED Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器77，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob77_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob77相或后送到数模接口efuse0_d2a_pdob77 */
    } reg;
} PMIC_EFUSE0_77_W_UNION;
#endif
#define PMIC_EFUSE0_77_W_efuse0_pdob77_w_START  (0)
#define PMIC_EFUSE0_77_W_efuse0_pdob77_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_78_W_UNION
 struct description   : EFUSE0_78_W Register structure definition
                        Address Offset:0x04EE Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器78，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob78_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob78相或后送到数模接口efuse0_d2a_pdob78 */
    } reg;
} PMIC_EFUSE0_78_W_UNION;
#endif
#define PMIC_EFUSE0_78_W_efuse0_pdob78_w_START  (0)
#define PMIC_EFUSE0_78_W_efuse0_pdob78_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_79_W_UNION
 struct description   : EFUSE0_79_W Register structure definition
                        Address Offset:0x04EF Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器79，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob79_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob79相或后送到数模接口efuse0_d2a_pdob79 */
    } reg;
} PMIC_EFUSE0_79_W_UNION;
#endif
#define PMIC_EFUSE0_79_W_efuse0_pdob79_w_START  (0)
#define PMIC_EFUSE0_79_W_efuse0_pdob79_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_80_W_UNION
 struct description   : EFUSE0_80_W Register structure definition
                        Address Offset:0x04F0 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器80，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob80_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob80相或后送到数模接口efuse0_d2a_pdob80 */
    } reg;
} PMIC_EFUSE0_80_W_UNION;
#endif
#define PMIC_EFUSE0_80_W_efuse0_pdob80_w_START  (0)
#define PMIC_EFUSE0_80_W_efuse0_pdob80_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_81_W_UNION
 struct description   : EFUSE0_81_W Register structure definition
                        Address Offset:0x04F1 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器81，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob81_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob81相或后送到数模接口efuse0_d2a_pdob81 */
    } reg;
} PMIC_EFUSE0_81_W_UNION;
#endif
#define PMIC_EFUSE0_81_W_efuse0_pdob81_w_START  (0)
#define PMIC_EFUSE0_81_W_efuse0_pdob81_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_82_W_UNION
 struct description   : EFUSE0_82_W Register structure definition
                        Address Offset:0x04F2 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器82，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob82_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob82相或后送到数模接口efuse0_d2a_pdob82 */
    } reg;
} PMIC_EFUSE0_82_W_UNION;
#endif
#define PMIC_EFUSE0_82_W_efuse0_pdob82_w_START  (0)
#define PMIC_EFUSE0_82_W_efuse0_pdob82_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_83_W_UNION
 struct description   : EFUSE0_83_W Register structure definition
                        Address Offset:0x04F3 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器83，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob83_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob83相或后送到数模接口efuse0_d2a_pdob83 */
    } reg;
} PMIC_EFUSE0_83_W_UNION;
#endif
#define PMIC_EFUSE0_83_W_efuse0_pdob83_w_START  (0)
#define PMIC_EFUSE0_83_W_efuse0_pdob83_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_84_W_UNION
 struct description   : EFUSE0_84_W Register structure definition
                        Address Offset:0x04F4 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器84，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob84_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob84相或后送到数模接口efuse0_d2a_pdob84 */
    } reg;
} PMIC_EFUSE0_84_W_UNION;
#endif
#define PMIC_EFUSE0_84_W_efuse0_pdob84_w_START  (0)
#define PMIC_EFUSE0_84_W_efuse0_pdob84_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_85_W_UNION
 struct description   : EFUSE0_85_W Register structure definition
                        Address Offset:0x04F5 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器85，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob85_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob85相或后送到数模接口efuse0_d2a_pdob85 */
    } reg;
} PMIC_EFUSE0_85_W_UNION;
#endif
#define PMIC_EFUSE0_85_W_efuse0_pdob85_w_START  (0)
#define PMIC_EFUSE0_85_W_efuse0_pdob85_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_86_W_UNION
 struct description   : EFUSE0_86_W Register structure definition
                        Address Offset:0x04F6 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器86，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob86_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob86相或后送到数模接口efuse0_d2a_pdob86 */
    } reg;
} PMIC_EFUSE0_86_W_UNION;
#endif
#define PMIC_EFUSE0_86_W_efuse0_pdob86_w_START  (0)
#define PMIC_EFUSE0_86_W_efuse0_pdob86_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_87_W_UNION
 struct description   : EFUSE0_87_W Register structure definition
                        Address Offset:0x04F7 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器87，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob87_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob87相或后送到数模接口efuse0_d2a_pdob87 */
    } reg;
} PMIC_EFUSE0_87_W_UNION;
#endif
#define PMIC_EFUSE0_87_W_efuse0_pdob87_w_START  (0)
#define PMIC_EFUSE0_87_W_efuse0_pdob87_w_END    (7)


/*****************************************************************************
 struct               : PMIC_EFUSE0_88_W_UNION
 struct description   : EFUSE0_88_W Register structure definition
                        Address Offset:0x04F8 Initial:0x00 Width:8
 register description : EFUSE0预修调寄存器88，用于模拟。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse0_pdob88_w : 8;  /* bit[0-7]: 当烧写识别位为0时将此寄存器与np_efuse0_pdob88相或后送到数模接口efuse0_d2a_pdob88 */
    } reg;
} PMIC_EFUSE0_88_W_UNION;
#endif
#define PMIC_EFUSE0_88_W_efuse0_pdob88_w_START  (0)
#define PMIC_EFUSE0_88_W_efuse0_pdob88_w_END    (7)




/****************************************************************************
                     (7/17) NP_PMU_CTRL
 ****************************************************************************/
/*****************************************************************************
 struct               : PMIC_NP_SYS_CTRL0_UNION
 struct description   : NP_SYS_CTRL0 Register structure definition
                        Address Offset:0x0500 Initial:0x02 Width:8
 register description : 系统控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_pwron_8s_sel   : 1;  /* bit[0]  : 开机状态下按下pwron_n组合键长达8s关机或者重启选择。
                                                            0：长按键重启；
                                                            1：长按键关机。 */
        unsigned char  np_pwron_time_sel : 2;  /* bit[1-2]: 长按键组合键生效时间配置寄存器。
                                                            00:8s；
                                                            01:10s；
                                                            10:30s；
                                                            11:60s。 */
        unsigned char  reserved          : 5;  /* bit[3-7]: 保留。 */
    } reg;
} PMIC_NP_SYS_CTRL0_UNION;
#endif
#define PMIC_NP_SYS_CTRL0_np_pwron_8s_sel_START    (0)
#define PMIC_NP_SYS_CTRL0_np_pwron_8s_sel_END      (0)
#define PMIC_NP_SYS_CTRL0_np_pwron_time_sel_START  (1)
#define PMIC_NP_SYS_CTRL0_np_pwron_time_sel_END    (2)


/*****************************************************************************
 struct               : PMIC_NP_CLK_RF0_CTRL_UNION
 struct description   : NP_CLK_RF0_CTRL Register structure definition
                        Address Offset:0x0503 Initial:0x00 Width:8
 register description : RF0时钟输出波形配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_xo_dig_rf0_sel : 1;  /* bit[0]  : RF0时钟输出波形选择：
                                                            0：对应方波；
                                                            1：对应正弦。 */
        unsigned char  reserved          : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_NP_CLK_RF0_CTRL_UNION;
#endif
#define PMIC_NP_CLK_RF0_CTRL_np_xo_dig_rf0_sel_START  (0)
#define PMIC_NP_CLK_RF0_CTRL_np_xo_dig_rf0_sel_END    (0)


/*****************************************************************************
 struct               : PMIC_NP_CLK_RF1_CTRL_UNION
 struct description   : NP_CLK_RF1_CTRL Register structure definition
                        Address Offset:0x0504 Initial:0x00 Width:8
 register description : RF1时钟输出波形配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_xo_dig_rf1_sel : 1;  /* bit[0]  : RF1时钟输出波形选择：
                                                            0：对应方波；
                                                            1：对应正弦。 */
        unsigned char  reserved          : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_NP_CLK_RF1_CTRL_UNION;
#endif
#define PMIC_NP_CLK_RF1_CTRL_np_xo_dig_rf1_sel_START  (0)
#define PMIC_NP_CLK_RF1_CTRL_np_xo_dig_rf1_sel_END    (0)


/*****************************************************************************
 struct               : PMIC_NP_CLK_TOP_CTRL0_UNION
 struct description   : NP_CLK_TOP_CTRL0 Register structure definition
                        Address Offset:0x0505 Initial:0x05 Width:8
 register description : 时钟控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_xo_trim_c2fix : 4;  /* bit[0-3]: 时钟频率精度trim寄存器2（和NP_CLK_TOP_CTRL1[np_xo_trim_c1fix]一起使用）。 */
        unsigned char  reserved         : 4;  /* bit[4-7]: 保留。 */
    } reg;
} PMIC_NP_CLK_TOP_CTRL0_UNION;
#endif
#define PMIC_NP_CLK_TOP_CTRL0_np_xo_trim_c2fix_START  (0)
#define PMIC_NP_CLK_TOP_CTRL0_np_xo_trim_c2fix_END    (3)


/*****************************************************************************
 struct               : PMIC_NP_CLK_TOP_CTRL1_UNION
 struct description   : NP_CLK_TOP_CTRL1 Register structure definition
                        Address Offset:0x0506 Initial:0x50 Width:8
 register description : 时钟控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_xo_trim_c1fix : 8;  /* bit[0-7]: 时钟频率精度trim寄存器1（和NP_CLK_TOP_CTRL0[np_xo_trim_c2fix]一起使用）。 */
    } reg;
} PMIC_NP_CLK_TOP_CTRL1_UNION;
#endif
#define PMIC_NP_CLK_TOP_CTRL1_np_xo_trim_c1fix_START  (0)
#define PMIC_NP_CLK_TOP_CTRL1_np_xo_trim_c1fix_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_CLK_256K_CTRL0_UNION
 struct description   : NP_CLK_256K_CTRL0 Register structure definition
                        Address Offset:0x0507 Initial:0x00 Width:8
 register description : 256K RC控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_reg_256k_en0 : 8;  /* bit[0-7]: RC1024K关闭控制。
                                                          0x5A：关闭256K时钟（同时np_reg_256k_en1为0xF0）；
                                                          其他：开启。 */
    } reg;
} PMIC_NP_CLK_256K_CTRL0_UNION;
#endif
#define PMIC_NP_CLK_256K_CTRL0_np_reg_256k_en0_START  (0)
#define PMIC_NP_CLK_256K_CTRL0_np_reg_256k_en0_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_CLK_256K_CTRL1_UNION
 struct description   : NP_CLK_256K_CTRL1 Register structure definition
                        Address Offset:0x0508 Initial:0x00 Width:8
 register description : 256K RC控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_reg_256k_en1 : 8;  /* bit[0-7]: RC1024K关闭控制。
                                                          0xF0：关闭256K时钟（同时np_reg_256k_en0为0x5A）；
                                                          其他：开启。 */
    } reg;
} PMIC_NP_CLK_256K_CTRL1_UNION;
#endif
#define PMIC_NP_CLK_256K_CTRL1_np_reg_256k_en1_START  (0)
#define PMIC_NP_CLK_256K_CTRL1_np_reg_256k_en1_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_XO_RES0_UNION
 struct description   : NP_XO_RES0 Register structure definition
                        Address Offset:0x050A Initial:0x00 Width:8
 register description : XO模拟预留寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_xo_reserve : 8;  /* bit[0-7]: XO模拟预留寄存器0。 */
    } reg;
} PMIC_NP_XO_RES0_UNION;
#endif
#define PMIC_NP_XO_RES0_np_xo_reserve_START  (0)
#define PMIC_NP_XO_RES0_np_xo_reserve_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_CLK32_BT_DRV_UNION
 struct description   : NP_CLK32_BT_DRV Register structure definition
                        Address Offset:0x050B Initial:0x01 Width:8
 register description : CLK32_BT时钟输出驱动控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_32k_bt_drv : 2;  /* bit[0-1]: CLK32K_BT驱动控制。
                                                        00：0.5mA；
                                                        01：1mA；
                                                        10：1.5mA；
                                                        11：2mA； */
        unsigned char  reserved      : 6;  /* bit[2-7]: 保留。 */
    } reg;
} PMIC_NP_CLK32_BT_DRV_UNION;
#endif
#define PMIC_NP_CLK32_BT_DRV_np_32k_bt_drv_START  (0)
#define PMIC_NP_CLK32_BT_DRV_np_32k_bt_drv_END    (1)


/*****************************************************************************
 struct               : PMIC_NP_CLK32_UWB_DRV_UNION
 struct description   : NP_CLK32_UWB_DRV Register structure definition
                        Address Offset:0x050C Initial:0x01 Width:8
 register description : CLK32_UWB时钟输出驱动控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_32k_uwb_drv : 2;  /* bit[0-1]: CLK32K_UWB驱动控制。
                                                         00：0.5mA；
                                                         01：1mA；
                                                         10：1.5mA；
                                                         11：2mA； */
        unsigned char  reserved       : 6;  /* bit[2-7]: 保留。 */
    } reg;
} PMIC_NP_CLK32_UWB_DRV_UNION;
#endif
#define PMIC_NP_CLK32_UWB_DRV_np_32k_uwb_drv_START  (0)
#define PMIC_NP_CLK32_UWB_DRV_np_32k_uwb_drv_END    (1)


/*****************************************************************************
 struct               : PMIC_NP_VSYS_LOW_SET0_UNION
 struct description   : NP_VSYS_LOW_SET0 Register structure definition
                        Address Offset:0x0510 Initial:0x25 Width:8
 register description : IN端低压阈值调整寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_vsys_pwroff_deb_set : 3;  /* bit[0-2]: 关机电压阈值调节，低于此电压PMU关机。默认2.6V
                                                                 000：2.1V；
                                                                 001：2.2V；
                                                                 010：2.3V；
                                                                 011：2.4V；
                                                                 100：2.5V；
                                                                 101：2.6V；
                                                                 110：2.8V；
                                                                 111：3.0V； */
        unsigned char  np_vsys_pwroff_abs_set : 3;  /* bit[3-5]: vsys端低电压判断阈值电压调整，低于此电压立刻关机，不滤波。默认2.3V
                                                                 000：1.9V；
                                                                 001：2.0V；
                                                                 010：2.1V；
                                                                 011：2.2V；
                                                                 100：2.3V； */
        unsigned char  np_surge_sel           : 2;  /* bit[6-7]: VSYS浪涌检测电压阈值调节，高于此电压发生浪涌。
                                                                 00：5.5V；
                                                                 01：5.4V；
                                                                 10：5.3V；
                                                                 11：5.2V */
    } reg;
} PMIC_NP_VSYS_LOW_SET0_UNION;
#endif
#define PMIC_NP_VSYS_LOW_SET0_np_vsys_pwroff_deb_set_START  (0)
#define PMIC_NP_VSYS_LOW_SET0_np_vsys_pwroff_deb_set_END    (2)
#define PMIC_NP_VSYS_LOW_SET0_np_vsys_pwroff_abs_set_START  (3)
#define PMIC_NP_VSYS_LOW_SET0_np_vsys_pwroff_abs_set_END    (5)
#define PMIC_NP_VSYS_LOW_SET0_np_surge_sel_START            (6)
#define PMIC_NP_VSYS_LOW_SET0_np_surge_sel_END              (7)


/*****************************************************************************
 struct               : PMIC_NP_VSYS_LOW_SET1_UNION
 struct description   : NP_VSYS_LOW_SET1 Register structure definition
                        Address Offset:0x0511 Initial:0x05 Width:8
 register description : IN端低压阈值调整寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_vsys_pwron_set : 3;  /* bit[0-2]: 开机电压阈值调节，高于此电压PMU开机。默认3.0V
                                                            000：2.5V
                                                            001：2.6V
                                                            010：2.7V
                                                            011：2.8V
                                                            100：2.9V
                                                            101：3.0V
                                                            110：3.1V
                                                            111：3.2V  */
        unsigned char  reserved          : 5;  /* bit[3-7]: 保留。 */
    } reg;
} PMIC_NP_VSYS_LOW_SET1_UNION;
#endif
#define PMIC_NP_VSYS_LOW_SET1_np_vsys_pwron_set_START  (0)
#define PMIC_NP_VSYS_LOW_SET1_np_vsys_pwron_set_END    (2)


/*****************************************************************************
 struct               : PMIC_NP_VSYS_DROP_SET_UNION
 struct description   : NP_VSYS_DROP_SET Register structure definition
                        Address Offset:0x0512 Initial:0x05 Width:8
 register description : VSYS跌落电压检测值配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_vsys_drop_set : 3;  /* bit[0-2]: VSYS跌落电压检测值配置。默认3.1V
                                                           000：2.35V；
                                                           001：2.5V；
                                                           010：2.65V；
                                                           011：2.8V；
                                                           100：2.95V；
                                                           101：3.1V；
                                                           110：3.25V；
                                                           111：3.4V。 */
        unsigned char  reserved         : 5;  /* bit[3-7]: 保留。 */
    } reg;
} PMIC_NP_VSYS_DROP_SET_UNION;
#endif
#define PMIC_NP_VSYS_DROP_SET_np_vsys_drop_set_START  (0)
#define PMIC_NP_VSYS_DROP_SET_np_vsys_drop_set_END    (2)


/*****************************************************************************
 struct               : PMIC_NP_HRESET_PWRDOWN_CTRL_UNION
 struct description   : NP_HRESET_PWRDOWN_CTRL Register structure definition
                        Address Offset:0x0513 Initial:0x01 Width:8
 register description : HRESET复位下电控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hreset_mode : 1;  /* bit[0]  : HRESET_N功能模式选择位。
                                                         0：冷复位；
                                                         1：热复位。 */
        unsigned char  reserved       : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_NP_HRESET_PWRDOWN_CTRL_UNION;
#endif
#define PMIC_NP_HRESET_PWRDOWN_CTRL_np_hreset_mode_START  (0)
#define PMIC_NP_HRESET_PWRDOWN_CTRL_np_hreset_mode_END    (0)


/*****************************************************************************
 struct               : PMIC_NP_SMPL_CTRL_UNION
 struct description   : NP_SMPL_CTRL Register structure definition
                        Address Offset:0x0514 Initial:0x00 Width:8
 register description : SMPL控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_smpl_open_en  : 1;  /* bit[0]  : SMPL功能使能位。
                                                           0：不支持电池掉出自重启；
                                                           1：支持电池掉出自重启。 */
        unsigned char  np_smpl_time_sel : 2;  /* bit[1-2]: 电池掉出再插入间隔重启时间选择。
                                                           00：0.5s；
                                                           01：1s；
                                                           10：1.5s；
                                                           11：2s。 */
        unsigned char  reserved         : 5;  /* bit[3-7]: 保留。 */
    } reg;
} PMIC_NP_SMPL_CTRL_UNION;
#endif
#define PMIC_NP_SMPL_CTRL_np_smpl_open_en_START   (0)
#define PMIC_NP_SMPL_CTRL_np_smpl_open_en_END     (0)
#define PMIC_NP_SMPL_CTRL_np_smpl_time_sel_START  (1)
#define PMIC_NP_SMPL_CTRL_np_smpl_time_sel_END    (2)


/*****************************************************************************
 struct               : PMIC_NP_CTRL_UNION
 struct description   : NP_CTRL Register structure definition
                        Address Offset:0x0515 Initial:0x01 Width:8
 register description : 非下电控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_rtc_cali_ctrl : 1;  /* bit[0]  : 关机校准使能。
                                                           0：关机不校准 
                                                           1：关机校准
                                                           注：寄存器需要将寄存器DEBUG_LOCK配置为8'h6C，此寄存器才能配置生效。读不受限。 */
        unsigned char  np_hreset_d_sel  : 1;  /* bit[1]  : 热复位去抖时间选择配置寄存器：
                                                           0：hreset_n去抖90us(实际滤波时间约为9~10个32KHz时钟周期，即约为300us)；
                                                           1：hreset_n去抖100ms。
                                                           注：寄存器需要将寄存器DEBUG_LOCK配置为8'h6C，此寄存器才能配置生效。读不受限。 */
        unsigned char  reserved         : 6;  /* bit[2-7]: 保留。 */
    } reg;
} PMIC_NP_CTRL_UNION;
#endif
#define PMIC_NP_CTRL_np_rtc_cali_ctrl_START  (0)
#define PMIC_NP_CTRL_np_rtc_cali_ctrl_END    (0)
#define PMIC_NP_CTRL_np_hreset_d_sel_START   (1)
#define PMIC_NP_CTRL_np_hreset_d_sel_END     (1)


/*****************************************************************************
 struct               : PMIC_NP_EXT_FAULT_CTRL_UNION
 struct description   : NP_EXT_FAULT_CTRL Register structure definition
                        Address Offset:0x0516 Initial:0x01 Width:8
 register description : 外部扩展芯片异常控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_fault_n_pd_mask : 1;  /* bit[0]  : 外部扩展芯片发生异常上报FAULT_N，触发主PMU异常下电功能屏蔽寄存器。
                                                             1'b0：不屏蔽
                                                             1'b1：屏蔽 */
        unsigned char  reserved           : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_NP_EXT_FAULT_CTRL_UNION;
#endif
#define PMIC_NP_EXT_FAULT_CTRL_np_fault_n_pd_mask_START  (0)
#define PMIC_NP_EXT_FAULT_CTRL_np_fault_n_pd_mask_END    (0)


/*****************************************************************************
 struct               : PMIC_NP_BUCKLDO_ONOFF_MODE_UNION
 struct description   : NP_BUCKLDO_ONOFF_MODE Register structure definition
                        Address Offset:0x0517 Initial:0x00 Width:8
 register description : BUCK或LDO电源开关使能方式选择寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ldo_onoff_mode : 1;  /* bit[0]  : LDO电源开关使能方式选择：
                                                            0：通过独立的使能配置寄存器控制LDO开关；
                                                            1：通过VSET码值控制LDO开关，VSET码值为0即关闭，非0即打开。
                                                            注：仅LDO44和LDO45电源开关支持上述两种方式选择。 */
        unsigned char  reserved          : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_NP_BUCKLDO_ONOFF_MODE_UNION;
#endif
#define PMIC_NP_BUCKLDO_ONOFF_MODE_np_ldo_onoff_mode_START  (0)
#define PMIC_NP_BUCKLDO_ONOFF_MODE_np_ldo_onoff_mode_END    (0)


/*****************************************************************************
 struct               : PMIC_NP_DEBUG_LOCK_UNION
 struct description   : NP_DEBUG_LOCK Register structure definition
                        Address Offset:0x0520 Initial:0x00 Width:8
 register description : debug寄存器写屏蔽控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_debug_lock : 8;  /* bit[0-7]: 为防止软件误写SYS_DEBUG0/1/2/3，RTC_CALI_CTRL导致系统出错。只有当debug_lock写为8'h6C的时候，上述3个寄存器才允许被一直写入； */
    } reg;
} PMIC_NP_DEBUG_LOCK_UNION;
#endif
#define PMIC_NP_DEBUG_LOCK_np_debug_lock_START  (0)
#define PMIC_NP_DEBUG_LOCK_np_debug_lock_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_SYS_DEBUG0_UNION
 struct description   : NP_SYS_DEBUG0 Register structure definition
                        Address Offset:0x0521 Initial:0x00 Width:8
 register description : 数字系统debug预留寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_sys_debug0 : 8;  /* bit[0-7]: 数字系统debug预留寄存器。
                                                        该寄存器写入0x7C，数字debug功能打开；写入其他值，数字debug功能关闭。
                                                        注：寄存器需要将寄存器DEBUG_LOCK配置为8'h6C，此寄存器才能配置生效。读不受限。 */
    } reg;
} PMIC_NP_SYS_DEBUG0_UNION;
#endif
#define PMIC_NP_SYS_DEBUG0_np_sys_debug0_START  (0)
#define PMIC_NP_SYS_DEBUG0_np_sys_debug0_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_SYS_DEBUG1_UNION
 struct description   : NP_SYS_DEBUG1 Register structure definition
                        Address Offset:0x0522 Initial:0x00 Width:8
 register description : 数字系统debug预留寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_sys_debug1 : 8;  /* bit[0-7]: 数字系统debug预留寄存器。
                                                        该寄存器写入0x00~0x9B的不同值可将数模接口的不同信号通过NFC_ON管脚引出观测。配置此寄存器前需先配置np_sys_debug0寄存器打开数字debug功能。
                                                        注：寄存器需要将寄存器DEBUG_LOCK配置为8'h6C，此寄存器才能配置生效。读不受限。 */
    } reg;
} PMIC_NP_SYS_DEBUG1_UNION;
#endif
#define PMIC_NP_SYS_DEBUG1_np_sys_debug1_START  (0)
#define PMIC_NP_SYS_DEBUG1_np_sys_debug1_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_SYS_DEBUG2_UNION
 struct description   : NP_SYS_DEBUG2 Register structure definition
                        Address Offset:0x0523 Initial:0x00 Width:8
 register description : RC时钟debug预留寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_reg_rc_debug : 1;  /* bit[0]  : RC时钟debug使能信号。
                                                          0：正常使用；
                                                          1：将1024K时钟引出。
                                                          注：寄存器需要将寄存器DEBUG_LOCK配置为8'h6C，此寄存器才能配置生效。读不受限。 */
        unsigned char  reserved        : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_NP_SYS_DEBUG2_UNION;
#endif
#define PMIC_NP_SYS_DEBUG2_np_reg_rc_debug_START  (0)
#define PMIC_NP_SYS_DEBUG2_np_reg_rc_debug_END    (0)


/*****************************************************************************
 struct               : PMIC_NP_SYS_DEBUG3_UNION
 struct description   : NP_SYS_DEBUG3 Register structure definition
                        Address Offset:0x0524 Initial:0x00 Width:8
 register description : 数字系统debug预留寄存器3。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_vsys_pwroff_abs_pd_mask : 1;  /* bit[0]  : vsys小于2.1v时是否自动关机控制位。
                                                                     0：自动关机(低于2.3v时间超过35us以上才能保证关机成功)；
                                                                     1：不自动关机。
                                                                     注：寄存器需要将寄存器DEBUG_LOCK配置为8'h6C，此寄存器才能配置生效。读不受限。 */
        unsigned char  np_vsys_pwroff_deb_pd_mask : 1;  /* bit[1]  : vsys小于2.6v时是否自动关机控制位。
                                                                     0：自动关机；
                                                                     1：不自动关机。
                                                                     注：寄存器需要将寄存器DEBUG_LOCK配置为8'h6C，此寄存器才能配置生效。读不受限。 */
        unsigned char  np_thsd_otmp140_pd_mask    : 1;  /* bit[2]  : 温度超过140度时是否自动关机控制位。
                                                                     0：自动关机；
                                                                     1：不自动关机。
                                                                     注：寄存器需要将寄存器DEBUG_LOCK配置为8'h6C，此寄存器才能配置生效。读不受限。 */
        unsigned char  np_vsys_ov_pd_mask         : 1;  /* bit[3]  : vsys过压时是否自动关机控制位。
                                                                     0：自动关机；
                                                                     1：不自动关机。
                                                                     注：寄存器需要将寄存器DEBUG_LOCK配置为8'h6C，此寄存器才能配置生效。读不受限。 */
        unsigned char  np_vin_ldoh_vld_pd_mask    : 1;  /* bit[4]  : VIN_LDOH电源不合格时是否自动关机控制位。
                                                                     0：自动关机；
                                                                     1：不自动关机。
                                                                     注：寄存器需要将寄存器DEBUG_LOCK配置为8'h6C，此寄存器才能配置生效。读不受限。 */
        unsigned char  reserved                   : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_SYS_DEBUG3_UNION;
#endif
#define PMIC_NP_SYS_DEBUG3_np_vsys_pwroff_abs_pd_mask_START  (0)
#define PMIC_NP_SYS_DEBUG3_np_vsys_pwroff_abs_pd_mask_END    (0)
#define PMIC_NP_SYS_DEBUG3_np_vsys_pwroff_deb_pd_mask_START  (1)
#define PMIC_NP_SYS_DEBUG3_np_vsys_pwroff_deb_pd_mask_END    (1)
#define PMIC_NP_SYS_DEBUG3_np_thsd_otmp140_pd_mask_START     (2)
#define PMIC_NP_SYS_DEBUG3_np_thsd_otmp140_pd_mask_END       (2)
#define PMIC_NP_SYS_DEBUG3_np_vsys_ov_pd_mask_START          (3)
#define PMIC_NP_SYS_DEBUG3_np_vsys_ov_pd_mask_END            (3)
#define PMIC_NP_SYS_DEBUG3_np_vin_ldoh_vld_pd_mask_START     (4)
#define PMIC_NP_SYS_DEBUG3_np_vin_ldoh_vld_pd_mask_END       (4)


/*****************************************************************************
 struct               : PMIC_NP_SYS_DEBUG4_UNION
 struct description   : NP_SYS_DEBUG4 Register structure definition
                        Address Offset:0x0525 Initial:0x00 Width:8
 register description : 数字系统debug预留寄存器4。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_sys_debug2 : 8;  /* bit[0-7]: 数字系统debug预留寄存器。
                                                        该寄存器写入0x7C，数字debug功能打开；写入其他值，数字debug功能关闭。
                                                        注：寄存器需要将寄存器DEBUG_LOCK配置为8'h6C，此寄存器才能配置生效。读不受限。 */
    } reg;
} PMIC_NP_SYS_DEBUG4_UNION;
#endif
#define PMIC_NP_SYS_DEBUG4_np_sys_debug2_START  (0)
#define PMIC_NP_SYS_DEBUG4_np_sys_debug2_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_SYS_DEBUG5_UNION
 struct description   : NP_SYS_DEBUG5 Register structure definition
                        Address Offset:0x0526 Initial:0x00 Width:8
 register description : 数字系统debug预留寄存器5。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_sys_debug3 : 8;  /* bit[0-7]: 数字系统debug预留寄存器。
                                                        该寄存器写入0x00~0x44的不同值可将数模接口的不同信号通过CLK32_UWB管脚引出观测。配置此寄存器前需先配置np_sys_debug2寄存器打开数字debug功能。
                                                        注：寄存器需要将寄存器DEBUG_LOCK配置为8'h6C，此寄存器才能配置生效。读不受限。 */
    } reg;
} PMIC_NP_SYS_DEBUG5_UNION;
#endif
#define PMIC_NP_SYS_DEBUG5_np_sys_debug3_START  (0)
#define PMIC_NP_SYS_DEBUG5_np_sys_debug3_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BACKUP_CHG_UNION
 struct description   : NP_BACKUP_CHG Register structure definition
                        Address Offset:0x0527 Initial:0x09 Width:8
 register description : NOPWRT控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_chg_en     : 1;  /* bit[0]  : 备用电池充电使能。
                                                        0：不使能；
                                                        1：使能。 */
        unsigned char  np_chg_bypass : 1;  /* bit[1]  : 0：不使能;
                                                        1：使能bypass模式  */
        unsigned char  np_chg_vset   : 2;  /* bit[2-3]: 备用电池充电电压选择。
                                                        00：2.5V；
                                                        01：3.0V；
                                                        1X：3.3V。 */
        unsigned char  reserved      : 4;  /* bit[4-7]: 保留。 */
    } reg;
} PMIC_NP_BACKUP_CHG_UNION;
#endif
#define PMIC_NP_BACKUP_CHG_np_chg_en_START      (0)
#define PMIC_NP_BACKUP_CHG_np_chg_en_END        (0)
#define PMIC_NP_BACKUP_CHG_np_chg_bypass_START  (1)
#define PMIC_NP_BACKUP_CHG_np_chg_bypass_END    (1)
#define PMIC_NP_BACKUP_CHG_np_chg_vset_START    (2)
#define PMIC_NP_BACKUP_CHG_np_chg_vset_END      (3)


/*****************************************************************************
 struct               : PMIC_NP_SHIELD_RES_UNION
 struct description   : NP_SHIELD_RES Register structure definition
                        Address Offset:0x0528 Initial:0x00 Width:8
 register description : 下拉电阻屏蔽寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_nfc_clk_shield_res : 1;  /* bit[0]  : 是否屏蔽nfc_clk_en的下拉电阻。
                                                                0：不屏蔽；
                                                                1：屏蔽。 */
        unsigned char  reserved_0            : 1;  /* bit[1]  : 保留。 */
        unsigned char  reserved_1            : 1;  /* bit[2]  : 保留。 */
        unsigned char  reserved_2            : 5;  /* bit[3-7]: 保留。 */
    } reg;
} PMIC_NP_SHIELD_RES_UNION;
#endif
#define PMIC_NP_SHIELD_RES_np_nfc_clk_shield_res_START  (0)
#define PMIC_NP_SHIELD_RES_np_nfc_clk_shield_res_END    (0)


/*****************************************************************************
 struct               : PMIC_NP_D2A_RES0_UNION
 struct description   : NP_D2A_RES0 Register structure definition
                        Address Offset:0x0529 Initial:0x00 Width:8
 register description : 数模接口保留寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_d2a_reserve0 : 8;  /* bit[0-7]: 数字到模拟的保留信号。 */
    } reg;
} PMIC_NP_D2A_RES0_UNION;
#endif
#define PMIC_NP_D2A_RES0_np_d2a_reserve0_START  (0)
#define PMIC_NP_D2A_RES0_np_d2a_reserve0_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_D2A_RES1_UNION
 struct description   : NP_D2A_RES1 Register structure definition
                        Address Offset:0x052A Initial:0xF0 Width:8
 register description : 数模接口保留寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_d2a_reserve1 : 8;  /* bit[0-7]: 数字到模拟的保留信号。 */
    } reg;
} PMIC_NP_D2A_RES1_UNION;
#endif
#define PMIC_NP_D2A_RES1_np_d2a_reserve1_START  (0)
#define PMIC_NP_D2A_RES1_np_d2a_reserve1_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_D2A_RES2_UNION
 struct description   : NP_D2A_RES2 Register structure definition
                        Address Offset:0x052B Initial:0xF0 Width:8
 register description : 数模接口保留寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_d2a_reserve2 : 8;  /* bit[0-7]: 数字到模拟的保留信号。 */
    } reg;
} PMIC_NP_D2A_RES2_UNION;
#endif
#define PMIC_NP_D2A_RES2_np_d2a_reserve2_START  (0)
#define PMIC_NP_D2A_RES2_np_d2a_reserve2_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_D2A_RES3_UNION
 struct description   : NP_D2A_RES3 Register structure definition
                        Address Offset:0x052C Initial:0x01 Width:8
 register description : 数模接口保留寄存器3。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_d2a_reserve3 : 8;  /* bit[0-7]: 数字到模拟的保留信号。 */
    } reg;
} PMIC_NP_D2A_RES3_UNION;
#endif
#define PMIC_NP_D2A_RES3_np_d2a_reserve3_START  (0)
#define PMIC_NP_D2A_RES3_np_d2a_reserve3_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_PMUD_BUCK_EN_UNION
 struct description   : NP_PMUD_BUCK_EN Register structure definition
                        Address Offset:0x052D Initial:0x00 Width:8
 register description : PMUD_BUCK_EN使能配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_pmud_buck_en_cfg : 1;  /* bit[0]  : pmud_buck_en信号时序功能使能信号：
                                                              1'b0：不使能pmud_buck_en时序功能；
                                                              1'b1：使能pmud_buck_en时序功能 */
        unsigned char  reserved            : 7;  /* bit[1-7]: 保留 */
    } reg;
} PMIC_NP_PMUD_BUCK_EN_UNION;
#endif
#define PMIC_NP_PMUD_BUCK_EN_np_pmud_buck_en_cfg_START  (0)
#define PMIC_NP_PMUD_BUCK_EN_np_pmud_buck_en_cfg_END    (0)


/*****************************************************************************
 struct               : PMIC_NP_PMUD_VSET_UNION
 struct description   : NP_PMUD_VSET Register structure definition
                        Address Offset:0x052E Initial:0x00 Width:8
 register description : PMUD调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_pmud_vset : 2;  /* bit[0-1]: pmud电压档位选择。
                                                       00:1.8V；
                                                       01:1.85V；
                                                       10:1.775V；
                                                       11:1.75V； */
        unsigned char  reserved     : 6;  /* bit[2-7]: 保留。 */
    } reg;
} PMIC_NP_PMUD_VSET_UNION;
#endif
#define PMIC_NP_PMUD_VSET_np_pmud_vset_START  (0)
#define PMIC_NP_PMUD_VSET_np_pmud_vset_END    (1)


/*****************************************************************************
 struct               : PMIC_NP_PMUD_CTRL0_UNION
 struct description   : NP_PMUD_CTRL0 Register structure definition
                        Address Offset:0x052F Initial:0x00 Width:8
 register description : PMUD配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_pmud_res_sel   : 2;  /* bit[0-1]: PMUD检测buck3短路下电的阈值
                                                            00：1.775V 01：1.85V 10：1.775V 11：1.75V */
        unsigned char  np_pmud_vsys_ctrl : 1;  /* bit[2]  : buck3供电时是否关闭vsys域PMUD
                                                            0：关闭 
                                                            1：使能 */
        unsigned char  reserved          : 5;  /* bit[3-7]: 保留 */
    } reg;
} PMIC_NP_PMUD_CTRL0_UNION;
#endif
#define PMIC_NP_PMUD_CTRL0_np_pmud_res_sel_START    (0)
#define PMIC_NP_PMUD_CTRL0_np_pmud_res_sel_END      (1)
#define PMIC_NP_PMUD_CTRL0_np_pmud_vsys_ctrl_START  (2)
#define PMIC_NP_PMUD_CTRL0_np_pmud_vsys_ctrl_END    (2)


/*****************************************************************************
 struct               : PMIC_NP_BG_THSD_CTRL0_UNION
 struct description   : NP_BG_THSD_CTRL0 Register structure definition
                        Address Offset:0x0530 Initial:0x00 Width:8
 register description : BANDGAP和THSD非下电配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ref_en_sst_end_shield : 1;  /* bit[0]  : 基准的使能延迟屏蔽信号 */
        unsigned char  np_ref_eco_shield        : 1;  /* bit[1]  : 基准eco屏蔽信号。
                                                                   1：不屏蔽eco，0：屏蔽eco； */
        unsigned char  reserved                 : 6;  /* bit[2-7]: 保留 */
    } reg;
} PMIC_NP_BG_THSD_CTRL0_UNION;
#endif
#define PMIC_NP_BG_THSD_CTRL0_np_ref_en_sst_end_shield_START  (0)
#define PMIC_NP_BG_THSD_CTRL0_np_ref_en_sst_end_shield_END    (0)
#define PMIC_NP_BG_THSD_CTRL0_np_ref_eco_shield_START         (1)
#define PMIC_NP_BG_THSD_CTRL0_np_ref_eco_shield_END           (1)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_ONOFF_UNION
 struct description   : NP_BUCKBOOST_ONOFF Register structure definition
                        Address Offset:0x0531 Initial:0x01 Width:8
 register description : 内部BUCKBOOST使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_cfg_en : 1;  /* bit[0]  : buckboost的寄存器使能信号：
                                                       0：不开
                                                       1：打开 */
        unsigned char  reserved     : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_NP_BUCKBOOST_ONOFF_UNION;
#endif
#define PMIC_NP_BUCKBOOST_ONOFF_np_bb_cfg_en_START  (0)
#define PMIC_NP_BUCKBOOST_ONOFF_np_bb_cfg_en_END    (0)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_VSET_UNION
 struct description   : NP_BUCKBOOST_VSET Register structure definition
                        Address Offset:0x0532 Initial:0x1E Width:8
 register description : BUCKBOOST调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_vset : 7;  /* bit[0-6]: buckboost输出档位寄存器。
                                                     输出范围2.7V~5.1V，25mV/step，默认电压3.45V。大于5.1V饱和为5.1V；
                                                     注：0x61~0x7F：不允许软件配置，数字做饱和处理为0x60。 */
        unsigned char  reserved   : 1;  /* bit[7]  : 保留。 */
    } reg;
} PMIC_NP_BUCKBOOST_VSET_UNION;
#endif
#define PMIC_NP_BUCKBOOST_VSET_np_bb_vset_START  (0)
#define PMIC_NP_BUCKBOOST_VSET_np_bb_vset_END    (6)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG0_UNION
 struct description   : NP_BUCKBOOST_CFG0 Register structure definition
                        Address Offset:0x0533 Initial:0xC9 Width:8
 register description : BUCKBOOST配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg0 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                         <7:6>boost 上管开启块数选择； 00:1块； 01:4块； 10:3块； 11:6块
                                                         <5:3>开buck上管驱动强度； 000:2倍 ；001:3倍； 010:4倍 011:5倍 ；111:6倍
                                                         <2:0>关buck上管驱动强度； 000:2倍； 001:3倍； 010:4倍； 011:5倍 ；111:6倍 */
    } reg;
} PMIC_NP_BUCKBOOST_CFG0_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG0_np_bb_ana_cfg0_START  (0)
#define PMIC_NP_BUCKBOOST_CFG0_np_bb_ana_cfg0_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG1_UNION
 struct description   : NP_BUCKBOOST_CFG1 Register structure definition
                        Address Offset:0x0534 Initial:0xC9 Width:8
 register description : BUCKBOOST配置寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg1 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                         <7:6>buck 上管开启块数选择 ；00:1块； 01:4块； 10:3块 ；11:6块
                                                         <5:3>关buck下管驱动强度； 000:2倍； 001:3倍； 010:4倍 ；011:5倍； 111:6倍
                                                         <2:0>开buck下管驱动强度； 000:2倍； 001:3倍； 010:4倍；011:5倍； 111:6倍 */
    } reg;
} PMIC_NP_BUCKBOOST_CFG1_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG1_np_bb_ana_cfg1_START  (0)
#define PMIC_NP_BUCKBOOST_CFG1_np_bb_ana_cfg1_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG2_UNION
 struct description   : NP_BUCKBOOST_CFG2 Register structure definition
                        Address Offset:0x0535 Initial:0x14 Width:8
 register description : BUCKBOOST配置寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg2 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                         <7>boost非线性驱动使能； 1：使能非线性； 0：不使能非线性
                                                         <6>buck非线性驱动使能； 1：使能非线性； 0：不使能非线性
                                                         <5:3>开boost上管的驱动强度； 000:2倍； 001:3倍； 010:4倍； 011:5倍 ；111:6倍
                                                         <2:0>关boost上管的驱动强度； 000:2倍； 001:3倍； 010:4倍； 011:5倍； 111:6倍  */
    } reg;
} PMIC_NP_BUCKBOOST_CFG2_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG2_np_bb_ana_cfg2_START  (0)
#define PMIC_NP_BUCKBOOST_CFG2_np_bb_ana_cfg2_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG3_UNION
 struct description   : NP_BUCKBOOST_CFG3 Register structure definition
                        Address Offset:0x0536 Initial:0x9B Width:8
 register description : BUCKBOOST配置寄存器3。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg3 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                         <7>buck和boost最小驱动强度设置 0：最小最小强度为1倍 1：最小驱动强度为2倍
                                                         <6>buckboost使能选择 0：由时序逻辑buckboost_en控制 ；1：由寄存器np_bb_cfg_en控制
                                                         <5:3>关boost下管的驱动强度 000:2倍 001:3倍 010:4倍 011:5倍 111:6倍
                                                         <2:0>开boost下管的驱动强度 000:2倍 001:3倍 010:4倍 011:5倍 111:6倍 */
    } reg;
} PMIC_NP_BUCKBOOST_CFG3_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG3_np_bb_ana_cfg3_START  (0)
#define PMIC_NP_BUCKBOOST_CFG3_np_bb_ana_cfg3_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG4_UNION
 struct description   : NP_BUCKBOOST_CFG4 Register structure definition
                        Address Offset:0x0537 Initial:0x22 Width:8
 register description : BUCKBOOST配置寄存器4。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg4 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                         <7>：动态补偿使能 0：关闭 1：使能
                                                         <6:4>：强制boost模式阈值选择 001：1.15Vo 010：1.1Vo 100：1.05Vo
                                                         <3:1>：强制buck模式阈值选择 001：1.25Vo 010：1.3Vo 100：1.35Vo
                                                         <0>：强制buck/boost模式使能 0：关闭 1：使能 */
    } reg;
} PMIC_NP_BUCKBOOST_CFG4_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG4_np_bb_ana_cfg4_START  (0)
#define PMIC_NP_BUCKBOOST_CFG4_np_bb_ana_cfg4_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG5_UNION
 struct description   : NP_BUCKBOOST_CFG5 Register structure definition
                        Address Offset:0x0538 Initial:0x12 Width:8
 register description : BUCKBOOST配置寄存器5。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg5 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                         <7:6>EA低功耗模式电流选择； 00：不切电流； 01：1/2电流； 10：1/3电流； 11：1/4电流
                                                         <5:3>EA II型补偿c4电容选择； 000：6.7pF； 每档6.25pF； 111：50.45pF
                                                         <2:0>EA II型补偿c3电容选择； 000：0.45pF； 每档0.9pF ；111：6.75pF */
    } reg;
} PMIC_NP_BUCKBOOST_CFG5_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG5_np_bb_ana_cfg5_START  (0)
#define PMIC_NP_BUCKBOOST_CFG5_np_bb_ana_cfg5_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG6_UNION
 struct description   : NP_BUCKBOOST_CFG6 Register structure definition
                        Address Offset:0x0539 Initial:0xCA Width:8
 register description : BUCKBOOST配置寄存器6。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg6 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                         <7>：dmd使能； 0：关闭； 1：使能
                                                         <6:3>：EA上钳位档位选择； 0000：465mV ；每档20mV； 1111:765mV
                                                         <2:0>：EA自身补偿电容选择； 000：240fF； 每档100fF； 111：940fF */
    } reg;
} PMIC_NP_BUCKBOOST_CFG6_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG6_np_bb_ana_cfg6_START  (0)
#define PMIC_NP_BUCKBOOST_CFG6_np_bb_ana_cfg6_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG7_UNION
 struct description   : NP_BUCKBOOST_CFG7 Register structure definition
                        Address Offset:0x053A Initial:0x02 Width:8
 register description : BUCKBOOST配置寄存器7。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg7 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                         <7:6>dmd低功耗屏蔽时间选择； 00：250ns ；01：150ns； 10：300ns； 11：200ns
                                                         <5:3> dmd档位负向选择； 000：0mA ；每档-100mA； 111：-700mA
                                                         <2:0>EA下钳位档位选择； 000：240mV ；每档10mV ；111：310mV */
    } reg;
} PMIC_NP_BUCKBOOST_CFG7_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG7_np_bb_ana_cfg7_START  (0)
#define PMIC_NP_BUCKBOOST_CFG7_np_bb_ana_cfg7_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG8_UNION
 struct description   : NP_BUCKBOOST_CFG8 Register structure definition
                        Address Offset:0x053B Initial:0x92 Width:8
 register description : BUCKBOOST配置寄存器8。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg8 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                         <7>sleep比较器VFB端滤波电容选择
                                                         <6>vodet比较器VFB端滤波电容选择
                                                         <5>sleep/vodet比较器迟滞参考端滤波电容选择
                                                         <4>sleep/vodet比较器VFB端滤波电阻选择
                                                         <3>dmd上报延时选择 ；0：50ns ；1：100ns
                                                         <2:0> dmd档位正向选择； 000：0mA ；每档100mA ；111：700mA */
    } reg;
} PMIC_NP_BUCKBOOST_CFG8_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG8_np_bb_ana_cfg8_START  (0)
#define PMIC_NP_BUCKBOOST_CFG8_np_bb_ana_cfg8_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG9_UNION
 struct description   : NP_BUCKBOOST_CFG9 Register structure definition
                        Address Offset:0x053C Initial:0x08 Width:8
 register description : BUCKBOOST配置寄存器9。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg9 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                         <7:6>vodet比较器偏置电流选择 ；0.5u/1u/1.5u/2uA
                                                         <5:4>sleep比较器偏置电流选择； 0.5u/0.75u/1.5u/1.75uA
                                                         <3:0>EA gap电压选择； 0000：40mV ；每档5mV； 1111：115mV
                                                         与cfg40<5>配合使用 */
    } reg;
} PMIC_NP_BUCKBOOST_CFG9_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG9_np_bb_ana_cfg9_START  (0)
#define PMIC_NP_BUCKBOOST_CFG9_np_bb_ana_cfg9_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG10_UNION
 struct description   : NP_BUCKBOOST_CFG10 Register structure definition
                        Address Offset:0x053D Initial:0x01 Width:8
 register description : BUCKBOOST配置寄存器10。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg10 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                          <7>EA 动态电流使能 ；0：关闭 1：使能
                                                          <6:5>bst pwm比较器功耗选择； 28u/20u/32u/24uA
                                                          <4:3>bk pwm比较器功耗选择 ；28u/20u/32u/24uA
                                                          <2:0>bk_mode比较器功耗选择 ；0.8u/1.1u/1.2u/1.5u/1.6u/1.9u/2u/2.3u  */
    } reg;
} PMIC_NP_BUCKBOOST_CFG10_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG10_np_bb_ana_cfg10_START  (0)
#define PMIC_NP_BUCKBOOST_CFG10_np_bb_ana_cfg10_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG11_UNION
 struct description   : NP_BUCKBOOST_CFG11 Register structure definition
                        Address Offset:0x053E Initial:0x01 Width:8
 register description : BUCKBOOST配置寄存器11。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg11 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                          <7> sense电阻串偏置电流选择 0：1uA 1：0.5uA
                                                          <6:4> currentsense buffer功耗选择 000：1.75uA 每档0.25uA 111：3.5uA
                                                          <3:0> sleep比较器功耗选择 0000：3.5uA <3:2>输入对管偏置增加1u/2uA <1:0>第二级、输出级偏置增加0.5u/1uA */
    } reg;
} PMIC_NP_BUCKBOOST_CFG11_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG11_np_bb_ana_cfg11_START  (0)
#define PMIC_NP_BUCKBOOST_CFG11_np_bb_ana_cfg11_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG12_UNION
 struct description   : NP_BUCKBOOST_CFG12 Register structure definition
                        Address Offset:0x053F Initial:0x11 Width:8
 register description : BUCKBOOST配置寄存器12。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg12 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                          <7:6>vo_det比较器第一级功耗选择 00：不增加 01：增加0.5uA 10:增加1uA 11:增加1.5uA
                                                          <5:4>vo_det比较器第二级和第三级功耗选择 00：不增加 01：增加0.5uA 10:增加1uA 11:增加1.5uA
                                                          <3:2>ton_buffer输出级电流选择 00：不增加 01：增加400nA 10:增加800nA 11:增加1200nA
                                                          <1:0>toff_buffer输出级电流选择 00：不增加 01：增加400nA 10:增加800nA 11:增加1200nA */
    } reg;
} PMIC_NP_BUCKBOOST_CFG12_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG12_np_bb_ana_cfg12_START  (0)
#define PMIC_NP_BUCKBOOST_CFG12_np_bb_ana_cfg12_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG13_UNION
 struct description   : NP_BUCKBOOST_CFG13 Register structure definition
                        Address Offset:0x0540 Initial:0xBC Width:8
 register description : BUCKBOOST配置寄存器13。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg13 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                          <7>buck状态低功耗使能 1：使能 0：不使能
                                                          <6:4>buck 状态由低功耗模式切换到正常功耗模式的阈值 000:0.5us 111:4.0us 0.5us/step
                                                          <3:2>boost 状态由低功耗模式切换到正常功耗模式计数周期 00:1个周期 01:2个周期 10:4个周期 11:8个周期
                                                          <1:0>buck 状态由低功耗模式切换到正常功耗模式计数周期 00:1个周期 01:2个周期 10:4个周期 11:8个周期 */
    } reg;
} PMIC_NP_BUCKBOOST_CFG13_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG13_np_bb_ana_cfg13_START  (0)
#define PMIC_NP_BUCKBOOST_CFG13_np_bb_ana_cfg13_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG14_UNION
 struct description   : NP_BUCKBOOST_CFG14 Register structure definition
                        Address Offset:0x0541 Initial:0xC8 Width:8
 register description : BUCKBOOST配置寄存器14。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg14 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                          <7>boost状态低功耗使能寄存器； 1:使能； 0:不使能
                                                          <6>发生OCP是否关闭buckboost； 1:关闭； 0：不关闭
                                                          <5>NA
                                                          <4:3>buck toff时间由min toff切换到normal toff的计数周期； 00:连续2个周期 ；01:连续4个周期； 10:连续8个周期； 11:连续16个周期
                                                          <2:0>boost 状态由低功耗模式切换到正常功耗模式的阈值； 000:0.5us； 111:4.0us； 0.5us/step */
    } reg;
} PMIC_NP_BUCKBOOST_CFG14_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG14_np_bb_ana_cfg14_START  (0)
#define PMIC_NP_BUCKBOOST_CFG14_np_bb_ana_cfg14_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG15_UNION
 struct description   : NP_BUCKBOOST_CFG15 Register structure definition
                        Address Offset:0x0542 Initial:0x11 Width:8
 register description : BUCKBOOST配置寄存器15。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg15 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                          <7>ovp点选择； 0：5.5V ； 1：6V
                                                          <6>ovp信号打拍选择 ；0：打拍 ； 1：不打拍
                                                          <5:3>buck toff由min toff切换到normal toff的阈值；000:0.5us； 111:4.0us； 0.5us/step
                                                          <2>NA
                                                          <1:0>boost ton由min ton切换到normal ton计数周期；00:连续两个周期； 01：连续4个周期； 10：连续8个周期；11：连续16个周期 */
    } reg;
} PMIC_NP_BUCKBOOST_CFG15_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG15_np_bb_ana_cfg15_START  (0)
#define PMIC_NP_BUCKBOOST_CFG15_np_bb_ana_cfg15_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG16_UNION
 struct description   : NP_BUCKBOOST_CFG16 Register structure definition
                        Address Offset:0x0543 Initial:0x13 Width:8
 register description : BUCKBOOST配置寄存器16。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg16 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                          <7>ovp低功耗关闭选择 ； 0：低功耗下不关ovp； 1：低功耗关ovp
                                                          <6>ovp屏蔽选择； 0：不屏蔽； 1：屏蔽
                                                          <5:3>min bk toff ；000:20ns； 111:90ns ；10ns/step
                                                          <2:0>boost ton由normal ton切换到min ton的阈值；000:2us ；111:16us； 2us/step */
    } reg;
} PMIC_NP_BUCKBOOST_CFG16_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG16_np_bb_ana_cfg16_START  (0)
#define PMIC_NP_BUCKBOOST_CFG16_np_bb_ana_cfg16_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG17_UNION
 struct description   : NP_BUCKBOOST_CFG17 Register structure definition
                        Address Offset:0x0544 Initial:0x12 Width:8
 register description : BUCKBOOST配置寄存器17。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg17 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                          <7>boost pwm信号滤波选择； 1：不滤波； 0：滤波2ns
                                                          <6>buck pwm信号滤波选择； 1：不滤波； 0：滤波2ns
                                                          <5:3>min bst toff；000:20ns； 111:90ns； 10ns/step
                                                          <2:0>min bk ton；000:20ns ；111:90ns； 10ns/step */
    } reg;
} PMIC_NP_BUCKBOOST_CFG17_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG17_np_bb_ana_cfg17_START  (0)
#define PMIC_NP_BUCKBOOST_CFG17_np_bb_ana_cfg17_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG18_UNION
 struct description   : NP_BUCKBOOST_CFG18 Register structure definition
                        Address Offset:0x0545 Initial:0xF2 Width:8
 register description : BUCKBOOST配置寄存器18。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg18 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                          <7>发生SCP是否关闭buckboost； 1：关闭； 0：不关闭
                                                          <6>pwm比较器低功耗模式偏置切换选择； 0：不切偏置 1uA； 1：切换偏置 0.5uA
                                                          <5:3>boost ton最小值限制； 000:20ns； 111:90ns ；10ns/step
                                                          <2:0>min bst ton； 000:20ns； 111:90ns； 10ns/step */
    } reg;
} PMIC_NP_BUCKBOOST_CFG18_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG18_np_bb_ana_cfg18_START  (0)
#define PMIC_NP_BUCKBOOST_CFG18_np_bb_ana_cfg18_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG19_UNION
 struct description   : NP_BUCKBOOST_CFG19 Register structure definition
                        Address Offset:0x0546 Initial:0x3A Width:8
 register description : BUCKBOOST配置寄存器19。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg19 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                          <7:6>vo_det迟滞量设置 00:12mV 01:24mV 10:36mV 11:48mV
                                                          <5>vodet比较器使能 0：关闭 1：使能
                                                          <4>展宽PWM_BST信号低电平时屏蔽PWM_BST的高电平
                                                          <3>展宽PWM_BK信号低电平时屏蔽PWM_BK的高电平
                                                          <2:0>ton模块切换到min ton通道，发生负载瞬态时的boost ton档位 000:100ns 111:275ns 25ns/step */
    } reg;
} PMIC_NP_BUCKBOOST_CFG19_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG19_np_bb_ana_cfg19_START  (0)
#define PMIC_NP_BUCKBOOST_CFG19_np_bb_ana_cfg19_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG20_UNION
 struct description   : NP_BUCKBOOST_CFG20 Register structure definition
                        Address Offset:0x0547 Initial:0x66 Width:8
 register description : BUCKBOOST配置寄存器20。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg20 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                          <7:6>sleep比较器迟滞量设置 ；00:6mV； 01:12mV ；10:18mV； 11:24mV
                                                          <5:4>sense gm选择； 00:1A~66mV ；01:1A~85mV ；10:1A~99mV； 11:1A~119mV
                                                          <3:1>vo_det比较器档位 ；000:100mV； 001:87.5mV； 010:75mV； 011:62.5mV； 100:50mV； 101:37.5mV； 110:25mV
                                                          <0>vo_det比较器迟滞功能使能； 1：不使能 ；0：使能 */
    } reg;
} PMIC_NP_BUCKBOOST_CFG20_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG20_np_bb_ana_cfg20_START  (0)
#define PMIC_NP_BUCKBOOST_CFG20_np_bb_ana_cfg20_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG21_UNION
 struct description   : NP_BUCKBOOST_CFG21 Register structure definition
                        Address Offset:0x0548 Initial:0x04 Width:8
 register description : BUCKBOOST配置寄存器21。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg21 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                          <7>sleep比较器使能 0：关闭 1：使能
                                                          <6>sleep比较器delay使能 0：无delay 1：有delay
                                                          <5>sleep比较器delay时间选择 0：6us 1：4us
                                                          <4>是否屏蔽OCP计数 1：屏蔽 0：不屏蔽
                                                          <3>缓启到2V以前是否可以开启boost n管 1:可以开启 0：不开启
                                                          <2:0>0电感电流位置 000:204mV 001:209mV 010:214mV 011:219mV 100:224mV 101:229mV 110:234mV 111:239mV */
    } reg;
} PMIC_NP_BUCKBOOST_CFG21_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG21_np_bb_ana_cfg21_START  (0)
#define PMIC_NP_BUCKBOOST_CFG21_np_bb_ana_cfg21_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG22_UNION
 struct description   : NP_BUCKBOOST_CFG22 Register structure definition
                        Address Offset:0x0549 Initial:0x68 Width:8
 register description : BUCKBOOST配置寄存器22。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg22 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                          <7:5>buck off档位；000:83ns； 111:162ns； 8ns/step
                                                          <4:3>输出3.5V以上，buck toff降低档位； 00：不降低； 01：-7.6% ；10:-15.2% ；11:-22.8%
                                                          <2:1>sleep比较器档位； 00:48mV； 01:42mV； 10:36mV； 11:30mV
                                                          <0>sleep比较器迟滞功能使能； 1：不使能； 0：使能 */
    } reg;
} PMIC_NP_BUCKBOOST_CFG22_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG22_np_bb_ana_cfg22_START  (0)
#define PMIC_NP_BUCKBOOST_CFG22_np_bb_ana_cfg22_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG23_UNION
 struct description   : NP_BUCKBOOST_CFG23 Register structure definition
                        Address Offset:0x054A Initial:0x00 Width:8
 register description : BUCKBOOST配置寄存器23。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg23 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                          <7:5>模拟信号复用控制
                                                          <4:0>数字信号复用控制 */
    } reg;
} PMIC_NP_BUCKBOOST_CFG23_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG23_np_bb_ana_cfg23_START  (0)
#define PMIC_NP_BUCKBOOST_CFG23_np_bb_ana_cfg23_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG24_UNION
 struct description   : NP_BUCKBOOST_CFG24 Register structure definition
                        Address Offset:0x054B Initial:0x00 Width:8
 register description : BUCKBOOST配置寄存器24。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg24 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                          <7>NA
                                                          <6:5>boost ton由normal ton切换到min ton计数周期； 00:连续1个周期； 01:连续2个周期；10:连续4个周期； 11:连续8个周期
                                                          <4>下钳位trim模式选择； 0：不进trim模式； 1：拉高VFB 120mV，进入下钳位trim
                                                          <3>上钳位trim模式选择； 0：不进trim模式； 1：拉低VFB 80mV，进入上钳位trim
                                                          <2:0>发生负载瞬态时boost ton增加的档位； 000:增加25%； 111：增加200%； 25%/step */
    } reg;
} PMIC_NP_BUCKBOOST_CFG24_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG24_np_bb_ana_cfg24_START  (0)
#define PMIC_NP_BUCKBOOST_CFG24_np_bb_ana_cfg24_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG25_UNION
 struct description   : NP_BUCKBOOST_CFG25 Register structure definition
                        Address Offset:0x054C Initial:0x9A Width:8
 register description : BUCKBOOST配置寄存器25。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg25 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                          <7:6>buck状态由正常功耗模式切换到低功耗的计数周期；00:4个周期； 01：8个周期 ；10:16个周期； 11:32个周期
                                                          <5:3>boost ton由min ton切换到normal ton阈值； 000:0.5us； 111:4.0us； 0.5us/step 
                                                          <2:0>buck toff时间由normal toff切换到min toff的阈值； 000:2us； 111:16us；2us/step */
    } reg;
} PMIC_NP_BUCKBOOST_CFG25_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG25_np_bb_ana_cfg25_START  (0)
#define PMIC_NP_BUCKBOOST_CFG25_np_bb_ana_cfg25_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG26_UNION
 struct description   : NP_BUCKBOOST_CFG26 Register structure definition
                        Address Offset:0x054D Initial:0x4A Width:8
 register description : BUCKBOOST配置寄存器26。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg26 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                          <7:5>boost状态由正常模式切换到低功耗模式的阈值；000:2us； 111:16us； 2us/step
                                                          <4:2>buck状态由正常模式切换到低功耗模式的阈值；000:2us； 111:16us； 2us/step
                                                          <1:0>boost状态由正常功耗模式切换到低功耗的计数周期；00:4个周期； 01：8个周期； 10:16个周期； 11:32个周期 */
    } reg;
} PMIC_NP_BUCKBOOST_CFG26_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG26_np_bb_ana_cfg26_START  (0)
#define PMIC_NP_BUCKBOOST_CFG26_np_bb_ana_cfg26_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG27_UNION
 struct description   : NP_BUCKBOOST_CFG27 Register structure definition
                        Address Offset:0x054E Initial:0x17 Width:8
 register description : BUCKBOOST配置寄存器27。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg27 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                          <7>buck状态下发生负载瞬态时屏蔽buck off功能使能； 1：使能； 0：不使能
                                                          <6:5>sense方案选择； 00：buck sense ；01:boost sense； 10:buck & boost sense
                                                          <4>scp比较器使能； 0：关闭； 1：使能
                                                          <3:0>EA II型补偿r4电阻选择； 0000：70kΩ ；每档35kΩ；1111：595kΩ */
    } reg;
} PMIC_NP_BUCKBOOST_CFG27_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG27_np_bb_ana_cfg27_START  (0)
#define PMIC_NP_BUCKBOOST_CFG27_np_bb_ana_cfg27_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG28_UNION
 struct description   : NP_BUCKBOOST_CFG28 Register structure definition
                        Address Offset:0x054F Initial:0x85 Width:8
 register description : BUCKBOOST配置寄存器28。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg28 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                          <7:6>bk_mode比较器迟滞选择； 00:24mV ；01:12mV ；10:8mV； 11:6mV
                                                          <5:3>boost on状态时屏蔽boost pwm比较器高电平时间；000:40ns； 111:180ns； 20ns/step
                                                          <2:0>buck off状态时屏蔽boost pwm比较器高电平时间；000:40ns； 111:180ns； 20ns/step */
    } reg;
} PMIC_NP_BUCKBOOST_CFG28_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG28_np_bb_ana_cfg28_START  (0)
#define PMIC_NP_BUCKBOOST_CFG28_np_bb_ana_cfg28_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG29_UNION
 struct description   : NP_BUCKBOOST_CFG29 Register structure definition
                        Address Offset:0x0550 Initial:0x00 Width:8
 register description : BUCKBOOST配置寄存器29。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg29 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                          <7>scp档位选择； 0：2V； 1：2.2V
                                                          <6>470nH时减小buck toff时间；0:不减小； 1:减小
                                                          <5>NA
                                                          <4:3>buck toff由normal toff切换到min toff的计数周期；00：连续1个周期； 01：连续两个周期； 10：连续4个周期； 11：连续8个周期
                                                          <2>ton模块切换到normal ton通道，负载瞬态增加ton使能； 1:使能 ；0:不使能
                                                          <1:0>bk_mode比较器档位； 00:68mV ；01:72mV ；10:96mV； 11:24mV */
    } reg;
} PMIC_NP_BUCKBOOST_CFG29_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG29_np_bb_ana_cfg29_START  (0)
#define PMIC_NP_BUCKBOOST_CFG29_np_bb_ana_cfg29_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG30_UNION
 struct description   : NP_BUCKBOOST_CFG30 Register structure definition
                        Address Offset:0x0551 Initial:0x09 Width:8
 register description : BUCKBOOST配置寄存器30。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg30 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                          <7:6>EA动态电流档位选择高2bit
                                                          <5>470nH电感时boost ton档位减小； 1:减小； 0:不减小
                                                          <4:2> boost ton档位； 000:120ns； 111:190ns； 10ns/step
                                                          <1:0>输出4V以上boost ton减小量； 00:-6.25% ；01:-12.5%；10:-25% ；11:-50% */
    } reg;
} PMIC_NP_BUCKBOOST_CFG30_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG30_np_bb_ana_cfg30_START  (0)
#define PMIC_NP_BUCKBOOST_CFG30_np_bb_ana_cfg30_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG31_UNION
 struct description   : NP_BUCKBOOST_CFG31 Register structure definition
                        Address Offset:0x0552 Initial:0xD3 Width:8
 register description : BUCKBOOST配置寄存器31。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg31 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                          <7>boost pwm信号屏蔽选择； 1：buck off时屏蔽boost pwm信号的高电平
                                                          <6>boost pwm信号屏蔽选择； 1：boost on开始时屏蔽boost pwm信号高电平
                                                          <5:4>ocp计数时长选择； 00:64us； 01:128us； 10:256us ；11:512us
                                                          <3>输入远大于输出时强制buck状态使能寄存器； 1：使能； 0：不使能
                                                          <2>输入远小于输出时强制boost状态使能寄存器； 1：使能； 0：不使能
                                                          <1>sense低功耗模式使能； 1：使能； 0：不使能
                                                          <0>sense低功耗时电流选择； 0:0.25uA； 1:0.5uA */
    } reg;
} PMIC_NP_BUCKBOOST_CFG31_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG31_np_bb_ana_cfg31_START  (0)
#define PMIC_NP_BUCKBOOST_CFG31_np_bb_ana_cfg31_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG32_UNION
 struct description   : NP_BUCKBOOST_CFG32 Register structure definition
                        Address Offset:0x0553 Initial:0x00 Width:8
 register description : BUCKBOOST配置寄存器32。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg32 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                          <7>boost开P管驱动防穿通使能 ；1：使能； 0：不使能
                                                          <6>boost开N管驱动防穿通使能； 1：使能 ；0：不使能
                                                          <5>buck开P管驱动防穿通使能； 1：使能； 0：不使能
                                                          <4>buck开N管驱动防穿通使能； 1：使能； 0：不使能
                                                          <3>boost关N开P基于PWM_P信号的死区（快死区）使能； 1：使能； 0：不使能
                                                          <2>boost关P开N基于PWM_P信号的死区（快死区）使能； 1：使能； 0：不使能
                                                          <1>buck 关N开P基于PWM_P信号的死区（快死区）使能 ；1：使能 ；0：不使能
                                                          <0>buck 关P开N基于PWM_P信号的死区（快死区）使能； 1：使能； 0：不使能 */
    } reg;
} PMIC_NP_BUCKBOOST_CFG32_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG32_np_bb_ana_cfg32_START  (0)
#define PMIC_NP_BUCKBOOST_CFG32_np_bb_ana_cfg32_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG33_UNION
 struct description   : NP_BUCKBOOST_CFG33 Register structure definition
                        Address Offset:0x0554 Initial:0x08 Width:8
 register description : BUCKBOOST配置寄存器33。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg33 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                          <7>100ns延时单元trim使能 ；1：使能； 0：不使能
                                                          <6>EA动态电流档位选择最低bit
                                                          <5:3>buck关P开N基于PG_OFF的死区； 000:0ns； 001:1ns； 011:2ns； 111:5ns
                                                          <2:1>buck关N开P基于NG_OFF的死区； 00：0ns； 01:2ns； 10:0ns； 11:5ns
                                                          <0>buck关N开P的死区是否使能NMOS_OFF_ALL判断（没有延时）；1：使能； 0：不使能 */
    } reg;
} PMIC_NP_BUCKBOOST_CFG33_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG33_np_bb_ana_cfg33_START  (0)
#define PMIC_NP_BUCKBOOST_CFG33_np_bb_ana_cfg33_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG34_UNION
 struct description   : NP_BUCKBOOST_CFG34 Register structure definition
                        Address Offset:0x0555 Initial:0x0A Width:8
 register description : BUCKBOOST配置寄存器34。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg34 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                          <7>toff trim使能 ；1：使能 ；0：不使能
                                                          <6>ton trim使能； 1：使能； 0：不使能
                                                          <5:4>boost 关P开N基于PG_OFF的死区； 00:0ns； 01:2ns；10:0ns ；11:5ns
                                                          <3>boost关P开N的死区是否使能PMOS_OFF_ALL判断（没有延时）；1：使能； 0：不使能
                                                          <2:1>boost 关N开P基于NG_OFF的死区 ；00:0ns ；01:2ns； 10:0ns；11:5ns
                                                          <0>boost关N开P的死区是否使能NMOS_OFF_ALL判断（没有延时）；1：使能；0：不使能 */
    } reg;
} PMIC_NP_BUCKBOOST_CFG34_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG34_np_bb_ana_cfg34_START  (0)
#define PMIC_NP_BUCKBOOST_CFG34_np_bb_ana_cfg34_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG35_UNION
 struct description   : NP_BUCKBOOST_CFG35 Register structure definition
                        Address Offset:0x0556 Initial:0xFF Width:8
 register description : BUCKBOOST配置寄存器35。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg35 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                          <7:6>boost关N开P基于PWM_P信号的死区（快死区）档位；00:7ns； 01:8ns； 10:9ns； 11:11ns
                                                          <5:4>boost关P开N基于PWM_P信号的死区（快死区）档位；00:4.5ns； 01:5.5ns； 10:6.5ns； 11:9ns
                                                          <3:2>buck关N开P基于PWM_P信号的死区（快死区）档位；00:2ns； 01:3ns； 10:4ns； 11:5ns
                                                          <1:0>buck关P开N基于PWM_P信号的死区（快死区）档位；00:11ns； 01:12ns； 10:13ns； 11:14ns */
    } reg;
} PMIC_NP_BUCKBOOST_CFG35_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG35_np_bb_ana_cfg35_START  (0)
#define PMIC_NP_BUCKBOOST_CFG35_np_bb_ana_cfg35_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG36_UNION
 struct description   : NP_BUCKBOOST_CFG36 Register structure definition
                        Address Offset:0x0557 Initial:0x00 Width:8
 register description : BUCKBOOST配置寄存器36。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg36 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                          <7>ENH_SS信号由低变高的计时时长； 0:625us； 1:756us
                                                          <6>功率管trim模式使能； 1:使能； 0:不使能
                                                          <5:4>功率管选择； 00：bypass模式； 01：只开buck n管 ；10：只开boost n管 ；11：所有功率管都关闭
                                                          <3>强制直通模式选择； 1：使能 ；0：不使能
                                                          <2>进入强制直通模式的阈值设置； 1：输入大于4V ；0：输入大于3.5V
                                                          <1>每次buck上管有开启动作时，是否清零bst dmd ；1:清零； 0：不清零
                                                          <0>缓启电流选择 ；1:200nA； 0:100nA */
    } reg;
} PMIC_NP_BUCKBOOST_CFG36_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG36_np_bb_ana_cfg36_START  (0)
#define PMIC_NP_BUCKBOOST_CFG36_np_bb_ana_cfg36_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG37_UNION
 struct description   : NP_BUCKBOOST_CFG37 Register structure definition
                        Address Offset:0x0558 Initial:0x29 Width:8
 register description : BUCKBOOST配置寄存器37。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg37 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                          <7>上下钳位trim模式使能； 0：不使能； 1：使能
                                                          <6>dmd缓起信号选择； 0：vo_cs_ok ；1：ss_ok
                                                          <5:3>进退低功耗模式时，屏蔽boost pwm比较器输出的高电平时间； 000：100ns ；111:450ns ；50ns/step
                                                          <2:0>进退低功耗模式时，屏蔽buck pwm比较器输出的高电平时间 ；000：100ns； 111:450ns； 50ns/step */
    } reg;
} PMIC_NP_BUCKBOOST_CFG37_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG37_np_bb_ana_cfg37_START  (0)
#define PMIC_NP_BUCKBOOST_CFG37_np_bb_ana_cfg37_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG38_UNION
 struct description   : NP_BUCKBOOST_CFG38 Register structure definition
                        Address Offset:0x0559 Initial:0x64 Width:8
 register description : BUCKBOOST配置寄存器38。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg38 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                          <7:6>buck p管开启一段时间后才允许bk_dmd生效管buck n管； 00:20ns； 01:33ns； 10:46ns； 11:60ns
                                                          <5>发生负载瞬态时最小 boost ton增加使能； 1：使能 ；0：不使能
                                                          <4:2>boost ton模块选择normal ton通道，发生负载瞬态时，增加最小ton的档位； 000:100ns； 111:275ns； 25ns/step
                                                          <1>boost sense trim使能； 1：使能； 0：不使能
                                                          <0>buck sense trim使能； 1：使能； 0：不使能 */
    } reg;
} PMIC_NP_BUCKBOOST_CFG38_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG38_np_bb_ana_cfg38_START  (0)
#define PMIC_NP_BUCKBOOST_CFG38_np_bb_ana_cfg38_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG39_UNION
 struct description   : NP_BUCKBOOST_CFG39 Register structure definition
                        Address Offset:0x055A Initial:0xC3 Width:8
 register description : BUCKBOOST配置寄存器39。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg39 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                          <7:6>缓启阶段允许开boost n管的时间；00:96us ；01:104us； 10:120us； 11:88us
                                                          <5>ovp输入滤波电容选择； 0：无滤波电容； 1：有滤波电容
                                                          <4>EA低功耗切电流选择； 0：不切电流； 1：随电流档位切换
                                                          <3:2>EA低功耗增加gap电压选择 ；5mV/10mV/13.5mV/20mV
                                                          <1>EA低功耗模式加gap使能； 0：不加gap； 1：加gap
                                                          <0>buck p管开启一段时间后才允许bk_dmd生效关buck n管； 1:使能该功能 ；0：不使能该功能 */
    } reg;
} PMIC_NP_BUCKBOOST_CFG39_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG39_np_bb_ana_cfg39_START  (0)
#define PMIC_NP_BUCKBOOST_CFG39_np_bb_ana_cfg39_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG40_UNION
 struct description   : NP_BUCKBOOST_CFG40 Register structure definition
                        Address Offset:0x055B Initial:0x17 Width:8
 register description : BUCKBOOST配置寄存器40。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg40 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                          <7>在VO_DET变高的一段时间窗口内屏蔽第二个VO_DET的高电平选择； 1：屏蔽； 0:不屏蔽
                                                          <6>EA下嵌位档位调节； 1：下嵌位增加80mV； 0:下嵌位不增加
                                                          <5>gap电压增强，与cfg9<3:0>配合使用； 0：不增强； 1：提高gap电压80mV
                                                          <4>下钳位buffer迟滞功能使能 ；0：不使能； 1：使能
                                                          <3:2>boost on和buck off之间的bypass阶段的最小时间；00:20ns； 01:33ns； 10:46ns； 11:60ns
                                                          <1>bk_mode比较器反馈端选择； 0：VSOFT； 1：VFB
                                                          <0>bk_mode比较器迟滞功能使能； 1:使能； 0：不使能 */
    } reg;
} PMIC_NP_BUCKBOOST_CFG40_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG40_np_bb_ana_cfg40_START  (0)
#define PMIC_NP_BUCKBOOST_CFG40_np_bb_ana_cfg40_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG41_UNION
 struct description   : NP_BUCKBOOST_CFG41 Register structure definition
                        Address Offset:0x055C Initial:0xA2 Width:8
 register description : BUCKBOOST配置寄存器41。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg41 : 8;  /* bit[0-7]: buckboost预留非下电寄存器
                                                          <7>低功耗模式dmd关闭； 0：不关dmd； 1：关闭dmd
                                                          <6>是否使能S_PWM_BST_P信号对bk_dmd的控制； 0：不使能； 1：使能
                                                          <5>bk_mode的由低变高时，先开一次buck上管才允许dmd关buck下管的逻辑生效； 1：使能该功能； 0:不使能该功能
                                                          <4:2>瞬态跌落时VFB调整档位选择，提高VFB电压 ；0m/27m/48m/66m/80m/94/104m/114mV 
                                                          <1:0>负载瞬态时屏蔽第二个VO_DET的高电平的时间窗口设置； 00:16us； 01:24us； 10:32us； 11:40us */
    } reg;
} PMIC_NP_BUCKBOOST_CFG41_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG41_np_bb_ana_cfg41_START  (0)
#define PMIC_NP_BUCKBOOST_CFG41_np_bb_ana_cfg41_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG42_UNION
 struct description   : NP_BUCKBOOST_CFG42 Register structure definition
                        Address Offset:0x055D Initial:0x00 Width:8
 register description : BUCKBOOST配置寄存器42。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg42 : 8;  /* bit[0-7]: buckboost预留非下电寄存器 */
    } reg;
} PMIC_NP_BUCKBOOST_CFG42_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG42_np_bb_ana_cfg42_START  (0)
#define PMIC_NP_BUCKBOOST_CFG42_np_bb_ana_cfg42_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCKBOOST_CFG43_UNION
 struct description   : NP_BUCKBOOST_CFG43 Register structure definition
                        Address Offset:0x055E Initial:0x5B Width:8
 register description : BUCKBOOST配置寄存器43。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_bb_ana_cfg43 : 8;  /* bit[0-7]: buckboost预留非下电寄存器 */
    } reg;
} PMIC_NP_BUCKBOOST_CFG43_UNION;
#endif
#define PMIC_NP_BUCKBOOST_CFG43_np_bb_ana_cfg43_START  (0)
#define PMIC_NP_BUCKBOOST_CFG43_np_bb_ana_cfg43_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCK_RES0_UNION
 struct description   : NP_BUCK_RES0 Register structure definition
                        Address Offset:0x055F Initial:0x0F Width:8
 register description : BUCK非下电预留寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_buck_reserve4 : 8;  /* bit[0-7]: BUCK非下电预留寄存器。 */
    } reg;
} PMIC_NP_BUCK_RES0_UNION;
#endif
#define PMIC_NP_BUCK_RES0_np_buck_reserve4_START  (0)
#define PMIC_NP_BUCK_RES0_np_buck_reserve4_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCK_RES1_UNION
 struct description   : NP_BUCK_RES1 Register structure definition
                        Address Offset:0x0560 Initial:0x0F Width:8
 register description : BUCK非下电预留寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_buck_reserve5 : 8;  /* bit[0-7]: BUCK非下电预留寄存器。 */
    } reg;
} PMIC_NP_BUCK_RES1_UNION;
#endif
#define PMIC_NP_BUCK_RES1_np_buck_reserve5_START  (0)
#define PMIC_NP_BUCK_RES1_np_buck_reserve5_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCK_RES2_UNION
 struct description   : NP_BUCK_RES2 Register structure definition
                        Address Offset:0x0561 Initial:0x0F Width:8
 register description : BUCK非下电预留寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_buck_reserve6 : 8;  /* bit[0-7]: BUCK非下电预留寄存器。 */
    } reg;
} PMIC_NP_BUCK_RES2_UNION;
#endif
#define PMIC_NP_BUCK_RES2_np_buck_reserve6_START  (0)
#define PMIC_NP_BUCK_RES2_np_buck_reserve6_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCK_RES3_UNION
 struct description   : NP_BUCK_RES3 Register structure definition
                        Address Offset:0x0562 Initial:0x0F Width:8
 register description : BUCK非下电预留寄存器3。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_buck_reserve7 : 8;  /* bit[0-7]: BUCK非下电预留寄存器。 */
    } reg;
} PMIC_NP_BUCK_RES3_UNION;
#endif
#define PMIC_NP_BUCK_RES3_np_buck_reserve7_START  (0)
#define PMIC_NP_BUCK_RES3_np_buck_reserve7_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCK0_CTRL0_UNION
 struct description   : NP_BUCK0_CTRL0 Register structure definition
                        Address Offset:0x0563 Initial:0x13 Width:8
 register description : BUCK0非下电配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b0_lxpd_ctrl         : 1;  /* bit[0]  : 是否开启下拉功能 1为开启，0为关闭 */
        unsigned char  np_b0_lxpd_duty_ctrl    : 1;  /* bit[1]  : 是否开启分时下来功能，1为开启，0为关闭 */
        unsigned char  np_b0_lxpd_delay_sel    : 2;  /* bit[2-3]: 下拉等待时间档位配置，00-11依次增大 */
        unsigned char  np_b0_lxpd_pull_ctrl    : 1;  /* bit[4]  : 下拉能力选择，0为小档位，1为大档位 */
        unsigned char  np_b0_lxpd_counter_ctrl : 1;  /* bit[5]  : 2ms下拉计数功能控制，1为开启，0为关闭 */
        unsigned char  np_b0_offres_sel        : 1;  /* bit[6]  : fb下拉档位控制，0为小档位，1为大档位 */
        unsigned char  reserved                : 1;  /* bit[7]  : 保留 */
    } reg;
} PMIC_NP_BUCK0_CTRL0_UNION;
#endif
#define PMIC_NP_BUCK0_CTRL0_np_b0_lxpd_ctrl_START          (0)
#define PMIC_NP_BUCK0_CTRL0_np_b0_lxpd_ctrl_END            (0)
#define PMIC_NP_BUCK0_CTRL0_np_b0_lxpd_duty_ctrl_START     (1)
#define PMIC_NP_BUCK0_CTRL0_np_b0_lxpd_duty_ctrl_END       (1)
#define PMIC_NP_BUCK0_CTRL0_np_b0_lxpd_delay_sel_START     (2)
#define PMIC_NP_BUCK0_CTRL0_np_b0_lxpd_delay_sel_END       (3)
#define PMIC_NP_BUCK0_CTRL0_np_b0_lxpd_pull_ctrl_START     (4)
#define PMIC_NP_BUCK0_CTRL0_np_b0_lxpd_pull_ctrl_END       (4)
#define PMIC_NP_BUCK0_CTRL0_np_b0_lxpd_counter_ctrl_START  (5)
#define PMIC_NP_BUCK0_CTRL0_np_b0_lxpd_counter_ctrl_END    (5)
#define PMIC_NP_BUCK0_CTRL0_np_b0_offres_sel_START         (6)
#define PMIC_NP_BUCK0_CTRL0_np_b0_offres_sel_END           (6)


/*****************************************************************************
 struct               : PMIC_NP_BUCK0_CTRL1_UNION
 struct description   : NP_BUCK0_CTRL1 Register structure definition
                        Address Offset:0x0564 Initial:0x07 Width:8
 register description : BUCK0非下电配置寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b0_buck_noroff_ctrl : 1;  /* bit[0]  : 预留 */
        unsigned char  np_b0_adj_clx          : 2;  /* bit[1-2]: LX反馈滤波电容调节
                                                                 （11：电容全接入，00：电容全不接入） */
        unsigned char  reserved               : 5;  /* bit[3-7]: 保留 */
    } reg;
} PMIC_NP_BUCK0_CTRL1_UNION;
#endif
#define PMIC_NP_BUCK0_CTRL1_np_b0_buck_noroff_ctrl_START  (0)
#define PMIC_NP_BUCK0_CTRL1_np_b0_buck_noroff_ctrl_END    (0)
#define PMIC_NP_BUCK0_CTRL1_np_b0_adj_clx_START           (1)
#define PMIC_NP_BUCK0_CTRL1_np_b0_adj_clx_END             (2)


/*****************************************************************************
 struct               : PMIC_NP_BUCK0_RES0_UNION
 struct description   : NP_BUCK0_RES0 Register structure definition
                        Address Offset:0x0565 Initial:0x90 Width:8
 register description : BUCK0非下电预留寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b0_reserve1 : 8;  /* bit[0-7]: <6:0>预留,<7>:0为下拉管能力较小，1为较大，默认为0 */
    } reg;
} PMIC_NP_BUCK0_RES0_UNION;
#endif
#define PMIC_NP_BUCK0_RES0_np_b0_reserve1_START  (0)
#define PMIC_NP_BUCK0_RES0_np_b0_reserve1_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCK1_CTRL0_UNION
 struct description   : NP_BUCK1_CTRL0 Register structure definition
                        Address Offset:0x0566 Initial:0x13 Width:8
 register description : BUCK1非下电配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b1_lxpd_ctrl         : 1;  /* bit[0]  : 是否开启下拉功能 1为开启，0为关闭 */
        unsigned char  np_b1_lxpd_duty_ctrl    : 1;  /* bit[1]  : 是否开启分时下来功能，1为开启，0为关闭 */
        unsigned char  np_b1_lxpd_delay_sel    : 2;  /* bit[2-3]: 下拉等待时间档位配置，00-11依次增大 */
        unsigned char  np_b1_lxpd_pull_ctrl    : 1;  /* bit[4]  : 下拉能力选择，0为小档位，1为大档位 */
        unsigned char  np_b1_lxpd_counter_ctrl : 1;  /* bit[5]  : 2ms下拉计数功能控制，1为开启，0为关闭 */
        unsigned char  np_b1_offres_sel        : 1;  /* bit[6]  : fb下拉档位控制，0为小档位，1为大档位 */
        unsigned char  reserved                : 1;  /* bit[7]  : 保留 */
    } reg;
} PMIC_NP_BUCK1_CTRL0_UNION;
#endif
#define PMIC_NP_BUCK1_CTRL0_np_b1_lxpd_ctrl_START          (0)
#define PMIC_NP_BUCK1_CTRL0_np_b1_lxpd_ctrl_END            (0)
#define PMIC_NP_BUCK1_CTRL0_np_b1_lxpd_duty_ctrl_START     (1)
#define PMIC_NP_BUCK1_CTRL0_np_b1_lxpd_duty_ctrl_END       (1)
#define PMIC_NP_BUCK1_CTRL0_np_b1_lxpd_delay_sel_START     (2)
#define PMIC_NP_BUCK1_CTRL0_np_b1_lxpd_delay_sel_END       (3)
#define PMIC_NP_BUCK1_CTRL0_np_b1_lxpd_pull_ctrl_START     (4)
#define PMIC_NP_BUCK1_CTRL0_np_b1_lxpd_pull_ctrl_END       (4)
#define PMIC_NP_BUCK1_CTRL0_np_b1_lxpd_counter_ctrl_START  (5)
#define PMIC_NP_BUCK1_CTRL0_np_b1_lxpd_counter_ctrl_END    (5)
#define PMIC_NP_BUCK1_CTRL0_np_b1_offres_sel_START         (6)
#define PMIC_NP_BUCK1_CTRL0_np_b1_offres_sel_END           (6)


/*****************************************************************************
 struct               : PMIC_NP_BUCK1_CTRL1_UNION
 struct description   : NP_BUCK1_CTRL1 Register structure definition
                        Address Offset:0x0567 Initial:0x07 Width:8
 register description : BUCK1非下电配置寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b1_buck_noroff_ctrl : 1;  /* bit[0]  : 预留 */
        unsigned char  np_b1_adj_clx          : 2;  /* bit[1-2]: LX反馈滤波电容调节
                                                                 （11：电容全接入，00：电容全不接入） */
        unsigned char  reserved               : 5;  /* bit[3-7]: 保留 */
    } reg;
} PMIC_NP_BUCK1_CTRL1_UNION;
#endif
#define PMIC_NP_BUCK1_CTRL1_np_b1_buck_noroff_ctrl_START  (0)
#define PMIC_NP_BUCK1_CTRL1_np_b1_buck_noroff_ctrl_END    (0)
#define PMIC_NP_BUCK1_CTRL1_np_b1_adj_clx_START           (1)
#define PMIC_NP_BUCK1_CTRL1_np_b1_adj_clx_END             (2)


/*****************************************************************************
 struct               : PMIC_NP_BUCK1_RES0_UNION
 struct description   : NP_BUCK1_RES0 Register structure definition
                        Address Offset:0x0568 Initial:0x90 Width:8
 register description : BUCK1非下电预留寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b1_reserve1 : 8;  /* bit[0-7]: <6:0>预留,<7>:0为下拉管能力较小，1为较大，默认为0 */
    } reg;
} PMIC_NP_BUCK1_RES0_UNION;
#endif
#define PMIC_NP_BUCK1_RES0_np_b1_reserve1_START  (0)
#define PMIC_NP_BUCK1_RES0_np_b1_reserve1_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCK2_CTRL0_UNION
 struct description   : NP_BUCK2_CTRL0 Register structure definition
                        Address Offset:0x0569 Initial:0x13 Width:8
 register description : BUCK2非下电配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b2_lxpd_ctrl         : 1;  /* bit[0]  : 是否开启下拉功能 1为开启，0为关闭 */
        unsigned char  np_b2_lxpd_duty_ctrl    : 1;  /* bit[1]  : 是否开启分时下来功能，1为开启，0为关闭 */
        unsigned char  np_b2_lxpd_delay_sel    : 2;  /* bit[2-3]: 下拉等待时间档位配置，00-11依次增大 */
        unsigned char  np_b2_lxpd_pull_ctrl    : 1;  /* bit[4]  : 下拉能力选择，0为小档位，1为大档位 */
        unsigned char  np_b2_lxpd_counter_ctrl : 1;  /* bit[5]  : 2ms下拉计数功能控制，1为开启，0为关闭 */
        unsigned char  np_b2_offres_sel        : 1;  /* bit[6]  : fb下拉档位控制，0为小档位，1为大档位 */
        unsigned char  reserved                : 1;  /* bit[7]  : 保留 */
    } reg;
} PMIC_NP_BUCK2_CTRL0_UNION;
#endif
#define PMIC_NP_BUCK2_CTRL0_np_b2_lxpd_ctrl_START          (0)
#define PMIC_NP_BUCK2_CTRL0_np_b2_lxpd_ctrl_END            (0)
#define PMIC_NP_BUCK2_CTRL0_np_b2_lxpd_duty_ctrl_START     (1)
#define PMIC_NP_BUCK2_CTRL0_np_b2_lxpd_duty_ctrl_END       (1)
#define PMIC_NP_BUCK2_CTRL0_np_b2_lxpd_delay_sel_START     (2)
#define PMIC_NP_BUCK2_CTRL0_np_b2_lxpd_delay_sel_END       (3)
#define PMIC_NP_BUCK2_CTRL0_np_b2_lxpd_pull_ctrl_START     (4)
#define PMIC_NP_BUCK2_CTRL0_np_b2_lxpd_pull_ctrl_END       (4)
#define PMIC_NP_BUCK2_CTRL0_np_b2_lxpd_counter_ctrl_START  (5)
#define PMIC_NP_BUCK2_CTRL0_np_b2_lxpd_counter_ctrl_END    (5)
#define PMIC_NP_BUCK2_CTRL0_np_b2_offres_sel_START         (6)
#define PMIC_NP_BUCK2_CTRL0_np_b2_offres_sel_END           (6)


/*****************************************************************************
 struct               : PMIC_NP_BUCK2_CTRL1_UNION
 struct description   : NP_BUCK2_CTRL1 Register structure definition
                        Address Offset:0x056A Initial:0x07 Width:8
 register description : BUCK2非下电配置寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b2_buck_noroff_ctrl : 1;  /* bit[0]  : 预留 */
        unsigned char  np_b2_adj_clx          : 2;  /* bit[1-2]: LX反馈滤波电容调节
                                                                 （11：电容全接入，00：电容全不接入） */
        unsigned char  reserved               : 5;  /* bit[3-7]: 保留 */
    } reg;
} PMIC_NP_BUCK2_CTRL1_UNION;
#endif
#define PMIC_NP_BUCK2_CTRL1_np_b2_buck_noroff_ctrl_START  (0)
#define PMIC_NP_BUCK2_CTRL1_np_b2_buck_noroff_ctrl_END    (0)
#define PMIC_NP_BUCK2_CTRL1_np_b2_adj_clx_START           (1)
#define PMIC_NP_BUCK2_CTRL1_np_b2_adj_clx_END             (2)


/*****************************************************************************
 struct               : PMIC_NP_BUCK2_RES0_UNION
 struct description   : NP_BUCK2_RES0 Register structure definition
                        Address Offset:0x056B Initial:0x90 Width:8
 register description : BUCK2非下电预留寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b2_reserve1 : 8;  /* bit[0-7]: <6:0>预留,<7>:0为下拉管能力较小，1为较大，默认为0 */
    } reg;
} PMIC_NP_BUCK2_RES0_UNION;
#endif
#define PMIC_NP_BUCK2_RES0_np_b2_reserve1_START  (0)
#define PMIC_NP_BUCK2_RES0_np_b2_reserve1_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCK3_CTRL0_UNION
 struct description   : NP_BUCK3_CTRL0 Register structure definition
                        Address Offset:0x056C Initial:0x13 Width:8
 register description : BUCK3非下电配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b3_lxpd_ctrl         : 1;  /* bit[0]  : 是否开启下拉功能 1为开启，0为关闭 */
        unsigned char  np_b3_lxpd_duty_ctrl    : 1;  /* bit[1]  : 是否开启分时下来功能，1为开启，0为关闭 */
        unsigned char  np_b3_lxpd_delay_sel    : 2;  /* bit[2-3]: 下拉等待时间档位配置，00-11依次增大 */
        unsigned char  np_b3_lxpd_pull_ctrl    : 1;  /* bit[4]  : 下拉能力选择，0为小档位，1为大档位 */
        unsigned char  np_b3_lxpd_counter_ctrl : 1;  /* bit[5]  : 2ms下拉计数功能控制，1为开启，0为关闭 */
        unsigned char  np_b3_offres_sel        : 1;  /* bit[6]  : fb下拉档位控制，0为小档位，1为大档位 */
        unsigned char  reserved                : 1;  /* bit[7]  : 保留 */
    } reg;
} PMIC_NP_BUCK3_CTRL0_UNION;
#endif
#define PMIC_NP_BUCK3_CTRL0_np_b3_lxpd_ctrl_START          (0)
#define PMIC_NP_BUCK3_CTRL0_np_b3_lxpd_ctrl_END            (0)
#define PMIC_NP_BUCK3_CTRL0_np_b3_lxpd_duty_ctrl_START     (1)
#define PMIC_NP_BUCK3_CTRL0_np_b3_lxpd_duty_ctrl_END       (1)
#define PMIC_NP_BUCK3_CTRL0_np_b3_lxpd_delay_sel_START     (2)
#define PMIC_NP_BUCK3_CTRL0_np_b3_lxpd_delay_sel_END       (3)
#define PMIC_NP_BUCK3_CTRL0_np_b3_lxpd_pull_ctrl_START     (4)
#define PMIC_NP_BUCK3_CTRL0_np_b3_lxpd_pull_ctrl_END       (4)
#define PMIC_NP_BUCK3_CTRL0_np_b3_lxpd_counter_ctrl_START  (5)
#define PMIC_NP_BUCK3_CTRL0_np_b3_lxpd_counter_ctrl_END    (5)
#define PMIC_NP_BUCK3_CTRL0_np_b3_offres_sel_START         (6)
#define PMIC_NP_BUCK3_CTRL0_np_b3_offres_sel_END           (6)


/*****************************************************************************
 struct               : PMIC_NP_BUCK3_CTRL1_UNION
 struct description   : NP_BUCK3_CTRL1 Register structure definition
                        Address Offset:0x056D Initial:0x07 Width:8
 register description : BUCK3非下电配置寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b3_buck_noroff_ctrl : 1;  /* bit[0]  : 预留 */
        unsigned char  np_b3_adj_clx          : 2;  /* bit[1-2]: LX反馈滤波电容调节
                                                                 （11：电容全接入，00：电容全不接入） */
        unsigned char  reserved               : 5;  /* bit[3-7]: 保留 */
    } reg;
} PMIC_NP_BUCK3_CTRL1_UNION;
#endif
#define PMIC_NP_BUCK3_CTRL1_np_b3_buck_noroff_ctrl_START  (0)
#define PMIC_NP_BUCK3_CTRL1_np_b3_buck_noroff_ctrl_END    (0)
#define PMIC_NP_BUCK3_CTRL1_np_b3_adj_clx_START           (1)
#define PMIC_NP_BUCK3_CTRL1_np_b3_adj_clx_END             (2)


/*****************************************************************************
 struct               : PMIC_NP_BUCK3_RES0_UNION
 struct description   : NP_BUCK3_RES0 Register structure definition
                        Address Offset:0x056E Initial:0x90 Width:8
 register description : BUCK3非下电预留寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b3_reserve1 : 8;  /* bit[0-7]: <6:0>预留,<7>:0为下拉管能力较小，1为较大，默认为0 */
    } reg;
} PMIC_NP_BUCK3_RES0_UNION;
#endif
#define PMIC_NP_BUCK3_RES0_np_b3_reserve1_START  (0)
#define PMIC_NP_BUCK3_RES0_np_b3_reserve1_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCK5_CTRL0_UNION
 struct description   : NP_BUCK5_CTRL0 Register structure definition
                        Address Offset:0x056F Initial:0x13 Width:8
 register description : BUCK5非下电配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b5_lxpd_ctrl         : 1;  /* bit[0]  : 是否开启下拉功能 1为开启，0为关闭 */
        unsigned char  np_b5_lxpd_duty_ctrl    : 1;  /* bit[1]  : 是否开启分时下来功能，1为开启，0为关闭 */
        unsigned char  np_b5_lxpd_delay_sel    : 2;  /* bit[2-3]: 下拉等待时间档位配置，00-11依次增大 */
        unsigned char  np_b5_lxpd_pull_ctrl    : 1;  /* bit[4]  : 下拉能力选择，0为小档位，1为大档位 */
        unsigned char  np_b5_lxpd_counter_ctrl : 1;  /* bit[5]  : 2ms下拉计数功能控制，1为开启，0为关闭 */
        unsigned char  np_b5_offres_sel        : 1;  /* bit[6]  : fb下拉档位控制，0为小档位，1为大档位 */
        unsigned char  reserved                : 1;  /* bit[7]  : 保留 */
    } reg;
} PMIC_NP_BUCK5_CTRL0_UNION;
#endif
#define PMIC_NP_BUCK5_CTRL0_np_b5_lxpd_ctrl_START          (0)
#define PMIC_NP_BUCK5_CTRL0_np_b5_lxpd_ctrl_END            (0)
#define PMIC_NP_BUCK5_CTRL0_np_b5_lxpd_duty_ctrl_START     (1)
#define PMIC_NP_BUCK5_CTRL0_np_b5_lxpd_duty_ctrl_END       (1)
#define PMIC_NP_BUCK5_CTRL0_np_b5_lxpd_delay_sel_START     (2)
#define PMIC_NP_BUCK5_CTRL0_np_b5_lxpd_delay_sel_END       (3)
#define PMIC_NP_BUCK5_CTRL0_np_b5_lxpd_pull_ctrl_START     (4)
#define PMIC_NP_BUCK5_CTRL0_np_b5_lxpd_pull_ctrl_END       (4)
#define PMIC_NP_BUCK5_CTRL0_np_b5_lxpd_counter_ctrl_START  (5)
#define PMIC_NP_BUCK5_CTRL0_np_b5_lxpd_counter_ctrl_END    (5)
#define PMIC_NP_BUCK5_CTRL0_np_b5_offres_sel_START         (6)
#define PMIC_NP_BUCK5_CTRL0_np_b5_offres_sel_END           (6)


/*****************************************************************************
 struct               : PMIC_NP_BUCK5_CTRL1_UNION
 struct description   : NP_BUCK5_CTRL1 Register structure definition
                        Address Offset:0x0570 Initial:0x07 Width:8
 register description : BUCK5非下电配置寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b5_buck_noroff_ctrl : 1;  /* bit[0]  : 预留 */
        unsigned char  np_b5_adj_clx          : 2;  /* bit[1-2]: LX反馈滤波电容调节
                                                                 （11：电容全接入，00：电容全不接入） */
        unsigned char  reserved               : 5;  /* bit[3-7]: 保留 */
    } reg;
} PMIC_NP_BUCK5_CTRL1_UNION;
#endif
#define PMIC_NP_BUCK5_CTRL1_np_b5_buck_noroff_ctrl_START  (0)
#define PMIC_NP_BUCK5_CTRL1_np_b5_buck_noroff_ctrl_END    (0)
#define PMIC_NP_BUCK5_CTRL1_np_b5_adj_clx_START           (1)
#define PMIC_NP_BUCK5_CTRL1_np_b5_adj_clx_END             (2)


/*****************************************************************************
 struct               : PMIC_NP_BUCK5_RES0_UNION
 struct description   : NP_BUCK5_RES0 Register structure definition
                        Address Offset:0x0571 Initial:0x90 Width:8
 register description : BUCK5非下电预留寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b5_reserve1 : 8;  /* bit[0-7]: <6:0>预留,<7>:0为下拉管能力较小，1为较大，默认为0 */
    } reg;
} PMIC_NP_BUCK5_RES0_UNION;
#endif
#define PMIC_NP_BUCK5_RES0_np_b5_reserve1_START  (0)
#define PMIC_NP_BUCK5_RES0_np_b5_reserve1_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCK6_CTRL0_UNION
 struct description   : NP_BUCK6_CTRL0 Register structure definition
                        Address Offset:0x0572 Initial:0x13 Width:8
 register description : BUCK6非下电配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b6_lxpd_ctrl         : 1;  /* bit[0]  : 是否开启下拉功能 1为开启，0为关闭 */
        unsigned char  np_b6_lxpd_duty_ctrl    : 1;  /* bit[1]  : 是否开启分时下来功能，1为开启，0为关闭 */
        unsigned char  np_b6_lxpd_delay_sel    : 2;  /* bit[2-3]: 下拉等待时间档位配置，00-11依次增大 */
        unsigned char  np_b6_lxpd_pull_ctrl    : 1;  /* bit[4]  : 下拉能力选择，0为小档位，1为大档位 */
        unsigned char  np_b6_lxpd_counter_ctrl : 1;  /* bit[5]  : 2ms下拉计数功能控制，1为开启，0为关闭 */
        unsigned char  np_b6_offres_sel        : 1;  /* bit[6]  : fb下拉档位控制，0为小档位，1为大档位 */
        unsigned char  reserved                : 1;  /* bit[7]  : 保留 */
    } reg;
} PMIC_NP_BUCK6_CTRL0_UNION;
#endif
#define PMIC_NP_BUCK6_CTRL0_np_b6_lxpd_ctrl_START          (0)
#define PMIC_NP_BUCK6_CTRL0_np_b6_lxpd_ctrl_END            (0)
#define PMIC_NP_BUCK6_CTRL0_np_b6_lxpd_duty_ctrl_START     (1)
#define PMIC_NP_BUCK6_CTRL0_np_b6_lxpd_duty_ctrl_END       (1)
#define PMIC_NP_BUCK6_CTRL0_np_b6_lxpd_delay_sel_START     (2)
#define PMIC_NP_BUCK6_CTRL0_np_b6_lxpd_delay_sel_END       (3)
#define PMIC_NP_BUCK6_CTRL0_np_b6_lxpd_pull_ctrl_START     (4)
#define PMIC_NP_BUCK6_CTRL0_np_b6_lxpd_pull_ctrl_END       (4)
#define PMIC_NP_BUCK6_CTRL0_np_b6_lxpd_counter_ctrl_START  (5)
#define PMIC_NP_BUCK6_CTRL0_np_b6_lxpd_counter_ctrl_END    (5)
#define PMIC_NP_BUCK6_CTRL0_np_b6_offres_sel_START         (6)
#define PMIC_NP_BUCK6_CTRL0_np_b6_offres_sel_END           (6)


/*****************************************************************************
 struct               : PMIC_NP_BUCK6_CTRL1_UNION
 struct description   : NP_BUCK6_CTRL1 Register structure definition
                        Address Offset:0x0573 Initial:0x07 Width:8
 register description : BUCK6非下电配置寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b6_buck_noroff_ctrl : 1;  /* bit[0]  : 预留 */
        unsigned char  np_b6_adj_clx          : 2;  /* bit[1-2]: LX反馈滤波电容调节
                                                                 （11：电容全接入，00：电容全不接入） */
        unsigned char  reserved               : 5;  /* bit[3-7]: 保留 */
    } reg;
} PMIC_NP_BUCK6_CTRL1_UNION;
#endif
#define PMIC_NP_BUCK6_CTRL1_np_b6_buck_noroff_ctrl_START  (0)
#define PMIC_NP_BUCK6_CTRL1_np_b6_buck_noroff_ctrl_END    (0)
#define PMIC_NP_BUCK6_CTRL1_np_b6_adj_clx_START           (1)
#define PMIC_NP_BUCK6_CTRL1_np_b6_adj_clx_END             (2)


/*****************************************************************************
 struct               : PMIC_NP_BUCK6_RES0_UNION
 struct description   : NP_BUCK6_RES0 Register structure definition
                        Address Offset:0x0574 Initial:0x90 Width:8
 register description : BUCK6非下电预留寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b6_reserve1 : 8;  /* bit[0-7]: <6:0>预留,<7>:0为下拉管能力较小，1为较大，默认为0 */
    } reg;
} PMIC_NP_BUCK6_RES0_UNION;
#endif
#define PMIC_NP_BUCK6_RES0_np_b6_reserve1_START  (0)
#define PMIC_NP_BUCK6_RES0_np_b6_reserve1_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCK7_CTRL0_UNION
 struct description   : NP_BUCK7_CTRL0 Register structure definition
                        Address Offset:0x0575 Initial:0x13 Width:8
 register description : BUCK7非下电配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b7_lxpd_ctrl         : 1;  /* bit[0]  : 是否开启下拉功能 1为开启，0为关闭 */
        unsigned char  np_b7_lxpd_duty_ctrl    : 1;  /* bit[1]  : 是否开启分时下来功能，1为开启，0为关闭 */
        unsigned char  np_b7_lxpd_delay_sel    : 2;  /* bit[2-3]: 下拉等待时间档位配置，00-11依次增大 */
        unsigned char  np_b7_lxpd_pull_ctrl    : 1;  /* bit[4]  : 下拉能力选择，0为小档位，1为大档位 */
        unsigned char  np_b7_lxpd_counter_ctrl : 1;  /* bit[5]  : 2ms下拉计数功能控制，1为开启，0为关闭 */
        unsigned char  np_b7_offres_sel        : 1;  /* bit[6]  : fb下拉档位控制，0为小档位，1为大档位 */
        unsigned char  reserved                : 1;  /* bit[7]  : 保留 */
    } reg;
} PMIC_NP_BUCK7_CTRL0_UNION;
#endif
#define PMIC_NP_BUCK7_CTRL0_np_b7_lxpd_ctrl_START          (0)
#define PMIC_NP_BUCK7_CTRL0_np_b7_lxpd_ctrl_END            (0)
#define PMIC_NP_BUCK7_CTRL0_np_b7_lxpd_duty_ctrl_START     (1)
#define PMIC_NP_BUCK7_CTRL0_np_b7_lxpd_duty_ctrl_END       (1)
#define PMIC_NP_BUCK7_CTRL0_np_b7_lxpd_delay_sel_START     (2)
#define PMIC_NP_BUCK7_CTRL0_np_b7_lxpd_delay_sel_END       (3)
#define PMIC_NP_BUCK7_CTRL0_np_b7_lxpd_pull_ctrl_START     (4)
#define PMIC_NP_BUCK7_CTRL0_np_b7_lxpd_pull_ctrl_END       (4)
#define PMIC_NP_BUCK7_CTRL0_np_b7_lxpd_counter_ctrl_START  (5)
#define PMIC_NP_BUCK7_CTRL0_np_b7_lxpd_counter_ctrl_END    (5)
#define PMIC_NP_BUCK7_CTRL0_np_b7_offres_sel_START         (6)
#define PMIC_NP_BUCK7_CTRL0_np_b7_offres_sel_END           (6)


/*****************************************************************************
 struct               : PMIC_NP_BUCK7_CTRL1_UNION
 struct description   : NP_BUCK7_CTRL1 Register structure definition
                        Address Offset:0x0576 Initial:0x07 Width:8
 register description : BUCK7非下电配置寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b7_buck_noroff_ctrl : 1;  /* bit[0]  : 预留 */
        unsigned char  np_b7_adj_clx          : 2;  /* bit[1-2]: LX反馈滤波电容调节
                                                                 （11：电容全接入，00：电容全不接入） */
        unsigned char  reserved               : 5;  /* bit[3-7]: 保留 */
    } reg;
} PMIC_NP_BUCK7_CTRL1_UNION;
#endif
#define PMIC_NP_BUCK7_CTRL1_np_b7_buck_noroff_ctrl_START  (0)
#define PMIC_NP_BUCK7_CTRL1_np_b7_buck_noroff_ctrl_END    (0)
#define PMIC_NP_BUCK7_CTRL1_np_b7_adj_clx_START           (1)
#define PMIC_NP_BUCK7_CTRL1_np_b7_adj_clx_END             (2)


/*****************************************************************************
 struct               : PMIC_NP_BUCK7_RES0_UNION
 struct description   : NP_BUCK7_RES0 Register structure definition
                        Address Offset:0x0577 Initial:0x90 Width:8
 register description : BUCK7非下电预留寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b7_reserve1 : 8;  /* bit[0-7]: <6:0>预留,<7>:0为下拉管能力较小，1为较大，默认为0 */
    } reg;
} PMIC_NP_BUCK7_RES0_UNION;
#endif
#define PMIC_NP_BUCK7_RES0_np_b7_reserve1_START  (0)
#define PMIC_NP_BUCK7_RES0_np_b7_reserve1_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCK8_CTRL0_UNION
 struct description   : NP_BUCK8_CTRL0 Register structure definition
                        Address Offset:0x0578 Initial:0x13 Width:8
 register description : BUCK8非下电配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b8_lxpd_ctrl         : 1;  /* bit[0]  : 是否开启下拉功能 1为开启，0为关闭 */
        unsigned char  np_b8_lxpd_duty_ctrl    : 1;  /* bit[1]  : 是否开启分时下来功能，1为开启，0为关闭 */
        unsigned char  np_b8_lxpd_delay_sel    : 2;  /* bit[2-3]: 下拉等待时间档位配置，00-11依次增大 */
        unsigned char  np_b8_lxpd_pull_ctrl    : 1;  /* bit[4]  : 下拉能力选择，0为小档位，1为大档位 */
        unsigned char  np_b8_lxpd_counter_ctrl : 1;  /* bit[5]  : 2ms下拉计数功能控制，1为开启，0为关闭 */
        unsigned char  np_b8_offres_sel        : 1;  /* bit[6]  : fb下拉档位控制，0为小档位，1为大档位 */
        unsigned char  reserved                : 1;  /* bit[7]  : 保留 */
    } reg;
} PMIC_NP_BUCK8_CTRL0_UNION;
#endif
#define PMIC_NP_BUCK8_CTRL0_np_b8_lxpd_ctrl_START          (0)
#define PMIC_NP_BUCK8_CTRL0_np_b8_lxpd_ctrl_END            (0)
#define PMIC_NP_BUCK8_CTRL0_np_b8_lxpd_duty_ctrl_START     (1)
#define PMIC_NP_BUCK8_CTRL0_np_b8_lxpd_duty_ctrl_END       (1)
#define PMIC_NP_BUCK8_CTRL0_np_b8_lxpd_delay_sel_START     (2)
#define PMIC_NP_BUCK8_CTRL0_np_b8_lxpd_delay_sel_END       (3)
#define PMIC_NP_BUCK8_CTRL0_np_b8_lxpd_pull_ctrl_START     (4)
#define PMIC_NP_BUCK8_CTRL0_np_b8_lxpd_pull_ctrl_END       (4)
#define PMIC_NP_BUCK8_CTRL0_np_b8_lxpd_counter_ctrl_START  (5)
#define PMIC_NP_BUCK8_CTRL0_np_b8_lxpd_counter_ctrl_END    (5)
#define PMIC_NP_BUCK8_CTRL0_np_b8_offres_sel_START         (6)
#define PMIC_NP_BUCK8_CTRL0_np_b8_offres_sel_END           (6)


/*****************************************************************************
 struct               : PMIC_NP_BUCK8_CTRL1_UNION
 struct description   : NP_BUCK8_CTRL1 Register structure definition
                        Address Offset:0x0579 Initial:0x07 Width:8
 register description : BUCK8非下电配置寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b8_buck_noroff_ctrl : 1;  /* bit[0]  : 预留 */
        unsigned char  np_b8_adj_clx          : 2;  /* bit[1-2]: LX反馈滤波电容调节
                                                                 （11：电容全接入，00：电容全不接入） */
        unsigned char  reserved               : 5;  /* bit[3-7]: 保留 */
    } reg;
} PMIC_NP_BUCK8_CTRL1_UNION;
#endif
#define PMIC_NP_BUCK8_CTRL1_np_b8_buck_noroff_ctrl_START  (0)
#define PMIC_NP_BUCK8_CTRL1_np_b8_buck_noroff_ctrl_END    (0)
#define PMIC_NP_BUCK8_CTRL1_np_b8_adj_clx_START           (1)
#define PMIC_NP_BUCK8_CTRL1_np_b8_adj_clx_END             (2)


/*****************************************************************************
 struct               : PMIC_NP_BUCK8_RES0_UNION
 struct description   : NP_BUCK8_RES0 Register structure definition
                        Address Offset:0x057A Initial:0x90 Width:8
 register description : BUCK8非下电预留寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b8_reserve1 : 8;  /* bit[0-7]: <6:0>预留,<7>:0为下拉管能力较小，1为较大，默认为0 */
    } reg;
} PMIC_NP_BUCK8_RES0_UNION;
#endif
#define PMIC_NP_BUCK8_RES0_np_b8_reserve1_START  (0)
#define PMIC_NP_BUCK8_RES0_np_b8_reserve1_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCK9_CTRL0_UNION
 struct description   : NP_BUCK9_CTRL0 Register structure definition
                        Address Offset:0x057B Initial:0x13 Width:8
 register description : BUCK9非下电配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b9_lxpd_ctrl         : 1;  /* bit[0]  : 是否开启下拉功能 1为开启，0为关闭 */
        unsigned char  np_b9_lxpd_duty_ctrl    : 1;  /* bit[1]  : 是否开启分时下来功能，1为开启，0为关闭 */
        unsigned char  np_b9_lxpd_delay_sel    : 2;  /* bit[2-3]: 下拉等待时间档位配置，00-11依次增大 */
        unsigned char  np_b9_lxpd_pull_ctrl    : 1;  /* bit[4]  : 下拉能力选择，0为小档位，1为大档位 */
        unsigned char  np_b9_lxpd_counter_ctrl : 1;  /* bit[5]  : 2ms下拉计数功能控制，1为开启，0为关闭 */
        unsigned char  np_b9_offres_sel        : 1;  /* bit[6]  : fb下拉档位控制，0为小档位，1为大档位 */
        unsigned char  reserved                : 1;  /* bit[7]  : 保留 */
    } reg;
} PMIC_NP_BUCK9_CTRL0_UNION;
#endif
#define PMIC_NP_BUCK9_CTRL0_np_b9_lxpd_ctrl_START          (0)
#define PMIC_NP_BUCK9_CTRL0_np_b9_lxpd_ctrl_END            (0)
#define PMIC_NP_BUCK9_CTRL0_np_b9_lxpd_duty_ctrl_START     (1)
#define PMIC_NP_BUCK9_CTRL0_np_b9_lxpd_duty_ctrl_END       (1)
#define PMIC_NP_BUCK9_CTRL0_np_b9_lxpd_delay_sel_START     (2)
#define PMIC_NP_BUCK9_CTRL0_np_b9_lxpd_delay_sel_END       (3)
#define PMIC_NP_BUCK9_CTRL0_np_b9_lxpd_pull_ctrl_START     (4)
#define PMIC_NP_BUCK9_CTRL0_np_b9_lxpd_pull_ctrl_END       (4)
#define PMIC_NP_BUCK9_CTRL0_np_b9_lxpd_counter_ctrl_START  (5)
#define PMIC_NP_BUCK9_CTRL0_np_b9_lxpd_counter_ctrl_END    (5)
#define PMIC_NP_BUCK9_CTRL0_np_b9_offres_sel_START         (6)
#define PMIC_NP_BUCK9_CTRL0_np_b9_offres_sel_END           (6)


/*****************************************************************************
 struct               : PMIC_NP_BUCK9_CTRL1_UNION
 struct description   : NP_BUCK9_CTRL1 Register structure definition
                        Address Offset:0x057C Initial:0x07 Width:8
 register description : BUCK9非下电配置寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b9_buck_noroff_ctrl : 1;  /* bit[0]  : 预留 */
        unsigned char  np_b9_adj_clx          : 2;  /* bit[1-2]: LX反馈滤波电容调节
                                                                 （11：电容全接入，00：电容全不接入） */
        unsigned char  reserved               : 5;  /* bit[3-7]: 保留 */
    } reg;
} PMIC_NP_BUCK9_CTRL1_UNION;
#endif
#define PMIC_NP_BUCK9_CTRL1_np_b9_buck_noroff_ctrl_START  (0)
#define PMIC_NP_BUCK9_CTRL1_np_b9_buck_noroff_ctrl_END    (0)
#define PMIC_NP_BUCK9_CTRL1_np_b9_adj_clx_START           (1)
#define PMIC_NP_BUCK9_CTRL1_np_b9_adj_clx_END             (2)


/*****************************************************************************
 struct               : PMIC_NP_BUCK9_RES0_UNION
 struct description   : NP_BUCK9_RES0 Register structure definition
                        Address Offset:0x057D Initial:0x90 Width:8
 register description : BUCK9非下电预留寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b9_reserve1 : 8;  /* bit[0-7]: <6:0>预留,<7>:0为下拉管能力较小，1为较大，默认为0 */
    } reg;
} PMIC_NP_BUCK9_RES0_UNION;
#endif
#define PMIC_NP_BUCK9_RES0_np_b9_reserve1_START  (0)
#define PMIC_NP_BUCK9_RES0_np_b9_reserve1_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCK13_CTRL0_UNION
 struct description   : NP_BUCK13_CTRL0 Register structure definition
                        Address Offset:0x057E Initial:0x13 Width:8
 register description : BUCK13非下电配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b13_lxpd_ctrl         : 1;  /* bit[0]  : 是否开启下拉功能 1为开启，0为关闭 */
        unsigned char  np_b13_lxpd_duty_ctrl    : 1;  /* bit[1]  : 是否开启分时下来功能，1为开启，0为关闭 */
        unsigned char  np_b13_lxpd_delay_sel    : 2;  /* bit[2-3]: 下拉等待时间档位配置，00-11依次增大 */
        unsigned char  np_b13_lxpd_pull_ctrl    : 1;  /* bit[4]  : 下拉能力选择，0为小档位，1为大档位 */
        unsigned char  np_b13_lxpd_counter_ctrl : 1;  /* bit[5]  : 2ms下拉计数功能控制，1为开启，0为关闭 */
        unsigned char  np_b13_offres_sel        : 1;  /* bit[6]  : fb下拉档位控制，0为小档位，1为大档位 */
        unsigned char  reserved                 : 1;  /* bit[7]  : 保留 */
    } reg;
} PMIC_NP_BUCK13_CTRL0_UNION;
#endif
#define PMIC_NP_BUCK13_CTRL0_np_b13_lxpd_ctrl_START          (0)
#define PMIC_NP_BUCK13_CTRL0_np_b13_lxpd_ctrl_END            (0)
#define PMIC_NP_BUCK13_CTRL0_np_b13_lxpd_duty_ctrl_START     (1)
#define PMIC_NP_BUCK13_CTRL0_np_b13_lxpd_duty_ctrl_END       (1)
#define PMIC_NP_BUCK13_CTRL0_np_b13_lxpd_delay_sel_START     (2)
#define PMIC_NP_BUCK13_CTRL0_np_b13_lxpd_delay_sel_END       (3)
#define PMIC_NP_BUCK13_CTRL0_np_b13_lxpd_pull_ctrl_START     (4)
#define PMIC_NP_BUCK13_CTRL0_np_b13_lxpd_pull_ctrl_END       (4)
#define PMIC_NP_BUCK13_CTRL0_np_b13_lxpd_counter_ctrl_START  (5)
#define PMIC_NP_BUCK13_CTRL0_np_b13_lxpd_counter_ctrl_END    (5)
#define PMIC_NP_BUCK13_CTRL0_np_b13_offres_sel_START         (6)
#define PMIC_NP_BUCK13_CTRL0_np_b13_offres_sel_END           (6)


/*****************************************************************************
 struct               : PMIC_NP_BUCK13_CTRL1_UNION
 struct description   : NP_BUCK13_CTRL1 Register structure definition
                        Address Offset:0x057F Initial:0x07 Width:8
 register description : BUCK13非下电配置寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b13_buck_noroff_ctrl : 1;  /* bit[0]  : 预留 */
        unsigned char  np_b13_adj_clx          : 2;  /* bit[1-2]: LX反馈滤波电容调节
                                                                  （11：电容全接入，00：电容全不接入） */
        unsigned char  reserved                : 5;  /* bit[3-7]: 保留 */
    } reg;
} PMIC_NP_BUCK13_CTRL1_UNION;
#endif
#define PMIC_NP_BUCK13_CTRL1_np_b13_buck_noroff_ctrl_START  (0)
#define PMIC_NP_BUCK13_CTRL1_np_b13_buck_noroff_ctrl_END    (0)
#define PMIC_NP_BUCK13_CTRL1_np_b13_adj_clx_START           (1)
#define PMIC_NP_BUCK13_CTRL1_np_b13_adj_clx_END             (2)


/*****************************************************************************
 struct               : PMIC_NP_BUCK13_RES0_UNION
 struct description   : NP_BUCK13_RES0 Register structure definition
                        Address Offset:0x0580 Initial:0x90 Width:8
 register description : BUCK13非下电预留寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b13_reserve1 : 8;  /* bit[0-7]: <6:0>预留,<7>:0为下拉管能力较小，1为较大，默认为0 */
    } reg;
} PMIC_NP_BUCK13_RES0_UNION;
#endif
#define PMIC_NP_BUCK13_RES0_np_b13_reserve1_START  (0)
#define PMIC_NP_BUCK13_RES0_np_b13_reserve1_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCK14_CTRL0_UNION
 struct description   : NP_BUCK14_CTRL0 Register structure definition
                        Address Offset:0x0581 Initial:0x13 Width:8
 register description : BUCK14非下电配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b14_lxpd_ctrl         : 1;  /* bit[0]  : 是否开启下拉功能 1为开启，0为关闭 */
        unsigned char  np_b14_lxpd_duty_ctrl    : 1;  /* bit[1]  : 是否开启分时下来功能，1为开启，0为关闭 */
        unsigned char  np_b14_lxpd_delay_sel    : 2;  /* bit[2-3]: 下拉等待时间档位配置，00-11依次增大 */
        unsigned char  np_b14_lxpd_pull_ctrl    : 1;  /* bit[4]  : 下拉能力选择，0为小档位，1为大档位 */
        unsigned char  np_b14_lxpd_counter_ctrl : 1;  /* bit[5]  : 2ms下拉计数功能控制，1为开启，0为关闭 */
        unsigned char  np_b14_offres_sel        : 1;  /* bit[6]  : fb下拉档位控制，0为小档位，1为大档位 */
        unsigned char  reserved                 : 1;  /* bit[7]  : 保留 */
    } reg;
} PMIC_NP_BUCK14_CTRL0_UNION;
#endif
#define PMIC_NP_BUCK14_CTRL0_np_b14_lxpd_ctrl_START          (0)
#define PMIC_NP_BUCK14_CTRL0_np_b14_lxpd_ctrl_END            (0)
#define PMIC_NP_BUCK14_CTRL0_np_b14_lxpd_duty_ctrl_START     (1)
#define PMIC_NP_BUCK14_CTRL0_np_b14_lxpd_duty_ctrl_END       (1)
#define PMIC_NP_BUCK14_CTRL0_np_b14_lxpd_delay_sel_START     (2)
#define PMIC_NP_BUCK14_CTRL0_np_b14_lxpd_delay_sel_END       (3)
#define PMIC_NP_BUCK14_CTRL0_np_b14_lxpd_pull_ctrl_START     (4)
#define PMIC_NP_BUCK14_CTRL0_np_b14_lxpd_pull_ctrl_END       (4)
#define PMIC_NP_BUCK14_CTRL0_np_b14_lxpd_counter_ctrl_START  (5)
#define PMIC_NP_BUCK14_CTRL0_np_b14_lxpd_counter_ctrl_END    (5)
#define PMIC_NP_BUCK14_CTRL0_np_b14_offres_sel_START         (6)
#define PMIC_NP_BUCK14_CTRL0_np_b14_offres_sel_END           (6)


/*****************************************************************************
 struct               : PMIC_NP_BUCK14_CTRL1_UNION
 struct description   : NP_BUCK14_CTRL1 Register structure definition
                        Address Offset:0x0582 Initial:0x07 Width:8
 register description : BUCK14非下电配置寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b14_buck_noroff_ctrl : 1;  /* bit[0]  : 预留 */
        unsigned char  np_b14_adj_clx          : 2;  /* bit[1-2]: LX反馈滤波电容调节
                                                                  （11：电容全接入，00：电容全不接入） */
        unsigned char  reserved                : 5;  /* bit[3-7]: 保留 */
    } reg;
} PMIC_NP_BUCK14_CTRL1_UNION;
#endif
#define PMIC_NP_BUCK14_CTRL1_np_b14_buck_noroff_ctrl_START  (0)
#define PMIC_NP_BUCK14_CTRL1_np_b14_buck_noroff_ctrl_END    (0)
#define PMIC_NP_BUCK14_CTRL1_np_b14_adj_clx_START           (1)
#define PMIC_NP_BUCK14_CTRL1_np_b14_adj_clx_END             (2)


/*****************************************************************************
 struct               : PMIC_NP_BUCK14_RES0_UNION
 struct description   : NP_BUCK14_RES0 Register structure definition
                        Address Offset:0x0583 Initial:0x90 Width:8
 register description : BUCK14非下电预留寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b14_reserve1 : 8;  /* bit[0-7]: <6:0>预留,<7>:0为下拉管能力较小，1为较大，默认为0 */
    } reg;
} PMIC_NP_BUCK14_RES0_UNION;
#endif
#define PMIC_NP_BUCK14_RES0_np_b14_reserve1_START  (0)
#define PMIC_NP_BUCK14_RES0_np_b14_reserve1_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_LDO_RES0_UNION
 struct description   : NP_LDO_RES0 Register structure definition
                        Address Offset:0x0584 Initial:0x0F Width:8
 register description : LDO非下电预留寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ldo_reserve0 : 8;  /* bit[0-7]: 备用寄存器 */
    } reg;
} PMIC_NP_LDO_RES0_UNION;
#endif
#define PMIC_NP_LDO_RES0_np_ldo_reserve0_START  (0)
#define PMIC_NP_LDO_RES0_np_ldo_reserve0_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG0_UNION
 struct description   : NP_HRST_REG0 Register structure definition
                        Address Offset:0x0585 Initial:0x00 Width:8
 register description : 软件预留寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg0 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG0_UNION;
#endif
#define PMIC_NP_HRST_REG0_np_hrst_reg0_START  (0)
#define PMIC_NP_HRST_REG0_np_hrst_reg0_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG1_UNION
 struct description   : NP_HRST_REG1 Register structure definition
                        Address Offset:0x0586 Initial:0x00 Width:8
 register description : 软件预留寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg1 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG1_UNION;
#endif
#define PMIC_NP_HRST_REG1_np_hrst_reg1_START  (0)
#define PMIC_NP_HRST_REG1_np_hrst_reg1_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG2_UNION
 struct description   : NP_HRST_REG2 Register structure definition
                        Address Offset:0x0587 Initial:0x00 Width:8
 register description : 软件预留寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg2 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG2_UNION;
#endif
#define PMIC_NP_HRST_REG2_np_hrst_reg2_START  (0)
#define PMIC_NP_HRST_REG2_np_hrst_reg2_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG3_UNION
 struct description   : NP_HRST_REG3 Register structure definition
                        Address Offset:0x0588 Initial:0x00 Width:8
 register description : 软件预留寄存器3。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg3 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG3_UNION;
#endif
#define PMIC_NP_HRST_REG3_np_hrst_reg3_START  (0)
#define PMIC_NP_HRST_REG3_np_hrst_reg3_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG4_UNION
 struct description   : NP_HRST_REG4 Register structure definition
                        Address Offset:0x0589 Initial:0x00 Width:8
 register description : 软件预留寄存器4。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg4 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG4_UNION;
#endif
#define PMIC_NP_HRST_REG4_np_hrst_reg4_START  (0)
#define PMIC_NP_HRST_REG4_np_hrst_reg4_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG5_UNION
 struct description   : NP_HRST_REG5 Register structure definition
                        Address Offset:0x058A Initial:0x00 Width:8
 register description : 软件预留寄存器5。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg5 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG5_UNION;
#endif
#define PMIC_NP_HRST_REG5_np_hrst_reg5_START  (0)
#define PMIC_NP_HRST_REG5_np_hrst_reg5_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG6_UNION
 struct description   : NP_HRST_REG6 Register structure definition
                        Address Offset:0x058B Initial:0x00 Width:8
 register description : 软件预留寄存器6。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg6 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG6_UNION;
#endif
#define PMIC_NP_HRST_REG6_np_hrst_reg6_START  (0)
#define PMIC_NP_HRST_REG6_np_hrst_reg6_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG7_UNION
 struct description   : NP_HRST_REG7 Register structure definition
                        Address Offset:0x058C Initial:0x00 Width:8
 register description : 软件预留寄存器7。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg7 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG7_UNION;
#endif
#define PMIC_NP_HRST_REG7_np_hrst_reg7_START  (0)
#define PMIC_NP_HRST_REG7_np_hrst_reg7_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG8_UNION
 struct description   : NP_HRST_REG8 Register structure definition
                        Address Offset:0x058D Initial:0x00 Width:8
 register description : 软件预留寄存器8。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg8 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG8_UNION;
#endif
#define PMIC_NP_HRST_REG8_np_hrst_reg8_START  (0)
#define PMIC_NP_HRST_REG8_np_hrst_reg8_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG9_UNION
 struct description   : NP_HRST_REG9 Register structure definition
                        Address Offset:0x058E Initial:0x00 Width:8
 register description : 软件预留寄存器9。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg9 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG9_UNION;
#endif
#define PMIC_NP_HRST_REG9_np_hrst_reg9_START  (0)
#define PMIC_NP_HRST_REG9_np_hrst_reg9_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG10_UNION
 struct description   : NP_HRST_REG10 Register structure definition
                        Address Offset:0x058F Initial:0x00 Width:8
 register description : 软件预留寄存器10。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg10 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG10_UNION;
#endif
#define PMIC_NP_HRST_REG10_np_hrst_reg10_START  (0)
#define PMIC_NP_HRST_REG10_np_hrst_reg10_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG11_UNION
 struct description   : NP_HRST_REG11 Register structure definition
                        Address Offset:0x0590 Initial:0x00 Width:8
 register description : 软件预留寄存器11。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg11 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG11_UNION;
#endif
#define PMIC_NP_HRST_REG11_np_hrst_reg11_START  (0)
#define PMIC_NP_HRST_REG11_np_hrst_reg11_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG12_UNION
 struct description   : NP_HRST_REG12 Register structure definition
                        Address Offset:0x0591 Initial:0x00 Width:8
 register description : 软件预留寄存器12。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg12 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG12_UNION;
#endif
#define PMIC_NP_HRST_REG12_np_hrst_reg12_START  (0)
#define PMIC_NP_HRST_REG12_np_hrst_reg12_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG13_UNION
 struct description   : NP_HRST_REG13 Register structure definition
                        Address Offset:0x0592 Initial:0x00 Width:8
 register description : 软件预留寄存器13。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg13 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG13_UNION;
#endif
#define PMIC_NP_HRST_REG13_np_hrst_reg13_START  (0)
#define PMIC_NP_HRST_REG13_np_hrst_reg13_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG14_UNION
 struct description   : NP_HRST_REG14 Register structure definition
                        Address Offset:0x0593 Initial:0x00 Width:8
 register description : 软件预留寄存器14。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg14 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG14_UNION;
#endif
#define PMIC_NP_HRST_REG14_np_hrst_reg14_START  (0)
#define PMIC_NP_HRST_REG14_np_hrst_reg14_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG15_UNION
 struct description   : NP_HRST_REG15 Register structure definition
                        Address Offset:0x0594 Initial:0x00 Width:8
 register description : 软件预留寄存器15。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg15 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG15_UNION;
#endif
#define PMIC_NP_HRST_REG15_np_hrst_reg15_START  (0)
#define PMIC_NP_HRST_REG15_np_hrst_reg15_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG16_UNION
 struct description   : NP_HRST_REG16 Register structure definition
                        Address Offset:0x0595 Initial:0x00 Width:8
 register description : 软件预留寄存器16。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg16 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG16_UNION;
#endif
#define PMIC_NP_HRST_REG16_np_hrst_reg16_START  (0)
#define PMIC_NP_HRST_REG16_np_hrst_reg16_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG17_UNION
 struct description   : NP_HRST_REG17 Register structure definition
                        Address Offset:0x0596 Initial:0x00 Width:8
 register description : 软件预留寄存器17。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg17 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG17_UNION;
#endif
#define PMIC_NP_HRST_REG17_np_hrst_reg17_START  (0)
#define PMIC_NP_HRST_REG17_np_hrst_reg17_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG18_UNION
 struct description   : NP_HRST_REG18 Register structure definition
                        Address Offset:0x0597 Initial:0x00 Width:8
 register description : 软件预留寄存器18。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg18 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG18_UNION;
#endif
#define PMIC_NP_HRST_REG18_np_hrst_reg18_START  (0)
#define PMIC_NP_HRST_REG18_np_hrst_reg18_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG19_UNION
 struct description   : NP_HRST_REG19 Register structure definition
                        Address Offset:0x0598 Initial:0x00 Width:8
 register description : 软件预留寄存器19。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg19 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG19_UNION;
#endif
#define PMIC_NP_HRST_REG19_np_hrst_reg19_START  (0)
#define PMIC_NP_HRST_REG19_np_hrst_reg19_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG20_UNION
 struct description   : NP_HRST_REG20 Register structure definition
                        Address Offset:0x0599 Initial:0x00 Width:8
 register description : 软件预留寄存器20。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg20 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG20_UNION;
#endif
#define PMIC_NP_HRST_REG20_np_hrst_reg20_START  (0)
#define PMIC_NP_HRST_REG20_np_hrst_reg20_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG21_UNION
 struct description   : NP_HRST_REG21 Register structure definition
                        Address Offset:0x059A Initial:0x00 Width:8
 register description : 软件预留寄存器21。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg21 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG21_UNION;
#endif
#define PMIC_NP_HRST_REG21_np_hrst_reg21_START  (0)
#define PMIC_NP_HRST_REG21_np_hrst_reg21_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG22_UNION
 struct description   : NP_HRST_REG22 Register structure definition
                        Address Offset:0x059B Initial:0x00 Width:8
 register description : 软件预留寄存器22。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg22 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG22_UNION;
#endif
#define PMIC_NP_HRST_REG22_np_hrst_reg22_START  (0)
#define PMIC_NP_HRST_REG22_np_hrst_reg22_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG23_UNION
 struct description   : NP_HRST_REG23 Register structure definition
                        Address Offset:0x059C Initial:0x00 Width:8
 register description : 软件预留寄存器23。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg23 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG23_UNION;
#endif
#define PMIC_NP_HRST_REG23_np_hrst_reg23_START  (0)
#define PMIC_NP_HRST_REG23_np_hrst_reg23_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG24_UNION
 struct description   : NP_HRST_REG24 Register structure definition
                        Address Offset:0x059D Initial:0x00 Width:8
 register description : 软件预留寄存器24。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg24 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG24_UNION;
#endif
#define PMIC_NP_HRST_REG24_np_hrst_reg24_START  (0)
#define PMIC_NP_HRST_REG24_np_hrst_reg24_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG25_UNION
 struct description   : NP_HRST_REG25 Register structure definition
                        Address Offset:0x059E Initial:0x00 Width:8
 register description : 软件预留寄存器25。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg25 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG25_UNION;
#endif
#define PMIC_NP_HRST_REG25_np_hrst_reg25_START  (0)
#define PMIC_NP_HRST_REG25_np_hrst_reg25_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG26_UNION
 struct description   : NP_HRST_REG26 Register structure definition
                        Address Offset:0x059F Initial:0x00 Width:8
 register description : 软件预留寄存器26。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg26 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG26_UNION;
#endif
#define PMIC_NP_HRST_REG26_np_hrst_reg26_START  (0)
#define PMIC_NP_HRST_REG26_np_hrst_reg26_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG27_UNION
 struct description   : NP_HRST_REG27 Register structure definition
                        Address Offset:0x05A0 Initial:0x00 Width:8
 register description : 软件预留寄存器27。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg27 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG27_UNION;
#endif
#define PMIC_NP_HRST_REG27_np_hrst_reg27_START  (0)
#define PMIC_NP_HRST_REG27_np_hrst_reg27_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG28_UNION
 struct description   : NP_HRST_REG28 Register structure definition
                        Address Offset:0x05A1 Initial:0x00 Width:8
 register description : 软件预留寄存器28。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg28 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG28_UNION;
#endif
#define PMIC_NP_HRST_REG28_np_hrst_reg28_START  (0)
#define PMIC_NP_HRST_REG28_np_hrst_reg28_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG29_UNION
 struct description   : NP_HRST_REG29 Register structure definition
                        Address Offset:0x05A2 Initial:0x00 Width:8
 register description : 软件预留寄存器29。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg29 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG29_UNION;
#endif
#define PMIC_NP_HRST_REG29_np_hrst_reg29_START  (0)
#define PMIC_NP_HRST_REG29_np_hrst_reg29_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG30_UNION
 struct description   : NP_HRST_REG30 Register structure definition
                        Address Offset:0x05A3 Initial:0x00 Width:8
 register description : 软件预留寄存器30。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg30 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG30_UNION;
#endif
#define PMIC_NP_HRST_REG30_np_hrst_reg30_START  (0)
#define PMIC_NP_HRST_REG30_np_hrst_reg30_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG31_UNION
 struct description   : NP_HRST_REG31 Register structure definition
                        Address Offset:0x05A4 Initial:0x00 Width:8
 register description : 软件预留寄存器31。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg31 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG31_UNION;
#endif
#define PMIC_NP_HRST_REG31_np_hrst_reg31_START  (0)
#define PMIC_NP_HRST_REG31_np_hrst_reg31_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG32_UNION
 struct description   : NP_HRST_REG32 Register structure definition
                        Address Offset:0x05A5 Initial:0x00 Width:8
 register description : 软件预留寄存器32。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg32 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG32_UNION;
#endif
#define PMIC_NP_HRST_REG32_np_hrst_reg32_START  (0)
#define PMIC_NP_HRST_REG32_np_hrst_reg32_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG33_UNION
 struct description   : NP_HRST_REG33 Register structure definition
                        Address Offset:0x05A6 Initial:0x00 Width:8
 register description : 软件预留寄存器33。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg33 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG33_UNION;
#endif
#define PMIC_NP_HRST_REG33_np_hrst_reg33_START  (0)
#define PMIC_NP_HRST_REG33_np_hrst_reg33_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG34_UNION
 struct description   : NP_HRST_REG34 Register structure definition
                        Address Offset:0x05A7 Initial:0x00 Width:8
 register description : 软件预留寄存器34。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg34 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG34_UNION;
#endif
#define PMIC_NP_HRST_REG34_np_hrst_reg34_START  (0)
#define PMIC_NP_HRST_REG34_np_hrst_reg34_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG35_UNION
 struct description   : NP_HRST_REG35 Register structure definition
                        Address Offset:0x05A8 Initial:0x00 Width:8
 register description : 软件预留寄存器35。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg35 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG35_UNION;
#endif
#define PMIC_NP_HRST_REG35_np_hrst_reg35_START  (0)
#define PMIC_NP_HRST_REG35_np_hrst_reg35_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG36_UNION
 struct description   : NP_HRST_REG36 Register structure definition
                        Address Offset:0x05A9 Initial:0x00 Width:8
 register description : 软件预留寄存器36。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg36 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG36_UNION;
#endif
#define PMIC_NP_HRST_REG36_np_hrst_reg36_START  (0)
#define PMIC_NP_HRST_REG36_np_hrst_reg36_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG37_UNION
 struct description   : NP_HRST_REG37 Register structure definition
                        Address Offset:0x05AA Initial:0x00 Width:8
 register description : 软件预留寄存器37。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg37 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG37_UNION;
#endif
#define PMIC_NP_HRST_REG37_np_hrst_reg37_START  (0)
#define PMIC_NP_HRST_REG37_np_hrst_reg37_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG38_UNION
 struct description   : NP_HRST_REG38 Register structure definition
                        Address Offset:0x05AB Initial:0x00 Width:8
 register description : 软件预留寄存器38。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg38 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG38_UNION;
#endif
#define PMIC_NP_HRST_REG38_np_hrst_reg38_START  (0)
#define PMIC_NP_HRST_REG38_np_hrst_reg38_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG39_UNION
 struct description   : NP_HRST_REG39 Register structure definition
                        Address Offset:0x05AC Initial:0x00 Width:8
 register description : 软件预留寄存器39。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg39 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG39_UNION;
#endif
#define PMIC_NP_HRST_REG39_np_hrst_reg39_START  (0)
#define PMIC_NP_HRST_REG39_np_hrst_reg39_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG40_UNION
 struct description   : NP_HRST_REG40 Register structure definition
                        Address Offset:0x05AD Initial:0x00 Width:8
 register description : 软件预留寄存器40。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg40 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG40_UNION;
#endif
#define PMIC_NP_HRST_REG40_np_hrst_reg40_START  (0)
#define PMIC_NP_HRST_REG40_np_hrst_reg40_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG41_UNION
 struct description   : NP_HRST_REG41 Register structure definition
                        Address Offset:0x05AE Initial:0x00 Width:8
 register description : 软件预留寄存器41。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg41 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG41_UNION;
#endif
#define PMIC_NP_HRST_REG41_np_hrst_reg41_START  (0)
#define PMIC_NP_HRST_REG41_np_hrst_reg41_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG42_UNION
 struct description   : NP_HRST_REG42 Register structure definition
                        Address Offset:0x05AF Initial:0x00 Width:8
 register description : 软件预留寄存器42。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg42 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG42_UNION;
#endif
#define PMIC_NP_HRST_REG42_np_hrst_reg42_START  (0)
#define PMIC_NP_HRST_REG42_np_hrst_reg42_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG43_UNION
 struct description   : NP_HRST_REG43 Register structure definition
                        Address Offset:0x05B0 Initial:0x00 Width:8
 register description : 软件预留寄存器43。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg43 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG43_UNION;
#endif
#define PMIC_NP_HRST_REG43_np_hrst_reg43_START  (0)
#define PMIC_NP_HRST_REG43_np_hrst_reg43_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG44_UNION
 struct description   : NP_HRST_REG44 Register structure definition
                        Address Offset:0x05B1 Initial:0x00 Width:8
 register description : 软件预留寄存器44。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg44 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG44_UNION;
#endif
#define PMIC_NP_HRST_REG44_np_hrst_reg44_START  (0)
#define PMIC_NP_HRST_REG44_np_hrst_reg44_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG45_UNION
 struct description   : NP_HRST_REG45 Register structure definition
                        Address Offset:0x05B2 Initial:0x00 Width:8
 register description : 软件预留寄存器45。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg45 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG45_UNION;
#endif
#define PMIC_NP_HRST_REG45_np_hrst_reg45_START  (0)
#define PMIC_NP_HRST_REG45_np_hrst_reg45_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG46_UNION
 struct description   : NP_HRST_REG46 Register structure definition
                        Address Offset:0x05B3 Initial:0x00 Width:8
 register description : 软件预留寄存器46。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg46 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG46_UNION;
#endif
#define PMIC_NP_HRST_REG46_np_hrst_reg46_START  (0)
#define PMIC_NP_HRST_REG46_np_hrst_reg46_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_HRST_REG47_UNION
 struct description   : NP_HRST_REG47 Register structure definition
                        Address Offset:0x05B4 Initial:0x00 Width:8
 register description : 软件预留寄存器47。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg47 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} PMIC_NP_HRST_REG47_UNION;
#endif
#define PMIC_NP_HRST_REG47_np_hrst_reg47_START  (0)
#define PMIC_NP_HRST_REG47_np_hrst_reg47_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_VIOCE_RESTART_CTRL_UNION
 struct description   : NP_VIOCE_RESTART_CTRL Register structure definition
                        Address Offset:0x05BA Initial:0x00 Width:8
 register description : VOICE_RESTART1和VOICE_RESTART2组合键N秒触发关机重启或热复位屏蔽控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_voice_restart1_mask : 1;  /* bit[0]  : VOICE_RESTART1组合键N秒触发关机重启或热复位功能屏蔽寄存器。
                                                                 （默认为0）
                                                                 0：不屏蔽；
                                                                 1：屏蔽。  */
        unsigned char  np_voice_restart2_mask : 1;  /* bit[1]  : VOICE_RESTART2组合键N秒触发关机重启或热复位功能屏蔽寄存器。
                                                                 （默认为0）
                                                                 0：不屏蔽；
                                                                 1：屏蔽。  */
        unsigned char  reserved               : 6;  /* bit[2-7]: 保留。 */
    } reg;
} PMIC_NP_VIOCE_RESTART_CTRL_UNION;
#endif
#define PMIC_NP_VIOCE_RESTART_CTRL_np_voice_restart1_mask_START  (0)
#define PMIC_NP_VIOCE_RESTART_CTRL_np_voice_restart1_mask_END    (0)
#define PMIC_NP_VIOCE_RESTART_CTRL_np_voice_restart2_mask_START  (1)
#define PMIC_NP_VIOCE_RESTART_CTRL_np_voice_restart2_mask_END    (1)


/*****************************************************************************
 struct               : PMIC_NP_PWR_ONOFF_SEQ_CTRL_UNION
 struct description   : NP_PWR_ONOFF_SEQ_CTRL Register structure definition
                        Address Offset:0x05BB Initial:0xAC Width:8
 register description : 电源上下电位置选择控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_pwr_onoff_place : 8;  /* bit[0-7]: 电源上电和下电时序调整是受控OTP还是非下电寄存器选择：
                                                             0xAC：电源上电和下电时序可调受OTP控制；
                                                             0x5A：电源上电和下电时序可调受非下电寄存器控制。 */
    } reg;
} PMIC_NP_PWR_ONOFF_SEQ_CTRL_UNION;
#endif
#define PMIC_NP_PWR_ONOFF_SEQ_CTRL_np_pwr_onoff_place_START  (0)
#define PMIC_NP_PWR_ONOFF_SEQ_CTRL_np_pwr_onoff_place_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_BUCK0_ON_PLACE_UNION
 struct description   : NP_BUCK0_ON_PLACE Register structure definition
                        Address Offset:0x05BC Initial:0x04 Width:8
 register description : BUCK0 上电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_buck0_on_place : 5;  /* bit[0-4]: BUCK0 电源上电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置上电。
                                                            备注：每个位置表示的时间间隔是120us。 */
        unsigned char  reserved          : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_BUCK0_ON_PLACE_UNION;
#endif
#define PMIC_NP_BUCK0_ON_PLACE_np_buck0_on_place_START  (0)
#define PMIC_NP_BUCK0_ON_PLACE_np_buck0_on_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_BUCK1_ON_PLACE_UNION
 struct description   : NP_BUCK1_ON_PLACE Register structure definition
                        Address Offset:0x05BD Initial:0x11 Width:8
 register description : BUCK1 上电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_buck1_on_place : 5;  /* bit[0-4]: BUCK1 电源上电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置上电。
                                                            备注：每个位置表示的时间间隔是120us。 */
        unsigned char  reserved          : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_BUCK1_ON_PLACE_UNION;
#endif
#define PMIC_NP_BUCK1_ON_PLACE_np_buck1_on_place_START  (0)
#define PMIC_NP_BUCK1_ON_PLACE_np_buck1_on_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_BUCK5_ON_PLACE_UNION
 struct description   : NP_BUCK5_ON_PLACE Register structure definition
                        Address Offset:0x05BE Initial:0x00 Width:8
 register description : BUCK5 上电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_buck5_on_place : 5;  /* bit[0-4]: BUCK5 电源上电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置上电。
                                                            备注：每个位置表示的时间间隔是120us。 */
        unsigned char  reserved          : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_BUCK5_ON_PLACE_UNION;
#endif
#define PMIC_NP_BUCK5_ON_PLACE_np_buck5_on_place_START  (0)
#define PMIC_NP_BUCK5_ON_PLACE_np_buck5_on_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_BUCK6_ON_PLACE_UNION
 struct description   : NP_BUCK6_ON_PLACE Register structure definition
                        Address Offset:0x05BF Initial:0x08 Width:8
 register description : BUCK6 上电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_buck6_on_place : 5;  /* bit[0-4]: BUCK6 电源上电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置上电。
                                                            备注：每个位置表示的时间间隔是120us。 */
        unsigned char  reserved          : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_BUCK6_ON_PLACE_UNION;
#endif
#define PMIC_NP_BUCK6_ON_PLACE_np_buck6_on_place_START  (0)
#define PMIC_NP_BUCK6_ON_PLACE_np_buck6_on_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_BUCK7_ON_PLACE_UNION
 struct description   : NP_BUCK7_ON_PLACE Register structure definition
                        Address Offset:0x05C0 Initial:0x13 Width:8
 register description : BUCK7 上电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_buck7_on_place : 5;  /* bit[0-4]: BUCK7 电源上电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置上电。
                                                            备注：每个位置表示的时间间隔是120us。 */
        unsigned char  reserved          : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_BUCK7_ON_PLACE_UNION;
#endif
#define PMIC_NP_BUCK7_ON_PLACE_np_buck7_on_place_START  (0)
#define PMIC_NP_BUCK7_ON_PLACE_np_buck7_on_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_BUCK8_ON_PLACE_UNION
 struct description   : NP_BUCK8_ON_PLACE Register structure definition
                        Address Offset:0x05C1 Initial:0x0B Width:8
 register description : BUCK8 上电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_buck8_on_place : 5;  /* bit[0-4]: BUCK8 电源上电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置上电。
                                                            备注：每个位置表示的时间间隔是120us。 */
        unsigned char  reserved          : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_BUCK8_ON_PLACE_UNION;
#endif
#define PMIC_NP_BUCK8_ON_PLACE_np_buck8_on_place_START  (0)
#define PMIC_NP_BUCK8_ON_PLACE_np_buck8_on_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_BUCK9_ON_PLACE_UNION
 struct description   : NP_BUCK9_ON_PLACE Register structure definition
                        Address Offset:0x05C2 Initial:0x12 Width:8
 register description : BUCK9 上电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_buck9_on_place : 5;  /* bit[0-4]: BUCK9 电源上电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置上电。
                                                            备注：每个位置表示的时间间隔是120us。 */
        unsigned char  reserved          : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_BUCK9_ON_PLACE_UNION;
#endif
#define PMIC_NP_BUCK9_ON_PLACE_np_buck9_on_place_START  (0)
#define PMIC_NP_BUCK9_ON_PLACE_np_buck9_on_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_BUCK13_ON_PLACE_UNION
 struct description   : NP_BUCK13_ON_PLACE Register structure definition
                        Address Offset:0x05C3 Initial:0x03 Width:8
 register description : BUCK13 上电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_buck13_on_place : 5;  /* bit[0-4]: BUCK13 电源上电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置上电。
                                                             备注：每个位置表示的时间间隔是120us。 */
        unsigned char  reserved           : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_BUCK13_ON_PLACE_UNION;
#endif
#define PMIC_NP_BUCK13_ON_PLACE_np_buck13_on_place_START  (0)
#define PMIC_NP_BUCK13_ON_PLACE_np_buck13_on_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_BUCK14_ON_PLACE_UNION
 struct description   : NP_BUCK14_ON_PLACE Register structure definition
                        Address Offset:0x05C4 Initial:0x07 Width:8
 register description : BUCK14 上电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_buck14_on_place : 5;  /* bit[0-4]: BUCK14 电源上电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置上电。
                                                             备注：每个位置表示的时间间隔是120us。 */
        unsigned char  reserved           : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_BUCK14_ON_PLACE_UNION;
#endif
#define PMIC_NP_BUCK14_ON_PLACE_np_buck14_on_place_START  (0)
#define PMIC_NP_BUCK14_ON_PLACE_np_buck14_on_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_LDO0_ON_PLACE_UNION
 struct description   : NP_LDO0_ON_PLACE Register structure definition
                        Address Offset:0x05C5 Initial:0x01 Width:8
 register description : LDO0 上电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ldo0_on_place : 5;  /* bit[0-4]: LDO0 电源上电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置上电。
                                                           备注：每个位置表示的时间间隔是120us。 */
        unsigned char  reserved         : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_LDO0_ON_PLACE_UNION;
#endif
#define PMIC_NP_LDO0_ON_PLACE_np_ldo0_on_place_START  (0)
#define PMIC_NP_LDO0_ON_PLACE_np_ldo0_on_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_LDO8_ON_PLACE_UNION
 struct description   : NP_LDO8_ON_PLACE Register structure definition
                        Address Offset:0x05C6 Initial:0x14 Width:8
 register description : LDO8 上电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ldo8_on_place : 5;  /* bit[0-4]: LDO8 电源上电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置上电。
                                                           备注：每个位置表示的时间间隔是120us。 */
        unsigned char  reserved         : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_LDO8_ON_PLACE_UNION;
#endif
#define PMIC_NP_LDO8_ON_PLACE_np_ldo8_on_place_START  (0)
#define PMIC_NP_LDO8_ON_PLACE_np_ldo8_on_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_LDO15_ON_PLACE_UNION
 struct description   : NP_LDO15_ON_PLACE Register structure definition
                        Address Offset:0x05C7 Initial:0x17 Width:8
 register description : LDO15 上电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ldo15_on_place : 5;  /* bit[0-4]: LDO15 电源上电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置上电。
                                                            备注：每个位置表示的时间间隔是120us。 */
        unsigned char  reserved          : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_LDO15_ON_PLACE_UNION;
#endif
#define PMIC_NP_LDO15_ON_PLACE_np_ldo15_on_place_START  (0)
#define PMIC_NP_LDO15_ON_PLACE_np_ldo15_on_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_LDO23_ON_PLACE_UNION
 struct description   : NP_LDO23_ON_PLACE Register structure definition
                        Address Offset:0x05C8 Initial:0x18 Width:8
 register description : LDO23 上电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ldo23_on_place : 5;  /* bit[0-4]: LDO23 电源上电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置上电。
                                                            备注：每个位置表示的时间间隔是120us。 */
        unsigned char  reserved          : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_LDO23_ON_PLACE_UNION;
#endif
#define PMIC_NP_LDO23_ON_PLACE_np_ldo23_on_place_START  (0)
#define PMIC_NP_LDO23_ON_PLACE_np_ldo23_on_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_LDO24_ON_PLACE_UNION
 struct description   : NP_LDO24_ON_PLACE Register structure definition
                        Address Offset:0x05C9 Initial:0x10 Width:8
 register description : LDO24 上电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ldo24_on_place : 5;  /* bit[0-4]: LDO24 电源上电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置上电。
                                                            备注：每个位置表示的时间间隔是120us。 */
        unsigned char  reserved          : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_LDO24_ON_PLACE_UNION;
#endif
#define PMIC_NP_LDO24_ON_PLACE_np_ldo24_on_place_START  (0)
#define PMIC_NP_LDO24_ON_PLACE_np_ldo24_on_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_LDO30_ON_PLACE_UNION
 struct description   : NP_LDO30_ON_PLACE Register structure definition
                        Address Offset:0x05CA Initial:0x05 Width:8
 register description : LDO30 上电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ldo30_on_place : 5;  /* bit[0-4]: LDO30 电源上电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置上电。
                                                            备注：每个位置表示的时间间隔是120us。 */
        unsigned char  reserved          : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_LDO30_ON_PLACE_UNION;
#endif
#define PMIC_NP_LDO30_ON_PLACE_np_ldo30_on_place_START  (0)
#define PMIC_NP_LDO30_ON_PLACE_np_ldo30_on_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_LDO36_ON_PLACE_UNION
 struct description   : NP_LDO36_ON_PLACE Register structure definition
                        Address Offset:0x05CB Initial:0x06 Width:8
 register description : LDO36 上电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ldo36_on_place : 5;  /* bit[0-4]: LDO36 电源上电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置上电。
                                                            备注：每个位置表示的时间间隔是120us。 */
        unsigned char  reserved          : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_LDO36_ON_PLACE_UNION;
#endif
#define PMIC_NP_LDO36_ON_PLACE_np_ldo36_on_place_START  (0)
#define PMIC_NP_LDO36_ON_PLACE_np_ldo36_on_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_LDO37_ON_PLACE_UNION
 struct description   : NP_LDO37_ON_PLACE Register structure definition
                        Address Offset:0x05CC Initial:0x16 Width:8
 register description : LDO37 上电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ldo37_on_place : 5;  /* bit[0-4]: LDO37 电源上电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置上电。
                                                            备注：每个位置表示的时间间隔是120us。 */
        unsigned char  reserved          : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_LDO37_ON_PLACE_UNION;
#endif
#define PMIC_NP_LDO37_ON_PLACE_np_ldo37_on_place_START  (0)
#define PMIC_NP_LDO37_ON_PLACE_np_ldo37_on_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_LDO43_ON_PLACE_UNION
 struct description   : NP_LDO43_ON_PLACE Register structure definition
                        Address Offset:0x05CD Initial:0x02 Width:8
 register description : LDO43 上电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ldo43_on_place : 5;  /* bit[0-4]: LDO43 电源上电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置上电。
                                                            备注：每个位置表示的时间间隔是120us。 */
        unsigned char  reserved          : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_LDO43_ON_PLACE_UNION;
#endif
#define PMIC_NP_LDO43_ON_PLACE_np_ldo43_on_place_START  (0)
#define PMIC_NP_LDO43_ON_PLACE_np_ldo43_on_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_LDO51_ON_PLACE_UNION
 struct description   : NP_LDO51_ON_PLACE Register structure definition
                        Address Offset:0x05CE Initial:0x13 Width:8
 register description : LDO51 上电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ldo51_on_place : 5;  /* bit[0-4]: LDO51 电源上电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置上电。
                                                            备注：每个位置表示的时间间隔是120us。 */
        unsigned char  reserved          : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_LDO51_ON_PLACE_UNION;
#endif
#define PMIC_NP_LDO51_ON_PLACE_np_ldo51_on_place_START  (0)
#define PMIC_NP_LDO51_ON_PLACE_np_ldo51_on_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_LDO54_ON_PLACE_UNION
 struct description   : NP_LDO54_ON_PLACE Register structure definition
                        Address Offset:0x05CF Initial:0x0A Width:8
 register description : LDO54 上电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ldo54_on_place : 5;  /* bit[0-4]: LDO54 电源上电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置上电。
                                                            备注：每个位置表示的时间间隔是120us。 */
        unsigned char  reserved          : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_LDO54_ON_PLACE_UNION;
#endif
#define PMIC_NP_LDO54_ON_PLACE_np_ldo54_on_place_START  (0)
#define PMIC_NP_LDO54_ON_PLACE_np_ldo54_on_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_LDO55_ON_PLACE_UNION
 struct description   : NP_LDO55_ON_PLACE Register structure definition
                        Address Offset:0x05D0 Initial:0x0D Width:8
 register description : LDO55 上电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ldo55_on_place : 5;  /* bit[0-4]: LDO55 电源上电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置上电。
                                                            备注：每个位置表示的时间间隔是120us。 */
        unsigned char  reserved          : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_LDO55_ON_PLACE_UNION;
#endif
#define PMIC_NP_LDO55_ON_PLACE_np_ldo55_on_place_START  (0)
#define PMIC_NP_LDO55_ON_PLACE_np_ldo55_on_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_LDO56_ON_PLACE_UNION
 struct description   : NP_LDO56_ON_PLACE Register structure definition
                        Address Offset:0x05D1 Initial:0x09 Width:8
 register description : LDO56 上电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ldo56_on_place : 5;  /* bit[0-4]: LDO56 电源上电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置上电。
                                                            备注：每个位置表示的时间间隔是120us。 */
        unsigned char  reserved          : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_LDO56_ON_PLACE_UNION;
#endif
#define PMIC_NP_LDO56_ON_PLACE_np_ldo56_on_place_START  (0)
#define PMIC_NP_LDO56_ON_PLACE_np_ldo56_on_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_LDO_BUF_ON_PLACE_UNION
 struct description   : NP_LDO_BUF_ON_PLACE Register structure definition
                        Address Offset:0x05D2 Initial:0x19 Width:8
 register description : LDO_BUF 上电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ldo_buf_on_place : 5;  /* bit[0-4]: LDO_BUF 电源上电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置上电。
                                                              备注：每个位置表示的时间间隔是120us。 */
        unsigned char  reserved            : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_LDO_BUF_ON_PLACE_UNION;
#endif
#define PMIC_NP_LDO_BUF_ON_PLACE_np_ldo_buf_on_place_START  (0)
#define PMIC_NP_LDO_BUF_ON_PLACE_np_ldo_buf_on_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_LDO_BUF1_ON_PLACE_UNION
 struct description   : NP_LDO_BUF1_ON_PLACE Register structure definition
                        Address Offset:0x05D3 Initial:0x19 Width:8
 register description : LDO_BUF1 上电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ldo_buf1_on_place : 5;  /* bit[0-4]: LDO_BUF1 电源上电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置上电。
                                                               备注：每个位置表示的时间间隔是120us。 */
        unsigned char  reserved             : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_LDO_BUF1_ON_PLACE_UNION;
#endif
#define PMIC_NP_LDO_BUF1_ON_PLACE_np_ldo_buf1_on_place_START  (0)
#define PMIC_NP_LDO_BUF1_ON_PLACE_np_ldo_buf1_on_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_LSW18_ON_PLACE_UNION
 struct description   : NP_LSW18_ON_PLACE Register structure definition
                        Address Offset:0x05D4 Initial:0x0E Width:8
 register description : LSW18 上电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_lsw18_on_place : 5;  /* bit[0-4]: LSW18 电源上电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置上电。
                                                            备注：每个位置表示的时间间隔是120us。 */
        unsigned char  reserved          : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_LSW18_ON_PLACE_UNION;
#endif
#define PMIC_NP_LSW18_ON_PLACE_np_lsw18_on_place_START  (0)
#define PMIC_NP_LSW18_ON_PLACE_np_lsw18_on_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_LSW37_ON_PLACE_UNION
 struct description   : NP_LSW37_ON_PLACE Register structure definition
                        Address Offset:0x05D5 Initial:0x16 Width:8
 register description : LSW37 上电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_lsw37_on_place : 5;  /* bit[0-4]: LSW37 电源上电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置上电。
                                                            备注：每个位置表示的时间间隔是120us。 */
        unsigned char  reserved          : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_LSW37_ON_PLACE_UNION;
#endif
#define PMIC_NP_LSW37_ON_PLACE_np_lsw37_on_place_START  (0)
#define PMIC_NP_LSW37_ON_PLACE_np_lsw37_on_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_PMU_EN_ON_PLACE_UNION
 struct description   : NP_PMU_EN_ON_PLACE Register structure definition
                        Address Offset:0x05D6 Initial:0x0B Width:8
 register description : PMU_EN 上电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_pmu_en_on_place : 5;  /* bit[0-4]: PMU_EN 上电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置上电。
                                                             备注：每个位置表示的时间间隔是120us。 */
        unsigned char  reserved           : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_PMU_EN_ON_PLACE_UNION;
#endif
#define PMIC_NP_PMU_EN_ON_PLACE_np_pmu_en_on_place_START  (0)
#define PMIC_NP_PMU_EN_ON_PLACE_np_pmu_en_on_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_BUCK0_OFF_PLACE_UNION
 struct description   : NP_BUCK0_OFF_PLACE Register structure definition
                        Address Offset:0x05DC Initial:0x04 Width:8
 register description : BUCK0 下电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_buck0_off_place : 5;  /* bit[0-4]: BUCK0 电源下电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置下电。
                                                             备注：每个位置表示的时间间隔是3ms。 */
        unsigned char  reserved           : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_BUCK0_OFF_PLACE_UNION;
#endif
#define PMIC_NP_BUCK0_OFF_PLACE_np_buck0_off_place_START  (0)
#define PMIC_NP_BUCK0_OFF_PLACE_np_buck0_off_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_BUCK1_OFF_PLACE_UNION
 struct description   : NP_BUCK1_OFF_PLACE Register structure definition
                        Address Offset:0x05DD Initial:0x11 Width:8
 register description : BUCK1 下电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_buck1_off_place : 5;  /* bit[0-4]: BUCK1 电源下电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置下电。
                                                             备注：每个位置表示的时间间隔是3ms。 */
        unsigned char  reserved           : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_BUCK1_OFF_PLACE_UNION;
#endif
#define PMIC_NP_BUCK1_OFF_PLACE_np_buck1_off_place_START  (0)
#define PMIC_NP_BUCK1_OFF_PLACE_np_buck1_off_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_BUCK5_OFF_PLACE_UNION
 struct description   : NP_BUCK5_OFF_PLACE Register structure definition
                        Address Offset:0x05DE Initial:0x00 Width:8
 register description : BUCK5 下电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_buck5_off_place : 5;  /* bit[0-4]: BUCK5 电源下电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置下电。
                                                             备注：每个位置表示的时间间隔是3ms。 */
        unsigned char  reserved           : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_BUCK5_OFF_PLACE_UNION;
#endif
#define PMIC_NP_BUCK5_OFF_PLACE_np_buck5_off_place_START  (0)
#define PMIC_NP_BUCK5_OFF_PLACE_np_buck5_off_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_BUCK6_OFF_PLACE_UNION
 struct description   : NP_BUCK6_OFF_PLACE Register structure definition
                        Address Offset:0x05DF Initial:0x08 Width:8
 register description : BUCK6 下电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_buck6_off_place : 5;  /* bit[0-4]: BUCK6 电源下电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置下电。
                                                             备注：每个位置表示的时间间隔是3ms。 */
        unsigned char  reserved           : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_BUCK6_OFF_PLACE_UNION;
#endif
#define PMIC_NP_BUCK6_OFF_PLACE_np_buck6_off_place_START  (0)
#define PMIC_NP_BUCK6_OFF_PLACE_np_buck6_off_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_BUCK7_OFF_PLACE_UNION
 struct description   : NP_BUCK7_OFF_PLACE Register structure definition
                        Address Offset:0x05E0 Initial:0x13 Width:8
 register description : BUCK7 下电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_buck7_off_place : 5;  /* bit[0-4]: BUCK7 电源下电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置下电。
                                                             备注：每个位置表示的时间间隔是3ms。 */
        unsigned char  reserved           : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_BUCK7_OFF_PLACE_UNION;
#endif
#define PMIC_NP_BUCK7_OFF_PLACE_np_buck7_off_place_START  (0)
#define PMIC_NP_BUCK7_OFF_PLACE_np_buck7_off_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_BUCK8_OFF_PLACE_UNION
 struct description   : NP_BUCK8_OFF_PLACE Register structure definition
                        Address Offset:0x05E1 Initial:0x0B Width:8
 register description : BUCK8 下电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_buck8_off_place : 5;  /* bit[0-4]: BUCK8 电源下电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置下电。
                                                             备注：每个位置表示的时间间隔是3ms。 */
        unsigned char  reserved           : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_BUCK8_OFF_PLACE_UNION;
#endif
#define PMIC_NP_BUCK8_OFF_PLACE_np_buck8_off_place_START  (0)
#define PMIC_NP_BUCK8_OFF_PLACE_np_buck8_off_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_BUCK9_OFF_PLACE_UNION
 struct description   : NP_BUCK9_OFF_PLACE Register structure definition
                        Address Offset:0x05E2 Initial:0x12 Width:8
 register description : BUCK9 下电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_buck9_off_place : 5;  /* bit[0-4]: BUCK9 电源下电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置下电。
                                                             备注：每个位置表示的时间间隔是3ms。 */
        unsigned char  reserved           : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_BUCK9_OFF_PLACE_UNION;
#endif
#define PMIC_NP_BUCK9_OFF_PLACE_np_buck9_off_place_START  (0)
#define PMIC_NP_BUCK9_OFF_PLACE_np_buck9_off_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_BUCK13_OFF_PLACE_UNION
 struct description   : NP_BUCK13_OFF_PLACE Register structure definition
                        Address Offset:0x05E3 Initial:0x03 Width:8
 register description : BUCK13 下电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_buck13_off_place : 5;  /* bit[0-4]: BUCK13 电源下电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置下电。
                                                              备注：每个位置表示的时间间隔是3ms。 */
        unsigned char  reserved            : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_BUCK13_OFF_PLACE_UNION;
#endif
#define PMIC_NP_BUCK13_OFF_PLACE_np_buck13_off_place_START  (0)
#define PMIC_NP_BUCK13_OFF_PLACE_np_buck13_off_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_BUCK14_OFF_PLACE_UNION
 struct description   : NP_BUCK14_OFF_PLACE Register structure definition
                        Address Offset:0x05E4 Initial:0x07 Width:8
 register description : BUCK14 下电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_buck14_off_place : 5;  /* bit[0-4]: BUCK14 电源下电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置下电。
                                                              备注：每个位置表示的时间间隔是3ms。 */
        unsigned char  reserved            : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_BUCK14_OFF_PLACE_UNION;
#endif
#define PMIC_NP_BUCK14_OFF_PLACE_np_buck14_off_place_START  (0)
#define PMIC_NP_BUCK14_OFF_PLACE_np_buck14_off_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_LDO0_OFF_PLACE_UNION
 struct description   : NP_LDO0_OFF_PLACE Register structure definition
                        Address Offset:0x05E5 Initial:0x01 Width:8
 register description : LDO0 下电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ldo0_off_place : 5;  /* bit[0-4]: LDO0 电源下电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置下电。
                                                            备注：每个位置表示的时间间隔是3ms。 */
        unsigned char  reserved          : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_LDO0_OFF_PLACE_UNION;
#endif
#define PMIC_NP_LDO0_OFF_PLACE_np_ldo0_off_place_START  (0)
#define PMIC_NP_LDO0_OFF_PLACE_np_ldo0_off_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_LDO8_OFF_PLACE_UNION
 struct description   : NP_LDO8_OFF_PLACE Register structure definition
                        Address Offset:0x05E6 Initial:0x14 Width:8
 register description : LDO8 下电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ldo8_off_place : 5;  /* bit[0-4]: LDO8 电源下电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置下电。
                                                            备注：每个位置表示的时间间隔是3ms。 */
        unsigned char  reserved          : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_LDO8_OFF_PLACE_UNION;
#endif
#define PMIC_NP_LDO8_OFF_PLACE_np_ldo8_off_place_START  (0)
#define PMIC_NP_LDO8_OFF_PLACE_np_ldo8_off_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_LDO15_OFF_PLACE_UNION
 struct description   : NP_LDO15_OFF_PLACE Register structure definition
                        Address Offset:0x05E7 Initial:0x17 Width:8
 register description : LDO15 下电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ldo15_off_place : 5;  /* bit[0-4]: LDO15 电源下电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置下电。
                                                             备注：每个位置表示的时间间隔是3ms。 */
        unsigned char  reserved           : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_LDO15_OFF_PLACE_UNION;
#endif
#define PMIC_NP_LDO15_OFF_PLACE_np_ldo15_off_place_START  (0)
#define PMIC_NP_LDO15_OFF_PLACE_np_ldo15_off_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_LDO23_OFF_PLACE_UNION
 struct description   : NP_LDO23_OFF_PLACE Register structure definition
                        Address Offset:0x05E8 Initial:0x18 Width:8
 register description : LDO23 下电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ldo23_off_place : 5;  /* bit[0-4]: LDO23 电源下电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置下电。
                                                             备注：每个位置表示的时间间隔是3ms。 */
        unsigned char  reserved           : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_LDO23_OFF_PLACE_UNION;
#endif
#define PMIC_NP_LDO23_OFF_PLACE_np_ldo23_off_place_START  (0)
#define PMIC_NP_LDO23_OFF_PLACE_np_ldo23_off_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_LDO24_OFF_PLACE_UNION
 struct description   : NP_LDO24_OFF_PLACE Register structure definition
                        Address Offset:0x05E9 Initial:0x10 Width:8
 register description : LDO24 下电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ldo24_off_place : 5;  /* bit[0-4]: LDO24 电源下电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置下电。
                                                             备注：每个位置表示的时间间隔是3ms。 */
        unsigned char  reserved           : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_LDO24_OFF_PLACE_UNION;
#endif
#define PMIC_NP_LDO24_OFF_PLACE_np_ldo24_off_place_START  (0)
#define PMIC_NP_LDO24_OFF_PLACE_np_ldo24_off_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_LDO30_OFF_PLACE_UNION
 struct description   : NP_LDO30_OFF_PLACE Register structure definition
                        Address Offset:0x05EA Initial:0x05 Width:8
 register description : LDO30 下电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ldo30_off_place : 5;  /* bit[0-4]: LDO30 电源下电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置下电。
                                                             备注：每个位置表示的时间间隔是3ms。 */
        unsigned char  reserved           : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_LDO30_OFF_PLACE_UNION;
#endif
#define PMIC_NP_LDO30_OFF_PLACE_np_ldo30_off_place_START  (0)
#define PMIC_NP_LDO30_OFF_PLACE_np_ldo30_off_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_LDO36_OFF_PLACE_UNION
 struct description   : NP_LDO36_OFF_PLACE Register structure definition
                        Address Offset:0x05EB Initial:0x06 Width:8
 register description : LDO36 下电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ldo36_off_place : 5;  /* bit[0-4]: LDO36 电源下电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置下电。
                                                             备注：每个位置表示的时间间隔是3ms。 */
        unsigned char  reserved           : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_LDO36_OFF_PLACE_UNION;
#endif
#define PMIC_NP_LDO36_OFF_PLACE_np_ldo36_off_place_START  (0)
#define PMIC_NP_LDO36_OFF_PLACE_np_ldo36_off_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_LDO37_OFF_PLACE_UNION
 struct description   : NP_LDO37_OFF_PLACE Register structure definition
                        Address Offset:0x05EC Initial:0x16 Width:8
 register description : LDO37 下电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ldo37_off_place : 5;  /* bit[0-4]: LDO37 电源下电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置下电。
                                                             备注：每个位置表示的时间间隔是3ms。 */
        unsigned char  reserved           : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_LDO37_OFF_PLACE_UNION;
#endif
#define PMIC_NP_LDO37_OFF_PLACE_np_ldo37_off_place_START  (0)
#define PMIC_NP_LDO37_OFF_PLACE_np_ldo37_off_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_LDO43_OFF_PLACE_UNION
 struct description   : NP_LDO43_OFF_PLACE Register structure definition
                        Address Offset:0x05ED Initial:0x02 Width:8
 register description : LDO43 下电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ldo43_off_place : 5;  /* bit[0-4]: LDO43 电源下电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置下电。
                                                             备注：每个位置表示的时间间隔是3ms。 */
        unsigned char  reserved           : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_LDO43_OFF_PLACE_UNION;
#endif
#define PMIC_NP_LDO43_OFF_PLACE_np_ldo43_off_place_START  (0)
#define PMIC_NP_LDO43_OFF_PLACE_np_ldo43_off_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_LDO51_OFF_PLACE_UNION
 struct description   : NP_LDO51_OFF_PLACE Register structure definition
                        Address Offset:0x05EE Initial:0x13 Width:8
 register description : LDO51 下电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ldo51_off_place : 5;  /* bit[0-4]: LDO51 电源下电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置下电。
                                                             备注：每个位置表示的时间间隔是3ms。 */
        unsigned char  reserved           : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_LDO51_OFF_PLACE_UNION;
#endif
#define PMIC_NP_LDO51_OFF_PLACE_np_ldo51_off_place_START  (0)
#define PMIC_NP_LDO51_OFF_PLACE_np_ldo51_off_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_LDO54_OFF_PLACE_UNION
 struct description   : NP_LDO54_OFF_PLACE Register structure definition
                        Address Offset:0x05EF Initial:0x0A Width:8
 register description : LDO54 下电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ldo54_off_place : 5;  /* bit[0-4]: LDO54 电源下电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置下电。
                                                             备注：每个位置表示的时间间隔是3ms。 */
        unsigned char  reserved           : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_LDO54_OFF_PLACE_UNION;
#endif
#define PMIC_NP_LDO54_OFF_PLACE_np_ldo54_off_place_START  (0)
#define PMIC_NP_LDO54_OFF_PLACE_np_ldo54_off_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_LDO55_OFF_PLACE_UNION
 struct description   : NP_LDO55_OFF_PLACE Register structure definition
                        Address Offset:0x05F0 Initial:0x0D Width:8
 register description : LDO55 下电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ldo55_off_place : 5;  /* bit[0-4]: LDO55 电源下电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置下电。
                                                             备注：每个位置表示的时间间隔是3ms。 */
        unsigned char  reserved           : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_LDO55_OFF_PLACE_UNION;
#endif
#define PMIC_NP_LDO55_OFF_PLACE_np_ldo55_off_place_START  (0)
#define PMIC_NP_LDO55_OFF_PLACE_np_ldo55_off_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_LDO56_OFF_PLACE_UNION
 struct description   : NP_LDO56_OFF_PLACE Register structure definition
                        Address Offset:0x05F1 Initial:0x09 Width:8
 register description : LDO56 下电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ldo56_off_place : 5;  /* bit[0-4]: LDO56 电源下电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置下电。
                                                             备注：每个位置表示的时间间隔是3ms。 */
        unsigned char  reserved           : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_LDO56_OFF_PLACE_UNION;
#endif
#define PMIC_NP_LDO56_OFF_PLACE_np_ldo56_off_place_START  (0)
#define PMIC_NP_LDO56_OFF_PLACE_np_ldo56_off_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_LDO_BUF_OFF_PLACE_UNION
 struct description   : NP_LDO_BUF_OFF_PLACE Register structure definition
                        Address Offset:0x05F2 Initial:0x19 Width:8
 register description : LDO_BUF 下电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ldo_buf_off_place : 5;  /* bit[0-4]: LDO_BUF 电源下电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置下电。
                                                               备注：每个位置表示的时间间隔是3ms。 */
        unsigned char  reserved             : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_LDO_BUF_OFF_PLACE_UNION;
#endif
#define PMIC_NP_LDO_BUF_OFF_PLACE_np_ldo_buf_off_place_START  (0)
#define PMIC_NP_LDO_BUF_OFF_PLACE_np_ldo_buf_off_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_LDO_BUF1_OFF_PLACE_UNION
 struct description   : NP_LDO_BUF1_OFF_PLACE Register structure definition
                        Address Offset:0x05F3 Initial:0x19 Width:8
 register description : LDO_BUF1 下电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ldo_buf1_off_place : 5;  /* bit[0-4]: LDO_BUF1 电源下电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置下电。
                                                                备注：每个位置表示的时间间隔是3ms。 */
        unsigned char  reserved              : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_LDO_BUF1_OFF_PLACE_UNION;
#endif
#define PMIC_NP_LDO_BUF1_OFF_PLACE_np_ldo_buf1_off_place_START  (0)
#define PMIC_NP_LDO_BUF1_OFF_PLACE_np_ldo_buf1_off_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_LSW18_OFF_PLACE_UNION
 struct description   : NP_LSW18_OFF_PLACE Register structure definition
                        Address Offset:0x05F4 Initial:0x0E Width:8
 register description : LSW18 下电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_lsw18_off_place : 5;  /* bit[0-4]: LSW18 电源下电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置下电。
                                                             备注：每个位置表示的时间间隔是3ms。 */
        unsigned char  reserved           : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_LSW18_OFF_PLACE_UNION;
#endif
#define PMIC_NP_LSW18_OFF_PLACE_np_lsw18_off_place_START  (0)
#define PMIC_NP_LSW18_OFF_PLACE_np_lsw18_off_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_LSW37_OFF_PLACE_UNION
 struct description   : NP_LSW37_OFF_PLACE Register structure definition
                        Address Offset:0x05F5 Initial:0x16 Width:8
 register description : LSW37 下电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_lsw37_off_place : 5;  /* bit[0-4]: LSW37 电源下电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置下电。
                                                             备注：每个位置表示的时间间隔是3ms。 */
        unsigned char  reserved           : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_LSW37_OFF_PLACE_UNION;
#endif
#define PMIC_NP_LSW37_OFF_PLACE_np_lsw37_off_place_START  (0)
#define PMIC_NP_LSW37_OFF_PLACE_np_lsw37_off_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_PMU_EN_OFF_PLACE_UNION
 struct description   : NP_PMU_EN_OFF_PLACE Register structure definition
                        Address Offset:0x05F6 Initial:0x0B Width:8
 register description : PMU_EN 下电位置配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_pmu_en_off_place : 5;  /* bit[0-4]: PMU_EN 下电位置信息配置寄存器。 5'h0~5'h1B分别对应位置1~位置28； 其他：电源配置失效，按照默认位置下电。
                                                              备注：每个位置表示的时间间隔是3ms。 */
        unsigned char  reserved            : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_NP_PMU_EN_OFF_PLACE_UNION;
#endif
#define PMIC_NP_PMU_EN_OFF_PLACE_np_pmu_en_off_place_START  (0)
#define PMIC_NP_PMU_EN_OFF_PLACE_np_pmu_en_off_place_END    (4)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_0_R_UNION
 struct description   : NP_EFUSE0_0_R Register structure definition
                        Address Offset:0x0600 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob0_r : 8;  /* bit[0-7]: EFUSE0回读寄存器(bit0为烧写识别位) */
    } reg;
} PMIC_NP_EFUSE0_0_R_UNION;
#endif
#define PMIC_NP_EFUSE0_0_R_np_efuse_pdob0_r_START  (0)
#define PMIC_NP_EFUSE0_0_R_np_efuse_pdob0_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_1_R_UNION
 struct description   : NP_EFUSE0_1_R Register structure definition
                        Address Offset:0x0601 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob1_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_1_R_UNION;
#endif
#define PMIC_NP_EFUSE0_1_R_np_efuse_pdob1_r_START  (0)
#define PMIC_NP_EFUSE0_1_R_np_efuse_pdob1_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_2_R_UNION
 struct description   : NP_EFUSE0_2_R Register structure definition
                        Address Offset:0x0602 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob2_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_2_R_UNION;
#endif
#define PMIC_NP_EFUSE0_2_R_np_efuse_pdob2_r_START  (0)
#define PMIC_NP_EFUSE0_2_R_np_efuse_pdob2_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_3_R_UNION
 struct description   : NP_EFUSE0_3_R Register structure definition
                        Address Offset:0x0603 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器3。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob3_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_3_R_UNION;
#endif
#define PMIC_NP_EFUSE0_3_R_np_efuse_pdob3_r_START  (0)
#define PMIC_NP_EFUSE0_3_R_np_efuse_pdob3_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_4_R_UNION
 struct description   : NP_EFUSE0_4_R Register structure definition
                        Address Offset:0x0604 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器4。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob4_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_4_R_UNION;
#endif
#define PMIC_NP_EFUSE0_4_R_np_efuse_pdob4_r_START  (0)
#define PMIC_NP_EFUSE0_4_R_np_efuse_pdob4_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_5_R_UNION
 struct description   : NP_EFUSE0_5_R Register structure definition
                        Address Offset:0x0605 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器5。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob5_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_5_R_UNION;
#endif
#define PMIC_NP_EFUSE0_5_R_np_efuse_pdob5_r_START  (0)
#define PMIC_NP_EFUSE0_5_R_np_efuse_pdob5_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_6_R_UNION
 struct description   : NP_EFUSE0_6_R Register structure definition
                        Address Offset:0x0606 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器6。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob6_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_6_R_UNION;
#endif
#define PMIC_NP_EFUSE0_6_R_np_efuse_pdob6_r_START  (0)
#define PMIC_NP_EFUSE0_6_R_np_efuse_pdob6_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_7_R_UNION
 struct description   : NP_EFUSE0_7_R Register structure definition
                        Address Offset:0x0607 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器7。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob7_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_7_R_UNION;
#endif
#define PMIC_NP_EFUSE0_7_R_np_efuse_pdob7_r_START  (0)
#define PMIC_NP_EFUSE0_7_R_np_efuse_pdob7_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_8_R_UNION
 struct description   : NP_EFUSE0_8_R Register structure definition
                        Address Offset:0x0608 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器8。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob8_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_8_R_UNION;
#endif
#define PMIC_NP_EFUSE0_8_R_np_efuse_pdob8_r_START  (0)
#define PMIC_NP_EFUSE0_8_R_np_efuse_pdob8_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_9_R_UNION
 struct description   : NP_EFUSE0_9_R Register structure definition
                        Address Offset:0x0609 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器9。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob9_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_9_R_UNION;
#endif
#define PMIC_NP_EFUSE0_9_R_np_efuse_pdob9_r_START  (0)
#define PMIC_NP_EFUSE0_9_R_np_efuse_pdob9_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_10_R_UNION
 struct description   : NP_EFUSE0_10_R Register structure definition
                        Address Offset:0x060A Initial:0x00 Width:8
 register description : EFUSE0回读寄存器10。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob10_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_10_R_UNION;
#endif
#define PMIC_NP_EFUSE0_10_R_np_efuse_pdob10_r_START  (0)
#define PMIC_NP_EFUSE0_10_R_np_efuse_pdob10_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_11_R_UNION
 struct description   : NP_EFUSE0_11_R Register structure definition
                        Address Offset:0x060B Initial:0x00 Width:8
 register description : EFUSE0回读寄存器11。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob11_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_11_R_UNION;
#endif
#define PMIC_NP_EFUSE0_11_R_np_efuse_pdob11_r_START  (0)
#define PMIC_NP_EFUSE0_11_R_np_efuse_pdob11_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_12_R_UNION
 struct description   : NP_EFUSE0_12_R Register structure definition
                        Address Offset:0x060C Initial:0x00 Width:8
 register description : EFUSE0回读寄存器12。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob12_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_12_R_UNION;
#endif
#define PMIC_NP_EFUSE0_12_R_np_efuse_pdob12_r_START  (0)
#define PMIC_NP_EFUSE0_12_R_np_efuse_pdob12_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_13_R_UNION
 struct description   : NP_EFUSE0_13_R Register structure definition
                        Address Offset:0x060D Initial:0x00 Width:8
 register description : EFUSE0回读寄存器13。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob13_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_13_R_UNION;
#endif
#define PMIC_NP_EFUSE0_13_R_np_efuse_pdob13_r_START  (0)
#define PMIC_NP_EFUSE0_13_R_np_efuse_pdob13_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_14_R_UNION
 struct description   : NP_EFUSE0_14_R Register structure definition
                        Address Offset:0x060E Initial:0x00 Width:8
 register description : EFUSE0回读寄存器14。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob14_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_14_R_UNION;
#endif
#define PMIC_NP_EFUSE0_14_R_np_efuse_pdob14_r_START  (0)
#define PMIC_NP_EFUSE0_14_R_np_efuse_pdob14_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_15_R_UNION
 struct description   : NP_EFUSE0_15_R Register structure definition
                        Address Offset:0x060F Initial:0x00 Width:8
 register description : EFUSE0回读寄存器15。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob15_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_15_R_UNION;
#endif
#define PMIC_NP_EFUSE0_15_R_np_efuse_pdob15_r_START  (0)
#define PMIC_NP_EFUSE0_15_R_np_efuse_pdob15_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_16_R_UNION
 struct description   : NP_EFUSE0_16_R Register structure definition
                        Address Offset:0x0610 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器16。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob16_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_16_R_UNION;
#endif
#define PMIC_NP_EFUSE0_16_R_np_efuse_pdob16_r_START  (0)
#define PMIC_NP_EFUSE0_16_R_np_efuse_pdob16_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_17_R_UNION
 struct description   : NP_EFUSE0_17_R Register structure definition
                        Address Offset:0x0611 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器17。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob17_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_17_R_UNION;
#endif
#define PMIC_NP_EFUSE0_17_R_np_efuse_pdob17_r_START  (0)
#define PMIC_NP_EFUSE0_17_R_np_efuse_pdob17_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_18_R_UNION
 struct description   : NP_EFUSE0_18_R Register structure definition
                        Address Offset:0x0612 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器18。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob18_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_18_R_UNION;
#endif
#define PMIC_NP_EFUSE0_18_R_np_efuse_pdob18_r_START  (0)
#define PMIC_NP_EFUSE0_18_R_np_efuse_pdob18_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_19_R_UNION
 struct description   : NP_EFUSE0_19_R Register structure definition
                        Address Offset:0x0613 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器19。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob19_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_19_R_UNION;
#endif
#define PMIC_NP_EFUSE0_19_R_np_efuse_pdob19_r_START  (0)
#define PMIC_NP_EFUSE0_19_R_np_efuse_pdob19_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_20_R_UNION
 struct description   : NP_EFUSE0_20_R Register structure definition
                        Address Offset:0x0614 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器20。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob20_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_20_R_UNION;
#endif
#define PMIC_NP_EFUSE0_20_R_np_efuse_pdob20_r_START  (0)
#define PMIC_NP_EFUSE0_20_R_np_efuse_pdob20_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_21_R_UNION
 struct description   : NP_EFUSE0_21_R Register structure definition
                        Address Offset:0x0615 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器21。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob21_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_21_R_UNION;
#endif
#define PMIC_NP_EFUSE0_21_R_np_efuse_pdob21_r_START  (0)
#define PMIC_NP_EFUSE0_21_R_np_efuse_pdob21_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_22_R_UNION
 struct description   : NP_EFUSE0_22_R Register structure definition
                        Address Offset:0x0616 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器22。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob22_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_22_R_UNION;
#endif
#define PMIC_NP_EFUSE0_22_R_np_efuse_pdob22_r_START  (0)
#define PMIC_NP_EFUSE0_22_R_np_efuse_pdob22_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_23_R_UNION
 struct description   : NP_EFUSE0_23_R Register structure definition
                        Address Offset:0x0617 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器23。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob23_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_23_R_UNION;
#endif
#define PMIC_NP_EFUSE0_23_R_np_efuse_pdob23_r_START  (0)
#define PMIC_NP_EFUSE0_23_R_np_efuse_pdob23_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_24_R_UNION
 struct description   : NP_EFUSE0_24_R Register structure definition
                        Address Offset:0x0618 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器24。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob24_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_24_R_UNION;
#endif
#define PMIC_NP_EFUSE0_24_R_np_efuse_pdob24_r_START  (0)
#define PMIC_NP_EFUSE0_24_R_np_efuse_pdob24_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_25_R_UNION
 struct description   : NP_EFUSE0_25_R Register structure definition
                        Address Offset:0x0619 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器25。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob25_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_25_R_UNION;
#endif
#define PMIC_NP_EFUSE0_25_R_np_efuse_pdob25_r_START  (0)
#define PMIC_NP_EFUSE0_25_R_np_efuse_pdob25_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_26_R_UNION
 struct description   : NP_EFUSE0_26_R Register structure definition
                        Address Offset:0x061A Initial:0x00 Width:8
 register description : EFUSE0回读寄存器26。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob26_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_26_R_UNION;
#endif
#define PMIC_NP_EFUSE0_26_R_np_efuse_pdob26_r_START  (0)
#define PMIC_NP_EFUSE0_26_R_np_efuse_pdob26_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_27_R_UNION
 struct description   : NP_EFUSE0_27_R Register structure definition
                        Address Offset:0x061B Initial:0x00 Width:8
 register description : EFUSE0回读寄存器27。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob27_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_27_R_UNION;
#endif
#define PMIC_NP_EFUSE0_27_R_np_efuse_pdob27_r_START  (0)
#define PMIC_NP_EFUSE0_27_R_np_efuse_pdob27_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_28_R_UNION
 struct description   : NP_EFUSE0_28_R Register structure definition
                        Address Offset:0x061C Initial:0x00 Width:8
 register description : EFUSE0回读寄存器28。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob28_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_28_R_UNION;
#endif
#define PMIC_NP_EFUSE0_28_R_np_efuse_pdob28_r_START  (0)
#define PMIC_NP_EFUSE0_28_R_np_efuse_pdob28_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_29_R_UNION
 struct description   : NP_EFUSE0_29_R Register structure definition
                        Address Offset:0x061D Initial:0x00 Width:8
 register description : EFUSE0回读寄存器29。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob29_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_29_R_UNION;
#endif
#define PMIC_NP_EFUSE0_29_R_np_efuse_pdob29_r_START  (0)
#define PMIC_NP_EFUSE0_29_R_np_efuse_pdob29_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_30_R_UNION
 struct description   : NP_EFUSE0_30_R Register structure definition
                        Address Offset:0x061E Initial:0x00 Width:8
 register description : EFUSE0回读寄存器30。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob30_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_30_R_UNION;
#endif
#define PMIC_NP_EFUSE0_30_R_np_efuse_pdob30_r_START  (0)
#define PMIC_NP_EFUSE0_30_R_np_efuse_pdob30_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_31_R_UNION
 struct description   : NP_EFUSE0_31_R Register structure definition
                        Address Offset:0x061F Initial:0x00 Width:8
 register description : EFUSE0回读寄存器31。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob31_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_31_R_UNION;
#endif
#define PMIC_NP_EFUSE0_31_R_np_efuse_pdob31_r_START  (0)
#define PMIC_NP_EFUSE0_31_R_np_efuse_pdob31_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_32_R_UNION
 struct description   : NP_EFUSE0_32_R Register structure definition
                        Address Offset:0x0620 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器32。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob32_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_32_R_UNION;
#endif
#define PMIC_NP_EFUSE0_32_R_np_efuse_pdob32_r_START  (0)
#define PMIC_NP_EFUSE0_32_R_np_efuse_pdob32_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_33_R_UNION
 struct description   : NP_EFUSE0_33_R Register structure definition
                        Address Offset:0x0621 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器33。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob33_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_33_R_UNION;
#endif
#define PMIC_NP_EFUSE0_33_R_np_efuse_pdob33_r_START  (0)
#define PMIC_NP_EFUSE0_33_R_np_efuse_pdob33_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_34_R_UNION
 struct description   : NP_EFUSE0_34_R Register structure definition
                        Address Offset:0x0622 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器34。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob34_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_34_R_UNION;
#endif
#define PMIC_NP_EFUSE0_34_R_np_efuse_pdob34_r_START  (0)
#define PMIC_NP_EFUSE0_34_R_np_efuse_pdob34_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_35_R_UNION
 struct description   : NP_EFUSE0_35_R Register structure definition
                        Address Offset:0x0623 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器35。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob35_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_35_R_UNION;
#endif
#define PMIC_NP_EFUSE0_35_R_np_efuse_pdob35_r_START  (0)
#define PMIC_NP_EFUSE0_35_R_np_efuse_pdob35_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_36_R_UNION
 struct description   : NP_EFUSE0_36_R Register structure definition
                        Address Offset:0x0624 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器36。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob36_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_36_R_UNION;
#endif
#define PMIC_NP_EFUSE0_36_R_np_efuse_pdob36_r_START  (0)
#define PMIC_NP_EFUSE0_36_R_np_efuse_pdob36_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_37_R_UNION
 struct description   : NP_EFUSE0_37_R Register structure definition
                        Address Offset:0x0625 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器37。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob37_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_37_R_UNION;
#endif
#define PMIC_NP_EFUSE0_37_R_np_efuse_pdob37_r_START  (0)
#define PMIC_NP_EFUSE0_37_R_np_efuse_pdob37_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_38_R_UNION
 struct description   : NP_EFUSE0_38_R Register structure definition
                        Address Offset:0x0626 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器38。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob38_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_38_R_UNION;
#endif
#define PMIC_NP_EFUSE0_38_R_np_efuse_pdob38_r_START  (0)
#define PMIC_NP_EFUSE0_38_R_np_efuse_pdob38_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_39_R_UNION
 struct description   : NP_EFUSE0_39_R Register structure definition
                        Address Offset:0x0627 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器39。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob39_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_39_R_UNION;
#endif
#define PMIC_NP_EFUSE0_39_R_np_efuse_pdob39_r_START  (0)
#define PMIC_NP_EFUSE0_39_R_np_efuse_pdob39_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_40_R_UNION
 struct description   : NP_EFUSE0_40_R Register structure definition
                        Address Offset:0x0628 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器40。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob40_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_40_R_UNION;
#endif
#define PMIC_NP_EFUSE0_40_R_np_efuse_pdob40_r_START  (0)
#define PMIC_NP_EFUSE0_40_R_np_efuse_pdob40_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_41_R_UNION
 struct description   : NP_EFUSE0_41_R Register structure definition
                        Address Offset:0x0629 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器41。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob41_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_41_R_UNION;
#endif
#define PMIC_NP_EFUSE0_41_R_np_efuse_pdob41_r_START  (0)
#define PMIC_NP_EFUSE0_41_R_np_efuse_pdob41_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_42_R_UNION
 struct description   : NP_EFUSE0_42_R Register structure definition
                        Address Offset:0x062A Initial:0x00 Width:8
 register description : EFUSE0回读寄存器42。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob42_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_42_R_UNION;
#endif
#define PMIC_NP_EFUSE0_42_R_np_efuse_pdob42_r_START  (0)
#define PMIC_NP_EFUSE0_42_R_np_efuse_pdob42_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_43_R_UNION
 struct description   : NP_EFUSE0_43_R Register structure definition
                        Address Offset:0x062B Initial:0x00 Width:8
 register description : EFUSE0回读寄存器43。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob43_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_43_R_UNION;
#endif
#define PMIC_NP_EFUSE0_43_R_np_efuse_pdob43_r_START  (0)
#define PMIC_NP_EFUSE0_43_R_np_efuse_pdob43_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_44_R_UNION
 struct description   : NP_EFUSE0_44_R Register structure definition
                        Address Offset:0x062C Initial:0x00 Width:8
 register description : EFUSE0回读寄存器44。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob44_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_44_R_UNION;
#endif
#define PMIC_NP_EFUSE0_44_R_np_efuse_pdob44_r_START  (0)
#define PMIC_NP_EFUSE0_44_R_np_efuse_pdob44_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_45_R_UNION
 struct description   : NP_EFUSE0_45_R Register structure definition
                        Address Offset:0x062D Initial:0x00 Width:8
 register description : EFUSE0回读寄存器45。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob45_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_45_R_UNION;
#endif
#define PMIC_NP_EFUSE0_45_R_np_efuse_pdob45_r_START  (0)
#define PMIC_NP_EFUSE0_45_R_np_efuse_pdob45_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_46_R_UNION
 struct description   : NP_EFUSE0_46_R Register structure definition
                        Address Offset:0x062E Initial:0x00 Width:8
 register description : EFUSE0回读寄存器46。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob46_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_46_R_UNION;
#endif
#define PMIC_NP_EFUSE0_46_R_np_efuse_pdob46_r_START  (0)
#define PMIC_NP_EFUSE0_46_R_np_efuse_pdob46_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_47_R_UNION
 struct description   : NP_EFUSE0_47_R Register structure definition
                        Address Offset:0x062F Initial:0x00 Width:8
 register description : EFUSE0回读寄存器47。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob47_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_47_R_UNION;
#endif
#define PMIC_NP_EFUSE0_47_R_np_efuse_pdob47_r_START  (0)
#define PMIC_NP_EFUSE0_47_R_np_efuse_pdob47_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_48_R_UNION
 struct description   : NP_EFUSE0_48_R Register structure definition
                        Address Offset:0x0630 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器48。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob48_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_48_R_UNION;
#endif
#define PMIC_NP_EFUSE0_48_R_np_efuse_pdob48_r_START  (0)
#define PMIC_NP_EFUSE0_48_R_np_efuse_pdob48_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_49_R_UNION
 struct description   : NP_EFUSE0_49_R Register structure definition
                        Address Offset:0x0631 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器49。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob49_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_49_R_UNION;
#endif
#define PMIC_NP_EFUSE0_49_R_np_efuse_pdob49_r_START  (0)
#define PMIC_NP_EFUSE0_49_R_np_efuse_pdob49_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_50_R_UNION
 struct description   : NP_EFUSE0_50_R Register structure definition
                        Address Offset:0x0632 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器50。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob50_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_50_R_UNION;
#endif
#define PMIC_NP_EFUSE0_50_R_np_efuse_pdob50_r_START  (0)
#define PMIC_NP_EFUSE0_50_R_np_efuse_pdob50_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_51_R_UNION
 struct description   : NP_EFUSE0_51_R Register structure definition
                        Address Offset:0x0633 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器51。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob51_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_51_R_UNION;
#endif
#define PMIC_NP_EFUSE0_51_R_np_efuse_pdob51_r_START  (0)
#define PMIC_NP_EFUSE0_51_R_np_efuse_pdob51_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_52_R_UNION
 struct description   : NP_EFUSE0_52_R Register structure definition
                        Address Offset:0x0634 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器52。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob52_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_52_R_UNION;
#endif
#define PMIC_NP_EFUSE0_52_R_np_efuse_pdob52_r_START  (0)
#define PMIC_NP_EFUSE0_52_R_np_efuse_pdob52_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_53_R_UNION
 struct description   : NP_EFUSE0_53_R Register structure definition
                        Address Offset:0x0635 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器53。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob53_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_53_R_UNION;
#endif
#define PMIC_NP_EFUSE0_53_R_np_efuse_pdob53_r_START  (0)
#define PMIC_NP_EFUSE0_53_R_np_efuse_pdob53_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_54_R_UNION
 struct description   : NP_EFUSE0_54_R Register structure definition
                        Address Offset:0x0636 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器54。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob54_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_54_R_UNION;
#endif
#define PMIC_NP_EFUSE0_54_R_np_efuse_pdob54_r_START  (0)
#define PMIC_NP_EFUSE0_54_R_np_efuse_pdob54_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_55_R_UNION
 struct description   : NP_EFUSE0_55_R Register structure definition
                        Address Offset:0x0637 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器55。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob55_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_55_R_UNION;
#endif
#define PMIC_NP_EFUSE0_55_R_np_efuse_pdob55_r_START  (0)
#define PMIC_NP_EFUSE0_55_R_np_efuse_pdob55_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_56_R_UNION
 struct description   : NP_EFUSE0_56_R Register structure definition
                        Address Offset:0x0638 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器56。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob56_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_56_R_UNION;
#endif
#define PMIC_NP_EFUSE0_56_R_np_efuse_pdob56_r_START  (0)
#define PMIC_NP_EFUSE0_56_R_np_efuse_pdob56_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_57_R_UNION
 struct description   : NP_EFUSE0_57_R Register structure definition
                        Address Offset:0x0639 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器57。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob57_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_57_R_UNION;
#endif
#define PMIC_NP_EFUSE0_57_R_np_efuse_pdob57_r_START  (0)
#define PMIC_NP_EFUSE0_57_R_np_efuse_pdob57_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_58_R_UNION
 struct description   : NP_EFUSE0_58_R Register structure definition
                        Address Offset:0x063A Initial:0x00 Width:8
 register description : EFUSE0回读寄存器58。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob58_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_58_R_UNION;
#endif
#define PMIC_NP_EFUSE0_58_R_np_efuse_pdob58_r_START  (0)
#define PMIC_NP_EFUSE0_58_R_np_efuse_pdob58_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_59_R_UNION
 struct description   : NP_EFUSE0_59_R Register structure definition
                        Address Offset:0x063B Initial:0x00 Width:8
 register description : EFUSE0回读寄存器59。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob59_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_59_R_UNION;
#endif
#define PMIC_NP_EFUSE0_59_R_np_efuse_pdob59_r_START  (0)
#define PMIC_NP_EFUSE0_59_R_np_efuse_pdob59_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_60_R_UNION
 struct description   : NP_EFUSE0_60_R Register structure definition
                        Address Offset:0x063C Initial:0x00 Width:8
 register description : EFUSE0回读寄存器60。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob60_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_60_R_UNION;
#endif
#define PMIC_NP_EFUSE0_60_R_np_efuse_pdob60_r_START  (0)
#define PMIC_NP_EFUSE0_60_R_np_efuse_pdob60_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_61_R_UNION
 struct description   : NP_EFUSE0_61_R Register structure definition
                        Address Offset:0x063D Initial:0x00 Width:8
 register description : EFUSE0回读寄存器61。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob61_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_61_R_UNION;
#endif
#define PMIC_NP_EFUSE0_61_R_np_efuse_pdob61_r_START  (0)
#define PMIC_NP_EFUSE0_61_R_np_efuse_pdob61_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_62_R_UNION
 struct description   : NP_EFUSE0_62_R Register structure definition
                        Address Offset:0x063E Initial:0x00 Width:8
 register description : EFUSE0回读寄存器62。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob62_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_62_R_UNION;
#endif
#define PMIC_NP_EFUSE0_62_R_np_efuse_pdob62_r_START  (0)
#define PMIC_NP_EFUSE0_62_R_np_efuse_pdob62_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_63_R_UNION
 struct description   : NP_EFUSE0_63_R Register structure definition
                        Address Offset:0x063F Initial:0x00 Width:8
 register description : EFUSE0回读寄存器63。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob63_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_63_R_UNION;
#endif
#define PMIC_NP_EFUSE0_63_R_np_efuse_pdob63_r_START  (0)
#define PMIC_NP_EFUSE0_63_R_np_efuse_pdob63_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_64_R_UNION
 struct description   : NP_EFUSE0_64_R Register structure definition
                        Address Offset:0x0640 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器64。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob64_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_64_R_UNION;
#endif
#define PMIC_NP_EFUSE0_64_R_np_efuse_pdob64_r_START  (0)
#define PMIC_NP_EFUSE0_64_R_np_efuse_pdob64_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_65_R_UNION
 struct description   : NP_EFUSE0_65_R Register structure definition
                        Address Offset:0x0641 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器65。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob65_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_65_R_UNION;
#endif
#define PMIC_NP_EFUSE0_65_R_np_efuse_pdob65_r_START  (0)
#define PMIC_NP_EFUSE0_65_R_np_efuse_pdob65_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_66_R_UNION
 struct description   : NP_EFUSE0_66_R Register structure definition
                        Address Offset:0x0642 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器66。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob66_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_66_R_UNION;
#endif
#define PMIC_NP_EFUSE0_66_R_np_efuse_pdob66_r_START  (0)
#define PMIC_NP_EFUSE0_66_R_np_efuse_pdob66_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_67_R_UNION
 struct description   : NP_EFUSE0_67_R Register structure definition
                        Address Offset:0x0643 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器67。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob67_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_67_R_UNION;
#endif
#define PMIC_NP_EFUSE0_67_R_np_efuse_pdob67_r_START  (0)
#define PMIC_NP_EFUSE0_67_R_np_efuse_pdob67_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_68_R_UNION
 struct description   : NP_EFUSE0_68_R Register structure definition
                        Address Offset:0x0644 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器68。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob68_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_68_R_UNION;
#endif
#define PMIC_NP_EFUSE0_68_R_np_efuse_pdob68_r_START  (0)
#define PMIC_NP_EFUSE0_68_R_np_efuse_pdob68_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_69_R_UNION
 struct description   : NP_EFUSE0_69_R Register structure definition
                        Address Offset:0x0645 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器69。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob69_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_69_R_UNION;
#endif
#define PMIC_NP_EFUSE0_69_R_np_efuse_pdob69_r_START  (0)
#define PMIC_NP_EFUSE0_69_R_np_efuse_pdob69_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_70_R_UNION
 struct description   : NP_EFUSE0_70_R Register structure definition
                        Address Offset:0x0646 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器70。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob70_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_70_R_UNION;
#endif
#define PMIC_NP_EFUSE0_70_R_np_efuse_pdob70_r_START  (0)
#define PMIC_NP_EFUSE0_70_R_np_efuse_pdob70_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_71_R_UNION
 struct description   : NP_EFUSE0_71_R Register structure definition
                        Address Offset:0x0647 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器71。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob71_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_71_R_UNION;
#endif
#define PMIC_NP_EFUSE0_71_R_np_efuse_pdob71_r_START  (0)
#define PMIC_NP_EFUSE0_71_R_np_efuse_pdob71_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_72_R_UNION
 struct description   : NP_EFUSE0_72_R Register structure definition
                        Address Offset:0x0648 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器72。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob72_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_72_R_UNION;
#endif
#define PMIC_NP_EFUSE0_72_R_np_efuse_pdob72_r_START  (0)
#define PMIC_NP_EFUSE0_72_R_np_efuse_pdob72_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_73_R_UNION
 struct description   : NP_EFUSE0_73_R Register structure definition
                        Address Offset:0x0649 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器73。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob73_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_73_R_UNION;
#endif
#define PMIC_NP_EFUSE0_73_R_np_efuse_pdob73_r_START  (0)
#define PMIC_NP_EFUSE0_73_R_np_efuse_pdob73_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_74_R_UNION
 struct description   : NP_EFUSE0_74_R Register structure definition
                        Address Offset:0x064A Initial:0x00 Width:8
 register description : EFUSE0回读寄存器74。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob74_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_74_R_UNION;
#endif
#define PMIC_NP_EFUSE0_74_R_np_efuse_pdob74_r_START  (0)
#define PMIC_NP_EFUSE0_74_R_np_efuse_pdob74_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_75_R_UNION
 struct description   : NP_EFUSE0_75_R Register structure definition
                        Address Offset:0x064B Initial:0x00 Width:8
 register description : EFUSE0回读寄存器75。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob75_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_75_R_UNION;
#endif
#define PMIC_NP_EFUSE0_75_R_np_efuse_pdob75_r_START  (0)
#define PMIC_NP_EFUSE0_75_R_np_efuse_pdob75_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_76_R_UNION
 struct description   : NP_EFUSE0_76_R Register structure definition
                        Address Offset:0x064C Initial:0x00 Width:8
 register description : EFUSE0回读寄存器76。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob76_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_76_R_UNION;
#endif
#define PMIC_NP_EFUSE0_76_R_np_efuse_pdob76_r_START  (0)
#define PMIC_NP_EFUSE0_76_R_np_efuse_pdob76_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_77_R_UNION
 struct description   : NP_EFUSE0_77_R Register structure definition
                        Address Offset:0x064D Initial:0x00 Width:8
 register description : EFUSE0回读寄存器77。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob77_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_77_R_UNION;
#endif
#define PMIC_NP_EFUSE0_77_R_np_efuse_pdob77_r_START  (0)
#define PMIC_NP_EFUSE0_77_R_np_efuse_pdob77_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_78_R_UNION
 struct description   : NP_EFUSE0_78_R Register structure definition
                        Address Offset:0x064E Initial:0x00 Width:8
 register description : EFUSE0回读寄存器78。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob78_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_78_R_UNION;
#endif
#define PMIC_NP_EFUSE0_78_R_np_efuse_pdob78_r_START  (0)
#define PMIC_NP_EFUSE0_78_R_np_efuse_pdob78_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_79_R_UNION
 struct description   : NP_EFUSE0_79_R Register structure definition
                        Address Offset:0x064F Initial:0x00 Width:8
 register description : EFUSE0回读寄存器79。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob79_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_79_R_UNION;
#endif
#define PMIC_NP_EFUSE0_79_R_np_efuse_pdob79_r_START  (0)
#define PMIC_NP_EFUSE0_79_R_np_efuse_pdob79_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_80_R_UNION
 struct description   : NP_EFUSE0_80_R Register structure definition
                        Address Offset:0x0650 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器80。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob80_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_80_R_UNION;
#endif
#define PMIC_NP_EFUSE0_80_R_np_efuse_pdob80_r_START  (0)
#define PMIC_NP_EFUSE0_80_R_np_efuse_pdob80_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_81_R_UNION
 struct description   : NP_EFUSE0_81_R Register structure definition
                        Address Offset:0x0651 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器81。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob81_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_81_R_UNION;
#endif
#define PMIC_NP_EFUSE0_81_R_np_efuse_pdob81_r_START  (0)
#define PMIC_NP_EFUSE0_81_R_np_efuse_pdob81_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_82_R_UNION
 struct description   : NP_EFUSE0_82_R Register structure definition
                        Address Offset:0x0652 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器82。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob82_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_82_R_UNION;
#endif
#define PMIC_NP_EFUSE0_82_R_np_efuse_pdob82_r_START  (0)
#define PMIC_NP_EFUSE0_82_R_np_efuse_pdob82_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_83_R_UNION
 struct description   : NP_EFUSE0_83_R Register structure definition
                        Address Offset:0x0653 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器83。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob83_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_83_R_UNION;
#endif
#define PMIC_NP_EFUSE0_83_R_np_efuse_pdob83_r_START  (0)
#define PMIC_NP_EFUSE0_83_R_np_efuse_pdob83_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_84_R_UNION
 struct description   : NP_EFUSE0_84_R Register structure definition
                        Address Offset:0x0654 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器84。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob84_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_84_R_UNION;
#endif
#define PMIC_NP_EFUSE0_84_R_np_efuse_pdob84_r_START  (0)
#define PMIC_NP_EFUSE0_84_R_np_efuse_pdob84_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_85_R_UNION
 struct description   : NP_EFUSE0_85_R Register structure definition
                        Address Offset:0x0655 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器85。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob85_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_85_R_UNION;
#endif
#define PMIC_NP_EFUSE0_85_R_np_efuse_pdob85_r_START  (0)
#define PMIC_NP_EFUSE0_85_R_np_efuse_pdob85_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_86_R_UNION
 struct description   : NP_EFUSE0_86_R Register structure definition
                        Address Offset:0x0656 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器86。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob86_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_86_R_UNION;
#endif
#define PMIC_NP_EFUSE0_86_R_np_efuse_pdob86_r_START  (0)
#define PMIC_NP_EFUSE0_86_R_np_efuse_pdob86_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_87_R_UNION
 struct description   : NP_EFUSE0_87_R Register structure definition
                        Address Offset:0x0657 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器87。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob87_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_87_R_UNION;
#endif
#define PMIC_NP_EFUSE0_87_R_np_efuse_pdob87_r_START  (0)
#define PMIC_NP_EFUSE0_87_R_np_efuse_pdob87_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_88_R_UNION
 struct description   : NP_EFUSE0_88_R Register structure definition
                        Address Offset:0x0658 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器88。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob88_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_88_R_UNION;
#endif
#define PMIC_NP_EFUSE0_88_R_np_efuse_pdob88_r_START  (0)
#define PMIC_NP_EFUSE0_88_R_np_efuse_pdob88_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_89_R_UNION
 struct description   : NP_EFUSE0_89_R Register structure definition
                        Address Offset:0x0659 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器89。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob89_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_89_R_UNION;
#endif
#define PMIC_NP_EFUSE0_89_R_np_efuse_pdob89_r_START  (0)
#define PMIC_NP_EFUSE0_89_R_np_efuse_pdob89_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_90_R_UNION
 struct description   : NP_EFUSE0_90_R Register structure definition
                        Address Offset:0x065A Initial:0x00 Width:8
 register description : EFUSE0回读寄存器90。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob90_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_90_R_UNION;
#endif
#define PMIC_NP_EFUSE0_90_R_np_efuse_pdob90_r_START  (0)
#define PMIC_NP_EFUSE0_90_R_np_efuse_pdob90_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_91_R_UNION
 struct description   : NP_EFUSE0_91_R Register structure definition
                        Address Offset:0x065B Initial:0x00 Width:8
 register description : EFUSE0回读寄存器91。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob91_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_91_R_UNION;
#endif
#define PMIC_NP_EFUSE0_91_R_np_efuse_pdob91_r_START  (0)
#define PMIC_NP_EFUSE0_91_R_np_efuse_pdob91_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_92_R_UNION
 struct description   : NP_EFUSE0_92_R Register structure definition
                        Address Offset:0x065C Initial:0x00 Width:8
 register description : EFUSE0回读寄存器92。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob92_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_92_R_UNION;
#endif
#define PMIC_NP_EFUSE0_92_R_np_efuse_pdob92_r_START  (0)
#define PMIC_NP_EFUSE0_92_R_np_efuse_pdob92_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_93_R_UNION
 struct description   : NP_EFUSE0_93_R Register structure definition
                        Address Offset:0x065D Initial:0x00 Width:8
 register description : EFUSE0回读寄存器93。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob93_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_93_R_UNION;
#endif
#define PMIC_NP_EFUSE0_93_R_np_efuse_pdob93_r_START  (0)
#define PMIC_NP_EFUSE0_93_R_np_efuse_pdob93_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_94_R_UNION
 struct description   : NP_EFUSE0_94_R Register structure definition
                        Address Offset:0x065E Initial:0x00 Width:8
 register description : EFUSE0回读寄存器94。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob94_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_94_R_UNION;
#endif
#define PMIC_NP_EFUSE0_94_R_np_efuse_pdob94_r_START  (0)
#define PMIC_NP_EFUSE0_94_R_np_efuse_pdob94_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_95_R_UNION
 struct description   : NP_EFUSE0_95_R Register structure definition
                        Address Offset:0x065F Initial:0x00 Width:8
 register description : EFUSE0回读寄存器95。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob95_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_95_R_UNION;
#endif
#define PMIC_NP_EFUSE0_95_R_np_efuse_pdob95_r_START  (0)
#define PMIC_NP_EFUSE0_95_R_np_efuse_pdob95_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_96_R_UNION
 struct description   : NP_EFUSE0_96_R Register structure definition
                        Address Offset:0x0660 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器96。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob96_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_96_R_UNION;
#endif
#define PMIC_NP_EFUSE0_96_R_np_efuse_pdob96_r_START  (0)
#define PMIC_NP_EFUSE0_96_R_np_efuse_pdob96_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_97_R_UNION
 struct description   : NP_EFUSE0_97_R Register structure definition
                        Address Offset:0x0661 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器97。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob97_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_97_R_UNION;
#endif
#define PMIC_NP_EFUSE0_97_R_np_efuse_pdob97_r_START  (0)
#define PMIC_NP_EFUSE0_97_R_np_efuse_pdob97_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_98_R_UNION
 struct description   : NP_EFUSE0_98_R Register structure definition
                        Address Offset:0x0662 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器98。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob98_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_98_R_UNION;
#endif
#define PMIC_NP_EFUSE0_98_R_np_efuse_pdob98_r_START  (0)
#define PMIC_NP_EFUSE0_98_R_np_efuse_pdob98_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_99_R_UNION
 struct description   : NP_EFUSE0_99_R Register structure definition
                        Address Offset:0x0663 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器99。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob99_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_99_R_UNION;
#endif
#define PMIC_NP_EFUSE0_99_R_np_efuse_pdob99_r_START  (0)
#define PMIC_NP_EFUSE0_99_R_np_efuse_pdob99_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_100_R_UNION
 struct description   : NP_EFUSE0_100_R Register structure definition
                        Address Offset:0x0664 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器100。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob100_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_100_R_UNION;
#endif
#define PMIC_NP_EFUSE0_100_R_np_efuse_pdob100_r_START  (0)
#define PMIC_NP_EFUSE0_100_R_np_efuse_pdob100_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_101_R_UNION
 struct description   : NP_EFUSE0_101_R Register structure definition
                        Address Offset:0x0665 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器101。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob101_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_101_R_UNION;
#endif
#define PMIC_NP_EFUSE0_101_R_np_efuse_pdob101_r_START  (0)
#define PMIC_NP_EFUSE0_101_R_np_efuse_pdob101_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_102_R_UNION
 struct description   : NP_EFUSE0_102_R Register structure definition
                        Address Offset:0x0666 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器102。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob102_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_102_R_UNION;
#endif
#define PMIC_NP_EFUSE0_102_R_np_efuse_pdob102_r_START  (0)
#define PMIC_NP_EFUSE0_102_R_np_efuse_pdob102_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_103_R_UNION
 struct description   : NP_EFUSE0_103_R Register structure definition
                        Address Offset:0x0667 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器103。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob103_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_103_R_UNION;
#endif
#define PMIC_NP_EFUSE0_103_R_np_efuse_pdob103_r_START  (0)
#define PMIC_NP_EFUSE0_103_R_np_efuse_pdob103_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_104_R_UNION
 struct description   : NP_EFUSE0_104_R Register structure definition
                        Address Offset:0x0668 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器104。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob104_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_104_R_UNION;
#endif
#define PMIC_NP_EFUSE0_104_R_np_efuse_pdob104_r_START  (0)
#define PMIC_NP_EFUSE0_104_R_np_efuse_pdob104_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_105_R_UNION
 struct description   : NP_EFUSE0_105_R Register structure definition
                        Address Offset:0x0669 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器105。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob105_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_105_R_UNION;
#endif
#define PMIC_NP_EFUSE0_105_R_np_efuse_pdob105_r_START  (0)
#define PMIC_NP_EFUSE0_105_R_np_efuse_pdob105_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_106_R_UNION
 struct description   : NP_EFUSE0_106_R Register structure definition
                        Address Offset:0x066A Initial:0x00 Width:8
 register description : EFUSE0回读寄存器106。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob106_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_106_R_UNION;
#endif
#define PMIC_NP_EFUSE0_106_R_np_efuse_pdob106_r_START  (0)
#define PMIC_NP_EFUSE0_106_R_np_efuse_pdob106_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_107_R_UNION
 struct description   : NP_EFUSE0_107_R Register structure definition
                        Address Offset:0x066B Initial:0x00 Width:8
 register description : EFUSE0回读寄存器107。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob107_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_107_R_UNION;
#endif
#define PMIC_NP_EFUSE0_107_R_np_efuse_pdob107_r_START  (0)
#define PMIC_NP_EFUSE0_107_R_np_efuse_pdob107_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_108_R_UNION
 struct description   : NP_EFUSE0_108_R Register structure definition
                        Address Offset:0x066C Initial:0x00 Width:8
 register description : EFUSE0回读寄存器108。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob108_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_108_R_UNION;
#endif
#define PMIC_NP_EFUSE0_108_R_np_efuse_pdob108_r_START  (0)
#define PMIC_NP_EFUSE0_108_R_np_efuse_pdob108_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_109_R_UNION
 struct description   : NP_EFUSE0_109_R Register structure definition
                        Address Offset:0x066D Initial:0x00 Width:8
 register description : EFUSE0回读寄存器109。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob109_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_109_R_UNION;
#endif
#define PMIC_NP_EFUSE0_109_R_np_efuse_pdob109_r_START  (0)
#define PMIC_NP_EFUSE0_109_R_np_efuse_pdob109_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_110_R_UNION
 struct description   : NP_EFUSE0_110_R Register structure definition
                        Address Offset:0x066E Initial:0x00 Width:8
 register description : EFUSE0回读寄存器110。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob110_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_110_R_UNION;
#endif
#define PMIC_NP_EFUSE0_110_R_np_efuse_pdob110_r_START  (0)
#define PMIC_NP_EFUSE0_110_R_np_efuse_pdob110_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_111_R_UNION
 struct description   : NP_EFUSE0_111_R Register structure definition
                        Address Offset:0x066F Initial:0x00 Width:8
 register description : EFUSE0回读寄存器111。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob111_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_111_R_UNION;
#endif
#define PMIC_NP_EFUSE0_111_R_np_efuse_pdob111_r_START  (0)
#define PMIC_NP_EFUSE0_111_R_np_efuse_pdob111_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_112_R_UNION
 struct description   : NP_EFUSE0_112_R Register structure definition
                        Address Offset:0x0670 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器112。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob112_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_112_R_UNION;
#endif
#define PMIC_NP_EFUSE0_112_R_np_efuse_pdob112_r_START  (0)
#define PMIC_NP_EFUSE0_112_R_np_efuse_pdob112_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_113_R_UNION
 struct description   : NP_EFUSE0_113_R Register structure definition
                        Address Offset:0x0671 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器113。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob113_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_113_R_UNION;
#endif
#define PMIC_NP_EFUSE0_113_R_np_efuse_pdob113_r_START  (0)
#define PMIC_NP_EFUSE0_113_R_np_efuse_pdob113_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_114_R_UNION
 struct description   : NP_EFUSE0_114_R Register structure definition
                        Address Offset:0x0672 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器114。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob114_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_114_R_UNION;
#endif
#define PMIC_NP_EFUSE0_114_R_np_efuse_pdob114_r_START  (0)
#define PMIC_NP_EFUSE0_114_R_np_efuse_pdob114_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_115_R_UNION
 struct description   : NP_EFUSE0_115_R Register structure definition
                        Address Offset:0x0673 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器115。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob115_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_115_R_UNION;
#endif
#define PMIC_NP_EFUSE0_115_R_np_efuse_pdob115_r_START  (0)
#define PMIC_NP_EFUSE0_115_R_np_efuse_pdob115_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_116_R_UNION
 struct description   : NP_EFUSE0_116_R Register structure definition
                        Address Offset:0x0674 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器116。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob116_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_116_R_UNION;
#endif
#define PMIC_NP_EFUSE0_116_R_np_efuse_pdob116_r_START  (0)
#define PMIC_NP_EFUSE0_116_R_np_efuse_pdob116_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_117_R_UNION
 struct description   : NP_EFUSE0_117_R Register structure definition
                        Address Offset:0x0675 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器117。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob117_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_117_R_UNION;
#endif
#define PMIC_NP_EFUSE0_117_R_np_efuse_pdob117_r_START  (0)
#define PMIC_NP_EFUSE0_117_R_np_efuse_pdob117_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_118_R_UNION
 struct description   : NP_EFUSE0_118_R Register structure definition
                        Address Offset:0x0676 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器118。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob118_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_118_R_UNION;
#endif
#define PMIC_NP_EFUSE0_118_R_np_efuse_pdob118_r_START  (0)
#define PMIC_NP_EFUSE0_118_R_np_efuse_pdob118_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_119_R_UNION
 struct description   : NP_EFUSE0_119_R Register structure definition
                        Address Offset:0x0677 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器119。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob119_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_119_R_UNION;
#endif
#define PMIC_NP_EFUSE0_119_R_np_efuse_pdob119_r_START  (0)
#define PMIC_NP_EFUSE0_119_R_np_efuse_pdob119_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_120_R_UNION
 struct description   : NP_EFUSE0_120_R Register structure definition
                        Address Offset:0x0678 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器120。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob120_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_120_R_UNION;
#endif
#define PMIC_NP_EFUSE0_120_R_np_efuse_pdob120_r_START  (0)
#define PMIC_NP_EFUSE0_120_R_np_efuse_pdob120_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_121_R_UNION
 struct description   : NP_EFUSE0_121_R Register structure definition
                        Address Offset:0x0679 Initial:0x00 Width:8
 register description : EFUSE0回读寄存器121。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob121_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_121_R_UNION;
#endif
#define PMIC_NP_EFUSE0_121_R_np_efuse_pdob121_r_START  (0)
#define PMIC_NP_EFUSE0_121_R_np_efuse_pdob121_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_122_R_UNION
 struct description   : NP_EFUSE0_122_R Register structure definition
                        Address Offset:0x067A Initial:0x00 Width:8
 register description : EFUSE0回读寄存器122。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob122_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_122_R_UNION;
#endif
#define PMIC_NP_EFUSE0_122_R_np_efuse_pdob122_r_START  (0)
#define PMIC_NP_EFUSE0_122_R_np_efuse_pdob122_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_123_R_UNION
 struct description   : NP_EFUSE0_123_R Register structure definition
                        Address Offset:0x067B Initial:0x00 Width:8
 register description : EFUSE0回读寄存器123。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob123_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_123_R_UNION;
#endif
#define PMIC_NP_EFUSE0_123_R_np_efuse_pdob123_r_START  (0)
#define PMIC_NP_EFUSE0_123_R_np_efuse_pdob123_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_124_R_UNION
 struct description   : NP_EFUSE0_124_R Register structure definition
                        Address Offset:0x067C Initial:0x00 Width:8
 register description : EFUSE0回读寄存器124。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob124_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_124_R_UNION;
#endif
#define PMIC_NP_EFUSE0_124_R_np_efuse_pdob124_r_START  (0)
#define PMIC_NP_EFUSE0_124_R_np_efuse_pdob124_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_125_R_UNION
 struct description   : NP_EFUSE0_125_R Register structure definition
                        Address Offset:0x067D Initial:0x00 Width:8
 register description : EFUSE0回读寄存器125。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob125_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_125_R_UNION;
#endif
#define PMIC_NP_EFUSE0_125_R_np_efuse_pdob125_r_START  (0)
#define PMIC_NP_EFUSE0_125_R_np_efuse_pdob125_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_126_R_UNION
 struct description   : NP_EFUSE0_126_R Register structure definition
                        Address Offset:0x067E Initial:0x00 Width:8
 register description : EFUSE0回读寄存器126。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob126_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_126_R_UNION;
#endif
#define PMIC_NP_EFUSE0_126_R_np_efuse_pdob126_r_START  (0)
#define PMIC_NP_EFUSE0_126_R_np_efuse_pdob126_r_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_EFUSE0_127_R_UNION
 struct description   : NP_EFUSE0_127_R Register structure definition
                        Address Offset:0x067F Initial:0x00 Width:8
 register description : EFUSE0回读寄存器127。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_pdob127_r : 8;  /* bit[0-7]: EFUSE0回读寄存器 */
    } reg;
} PMIC_NP_EFUSE0_127_R_UNION;
#endif
#define PMIC_NP_EFUSE0_127_R_np_efuse_pdob127_r_START  (0)
#define PMIC_NP_EFUSE0_127_R_np_efuse_pdob127_r_END    (7)




/****************************************************************************
                     (8/17) PMU_SER
 ****************************************************************************/
/*****************************************************************************
 struct               : PMIC_SER_RTCDR0_UNION
 struct description   : SER_RTCDR0 Register structure definition
                        Address Offset:0x0C00 Initial:0x00 Width:8
 register description : RTC当前时间寄存器bit[7:0]。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ser_rtcdr0 : 8;  /* bit[0-7]: 32 bits,RTC Data Register,读返回当前RTC值bit[7:0]。 */
    } reg;
} PMIC_SER_RTCDR0_UNION;
#endif
#define PMIC_SER_RTCDR0_ser_rtcdr0_START  (0)
#define PMIC_SER_RTCDR0_ser_rtcdr0_END    (7)


/*****************************************************************************
 struct               : PMIC_SER_RTCDR1_UNION
 struct description   : SER_RTCDR1 Register structure definition
                        Address Offset:0x0C01 Initial:0x00 Width:8
 register description : RTC当前时间寄存器bit[15:8]。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ser_rtcdr1 : 8;  /* bit[0-7]: 32 bits,RTC Data Register,读返回当前RTC值bit[15:8]。 */
    } reg;
} PMIC_SER_RTCDR1_UNION;
#endif
#define PMIC_SER_RTCDR1_ser_rtcdr1_START  (0)
#define PMIC_SER_RTCDR1_ser_rtcdr1_END    (7)


/*****************************************************************************
 struct               : PMIC_SER_RTCDR2_UNION
 struct description   : SER_RTCDR2 Register structure definition
                        Address Offset:0x0C02 Initial:0x00 Width:8
 register description : RTC当前时间寄存器bit[23:16]。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ser_rtcdr2 : 8;  /* bit[0-7]: 32 bits,RTC Data Register,读返回当前RTC值bit[23:16]。 */
    } reg;
} PMIC_SER_RTCDR2_UNION;
#endif
#define PMIC_SER_RTCDR2_ser_rtcdr2_START  (0)
#define PMIC_SER_RTCDR2_ser_rtcdr2_END    (7)


/*****************************************************************************
 struct               : PMIC_SER_RTCDR3_UNION
 struct description   : SER_RTCDR3 Register structure definition
                        Address Offset:0x0C03 Initial:0x00 Width:8
 register description : RTC当前时间寄存器bit[31:24]。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ser_rtcdr3 : 8;  /* bit[0-7]: 32 bits,RTC Data Register,读返回当前RTC值bit[31:24]。 */
    } reg;
} PMIC_SER_RTCDR3_UNION;
#endif
#define PMIC_SER_RTCDR3_ser_rtcdr3_START  (0)
#define PMIC_SER_RTCDR3_ser_rtcdr3_END    (7)


/*****************************************************************************
 struct               : PMIC_SER_RTCMR0_UNION
 struct description   : SER_RTCMR0 Register structure definition
                        Address Offset:0x0C04 Initial:0x00 Width:8
 register description : RTC比较寄存器bit[7:0]。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ser_rtcmr0 : 8;  /* bit[0-7]: 32 bits,RTC match register 比较寄存器bit[7:0](设置闹铃时间)，读返回最后一次次设定值。（配置顺序要求先配置低位，最后配置最高位。读没有要求。顺序写完最后一组寄存器后，要等待3个32K cycle才能再次操作此寄存器） */
    } reg;
} PMIC_SER_RTCMR0_UNION;
#endif
#define PMIC_SER_RTCMR0_ser_rtcmr0_START  (0)
#define PMIC_SER_RTCMR0_ser_rtcmr0_END    (7)


/*****************************************************************************
 struct               : PMIC_SER_RTCMR1_UNION
 struct description   : SER_RTCMR1 Register structure definition
                        Address Offset:0x0C05 Initial:0x00 Width:8
 register description : RTC比较寄存器bit[15:8]。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ser_rtcmr1 : 8;  /* bit[0-7]: 32 bits,RTC match register 比较寄存器bit[15:8](设置闹铃时间)，读返回最后一次次设定值。（配置顺序要求先配置低位，最后配置最高位。读没有要求。顺序写完最后一组寄存器后，要等待3个32K cycle才能再次操作此寄存器） */
    } reg;
} PMIC_SER_RTCMR1_UNION;
#endif
#define PMIC_SER_RTCMR1_ser_rtcmr1_START  (0)
#define PMIC_SER_RTCMR1_ser_rtcmr1_END    (7)


/*****************************************************************************
 struct               : PMIC_SER_RTCMR2_UNION
 struct description   : SER_RTCMR2 Register structure definition
                        Address Offset:0x0C06 Initial:0x00 Width:8
 register description : RTC比较寄存器bit[23:16]。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ser_rtcmr2 : 8;  /* bit[0-7]: 32 bits,RTC match register 比较寄存器bit[23:16](设置闹铃时间)，读返回最后一次次设定值。（配置顺序要求先配置低位，最后配置最高位。读没有要求。顺序写完最后一组寄存器后，要等待3个32K cycle才能再次操作此寄存器） */
    } reg;
} PMIC_SER_RTCMR2_UNION;
#endif
#define PMIC_SER_RTCMR2_ser_rtcmr2_START  (0)
#define PMIC_SER_RTCMR2_ser_rtcmr2_END    (7)


/*****************************************************************************
 struct               : PMIC_SER_RTCMR3_UNION
 struct description   : SER_RTCMR3 Register structure definition
                        Address Offset:0x0C07 Initial:0x00 Width:8
 register description : RTC比较寄存器bit[31:24]。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ser_rtcmr3 : 8;  /* bit[0-7]: 32 bits,RTC match register 比较寄存器bit[31:24](设置闹铃时间)，读返回最后一次次设定值。（配置顺序要求先配置低位，最后配置最高位。读没有要求。顺序写完最后一组寄存器后，要等待3个32K cycle才能再次操作此寄存器） */
    } reg;
} PMIC_SER_RTCMR3_UNION;
#endif
#define PMIC_SER_RTCMR3_ser_rtcmr3_START  (0)
#define PMIC_SER_RTCMR3_ser_rtcmr3_END    (7)


/*****************************************************************************
 struct               : PMIC_SER_RTCLR0_UNION
 struct description   : SER_RTCLR0 Register structure definition
                        Address Offset:0x0C08 Initial:0x00 Width:8
 register description : RTC加载寄存器bit[7:0]。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ser_rtcclr0 : 8;  /* bit[0-7]: 32 bits RTC load register 加载寄存器bit[7:0]（设置当前时间），读返回最后次设定值。（配置顺序要求先配置低位，最后配置最高位。读没有要求。顺序写完最后一组寄存器后，要等待3个32K cycle才能再次操作此寄存器） */
    } reg;
} PMIC_SER_RTCLR0_UNION;
#endif
#define PMIC_SER_RTCLR0_ser_rtcclr0_START  (0)
#define PMIC_SER_RTCLR0_ser_rtcclr0_END    (7)


/*****************************************************************************
 struct               : PMIC_SER_RTCLR1_UNION
 struct description   : SER_RTCLR1 Register structure definition
                        Address Offset:0x0C09 Initial:0x00 Width:8
 register description : RTC加载寄存器bit[15:8]。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ser_rtcclr1 : 8;  /* bit[0-7]: 32 bits RTC load register 加载寄存器bit[15:8]（设置当前时间），读返回最后次设定值。（配置顺序要求先配置低位，最后配置最高位。读没有要求。顺序写完最后一组寄存器后，要等待3个32K cycle才能再次操作此寄存器） */
    } reg;
} PMIC_SER_RTCLR1_UNION;
#endif
#define PMIC_SER_RTCLR1_ser_rtcclr1_START  (0)
#define PMIC_SER_RTCLR1_ser_rtcclr1_END    (7)


/*****************************************************************************
 struct               : PMIC_SER_RTCLR2_UNION
 struct description   : SER_RTCLR2 Register structure definition
                        Address Offset:0x0C0A Initial:0x00 Width:8
 register description : RTC加载寄存器bit[23:16]。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ser_rtcclr2 : 8;  /* bit[0-7]: 32 bits RTC load register 加载寄存器bit[23:16]（设置当前时间），读返回最后次设定值。（配置顺序要求先配置低位，最后配置最高位。读没有要求。顺序写完最后一组寄存器后，要等待3个32K cycle才能再次操作此寄存器） */
    } reg;
} PMIC_SER_RTCLR2_UNION;
#endif
#define PMIC_SER_RTCLR2_ser_rtcclr2_START  (0)
#define PMIC_SER_RTCLR2_ser_rtcclr2_END    (7)


/*****************************************************************************
 struct               : PMIC_SER_RTCLR3_UNION
 struct description   : SER_RTCLR3 Register structure definition
                        Address Offset:0x0C0B Initial:0x00 Width:8
 register description : RTC加载寄存器bit[31:24]。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ser_rtcclr3 : 8;  /* bit[0-7]: 32 bits RTC load register 加载寄存器bit[31:24]（设置当前时间），读返回最后次设定值。（配置顺序要求先配置低位，最后配置最高位。读没有要求。顺序写完最后一组寄存器后，要等待3个32K cycle才能再次操作此寄存器） */
    } reg;
} PMIC_SER_RTCLR3_UNION;
#endif
#define PMIC_SER_RTCLR3_ser_rtcclr3_START  (0)
#define PMIC_SER_RTCLR3_ser_rtcclr3_END    (7)


/*****************************************************************************
 struct               : PMIC_SER_RTCCTRL_UNION
 struct description   : SER_RTCCTRL Register structure definition
                        Address Offset:0x0C0C Initial:0x01 Width:8
 register description : RTC控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ser_rtccr : 1;  /* bit[0]  : 读RTC控制位。
                                                    0：读RTC当前值，返回值全部为0；
                                                    1：读RTC当前值，返回值为实际当前值。
                                                    （此寄存器写完后，要等待3个32K cycle才能再次操作此寄存器）
                                                    注：该寄存器写0后要等到下一次1s（1Hz的时钟来）来了才会清零，然后再回读SER_RTCDR寄存器就是0。 */
        unsigned char  reserved  : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_SER_RTCCTRL_UNION;
#endif
#define PMIC_SER_RTCCTRL_ser_rtccr_START  (0)
#define PMIC_SER_RTCCTRL_ser_rtccr_END    (0)


/*****************************************************************************
 struct               : PMIC_SER_XO_THRESOLD0_UNION
 struct description   : SER_XO_THRESOLD0 Register structure definition
                        Address Offset:0x0C0D Initial:0xFF Width:8
 register description : XO_THRESOLD[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ser_xo_cali_thresold_low : 8;  /* bit[0-7]: 校准偏差阈值设置寄存器（推荐值0xB8，300ppm）。 注：理论校准RC时钟最大偏差为300ppm，数字内部基准校准值为927c0，推荐偏差阈值为927c0*300ppm = 0xB8。
                                                                   （配置顺序要求先配置低位，最后配置最高位。读没有要求。）
                                                                   （此寄存器写完后，要等待3个32K cycle才能再次操作此寄存器） */
    } reg;
} PMIC_SER_XO_THRESOLD0_UNION;
#endif
#define PMIC_SER_XO_THRESOLD0_ser_xo_cali_thresold_low_START  (0)
#define PMIC_SER_XO_THRESOLD0_ser_xo_cali_thresold_low_END    (7)


/*****************************************************************************
 struct               : PMIC_SER_XO_THRESOLD1_UNION
 struct description   : SER_XO_THRESOLD1 Register structure definition
                        Address Offset:0x0C0E Initial:0xFF Width:8
 register description : XO_THRESOLD[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ser_xo_cali_thresold_high : 8;  /* bit[0-7]: 校准偏差阈值设置寄存器。 注：理论校准RC时钟最大偏差为300ppm，数字内部基准校准值为927c0，推荐偏差阈值为927c0*300ppm = 0xB8。
                                                                    （配置顺序要求先配置低位，最后配置最高位。读没有要求。）
                                                                    （此寄存器写完后，要等待3个32K cycle才能再次操作此寄存器） */
    } reg;
} PMIC_SER_XO_THRESOLD1_UNION;
#endif
#define PMIC_SER_XO_THRESOLD1_ser_xo_cali_thresold_high_START  (0)
#define PMIC_SER_XO_THRESOLD1_ser_xo_cali_thresold_high_END    (7)


/*****************************************************************************
 struct               : PMIC_SER_CRC_VAULE0_UNION
 struct description   : SER_CRC_VAULE0 Register structure definition
                        Address Offset:0x0C0F Initial:0xC0 Width:8
 register description : CRC_VALUE[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ser_crc_value0 : 8;  /* bit[0-7]: DCXO模式下，在RTC时钟校准状态下得到的RC时钟校准值[7:0]。 */
    } reg;
} PMIC_SER_CRC_VAULE0_UNION;
#endif
#define PMIC_SER_CRC_VAULE0_ser_crc_value0_START  (0)
#define PMIC_SER_CRC_VAULE0_ser_crc_value0_END    (7)


/*****************************************************************************
 struct               : PMIC_SER_CRC_VAULE1_UNION
 struct description   : SER_CRC_VAULE1 Register structure definition
                        Address Offset:0x0C10 Initial:0x27 Width:8
 register description : CRC_VALUE[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ser_crc_value1 : 8;  /* bit[0-7]: DCXO模式下，在RTC时钟校准状态下得到的RC时钟校准值[15:8]。 */
    } reg;
} PMIC_SER_CRC_VAULE1_UNION;
#endif
#define PMIC_SER_CRC_VAULE1_ser_crc_value1_START  (0)
#define PMIC_SER_CRC_VAULE1_ser_crc_value1_END    (7)


/*****************************************************************************
 struct               : PMIC_SER_CRC_VAULE2_UNION
 struct description   : SER_CRC_VAULE2 Register structure definition
                        Address Offset:0x0C11 Initial:0x09 Width:8
 register description : CRC_VALUE[20:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ser_crc_value2 : 5;  /* bit[0-4]: DCXO模式下，在RTC时钟校准状态下得到的RC时钟校准值[20:16]。 */
        unsigned char  reserved       : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_SER_CRC_VAULE2_UNION;
#endif
#define PMIC_SER_CRC_VAULE2_ser_crc_value2_START  (0)
#define PMIC_SER_CRC_VAULE2_ser_crc_value2_END    (4)


/*****************************************************************************
 struct               : PMIC_SER_RTC_PWRUP_TIMER0_UNION
 struct description   : SER_RTC_PWRUP_TIMER0 Register structure definition
                        Address Offset:0x0C12 Initial:0x00 Width:8
 register description : RTC上电拍照[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ser_rtc_pwrup_timer0 : 8;  /* bit[0-7]: PMU上电时刻RTC计数拍照值[7:0]。 */
    } reg;
} PMIC_SER_RTC_PWRUP_TIMER0_UNION;
#endif
#define PMIC_SER_RTC_PWRUP_TIMER0_ser_rtc_pwrup_timer0_START  (0)
#define PMIC_SER_RTC_PWRUP_TIMER0_ser_rtc_pwrup_timer0_END    (7)


/*****************************************************************************
 struct               : PMIC_SER_RTC_PWRUP_TIMER1_UNION
 struct description   : SER_RTC_PWRUP_TIMER1 Register structure definition
                        Address Offset:0x0C13 Initial:0x00 Width:8
 register description : RTC上电拍照[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ser_rtc_pwrup_timer1 : 8;  /* bit[0-7]: PMU上电时刻RTC计数拍照值[15:8]。 */
    } reg;
} PMIC_SER_RTC_PWRUP_TIMER1_UNION;
#endif
#define PMIC_SER_RTC_PWRUP_TIMER1_ser_rtc_pwrup_timer1_START  (0)
#define PMIC_SER_RTC_PWRUP_TIMER1_ser_rtc_pwrup_timer1_END    (7)


/*****************************************************************************
 struct               : PMIC_SER_RTC_PWRUP_TIMER2_UNION
 struct description   : SER_RTC_PWRUP_TIMER2 Register structure definition
                        Address Offset:0x0C14 Initial:0x00 Width:8
 register description : RTC上电拍照[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ser_rtc_pwrup_timer2 : 8;  /* bit[0-7]: PMU上电时刻RTC计数拍照值[23:16]。 */
    } reg;
} PMIC_SER_RTC_PWRUP_TIMER2_UNION;
#endif
#define PMIC_SER_RTC_PWRUP_TIMER2_ser_rtc_pwrup_timer2_START  (0)
#define PMIC_SER_RTC_PWRUP_TIMER2_ser_rtc_pwrup_timer2_END    (7)


/*****************************************************************************
 struct               : PMIC_SER_RTC_PWRUP_TIMER3_UNION
 struct description   : SER_RTC_PWRUP_TIMER3 Register structure definition
                        Address Offset:0x0C15 Initial:0x00 Width:8
 register description : RTC上电拍照[31:24]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ser_rtc_pwrup_timer3 : 8;  /* bit[0-7]: PMU上电时刻RTC计数拍照值[31:24]。 */
    } reg;
} PMIC_SER_RTC_PWRUP_TIMER3_UNION;
#endif
#define PMIC_SER_RTC_PWRUP_TIMER3_ser_rtc_pwrup_timer3_START  (0)
#define PMIC_SER_RTC_PWRUP_TIMER3_ser_rtc_pwrup_timer3_END    (7)


/*****************************************************************************
 struct               : PMIC_SER_RTC_PWRDOWN_TIMER0_UNION
 struct description   : SER_RTC_PWRDOWN_TIMER0 Register structure definition
                        Address Offset:0x0C16 Initial:0x00 Width:8
 register description : RTC下电拍照[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ser_rtc_pwrdown_timer0 : 8;  /* bit[0-7]: PMU下电时刻RTC计数拍照值[7:0]。 */
    } reg;
} PMIC_SER_RTC_PWRDOWN_TIMER0_UNION;
#endif
#define PMIC_SER_RTC_PWRDOWN_TIMER0_ser_rtc_pwrdown_timer0_START  (0)
#define PMIC_SER_RTC_PWRDOWN_TIMER0_ser_rtc_pwrdown_timer0_END    (7)


/*****************************************************************************
 struct               : PMIC_SER_RTC_PWRDOWN_TIMER1_UNION
 struct description   : SER_RTC_PWRDOWN_TIMER1 Register structure definition
                        Address Offset:0x0C17 Initial:0x00 Width:8
 register description : RTC下电拍照[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ser_rtc_pwrdown_timer1 : 8;  /* bit[0-7]: PMU下电时刻RTC计数拍照值[15:8]。 */
    } reg;
} PMIC_SER_RTC_PWRDOWN_TIMER1_UNION;
#endif
#define PMIC_SER_RTC_PWRDOWN_TIMER1_ser_rtc_pwrdown_timer1_START  (0)
#define PMIC_SER_RTC_PWRDOWN_TIMER1_ser_rtc_pwrdown_timer1_END    (7)


/*****************************************************************************
 struct               : PMIC_SER_RTC_PWRDOWN_TIMER2_UNION
 struct description   : SER_RTC_PWRDOWN_TIMER2 Register structure definition
                        Address Offset:0x0C18 Initial:0x00 Width:8
 register description : RTC下电拍照[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ser_rtc_pwrdown_timer2 : 8;  /* bit[0-7]: PMU下电时刻RTC计数拍照值[23:16]。 */
    } reg;
} PMIC_SER_RTC_PWRDOWN_TIMER2_UNION;
#endif
#define PMIC_SER_RTC_PWRDOWN_TIMER2_ser_rtc_pwrdown_timer2_START  (0)
#define PMIC_SER_RTC_PWRDOWN_TIMER2_ser_rtc_pwrdown_timer2_END    (7)


/*****************************************************************************
 struct               : PMIC_SER_RTC_PWRDOWN_TIMER3_UNION
 struct description   : SER_RTC_PWRDOWN_TIMER3 Register structure definition
                        Address Offset:0x0C19 Initial:0x00 Width:8
 register description : RTC下电拍照[31:24]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ser_rtc_pwrdown_timer3 : 8;  /* bit[0-7]: PMU下电时刻RTC计数拍照值[31:24]。 */
    } reg;
} PMIC_SER_RTC_PWRDOWN_TIMER3_UNION;
#endif
#define PMIC_SER_RTC_PWRDOWN_TIMER3_ser_rtc_pwrdown_timer3_START  (0)
#define PMIC_SER_RTC_PWRDOWN_TIMER3_ser_rtc_pwrdown_timer3_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK0_ONOFF_ECO_UNION
 struct description   : BUCK0_ONOFF_ECO Register structure definition
                        Address Offset:0x0C20 Initial:0x01 Width:8
 register description : BUCK0开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_buck0_en     : 1;  /* bit[0]  : BUCK0使能信号。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  st_buck0_en      : 1;  /* bit[1]  : BUCK0开关状态寄存器。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  reserved_0       : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_buck0_eco_en : 1;  /* bit[4]  : BUCK0 eco模式选择。
                                                           0：正常；
                                                           1：ECO模式。 */
        unsigned char  st_buck0_eco_en  : 1;  /* bit[5]  : BUCK0工作状态指示寄存器（指示数模接口处eco_en信号的状态）。
                                                           0：正常；
                                                           1：ECO模式。  */
        unsigned char  reserved_1       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_BUCK0_ONOFF_ECO_UNION;
#endif
#define PMIC_BUCK0_ONOFF_ECO_reg_buck0_en_START      (0)
#define PMIC_BUCK0_ONOFF_ECO_reg_buck0_en_END        (0)
#define PMIC_BUCK0_ONOFF_ECO_st_buck0_en_START       (1)
#define PMIC_BUCK0_ONOFF_ECO_st_buck0_en_END         (1)
#define PMIC_BUCK0_ONOFF_ECO_reg_buck0_eco_en_START  (4)
#define PMIC_BUCK0_ONOFF_ECO_reg_buck0_eco_en_END    (4)
#define PMIC_BUCK0_ONOFF_ECO_st_buck0_eco_en_START   (5)
#define PMIC_BUCK0_ONOFF_ECO_st_buck0_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_BUCK0_VSET_UNION
 struct description   : BUCK0_VSET Register structure definition
                        Address Offset:0x0C21 Initial:0x74 Width:8
 register description : BUCK0调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck0_vset_cfg : 8;  /* bit[0-7]: BUCK0输出电压调节寄存器：
                                                         0.27~1.44V，5mV/Step，默认0.85V，大于1.44V饱和为1.44V；
                                                         注：0xEB~0xFF：不允许软件配置，数字做饱和处理为0xEA。
                                                         默认电压EFUSE可选。
                                                         EFUSE=0，默认0.85V，EFUSE=1，默认0.80V。 */
    } reg;
} PMIC_BUCK0_VSET_UNION;
#endif
#define PMIC_BUCK0_VSET_buck0_vset_cfg_START  (0)
#define PMIC_BUCK0_VSET_buck0_vset_cfg_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK13_ONOFF_ECO_UNION
 struct description   : BUCK13_ONOFF_ECO Register structure definition
                        Address Offset:0x0C28 Initial:0x01 Width:8
 register description : BUCK13开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_buck13_en     : 1;  /* bit[0]  : BUCK13使能信号。
                                                            0：关闭；
                                                            1：开启。  */
        unsigned char  st_buck13_en      : 1;  /* bit[1]  : BUCK13开关状态寄存器。
                                                            0：关闭；
                                                            1：开启。 */
        unsigned char  reserved_0        : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_buck13_eco_en : 1;  /* bit[4]  : BUCK13 eco模式选择。
                                                            0：正常；
                                                            1：ECO模式。 */
        unsigned char  st_buck13_eco_en  : 1;  /* bit[5]  : BUCK13工作状态指示寄存器（指示数模接口处eco_en信号的状态）。
                                                            0：正常；
                                                            1：ECO模式。 */
        unsigned char  reserved_1        : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_BUCK13_ONOFF_ECO_UNION;
#endif
#define PMIC_BUCK13_ONOFF_ECO_reg_buck13_en_START      (0)
#define PMIC_BUCK13_ONOFF_ECO_reg_buck13_en_END        (0)
#define PMIC_BUCK13_ONOFF_ECO_st_buck13_en_START       (1)
#define PMIC_BUCK13_ONOFF_ECO_st_buck13_en_END         (1)
#define PMIC_BUCK13_ONOFF_ECO_reg_buck13_eco_en_START  (4)
#define PMIC_BUCK13_ONOFF_ECO_reg_buck13_eco_en_END    (4)
#define PMIC_BUCK13_ONOFF_ECO_st_buck13_eco_en_START   (5)
#define PMIC_BUCK13_ONOFF_ECO_st_buck13_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_BUCK13_VSET_UNION
 struct description   : BUCK13_VSET Register structure definition
                        Address Offset:0x0C29 Initial:0x6A Width:8
 register description : BUCK13调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck13_vset_cfg : 8;  /* bit[0-7]: normal模式下 BUCK6输出电压调节：
                                                          0.27~1.44V，5mV/Step，默认0.8V，大于1.44V饱和为1.44V；
                                                          注：0xEB~0xFF：不允许软件配置，数字做饱和处理为0xEA。
                                                          默认电压可通过EFUSE选择，0:0.8V，1:0.75V。 */
    } reg;
} PMIC_BUCK13_VSET_UNION;
#endif
#define PMIC_BUCK13_VSET_buck13_vset_cfg_START  (0)
#define PMIC_BUCK13_VSET_buck13_vset_cfg_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO0_ONOFF_ECO_UNION
 struct description   : LDO0_ONOFF_ECO Register structure definition
                        Address Offset:0x0C30 Initial:0x01 Width:8
 register description : LDO0开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo0_en     : 1;  /* bit[0]  : LDO0使能信号。
                                                          0：关闭；
                                                          1：开启。 */
        unsigned char  st_ldo0_en      : 1;  /* bit[1]  : LDO0开关状态寄存器。
                                                          0：关闭；
                                                          1：开启。 */
        unsigned char  reserved_0      : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_ldo0_eco_en : 1;  /* bit[4]  : LDO0进入低功耗ECO模式控制信号。
                                                          0：normal模式；
                                                          1：ECO模式。 */
        unsigned char  st_ldo0_eco_en  : 1;  /* bit[5]  : LDO0工作状态指示寄存器（指示数模接口处eco_en信号的状态
                                                          0：normal模式；
                                                          1：ECO模式。 */
        unsigned char  reserved_1      : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO0_ONOFF_ECO_UNION;
#endif
#define PMIC_LDO0_ONOFF_ECO_reg_ldo0_en_START      (0)
#define PMIC_LDO0_ONOFF_ECO_reg_ldo0_en_END        (0)
#define PMIC_LDO0_ONOFF_ECO_st_ldo0_en_START       (1)
#define PMIC_LDO0_ONOFF_ECO_st_ldo0_en_END         (1)
#define PMIC_LDO0_ONOFF_ECO_reg_ldo0_eco_en_START  (4)
#define PMIC_LDO0_ONOFF_ECO_reg_ldo0_eco_en_END    (4)
#define PMIC_LDO0_ONOFF_ECO_st_ldo0_eco_en_START   (5)
#define PMIC_LDO0_ONOFF_ECO_st_ldo0_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_LDO0_VSET_UNION
 struct description   : LDO0_VSET Register structure definition
                        Address Offset:0x0C31 Initial:0x19 Width:8
 register description : LDO0调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo0_vset_cfg : 6;  /* bit[0-5]: normal模式 LDO0输出电压设置：0.5~1.13V，10mV/step，默认档位0.75V。
                                                        默认电压可通过EFUSE选择，0:0.75V，1:0.8V。  */
        unsigned char  reserved      : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO0_VSET_UNION;
#endif
#define PMIC_LDO0_VSET_ldo0_vset_cfg_START  (0)
#define PMIC_LDO0_VSET_ldo0_vset_cfg_END    (5)


/*****************************************************************************
 struct               : PMIC_LDO2_ONOFF1_ECO_UNION
 struct description   : LDO2_ONOFF1_ECO Register structure definition
                        Address Offset:0x0C38 Initial:0x00 Width:8
 register description : LDO2开关和ECO寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo2_en_a   : 1;  /* bit[0]  : LDO2使能信号a。
                                                          0：关闭；
                                                          1：使能。
                                                          (reg_ldo2_en_a和reg_ldo2_en_b两个使能寄存器为或关系)  */
        unsigned char  st_ldo2_en      : 1;  /* bit[1]  : LDO2开关状态寄存器。
                                                          0：关闭；
                                                          1：开启。 */
        unsigned char  reserved_0      : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_ldo2_eco_en : 1;  /* bit[4]  : LDO2进入低功耗ECO模式控制信号。
                                                          0：normal模式；
                                                          1：ECO模式。 */
        unsigned char  st_ldo2_eco_en  : 1;  /* bit[5]  : LDO2工作状态指示寄存器（指示数模接口处eco_en信号的状态
                                                          0：normal模式；
                                                          1：ECO模式。 */
        unsigned char  reserved_1      : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO2_ONOFF1_ECO_UNION;
#endif
#define PMIC_LDO2_ONOFF1_ECO_reg_ldo2_en_a_START    (0)
#define PMIC_LDO2_ONOFF1_ECO_reg_ldo2_en_a_END      (0)
#define PMIC_LDO2_ONOFF1_ECO_st_ldo2_en_START       (1)
#define PMIC_LDO2_ONOFF1_ECO_st_ldo2_en_END         (1)
#define PMIC_LDO2_ONOFF1_ECO_reg_ldo2_eco_en_START  (4)
#define PMIC_LDO2_ONOFF1_ECO_reg_ldo2_eco_en_END    (4)
#define PMIC_LDO2_ONOFF1_ECO_st_ldo2_eco_en_START   (5)
#define PMIC_LDO2_ONOFF1_ECO_st_ldo2_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_LDO2_ONOFF2_UNION
 struct description   : LDO2_ONOFF2 Register structure definition
                        Address Offset:0x0C39 Initial:0x00 Width:8
 register description : LDO2开关寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo2_en_b : 1;  /* bit[0]  : LDO2使能信号b。
                                                        0：关闭；
                                                        1：使能。 
                                                        (reg_ldo2_en_a和reg_ldo2_en_b两个使能寄存器为或关系)  */
        unsigned char  reserved      : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_LDO2_ONOFF2_UNION;
#endif
#define PMIC_LDO2_ONOFF2_reg_ldo2_en_b_START  (0)
#define PMIC_LDO2_ONOFF2_reg_ldo2_en_b_END    (0)


/*****************************************************************************
 struct               : PMIC_LDO2_VSET_UNION
 struct description   : LDO2_VSET Register structure definition
                        Address Offset:0x0C3A Initial:0x00 Width:8
 register description : LDO2调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo2_vset : 5;  /* bit[0-4]: normal模式下，LDO2输出电压设置。
                                                    1.6~1.9875V，12.5mV/step，32Step,默认1.6V */
        unsigned char  reserved  : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_LDO2_VSET_UNION;
#endif
#define PMIC_LDO2_VSET_ldo2_vset_START  (0)
#define PMIC_LDO2_VSET_ldo2_vset_END    (4)


/*****************************************************************************
 struct               : PMIC_LDO30_ONOFF_ECO_UNION
 struct description   : LDO30_ONOFF_ECO Register structure definition
                        Address Offset:0x0C40 Initial:0x01 Width:8
 register description : LDO30开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo30_en     : 1;  /* bit[0]  : LDO30使能信号。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  st_ldo30_en      : 1;  /* bit[1]  : LDO30开关状态寄存器。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  reserved_0       : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_ldo30_eco_en : 1;  /* bit[4]  : LDO30进入低功耗ECO模式控制信号。
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  st_ldo30_eco_en  : 1;  /* bit[5]  : LDO30工作状态指示寄存器（指示数模接口处eco_en信号的状态
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  reserved_1       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO30_ONOFF_ECO_UNION;
#endif
#define PMIC_LDO30_ONOFF_ECO_reg_ldo30_en_START      (0)
#define PMIC_LDO30_ONOFF_ECO_reg_ldo30_en_END        (0)
#define PMIC_LDO30_ONOFF_ECO_st_ldo30_en_START       (1)
#define PMIC_LDO30_ONOFF_ECO_st_ldo30_en_END         (1)
#define PMIC_LDO30_ONOFF_ECO_reg_ldo30_eco_en_START  (4)
#define PMIC_LDO30_ONOFF_ECO_reg_ldo30_eco_en_END    (4)
#define PMIC_LDO30_ONOFF_ECO_st_ldo30_eco_en_START   (5)
#define PMIC_LDO30_ONOFF_ECO_st_ldo30_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_LDO30_VSET_UNION
 struct description   : LDO30_VSET Register structure definition
                        Address Offset:0x0C41 Initial:0x19 Width:8
 register description : LDO30调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo30_vset_cfg : 6;  /* bit[0-5]: normal模式 LDO30输出电压设置：
                                                         0.5~1.13V，10mV/Step，默认0.75V。 */
        unsigned char  reserved       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO30_VSET_UNION;
#endif
#define PMIC_LDO30_VSET_ldo30_vset_cfg_START  (0)
#define PMIC_LDO30_VSET_ldo30_vset_cfg_END    (5)


/*****************************************************************************
 struct               : PMIC_LDO37_ONOFF_ECO_UNION
 struct description   : LDO37_ONOFF_ECO Register structure definition
                        Address Offset:0x0C48 Initial:0x01 Width:8
 register description : LDO37开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo37_en     : 1;  /* bit[0]  : LDO37使能信号。
                                                           0：关闭；
                                                           1：开启。
                                                           开机默认态EFUSE可控制，开机默认态为ON的时候默认值为1'b1，开机默认态为OFF的时候默认值为1'b0。 */
        unsigned char  st_ldo37_en      : 1;  /* bit[1]  : LDO37开关状态寄存器。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  reserved_0       : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_ldo37_eco_en : 1;  /* bit[4]  : LDO37进入低功耗ECO模式控制信号。
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  st_ldo37_eco_en  : 1;  /* bit[5]  : LDO37工作状态指示寄存器（指示数模接口处eco_en信号的状态
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  reserved_1       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO37_ONOFF_ECO_UNION;
#endif
#define PMIC_LDO37_ONOFF_ECO_reg_ldo37_en_START      (0)
#define PMIC_LDO37_ONOFF_ECO_reg_ldo37_en_END        (0)
#define PMIC_LDO37_ONOFF_ECO_st_ldo37_en_START       (1)
#define PMIC_LDO37_ONOFF_ECO_st_ldo37_en_END         (1)
#define PMIC_LDO37_ONOFF_ECO_reg_ldo37_eco_en_START  (4)
#define PMIC_LDO37_ONOFF_ECO_reg_ldo37_eco_en_END    (4)
#define PMIC_LDO37_ONOFF_ECO_st_ldo37_eco_en_START   (5)
#define PMIC_LDO37_ONOFF_ECO_st_ldo37_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_LDO37_VSET_UNION
 struct description   : LDO37_VSET Register structure definition
                        Address Offset:0x0C49 Initial:0x14 Width:8
 register description : LDO37调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo37_vset_cfg : 5;  /* bit[0-4]: LDO37输出电压设置。
                                                         0.95~1.3375V，12.5mV/step，32step，默认1.2V */
        unsigned char  reserved       : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_LDO37_VSET_UNION;
#endif
#define PMIC_LDO37_VSET_ldo37_vset_cfg_START  (0)
#define PMIC_LDO37_VSET_ldo37_vset_cfg_END    (4)


/*****************************************************************************
 struct               : PMIC_LDO43_ONOFF_ECO_UNION
 struct description   : LDO43_ONOFF_ECO Register structure definition
                        Address Offset:0x0C50 Initial:0x01 Width:8
 register description : LDO43开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo43_en     : 1;  /* bit[0]  : LDO43使能信号。
                                                           0：关闭；
                                                           1：开启。
                                                           开机默认态EFUSE可控制，开机默认态为ON的时候默认值为1'b1，开机默认态为OFF的时候默认值为1'b0。 */
        unsigned char  st_ldo43_en      : 1;  /* bit[1]  : LDO43开关状态寄存器。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  reserved_0       : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_ldo43_eco_en : 1;  /* bit[4]  : LDO43进入低功耗ECO模式控制信号。
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  st_ldo43_eco_en  : 1;  /* bit[5]  : LDO43工作状态指示寄存器（指示数模接口处eco_en信号的状态
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  reserved_1       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO43_ONOFF_ECO_UNION;
#endif
#define PMIC_LDO43_ONOFF_ECO_reg_ldo43_en_START      (0)
#define PMIC_LDO43_ONOFF_ECO_reg_ldo43_en_END        (0)
#define PMIC_LDO43_ONOFF_ECO_st_ldo43_en_START       (1)
#define PMIC_LDO43_ONOFF_ECO_st_ldo43_en_END         (1)
#define PMIC_LDO43_ONOFF_ECO_reg_ldo43_eco_en_START  (4)
#define PMIC_LDO43_ONOFF_ECO_reg_ldo43_eco_en_END    (4)
#define PMIC_LDO43_ONOFF_ECO_st_ldo43_eco_en_START   (5)
#define PMIC_LDO43_ONOFF_ECO_st_ldo43_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_LDO43_VSET_UNION
 struct description   : LDO43_VSET Register structure definition
                        Address Offset:0x0C51 Initial:0x1E Width:8
 register description : LDO43调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo43_vset_cfg : 6;  /* bit[0-5]: LDO43输出电压设置。
                                                         0.5~1.13V，10mV/Step，默认0.8V
                                                         默认电压可通过EFUSE选择，0:0.8V，1:0.75V。 */
        unsigned char  reserved       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO43_VSET_UNION;
#endif
#define PMIC_LDO43_VSET_ldo43_vset_cfg_START  (0)
#define PMIC_LDO43_VSET_ldo43_vset_cfg_END    (5)


/*****************************************************************************
 struct               : PMIC_LDO44_ONOFF_ECO_UNION
 struct description   : LDO44_ONOFF_ECO Register structure definition
                        Address Offset:0x0C58 Initial:0x00 Width:8
 register description : LDO44开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo44_en     : 1;  /* bit[0]  : LDO44使能信号。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  st_ldo44_en      : 1;  /* bit[1]  : LDO44开关状态寄存器。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  reserved_0       : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_ldo44_eco_en : 1;  /* bit[4]  : LDO44进入低功耗ECO模式控制信号。
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  st_ldo44_eco_en  : 1;  /* bit[5]  : LDO44工作状态指示寄存器（指示数模接口处eco_en信号的状态
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  reserved_1       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO44_ONOFF_ECO_UNION;
#endif
#define PMIC_LDO44_ONOFF_ECO_reg_ldo44_en_START      (0)
#define PMIC_LDO44_ONOFF_ECO_reg_ldo44_en_END        (0)
#define PMIC_LDO44_ONOFF_ECO_st_ldo44_en_START       (1)
#define PMIC_LDO44_ONOFF_ECO_st_ldo44_en_END         (1)
#define PMIC_LDO44_ONOFF_ECO_reg_ldo44_eco_en_START  (4)
#define PMIC_LDO44_ONOFF_ECO_reg_ldo44_eco_en_END    (4)
#define PMIC_LDO44_ONOFF_ECO_st_ldo44_eco_en_START   (5)
#define PMIC_LDO44_ONOFF_ECO_st_ldo44_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_LDO44_VSET_UNION
 struct description   : LDO44_VSET Register structure definition
                        Address Offset:0x0C59 Initial:0x00 Width:8
 register description : LDO44调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo44_vset_cfg : 6;  /* bit[0-5]: normal模式 LDO44输出电压设置。
                                                         0.5~1.13V，10mV/Step，默认0.5V */
        unsigned char  reserved       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO44_VSET_UNION;
#endif
#define PMIC_LDO44_VSET_ldo44_vset_cfg_START  (0)
#define PMIC_LDO44_VSET_ldo44_vset_cfg_END    (5)


/*****************************************************************************
 struct               : PMIC_LDO45_ONOFF_ECO_UNION
 struct description   : LDO45_ONOFF_ECO Register structure definition
                        Address Offset:0x0C60 Initial:0x00 Width:8
 register description : LDO45开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo45_en     : 1;  /* bit[0]  : LDO45使能信号。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  st_ldo45_en      : 1;  /* bit[1]  : LDO45开关状态寄存器。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  reserved_0       : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_ldo45_eco_en : 1;  /* bit[4]  : LDO45进入低功耗ECO模式控制信号。
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  st_ldo45_eco_en  : 1;  /* bit[5]  : LDO45工作状态指示寄存器（指示数模接口处eco_en信号的状态
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  reserved_1       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO45_ONOFF_ECO_UNION;
#endif
#define PMIC_LDO45_ONOFF_ECO_reg_ldo45_en_START      (0)
#define PMIC_LDO45_ONOFF_ECO_reg_ldo45_en_END        (0)
#define PMIC_LDO45_ONOFF_ECO_st_ldo45_en_START       (1)
#define PMIC_LDO45_ONOFF_ECO_st_ldo45_en_END         (1)
#define PMIC_LDO45_ONOFF_ECO_reg_ldo45_eco_en_START  (4)
#define PMIC_LDO45_ONOFF_ECO_reg_ldo45_eco_en_END    (4)
#define PMIC_LDO45_ONOFF_ECO_st_ldo45_eco_en_START   (5)
#define PMIC_LDO45_ONOFF_ECO_st_ldo45_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_LDO45_VSET_UNION
 struct description   : LDO45_VSET Register structure definition
                        Address Offset:0x0C61 Initial:0x00 Width:8
 register description : LDO45调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo45_vset_cfg : 6;  /* bit[0-5]: LDO45输出电压设置。
                                                         0.5~1.13V，10mV/Step，默认0.5V */
        unsigned char  reserved       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LDO45_VSET_UNION;
#endif
#define PMIC_LDO45_VSET_ldo45_vset_cfg_START  (0)
#define PMIC_LDO45_VSET_ldo45_vset_cfg_END    (5)


/*****************************************************************************
 struct               : PMIC_LSW37_ONOFF_ECO_UNION
 struct description   : LSW37_ONOFF_ECO Register structure definition
                        Address Offset:0x0C68 Initial:0x01 Width:8
 register description : LSW37开关和ECO使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_lsw37_en     : 1;  /* bit[0]  : LSW37使能信号。
                                                           0：关闭；
                                                           1：开启。
                                                           开机默认态EFUSE可控制，开机默认态为ON的时候默认值为1'b1，开机默认态为OFF的时候默认值为1'b0。 */
        unsigned char  st_lsw37_en      : 1;  /* bit[1]  : LSW37开关状态寄存器。
                                                           0：关闭；
                                                           1：开启。 */
        unsigned char  reserved_0       : 2;  /* bit[2-3]: 保留。 */
        unsigned char  reg_lsw37_eco_en : 1;  /* bit[4]  : LSW37进入低功耗ECO模式控制信号。
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  st_lsw37_eco_en  : 1;  /* bit[5]  : LSW37工作状态指示寄存器（指示数模接口处eco_en信号的状态
                                                           0：normal模式；
                                                           1：ECO模式。 */
        unsigned char  reserved_1       : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_LSW37_ONOFF_ECO_UNION;
#endif
#define PMIC_LSW37_ONOFF_ECO_reg_lsw37_en_START      (0)
#define PMIC_LSW37_ONOFF_ECO_reg_lsw37_en_END        (0)
#define PMIC_LSW37_ONOFF_ECO_st_lsw37_en_START       (1)
#define PMIC_LSW37_ONOFF_ECO_st_lsw37_en_END         (1)
#define PMIC_LSW37_ONOFF_ECO_reg_lsw37_eco_en_START  (4)
#define PMIC_LSW37_ONOFF_ECO_reg_lsw37_eco_en_END    (4)
#define PMIC_LSW37_ONOFF_ECO_st_lsw37_eco_en_START   (5)
#define PMIC_LSW37_ONOFF_ECO_st_lsw37_eco_en_END     (5)


/*****************************************************************************
 struct               : PMIC_SER_SIDEKEY_MODE_UNION
 struct description   : SER_SIDEKEY_MODE Register structure definition
                        Address Offset:0x0C70 Initial:0x04 Width:8
 register description : SIDEKEY中断触发模式选择寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ser_sidekey_mode_sel : 1;  /* bit[0]  : 开机态按键PWRON_N触发SIDEKEY中断模式选择寄存器，默认单击：
                                                               0：按键单击；
                                                               1：N秒内按键双击。 */
        unsigned char  ser_sidekey_time     : 2;  /* bit[1-2]: 开机态按键PWRON_N双击触发SIDEKEY中断生效时间配置寄存器:
                                                               00：0.6s；
                                                               01：0.8s；
                                                               10：1s；
                                                               11：2s。
                                                               注：该寄存器只在配置为PWRON_N按键双击触发SIDEKEY中断时才生效，且回片验证后通过OTP烧死档位，寄存器控制失效。 */
        unsigned char  reserved             : 5;  /* bit[3-7]: 保留。 */
    } reg;
} PMIC_SER_SIDEKEY_MODE_UNION;
#endif
#define PMIC_SER_SIDEKEY_MODE_ser_sidekey_mode_sel_START  (0)
#define PMIC_SER_SIDEKEY_MODE_ser_sidekey_mode_sel_END    (0)
#define PMIC_SER_SIDEKEY_MODE_ser_sidekey_time_START      (1)
#define PMIC_SER_SIDEKEY_MODE_ser_sidekey_time_END        (2)




/****************************************************************************
                     (9/17) PMU_CTRLB
 ****************************************************************************/
/*****************************************************************************
 struct               : PMIC_DUMMY_SPMI_UNION
 struct description   : DUMMY_SPMI Register structure definition
                        Address Offset:0x1000 Initial:0x00 Width:8
 register description : SPMI接口测试dummy寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sc_dummy_spmi : 4;  /* bit[0-3]: SPMI接口测试dummy寄存器 */
        unsigned char  st_dummy_spmi : 4;  /* bit[4-7]: SPMI接口测试dummy寄存器回读 */
    } reg;
} PMIC_DUMMY_SPMI_UNION;
#endif
#define PMIC_DUMMY_SPMI_sc_dummy_spmi_START  (0)
#define PMIC_DUMMY_SPMI_sc_dummy_spmi_END    (3)
#define PMIC_DUMMY_SPMI_st_dummy_spmi_START  (4)
#define PMIC_DUMMY_SPMI_st_dummy_spmi_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK0_CTRL0_UNION
 struct description   : BUCK0_CTRL0 Register structure definition
                        Address Offset:0x1003 Initial:0xBF Width:8
 register description : BUCK0控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_dmd_negcur_sel      : 2;  /* bit[0-1]: 负dmd的档位选择，0为低档位，1为更负档位 */
        unsigned char  b0_dmd_negcur_en       : 1;  /* bit[2-2]: dmd negcur 使能：
                                                                 0 不使能；1 使能 */
        unsigned char  b0_dmd_cmp_sel_nor     : 1;  /* bit[3-3]: 0，老DMD; 1为采用新DMD； */
        unsigned char  b0_dmd_cmp_sel_eco     : 1;  /* bit[4-4]: 0，老DMD; 1为采用新DMD； */
        unsigned char  b0_dmd_blanking_sel    : 1;  /* bit[5-5]: dmd屏蔽时间选择 */
        unsigned char  b0_dmd_bias_shield_nor : 1;  /* bit[6-6]: nor下是否分时开关，1为分时 */
        unsigned char  b0_dmd_bias_shield_eco : 1;  /* bit[7-7]: eco下是否分时开关，1为分时 */
    } reg;
} PMIC_BUCK0_CTRL0_UNION;
#endif
#define PMIC_BUCK0_CTRL0_b0_dmd_negcur_sel_START       (0)
#define PMIC_BUCK0_CTRL0_b0_dmd_negcur_sel_END         (1)
#define PMIC_BUCK0_CTRL0_b0_dmd_negcur_en_START        (2)
#define PMIC_BUCK0_CTRL0_b0_dmd_negcur_en_END          (2)
#define PMIC_BUCK0_CTRL0_b0_dmd_cmp_sel_nor_START      (3)
#define PMIC_BUCK0_CTRL0_b0_dmd_cmp_sel_nor_END        (3)
#define PMIC_BUCK0_CTRL0_b0_dmd_cmp_sel_eco_START      (4)
#define PMIC_BUCK0_CTRL0_b0_dmd_cmp_sel_eco_END        (4)
#define PMIC_BUCK0_CTRL0_b0_dmd_blanking_sel_START     (5)
#define PMIC_BUCK0_CTRL0_b0_dmd_blanking_sel_END       (5)
#define PMIC_BUCK0_CTRL0_b0_dmd_bias_shield_nor_START  (6)
#define PMIC_BUCK0_CTRL0_b0_dmd_bias_shield_nor_END    (6)
#define PMIC_BUCK0_CTRL0_b0_dmd_bias_shield_eco_START  (7)
#define PMIC_BUCK0_CTRL0_b0_dmd_bias_shield_eco_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK0_CTRL1_UNION
 struct description   : BUCK0_CTRL1 Register structure definition
                        Address Offset:0x1004 Initial:0x0A Width:8
 register description : BUCK0控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_dmd_sel_eco     : 5;  /* bit[0-4]: eco模式下dmd点选择（00000~11111增大） */
        unsigned char  b0_dmd_pwmn_shield : 1;  /* bit[5-5]: dmd pwmn关闭sense管选择：
                                                             0 选择；1不选择 */
        unsigned char  reserved           : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK0_CTRL1_UNION;
#endif
#define PMIC_BUCK0_CTRL1_b0_dmd_sel_eco_START      (0)
#define PMIC_BUCK0_CTRL1_b0_dmd_sel_eco_END        (4)
#define PMIC_BUCK0_CTRL1_b0_dmd_pwmn_shield_START  (5)
#define PMIC_BUCK0_CTRL1_b0_dmd_pwmn_shield_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK0_CTRL2_UNION
 struct description   : BUCK0_CTRL2 Register structure definition
                        Address Offset:0x1005 Initial:0x14 Width:8
 register description : BUCK0控制寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_dmdcmp_pull : 1;  /* bit[0-0]: eco下是否上拉保持点，0为不上拉 */
        unsigned char  b0_dmd_test    : 1;  /* bit[1-1]: dmd test使能 */
        unsigned char  b0_dmd_sel_nor : 5;  /* bit[2-6]: <4:0>b dmd点选择（00000~11111增大） */
        unsigned char  reserved       : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK0_CTRL2_UNION;
#endif
#define PMIC_BUCK0_CTRL2_b0_dmdcmp_pull_START  (0)
#define PMIC_BUCK0_CTRL2_b0_dmdcmp_pull_END    (0)
#define PMIC_BUCK0_CTRL2_b0_dmd_test_START     (1)
#define PMIC_BUCK0_CTRL2_b0_dmd_test_END       (1)
#define PMIC_BUCK0_CTRL2_b0_dmd_sel_nor_START  (2)
#define PMIC_BUCK0_CTRL2_b0_dmd_sel_nor_END    (6)


/*****************************************************************************
 struct               : PMIC_BUCK0_CTRL3_UNION
 struct description   : BUCK0_CTRL3 Register structure definition
                        Address Offset:0x1006 Initial:0x3A Width:8
 register description : BUCK0控制寄存器3。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_pwr_drvnonlinear_ctrl : 1;  /* bit[0-0]: 是否开启非线性驱动。0，不使能；1，使能 */
        unsigned char  b0_pwr_drvngp_sel        : 3;  /* bit[1-3]: NG上拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  b0_pwr_drvngn_sel        : 3;  /* bit[4-6]: NG下拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  reserved                 : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK0_CTRL3_UNION;
#endif
#define PMIC_BUCK0_CTRL3_b0_pwr_drvnonlinear_ctrl_START  (0)
#define PMIC_BUCK0_CTRL3_b0_pwr_drvnonlinear_ctrl_END    (0)
#define PMIC_BUCK0_CTRL3_b0_pwr_drvngp_sel_START         (1)
#define PMIC_BUCK0_CTRL3_b0_pwr_drvngp_sel_END           (3)
#define PMIC_BUCK0_CTRL3_b0_pwr_drvngn_sel_START         (4)
#define PMIC_BUCK0_CTRL3_b0_pwr_drvngn_sel_END           (6)


/*****************************************************************************
 struct               : PMIC_BUCK0_CTRL4_UNION
 struct description   : BUCK0_CTRL4 Register structure definition
                        Address Offset:0x1007 Initial:0x1C Width:8
 register description : BUCK0控制寄存器4。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_pwr_drvpgp_ccm_sel : 3;  /* bit[0-2]: CCM模式下PG上拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  b0_pwr_drvpgn_sel     : 3;  /* bit[3-5]: PG下拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  reserved              : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK0_CTRL4_UNION;
#endif
#define PMIC_BUCK0_CTRL4_b0_pwr_drvpgp_ccm_sel_START  (0)
#define PMIC_BUCK0_CTRL4_b0_pwr_drvpgp_ccm_sel_END    (2)
#define PMIC_BUCK0_CTRL4_b0_pwr_drvpgn_sel_START      (3)
#define PMIC_BUCK0_CTRL4_b0_pwr_drvpgn_sel_END        (5)


/*****************************************************************************
 struct               : PMIC_BUCK0_CTRL5_UNION
 struct description   : BUCK0_CTRL5 Register structure definition
                        Address Offset:0x1008 Initial:0xA0 Width:8
 register description : BUCK0控制寄存器5。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_pwr_dtp2n_delay_ctrl : 1;  /* bit[0-0]: PTN延时死区方案选择选择；1;使能延时死区方案 0:不使能延时死区方案 */
        unsigned char  b0_pwr_dtn2p_sel        : 2;  /* bit[1-2]: NTP延时死区方案档位选择，00:0ns 01:0.5ns 10:1ns 11:1.5ns */
        unsigned char  b0_pwr_dtn2p_delay_ctrl : 1;  /* bit[3-3]: NTP延时死区方案选择；1:使能延时死区方案 0:不使能延时死区方案 */
        unsigned char  b0_pwr_dt_offlatch_sel  : 1;  /* bit[4-4]: 交叉死区方案额外延时选择，0:不额外延迟 1:额外延迟5ns */
        unsigned char  b0_pwr_drvpgp_dcm_sel   : 3;  /* bit[5-7]: DCM模式下PG上拉驱动能力调节（000~111增加驱动能力） */
    } reg;
} PMIC_BUCK0_CTRL5_UNION;
#endif
#define PMIC_BUCK0_CTRL5_b0_pwr_dtp2n_delay_ctrl_START  (0)
#define PMIC_BUCK0_CTRL5_b0_pwr_dtp2n_delay_ctrl_END    (0)
#define PMIC_BUCK0_CTRL5_b0_pwr_dtn2p_sel_START         (1)
#define PMIC_BUCK0_CTRL5_b0_pwr_dtn2p_sel_END           (2)
#define PMIC_BUCK0_CTRL5_b0_pwr_dtn2p_delay_ctrl_START  (3)
#define PMIC_BUCK0_CTRL5_b0_pwr_dtn2p_delay_ctrl_END    (3)
#define PMIC_BUCK0_CTRL5_b0_pwr_dt_offlatch_sel_START   (4)
#define PMIC_BUCK0_CTRL5_b0_pwr_dt_offlatch_sel_END     (4)
#define PMIC_BUCK0_CTRL5_b0_pwr_drvpgp_dcm_sel_START    (5)
#define PMIC_BUCK0_CTRL5_b0_pwr_drvpgp_dcm_sel_END      (7)


/*****************************************************************************
 struct               : PMIC_BUCK0_CTRL6_UNION
 struct description   : BUCK0_CTRL6 Register structure definition
                        Address Offset:0x1009 Initial:0x19 Width:8
 register description : BUCK0控制寄存器6。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_pwr_dtp2n_sel        : 2;  /* bit[0-1]: PTN延时死区方案档位选择，00:0.5ns 01:1ns 10:2ns 11:3.5ns */
        unsigned char  b0_pwr_dtp2n_lxdet_ctrl : 1;  /* bit[2-2]: PTN LX检测死区方案选择；1:使能LX检测方案 0:不使能LX检测方案 */
        unsigned char  b0_vofb_cap_sel         : 2;  /* bit[3-4]: FB到VO之间增加电容，默认为11，电容全接入，00为都不接入 */
        unsigned char  reserved                : 3;  /* bit[5-7]: reserved */
    } reg;
} PMIC_BUCK0_CTRL6_UNION;
#endif
#define PMIC_BUCK0_CTRL6_b0_pwr_dtp2n_sel_START         (0)
#define PMIC_BUCK0_CTRL6_b0_pwr_dtp2n_sel_END           (1)
#define PMIC_BUCK0_CTRL6_b0_pwr_dtp2n_lxdet_ctrl_START  (2)
#define PMIC_BUCK0_CTRL6_b0_pwr_dtp2n_lxdet_ctrl_END    (2)
#define PMIC_BUCK0_CTRL6_b0_vofb_cap_sel_START          (3)
#define PMIC_BUCK0_CTRL6_b0_vofb_cap_sel_END            (4)


/*****************************************************************************
 struct               : PMIC_BUCK0_CTRL7_UNION
 struct description   : BUCK0_CTRL7 Register structure definition
                        Address Offset:0x100A Initial:0xCF Width:8
 register description : BUCK0控制寄存器7。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_ramp_cap_shield : 1;  /* bit[0-0]: ramp up过程中最高码值翻转时是否增加去抖功能，1为增加 */
        unsigned char  b0_ramp_cap_sel    : 2;  /* bit[1-2]: ramp up过程最高码值跳变时，去抖电容选择。00,2个电容；01,4个电容；10, 6个电容；11,8个电容。 */
        unsigned char  b0_adj_rlx         : 5;  /* bit[3-7]: LX反馈滤波电阻调节（11111：电阻全不接入，00000：电阻全接入） */
    } reg;
} PMIC_BUCK0_CTRL7_UNION;
#endif
#define PMIC_BUCK0_CTRL7_b0_ramp_cap_shield_START  (0)
#define PMIC_BUCK0_CTRL7_b0_ramp_cap_shield_END    (0)
#define PMIC_BUCK0_CTRL7_b0_ramp_cap_sel_START     (1)
#define PMIC_BUCK0_CTRL7_b0_ramp_cap_sel_END       (2)
#define PMIC_BUCK0_CTRL7_b0_adj_rlx_START          (3)
#define PMIC_BUCK0_CTRL7_b0_adj_rlx_END            (7)


/*****************************************************************************
 struct               : PMIC_BUCK0_CTRL8_UNION
 struct description   : BUCK0_CTRL8 Register structure definition
                        Address Offset:0x100B Initial:0x0C Width:8
 register description : BUCK0控制寄存器8。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_cmp_add_0p5u : 1;  /* bit[0-0]: 比较器偏置电流是否增加0.5uA，1增加0.5uA，0：不增加，默认值0 */
        unsigned char  b0_bias_reg_sel : 1;  /* bit[1-1]: 非ECO模式下，是否增加0.5uA电流
                                                          0：reg 使用0.5uA偏置，1：reg使用1uA电流 */
        unsigned char  b0_bias_ocp_sel : 3;  /* bit[2-4]: ocp 电流选择:
                                                          <0>：0 ：增加0.25uA 电流，1：不增加0.25uA电流
                                                          <1>：0 ：增加0.25uA 电流，1：不增加0.25uA电流
                                                          <2>：0 ：增加0.25uA 电流，1：不增加0.25uA电流 */
        unsigned char  b0_bias_dmd_sel : 1;  /* bit[5-5]: dmd 偏置电流选择
                                                          1：增加0.5uA电流，0： 不增加0.5uA电流 */
        unsigned char  reserved        : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK0_CTRL8_UNION;
#endif
#define PMIC_BUCK0_CTRL8_b0_cmp_add_0p5u_START  (0)
#define PMIC_BUCK0_CTRL8_b0_cmp_add_0p5u_END    (0)
#define PMIC_BUCK0_CTRL8_b0_bias_reg_sel_START  (1)
#define PMIC_BUCK0_CTRL8_b0_bias_reg_sel_END    (1)
#define PMIC_BUCK0_CTRL8_b0_bias_ocp_sel_START  (2)
#define PMIC_BUCK0_CTRL8_b0_bias_ocp_sel_END    (4)
#define PMIC_BUCK0_CTRL8_b0_bias_dmd_sel_START  (5)
#define PMIC_BUCK0_CTRL8_b0_bias_dmd_sel_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK0_CTRL9_UNION
 struct description   : BUCK0_CTRL9 Register structure definition
                        Address Offset:0x100C Initial:0x67 Width:8
 register description : BUCK0控制寄存器9。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_dmd_ib_reduce_eco : 1;  /* bit[0-0]: dmd 模块在eco 偏置电流是否减小，1 为不见半，0 为减半 */
        unsigned char  b0_dmd_eco_cur       : 1;  /* bit[1-1]: dmd 模块在eco下偏置电流减半的控制选择，1 选择dmd_ib_reduce_eco寄存器控制，0 为内部逻辑控制 */
        unsigned char  b0_cmp_ibias_volow   : 1;  /* bit[2-2]: 0：低输出的时候，不增加0.5uA，1：增加0.5uA电流（同时受控输出电压高低和b1_cmp_bias<2>） */
        unsigned char  b0_cmp_eco_sel       : 1;  /* bit[3-3]: cmp 模块在eco 模式下是否关闭<3:1>的电流偏置，1则不关闭，0则随ECO关闭<3:1>路偏置 */
        unsigned char  b0_cmp_bias          : 4;  /* bit[4-7]: b <0>比较器偏置电流调节,不受eco控制0： 增加0.5uA，1：不增加0.5uA
                                                                b<3:1> 比较器偏置电流调节，受eco控制：
                                                               <1>：0：增加0.25uA，1：不增加0.25uA
                                                               <3>：0：不增加1uA，1：增加1uA
                                                               <2>：0：增加0.5uA，1：当输出低电压且b0_cmp_ibias_volow为1 的时候，增加0.5uA，否则不增加0.5uA */
    } reg;
} PMIC_BUCK0_CTRL9_UNION;
#endif
#define PMIC_BUCK0_CTRL9_b0_dmd_ib_reduce_eco_START  (0)
#define PMIC_BUCK0_CTRL9_b0_dmd_ib_reduce_eco_END    (0)
#define PMIC_BUCK0_CTRL9_b0_dmd_eco_cur_START        (1)
#define PMIC_BUCK0_CTRL9_b0_dmd_eco_cur_END          (1)
#define PMIC_BUCK0_CTRL9_b0_cmp_ibias_volow_START    (2)
#define PMIC_BUCK0_CTRL9_b0_cmp_ibias_volow_END      (2)
#define PMIC_BUCK0_CTRL9_b0_cmp_eco_sel_START        (3)
#define PMIC_BUCK0_CTRL9_b0_cmp_eco_sel_END          (3)
#define PMIC_BUCK0_CTRL9_b0_cmp_bias_START           (4)
#define PMIC_BUCK0_CTRL9_b0_cmp_bias_END             (7)


/*****************************************************************************
 struct               : PMIC_BUCK0_CTRL10_UNION
 struct description   : BUCK0_CTRL10 Register structure definition
                        Address Offset:0x100D Initial:0x09 Width:8
 register description : BUCK0控制寄存器10。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_rampamp_ibias_sel : 1;  /* bit[0-0]: 快速ramp buffer偏置电流，0:低时输出1uA电流，1：高时输出2uA电流 */
        unsigned char  b0_eco_i_sel         : 1;  /* bit[1-1]: ibias在eco下整体减半使能。0，使能；1，不使能 */
        unsigned char  b0_regout_c_sel      : 1;  /* bit[2-2]: 是否使能EA输出到地的 滤波电容，1使能，0不使能 */
        unsigned char  b0_cmp_tailbias_sel  : 3;  /* bit[3-5]: 比较器电流档位选择 00~11比较器电流依次增加,<2>=1，bias电流增大一个大档位 */
        unsigned char  reserved             : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK0_CTRL10_UNION;
#endif
#define PMIC_BUCK0_CTRL10_b0_rampamp_ibias_sel_START  (0)
#define PMIC_BUCK0_CTRL10_b0_rampamp_ibias_sel_END    (0)
#define PMIC_BUCK0_CTRL10_b0_eco_i_sel_START          (1)
#define PMIC_BUCK0_CTRL10_b0_eco_i_sel_END            (1)
#define PMIC_BUCK0_CTRL10_b0_regout_c_sel_START       (2)
#define PMIC_BUCK0_CTRL10_b0_regout_c_sel_END         (2)
#define PMIC_BUCK0_CTRL10_b0_cmp_tailbias_sel_START   (3)
#define PMIC_BUCK0_CTRL10_b0_cmp_tailbias_sel_END     (5)


/*****************************************************************************
 struct               : PMIC_BUCK0_CTRL11_UNION
 struct description   : BUCK0_CTRL11 Register structure definition
                        Address Offset:0x100E Initial:0x83 Width:8
 register description : BUCK0控制寄存器11。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_reg_dr          : 3;  /* bit[0-2]: buck内部regulator电阻，用于调节regulator箝位精度范围 */
        unsigned char  b0_rampup_unitgain : 1;  /* bit[3-3]: rampup过程将buffer配置成单位增益 */
        unsigned char  b0_rampdn_unitgain : 1;  /* bit[4-4]: rampdown过程将buffer配置成单位增益 */
        unsigned char  b0_low_reg_r_ctrl  : 1;  /* bit[5-5]: 低输出电压下，积分器电阻是否增大选择 */
        unsigned char  b0_eabias_sel      : 1;  /* bit[6-6]: ea偏置电流选择。0，eabias buffer产生；1，ibias */
        unsigned char  b0_ampbias_sel     : 1;  /* bit[7-7]: buffer下拉电流调节，优化AC特性 */
    } reg;
} PMIC_BUCK0_CTRL11_UNION;
#endif
#define PMIC_BUCK0_CTRL11_b0_reg_dr_START           (0)
#define PMIC_BUCK0_CTRL11_b0_reg_dr_END             (2)
#define PMIC_BUCK0_CTRL11_b0_rampup_unitgain_START  (3)
#define PMIC_BUCK0_CTRL11_b0_rampup_unitgain_END    (3)
#define PMIC_BUCK0_CTRL11_b0_rampdn_unitgain_START  (4)
#define PMIC_BUCK0_CTRL11_b0_rampdn_unitgain_END    (4)
#define PMIC_BUCK0_CTRL11_b0_low_reg_r_ctrl_START   (5)
#define PMIC_BUCK0_CTRL11_b0_low_reg_r_ctrl_END     (5)
#define PMIC_BUCK0_CTRL11_b0_eabias_sel_START       (6)
#define PMIC_BUCK0_CTRL11_b0_eabias_sel_END         (6)
#define PMIC_BUCK0_CTRL11_b0_ampbias_sel_START      (7)
#define PMIC_BUCK0_CTRL11_b0_ampbias_sel_END        (7)


/*****************************************************************************
 struct               : PMIC_BUCK0_CTRL12_UNION
 struct description   : BUCK0_CTRL12 Register structure definition
                        Address Offset:0x100F Initial:0x64 Width:8
 register description : BUCK0控制寄存器12。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_regop_c     : 1;  /* bit[0-0]: buck6内部regulator OP输出电容，用于调节OP的slew-rate。 */
        unsigned char  b0_reg_zero_en : 1;  /* bit[1-1]: ramp下是否需要开启输出前馈 */
        unsigned char  b0_reg_r       : 2;  /* bit[2-3]: 内部regulator电阻，用于调节regulator带宽，00-11增加带宽 */
        unsigned char  b0_reg_en      : 1;  /* bit[4-4]: reserved */
        unsigned char  b0_reg_dr_ramp : 3;  /* bit[5-7]: ramp下buck内部regulator电阻，用于调节regulator箝位精度范围 */
    } reg;
} PMIC_BUCK0_CTRL12_UNION;
#endif
#define PMIC_BUCK0_CTRL12_b0_regop_c_START      (0)
#define PMIC_BUCK0_CTRL12_b0_regop_c_END        (0)
#define PMIC_BUCK0_CTRL12_b0_reg_zero_en_START  (1)
#define PMIC_BUCK0_CTRL12_b0_reg_zero_en_END    (1)
#define PMIC_BUCK0_CTRL12_b0_reg_r_START        (2)
#define PMIC_BUCK0_CTRL12_b0_reg_r_END          (3)
#define PMIC_BUCK0_CTRL12_b0_reg_en_START       (4)
#define PMIC_BUCK0_CTRL12_b0_reg_en_END         (4)
#define PMIC_BUCK0_CTRL12_b0_reg_dr_ramp_START  (5)
#define PMIC_BUCK0_CTRL12_b0_reg_dr_ramp_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK0_CTRL13_UNION
 struct description   : BUCK0_CTRL13 Register structure definition
                        Address Offset:0x1010 Initial:0x2A Width:8
 register description : BUCK0控制寄存器13。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_da_diff_vo_c        : 4;  /* bit[0-3]: 调节RC AC耦合电路电容值，调节AC耦合幅值 */
        unsigned char  b0_da_constant_sft_sel : 1;  /* bit[4-4]: ref_buffer下拉能力选择,0位小档位，1为大档位 */
        unsigned char  b0_da_buffer_bias_sel  : 1;  /* bit[5-5]: ref_adj模块中buffer电流档位选择 0位小电流档位，1为大电流档位 */
        unsigned char  reserved               : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK0_CTRL13_UNION;
#endif
#define PMIC_BUCK0_CTRL13_b0_da_diff_vo_c_START         (0)
#define PMIC_BUCK0_CTRL13_b0_da_diff_vo_c_END           (3)
#define PMIC_BUCK0_CTRL13_b0_da_constant_sft_sel_START  (4)
#define PMIC_BUCK0_CTRL13_b0_da_constant_sft_sel_END    (4)
#define PMIC_BUCK0_CTRL13_b0_da_buffer_bias_sel_START   (5)
#define PMIC_BUCK0_CTRL13_b0_da_buffer_bias_sel_END     (5)


/*****************************************************************************
 struct               : PMIC_BUCK0_CTRL14_UNION
 struct description   : BUCK0_CTRL14 Register structure definition
                        Address Offset:0x1011 Initial:0x3A Width:8
 register description : BUCK0控制寄存器14。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_da_diff_vref_c : 4;  /* bit[0-3]: 调节RC AC耦合电路电容值，调节AC耦合幅值 */
        unsigned char  b0_da_diff_vo_r   : 3;  /* bit[4-6]: 调节vo_r模块RC AC耦合电路电阻阻值，调节时间常数τ */
        unsigned char  reserved          : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK0_CTRL14_UNION;
#endif
#define PMIC_BUCK0_CTRL14_b0_da_diff_vref_c_START  (0)
#define PMIC_BUCK0_CTRL14_b0_da_diff_vref_c_END    (3)
#define PMIC_BUCK0_CTRL14_b0_da_diff_vo_r_START    (4)
#define PMIC_BUCK0_CTRL14_b0_da_diff_vo_r_END      (6)


/*****************************************************************************
 struct               : PMIC_BUCK0_CTRL15_UNION
 struct description   : BUCK0_CTRL15 Register structure definition
                        Address Offset:0x1012 Initial:0x60 Width:8
 register description : BUCK0控制寄存器15。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_da_ramp_eco_ctrl  : 1;  /* bit[0-0]: eco下是否关闭ref_adj与ref_buffer，1为关闭，0为不关闭 */
        unsigned char  b0_da_ramp_buff_bias : 1;  /* bit[1-1]: ramp_buffer 电流档位选择 0位小电流档位，1为大电流档位 */
        unsigned char  b0_da_diff_vref_rset : 3;  /* bit[2-4]: 与vref_r功能相同，二选一 */
        unsigned char  b0_da_diff_vref_r    : 3;  /* bit[5-7]: 调节vref_r模块RC AC耦合电路电阻阻值，调节时间常数τ */
    } reg;
} PMIC_BUCK0_CTRL15_UNION;
#endif
#define PMIC_BUCK0_CTRL15_b0_da_ramp_eco_ctrl_START   (0)
#define PMIC_BUCK0_CTRL15_b0_da_ramp_eco_ctrl_END     (0)
#define PMIC_BUCK0_CTRL15_b0_da_ramp_buff_bias_START  (1)
#define PMIC_BUCK0_CTRL15_b0_da_ramp_buff_bias_END    (1)
#define PMIC_BUCK0_CTRL15_b0_da_diff_vref_rset_START  (2)
#define PMIC_BUCK0_CTRL15_b0_da_diff_vref_rset_END    (4)
#define PMIC_BUCK0_CTRL15_b0_da_diff_vref_r_START     (5)
#define PMIC_BUCK0_CTRL15_b0_da_diff_vref_r_END       (7)


/*****************************************************************************
 struct               : PMIC_BUCK0_CTRL16_UNION
 struct description   : BUCK0_CTRL16 Register structure definition
                        Address Offset:0x1013 Initial:0x00 Width:8
 register description : BUCK0控制寄存器16。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_da_rtr_cap_sel         : 4;  /* bit[0-3]: ref_adj输出滤波档位调整 */
        unsigned char  b0_da_rampres_trim_ctrl   : 2;  /* bit[4-5]: 对应vo_r、vref_r测试通道，为1时可以外加电压测试阻值 */
        unsigned char  b0_da_ramp_ecobuffer_ctrl : 1;  /* bit[6-6]: eco下是否关闭rampbuffer，1为关闭，0为不关闭 */
        unsigned char  reserved                  : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK0_CTRL16_UNION;
#endif
#define PMIC_BUCK0_CTRL16_b0_da_rtr_cap_sel_START          (0)
#define PMIC_BUCK0_CTRL16_b0_da_rtr_cap_sel_END            (3)
#define PMIC_BUCK0_CTRL16_b0_da_rampres_trim_ctrl_START    (4)
#define PMIC_BUCK0_CTRL16_b0_da_rampres_trim_ctrl_END      (5)
#define PMIC_BUCK0_CTRL16_b0_da_ramp_ecobuffer_ctrl_START  (6)
#define PMIC_BUCK0_CTRL16_b0_da_ramp_ecobuffer_ctrl_END    (6)


/*****************************************************************************
 struct               : PMIC_BUCK0_CTRL17_UNION
 struct description   : BUCK0_CTRL17 Register structure definition
                        Address Offset:0x1014 Initial:0x04 Width:8
 register description : BUCK0控制寄存器17。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_ramp_up_ctrl   : 1;  /* bit[0-0]: rampup 的时候，b内部配置切换是否生效，0 不生效，1 生效 */
        unsigned char  b0_ramp_down_ctrl : 1;  /* bit[1-1]: rampdonw的时候，b内部配置切换是否生效，0 不生效，1 生效 */
        unsigned char  b0_da_vo_sel      : 2;  /* bit[2-3]: ramp_buffer放大倍数调整，
                                                            00/10 一倍放大；01 二倍放大；11 三倍放大 */
        unsigned char  reserved          : 4;  /* bit[4-7]: reserved */
    } reg;
} PMIC_BUCK0_CTRL17_UNION;
#endif
#define PMIC_BUCK0_CTRL17_b0_ramp_up_ctrl_START    (0)
#define PMIC_BUCK0_CTRL17_b0_ramp_up_ctrl_END      (0)
#define PMIC_BUCK0_CTRL17_b0_ramp_down_ctrl_START  (1)
#define PMIC_BUCK0_CTRL17_b0_ramp_down_ctrl_END    (1)
#define PMIC_BUCK0_CTRL17_b0_da_vo_sel_START       (2)
#define PMIC_BUCK0_CTRL17_b0_da_vo_sel_END         (3)


/*****************************************************************************
 struct               : PMIC_BUCK0_CTRL18_UNION
 struct description   : BUCK0_CTRL18 Register structure definition
                        Address Offset:0x1015 Initial:0x55 Width:8
 register description : BUCK0控制寄存器18。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_ocp_sel         : 2;  /* bit[0-1]: buck ocp档位选择，ocp点<1:0> 档位选择 00~11变大 */
        unsigned char  b0_ocp_middrv_sel  : 2;  /* bit[2-3]: 小ocp档位选择，00-11变大 */
        unsigned char  b0_ocp_middrv_ctrl : 1;  /* bit[4-4]: 是否屏蔽小ocp以下负载，驱动加强，0为屏蔽 */
        unsigned char  b0_ocp_delay       : 1;  /* bit[5-5]: ocp屏蔽时间延长15ns信号（0：不延长，1：延长） */
        unsigned char  b0_ocp_counter_sel : 2;  /* bit[6-7]: ocp上报周期调整 */
    } reg;
} PMIC_BUCK0_CTRL18_UNION;
#endif
#define PMIC_BUCK0_CTRL18_b0_ocp_sel_START          (0)
#define PMIC_BUCK0_CTRL18_b0_ocp_sel_END            (1)
#define PMIC_BUCK0_CTRL18_b0_ocp_middrv_sel_START   (2)
#define PMIC_BUCK0_CTRL18_b0_ocp_middrv_sel_END     (3)
#define PMIC_BUCK0_CTRL18_b0_ocp_middrv_ctrl_START  (4)
#define PMIC_BUCK0_CTRL18_b0_ocp_middrv_ctrl_END    (4)
#define PMIC_BUCK0_CTRL18_b0_ocp_delay_START        (5)
#define PMIC_BUCK0_CTRL18_b0_ocp_delay_END          (5)
#define PMIC_BUCK0_CTRL18_b0_ocp_counter_sel_START  (6)
#define PMIC_BUCK0_CTRL18_b0_ocp_counter_sel_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK0_CTRL19_UNION
 struct description   : BUCK0_CTRL19 Register structure definition
                        Address Offset:0x1016 Initial:0x1C Width:8
 register description : BUCK0控制寄存器19。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_pocp_offset_trim_en : 2;  /* bit[0-1]: 用于trim pocp比较器offset 0:disable 1:enable */
        unsigned char  b0_ocpblanktime_sel    : 1;  /* bit[2-2]: ocp blanking time选择 0,15ns；1,30ns */
        unsigned char  b0_ocpbias_ctrl        : 1;  /* bit[3-3]: 默认为1，dmd时减少ocp的比较器电流，0为不减少 */
        unsigned char  b0_ocp_toff            : 2;  /* bit[4-5]: buck发生ocp时最小关断时间量 （00~11增大） */
        unsigned char  b0_short_ref_ctrl      : 1;  /* bit[6-6]: 低压输出buck在输出小于0.5V时是否将SCP阈值由0.23V切到0.15V，1：不切换，0：切换 */
        unsigned char  reserved               : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK0_CTRL19_UNION;
#endif
#define PMIC_BUCK0_CTRL19_b0_pocp_offset_trim_en_START  (0)
#define PMIC_BUCK0_CTRL19_b0_pocp_offset_trim_en_END    (1)
#define PMIC_BUCK0_CTRL19_b0_ocpblanktime_sel_START     (2)
#define PMIC_BUCK0_CTRL19_b0_ocpblanktime_sel_END       (2)
#define PMIC_BUCK0_CTRL19_b0_ocpbias_ctrl_START         (3)
#define PMIC_BUCK0_CTRL19_b0_ocpbias_ctrl_END           (3)
#define PMIC_BUCK0_CTRL19_b0_ocp_toff_START             (4)
#define PMIC_BUCK0_CTRL19_b0_ocp_toff_END               (5)
#define PMIC_BUCK0_CTRL19_b0_short_ref_ctrl_START       (6)
#define PMIC_BUCK0_CTRL19_b0_short_ref_ctrl_END         (6)


/*****************************************************************************
 struct               : PMIC_BUCK0_CTRL20_UNION
 struct description   : BUCK0_CTRL20 Register structure definition
                        Address Offset:0x1017 Initial:0x00 Width:8
 register description : BUCK0控制寄存器20。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_vo_range_sel : 1;  /* bit[0-0]: 0,选择旧的vo范围；1，选择新的vo范围。 */
        unsigned char  b0_code_vo_sel  : 1;  /* bit[1-1]: 最低vo时，是否选择多减一档ton，0为多减 */
        unsigned char  b0_regen_ctrl   : 1;  /* bit[2-2]: reg_enhance使能控制，1：关闭，0：打开，并受buck使能控制 */
        unsigned char  b0_toncap_ctrl  : 2;  /* bit[3-4]: ton的rc电容档位，从00到11依次加大 */
        unsigned char  reserved        : 3;  /* bit[5-7]: reserved */
    } reg;
} PMIC_BUCK0_CTRL20_UNION;
#endif
#define PMIC_BUCK0_CTRL20_b0_vo_range_sel_START  (0)
#define PMIC_BUCK0_CTRL20_b0_vo_range_sel_END    (0)
#define PMIC_BUCK0_CTRL20_b0_code_vo_sel_START   (1)
#define PMIC_BUCK0_CTRL20_b0_code_vo_sel_END     (1)
#define PMIC_BUCK0_CTRL20_b0_regen_ctrl_START    (2)
#define PMIC_BUCK0_CTRL20_b0_regen_ctrl_END      (2)
#define PMIC_BUCK0_CTRL20_b0_toncap_ctrl_START   (3)
#define PMIC_BUCK0_CTRL20_b0_toncap_ctrl_END     (4)


/*****************************************************************************
 struct               : PMIC_BUCK0_CTRL21_UNION
 struct description   : BUCK0_CTRL21 Register structure definition
                        Address Offset:0x1018 Initial:0x03 Width:8
 register description : BUCK0控制寄存器21。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_dmd_ton         : 3;  /* bit[0-2]: buck0发生dmd时的加入导通时间量（000~111增大） */
        unsigned char  b0_dmd_off_ctrl    : 1;  /* bit[3-3]: dmd是否强制关闭，1为关闭，进入强制CCM */
        unsigned char  b0_dmd_bias_en_sel : 2;  /* bit[4-5]: <0>1,eco下先打开dmd，固定delay后打开ton；0，同时打开dmd和ton。
                                                             <1>0,500ns delay;1,1us delay */
        unsigned char  reserved           : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK0_CTRL21_UNION;
#endif
#define PMIC_BUCK0_CTRL21_b0_dmd_ton_START          (0)
#define PMIC_BUCK0_CTRL21_b0_dmd_ton_END            (2)
#define PMIC_BUCK0_CTRL21_b0_dmd_off_ctrl_START     (3)
#define PMIC_BUCK0_CTRL21_b0_dmd_off_ctrl_END       (3)
#define PMIC_BUCK0_CTRL21_b0_dmd_bias_en_sel_START  (4)
#define PMIC_BUCK0_CTRL21_b0_dmd_bias_en_sel_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK0_CTRL22_UNION
 struct description   : BUCK0_CTRL22 Register structure definition
                        Address Offset:0x1019 Initial:0x04 Width:8
 register description : BUCK0控制寄存器22。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_no_dmd_ton     : 3;  /* bit[0-2]: 不发生dmd时的加入导通时间量（000~111增大） */
        unsigned char  b0_eco_maxton_sel : 1;  /* bit[3-3]: eco下max ton选择：0,500ns；1,1us */
        unsigned char  b0_dmd_ton_shield : 1;  /* bit[4-4]: ccm进dcm时的dmd计数个数。0,4个；1,1个 */
        unsigned char  b0_dmd_ton_negcur : 3;  /* bit[5-7]: ramp down发生负dmd后强制ton的档位 */
    } reg;
} PMIC_BUCK0_CTRL22_UNION;
#endif
#define PMIC_BUCK0_CTRL22_b0_no_dmd_ton_START      (0)
#define PMIC_BUCK0_CTRL22_b0_no_dmd_ton_END        (2)
#define PMIC_BUCK0_CTRL22_b0_eco_maxton_sel_START  (3)
#define PMIC_BUCK0_CTRL22_b0_eco_maxton_sel_END    (3)
#define PMIC_BUCK0_CTRL22_b0_dmd_ton_shield_START  (4)
#define PMIC_BUCK0_CTRL22_b0_dmd_ton_shield_END    (4)
#define PMIC_BUCK0_CTRL22_b0_dmd_ton_negcur_START  (5)
#define PMIC_BUCK0_CTRL22_b0_dmd_ton_negcur_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK0_CTRL23_UNION
 struct description   : BUCK0_CTRL23 Register structure definition
                        Address Offset:0x101A Initial:0xF1 Width:8
 register description : BUCK0控制寄存器23。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_ton_cap_sel   : 1;  /* bit[0-0]: 产生ton的rc电容选择信号。0，产生ton的rc电容减小一半 */
        unsigned char  b0_toff_sel      : 1;  /* bit[1-1]: min toff选择:0,46ns;1,23ns */
        unsigned char  b0_ssend_cot_dis : 1;  /* bit[2-2]: 正常启动速度的otp配置下不起作用。快速启动的otp配置下：0，不起作用；1，恢复正常启动速度。 */
        unsigned char  b0_sel_min_ton   : 1;  /* bit[3-3]: min ton选择:0,23ns;1,46ns */
        unsigned char  b0_ramp_sel      : 2;  /* bit[4-5]: ramp负dmd逻辑选择 */
        unsigned char  b0_ramp_ctrl_ton : 1;  /* bit[6-6]: 0, ramp时选择用最小ton;1, ramp时选择正常ton */
        unsigned char  b0_ocpsens_ctrl  : 1;  /* bit[7-7]: 轻载下降低ocp电流使能。1：使能;0,不使能 */
    } reg;
} PMIC_BUCK0_CTRL23_UNION;
#endif
#define PMIC_BUCK0_CTRL23_b0_ton_cap_sel_START    (0)
#define PMIC_BUCK0_CTRL23_b0_ton_cap_sel_END      (0)
#define PMIC_BUCK0_CTRL23_b0_toff_sel_START       (1)
#define PMIC_BUCK0_CTRL23_b0_toff_sel_END         (1)
#define PMIC_BUCK0_CTRL23_b0_ssend_cot_dis_START  (2)
#define PMIC_BUCK0_CTRL23_b0_ssend_cot_dis_END    (2)
#define PMIC_BUCK0_CTRL23_b0_sel_min_ton_START    (3)
#define PMIC_BUCK0_CTRL23_b0_sel_min_ton_END      (3)
#define PMIC_BUCK0_CTRL23_b0_ramp_sel_START       (4)
#define PMIC_BUCK0_CTRL23_b0_ramp_sel_END         (5)
#define PMIC_BUCK0_CTRL23_b0_ramp_ctrl_ton_START  (6)
#define PMIC_BUCK0_CTRL23_b0_ramp_ctrl_ton_END    (6)
#define PMIC_BUCK0_CTRL23_b0_ocpsens_ctrl_START   (7)
#define PMIC_BUCK0_CTRL23_b0_ocpsens_ctrl_END     (7)


/*****************************************************************************
 struct               : PMIC_BUCK0_CTRL24_UNION
 struct description   : BUCK0_CTRL24 Register structure definition
                        Address Offset:0x101B Initial:0x00 Width:8
 register description : BUCK0控制寄存器24。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_test_sel : 3;  /* bit[0-2]: 测试信号复用。
                                                      000：复用VDMD_TEST
                                                      001：复用S_SOFT_PULL_LOGIC
                                                      010：复用S_DMD
                                                      011：复用DMD_BIAS_EN
                                                      100：复用S_PWM
                                                      101：复用S_OCP
                                                      110~111：NA */
        unsigned char  reserved    : 5;  /* bit[3-7]: reserved */
    } reg;
} PMIC_BUCK0_CTRL24_UNION;
#endif
#define PMIC_BUCK0_CTRL24_b0_test_sel_START  (0)
#define PMIC_BUCK0_CTRL24_b0_test_sel_END    (2)


/*****************************************************************************
 struct               : PMIC_BUCK0_RESERVED0_UNION
 struct description   : BUCK0_RESERVED0 Register structure definition
                        Address Offset:0x101C Initial:0x4E Width:8
 register description : BUCK0预留配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_reserve0 : 8;  /* bit[0-7]: 预留 */
    } reg;
} PMIC_BUCK0_RESERVED0_UNION;
#endif
#define PMIC_BUCK0_RESERVED0_b0_reserve0_START  (0)
#define PMIC_BUCK0_RESERVED0_b0_reserve0_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK1_CTRL0_UNION
 struct description   : BUCK1_CTRL0 Register structure definition
                        Address Offset:0x101D Initial:0xBF Width:8
 register description : BUCK1控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_dmd_negcur_sel      : 2;  /* bit[0-1]: 负dmd的档位选择，0为低档位，1为更负档位 */
        unsigned char  b1_dmd_negcur_en       : 1;  /* bit[2-2]: dmd negcur 使能：
                                                                 0 不使能；1 使能 */
        unsigned char  b1_dmd_cmp_sel_nor     : 1;  /* bit[3-3]: 0，老DMD; 1为采用新DMD； */
        unsigned char  b1_dmd_cmp_sel_eco     : 1;  /* bit[4-4]: 0，老DMD; 1为采用新DMD； */
        unsigned char  b1_dmd_blanking_sel    : 1;  /* bit[5-5]: dmd屏蔽时间选择 */
        unsigned char  b1_dmd_bias_shield_nor : 1;  /* bit[6-6]: nor下是否分时开关，1为分时 */
        unsigned char  b1_dmd_bias_shield_eco : 1;  /* bit[7-7]: eco下是否分时开关，1为分时 */
    } reg;
} PMIC_BUCK1_CTRL0_UNION;
#endif
#define PMIC_BUCK1_CTRL0_b1_dmd_negcur_sel_START       (0)
#define PMIC_BUCK1_CTRL0_b1_dmd_negcur_sel_END         (1)
#define PMIC_BUCK1_CTRL0_b1_dmd_negcur_en_START        (2)
#define PMIC_BUCK1_CTRL0_b1_dmd_negcur_en_END          (2)
#define PMIC_BUCK1_CTRL0_b1_dmd_cmp_sel_nor_START      (3)
#define PMIC_BUCK1_CTRL0_b1_dmd_cmp_sel_nor_END        (3)
#define PMIC_BUCK1_CTRL0_b1_dmd_cmp_sel_eco_START      (4)
#define PMIC_BUCK1_CTRL0_b1_dmd_cmp_sel_eco_END        (4)
#define PMIC_BUCK1_CTRL0_b1_dmd_blanking_sel_START     (5)
#define PMIC_BUCK1_CTRL0_b1_dmd_blanking_sel_END       (5)
#define PMIC_BUCK1_CTRL0_b1_dmd_bias_shield_nor_START  (6)
#define PMIC_BUCK1_CTRL0_b1_dmd_bias_shield_nor_END    (6)
#define PMIC_BUCK1_CTRL0_b1_dmd_bias_shield_eco_START  (7)
#define PMIC_BUCK1_CTRL0_b1_dmd_bias_shield_eco_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK1_CTRL1_UNION
 struct description   : BUCK1_CTRL1 Register structure definition
                        Address Offset:0x101E Initial:0x0A Width:8
 register description : BUCK1控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_dmd_sel_eco     : 5;  /* bit[0-4]: eco模式下dmd点选择（00000~11111增大） */
        unsigned char  b1_dmd_pwmn_shield : 1;  /* bit[5-5]: dmd pwmn关闭sense管选择：
                                                             0 选择；1不选择 */
        unsigned char  reserved           : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK1_CTRL1_UNION;
#endif
#define PMIC_BUCK1_CTRL1_b1_dmd_sel_eco_START      (0)
#define PMIC_BUCK1_CTRL1_b1_dmd_sel_eco_END        (4)
#define PMIC_BUCK1_CTRL1_b1_dmd_pwmn_shield_START  (5)
#define PMIC_BUCK1_CTRL1_b1_dmd_pwmn_shield_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK1_CTRL2_UNION
 struct description   : BUCK1_CTRL2 Register structure definition
                        Address Offset:0x101F Initial:0x14 Width:8
 register description : BUCK1控制寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_dmdcmp_pull : 1;  /* bit[0-0]: eco下是否上拉保持点，0为不上拉 */
        unsigned char  b1_dmd_test    : 1;  /* bit[1-1]: dmd test使能 */
        unsigned char  b1_dmd_sel_nor : 5;  /* bit[2-6]: <4:0>b dmd点选择（00000~11111增大） */
        unsigned char  reserved       : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK1_CTRL2_UNION;
#endif
#define PMIC_BUCK1_CTRL2_b1_dmdcmp_pull_START  (0)
#define PMIC_BUCK1_CTRL2_b1_dmdcmp_pull_END    (0)
#define PMIC_BUCK1_CTRL2_b1_dmd_test_START     (1)
#define PMIC_BUCK1_CTRL2_b1_dmd_test_END       (1)
#define PMIC_BUCK1_CTRL2_b1_dmd_sel_nor_START  (2)
#define PMIC_BUCK1_CTRL2_b1_dmd_sel_nor_END    (6)


/*****************************************************************************
 struct               : PMIC_BUCK1_CTRL3_UNION
 struct description   : BUCK1_CTRL3 Register structure definition
                        Address Offset:0x1020 Initial:0x3A Width:8
 register description : BUCK1控制寄存器3。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_pwr_drvnonlinear_ctrl : 1;  /* bit[0-0]: 是否开启非线性驱动。0，不使能；1，使能 */
        unsigned char  b1_pwr_drvngp_sel        : 3;  /* bit[1-3]: NG上拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  b1_pwr_drvngn_sel        : 3;  /* bit[4-6]: NG下拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  reserved                 : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK1_CTRL3_UNION;
#endif
#define PMIC_BUCK1_CTRL3_b1_pwr_drvnonlinear_ctrl_START  (0)
#define PMIC_BUCK1_CTRL3_b1_pwr_drvnonlinear_ctrl_END    (0)
#define PMIC_BUCK1_CTRL3_b1_pwr_drvngp_sel_START         (1)
#define PMIC_BUCK1_CTRL3_b1_pwr_drvngp_sel_END           (3)
#define PMIC_BUCK1_CTRL3_b1_pwr_drvngn_sel_START         (4)
#define PMIC_BUCK1_CTRL3_b1_pwr_drvngn_sel_END           (6)


/*****************************************************************************
 struct               : PMIC_BUCK1_CTRL4_UNION
 struct description   : BUCK1_CTRL4 Register structure definition
                        Address Offset:0x1021 Initial:0x1C Width:8
 register description : BUCK1控制寄存器4。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_pwr_drvpgp_ccm_sel : 3;  /* bit[0-2]: CCM模式下PG上拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  b1_pwr_drvpgn_sel     : 3;  /* bit[3-5]: PG下拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  reserved              : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK1_CTRL4_UNION;
#endif
#define PMIC_BUCK1_CTRL4_b1_pwr_drvpgp_ccm_sel_START  (0)
#define PMIC_BUCK1_CTRL4_b1_pwr_drvpgp_ccm_sel_END    (2)
#define PMIC_BUCK1_CTRL4_b1_pwr_drvpgn_sel_START      (3)
#define PMIC_BUCK1_CTRL4_b1_pwr_drvpgn_sel_END        (5)


/*****************************************************************************
 struct               : PMIC_BUCK1_CTRL5_UNION
 struct description   : BUCK1_CTRL5 Register structure definition
                        Address Offset:0x1022 Initial:0xA0 Width:8
 register description : BUCK1控制寄存器5。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_pwr_dtp2n_delay_ctrl : 1;  /* bit[0-0]: PTN延时死区方案选择选择；1;使能延时死区方案 0:不使能延时死区方案 */
        unsigned char  b1_pwr_dtn2p_sel        : 2;  /* bit[1-2]: NTP延时死区方案档位选择，00:0ns 01:0.5ns 10:1ns 11:1.5ns */
        unsigned char  b1_pwr_dtn2p_delay_ctrl : 1;  /* bit[3-3]: NTP延时死区方案选择；1:使能延时死区方案 0:不使能延时死区方案 */
        unsigned char  b1_pwr_dt_offlatch_sel  : 1;  /* bit[4-4]: 交叉死区方案额外延时选择，0:不额外延迟 1:额外延迟5ns */
        unsigned char  b1_pwr_drvpgp_dcm_sel   : 3;  /* bit[5-7]: DCM模式下PG上拉驱动能力调节（000~111增加驱动能力） */
    } reg;
} PMIC_BUCK1_CTRL5_UNION;
#endif
#define PMIC_BUCK1_CTRL5_b1_pwr_dtp2n_delay_ctrl_START  (0)
#define PMIC_BUCK1_CTRL5_b1_pwr_dtp2n_delay_ctrl_END    (0)
#define PMIC_BUCK1_CTRL5_b1_pwr_dtn2p_sel_START         (1)
#define PMIC_BUCK1_CTRL5_b1_pwr_dtn2p_sel_END           (2)
#define PMIC_BUCK1_CTRL5_b1_pwr_dtn2p_delay_ctrl_START  (3)
#define PMIC_BUCK1_CTRL5_b1_pwr_dtn2p_delay_ctrl_END    (3)
#define PMIC_BUCK1_CTRL5_b1_pwr_dt_offlatch_sel_START   (4)
#define PMIC_BUCK1_CTRL5_b1_pwr_dt_offlatch_sel_END     (4)
#define PMIC_BUCK1_CTRL5_b1_pwr_drvpgp_dcm_sel_START    (5)
#define PMIC_BUCK1_CTRL5_b1_pwr_drvpgp_dcm_sel_END      (7)


/*****************************************************************************
 struct               : PMIC_BUCK1_CTRL6_UNION
 struct description   : BUCK1_CTRL6 Register structure definition
                        Address Offset:0x1023 Initial:0x19 Width:8
 register description : BUCK1控制寄存器6。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_pwr_dtp2n_sel        : 2;  /* bit[0-1]: PTN延时死区方案档位选择，00:0.5ns 01:1ns 10:2ns 11:3.5ns */
        unsigned char  b1_pwr_dtp2n_lxdet_ctrl : 1;  /* bit[2-2]: PTN LX检测死区方案选择；1:使能LX检测方案 0:不使能LX检测方案 */
        unsigned char  b1_vofb_cap_sel         : 2;  /* bit[3-4]: FB到VO之间增加电容，默认为11，电容全接入，00为都不接入 */
        unsigned char  reserved                : 3;  /* bit[5-7]: reserved */
    } reg;
} PMIC_BUCK1_CTRL6_UNION;
#endif
#define PMIC_BUCK1_CTRL6_b1_pwr_dtp2n_sel_START         (0)
#define PMIC_BUCK1_CTRL6_b1_pwr_dtp2n_sel_END           (1)
#define PMIC_BUCK1_CTRL6_b1_pwr_dtp2n_lxdet_ctrl_START  (2)
#define PMIC_BUCK1_CTRL6_b1_pwr_dtp2n_lxdet_ctrl_END    (2)
#define PMIC_BUCK1_CTRL6_b1_vofb_cap_sel_START          (3)
#define PMIC_BUCK1_CTRL6_b1_vofb_cap_sel_END            (4)


/*****************************************************************************
 struct               : PMIC_BUCK1_CTRL7_UNION
 struct description   : BUCK1_CTRL7 Register structure definition
                        Address Offset:0x1024 Initial:0xCF Width:8
 register description : BUCK1控制寄存器7。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_ramp_cap_shield : 1;  /* bit[0-0]: ramp up过程中最高码值翻转时是否增加去抖功能，1为增加 */
        unsigned char  b1_ramp_cap_sel    : 2;  /* bit[1-2]: ramp up过程最高码值跳变时，去抖电容选择。00,2个电容；01,4个电容；10, 6个电容；11,8个电容。 */
        unsigned char  b1_adj_rlx         : 5;  /* bit[3-7]: LX反馈滤波电阻调节（11111：电阻全不接入，00000：电阻全接入） */
    } reg;
} PMIC_BUCK1_CTRL7_UNION;
#endif
#define PMIC_BUCK1_CTRL7_b1_ramp_cap_shield_START  (0)
#define PMIC_BUCK1_CTRL7_b1_ramp_cap_shield_END    (0)
#define PMIC_BUCK1_CTRL7_b1_ramp_cap_sel_START     (1)
#define PMIC_BUCK1_CTRL7_b1_ramp_cap_sel_END       (2)
#define PMIC_BUCK1_CTRL7_b1_adj_rlx_START          (3)
#define PMIC_BUCK1_CTRL7_b1_adj_rlx_END            (7)


/*****************************************************************************
 struct               : PMIC_BUCK1_CTRL8_UNION
 struct description   : BUCK1_CTRL8 Register structure definition
                        Address Offset:0x1025 Initial:0x0C Width:8
 register description : BUCK1控制寄存器8。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_cmp_add_0p5u : 1;  /* bit[0-0]: 比较器偏置电流是否增加0.5uA，1增加0.5uA，0：不增加，默认值0 */
        unsigned char  b1_bias_reg_sel : 1;  /* bit[1-1]: 非ECO模式下，是否增加0.5uA电流
                                                          0：reg 使用0.5uA偏置，1：reg使用1uA电流 */
        unsigned char  b1_bias_ocp_sel : 3;  /* bit[2-4]: ocp 电流选择:
                                                          <0>：0 ：增加0.25uA 电流，1：不增加0.25uA电流
                                                          <1>：0 ：增加0.25uA 电流，1：不增加0.25uA电流
                                                          <2>：0 ：增加0.25uA 电流，1：不增加0.25uA电流 */
        unsigned char  b1_bias_dmd_sel : 1;  /* bit[5-5]: dmd 偏置电流选择
                                                          1：增加0.5uA电流，0： 不增加0.5uA电流 */
        unsigned char  reserved        : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK1_CTRL8_UNION;
#endif
#define PMIC_BUCK1_CTRL8_b1_cmp_add_0p5u_START  (0)
#define PMIC_BUCK1_CTRL8_b1_cmp_add_0p5u_END    (0)
#define PMIC_BUCK1_CTRL8_b1_bias_reg_sel_START  (1)
#define PMIC_BUCK1_CTRL8_b1_bias_reg_sel_END    (1)
#define PMIC_BUCK1_CTRL8_b1_bias_ocp_sel_START  (2)
#define PMIC_BUCK1_CTRL8_b1_bias_ocp_sel_END    (4)
#define PMIC_BUCK1_CTRL8_b1_bias_dmd_sel_START  (5)
#define PMIC_BUCK1_CTRL8_b1_bias_dmd_sel_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK1_CTRL9_UNION
 struct description   : BUCK1_CTRL9 Register structure definition
                        Address Offset:0x1026 Initial:0x67 Width:8
 register description : BUCK1控制寄存器9。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_dmd_ib_reduce_eco : 1;  /* bit[0-0]: dmd 模块在eco 偏置电流是否减小，1 为不见半，0 为减半 */
        unsigned char  b1_dmd_eco_cur       : 1;  /* bit[1-1]: dmd 模块在eco下偏置电流减半的控制选择，1 选择dmd_ib_reduce_eco寄存器控制，0 为内部逻辑控制 */
        unsigned char  b1_cmp_ibias_volow   : 1;  /* bit[2-2]: 0：低输出的时候，不增加0.5uA，1：增加0.5uA电流（同时受控输出电压高低和b1_cmp_bias<2>） */
        unsigned char  b1_cmp_eco_sel       : 1;  /* bit[3-3]: cmp 模块在eco 模式下是否关闭<3:1>的电流偏置，1则不关闭，0则随ECO关闭<3:1>路偏置 */
        unsigned char  b1_cmp_bias          : 4;  /* bit[4-7]: b <0>比较器偏置电流调节,不受eco控制0： 增加0.5uA，1：不增加0.5uA
                                                                b<3:1> 比较器偏置电流调节，受eco控制：
                                                               <1>：0：增加0.25uA，1：不增加0.25uA
                                                               <3>：0：不增加1uA，1：增加1uA
                                                               <2>：0：增加0.5uA，1：当输出低电压且b0_cmp_ibias_volow为1 的时候，增加0.5uA，否则不增加0.5uA */
    } reg;
} PMIC_BUCK1_CTRL9_UNION;
#endif
#define PMIC_BUCK1_CTRL9_b1_dmd_ib_reduce_eco_START  (0)
#define PMIC_BUCK1_CTRL9_b1_dmd_ib_reduce_eco_END    (0)
#define PMIC_BUCK1_CTRL9_b1_dmd_eco_cur_START        (1)
#define PMIC_BUCK1_CTRL9_b1_dmd_eco_cur_END          (1)
#define PMIC_BUCK1_CTRL9_b1_cmp_ibias_volow_START    (2)
#define PMIC_BUCK1_CTRL9_b1_cmp_ibias_volow_END      (2)
#define PMIC_BUCK1_CTRL9_b1_cmp_eco_sel_START        (3)
#define PMIC_BUCK1_CTRL9_b1_cmp_eco_sel_END          (3)
#define PMIC_BUCK1_CTRL9_b1_cmp_bias_START           (4)
#define PMIC_BUCK1_CTRL9_b1_cmp_bias_END             (7)


/*****************************************************************************
 struct               : PMIC_BUCK1_CTRL10_UNION
 struct description   : BUCK1_CTRL10 Register structure definition
                        Address Offset:0x1027 Initial:0x09 Width:8
 register description : BUCK1控制寄存器10。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_rampamp_ibias_sel : 1;  /* bit[0-0]: 快速ramp buffer偏置电流，0:低时输出1uA电流，1：高时输出2uA电流 */
        unsigned char  b1_eco_i_sel         : 1;  /* bit[1-1]: ibias在eco下整体减半使能。0，使能；1，不使能 */
        unsigned char  b1_regout_c_sel      : 1;  /* bit[2-2]: 是否使能EA输出到地的 滤波电容，1使能，0不使能 */
        unsigned char  b1_cmp_tailbias_sel  : 3;  /* bit[3-5]: 比较器电流档位选择 00~11比较器电流依次增加,<2>=1，bias电流增大一个大档位 */
        unsigned char  reserved             : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK1_CTRL10_UNION;
#endif
#define PMIC_BUCK1_CTRL10_b1_rampamp_ibias_sel_START  (0)
#define PMIC_BUCK1_CTRL10_b1_rampamp_ibias_sel_END    (0)
#define PMIC_BUCK1_CTRL10_b1_eco_i_sel_START          (1)
#define PMIC_BUCK1_CTRL10_b1_eco_i_sel_END            (1)
#define PMIC_BUCK1_CTRL10_b1_regout_c_sel_START       (2)
#define PMIC_BUCK1_CTRL10_b1_regout_c_sel_END         (2)
#define PMIC_BUCK1_CTRL10_b1_cmp_tailbias_sel_START   (3)
#define PMIC_BUCK1_CTRL10_b1_cmp_tailbias_sel_END     (5)


/*****************************************************************************
 struct               : PMIC_BUCK1_CTRL11_UNION
 struct description   : BUCK1_CTRL11 Register structure definition
                        Address Offset:0x1028 Initial:0x83 Width:8
 register description : BUCK1控制寄存器11。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_reg_dr          : 3;  /* bit[0-2]: buck内部regulator电阻，用于调节regulator箝位精度范围 */
        unsigned char  b1_rampup_unitgain : 1;  /* bit[3-3]: rampup过程将buffer配置成单位增益 */
        unsigned char  b1_rampdn_unitgain : 1;  /* bit[4-4]: rampdown过程将buffer配置成单位增益 */
        unsigned char  b1_low_reg_r_ctrl  : 1;  /* bit[5-5]: 低输出电压下，积分器电阻是否增大选择 */
        unsigned char  b1_eabias_sel      : 1;  /* bit[6-6]: ea偏置电流选择。0，eabias buffer产生；1，ibias */
        unsigned char  b1_ampbias_sel     : 1;  /* bit[7-7]: buffer下拉电流调节，优化AC特性 */
    } reg;
} PMIC_BUCK1_CTRL11_UNION;
#endif
#define PMIC_BUCK1_CTRL11_b1_reg_dr_START           (0)
#define PMIC_BUCK1_CTRL11_b1_reg_dr_END             (2)
#define PMIC_BUCK1_CTRL11_b1_rampup_unitgain_START  (3)
#define PMIC_BUCK1_CTRL11_b1_rampup_unitgain_END    (3)
#define PMIC_BUCK1_CTRL11_b1_rampdn_unitgain_START  (4)
#define PMIC_BUCK1_CTRL11_b1_rampdn_unitgain_END    (4)
#define PMIC_BUCK1_CTRL11_b1_low_reg_r_ctrl_START   (5)
#define PMIC_BUCK1_CTRL11_b1_low_reg_r_ctrl_END     (5)
#define PMIC_BUCK1_CTRL11_b1_eabias_sel_START       (6)
#define PMIC_BUCK1_CTRL11_b1_eabias_sel_END         (6)
#define PMIC_BUCK1_CTRL11_b1_ampbias_sel_START      (7)
#define PMIC_BUCK1_CTRL11_b1_ampbias_sel_END        (7)


/*****************************************************************************
 struct               : PMIC_BUCK1_CTRL12_UNION
 struct description   : BUCK1_CTRL12 Register structure definition
                        Address Offset:0x1029 Initial:0x64 Width:8
 register description : BUCK1控制寄存器12。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_regop_c     : 1;  /* bit[0-0]: buck6内部regulator OP输出电容，用于调节OP的slew-rate。 */
        unsigned char  b1_reg_zero_en : 1;  /* bit[1-1]: ramp下是否需要开启输出前馈 */
        unsigned char  b1_reg_r       : 2;  /* bit[2-3]: 内部regulator电阻，用于调节regulator带宽，00-11增加带宽 */
        unsigned char  b1_reg_en      : 1;  /* bit[4-4]: reserved */
        unsigned char  b1_reg_dr_ramp : 3;  /* bit[5-7]: ramp下buck内部regulator电阻，用于调节regulator箝位精度范围 */
    } reg;
} PMIC_BUCK1_CTRL12_UNION;
#endif
#define PMIC_BUCK1_CTRL12_b1_regop_c_START      (0)
#define PMIC_BUCK1_CTRL12_b1_regop_c_END        (0)
#define PMIC_BUCK1_CTRL12_b1_reg_zero_en_START  (1)
#define PMIC_BUCK1_CTRL12_b1_reg_zero_en_END    (1)
#define PMIC_BUCK1_CTRL12_b1_reg_r_START        (2)
#define PMIC_BUCK1_CTRL12_b1_reg_r_END          (3)
#define PMIC_BUCK1_CTRL12_b1_reg_en_START       (4)
#define PMIC_BUCK1_CTRL12_b1_reg_en_END         (4)
#define PMIC_BUCK1_CTRL12_b1_reg_dr_ramp_START  (5)
#define PMIC_BUCK1_CTRL12_b1_reg_dr_ramp_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK1_CTRL13_UNION
 struct description   : BUCK1_CTRL13 Register structure definition
                        Address Offset:0x102A Initial:0x2A Width:8
 register description : BUCK1控制寄存器13。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_da_diff_vo_c        : 4;  /* bit[0-3]: 调节RC AC耦合电路电容值，调节AC耦合幅值 */
        unsigned char  b1_da_constant_sft_sel : 1;  /* bit[4-4]: ref_buffer下拉能力选择,0位小档位，1为大档位 */
        unsigned char  b1_da_buffer_bias_sel  : 1;  /* bit[5-5]: ref_adj模块中buffer电流档位选择 0位小电流档位，1为大电流档位 */
        unsigned char  reserved               : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK1_CTRL13_UNION;
#endif
#define PMIC_BUCK1_CTRL13_b1_da_diff_vo_c_START         (0)
#define PMIC_BUCK1_CTRL13_b1_da_diff_vo_c_END           (3)
#define PMIC_BUCK1_CTRL13_b1_da_constant_sft_sel_START  (4)
#define PMIC_BUCK1_CTRL13_b1_da_constant_sft_sel_END    (4)
#define PMIC_BUCK1_CTRL13_b1_da_buffer_bias_sel_START   (5)
#define PMIC_BUCK1_CTRL13_b1_da_buffer_bias_sel_END     (5)


/*****************************************************************************
 struct               : PMIC_BUCK1_CTRL14_UNION
 struct description   : BUCK1_CTRL14 Register structure definition
                        Address Offset:0x102B Initial:0x3A Width:8
 register description : BUCK1控制寄存器14。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_da_diff_vref_c : 4;  /* bit[0-3]: 调节RC AC耦合电路电容值，调节AC耦合幅值 */
        unsigned char  b1_da_diff_vo_r   : 3;  /* bit[4-6]: 调节vo_r模块RC AC耦合电路电阻阻值，调节时间常数τ */
        unsigned char  reserved          : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK1_CTRL14_UNION;
#endif
#define PMIC_BUCK1_CTRL14_b1_da_diff_vref_c_START  (0)
#define PMIC_BUCK1_CTRL14_b1_da_diff_vref_c_END    (3)
#define PMIC_BUCK1_CTRL14_b1_da_diff_vo_r_START    (4)
#define PMIC_BUCK1_CTRL14_b1_da_diff_vo_r_END      (6)


/*****************************************************************************
 struct               : PMIC_BUCK1_CTRL15_UNION
 struct description   : BUCK1_CTRL15 Register structure definition
                        Address Offset:0x102C Initial:0x60 Width:8
 register description : BUCK1控制寄存器15。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_da_ramp_eco_ctrl  : 1;  /* bit[0-0]: eco下是否关闭ref_adj与ref_buffer，1为关闭，0为不关闭 */
        unsigned char  b1_da_ramp_buff_bias : 1;  /* bit[1-1]: ramp_buffer 电流档位选择 0位小电流档位，1为大电流档位 */
        unsigned char  b1_da_diff_vref_rset : 3;  /* bit[2-4]: 与vref_r功能相同，二选一 */
        unsigned char  b1_da_diff_vref_r    : 3;  /* bit[5-7]: 调节vref_r模块RC AC耦合电路电阻阻值，调节时间常数τ */
    } reg;
} PMIC_BUCK1_CTRL15_UNION;
#endif
#define PMIC_BUCK1_CTRL15_b1_da_ramp_eco_ctrl_START   (0)
#define PMIC_BUCK1_CTRL15_b1_da_ramp_eco_ctrl_END     (0)
#define PMIC_BUCK1_CTRL15_b1_da_ramp_buff_bias_START  (1)
#define PMIC_BUCK1_CTRL15_b1_da_ramp_buff_bias_END    (1)
#define PMIC_BUCK1_CTRL15_b1_da_diff_vref_rset_START  (2)
#define PMIC_BUCK1_CTRL15_b1_da_diff_vref_rset_END    (4)
#define PMIC_BUCK1_CTRL15_b1_da_diff_vref_r_START     (5)
#define PMIC_BUCK1_CTRL15_b1_da_diff_vref_r_END       (7)


/*****************************************************************************
 struct               : PMIC_BUCK1_CTRL16_UNION
 struct description   : BUCK1_CTRL16 Register structure definition
                        Address Offset:0x102D Initial:0x00 Width:8
 register description : BUCK1控制寄存器16。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_da_rtr_cap_sel         : 4;  /* bit[0-3]: ref_adj输出滤波档位调整 */
        unsigned char  b1_da_rampres_trim_ctrl   : 2;  /* bit[4-5]: 对应vo_r、vref_r测试通道，为1时可以外加电压测试阻值 */
        unsigned char  b1_da_ramp_ecobuffer_ctrl : 1;  /* bit[6-6]: eco下是否关闭rampbuffer，1为关闭，0为不关闭 */
        unsigned char  reserved                  : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK1_CTRL16_UNION;
#endif
#define PMIC_BUCK1_CTRL16_b1_da_rtr_cap_sel_START          (0)
#define PMIC_BUCK1_CTRL16_b1_da_rtr_cap_sel_END            (3)
#define PMIC_BUCK1_CTRL16_b1_da_rampres_trim_ctrl_START    (4)
#define PMIC_BUCK1_CTRL16_b1_da_rampres_trim_ctrl_END      (5)
#define PMIC_BUCK1_CTRL16_b1_da_ramp_ecobuffer_ctrl_START  (6)
#define PMIC_BUCK1_CTRL16_b1_da_ramp_ecobuffer_ctrl_END    (6)


/*****************************************************************************
 struct               : PMIC_BUCK1_CTRL17_UNION
 struct description   : BUCK1_CTRL17 Register structure definition
                        Address Offset:0x102E Initial:0x04 Width:8
 register description : BUCK1控制寄存器17。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_ramp_up_ctrl   : 1;  /* bit[0-0]: rampup 的时候，b内部配置切换是否生效，0 不生效，1 生效 */
        unsigned char  b1_ramp_down_ctrl : 1;  /* bit[1-1]: rampdonw的时候，b内部配置切换是否生效，0 不生效，1 生效 */
        unsigned char  b1_da_vo_sel      : 2;  /* bit[2-3]: ramp_buffer放大倍数调整，
                                                            00/10 一倍放大；01 二倍放大；11 三倍放大 */
        unsigned char  reserved          : 4;  /* bit[4-7]: reserved */
    } reg;
} PMIC_BUCK1_CTRL17_UNION;
#endif
#define PMIC_BUCK1_CTRL17_b1_ramp_up_ctrl_START    (0)
#define PMIC_BUCK1_CTRL17_b1_ramp_up_ctrl_END      (0)
#define PMIC_BUCK1_CTRL17_b1_ramp_down_ctrl_START  (1)
#define PMIC_BUCK1_CTRL17_b1_ramp_down_ctrl_END    (1)
#define PMIC_BUCK1_CTRL17_b1_da_vo_sel_START       (2)
#define PMIC_BUCK1_CTRL17_b1_da_vo_sel_END         (3)


/*****************************************************************************
 struct               : PMIC_BUCK1_CTRL18_UNION
 struct description   : BUCK1_CTRL18 Register structure definition
                        Address Offset:0x102F Initial:0x55 Width:8
 register description : BUCK1控制寄存器18。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_ocp_sel         : 2;  /* bit[0-1]: buck ocp档位选择，ocp点<1:0> 档位选择 00~11变大 */
        unsigned char  b1_ocp_middrv_sel  : 2;  /* bit[2-3]: 小ocp档位选择，00-11变大 */
        unsigned char  b1_ocp_middrv_ctrl : 1;  /* bit[4-4]: 是否屏蔽小ocp以下负载，驱动加强，0为屏蔽 */
        unsigned char  b1_ocp_delay       : 1;  /* bit[5-5]: ocp屏蔽时间延长15ns信号（0：不延长，1：延长） */
        unsigned char  b1_ocp_counter_sel : 2;  /* bit[6-7]: ocp上报周期调整 */
    } reg;
} PMIC_BUCK1_CTRL18_UNION;
#endif
#define PMIC_BUCK1_CTRL18_b1_ocp_sel_START          (0)
#define PMIC_BUCK1_CTRL18_b1_ocp_sel_END            (1)
#define PMIC_BUCK1_CTRL18_b1_ocp_middrv_sel_START   (2)
#define PMIC_BUCK1_CTRL18_b1_ocp_middrv_sel_END     (3)
#define PMIC_BUCK1_CTRL18_b1_ocp_middrv_ctrl_START  (4)
#define PMIC_BUCK1_CTRL18_b1_ocp_middrv_ctrl_END    (4)
#define PMIC_BUCK1_CTRL18_b1_ocp_delay_START        (5)
#define PMIC_BUCK1_CTRL18_b1_ocp_delay_END          (5)
#define PMIC_BUCK1_CTRL18_b1_ocp_counter_sel_START  (6)
#define PMIC_BUCK1_CTRL18_b1_ocp_counter_sel_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK1_CTRL19_UNION
 struct description   : BUCK1_CTRL19 Register structure definition
                        Address Offset:0x1030 Initial:0x1C Width:8
 register description : BUCK1控制寄存器19。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_pocp_offset_trim_en : 2;  /* bit[0-1]: 用于trim pocp比较器offset 0:disable 1:enable */
        unsigned char  b1_ocpblanktime_sel    : 1;  /* bit[2-2]: ocp blanking time选择 0,15ns；1,30ns */
        unsigned char  b1_ocpbias_ctrl        : 1;  /* bit[3-3]: 默认为1，dmd时减少ocp的比较器电流，0为不减少 */
        unsigned char  b1_ocp_toff            : 2;  /* bit[4-5]: buck发生ocp时最小关断时间量 （00~11增大） */
        unsigned char  b1_short_ref_ctrl      : 1;  /* bit[6-6]: 低压输出buck在输出小于0.5V时是否将SCP阈值由0.23V切到0.15V，1：不切换，0：切换 */
        unsigned char  reserved               : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK1_CTRL19_UNION;
#endif
#define PMIC_BUCK1_CTRL19_b1_pocp_offset_trim_en_START  (0)
#define PMIC_BUCK1_CTRL19_b1_pocp_offset_trim_en_END    (1)
#define PMIC_BUCK1_CTRL19_b1_ocpblanktime_sel_START     (2)
#define PMIC_BUCK1_CTRL19_b1_ocpblanktime_sel_END       (2)
#define PMIC_BUCK1_CTRL19_b1_ocpbias_ctrl_START         (3)
#define PMIC_BUCK1_CTRL19_b1_ocpbias_ctrl_END           (3)
#define PMIC_BUCK1_CTRL19_b1_ocp_toff_START             (4)
#define PMIC_BUCK1_CTRL19_b1_ocp_toff_END               (5)
#define PMIC_BUCK1_CTRL19_b1_short_ref_ctrl_START       (6)
#define PMIC_BUCK1_CTRL19_b1_short_ref_ctrl_END         (6)


/*****************************************************************************
 struct               : PMIC_BUCK1_CTRL20_UNION
 struct description   : BUCK1_CTRL20 Register structure definition
                        Address Offset:0x1031 Initial:0x00 Width:8
 register description : BUCK1控制寄存器20。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_vo_range_sel : 1;  /* bit[0-0]: 0,选择旧的vo范围；1，选择新的vo范围。 */
        unsigned char  b1_code_vo_sel  : 1;  /* bit[1-1]: 最低vo时，是否选择多减一档ton，0为多减 */
        unsigned char  b1_regen_ctrl   : 1;  /* bit[2-2]: reg_enhance使能控制，1：关闭，0：打开，并受buck使能控制 */
        unsigned char  b1_toncap_ctrl  : 2;  /* bit[3-4]: ton的rc电容档位，从00到11依次加大 */
        unsigned char  reserved        : 3;  /* bit[5-7]: reserved */
    } reg;
} PMIC_BUCK1_CTRL20_UNION;
#endif
#define PMIC_BUCK1_CTRL20_b1_vo_range_sel_START  (0)
#define PMIC_BUCK1_CTRL20_b1_vo_range_sel_END    (0)
#define PMIC_BUCK1_CTRL20_b1_code_vo_sel_START   (1)
#define PMIC_BUCK1_CTRL20_b1_code_vo_sel_END     (1)
#define PMIC_BUCK1_CTRL20_b1_regen_ctrl_START    (2)
#define PMIC_BUCK1_CTRL20_b1_regen_ctrl_END      (2)
#define PMIC_BUCK1_CTRL20_b1_toncap_ctrl_START   (3)
#define PMIC_BUCK1_CTRL20_b1_toncap_ctrl_END     (4)


/*****************************************************************************
 struct               : PMIC_BUCK1_CTRL21_UNION
 struct description   : BUCK1_CTRL21 Register structure definition
                        Address Offset:0x1032 Initial:0x07 Width:8
 register description : BUCK1控制寄存器21。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_dmd_ton         : 3;  /* bit[0-2]: buck0发生dmd时的加入导通时间量（000~111增大） */
        unsigned char  b1_dmd_off_ctrl    : 1;  /* bit[3-3]: dmd是否强制关闭，1为关闭，进入强制CCM */
        unsigned char  b1_dmd_bias_en_sel : 2;  /* bit[4-5]: <0>1,eco下先打开dmd，固定delay后打开ton；0，同时打开dmd和ton。
                                                             <1>0,500ns delay;1,1us delay */
        unsigned char  reserved           : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK1_CTRL21_UNION;
#endif
#define PMIC_BUCK1_CTRL21_b1_dmd_ton_START          (0)
#define PMIC_BUCK1_CTRL21_b1_dmd_ton_END            (2)
#define PMIC_BUCK1_CTRL21_b1_dmd_off_ctrl_START     (3)
#define PMIC_BUCK1_CTRL21_b1_dmd_off_ctrl_END       (3)
#define PMIC_BUCK1_CTRL21_b1_dmd_bias_en_sel_START  (4)
#define PMIC_BUCK1_CTRL21_b1_dmd_bias_en_sel_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK1_CTRL22_UNION
 struct description   : BUCK1_CTRL22 Register structure definition
                        Address Offset:0x1033 Initial:0x04 Width:8
 register description : BUCK1控制寄存器22。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_no_dmd_ton     : 3;  /* bit[0-2]: 不发生dmd时的加入导通时间量（000~111增大） */
        unsigned char  b1_eco_maxton_sel : 1;  /* bit[3-3]: eco下max ton选择：0,500ns；1,1us */
        unsigned char  b1_dmd_ton_shield : 1;  /* bit[4-4]: ccm进dcm时的dmd计数个数。0,4个；1,1个 */
        unsigned char  b1_dmd_ton_negcur : 3;  /* bit[5-7]: ramp down发生负dmd后强制ton的档位 */
    } reg;
} PMIC_BUCK1_CTRL22_UNION;
#endif
#define PMIC_BUCK1_CTRL22_b1_no_dmd_ton_START      (0)
#define PMIC_BUCK1_CTRL22_b1_no_dmd_ton_END        (2)
#define PMIC_BUCK1_CTRL22_b1_eco_maxton_sel_START  (3)
#define PMIC_BUCK1_CTRL22_b1_eco_maxton_sel_END    (3)
#define PMIC_BUCK1_CTRL22_b1_dmd_ton_shield_START  (4)
#define PMIC_BUCK1_CTRL22_b1_dmd_ton_shield_END    (4)
#define PMIC_BUCK1_CTRL22_b1_dmd_ton_negcur_START  (5)
#define PMIC_BUCK1_CTRL22_b1_dmd_ton_negcur_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK1_CTRL23_UNION
 struct description   : BUCK1_CTRL23 Register structure definition
                        Address Offset:0x1034 Initial:0xF1 Width:8
 register description : BUCK1控制寄存器23。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_ton_cap_sel   : 1;  /* bit[0-0]: 产生ton的rc电容选择信号。0，产生ton的rc电容减小一半 */
        unsigned char  b1_toff_sel      : 1;  /* bit[1-1]: min toff选择:0,46ns;1,23ns */
        unsigned char  b1_ssend_cot_dis : 1;  /* bit[2-2]: 正常启动速度的otp配置下不起作用。快速启动的otp配置下：0，不起作用；1，恢复正常启动速度。 */
        unsigned char  b1_sel_min_ton   : 1;  /* bit[3-3]: min ton选择:0,23ns;1,46ns */
        unsigned char  b1_ramp_sel      : 2;  /* bit[4-5]: ramp负dmd逻辑选择 */
        unsigned char  b1_ramp_ctrl_ton : 1;  /* bit[6-6]: 0, ramp时选择用最小ton;1, ramp时选择正常ton */
        unsigned char  b1_ocpsens_ctrl  : 1;  /* bit[7-7]: 轻载下降低ocp电流使能。1：使能;0,不使能 */
    } reg;
} PMIC_BUCK1_CTRL23_UNION;
#endif
#define PMIC_BUCK1_CTRL23_b1_ton_cap_sel_START    (0)
#define PMIC_BUCK1_CTRL23_b1_ton_cap_sel_END      (0)
#define PMIC_BUCK1_CTRL23_b1_toff_sel_START       (1)
#define PMIC_BUCK1_CTRL23_b1_toff_sel_END         (1)
#define PMIC_BUCK1_CTRL23_b1_ssend_cot_dis_START  (2)
#define PMIC_BUCK1_CTRL23_b1_ssend_cot_dis_END    (2)
#define PMIC_BUCK1_CTRL23_b1_sel_min_ton_START    (3)
#define PMIC_BUCK1_CTRL23_b1_sel_min_ton_END      (3)
#define PMIC_BUCK1_CTRL23_b1_ramp_sel_START       (4)
#define PMIC_BUCK1_CTRL23_b1_ramp_sel_END         (5)
#define PMIC_BUCK1_CTRL23_b1_ramp_ctrl_ton_START  (6)
#define PMIC_BUCK1_CTRL23_b1_ramp_ctrl_ton_END    (6)
#define PMIC_BUCK1_CTRL23_b1_ocpsens_ctrl_START   (7)
#define PMIC_BUCK1_CTRL23_b1_ocpsens_ctrl_END     (7)


/*****************************************************************************
 struct               : PMIC_BUCK1_CTRL24_UNION
 struct description   : BUCK1_CTRL24 Register structure definition
                        Address Offset:0x1035 Initial:0x00 Width:8
 register description : BUCK1控制寄存器24。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_test_sel : 3;  /* bit[0-2]: 测试信号复用。
                                                      000：复用VDMD_TEST
                                                      001：复用S_SOFT_PULL_LOGIC
                                                      010：复用S_DMD
                                                      011：复用DMD_BIAS_EN
                                                      100：复用S_PWM
                                                      101：复用S_OCP
                                                      110~111：NA */
        unsigned char  reserved    : 5;  /* bit[3-7]: reserved */
    } reg;
} PMIC_BUCK1_CTRL24_UNION;
#endif
#define PMIC_BUCK1_CTRL24_b1_test_sel_START  (0)
#define PMIC_BUCK1_CTRL24_b1_test_sel_END    (2)


/*****************************************************************************
 struct               : PMIC_BUCK1_RESERVED0_UNION
 struct description   : BUCK1_RESERVED0 Register structure definition
                        Address Offset:0x1036 Initial:0x4E Width:8
 register description : BUCK1预留配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_reserve0 : 8;  /* bit[0-7]: 预留 */
    } reg;
} PMIC_BUCK1_RESERVED0_UNION;
#endif
#define PMIC_BUCK1_RESERVED0_b1_reserve0_START  (0)
#define PMIC_BUCK1_RESERVED0_b1_reserve0_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK2_CTRL0_UNION
 struct description   : BUCK2_CTRL0 Register structure definition
                        Address Offset:0x1037 Initial:0xBF Width:8
 register description : BUCK2控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_dmd_negcur_sel      : 2;  /* bit[0-1]: 负dmd的档位选择，0为低档位，1为更负档位 */
        unsigned char  b2_dmd_negcur_en       : 1;  /* bit[2-2]: dmd negcur 使能：
                                                                 0 不使能；1 使能 */
        unsigned char  b2_dmd_cmp_sel_nor     : 1;  /* bit[3-3]: 0，老DMD; 1为采用新DMD； */
        unsigned char  b2_dmd_cmp_sel_eco     : 1;  /* bit[4-4]: 0，老DMD; 1为采用新DMD； */
        unsigned char  b2_dmd_blanking_sel    : 1;  /* bit[5-5]: dmd屏蔽时间选择 */
        unsigned char  b2_dmd_bias_shield_nor : 1;  /* bit[6-6]: nor下是否分时开关，1为分时 */
        unsigned char  b2_dmd_bias_shield_eco : 1;  /* bit[7-7]: eco下是否分时开关，1为分时 */
    } reg;
} PMIC_BUCK2_CTRL0_UNION;
#endif
#define PMIC_BUCK2_CTRL0_b2_dmd_negcur_sel_START       (0)
#define PMIC_BUCK2_CTRL0_b2_dmd_negcur_sel_END         (1)
#define PMIC_BUCK2_CTRL0_b2_dmd_negcur_en_START        (2)
#define PMIC_BUCK2_CTRL0_b2_dmd_negcur_en_END          (2)
#define PMIC_BUCK2_CTRL0_b2_dmd_cmp_sel_nor_START      (3)
#define PMIC_BUCK2_CTRL0_b2_dmd_cmp_sel_nor_END        (3)
#define PMIC_BUCK2_CTRL0_b2_dmd_cmp_sel_eco_START      (4)
#define PMIC_BUCK2_CTRL0_b2_dmd_cmp_sel_eco_END        (4)
#define PMIC_BUCK2_CTRL0_b2_dmd_blanking_sel_START     (5)
#define PMIC_BUCK2_CTRL0_b2_dmd_blanking_sel_END       (5)
#define PMIC_BUCK2_CTRL0_b2_dmd_bias_shield_nor_START  (6)
#define PMIC_BUCK2_CTRL0_b2_dmd_bias_shield_nor_END    (6)
#define PMIC_BUCK2_CTRL0_b2_dmd_bias_shield_eco_START  (7)
#define PMIC_BUCK2_CTRL0_b2_dmd_bias_shield_eco_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK2_CTRL1_UNION
 struct description   : BUCK2_CTRL1 Register structure definition
                        Address Offset:0x1038 Initial:0x0A Width:8
 register description : BUCK2控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_dmd_sel_eco     : 5;  /* bit[0-4]: eco模式下dmd点选择（00000~11111增大） */
        unsigned char  b2_dmd_pwmn_shield : 1;  /* bit[5-5]: dmd pwmn关闭sense管选择：
                                                             0 选择；1不选择 */
        unsigned char  reserved           : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK2_CTRL1_UNION;
#endif
#define PMIC_BUCK2_CTRL1_b2_dmd_sel_eco_START      (0)
#define PMIC_BUCK2_CTRL1_b2_dmd_sel_eco_END        (4)
#define PMIC_BUCK2_CTRL1_b2_dmd_pwmn_shield_START  (5)
#define PMIC_BUCK2_CTRL1_b2_dmd_pwmn_shield_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK2_CTRL2_UNION
 struct description   : BUCK2_CTRL2 Register structure definition
                        Address Offset:0x1039 Initial:0x14 Width:8
 register description : BUCK2控制寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_dmdcmp_pull : 1;  /* bit[0-0]: eco下是否上拉保持点，0为不上拉 */
        unsigned char  b2_dmd_test    : 1;  /* bit[1-1]: dmd test使能 */
        unsigned char  b2_dmd_sel_nor : 5;  /* bit[2-6]: <4:0>b dmd点选择（00000~11111增大） */
        unsigned char  reserved       : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK2_CTRL2_UNION;
#endif
#define PMIC_BUCK2_CTRL2_b2_dmdcmp_pull_START  (0)
#define PMIC_BUCK2_CTRL2_b2_dmdcmp_pull_END    (0)
#define PMIC_BUCK2_CTRL2_b2_dmd_test_START     (1)
#define PMIC_BUCK2_CTRL2_b2_dmd_test_END       (1)
#define PMIC_BUCK2_CTRL2_b2_dmd_sel_nor_START  (2)
#define PMIC_BUCK2_CTRL2_b2_dmd_sel_nor_END    (6)


/*****************************************************************************
 struct               : PMIC_BUCK2_CTRL3_UNION
 struct description   : BUCK2_CTRL3 Register structure definition
                        Address Offset:0x103A Initial:0x3A Width:8
 register description : BUCK2控制寄存器3。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_pwr_drvnonlinear_ctrl : 1;  /* bit[0-0]: 是否开启非线性驱动。0，不使能；1，使能 */
        unsigned char  b2_pwr_drvngp_sel        : 3;  /* bit[1-3]: NG上拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  b2_pwr_drvngn_sel        : 3;  /* bit[4-6]: NG下拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  reserved                 : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK2_CTRL3_UNION;
#endif
#define PMIC_BUCK2_CTRL3_b2_pwr_drvnonlinear_ctrl_START  (0)
#define PMIC_BUCK2_CTRL3_b2_pwr_drvnonlinear_ctrl_END    (0)
#define PMIC_BUCK2_CTRL3_b2_pwr_drvngp_sel_START         (1)
#define PMIC_BUCK2_CTRL3_b2_pwr_drvngp_sel_END           (3)
#define PMIC_BUCK2_CTRL3_b2_pwr_drvngn_sel_START         (4)
#define PMIC_BUCK2_CTRL3_b2_pwr_drvngn_sel_END           (6)


/*****************************************************************************
 struct               : PMIC_BUCK2_CTRL4_UNION
 struct description   : BUCK2_CTRL4 Register structure definition
                        Address Offset:0x103B Initial:0x1C Width:8
 register description : BUCK2控制寄存器4。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_pwr_drvpgp_ccm_sel : 3;  /* bit[0-2]: CCM模式下PG上拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  b2_pwr_drvpgn_sel     : 3;  /* bit[3-5]: PG下拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  reserved              : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK2_CTRL4_UNION;
#endif
#define PMIC_BUCK2_CTRL4_b2_pwr_drvpgp_ccm_sel_START  (0)
#define PMIC_BUCK2_CTRL4_b2_pwr_drvpgp_ccm_sel_END    (2)
#define PMIC_BUCK2_CTRL4_b2_pwr_drvpgn_sel_START      (3)
#define PMIC_BUCK2_CTRL4_b2_pwr_drvpgn_sel_END        (5)


/*****************************************************************************
 struct               : PMIC_BUCK2_CTRL5_UNION
 struct description   : BUCK2_CTRL5 Register structure definition
                        Address Offset:0x103C Initial:0xA0 Width:8
 register description : BUCK2控制寄存器5。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_pwr_dtp2n_delay_ctrl : 1;  /* bit[0-0]: PTN延时死区方案选择选择；1;使能延时死区方案 0:不使能延时死区方案 */
        unsigned char  b2_pwr_dtn2p_sel        : 2;  /* bit[1-2]: NTP延时死区方案档位选择，00:0ns 01:0.5ns 10:1ns 11:1.5ns */
        unsigned char  b2_pwr_dtn2p_delay_ctrl : 1;  /* bit[3-3]: NTP延时死区方案选择；1:使能延时死区方案 0:不使能延时死区方案 */
        unsigned char  b2_pwr_dt_offlatch_sel  : 1;  /* bit[4-4]: 交叉死区方案额外延时选择，0:不额外延迟 1:额外延迟5ns */
        unsigned char  b2_pwr_drvpgp_dcm_sel   : 3;  /* bit[5-7]: DCM模式下PG上拉驱动能力调节（000~111增加驱动能力） */
    } reg;
} PMIC_BUCK2_CTRL5_UNION;
#endif
#define PMIC_BUCK2_CTRL5_b2_pwr_dtp2n_delay_ctrl_START  (0)
#define PMIC_BUCK2_CTRL5_b2_pwr_dtp2n_delay_ctrl_END    (0)
#define PMIC_BUCK2_CTRL5_b2_pwr_dtn2p_sel_START         (1)
#define PMIC_BUCK2_CTRL5_b2_pwr_dtn2p_sel_END           (2)
#define PMIC_BUCK2_CTRL5_b2_pwr_dtn2p_delay_ctrl_START  (3)
#define PMIC_BUCK2_CTRL5_b2_pwr_dtn2p_delay_ctrl_END    (3)
#define PMIC_BUCK2_CTRL5_b2_pwr_dt_offlatch_sel_START   (4)
#define PMIC_BUCK2_CTRL5_b2_pwr_dt_offlatch_sel_END     (4)
#define PMIC_BUCK2_CTRL5_b2_pwr_drvpgp_dcm_sel_START    (5)
#define PMIC_BUCK2_CTRL5_b2_pwr_drvpgp_dcm_sel_END      (7)


/*****************************************************************************
 struct               : PMIC_BUCK2_CTRL6_UNION
 struct description   : BUCK2_CTRL6 Register structure definition
                        Address Offset:0x103D Initial:0x19 Width:8
 register description : BUCK2控制寄存器6。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_pwr_dtp2n_sel        : 2;  /* bit[0-1]: PTN延时死区方案档位选择，00:0.5ns 01:1ns 10:2ns 11:3.5ns */
        unsigned char  b2_pwr_dtp2n_lxdet_ctrl : 1;  /* bit[2-2]: PTN LX检测死区方案选择；1:使能LX检测方案 0:不使能LX检测方案 */
        unsigned char  b2_vofb_cap_sel         : 2;  /* bit[3-4]: FB到VO之间增加电容，默认为11，电容全接入，00为都不接入 */
        unsigned char  reserved                : 3;  /* bit[5-7]: reserved */
    } reg;
} PMIC_BUCK2_CTRL6_UNION;
#endif
#define PMIC_BUCK2_CTRL6_b2_pwr_dtp2n_sel_START         (0)
#define PMIC_BUCK2_CTRL6_b2_pwr_dtp2n_sel_END           (1)
#define PMIC_BUCK2_CTRL6_b2_pwr_dtp2n_lxdet_ctrl_START  (2)
#define PMIC_BUCK2_CTRL6_b2_pwr_dtp2n_lxdet_ctrl_END    (2)
#define PMIC_BUCK2_CTRL6_b2_vofb_cap_sel_START          (3)
#define PMIC_BUCK2_CTRL6_b2_vofb_cap_sel_END            (4)


/*****************************************************************************
 struct               : PMIC_BUCK2_CTRL7_UNION
 struct description   : BUCK2_CTRL7 Register structure definition
                        Address Offset:0x103E Initial:0xCF Width:8
 register description : BUCK2控制寄存器7。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_ramp_cap_shield : 1;  /* bit[0-0]: ramp up过程中最高码值翻转时是否增加去抖功能，1为增加 */
        unsigned char  b2_ramp_cap_sel    : 2;  /* bit[1-2]: ramp up过程最高码值跳变时，去抖电容选择。00,2个电容；01,4个电容；10, 6个电容；11,8个电容。 */
        unsigned char  b2_adj_rlx         : 5;  /* bit[3-7]: LX反馈滤波电阻调节（11111：电阻全不接入，00000：电阻全接入） */
    } reg;
} PMIC_BUCK2_CTRL7_UNION;
#endif
#define PMIC_BUCK2_CTRL7_b2_ramp_cap_shield_START  (0)
#define PMIC_BUCK2_CTRL7_b2_ramp_cap_shield_END    (0)
#define PMIC_BUCK2_CTRL7_b2_ramp_cap_sel_START     (1)
#define PMIC_BUCK2_CTRL7_b2_ramp_cap_sel_END       (2)
#define PMIC_BUCK2_CTRL7_b2_adj_rlx_START          (3)
#define PMIC_BUCK2_CTRL7_b2_adj_rlx_END            (7)


/*****************************************************************************
 struct               : PMIC_BUCK2_CTRL8_UNION
 struct description   : BUCK2_CTRL8 Register structure definition
                        Address Offset:0x103F Initial:0x14 Width:8
 register description : BUCK2控制寄存器8。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_cmp_add_0p5u : 1;  /* bit[0-0]: 比较器偏置电流是否增加0.5uA，1增加0.5uA，0：不增加，默认值0 */
        unsigned char  b2_bias_reg_sel : 1;  /* bit[1-1]: 非ECO模式下，是否增加0.5uA电流
                                                          0：reg 使用0.5uA偏置，1：reg使用1uA电流 */
        unsigned char  b2_bias_ocp_sel : 3;  /* bit[2-4]: ocp 电流选择:
                                                          <0>：0 ：增加0.25uA 电流，1：不增加0.25uA电流
                                                          <1>：0 ：增加0.25uA 电流，1：不增加0.25uA电流
                                                          <2>：0 ：增加0.25uA 电流，1：不增加0.25uA电流 */
        unsigned char  b2_bias_dmd_sel : 1;  /* bit[5-5]: dmd 偏置电流选择
                                                          1：增加0.5uA电流，0： 不增加0.5uA电流 */
        unsigned char  reserved        : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK2_CTRL8_UNION;
#endif
#define PMIC_BUCK2_CTRL8_b2_cmp_add_0p5u_START  (0)
#define PMIC_BUCK2_CTRL8_b2_cmp_add_0p5u_END    (0)
#define PMIC_BUCK2_CTRL8_b2_bias_reg_sel_START  (1)
#define PMIC_BUCK2_CTRL8_b2_bias_reg_sel_END    (1)
#define PMIC_BUCK2_CTRL8_b2_bias_ocp_sel_START  (2)
#define PMIC_BUCK2_CTRL8_b2_bias_ocp_sel_END    (4)
#define PMIC_BUCK2_CTRL8_b2_bias_dmd_sel_START  (5)
#define PMIC_BUCK2_CTRL8_b2_bias_dmd_sel_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK2_CTRL9_UNION
 struct description   : BUCK2_CTRL9 Register structure definition
                        Address Offset:0x1040 Initial:0x67 Width:8
 register description : BUCK2控制寄存器9。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_dmd_ib_reduce_eco : 1;  /* bit[0-0]: dmd 模块在eco 偏置电流是否减小，1 为不见半，0 为减半 */
        unsigned char  b2_dmd_eco_cur       : 1;  /* bit[1-1]: dmd 模块在eco下偏置电流减半的控制选择，1 选择dmd_ib_reduce_eco寄存器控制，0 为内部逻辑控制 */
        unsigned char  b2_cmp_ibias_volow   : 1;  /* bit[2-2]: 0：低输出的时候，不增加0.5uA，1：增加0.5uA电流（同时受控输出电压高低和b1_cmp_bias<2>） */
        unsigned char  b2_cmp_eco_sel       : 1;  /* bit[3-3]: cmp 模块在eco 模式下是否关闭<3:1>的电流偏置，1则不关闭，0则随ECO关闭<3:1>路偏置 */
        unsigned char  b2_cmp_bias          : 4;  /* bit[4-7]: b <0>比较器偏置电流调节,不受eco控制0： 增加0.5uA，1：不增加0.5uA
                                                                b<3:1> 比较器偏置电流调节，受eco控制：
                                                               <1>：0：增加0.25uA，1：不增加0.25uA
                                                               <3>：0：不增加1uA，1：增加1uA
                                                               <2>：0：增加0.5uA，1：当输出低电压且b0_cmp_ibias_volow为1 的时候，增加0.5uA，否则不增加0.5uA */
    } reg;
} PMIC_BUCK2_CTRL9_UNION;
#endif
#define PMIC_BUCK2_CTRL9_b2_dmd_ib_reduce_eco_START  (0)
#define PMIC_BUCK2_CTRL9_b2_dmd_ib_reduce_eco_END    (0)
#define PMIC_BUCK2_CTRL9_b2_dmd_eco_cur_START        (1)
#define PMIC_BUCK2_CTRL9_b2_dmd_eco_cur_END          (1)
#define PMIC_BUCK2_CTRL9_b2_cmp_ibias_volow_START    (2)
#define PMIC_BUCK2_CTRL9_b2_cmp_ibias_volow_END      (2)
#define PMIC_BUCK2_CTRL9_b2_cmp_eco_sel_START        (3)
#define PMIC_BUCK2_CTRL9_b2_cmp_eco_sel_END          (3)
#define PMIC_BUCK2_CTRL9_b2_cmp_bias_START           (4)
#define PMIC_BUCK2_CTRL9_b2_cmp_bias_END             (7)


/*****************************************************************************
 struct               : PMIC_BUCK2_CTRL10_UNION
 struct description   : BUCK2_CTRL10 Register structure definition
                        Address Offset:0x1041 Initial:0x09 Width:8
 register description : BUCK2控制寄存器10。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_rampamp_ibias_sel : 1;  /* bit[0-0]: 快速ramp buffer偏置电流，0:低时输出1uA电流，1：高时输出2uA电流 */
        unsigned char  b2_eco_i_sel         : 1;  /* bit[1-1]: ibias在eco下整体减半使能。0，使能；1，不使能 */
        unsigned char  b2_regout_c_sel      : 1;  /* bit[2-2]: 是否使能EA输出到地的 滤波电容，1使能，0不使能 */
        unsigned char  b2_cmp_tailbias_sel  : 3;  /* bit[3-5]: 比较器电流档位选择 00~11比较器电流依次增加,<2>=1，bias电流增大一个大档位 */
        unsigned char  reserved             : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK2_CTRL10_UNION;
#endif
#define PMIC_BUCK2_CTRL10_b2_rampamp_ibias_sel_START  (0)
#define PMIC_BUCK2_CTRL10_b2_rampamp_ibias_sel_END    (0)
#define PMIC_BUCK2_CTRL10_b2_eco_i_sel_START          (1)
#define PMIC_BUCK2_CTRL10_b2_eco_i_sel_END            (1)
#define PMIC_BUCK2_CTRL10_b2_regout_c_sel_START       (2)
#define PMIC_BUCK2_CTRL10_b2_regout_c_sel_END         (2)
#define PMIC_BUCK2_CTRL10_b2_cmp_tailbias_sel_START   (3)
#define PMIC_BUCK2_CTRL10_b2_cmp_tailbias_sel_END     (5)


/*****************************************************************************
 struct               : PMIC_BUCK2_CTRL11_UNION
 struct description   : BUCK2_CTRL11 Register structure definition
                        Address Offset:0x1042 Initial:0x83 Width:8
 register description : BUCK2控制寄存器11。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_reg_dr          : 3;  /* bit[0-2]: buck内部regulator电阻，用于调节regulator箝位精度范围 */
        unsigned char  b2_rampup_unitgain : 1;  /* bit[3-3]: rampup过程将buffer配置成单位增益 */
        unsigned char  b2_rampdn_unitgain : 1;  /* bit[4-4]: rampdown过程将buffer配置成单位增益 */
        unsigned char  b2_low_reg_r_ctrl  : 1;  /* bit[5-5]: 低输出电压下，积分器电阻是否增大选择 */
        unsigned char  b2_eabias_sel      : 1;  /* bit[6-6]: ea偏置电流选择。0，eabias buffer产生；1，ibias */
        unsigned char  b2_ampbias_sel     : 1;  /* bit[7-7]: buffer下拉电流调节，优化AC特性 */
    } reg;
} PMIC_BUCK2_CTRL11_UNION;
#endif
#define PMIC_BUCK2_CTRL11_b2_reg_dr_START           (0)
#define PMIC_BUCK2_CTRL11_b2_reg_dr_END             (2)
#define PMIC_BUCK2_CTRL11_b2_rampup_unitgain_START  (3)
#define PMIC_BUCK2_CTRL11_b2_rampup_unitgain_END    (3)
#define PMIC_BUCK2_CTRL11_b2_rampdn_unitgain_START  (4)
#define PMIC_BUCK2_CTRL11_b2_rampdn_unitgain_END    (4)
#define PMIC_BUCK2_CTRL11_b2_low_reg_r_ctrl_START   (5)
#define PMIC_BUCK2_CTRL11_b2_low_reg_r_ctrl_END     (5)
#define PMIC_BUCK2_CTRL11_b2_eabias_sel_START       (6)
#define PMIC_BUCK2_CTRL11_b2_eabias_sel_END         (6)
#define PMIC_BUCK2_CTRL11_b2_ampbias_sel_START      (7)
#define PMIC_BUCK2_CTRL11_b2_ampbias_sel_END        (7)


/*****************************************************************************
 struct               : PMIC_BUCK2_CTRL12_UNION
 struct description   : BUCK2_CTRL12 Register structure definition
                        Address Offset:0x1043 Initial:0x64 Width:8
 register description : BUCK2控制寄存器12。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_regop_c     : 1;  /* bit[0-0]: buck6内部regulator OP输出电容，用于调节OP的slew-rate。 */
        unsigned char  b2_reg_zero_en : 1;  /* bit[1-1]: ramp下是否需要开启输出前馈 */
        unsigned char  b2_reg_r       : 2;  /* bit[2-3]: 内部regulator电阻，用于调节regulator带宽，00-11增加带宽 */
        unsigned char  b2_reg_en      : 1;  /* bit[4-4]: reserved */
        unsigned char  b2_reg_dr_ramp : 3;  /* bit[5-7]: ramp下buck内部regulator电阻，用于调节regulator箝位精度范围 */
    } reg;
} PMIC_BUCK2_CTRL12_UNION;
#endif
#define PMIC_BUCK2_CTRL12_b2_regop_c_START      (0)
#define PMIC_BUCK2_CTRL12_b2_regop_c_END        (0)
#define PMIC_BUCK2_CTRL12_b2_reg_zero_en_START  (1)
#define PMIC_BUCK2_CTRL12_b2_reg_zero_en_END    (1)
#define PMIC_BUCK2_CTRL12_b2_reg_r_START        (2)
#define PMIC_BUCK2_CTRL12_b2_reg_r_END          (3)
#define PMIC_BUCK2_CTRL12_b2_reg_en_START       (4)
#define PMIC_BUCK2_CTRL12_b2_reg_en_END         (4)
#define PMIC_BUCK2_CTRL12_b2_reg_dr_ramp_START  (5)
#define PMIC_BUCK2_CTRL12_b2_reg_dr_ramp_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK2_CTRL13_UNION
 struct description   : BUCK2_CTRL13 Register structure definition
                        Address Offset:0x1044 Initial:0x55 Width:8
 register description : BUCK2控制寄存器13。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_ocp_sel         : 2;  /* bit[0-1]: buck ocp档位选择，ocp点<1:0> 档位选择 00~11变大 */
        unsigned char  b2_ocp_middrv_sel  : 2;  /* bit[2-3]: 小ocp档位选择，00-11变大 */
        unsigned char  b2_ocp_middrv_ctrl : 1;  /* bit[4-4]: 是否屏蔽小ocp以下负载，驱动加强，0为屏蔽 */
        unsigned char  b2_ocp_delay       : 1;  /* bit[5-5]: ocp屏蔽时间延长15ns信号（0：不延长，1：延长） */
        unsigned char  b2_ocp_counter_sel : 2;  /* bit[6-7]: ocp上报周期调整 */
    } reg;
} PMIC_BUCK2_CTRL13_UNION;
#endif
#define PMIC_BUCK2_CTRL13_b2_ocp_sel_START          (0)
#define PMIC_BUCK2_CTRL13_b2_ocp_sel_END            (1)
#define PMIC_BUCK2_CTRL13_b2_ocp_middrv_sel_START   (2)
#define PMIC_BUCK2_CTRL13_b2_ocp_middrv_sel_END     (3)
#define PMIC_BUCK2_CTRL13_b2_ocp_middrv_ctrl_START  (4)
#define PMIC_BUCK2_CTRL13_b2_ocp_middrv_ctrl_END    (4)
#define PMIC_BUCK2_CTRL13_b2_ocp_delay_START        (5)
#define PMIC_BUCK2_CTRL13_b2_ocp_delay_END          (5)
#define PMIC_BUCK2_CTRL13_b2_ocp_counter_sel_START  (6)
#define PMIC_BUCK2_CTRL13_b2_ocp_counter_sel_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK2_CTRL14_UNION
 struct description   : BUCK2_CTRL14 Register structure definition
                        Address Offset:0x1045 Initial:0x1C Width:8
 register description : BUCK2控制寄存器14。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_pocp_offset_trim_en : 2;  /* bit[0-1]: 用于trim pocp比较器offset 0:disable 1:enable */
        unsigned char  b2_ocpblanktime_sel    : 1;  /* bit[2-2]: ocp blanking time选择 0,15ns；1,30ns */
        unsigned char  b2_ocpbias_ctrl        : 1;  /* bit[3-3]: 默认为1，dmd时减少ocp的比较器电流，0为不减少 */
        unsigned char  b2_ocp_toff            : 2;  /* bit[4-5]: buck发生ocp时最小关断时间量 （00~11增大） */
        unsigned char  b2_short_ref_ctrl      : 1;  /* bit[6-6]: 低压输出buck在输出小于0.5V时是否将SCP阈值由0.23V切到0.15V，1：不切换，0：切换 */
        unsigned char  reserved               : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK2_CTRL14_UNION;
#endif
#define PMIC_BUCK2_CTRL14_b2_pocp_offset_trim_en_START  (0)
#define PMIC_BUCK2_CTRL14_b2_pocp_offset_trim_en_END    (1)
#define PMIC_BUCK2_CTRL14_b2_ocpblanktime_sel_START     (2)
#define PMIC_BUCK2_CTRL14_b2_ocpblanktime_sel_END       (2)
#define PMIC_BUCK2_CTRL14_b2_ocpbias_ctrl_START         (3)
#define PMIC_BUCK2_CTRL14_b2_ocpbias_ctrl_END           (3)
#define PMIC_BUCK2_CTRL14_b2_ocp_toff_START             (4)
#define PMIC_BUCK2_CTRL14_b2_ocp_toff_END               (5)
#define PMIC_BUCK2_CTRL14_b2_short_ref_ctrl_START       (6)
#define PMIC_BUCK2_CTRL14_b2_short_ref_ctrl_END         (6)


/*****************************************************************************
 struct               : PMIC_BUCK2_CTRL15_UNION
 struct description   : BUCK2_CTRL15 Register structure definition
                        Address Offset:0x1046 Initial:0x00 Width:8
 register description : BUCK2控制寄存器15。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_vo_range_sel : 1;  /* bit[0-0]: 0,选择旧的vo范围；1，选择新的vo范围。 */
        unsigned char  b2_code_vo_sel  : 1;  /* bit[1-1]: 最低vo时，是否选择多减一档ton，0为多减 */
        unsigned char  b2_regen_ctrl   : 1;  /* bit[2-2]: reg_enhance使能控制，1：关闭，0：打开，并受buck使能控制 */
        unsigned char  b2_toncap_ctrl  : 2;  /* bit[3-4]: ton的rc电容档位，从00到11依次加大 */
        unsigned char  reserved        : 3;  /* bit[5-7]: reserved */
    } reg;
} PMIC_BUCK2_CTRL15_UNION;
#endif
#define PMIC_BUCK2_CTRL15_b2_vo_range_sel_START  (0)
#define PMIC_BUCK2_CTRL15_b2_vo_range_sel_END    (0)
#define PMIC_BUCK2_CTRL15_b2_code_vo_sel_START   (1)
#define PMIC_BUCK2_CTRL15_b2_code_vo_sel_END     (1)
#define PMIC_BUCK2_CTRL15_b2_regen_ctrl_START    (2)
#define PMIC_BUCK2_CTRL15_b2_regen_ctrl_END      (2)
#define PMIC_BUCK2_CTRL15_b2_toncap_ctrl_START   (3)
#define PMIC_BUCK2_CTRL15_b2_toncap_ctrl_END     (4)


/*****************************************************************************
 struct               : PMIC_BUCK2_CTRL16_UNION
 struct description   : BUCK2_CTRL16 Register structure definition
                        Address Offset:0x1047 Initial:0x07 Width:8
 register description : BUCK2控制寄存器16。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_dmd_ton         : 3;  /* bit[0-2]: buck0发生dmd时的加入导通时间量（000~111增大） */
        unsigned char  b2_dmd_off_ctrl    : 1;  /* bit[3-3]: dmd是否强制关闭，1为关闭，进入强制CCM */
        unsigned char  b2_dmd_bias_en_sel : 2;  /* bit[4-5]: <0>1,eco下先打开dmd，固定delay后打开ton；0，同时打开dmd和ton。
                                                             <1>0,500ns delay;1,1us delay */
        unsigned char  reserved           : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK2_CTRL16_UNION;
#endif
#define PMIC_BUCK2_CTRL16_b2_dmd_ton_START          (0)
#define PMIC_BUCK2_CTRL16_b2_dmd_ton_END            (2)
#define PMIC_BUCK2_CTRL16_b2_dmd_off_ctrl_START     (3)
#define PMIC_BUCK2_CTRL16_b2_dmd_off_ctrl_END       (3)
#define PMIC_BUCK2_CTRL16_b2_dmd_bias_en_sel_START  (4)
#define PMIC_BUCK2_CTRL16_b2_dmd_bias_en_sel_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK2_CTRL17_UNION
 struct description   : BUCK2_CTRL17 Register structure definition
                        Address Offset:0x1048 Initial:0x04 Width:8
 register description : BUCK2控制寄存器17。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_no_dmd_ton     : 3;  /* bit[0-2]: 不发生dmd时的加入导通时间量（000~111增大） */
        unsigned char  b2_eco_maxton_sel : 1;  /* bit[3-3]: eco下max ton选择：0,500ns；1,1us */
        unsigned char  b2_dmd_ton_shield : 1;  /* bit[4-4]: ccm进dcm时的dmd计数个数。0,4个；1,1个 */
        unsigned char  b2_dmd_ton_negcur : 3;  /* bit[5-7]: ramp down发生负dmd后强制ton的档位 */
    } reg;
} PMIC_BUCK2_CTRL17_UNION;
#endif
#define PMIC_BUCK2_CTRL17_b2_no_dmd_ton_START      (0)
#define PMIC_BUCK2_CTRL17_b2_no_dmd_ton_END        (2)
#define PMIC_BUCK2_CTRL17_b2_eco_maxton_sel_START  (3)
#define PMIC_BUCK2_CTRL17_b2_eco_maxton_sel_END    (3)
#define PMIC_BUCK2_CTRL17_b2_dmd_ton_shield_START  (4)
#define PMIC_BUCK2_CTRL17_b2_dmd_ton_shield_END    (4)
#define PMIC_BUCK2_CTRL17_b2_dmd_ton_negcur_START  (5)
#define PMIC_BUCK2_CTRL17_b2_dmd_ton_negcur_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK2_CTRL18_UNION
 struct description   : BUCK2_CTRL18 Register structure definition
                        Address Offset:0x1049 Initial:0xF1 Width:8
 register description : BUCK2控制寄存器18。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_ton_cap_sel   : 1;  /* bit[0-0]: 产生ton的rc电容选择信号。0，产生ton的rc电容减小一半 */
        unsigned char  b2_toff_sel      : 1;  /* bit[1-1]: min toff选择:0,46ns;1,23ns */
        unsigned char  b2_ssend_cot_dis : 1;  /* bit[2-2]: 正常启动速度的otp配置下不起作用。快速启动的otp配置下：0，不起作用；1，恢复正常启动速度。 */
        unsigned char  b2_sel_min_ton   : 1;  /* bit[3-3]: min ton选择:0,23ns;1,46ns */
        unsigned char  b2_ramp_sel      : 2;  /* bit[4-5]: ramp负dmd逻辑选择 */
        unsigned char  b2_ramp_ctrl_ton : 1;  /* bit[6-6]: 0, ramp时选择用最小ton;1, ramp时选择正常ton */
        unsigned char  b2_ocpsens_ctrl  : 1;  /* bit[7-7]: 轻载下降低ocp电流使能。1：使能;0,不使能 */
    } reg;
} PMIC_BUCK2_CTRL18_UNION;
#endif
#define PMIC_BUCK2_CTRL18_b2_ton_cap_sel_START    (0)
#define PMIC_BUCK2_CTRL18_b2_ton_cap_sel_END      (0)
#define PMIC_BUCK2_CTRL18_b2_toff_sel_START       (1)
#define PMIC_BUCK2_CTRL18_b2_toff_sel_END         (1)
#define PMIC_BUCK2_CTRL18_b2_ssend_cot_dis_START  (2)
#define PMIC_BUCK2_CTRL18_b2_ssend_cot_dis_END    (2)
#define PMIC_BUCK2_CTRL18_b2_sel_min_ton_START    (3)
#define PMIC_BUCK2_CTRL18_b2_sel_min_ton_END      (3)
#define PMIC_BUCK2_CTRL18_b2_ramp_sel_START       (4)
#define PMIC_BUCK2_CTRL18_b2_ramp_sel_END         (5)
#define PMIC_BUCK2_CTRL18_b2_ramp_ctrl_ton_START  (6)
#define PMIC_BUCK2_CTRL18_b2_ramp_ctrl_ton_END    (6)
#define PMIC_BUCK2_CTRL18_b2_ocpsens_ctrl_START   (7)
#define PMIC_BUCK2_CTRL18_b2_ocpsens_ctrl_END     (7)


/*****************************************************************************
 struct               : PMIC_BUCK2_CTRL19_UNION
 struct description   : BUCK2_CTRL19 Register structure definition
                        Address Offset:0x104A Initial:0x00 Width:8
 register description : BUCK2控制寄存器19。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_test_sel : 3;  /* bit[0-2]: 测试信号复用。
                                                      000：复用VDMD_TEST
                                                      001：复用S_SOFT_PULL_LOGIC
                                                      010：复用S_DMD
                                                      011：复用DMD_BIAS_EN
                                                      100：复用S_PWM
                                                      101：复用S_OCP
                                                      110~111：NA */
        unsigned char  reserved    : 5;  /* bit[3-7]: reserved */
    } reg;
} PMIC_BUCK2_CTRL19_UNION;
#endif
#define PMIC_BUCK2_CTRL19_b2_test_sel_START  (0)
#define PMIC_BUCK2_CTRL19_b2_test_sel_END    (2)


/*****************************************************************************
 struct               : PMIC_BUCK2_RESERVED0_UNION
 struct description   : BUCK2_RESERVED0 Register structure definition
                        Address Offset:0x104B Initial:0x02 Width:8
 register description : BUCK2预留配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_reserve0 : 8;  /* bit[0-7]: 预留 */
    } reg;
} PMIC_BUCK2_RESERVED0_UNION;
#endif
#define PMIC_BUCK2_RESERVED0_b2_reserve0_START  (0)
#define PMIC_BUCK2_RESERVED0_b2_reserve0_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK3_CTRL0_UNION
 struct description   : BUCK3_CTRL0 Register structure definition
                        Address Offset:0x104C Initial:0xBF Width:8
 register description : BUCK3控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_dmd_negcur_sel      : 2;  /* bit[0-1]: 负dmd的档位选择，0为低档位，1为更负档位 */
        unsigned char  b3_dmd_negcur_en       : 1;  /* bit[2-2]: dmd negcur 使能：
                                                                 0 不使能；1 使能 */
        unsigned char  b3_dmd_cmp_sel_nor     : 1;  /* bit[3-3]: 0，老DMD; 1为采用新DMD； */
        unsigned char  b3_dmd_cmp_sel_eco     : 1;  /* bit[4-4]: 0，老DMD; 1为采用新DMD； */
        unsigned char  b3_dmd_blanking_sel    : 1;  /* bit[5-5]: dmd屏蔽时间选择 */
        unsigned char  b3_dmd_bias_shield_nor : 1;  /* bit[6-6]: nor下是否分时开关，1为分时 */
        unsigned char  b3_dmd_bias_shield_eco : 1;  /* bit[7-7]: eco下是否分时开关，1为分时 */
    } reg;
} PMIC_BUCK3_CTRL0_UNION;
#endif
#define PMIC_BUCK3_CTRL0_b3_dmd_negcur_sel_START       (0)
#define PMIC_BUCK3_CTRL0_b3_dmd_negcur_sel_END         (1)
#define PMIC_BUCK3_CTRL0_b3_dmd_negcur_en_START        (2)
#define PMIC_BUCK3_CTRL0_b3_dmd_negcur_en_END          (2)
#define PMIC_BUCK3_CTRL0_b3_dmd_cmp_sel_nor_START      (3)
#define PMIC_BUCK3_CTRL0_b3_dmd_cmp_sel_nor_END        (3)
#define PMIC_BUCK3_CTRL0_b3_dmd_cmp_sel_eco_START      (4)
#define PMIC_BUCK3_CTRL0_b3_dmd_cmp_sel_eco_END        (4)
#define PMIC_BUCK3_CTRL0_b3_dmd_blanking_sel_START     (5)
#define PMIC_BUCK3_CTRL0_b3_dmd_blanking_sel_END       (5)
#define PMIC_BUCK3_CTRL0_b3_dmd_bias_shield_nor_START  (6)
#define PMIC_BUCK3_CTRL0_b3_dmd_bias_shield_nor_END    (6)
#define PMIC_BUCK3_CTRL0_b3_dmd_bias_shield_eco_START  (7)
#define PMIC_BUCK3_CTRL0_b3_dmd_bias_shield_eco_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK3_CTRL1_UNION
 struct description   : BUCK3_CTRL1 Register structure definition
                        Address Offset:0x104D Initial:0x0A Width:8
 register description : BUCK3控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_dmd_sel_eco     : 5;  /* bit[0-4]: eco模式下dmd点选择（00000~11111增大） */
        unsigned char  b3_dmd_pwmn_shield : 1;  /* bit[5-5]: dmd pwmn关闭sense管选择：
                                                             0 选择；1不选择 */
        unsigned char  reserved           : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK3_CTRL1_UNION;
#endif
#define PMIC_BUCK3_CTRL1_b3_dmd_sel_eco_START      (0)
#define PMIC_BUCK3_CTRL1_b3_dmd_sel_eco_END        (4)
#define PMIC_BUCK3_CTRL1_b3_dmd_pwmn_shield_START  (5)
#define PMIC_BUCK3_CTRL1_b3_dmd_pwmn_shield_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK3_CTRL2_UNION
 struct description   : BUCK3_CTRL2 Register structure definition
                        Address Offset:0x104E Initial:0x14 Width:8
 register description : BUCK3控制寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_dmdcmp_pull : 1;  /* bit[0-0]: eco下是否上拉保持点，0为不上拉 */
        unsigned char  b3_dmd_test    : 1;  /* bit[1-1]: dmd test使能 */
        unsigned char  b3_dmd_sel_nor : 5;  /* bit[2-6]: <4:0>b dmd点选择（00000~11111增大） */
        unsigned char  reserved       : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK3_CTRL2_UNION;
#endif
#define PMIC_BUCK3_CTRL2_b3_dmdcmp_pull_START  (0)
#define PMIC_BUCK3_CTRL2_b3_dmdcmp_pull_END    (0)
#define PMIC_BUCK3_CTRL2_b3_dmd_test_START     (1)
#define PMIC_BUCK3_CTRL2_b3_dmd_test_END       (1)
#define PMIC_BUCK3_CTRL2_b3_dmd_sel_nor_START  (2)
#define PMIC_BUCK3_CTRL2_b3_dmd_sel_nor_END    (6)


/*****************************************************************************
 struct               : PMIC_BUCK3_CTRL3_UNION
 struct description   : BUCK3_CTRL3 Register structure definition
                        Address Offset:0x104F Initial:0x3A Width:8
 register description : BUCK3控制寄存器3。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_pwr_drvnonlinear_ctrl : 1;  /* bit[0-0]: 是否开启非线性驱动。0，不使能；1，使能 */
        unsigned char  b3_pwr_drvngp_sel        : 3;  /* bit[1-3]: NG上拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  b3_pwr_drvngn_sel        : 3;  /* bit[4-6]: NG下拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  reserved                 : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK3_CTRL3_UNION;
#endif
#define PMIC_BUCK3_CTRL3_b3_pwr_drvnonlinear_ctrl_START  (0)
#define PMIC_BUCK3_CTRL3_b3_pwr_drvnonlinear_ctrl_END    (0)
#define PMIC_BUCK3_CTRL3_b3_pwr_drvngp_sel_START         (1)
#define PMIC_BUCK3_CTRL3_b3_pwr_drvngp_sel_END           (3)
#define PMIC_BUCK3_CTRL3_b3_pwr_drvngn_sel_START         (4)
#define PMIC_BUCK3_CTRL3_b3_pwr_drvngn_sel_END           (6)


/*****************************************************************************
 struct               : PMIC_BUCK3_CTRL4_UNION
 struct description   : BUCK3_CTRL4 Register structure definition
                        Address Offset:0x1050 Initial:0x1C Width:8
 register description : BUCK3控制寄存器4。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_pwr_drvpgp_ccm_sel : 3;  /* bit[0-2]: CCM模式下PG上拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  b3_pwr_drvpgn_sel     : 3;  /* bit[3-5]: PG下拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  reserved              : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK3_CTRL4_UNION;
#endif
#define PMIC_BUCK3_CTRL4_b3_pwr_drvpgp_ccm_sel_START  (0)
#define PMIC_BUCK3_CTRL4_b3_pwr_drvpgp_ccm_sel_END    (2)
#define PMIC_BUCK3_CTRL4_b3_pwr_drvpgn_sel_START      (3)
#define PMIC_BUCK3_CTRL4_b3_pwr_drvpgn_sel_END        (5)


/*****************************************************************************
 struct               : PMIC_BUCK3_CTRL5_UNION
 struct description   : BUCK3_CTRL5 Register structure definition
                        Address Offset:0x1051 Initial:0xA0 Width:8
 register description : BUCK3控制寄存器5。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_pwr_dtp2n_delay_ctrl : 1;  /* bit[0-0]: PTN延时死区方案选择选择；1;使能延时死区方案 0:不使能延时死区方案 */
        unsigned char  b3_pwr_dtn2p_sel        : 2;  /* bit[1-2]: NTP延时死区方案档位选择，00:0ns 01:0.5ns 10:1ns 11:1.5ns */
        unsigned char  b3_pwr_dtn2p_delay_ctrl : 1;  /* bit[3-3]: NTP延时死区方案选择；1:使能延时死区方案 0:不使能延时死区方案 */
        unsigned char  b3_pwr_dt_offlatch_sel  : 1;  /* bit[4-4]: 交叉死区方案额外延时选择，0:不额外延迟 1:额外延迟5ns */
        unsigned char  b3_pwr_drvpgp_dcm_sel   : 3;  /* bit[5-7]: DCM模式下PG上拉驱动能力调节（000~111增加驱动能力） */
    } reg;
} PMIC_BUCK3_CTRL5_UNION;
#endif
#define PMIC_BUCK3_CTRL5_b3_pwr_dtp2n_delay_ctrl_START  (0)
#define PMIC_BUCK3_CTRL5_b3_pwr_dtp2n_delay_ctrl_END    (0)
#define PMIC_BUCK3_CTRL5_b3_pwr_dtn2p_sel_START         (1)
#define PMIC_BUCK3_CTRL5_b3_pwr_dtn2p_sel_END           (2)
#define PMIC_BUCK3_CTRL5_b3_pwr_dtn2p_delay_ctrl_START  (3)
#define PMIC_BUCK3_CTRL5_b3_pwr_dtn2p_delay_ctrl_END    (3)
#define PMIC_BUCK3_CTRL5_b3_pwr_dt_offlatch_sel_START   (4)
#define PMIC_BUCK3_CTRL5_b3_pwr_dt_offlatch_sel_END     (4)
#define PMIC_BUCK3_CTRL5_b3_pwr_drvpgp_dcm_sel_START    (5)
#define PMIC_BUCK3_CTRL5_b3_pwr_drvpgp_dcm_sel_END      (7)


/*****************************************************************************
 struct               : PMIC_BUCK3_CTRL6_UNION
 struct description   : BUCK3_CTRL6 Register structure definition
                        Address Offset:0x1052 Initial:0x19 Width:8
 register description : BUCK3控制寄存器6。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_pwr_dtp2n_sel        : 2;  /* bit[0-1]: PTN延时死区方案档位选择，00:0.5ns 01:1ns 10:2ns 11:3.5ns */
        unsigned char  b3_pwr_dtp2n_lxdet_ctrl : 1;  /* bit[2-2]: PTN LX检测死区方案选择；1:使能LX检测方案 0:不使能LX检测方案 */
        unsigned char  b3_vofb_cap_sel         : 2;  /* bit[3-4]: FB到VO之间增加电容，默认为11，电容全接入，00为都不接入 */
        unsigned char  reserved                : 3;  /* bit[5-7]: reserved */
    } reg;
} PMIC_BUCK3_CTRL6_UNION;
#endif
#define PMIC_BUCK3_CTRL6_b3_pwr_dtp2n_sel_START         (0)
#define PMIC_BUCK3_CTRL6_b3_pwr_dtp2n_sel_END           (1)
#define PMIC_BUCK3_CTRL6_b3_pwr_dtp2n_lxdet_ctrl_START  (2)
#define PMIC_BUCK3_CTRL6_b3_pwr_dtp2n_lxdet_ctrl_END    (2)
#define PMIC_BUCK3_CTRL6_b3_vofb_cap_sel_START          (3)
#define PMIC_BUCK3_CTRL6_b3_vofb_cap_sel_END            (4)


/*****************************************************************************
 struct               : PMIC_BUCK3_CTRL7_UNION
 struct description   : BUCK3_CTRL7 Register structure definition
                        Address Offset:0x1053 Initial:0xCF Width:8
 register description : BUCK3控制寄存器7。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_ramp_cap_shield : 1;  /* bit[0-0]: ramp up过程中最高码值翻转时是否增加去抖功能，1为增加 */
        unsigned char  b3_ramp_cap_sel    : 2;  /* bit[1-2]: ramp up过程最高码值跳变时，去抖电容选择。00,2个电容；01,4个电容；10, 6个电容；11,8个电容。 */
        unsigned char  b3_adj_rlx         : 5;  /* bit[3-7]: LX反馈滤波电阻调节（11111：电阻全不接入，00000：电阻全接入） */
    } reg;
} PMIC_BUCK3_CTRL7_UNION;
#endif
#define PMIC_BUCK3_CTRL7_b3_ramp_cap_shield_START  (0)
#define PMIC_BUCK3_CTRL7_b3_ramp_cap_shield_END    (0)
#define PMIC_BUCK3_CTRL7_b3_ramp_cap_sel_START     (1)
#define PMIC_BUCK3_CTRL7_b3_ramp_cap_sel_END       (2)
#define PMIC_BUCK3_CTRL7_b3_adj_rlx_START          (3)
#define PMIC_BUCK3_CTRL7_b3_adj_rlx_END            (7)


/*****************************************************************************
 struct               : PMIC_BUCK3_CTRL8_UNION
 struct description   : BUCK3_CTRL8 Register structure definition
                        Address Offset:0x1054 Initial:0x14 Width:8
 register description : BUCK3控制寄存器8。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_cmp_add_0p5u : 1;  /* bit[0-0]: 比较器偏置电流是否增加0.5uA，1增加0.5uA，0：不增加，默认值0 */
        unsigned char  b3_bias_reg_sel : 1;  /* bit[1-1]: 非ECO模式下，是否增加0.5uA电流
                                                          0：reg 使用0.5uA偏置，1：reg使用1uA电流 */
        unsigned char  b3_bias_ocp_sel : 3;  /* bit[2-4]: ocp 电流选择:
                                                          <0>：0 ：增加0.25uA 电流，1：不增加0.25uA电流
                                                          <1>：0 ：增加0.25uA 电流，1：不增加0.25uA电流
                                                          <2>：0 ：增加0.25uA 电流，1：不增加0.25uA电流 */
        unsigned char  b3_bias_dmd_sel : 1;  /* bit[5-5]: dmd 偏置电流选择
                                                          1：增加0.5uA电流，0： 不增加0.5uA电流 */
        unsigned char  reserved        : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK3_CTRL8_UNION;
#endif
#define PMIC_BUCK3_CTRL8_b3_cmp_add_0p5u_START  (0)
#define PMIC_BUCK3_CTRL8_b3_cmp_add_0p5u_END    (0)
#define PMIC_BUCK3_CTRL8_b3_bias_reg_sel_START  (1)
#define PMIC_BUCK3_CTRL8_b3_bias_reg_sel_END    (1)
#define PMIC_BUCK3_CTRL8_b3_bias_ocp_sel_START  (2)
#define PMIC_BUCK3_CTRL8_b3_bias_ocp_sel_END    (4)
#define PMIC_BUCK3_CTRL8_b3_bias_dmd_sel_START  (5)
#define PMIC_BUCK3_CTRL8_b3_bias_dmd_sel_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK3_CTRL9_UNION
 struct description   : BUCK3_CTRL9 Register structure definition
                        Address Offset:0x1055 Initial:0x67 Width:8
 register description : BUCK3控制寄存器9。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_dmd_ib_reduce_eco : 1;  /* bit[0-0]: dmd 模块在eco 偏置电流是否减小，1 为不见半，0 为减半 */
        unsigned char  b3_dmd_eco_cur       : 1;  /* bit[1-1]: dmd 模块在eco下偏置电流减半的控制选择，1 选择dmd_ib_reduce_eco寄存器控制，0 为内部逻辑控制 */
        unsigned char  b3_cmp_ibias_volow   : 1;  /* bit[2-2]: 0：低输出的时候，不增加0.5uA，1：增加0.5uA电流（同时受控输出电压高低和b1_cmp_bias<2>） */
        unsigned char  b3_cmp_eco_sel       : 1;  /* bit[3-3]: cmp 模块在eco 模式下是否关闭<3:1>的电流偏置，1则不关闭，0则随ECO关闭<3:1>路偏置 */
        unsigned char  b3_cmp_bias          : 4;  /* bit[4-7]: b <0>比较器偏置电流调节,不受eco控制0： 增加0.5uA，1：不增加0.5uA
                                                                b<3:1> 比较器偏置电流调节，受eco控制：
                                                               <1>：0：增加0.25uA，1：不增加0.25uA
                                                               <3>：0：不增加1uA，1：增加1uA
                                                               <2>：0：增加0.5uA，1：当输出低电压且b0_cmp_ibias_volow为1 的时候，增加0.5uA，否则不增加0.5uA */
    } reg;
} PMIC_BUCK3_CTRL9_UNION;
#endif
#define PMIC_BUCK3_CTRL9_b3_dmd_ib_reduce_eco_START  (0)
#define PMIC_BUCK3_CTRL9_b3_dmd_ib_reduce_eco_END    (0)
#define PMIC_BUCK3_CTRL9_b3_dmd_eco_cur_START        (1)
#define PMIC_BUCK3_CTRL9_b3_dmd_eco_cur_END          (1)
#define PMIC_BUCK3_CTRL9_b3_cmp_ibias_volow_START    (2)
#define PMIC_BUCK3_CTRL9_b3_cmp_ibias_volow_END      (2)
#define PMIC_BUCK3_CTRL9_b3_cmp_eco_sel_START        (3)
#define PMIC_BUCK3_CTRL9_b3_cmp_eco_sel_END          (3)
#define PMIC_BUCK3_CTRL9_b3_cmp_bias_START           (4)
#define PMIC_BUCK3_CTRL9_b3_cmp_bias_END             (7)


/*****************************************************************************
 struct               : PMIC_BUCK3_CTRL10_UNION
 struct description   : BUCK3_CTRL10 Register structure definition
                        Address Offset:0x1056 Initial:0x09 Width:8
 register description : BUCK3控制寄存器10。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_rampamp_ibias_sel : 1;  /* bit[0-0]: 快速ramp buffer偏置电流，0:低时输出1uA电流，1：高时输出2uA电流 */
        unsigned char  b3_eco_i_sel         : 1;  /* bit[1-1]: ibias在eco下整体减半使能。0，使能；1，不使能 */
        unsigned char  b3_regout_c_sel      : 1;  /* bit[2-2]: 是否使能EA输出到地的 滤波电容，1使能，0不使能 */
        unsigned char  b3_cmp_tailbias_sel  : 3;  /* bit[3-5]: 比较器电流档位选择 00~11比较器电流依次增加,<2>=1，bias电流增大一个大档位 */
        unsigned char  reserved             : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK3_CTRL10_UNION;
#endif
#define PMIC_BUCK3_CTRL10_b3_rampamp_ibias_sel_START  (0)
#define PMIC_BUCK3_CTRL10_b3_rampamp_ibias_sel_END    (0)
#define PMIC_BUCK3_CTRL10_b3_eco_i_sel_START          (1)
#define PMIC_BUCK3_CTRL10_b3_eco_i_sel_END            (1)
#define PMIC_BUCK3_CTRL10_b3_regout_c_sel_START       (2)
#define PMIC_BUCK3_CTRL10_b3_regout_c_sel_END         (2)
#define PMIC_BUCK3_CTRL10_b3_cmp_tailbias_sel_START   (3)
#define PMIC_BUCK3_CTRL10_b3_cmp_tailbias_sel_END     (5)


/*****************************************************************************
 struct               : PMIC_BUCK3_CTRL11_UNION
 struct description   : BUCK3_CTRL11 Register structure definition
                        Address Offset:0x1057 Initial:0x83 Width:8
 register description : BUCK3控制寄存器11。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_reg_dr          : 3;  /* bit[0-2]: buck内部regulator电阻，用于调节regulator箝位精度范围 */
        unsigned char  b3_rampup_unitgain : 1;  /* bit[3-3]: rampup过程将buffer配置成单位增益 */
        unsigned char  b3_rampdn_unitgain : 1;  /* bit[4-4]: rampdown过程将buffer配置成单位增益 */
        unsigned char  b3_low_reg_r_ctrl  : 1;  /* bit[5-5]: 低输出电压下，积分器电阻是否增大选择 */
        unsigned char  b3_eabias_sel      : 1;  /* bit[6-6]: ea偏置电流选择。0，eabias buffer产生；1，ibias */
        unsigned char  b3_ampbias_sel     : 1;  /* bit[7-7]: buffer下拉电流调节，优化AC特性 */
    } reg;
} PMIC_BUCK3_CTRL11_UNION;
#endif
#define PMIC_BUCK3_CTRL11_b3_reg_dr_START           (0)
#define PMIC_BUCK3_CTRL11_b3_reg_dr_END             (2)
#define PMIC_BUCK3_CTRL11_b3_rampup_unitgain_START  (3)
#define PMIC_BUCK3_CTRL11_b3_rampup_unitgain_END    (3)
#define PMIC_BUCK3_CTRL11_b3_rampdn_unitgain_START  (4)
#define PMIC_BUCK3_CTRL11_b3_rampdn_unitgain_END    (4)
#define PMIC_BUCK3_CTRL11_b3_low_reg_r_ctrl_START   (5)
#define PMIC_BUCK3_CTRL11_b3_low_reg_r_ctrl_END     (5)
#define PMIC_BUCK3_CTRL11_b3_eabias_sel_START       (6)
#define PMIC_BUCK3_CTRL11_b3_eabias_sel_END         (6)
#define PMIC_BUCK3_CTRL11_b3_ampbias_sel_START      (7)
#define PMIC_BUCK3_CTRL11_b3_ampbias_sel_END        (7)


/*****************************************************************************
 struct               : PMIC_BUCK3_CTRL12_UNION
 struct description   : BUCK3_CTRL12 Register structure definition
                        Address Offset:0x1058 Initial:0x64 Width:8
 register description : BUCK3控制寄存器12。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_regop_c     : 1;  /* bit[0-0]: buck6内部regulator OP输出电容，用于调节OP的slew-rate。 */
        unsigned char  b3_reg_zero_en : 1;  /* bit[1-1]: ramp下是否需要开启输出前馈 */
        unsigned char  b3_reg_r       : 2;  /* bit[2-3]: 内部regulator电阻，用于调节regulator带宽，00-11增加带宽 */
        unsigned char  b3_reg_en      : 1;  /* bit[4-4]: reserved */
        unsigned char  b3_reg_dr_ramp : 3;  /* bit[5-7]: ramp下buck内部regulator电阻，用于调节regulator箝位精度范围 */
    } reg;
} PMIC_BUCK3_CTRL12_UNION;
#endif
#define PMIC_BUCK3_CTRL12_b3_regop_c_START      (0)
#define PMIC_BUCK3_CTRL12_b3_regop_c_END        (0)
#define PMIC_BUCK3_CTRL12_b3_reg_zero_en_START  (1)
#define PMIC_BUCK3_CTRL12_b3_reg_zero_en_END    (1)
#define PMIC_BUCK3_CTRL12_b3_reg_r_START        (2)
#define PMIC_BUCK3_CTRL12_b3_reg_r_END          (3)
#define PMIC_BUCK3_CTRL12_b3_reg_en_START       (4)
#define PMIC_BUCK3_CTRL12_b3_reg_en_END         (4)
#define PMIC_BUCK3_CTRL12_b3_reg_dr_ramp_START  (5)
#define PMIC_BUCK3_CTRL12_b3_reg_dr_ramp_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK3_CTRL13_UNION
 struct description   : BUCK3_CTRL13 Register structure definition
                        Address Offset:0x1059 Initial:0x55 Width:8
 register description : BUCK3控制寄存器13。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_ocp_sel         : 2;  /* bit[0-1]: buck ocp档位选择，ocp点<1:0> 档位选择 00~11变大 */
        unsigned char  b3_ocp_middrv_sel  : 2;  /* bit[2-3]: 小ocp档位选择，00-11变大 */
        unsigned char  b3_ocp_middrv_ctrl : 1;  /* bit[4-4]: 是否屏蔽小ocp以下负载，驱动加强，0为屏蔽 */
        unsigned char  b3_ocp_delay       : 1;  /* bit[5-5]: ocp屏蔽时间延长15ns信号（0：不延长，1：延长） */
        unsigned char  b3_ocp_counter_sel : 2;  /* bit[6-7]: ocp上报周期调整 */
    } reg;
} PMIC_BUCK3_CTRL13_UNION;
#endif
#define PMIC_BUCK3_CTRL13_b3_ocp_sel_START          (0)
#define PMIC_BUCK3_CTRL13_b3_ocp_sel_END            (1)
#define PMIC_BUCK3_CTRL13_b3_ocp_middrv_sel_START   (2)
#define PMIC_BUCK3_CTRL13_b3_ocp_middrv_sel_END     (3)
#define PMIC_BUCK3_CTRL13_b3_ocp_middrv_ctrl_START  (4)
#define PMIC_BUCK3_CTRL13_b3_ocp_middrv_ctrl_END    (4)
#define PMIC_BUCK3_CTRL13_b3_ocp_delay_START        (5)
#define PMIC_BUCK3_CTRL13_b3_ocp_delay_END          (5)
#define PMIC_BUCK3_CTRL13_b3_ocp_counter_sel_START  (6)
#define PMIC_BUCK3_CTRL13_b3_ocp_counter_sel_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK3_CTRL14_UNION
 struct description   : BUCK3_CTRL14 Register structure definition
                        Address Offset:0x105A Initial:0x1C Width:8
 register description : BUCK3控制寄存器14。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_pocp_offset_trim_en : 2;  /* bit[0-1]: 用于trim pocp比较器offset 0:disable 1:enable */
        unsigned char  b3_ocpblanktime_sel    : 1;  /* bit[2-2]: ocp blanking time选择 0,15ns；1,30ns */
        unsigned char  b3_ocpbias_ctrl        : 1;  /* bit[3-3]: 默认为1，dmd时减少ocp的比较器电流，0为不减少 */
        unsigned char  b3_ocp_toff            : 2;  /* bit[4-5]: buck发生ocp时最小关断时间量 （00~11增大） */
        unsigned char  b3_short_ref_ctrl      : 1;  /* bit[6-6]: 低压输出buck在输出小于0.5V时是否将SCP阈值由0.23V切到0.15V，1：不切换，0：切换 */
        unsigned char  reserved               : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK3_CTRL14_UNION;
#endif
#define PMIC_BUCK3_CTRL14_b3_pocp_offset_trim_en_START  (0)
#define PMIC_BUCK3_CTRL14_b3_pocp_offset_trim_en_END    (1)
#define PMIC_BUCK3_CTRL14_b3_ocpblanktime_sel_START     (2)
#define PMIC_BUCK3_CTRL14_b3_ocpblanktime_sel_END       (2)
#define PMIC_BUCK3_CTRL14_b3_ocpbias_ctrl_START         (3)
#define PMIC_BUCK3_CTRL14_b3_ocpbias_ctrl_END           (3)
#define PMIC_BUCK3_CTRL14_b3_ocp_toff_START             (4)
#define PMIC_BUCK3_CTRL14_b3_ocp_toff_END               (5)
#define PMIC_BUCK3_CTRL14_b3_short_ref_ctrl_START       (6)
#define PMIC_BUCK3_CTRL14_b3_short_ref_ctrl_END         (6)


/*****************************************************************************
 struct               : PMIC_BUCK3_CTRL15_UNION
 struct description   : BUCK3_CTRL15 Register structure definition
                        Address Offset:0x105B Initial:0x10 Width:8
 register description : BUCK3控制寄存器15。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_vo_range_sel : 1;  /* bit[0-0]: 0,选择旧的vo范围；1，选择新的vo范围。 */
        unsigned char  b3_code_vo_sel  : 1;  /* bit[1-1]: 最低vo时，是否选择多减一档ton，0为多减 */
        unsigned char  b3_regen_ctrl   : 1;  /* bit[2-2]: reg_enhance使能控制，1：关闭，0：打开，并受buck使能控制 */
        unsigned char  b3_toncap_ctrl  : 2;  /* bit[3-4]: ton的rc电容档位，从00到11依次加大 */
        unsigned char  reserved        : 3;  /* bit[5-7]: reserved */
    } reg;
} PMIC_BUCK3_CTRL15_UNION;
#endif
#define PMIC_BUCK3_CTRL15_b3_vo_range_sel_START  (0)
#define PMIC_BUCK3_CTRL15_b3_vo_range_sel_END    (0)
#define PMIC_BUCK3_CTRL15_b3_code_vo_sel_START   (1)
#define PMIC_BUCK3_CTRL15_b3_code_vo_sel_END     (1)
#define PMIC_BUCK3_CTRL15_b3_regen_ctrl_START    (2)
#define PMIC_BUCK3_CTRL15_b3_regen_ctrl_END      (2)
#define PMIC_BUCK3_CTRL15_b3_toncap_ctrl_START   (3)
#define PMIC_BUCK3_CTRL15_b3_toncap_ctrl_END     (4)


/*****************************************************************************
 struct               : PMIC_BUCK3_CTRL16_UNION
 struct description   : BUCK3_CTRL16 Register structure definition
                        Address Offset:0x105C Initial:0x07 Width:8
 register description : BUCK3控制寄存器16。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_dmd_ton         : 3;  /* bit[0-2]: buck0发生dmd时的加入导通时间量（000~111增大） */
        unsigned char  b3_dmd_off_ctrl    : 1;  /* bit[3-3]: dmd是否强制关闭，1为关闭，进入强制CCM */
        unsigned char  b3_dmd_bias_en_sel : 2;  /* bit[4-5]: <0>1,eco下先打开dmd，固定delay后打开ton；0，同时打开dmd和ton。
                                                             <1>0,500ns delay;1,1us delay */
        unsigned char  reserved           : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK3_CTRL16_UNION;
#endif
#define PMIC_BUCK3_CTRL16_b3_dmd_ton_START          (0)
#define PMIC_BUCK3_CTRL16_b3_dmd_ton_END            (2)
#define PMIC_BUCK3_CTRL16_b3_dmd_off_ctrl_START     (3)
#define PMIC_BUCK3_CTRL16_b3_dmd_off_ctrl_END       (3)
#define PMIC_BUCK3_CTRL16_b3_dmd_bias_en_sel_START  (4)
#define PMIC_BUCK3_CTRL16_b3_dmd_bias_en_sel_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK3_CTRL17_UNION
 struct description   : BUCK3_CTRL17 Register structure definition
                        Address Offset:0x105D Initial:0x04 Width:8
 register description : BUCK3控制寄存器17。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_no_dmd_ton     : 3;  /* bit[0-2]: 不发生dmd时的加入导通时间量（000~111增大） */
        unsigned char  b3_eco_maxton_sel : 1;  /* bit[3-3]: eco下max ton选择：0,500ns；1,1us */
        unsigned char  b3_dmd_ton_shield : 1;  /* bit[4-4]: ccm进dcm时的dmd计数个数。0,4个；1,1个 */
        unsigned char  b3_dmd_ton_negcur : 3;  /* bit[5-7]: ramp down发生负dmd后强制ton的档位 */
    } reg;
} PMIC_BUCK3_CTRL17_UNION;
#endif
#define PMIC_BUCK3_CTRL17_b3_no_dmd_ton_START      (0)
#define PMIC_BUCK3_CTRL17_b3_no_dmd_ton_END        (2)
#define PMIC_BUCK3_CTRL17_b3_eco_maxton_sel_START  (3)
#define PMIC_BUCK3_CTRL17_b3_eco_maxton_sel_END    (3)
#define PMIC_BUCK3_CTRL17_b3_dmd_ton_shield_START  (4)
#define PMIC_BUCK3_CTRL17_b3_dmd_ton_shield_END    (4)
#define PMIC_BUCK3_CTRL17_b3_dmd_ton_negcur_START  (5)
#define PMIC_BUCK3_CTRL17_b3_dmd_ton_negcur_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK3_CTRL18_UNION
 struct description   : BUCK3_CTRL18 Register structure definition
                        Address Offset:0x105E Initial:0xF1 Width:8
 register description : BUCK3控制寄存器18。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_ton_cap_sel   : 1;  /* bit[0-0]: 产生ton的rc电容选择信号。0，产生ton的rc电容减小一半 */
        unsigned char  b3_toff_sel      : 1;  /* bit[1-1]: min toff选择:0,46ns;1,23ns */
        unsigned char  b3_ssend_cot_dis : 1;  /* bit[2-2]: 正常启动速度的otp配置下不起作用。快速启动的otp配置下：0，不起作用；1，恢复正常启动速度。 */
        unsigned char  b3_sel_min_ton   : 1;  /* bit[3-3]: min ton选择:0,23ns;1,46ns */
        unsigned char  b3_ramp_sel      : 2;  /* bit[4-5]: ramp负dmd逻辑选择 */
        unsigned char  b3_ramp_ctrl_ton : 1;  /* bit[6-6]: 0, ramp时选择用最小ton;1, ramp时选择正常ton */
        unsigned char  b3_ocpsens_ctrl  : 1;  /* bit[7-7]: 轻载下降低ocp电流使能。1：使能;0,不使能 */
    } reg;
} PMIC_BUCK3_CTRL18_UNION;
#endif
#define PMIC_BUCK3_CTRL18_b3_ton_cap_sel_START    (0)
#define PMIC_BUCK3_CTRL18_b3_ton_cap_sel_END      (0)
#define PMIC_BUCK3_CTRL18_b3_toff_sel_START       (1)
#define PMIC_BUCK3_CTRL18_b3_toff_sel_END         (1)
#define PMIC_BUCK3_CTRL18_b3_ssend_cot_dis_START  (2)
#define PMIC_BUCK3_CTRL18_b3_ssend_cot_dis_END    (2)
#define PMIC_BUCK3_CTRL18_b3_sel_min_ton_START    (3)
#define PMIC_BUCK3_CTRL18_b3_sel_min_ton_END      (3)
#define PMIC_BUCK3_CTRL18_b3_ramp_sel_START       (4)
#define PMIC_BUCK3_CTRL18_b3_ramp_sel_END         (5)
#define PMIC_BUCK3_CTRL18_b3_ramp_ctrl_ton_START  (6)
#define PMIC_BUCK3_CTRL18_b3_ramp_ctrl_ton_END    (6)
#define PMIC_BUCK3_CTRL18_b3_ocpsens_ctrl_START   (7)
#define PMIC_BUCK3_CTRL18_b3_ocpsens_ctrl_END     (7)


/*****************************************************************************
 struct               : PMIC_BUCK3_CTRL19_UNION
 struct description   : BUCK3_CTRL19 Register structure definition
                        Address Offset:0x105F Initial:0x00 Width:8
 register description : BUCK3控制寄存器19。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_test_sel : 3;  /* bit[0-2]: 测试信号复用。
                                                      000：复用VDMD_TEST
                                                      001：复用S_SOFT_PULL_LOGIC
                                                      010：复用S_DMD
                                                      011：复用DMD_BIAS_EN
                                                      100：复用S_PWM
                                                      101：复用S_OCP
                                                      110~111：NA */
        unsigned char  reserved    : 5;  /* bit[3-7]: reserved */
    } reg;
} PMIC_BUCK3_CTRL19_UNION;
#endif
#define PMIC_BUCK3_CTRL19_b3_test_sel_START  (0)
#define PMIC_BUCK3_CTRL19_b3_test_sel_END    (2)


/*****************************************************************************
 struct               : PMIC_BUCK3_RESERVED0_UNION
 struct description   : BUCK3_RESERVED0 Register structure definition
                        Address Offset:0x1060 Initial:0x02 Width:8
 register description : BUCK3预留配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_reserve0 : 8;  /* bit[0-7]: 预留 */
    } reg;
} PMIC_BUCK3_RESERVED0_UNION;
#endif
#define PMIC_BUCK3_RESERVED0_b3_reserve0_START  (0)
#define PMIC_BUCK3_RESERVED0_b3_reserve0_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK5_CTRL0_UNION
 struct description   : BUCK5_CTRL0 Register structure definition
                        Address Offset:0x1061 Initial:0xBF Width:8
 register description : BUCK5控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b5_dmd_negcur_sel      : 2;  /* bit[0-1]: 负dmd的档位选择，0为低档位，1为更负档位 */
        unsigned char  b5_dmd_negcur_en       : 1;  /* bit[2-2]: dmd negcur 使能：
                                                                 0 不使能；1 使能 */
        unsigned char  b5_dmd_cmp_sel_nor     : 1;  /* bit[3-3]: 0，老DMD; 1为采用新DMD； */
        unsigned char  b5_dmd_cmp_sel_eco     : 1;  /* bit[4-4]: 0，老DMD; 1为采用新DMD； */
        unsigned char  b5_dmd_blanking_sel    : 1;  /* bit[5-5]: dmd屏蔽时间选择 */
        unsigned char  b5_dmd_bias_shield_nor : 1;  /* bit[6-6]: nor下是否分时开关，1为分时 */
        unsigned char  b5_dmd_bias_shield_eco : 1;  /* bit[7-7]: eco下是否分时开关，1为分时 */
    } reg;
} PMIC_BUCK5_CTRL0_UNION;
#endif
#define PMIC_BUCK5_CTRL0_b5_dmd_negcur_sel_START       (0)
#define PMIC_BUCK5_CTRL0_b5_dmd_negcur_sel_END         (1)
#define PMIC_BUCK5_CTRL0_b5_dmd_negcur_en_START        (2)
#define PMIC_BUCK5_CTRL0_b5_dmd_negcur_en_END          (2)
#define PMIC_BUCK5_CTRL0_b5_dmd_cmp_sel_nor_START      (3)
#define PMIC_BUCK5_CTRL0_b5_dmd_cmp_sel_nor_END        (3)
#define PMIC_BUCK5_CTRL0_b5_dmd_cmp_sel_eco_START      (4)
#define PMIC_BUCK5_CTRL0_b5_dmd_cmp_sel_eco_END        (4)
#define PMIC_BUCK5_CTRL0_b5_dmd_blanking_sel_START     (5)
#define PMIC_BUCK5_CTRL0_b5_dmd_blanking_sel_END       (5)
#define PMIC_BUCK5_CTRL0_b5_dmd_bias_shield_nor_START  (6)
#define PMIC_BUCK5_CTRL0_b5_dmd_bias_shield_nor_END    (6)
#define PMIC_BUCK5_CTRL0_b5_dmd_bias_shield_eco_START  (7)
#define PMIC_BUCK5_CTRL0_b5_dmd_bias_shield_eco_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK5_CTRL1_UNION
 struct description   : BUCK5_CTRL1 Register structure definition
                        Address Offset:0x1062 Initial:0x0A Width:8
 register description : BUCK5控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b5_dmd_sel_eco     : 5;  /* bit[0-4]: eco模式下dmd点选择（00000~11111增大） */
        unsigned char  b5_dmd_pwmn_shield : 1;  /* bit[5-5]: dmd pwmn关闭sense管选择：
                                                             0 选择；1不选择 */
        unsigned char  reserved           : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK5_CTRL1_UNION;
#endif
#define PMIC_BUCK5_CTRL1_b5_dmd_sel_eco_START      (0)
#define PMIC_BUCK5_CTRL1_b5_dmd_sel_eco_END        (4)
#define PMIC_BUCK5_CTRL1_b5_dmd_pwmn_shield_START  (5)
#define PMIC_BUCK5_CTRL1_b5_dmd_pwmn_shield_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK5_CTRL2_UNION
 struct description   : BUCK5_CTRL2 Register structure definition
                        Address Offset:0x1063 Initial:0x14 Width:8
 register description : BUCK5控制寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b5_dmdcmp_pull : 1;  /* bit[0-0]: eco下是否上拉保持点，0为不上拉 */
        unsigned char  b5_dmd_test    : 1;  /* bit[1-1]: dmd test使能 */
        unsigned char  b5_dmd_sel_nor : 5;  /* bit[2-6]: <4:0>b dmd点选择（00000~11111增大） */
        unsigned char  reserved       : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK5_CTRL2_UNION;
#endif
#define PMIC_BUCK5_CTRL2_b5_dmdcmp_pull_START  (0)
#define PMIC_BUCK5_CTRL2_b5_dmdcmp_pull_END    (0)
#define PMIC_BUCK5_CTRL2_b5_dmd_test_START     (1)
#define PMIC_BUCK5_CTRL2_b5_dmd_test_END       (1)
#define PMIC_BUCK5_CTRL2_b5_dmd_sel_nor_START  (2)
#define PMIC_BUCK5_CTRL2_b5_dmd_sel_nor_END    (6)


/*****************************************************************************
 struct               : PMIC_BUCK5_CTRL3_UNION
 struct description   : BUCK5_CTRL3 Register structure definition
                        Address Offset:0x1064 Initial:0x3A Width:8
 register description : BUCK5控制寄存器3。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b5_pwr_drvnonlinear_ctrl : 1;  /* bit[0-0]: 是否开启非线性驱动。0，不使能；1，使能 */
        unsigned char  b5_pwr_drvngp_sel        : 3;  /* bit[1-3]: NG上拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  b5_pwr_drvngn_sel        : 3;  /* bit[4-6]: NG下拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  reserved                 : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK5_CTRL3_UNION;
#endif
#define PMIC_BUCK5_CTRL3_b5_pwr_drvnonlinear_ctrl_START  (0)
#define PMIC_BUCK5_CTRL3_b5_pwr_drvnonlinear_ctrl_END    (0)
#define PMIC_BUCK5_CTRL3_b5_pwr_drvngp_sel_START         (1)
#define PMIC_BUCK5_CTRL3_b5_pwr_drvngp_sel_END           (3)
#define PMIC_BUCK5_CTRL3_b5_pwr_drvngn_sel_START         (4)
#define PMIC_BUCK5_CTRL3_b5_pwr_drvngn_sel_END           (6)


/*****************************************************************************
 struct               : PMIC_BUCK5_CTRL4_UNION
 struct description   : BUCK5_CTRL4 Register structure definition
                        Address Offset:0x1065 Initial:0x1C Width:8
 register description : BUCK5控制寄存器4。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b5_pwr_drvpgp_ccm_sel : 3;  /* bit[0-2]: CCM模式下PG上拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  b5_pwr_drvpgn_sel     : 3;  /* bit[3-5]: PG下拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  reserved              : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK5_CTRL4_UNION;
#endif
#define PMIC_BUCK5_CTRL4_b5_pwr_drvpgp_ccm_sel_START  (0)
#define PMIC_BUCK5_CTRL4_b5_pwr_drvpgp_ccm_sel_END    (2)
#define PMIC_BUCK5_CTRL4_b5_pwr_drvpgn_sel_START      (3)
#define PMIC_BUCK5_CTRL4_b5_pwr_drvpgn_sel_END        (5)


/*****************************************************************************
 struct               : PMIC_BUCK5_CTRL5_UNION
 struct description   : BUCK5_CTRL5 Register structure definition
                        Address Offset:0x1066 Initial:0xA0 Width:8
 register description : BUCK5控制寄存器5。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b5_pwr_dtp2n_delay_ctrl : 1;  /* bit[0-0]: PTN延时死区方案选择选择；1;使能延时死区方案 0:不使能延时死区方案 */
        unsigned char  b5_pwr_dtn2p_sel        : 2;  /* bit[1-2]: NTP延时死区方案档位选择，00:0ns 01:0.5ns 10:1ns 11:1.5ns */
        unsigned char  b5_pwr_dtn2p_delay_ctrl : 1;  /* bit[3-3]: NTP延时死区方案选择；1:使能延时死区方案 0:不使能延时死区方案 */
        unsigned char  b5_pwr_dt_offlatch_sel  : 1;  /* bit[4-4]: 交叉死区方案额外延时选择，0:不额外延迟 1:额外延迟5ns */
        unsigned char  b5_pwr_drvpgp_dcm_sel   : 3;  /* bit[5-7]: DCM模式下PG上拉驱动能力调节（000~111增加驱动能力） */
    } reg;
} PMIC_BUCK5_CTRL5_UNION;
#endif
#define PMIC_BUCK5_CTRL5_b5_pwr_dtp2n_delay_ctrl_START  (0)
#define PMIC_BUCK5_CTRL5_b5_pwr_dtp2n_delay_ctrl_END    (0)
#define PMIC_BUCK5_CTRL5_b5_pwr_dtn2p_sel_START         (1)
#define PMIC_BUCK5_CTRL5_b5_pwr_dtn2p_sel_END           (2)
#define PMIC_BUCK5_CTRL5_b5_pwr_dtn2p_delay_ctrl_START  (3)
#define PMIC_BUCK5_CTRL5_b5_pwr_dtn2p_delay_ctrl_END    (3)
#define PMIC_BUCK5_CTRL5_b5_pwr_dt_offlatch_sel_START   (4)
#define PMIC_BUCK5_CTRL5_b5_pwr_dt_offlatch_sel_END     (4)
#define PMIC_BUCK5_CTRL5_b5_pwr_drvpgp_dcm_sel_START    (5)
#define PMIC_BUCK5_CTRL5_b5_pwr_drvpgp_dcm_sel_END      (7)


/*****************************************************************************
 struct               : PMIC_BUCK5_CTRL6_UNION
 struct description   : BUCK5_CTRL6 Register structure definition
                        Address Offset:0x1067 Initial:0x19 Width:8
 register description : BUCK5控制寄存器6。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b5_pwr_dtp2n_sel        : 2;  /* bit[0-1]: PTN延时死区方案档位选择，00:0.5ns 01:1ns 10:2ns 11:3.5ns */
        unsigned char  b5_pwr_dtp2n_lxdet_ctrl : 1;  /* bit[2-2]: PTN LX检测死区方案选择；1:使能LX检测方案 0:不使能LX检测方案 */
        unsigned char  b5_vofb_cap_sel         : 2;  /* bit[3-4]: FB到VO之间增加电容，默认为11，电容全接入，00为都不接入 */
        unsigned char  reserved                : 3;  /* bit[5-7]: reserved */
    } reg;
} PMIC_BUCK5_CTRL6_UNION;
#endif
#define PMIC_BUCK5_CTRL6_b5_pwr_dtp2n_sel_START         (0)
#define PMIC_BUCK5_CTRL6_b5_pwr_dtp2n_sel_END           (1)
#define PMIC_BUCK5_CTRL6_b5_pwr_dtp2n_lxdet_ctrl_START  (2)
#define PMIC_BUCK5_CTRL6_b5_pwr_dtp2n_lxdet_ctrl_END    (2)
#define PMIC_BUCK5_CTRL6_b5_vofb_cap_sel_START          (3)
#define PMIC_BUCK5_CTRL6_b5_vofb_cap_sel_END            (4)


/*****************************************************************************
 struct               : PMIC_BUCK5_CTRL7_UNION
 struct description   : BUCK5_CTRL7 Register structure definition
                        Address Offset:0x1068 Initial:0xCF Width:8
 register description : BUCK5控制寄存器7。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b5_ramp_cap_shield : 1;  /* bit[0-0]: ramp up过程中最高码值翻转时是否增加去抖功能，1为增加 */
        unsigned char  b5_ramp_cap_sel    : 2;  /* bit[1-2]: ramp up过程最高码值跳变时，去抖电容选择。00,2个电容；01,4个电容；10, 6个电容；11,8个电容。 */
        unsigned char  b5_adj_rlx         : 5;  /* bit[3-7]: LX反馈滤波电阻调节（11111：电阻全不接入，00000：电阻全接入） */
    } reg;
} PMIC_BUCK5_CTRL7_UNION;
#endif
#define PMIC_BUCK5_CTRL7_b5_ramp_cap_shield_START  (0)
#define PMIC_BUCK5_CTRL7_b5_ramp_cap_shield_END    (0)
#define PMIC_BUCK5_CTRL7_b5_ramp_cap_sel_START     (1)
#define PMIC_BUCK5_CTRL7_b5_ramp_cap_sel_END       (2)
#define PMIC_BUCK5_CTRL7_b5_adj_rlx_START          (3)
#define PMIC_BUCK5_CTRL7_b5_adj_rlx_END            (7)


/*****************************************************************************
 struct               : PMIC_BUCK5_CTRL8_UNION
 struct description   : BUCK5_CTRL8 Register structure definition
                        Address Offset:0x1069 Initial:0x14 Width:8
 register description : BUCK5控制寄存器8。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b5_cmp_add_0p5u : 1;  /* bit[0-0]: 比较器偏置电流是否增加0.5uA，1增加0.5uA，0：不增加，默认值0 */
        unsigned char  b5_bias_reg_sel : 1;  /* bit[1-1]: 非ECO模式下，是否增加0.5uA电流
                                                          0：reg 使用0.5uA偏置，1：reg使用1uA电流 */
        unsigned char  b5_bias_ocp_sel : 3;  /* bit[2-4]: ocp 电流选择:
                                                          <0>：0 ：增加0.25uA 电流，1：不增加0.25uA电流
                                                          <1>：0 ：增加0.25uA 电流，1：不增加0.25uA电流
                                                          <2>：0 ：增加0.25uA 电流，1：不增加0.25uA电流 */
        unsigned char  b5_bias_dmd_sel : 1;  /* bit[5-5]: dmd 偏置电流选择
                                                          1：增加0.5uA电流，0： 不增加0.5uA电流 */
        unsigned char  reserved        : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK5_CTRL8_UNION;
#endif
#define PMIC_BUCK5_CTRL8_b5_cmp_add_0p5u_START  (0)
#define PMIC_BUCK5_CTRL8_b5_cmp_add_0p5u_END    (0)
#define PMIC_BUCK5_CTRL8_b5_bias_reg_sel_START  (1)
#define PMIC_BUCK5_CTRL8_b5_bias_reg_sel_END    (1)
#define PMIC_BUCK5_CTRL8_b5_bias_ocp_sel_START  (2)
#define PMIC_BUCK5_CTRL8_b5_bias_ocp_sel_END    (4)
#define PMIC_BUCK5_CTRL8_b5_bias_dmd_sel_START  (5)
#define PMIC_BUCK5_CTRL8_b5_bias_dmd_sel_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK5_CTRL9_UNION
 struct description   : BUCK5_CTRL9 Register structure definition
                        Address Offset:0x106A Initial:0x67 Width:8
 register description : BUCK5控制寄存器9。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b5_dmd_ib_reduce_eco : 1;  /* bit[0-0]: dmd 模块在eco 偏置电流是否减小，1 为不见半，0 为减半 */
        unsigned char  b5_dmd_eco_cur       : 1;  /* bit[1-1]: dmd 模块在eco下偏置电流减半的控制选择，1 选择dmd_ib_reduce_eco寄存器控制，0 为内部逻辑控制 */
        unsigned char  b5_cmp_ibias_volow   : 1;  /* bit[2-2]: 0：低输出的时候，不增加0.5uA，1：增加0.5uA电流（同时受控输出电压高低和b1_cmp_bias<2>） */
        unsigned char  b5_cmp_eco_sel       : 1;  /* bit[3-3]: cmp 模块在eco 模式下是否关闭<3:1>的电流偏置，1则不关闭，0则随ECO关闭<3:1>路偏置 */
        unsigned char  b5_cmp_bias          : 4;  /* bit[4-7]: b <0>比较器偏置电流调节,不受eco控制0： 增加0.5uA，1：不增加0.5uA
                                                                b<3:1> 比较器偏置电流调节，受eco控制：
                                                               <1>：0：增加0.25uA，1：不增加0.25uA
                                                               <3>：0：不增加1uA，1：增加1uA
                                                               <2>：0：增加0.5uA，1：当输出低电压且b0_cmp_ibias_volow为1 的时候，增加0.5uA，否则不增加0.5uA */
    } reg;
} PMIC_BUCK5_CTRL9_UNION;
#endif
#define PMIC_BUCK5_CTRL9_b5_dmd_ib_reduce_eco_START  (0)
#define PMIC_BUCK5_CTRL9_b5_dmd_ib_reduce_eco_END    (0)
#define PMIC_BUCK5_CTRL9_b5_dmd_eco_cur_START        (1)
#define PMIC_BUCK5_CTRL9_b5_dmd_eco_cur_END          (1)
#define PMIC_BUCK5_CTRL9_b5_cmp_ibias_volow_START    (2)
#define PMIC_BUCK5_CTRL9_b5_cmp_ibias_volow_END      (2)
#define PMIC_BUCK5_CTRL9_b5_cmp_eco_sel_START        (3)
#define PMIC_BUCK5_CTRL9_b5_cmp_eco_sel_END          (3)
#define PMIC_BUCK5_CTRL9_b5_cmp_bias_START           (4)
#define PMIC_BUCK5_CTRL9_b5_cmp_bias_END             (7)


/*****************************************************************************
 struct               : PMIC_BUCK5_CTRL10_UNION
 struct description   : BUCK5_CTRL10 Register structure definition
                        Address Offset:0x106B Initial:0x09 Width:8
 register description : BUCK5控制寄存器10。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b5_rampamp_ibias_sel : 1;  /* bit[0-0]: 快速ramp buffer偏置电流，0:低时输出1uA电流，1：高时输出2uA电流 */
        unsigned char  b5_eco_i_sel         : 1;  /* bit[1-1]: ibias在eco下整体减半使能。0，使能；1，不使能 */
        unsigned char  b5_regout_c_sel      : 1;  /* bit[2-2]: 是否使能EA输出到地的 滤波电容，1使能，0不使能 */
        unsigned char  b5_cmp_tailbias_sel  : 3;  /* bit[3-5]: 比较器电流档位选择 00~11比较器电流依次增加,<2>=1，bias电流增大一个大档位 */
        unsigned char  reserved             : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK5_CTRL10_UNION;
#endif
#define PMIC_BUCK5_CTRL10_b5_rampamp_ibias_sel_START  (0)
#define PMIC_BUCK5_CTRL10_b5_rampamp_ibias_sel_END    (0)
#define PMIC_BUCK5_CTRL10_b5_eco_i_sel_START          (1)
#define PMIC_BUCK5_CTRL10_b5_eco_i_sel_END            (1)
#define PMIC_BUCK5_CTRL10_b5_regout_c_sel_START       (2)
#define PMIC_BUCK5_CTRL10_b5_regout_c_sel_END         (2)
#define PMIC_BUCK5_CTRL10_b5_cmp_tailbias_sel_START   (3)
#define PMIC_BUCK5_CTRL10_b5_cmp_tailbias_sel_END     (5)


/*****************************************************************************
 struct               : PMIC_BUCK5_CTRL11_UNION
 struct description   : BUCK5_CTRL11 Register structure definition
                        Address Offset:0x106C Initial:0x83 Width:8
 register description : BUCK5控制寄存器11。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b5_reg_dr          : 3;  /* bit[0-2]: buck内部regulator电阻，用于调节regulator箝位精度范围 */
        unsigned char  b5_rampup_unitgain : 1;  /* bit[3-3]: rampup过程将buffer配置成单位增益 */
        unsigned char  b5_rampdn_unitgain : 1;  /* bit[4-4]: rampdown过程将buffer配置成单位增益 */
        unsigned char  b5_low_reg_r_ctrl  : 1;  /* bit[5-5]: 低输出电压下，积分器电阻是否增大选择 */
        unsigned char  b5_eabias_sel      : 1;  /* bit[6-6]: ea偏置电流选择。0，eabias buffer产生；1，ibias */
        unsigned char  b5_ampbias_sel     : 1;  /* bit[7-7]: buffer下拉电流调节，优化AC特性 */
    } reg;
} PMIC_BUCK5_CTRL11_UNION;
#endif
#define PMIC_BUCK5_CTRL11_b5_reg_dr_START           (0)
#define PMIC_BUCK5_CTRL11_b5_reg_dr_END             (2)
#define PMIC_BUCK5_CTRL11_b5_rampup_unitgain_START  (3)
#define PMIC_BUCK5_CTRL11_b5_rampup_unitgain_END    (3)
#define PMIC_BUCK5_CTRL11_b5_rampdn_unitgain_START  (4)
#define PMIC_BUCK5_CTRL11_b5_rampdn_unitgain_END    (4)
#define PMIC_BUCK5_CTRL11_b5_low_reg_r_ctrl_START   (5)
#define PMIC_BUCK5_CTRL11_b5_low_reg_r_ctrl_END     (5)
#define PMIC_BUCK5_CTRL11_b5_eabias_sel_START       (6)
#define PMIC_BUCK5_CTRL11_b5_eabias_sel_END         (6)
#define PMIC_BUCK5_CTRL11_b5_ampbias_sel_START      (7)
#define PMIC_BUCK5_CTRL11_b5_ampbias_sel_END        (7)


/*****************************************************************************
 struct               : PMIC_BUCK5_CTRL12_UNION
 struct description   : BUCK5_CTRL12 Register structure definition
                        Address Offset:0x106D Initial:0x64 Width:8
 register description : BUCK5控制寄存器12。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b5_regop_c     : 1;  /* bit[0-0]: buck6内部regulator OP输出电容，用于调节OP的slew-rate。 */
        unsigned char  b5_reg_zero_en : 1;  /* bit[1-1]: ramp下是否需要开启输出前馈 */
        unsigned char  b5_reg_r       : 2;  /* bit[2-3]: 内部regulator电阻，用于调节regulator带宽，00-11增加带宽 */
        unsigned char  b5_reg_en      : 1;  /* bit[4-4]: reserved */
        unsigned char  b5_reg_dr_ramp : 3;  /* bit[5-7]: ramp下buck内部regulator电阻，用于调节regulator箝位精度范围 */
    } reg;
} PMIC_BUCK5_CTRL12_UNION;
#endif
#define PMIC_BUCK5_CTRL12_b5_regop_c_START      (0)
#define PMIC_BUCK5_CTRL12_b5_regop_c_END        (0)
#define PMIC_BUCK5_CTRL12_b5_reg_zero_en_START  (1)
#define PMIC_BUCK5_CTRL12_b5_reg_zero_en_END    (1)
#define PMIC_BUCK5_CTRL12_b5_reg_r_START        (2)
#define PMIC_BUCK5_CTRL12_b5_reg_r_END          (3)
#define PMIC_BUCK5_CTRL12_b5_reg_en_START       (4)
#define PMIC_BUCK5_CTRL12_b5_reg_en_END         (4)
#define PMIC_BUCK5_CTRL12_b5_reg_dr_ramp_START  (5)
#define PMIC_BUCK5_CTRL12_b5_reg_dr_ramp_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK5_CTRL13_UNION
 struct description   : BUCK5_CTRL13 Register structure definition
                        Address Offset:0x106E Initial:0x2A Width:8
 register description : BUCK5控制寄存器13。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b5_da_diff_vo_c        : 4;  /* bit[0-3]: 调节RC AC耦合电路电容值，调节AC耦合幅值 */
        unsigned char  b5_da_constant_sft_sel : 1;  /* bit[4-4]: ref_buffer下拉能力选择,0位小档位，1为大档位 */
        unsigned char  b5_da_buffer_bias_sel  : 1;  /* bit[5-5]: ref_adj模块中buffer电流档位选择 0位小电流档位，1为大电流档位 */
        unsigned char  reserved               : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK5_CTRL13_UNION;
#endif
#define PMIC_BUCK5_CTRL13_b5_da_diff_vo_c_START         (0)
#define PMIC_BUCK5_CTRL13_b5_da_diff_vo_c_END           (3)
#define PMIC_BUCK5_CTRL13_b5_da_constant_sft_sel_START  (4)
#define PMIC_BUCK5_CTRL13_b5_da_constant_sft_sel_END    (4)
#define PMIC_BUCK5_CTRL13_b5_da_buffer_bias_sel_START   (5)
#define PMIC_BUCK5_CTRL13_b5_da_buffer_bias_sel_END     (5)


/*****************************************************************************
 struct               : PMIC_BUCK5_CTRL14_UNION
 struct description   : BUCK5_CTRL14 Register structure definition
                        Address Offset:0x106F Initial:0x3A Width:8
 register description : BUCK5控制寄存器14。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b5_da_diff_vref_c : 4;  /* bit[0-3]: 调节RC AC耦合电路电容值，调节AC耦合幅值 */
        unsigned char  b5_da_diff_vo_r   : 3;  /* bit[4-6]: 调节vo_r模块RC AC耦合电路电阻阻值，调节时间常数τ */
        unsigned char  reserved          : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK5_CTRL14_UNION;
#endif
#define PMIC_BUCK5_CTRL14_b5_da_diff_vref_c_START  (0)
#define PMIC_BUCK5_CTRL14_b5_da_diff_vref_c_END    (3)
#define PMIC_BUCK5_CTRL14_b5_da_diff_vo_r_START    (4)
#define PMIC_BUCK5_CTRL14_b5_da_diff_vo_r_END      (6)


/*****************************************************************************
 struct               : PMIC_BUCK5_CTRL15_UNION
 struct description   : BUCK5_CTRL15 Register structure definition
                        Address Offset:0x1070 Initial:0x60 Width:8
 register description : BUCK5控制寄存器15。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b5_da_ramp_eco_ctrl  : 1;  /* bit[0-0]: eco下是否关闭ref_adj与ref_buffer，1为关闭，0为不关闭 */
        unsigned char  b5_da_ramp_buff_bias : 1;  /* bit[1-1]: ramp_buffer 电流档位选择 0位小电流档位，1为大电流档位 */
        unsigned char  b5_da_diff_vref_rset : 3;  /* bit[2-4]: 与vref_r功能相同，二选一 */
        unsigned char  b5_da_diff_vref_r    : 3;  /* bit[5-7]: 调节vref_r模块RC AC耦合电路电阻阻值，调节时间常数τ */
    } reg;
} PMIC_BUCK5_CTRL15_UNION;
#endif
#define PMIC_BUCK5_CTRL15_b5_da_ramp_eco_ctrl_START   (0)
#define PMIC_BUCK5_CTRL15_b5_da_ramp_eco_ctrl_END     (0)
#define PMIC_BUCK5_CTRL15_b5_da_ramp_buff_bias_START  (1)
#define PMIC_BUCK5_CTRL15_b5_da_ramp_buff_bias_END    (1)
#define PMIC_BUCK5_CTRL15_b5_da_diff_vref_rset_START  (2)
#define PMIC_BUCK5_CTRL15_b5_da_diff_vref_rset_END    (4)
#define PMIC_BUCK5_CTRL15_b5_da_diff_vref_r_START     (5)
#define PMIC_BUCK5_CTRL15_b5_da_diff_vref_r_END       (7)


/*****************************************************************************
 struct               : PMIC_BUCK5_CTRL16_UNION
 struct description   : BUCK5_CTRL16 Register structure definition
                        Address Offset:0x1071 Initial:0x00 Width:8
 register description : BUCK5控制寄存器16。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b5_da_rtr_cap_sel         : 4;  /* bit[0-3]: ref_adj输出滤波档位调整 */
        unsigned char  b5_da_rampres_trim_ctrl   : 2;  /* bit[4-5]: 对应vo_r、vref_r测试通道，为1时可以外加电压测试阻值 */
        unsigned char  b5_da_ramp_ecobuffer_ctrl : 1;  /* bit[6-6]: eco下是否关闭rampbuffer，1为关闭，0为不关闭 */
        unsigned char  reserved                  : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK5_CTRL16_UNION;
#endif
#define PMIC_BUCK5_CTRL16_b5_da_rtr_cap_sel_START          (0)
#define PMIC_BUCK5_CTRL16_b5_da_rtr_cap_sel_END            (3)
#define PMIC_BUCK5_CTRL16_b5_da_rampres_trim_ctrl_START    (4)
#define PMIC_BUCK5_CTRL16_b5_da_rampres_trim_ctrl_END      (5)
#define PMIC_BUCK5_CTRL16_b5_da_ramp_ecobuffer_ctrl_START  (6)
#define PMIC_BUCK5_CTRL16_b5_da_ramp_ecobuffer_ctrl_END    (6)


/*****************************************************************************
 struct               : PMIC_BUCK5_CTRL17_UNION
 struct description   : BUCK5_CTRL17 Register structure definition
                        Address Offset:0x1072 Initial:0x04 Width:8
 register description : BUCK5控制寄存器17。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b5_ramp_up_ctrl   : 1;  /* bit[0-0]: rampup 的时候，b内部配置切换是否生效，0 不生效，1 生效 */
        unsigned char  b5_ramp_down_ctrl : 1;  /* bit[1-1]: rampdonw的时候，b内部配置切换是否生效，0 不生效，1 生效 */
        unsigned char  b5_da_vo_sel      : 2;  /* bit[2-3]: ramp_buffer放大倍数调整，
                                                            00/10 一倍放大；01 二倍放大；11 三倍放大 */
        unsigned char  reserved          : 4;  /* bit[4-7]: reserved */
    } reg;
} PMIC_BUCK5_CTRL17_UNION;
#endif
#define PMIC_BUCK5_CTRL17_b5_ramp_up_ctrl_START    (0)
#define PMIC_BUCK5_CTRL17_b5_ramp_up_ctrl_END      (0)
#define PMIC_BUCK5_CTRL17_b5_ramp_down_ctrl_START  (1)
#define PMIC_BUCK5_CTRL17_b5_ramp_down_ctrl_END    (1)
#define PMIC_BUCK5_CTRL17_b5_da_vo_sel_START       (2)
#define PMIC_BUCK5_CTRL17_b5_da_vo_sel_END         (3)


/*****************************************************************************
 struct               : PMIC_BUCK5_CTRL18_UNION
 struct description   : BUCK5_CTRL18 Register structure definition
                        Address Offset:0x1073 Initial:0x55 Width:8
 register description : BUCK5控制寄存器18。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b5_ocp_sel         : 2;  /* bit[0-1]: buck ocp档位选择，ocp点<1:0> 档位选择 00~11变大 */
        unsigned char  b5_ocp_middrv_sel  : 2;  /* bit[2-3]: 小ocp档位选择，00-11变大 */
        unsigned char  b5_ocp_middrv_ctrl : 1;  /* bit[4-4]: 是否屏蔽小ocp以下负载，驱动加强，0为屏蔽 */
        unsigned char  b5_ocp_delay       : 1;  /* bit[5-5]: ocp屏蔽时间延长15ns信号（0：不延长，1：延长） */
        unsigned char  b5_ocp_counter_sel : 2;  /* bit[6-7]: ocp上报周期调整 */
    } reg;
} PMIC_BUCK5_CTRL18_UNION;
#endif
#define PMIC_BUCK5_CTRL18_b5_ocp_sel_START          (0)
#define PMIC_BUCK5_CTRL18_b5_ocp_sel_END            (1)
#define PMIC_BUCK5_CTRL18_b5_ocp_middrv_sel_START   (2)
#define PMIC_BUCK5_CTRL18_b5_ocp_middrv_sel_END     (3)
#define PMIC_BUCK5_CTRL18_b5_ocp_middrv_ctrl_START  (4)
#define PMIC_BUCK5_CTRL18_b5_ocp_middrv_ctrl_END    (4)
#define PMIC_BUCK5_CTRL18_b5_ocp_delay_START        (5)
#define PMIC_BUCK5_CTRL18_b5_ocp_delay_END          (5)
#define PMIC_BUCK5_CTRL18_b5_ocp_counter_sel_START  (6)
#define PMIC_BUCK5_CTRL18_b5_ocp_counter_sel_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK5_CTRL19_UNION
 struct description   : BUCK5_CTRL19 Register structure definition
                        Address Offset:0x1074 Initial:0x1C Width:8
 register description : BUCK5控制寄存器19。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b5_pocp_offset_trim_en : 2;  /* bit[0-1]: 用于trim pocp比较器offset 0:disable 1:enable */
        unsigned char  b5_ocpblanktime_sel    : 1;  /* bit[2-2]: ocp blanking time选择 0,15ns；1,30ns */
        unsigned char  b5_ocpbias_ctrl        : 1;  /* bit[3-3]: 默认为1，dmd时减少ocp的比较器电流，0为不减少 */
        unsigned char  b5_ocp_toff            : 2;  /* bit[4-5]: buck发生ocp时最小关断时间量 （00~11增大） */
        unsigned char  b5_short_ref_ctrl      : 1;  /* bit[6-6]: 低压输出buck在输出小于0.5V时是否将SCP阈值由0.23V切到0.15V，1：不切换，0：切换 */
        unsigned char  reserved               : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK5_CTRL19_UNION;
#endif
#define PMIC_BUCK5_CTRL19_b5_pocp_offset_trim_en_START  (0)
#define PMIC_BUCK5_CTRL19_b5_pocp_offset_trim_en_END    (1)
#define PMIC_BUCK5_CTRL19_b5_ocpblanktime_sel_START     (2)
#define PMIC_BUCK5_CTRL19_b5_ocpblanktime_sel_END       (2)
#define PMIC_BUCK5_CTRL19_b5_ocpbias_ctrl_START         (3)
#define PMIC_BUCK5_CTRL19_b5_ocpbias_ctrl_END           (3)
#define PMIC_BUCK5_CTRL19_b5_ocp_toff_START             (4)
#define PMIC_BUCK5_CTRL19_b5_ocp_toff_END               (5)
#define PMIC_BUCK5_CTRL19_b5_short_ref_ctrl_START       (6)
#define PMIC_BUCK5_CTRL19_b5_short_ref_ctrl_END         (6)


/*****************************************************************************
 struct               : PMIC_BUCK5_CTRL20_UNION
 struct description   : BUCK5_CTRL20 Register structure definition
                        Address Offset:0x1075 Initial:0x00 Width:8
 register description : BUCK5控制寄存器20。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b5_vo_range_sel : 1;  /* bit[0-0]: 0,选择旧的vo范围；1，选择新的vo范围。 */
        unsigned char  b5_code_vo_sel  : 1;  /* bit[1-1]: 最低vo时，是否选择多减一档ton，0为多减 */
        unsigned char  b5_regen_ctrl   : 1;  /* bit[2-2]: reg_enhance使能控制，1：关闭，0：打开，并受buck使能控制 */
        unsigned char  b5_toncap_ctrl  : 2;  /* bit[3-4]: ton的rc电容档位，从00到11依次加大 */
        unsigned char  reserved        : 3;  /* bit[5-7]: reserved */
    } reg;
} PMIC_BUCK5_CTRL20_UNION;
#endif
#define PMIC_BUCK5_CTRL20_b5_vo_range_sel_START  (0)
#define PMIC_BUCK5_CTRL20_b5_vo_range_sel_END    (0)
#define PMIC_BUCK5_CTRL20_b5_code_vo_sel_START   (1)
#define PMIC_BUCK5_CTRL20_b5_code_vo_sel_END     (1)
#define PMIC_BUCK5_CTRL20_b5_regen_ctrl_START    (2)
#define PMIC_BUCK5_CTRL20_b5_regen_ctrl_END      (2)
#define PMIC_BUCK5_CTRL20_b5_toncap_ctrl_START   (3)
#define PMIC_BUCK5_CTRL20_b5_toncap_ctrl_END     (4)


/*****************************************************************************
 struct               : PMIC_BUCK5_CTRL21_UNION
 struct description   : BUCK5_CTRL21 Register structure definition
                        Address Offset:0x1076 Initial:0x05 Width:8
 register description : BUCK5控制寄存器21。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b5_dmd_ton         : 3;  /* bit[0-2]: buck0发生dmd时的加入导通时间量（000~111增大） */
        unsigned char  b5_dmd_off_ctrl    : 1;  /* bit[3-3]: dmd是否强制关闭，1为关闭，进入强制CCM */
        unsigned char  b5_dmd_bias_en_sel : 2;  /* bit[4-5]: <0>1,eco下先打开dmd，固定delay后打开ton；0，同时打开dmd和ton。
                                                             <1>0,500ns delay;1,1us delay */
        unsigned char  reserved           : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK5_CTRL21_UNION;
#endif
#define PMIC_BUCK5_CTRL21_b5_dmd_ton_START          (0)
#define PMIC_BUCK5_CTRL21_b5_dmd_ton_END            (2)
#define PMIC_BUCK5_CTRL21_b5_dmd_off_ctrl_START     (3)
#define PMIC_BUCK5_CTRL21_b5_dmd_off_ctrl_END       (3)
#define PMIC_BUCK5_CTRL21_b5_dmd_bias_en_sel_START  (4)
#define PMIC_BUCK5_CTRL21_b5_dmd_bias_en_sel_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK5_CTRL22_UNION
 struct description   : BUCK5_CTRL22 Register structure definition
                        Address Offset:0x1077 Initial:0x04 Width:8
 register description : BUCK5控制寄存器22。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b5_no_dmd_ton     : 3;  /* bit[0-2]: 不发生dmd时的加入导通时间量（000~111增大） */
        unsigned char  b5_eco_maxton_sel : 1;  /* bit[3-3]: eco下max ton选择：0,500ns；1,1us */
        unsigned char  b5_dmd_ton_shield : 1;  /* bit[4-4]: ccm进dcm时的dmd计数个数。0,4个；1,1个 */
        unsigned char  b5_dmd_ton_negcur : 3;  /* bit[5-7]: ramp down发生负dmd后强制ton的档位 */
    } reg;
} PMIC_BUCK5_CTRL22_UNION;
#endif
#define PMIC_BUCK5_CTRL22_b5_no_dmd_ton_START      (0)
#define PMIC_BUCK5_CTRL22_b5_no_dmd_ton_END        (2)
#define PMIC_BUCK5_CTRL22_b5_eco_maxton_sel_START  (3)
#define PMIC_BUCK5_CTRL22_b5_eco_maxton_sel_END    (3)
#define PMIC_BUCK5_CTRL22_b5_dmd_ton_shield_START  (4)
#define PMIC_BUCK5_CTRL22_b5_dmd_ton_shield_END    (4)
#define PMIC_BUCK5_CTRL22_b5_dmd_ton_negcur_START  (5)
#define PMIC_BUCK5_CTRL22_b5_dmd_ton_negcur_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK5_CTRL23_UNION
 struct description   : BUCK5_CTRL23 Register structure definition
                        Address Offset:0x1078 Initial:0xF1 Width:8
 register description : BUCK5控制寄存器23。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b5_ton_cap_sel   : 1;  /* bit[0-0]: 产生ton的rc电容选择信号。0，产生ton的rc电容减小一半 */
        unsigned char  b5_toff_sel      : 1;  /* bit[1-1]: min toff选择:0,46ns;1,23ns */
        unsigned char  b5_ssend_cot_dis : 1;  /* bit[2-2]: 正常启动速度的otp配置下不起作用。快速启动的otp配置下：0，不起作用；1，恢复正常启动速度。 */
        unsigned char  b5_sel_min_ton   : 1;  /* bit[3-3]: min ton选择:0,23ns;1,46ns */
        unsigned char  b5_ramp_sel      : 2;  /* bit[4-5]: ramp负dmd逻辑选择 */
        unsigned char  b5_ramp_ctrl_ton : 1;  /* bit[6-6]: 0, ramp时选择用最小ton;1, ramp时选择正常ton */
        unsigned char  b5_ocpsens_ctrl  : 1;  /* bit[7-7]: 轻载下降低ocp电流使能。1：使能;0,不使能 */
    } reg;
} PMIC_BUCK5_CTRL23_UNION;
#endif
#define PMIC_BUCK5_CTRL23_b5_ton_cap_sel_START    (0)
#define PMIC_BUCK5_CTRL23_b5_ton_cap_sel_END      (0)
#define PMIC_BUCK5_CTRL23_b5_toff_sel_START       (1)
#define PMIC_BUCK5_CTRL23_b5_toff_sel_END         (1)
#define PMIC_BUCK5_CTRL23_b5_ssend_cot_dis_START  (2)
#define PMIC_BUCK5_CTRL23_b5_ssend_cot_dis_END    (2)
#define PMIC_BUCK5_CTRL23_b5_sel_min_ton_START    (3)
#define PMIC_BUCK5_CTRL23_b5_sel_min_ton_END      (3)
#define PMIC_BUCK5_CTRL23_b5_ramp_sel_START       (4)
#define PMIC_BUCK5_CTRL23_b5_ramp_sel_END         (5)
#define PMIC_BUCK5_CTRL23_b5_ramp_ctrl_ton_START  (6)
#define PMIC_BUCK5_CTRL23_b5_ramp_ctrl_ton_END    (6)
#define PMIC_BUCK5_CTRL23_b5_ocpsens_ctrl_START   (7)
#define PMIC_BUCK5_CTRL23_b5_ocpsens_ctrl_END     (7)


/*****************************************************************************
 struct               : PMIC_BUCK5_CTRL24_UNION
 struct description   : BUCK5_CTRL24 Register structure definition
                        Address Offset:0x1079 Initial:0x00 Width:8
 register description : BUCK5控制寄存器24。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b5_test_sel : 3;  /* bit[0-2]: 测试信号复用。
                                                      000：复用VDMD_TEST
                                                      001：复用S_SOFT_PULL_LOGIC
                                                      010：复用S_DMD
                                                      011：复用DMD_BIAS_EN
                                                      100：复用S_PWM
                                                      101：复用S_OCP
                                                      110~111：NA */
        unsigned char  reserved    : 5;  /* bit[3-7]: reserved */
    } reg;
} PMIC_BUCK5_CTRL24_UNION;
#endif
#define PMIC_BUCK5_CTRL24_b5_test_sel_START  (0)
#define PMIC_BUCK5_CTRL24_b5_test_sel_END    (2)


/*****************************************************************************
 struct               : PMIC_BUCK5_RESERVED0_UNION
 struct description   : BUCK5_RESERVED0 Register structure definition
                        Address Offset:0x107A Initial:0x4E Width:8
 register description : BUCK5预留配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b5_reserve0 : 8;  /* bit[0-7]: 预留 */
    } reg;
} PMIC_BUCK5_RESERVED0_UNION;
#endif
#define PMIC_BUCK5_RESERVED0_b5_reserve0_START  (0)
#define PMIC_BUCK5_RESERVED0_b5_reserve0_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK6_CTRL0_UNION
 struct description   : BUCK6_CTRL0 Register structure definition
                        Address Offset:0x107B Initial:0xBF Width:8
 register description : BUCK6控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b6_dmd_negcur_sel      : 2;  /* bit[0-1]: 负dmd的档位选择，0为低档位，1为更负档位 */
        unsigned char  b6_dmd_negcur_en       : 1;  /* bit[2-2]: dmd negcur 使能：
                                                                 0 不使能；1 使能 */
        unsigned char  b6_dmd_cmp_sel_nor     : 1;  /* bit[3-3]: 0，老DMD; 1为采用新DMD； */
        unsigned char  b6_dmd_cmp_sel_eco     : 1;  /* bit[4-4]: 0，老DMD; 1为采用新DMD； */
        unsigned char  b6_dmd_blanking_sel    : 1;  /* bit[5-5]: dmd屏蔽时间选择 */
        unsigned char  b6_dmd_bias_shield_nor : 1;  /* bit[6-6]: nor下是否分时开关，1为分时 */
        unsigned char  b6_dmd_bias_shield_eco : 1;  /* bit[7-7]: eco下是否分时开关，1为分时 */
    } reg;
} PMIC_BUCK6_CTRL0_UNION;
#endif
#define PMIC_BUCK6_CTRL0_b6_dmd_negcur_sel_START       (0)
#define PMIC_BUCK6_CTRL0_b6_dmd_negcur_sel_END         (1)
#define PMIC_BUCK6_CTRL0_b6_dmd_negcur_en_START        (2)
#define PMIC_BUCK6_CTRL0_b6_dmd_negcur_en_END          (2)
#define PMIC_BUCK6_CTRL0_b6_dmd_cmp_sel_nor_START      (3)
#define PMIC_BUCK6_CTRL0_b6_dmd_cmp_sel_nor_END        (3)
#define PMIC_BUCK6_CTRL0_b6_dmd_cmp_sel_eco_START      (4)
#define PMIC_BUCK6_CTRL0_b6_dmd_cmp_sel_eco_END        (4)
#define PMIC_BUCK6_CTRL0_b6_dmd_blanking_sel_START     (5)
#define PMIC_BUCK6_CTRL0_b6_dmd_blanking_sel_END       (5)
#define PMIC_BUCK6_CTRL0_b6_dmd_bias_shield_nor_START  (6)
#define PMIC_BUCK6_CTRL0_b6_dmd_bias_shield_nor_END    (6)
#define PMIC_BUCK6_CTRL0_b6_dmd_bias_shield_eco_START  (7)
#define PMIC_BUCK6_CTRL0_b6_dmd_bias_shield_eco_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK6_CTRL1_UNION
 struct description   : BUCK6_CTRL1 Register structure definition
                        Address Offset:0x107C Initial:0x0A Width:8
 register description : BUCK6控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b6_dmd_sel_eco     : 5;  /* bit[0-4]: eco模式下dmd点选择（00000~11111增大） */
        unsigned char  b6_dmd_pwmn_shield : 1;  /* bit[5-5]: dmd pwmn关闭sense管选择：
                                                             0 选择；1不选择 */
        unsigned char  reserved           : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK6_CTRL1_UNION;
#endif
#define PMIC_BUCK6_CTRL1_b6_dmd_sel_eco_START      (0)
#define PMIC_BUCK6_CTRL1_b6_dmd_sel_eco_END        (4)
#define PMIC_BUCK6_CTRL1_b6_dmd_pwmn_shield_START  (5)
#define PMIC_BUCK6_CTRL1_b6_dmd_pwmn_shield_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK6_CTRL2_UNION
 struct description   : BUCK6_CTRL2 Register structure definition
                        Address Offset:0x107D Initial:0x14 Width:8
 register description : BUCK6控制寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b6_dmdcmp_pull : 1;  /* bit[0-0]: eco下是否上拉保持点，0为不上拉 */
        unsigned char  b6_dmd_test    : 1;  /* bit[1-1]: dmd test使能 */
        unsigned char  b6_dmd_sel_nor : 5;  /* bit[2-6]: <4:0>b dmd点选择（00000~11111增大） */
        unsigned char  reserved       : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK6_CTRL2_UNION;
#endif
#define PMIC_BUCK6_CTRL2_b6_dmdcmp_pull_START  (0)
#define PMIC_BUCK6_CTRL2_b6_dmdcmp_pull_END    (0)
#define PMIC_BUCK6_CTRL2_b6_dmd_test_START     (1)
#define PMIC_BUCK6_CTRL2_b6_dmd_test_END       (1)
#define PMIC_BUCK6_CTRL2_b6_dmd_sel_nor_START  (2)
#define PMIC_BUCK6_CTRL2_b6_dmd_sel_nor_END    (6)


/*****************************************************************************
 struct               : PMIC_BUCK6_CTRL3_UNION
 struct description   : BUCK6_CTRL3 Register structure definition
                        Address Offset:0x107E Initial:0x3A Width:8
 register description : BUCK6控制寄存器3。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b6_pwr_drvnonlinear_ctrl : 1;  /* bit[0-0]: 是否开启非线性驱动。0，不使能；1，使能 */
        unsigned char  b6_pwr_drvngp_sel        : 3;  /* bit[1-3]: NG上拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  b6_pwr_drvngn_sel        : 3;  /* bit[4-6]: NG下拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  reserved                 : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK6_CTRL3_UNION;
#endif
#define PMIC_BUCK6_CTRL3_b6_pwr_drvnonlinear_ctrl_START  (0)
#define PMIC_BUCK6_CTRL3_b6_pwr_drvnonlinear_ctrl_END    (0)
#define PMIC_BUCK6_CTRL3_b6_pwr_drvngp_sel_START         (1)
#define PMIC_BUCK6_CTRL3_b6_pwr_drvngp_sel_END           (3)
#define PMIC_BUCK6_CTRL3_b6_pwr_drvngn_sel_START         (4)
#define PMIC_BUCK6_CTRL3_b6_pwr_drvngn_sel_END           (6)


/*****************************************************************************
 struct               : PMIC_BUCK6_CTRL4_UNION
 struct description   : BUCK6_CTRL4 Register structure definition
                        Address Offset:0x107F Initial:0x1C Width:8
 register description : BUCK6控制寄存器4。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b6_pwr_drvpgp_ccm_sel : 3;  /* bit[0-2]: CCM模式下PG上拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  b6_pwr_drvpgn_sel     : 3;  /* bit[3-5]: PG下拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  reserved              : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK6_CTRL4_UNION;
#endif
#define PMIC_BUCK6_CTRL4_b6_pwr_drvpgp_ccm_sel_START  (0)
#define PMIC_BUCK6_CTRL4_b6_pwr_drvpgp_ccm_sel_END    (2)
#define PMIC_BUCK6_CTRL4_b6_pwr_drvpgn_sel_START      (3)
#define PMIC_BUCK6_CTRL4_b6_pwr_drvpgn_sel_END        (5)


/*****************************************************************************
 struct               : PMIC_BUCK6_CTRL5_UNION
 struct description   : BUCK6_CTRL5 Register structure definition
                        Address Offset:0x1080 Initial:0xA0 Width:8
 register description : BUCK6控制寄存器5。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b6_pwr_dtp2n_delay_ctrl : 1;  /* bit[0-0]: PTN延时死区方案选择选择；1;使能延时死区方案 0:不使能延时死区方案 */
        unsigned char  b6_pwr_dtn2p_sel        : 2;  /* bit[1-2]: NTP延时死区方案档位选择，00:0ns 01:0.5ns 10:1ns 11:1.5ns */
        unsigned char  b6_pwr_dtn2p_delay_ctrl : 1;  /* bit[3-3]: NTP延时死区方案选择；1:使能延时死区方案 0:不使能延时死区方案 */
        unsigned char  b6_pwr_dt_offlatch_sel  : 1;  /* bit[4-4]: 交叉死区方案额外延时选择，0:不额外延迟 1:额外延迟5ns */
        unsigned char  b6_pwr_drvpgp_dcm_sel   : 3;  /* bit[5-7]: DCM模式下PG上拉驱动能力调节（000~111增加驱动能力） */
    } reg;
} PMIC_BUCK6_CTRL5_UNION;
#endif
#define PMIC_BUCK6_CTRL5_b6_pwr_dtp2n_delay_ctrl_START  (0)
#define PMIC_BUCK6_CTRL5_b6_pwr_dtp2n_delay_ctrl_END    (0)
#define PMIC_BUCK6_CTRL5_b6_pwr_dtn2p_sel_START         (1)
#define PMIC_BUCK6_CTRL5_b6_pwr_dtn2p_sel_END           (2)
#define PMIC_BUCK6_CTRL5_b6_pwr_dtn2p_delay_ctrl_START  (3)
#define PMIC_BUCK6_CTRL5_b6_pwr_dtn2p_delay_ctrl_END    (3)
#define PMIC_BUCK6_CTRL5_b6_pwr_dt_offlatch_sel_START   (4)
#define PMIC_BUCK6_CTRL5_b6_pwr_dt_offlatch_sel_END     (4)
#define PMIC_BUCK6_CTRL5_b6_pwr_drvpgp_dcm_sel_START    (5)
#define PMIC_BUCK6_CTRL5_b6_pwr_drvpgp_dcm_sel_END      (7)


/*****************************************************************************
 struct               : PMIC_BUCK6_CTRL6_UNION
 struct description   : BUCK6_CTRL6 Register structure definition
                        Address Offset:0x1081 Initial:0x19 Width:8
 register description : BUCK6控制寄存器6。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b6_pwr_dtp2n_sel        : 2;  /* bit[0-1]: PTN延时死区方案档位选择，00:0.5ns 01:1ns 10:2ns 11:3.5ns */
        unsigned char  b6_pwr_dtp2n_lxdet_ctrl : 1;  /* bit[2-2]: PTN LX检测死区方案选择；1:使能LX检测方案 0:不使能LX检测方案 */
        unsigned char  b6_vofb_cap_sel         : 2;  /* bit[3-4]: FB到VO之间增加电容，默认为11，电容全接入，00为都不接入 */
        unsigned char  reserved                : 3;  /* bit[5-7]: reserved */
    } reg;
} PMIC_BUCK6_CTRL6_UNION;
#endif
#define PMIC_BUCK6_CTRL6_b6_pwr_dtp2n_sel_START         (0)
#define PMIC_BUCK6_CTRL6_b6_pwr_dtp2n_sel_END           (1)
#define PMIC_BUCK6_CTRL6_b6_pwr_dtp2n_lxdet_ctrl_START  (2)
#define PMIC_BUCK6_CTRL6_b6_pwr_dtp2n_lxdet_ctrl_END    (2)
#define PMIC_BUCK6_CTRL6_b6_vofb_cap_sel_START          (3)
#define PMIC_BUCK6_CTRL6_b6_vofb_cap_sel_END            (4)


/*****************************************************************************
 struct               : PMIC_BUCK6_CTRL7_UNION
 struct description   : BUCK6_CTRL7 Register structure definition
                        Address Offset:0x1082 Initial:0xCF Width:8
 register description : BUCK6控制寄存器7。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b6_ramp_cap_shield : 1;  /* bit[0-0]: ramp up过程中最高码值翻转时是否增加去抖功能，1为增加 */
        unsigned char  b6_ramp_cap_sel    : 2;  /* bit[1-2]: ramp up过程最高码值跳变时，去抖电容选择。00,2个电容；01,4个电容；10, 6个电容；11,8个电容。 */
        unsigned char  b6_adj_rlx         : 5;  /* bit[3-7]: LX反馈滤波电阻调节（11111：电阻全不接入，00000：电阻全接入） */
    } reg;
} PMIC_BUCK6_CTRL7_UNION;
#endif
#define PMIC_BUCK6_CTRL7_b6_ramp_cap_shield_START  (0)
#define PMIC_BUCK6_CTRL7_b6_ramp_cap_shield_END    (0)
#define PMIC_BUCK6_CTRL7_b6_ramp_cap_sel_START     (1)
#define PMIC_BUCK6_CTRL7_b6_ramp_cap_sel_END       (2)
#define PMIC_BUCK6_CTRL7_b6_adj_rlx_START          (3)
#define PMIC_BUCK6_CTRL7_b6_adj_rlx_END            (7)


/*****************************************************************************
 struct               : PMIC_BUCK6_CTRL8_UNION
 struct description   : BUCK6_CTRL8 Register structure definition
                        Address Offset:0x1083 Initial:0x0C Width:8
 register description : BUCK6控制寄存器8。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b6_cmp_add_0p5u : 1;  /* bit[0-0]: 比较器偏置电流是否增加0.5uA，1增加0.5uA，0：不增加，默认值0 */
        unsigned char  b6_bias_reg_sel : 1;  /* bit[1-1]: 非ECO模式下，是否增加0.5uA电流
                                                          0：reg 使用0.5uA偏置，1：reg使用1uA电流 */
        unsigned char  b6_bias_ocp_sel : 3;  /* bit[2-4]: ocp 电流选择:
                                                          <0>：0 ：增加0.25uA 电流，1：不增加0.25uA电流
                                                          <1>：0 ：增加0.25uA 电流，1：不增加0.25uA电流
                                                          <2>：0 ：增加0.25uA 电流，1：不增加0.25uA电流 */
        unsigned char  b6_bias_dmd_sel : 1;  /* bit[5-5]: dmd 偏置电流选择
                                                          1：增加0.5uA电流，0： 不增加0.5uA电流 */
        unsigned char  reserved        : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK6_CTRL8_UNION;
#endif
#define PMIC_BUCK6_CTRL8_b6_cmp_add_0p5u_START  (0)
#define PMIC_BUCK6_CTRL8_b6_cmp_add_0p5u_END    (0)
#define PMIC_BUCK6_CTRL8_b6_bias_reg_sel_START  (1)
#define PMIC_BUCK6_CTRL8_b6_bias_reg_sel_END    (1)
#define PMIC_BUCK6_CTRL8_b6_bias_ocp_sel_START  (2)
#define PMIC_BUCK6_CTRL8_b6_bias_ocp_sel_END    (4)
#define PMIC_BUCK6_CTRL8_b6_bias_dmd_sel_START  (5)
#define PMIC_BUCK6_CTRL8_b6_bias_dmd_sel_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK6_CTRL9_UNION
 struct description   : BUCK6_CTRL9 Register structure definition
                        Address Offset:0x1084 Initial:0x67 Width:8
 register description : BUCK6控制寄存器9。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b6_dmd_ib_reduce_eco : 1;  /* bit[0-0]: dmd 模块在eco 偏置电流是否减小，1 为不见半，0 为减半 */
        unsigned char  b6_dmd_eco_cur       : 1;  /* bit[1-1]: dmd 模块在eco下偏置电流减半的控制选择，1 选择dmd_ib_reduce_eco寄存器控制，0 为内部逻辑控制 */
        unsigned char  b6_cmp_ibias_volow   : 1;  /* bit[2-2]: 0：低输出的时候，不增加0.5uA，1：增加0.5uA电流（同时受控输出电压高低和b1_cmp_bias<2>） */
        unsigned char  b6_cmp_eco_sel       : 1;  /* bit[3-3]: cmp 模块在eco 模式下是否关闭<3:1>的电流偏置，1则不关闭，0则随ECO关闭<3:1>路偏置 */
        unsigned char  b6_cmp_bias          : 4;  /* bit[4-7]: b <0>比较器偏置电流调节,不受eco控制0： 增加0.5uA，1：不增加0.5uA
                                                                b<3:1> 比较器偏置电流调节，受eco控制：
                                                               <1>：0：增加0.25uA，1：不增加0.25uA
                                                               <3>：0：不增加1uA，1：增加1uA
                                                               <2>：0：增加0.5uA，1：当输出低电压且b0_cmp_ibias_volow为1 的时候，增加0.5uA，否则不增加0.5uA */
    } reg;
} PMIC_BUCK6_CTRL9_UNION;
#endif
#define PMIC_BUCK6_CTRL9_b6_dmd_ib_reduce_eco_START  (0)
#define PMIC_BUCK6_CTRL9_b6_dmd_ib_reduce_eco_END    (0)
#define PMIC_BUCK6_CTRL9_b6_dmd_eco_cur_START        (1)
#define PMIC_BUCK6_CTRL9_b6_dmd_eco_cur_END          (1)
#define PMIC_BUCK6_CTRL9_b6_cmp_ibias_volow_START    (2)
#define PMIC_BUCK6_CTRL9_b6_cmp_ibias_volow_END      (2)
#define PMIC_BUCK6_CTRL9_b6_cmp_eco_sel_START        (3)
#define PMIC_BUCK6_CTRL9_b6_cmp_eco_sel_END          (3)
#define PMIC_BUCK6_CTRL9_b6_cmp_bias_START           (4)
#define PMIC_BUCK6_CTRL9_b6_cmp_bias_END             (7)


/*****************************************************************************
 struct               : PMIC_BUCK6_CTRL10_UNION
 struct description   : BUCK6_CTRL10 Register structure definition
                        Address Offset:0x1085 Initial:0x09 Width:8
 register description : BUCK6控制寄存器10。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b6_rampamp_ibias_sel : 1;  /* bit[0-0]: 快速ramp buffer偏置电流，0:低时输出1uA电流，1：高时输出2uA电流 */
        unsigned char  b6_eco_i_sel         : 1;  /* bit[1-1]: ibias在eco下整体减半使能。0，使能；1，不使能 */
        unsigned char  b6_regout_c_sel      : 1;  /* bit[2-2]: 是否使能EA输出到地的 滤波电容，1使能，0不使能 */
        unsigned char  b6_cmp_tailbias_sel  : 3;  /* bit[3-5]: 比较器电流档位选择 00~11比较器电流依次增加,<2>=1，bias电流增大一个大档位 */
        unsigned char  reserved             : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK6_CTRL10_UNION;
#endif
#define PMIC_BUCK6_CTRL10_b6_rampamp_ibias_sel_START  (0)
#define PMIC_BUCK6_CTRL10_b6_rampamp_ibias_sel_END    (0)
#define PMIC_BUCK6_CTRL10_b6_eco_i_sel_START          (1)
#define PMIC_BUCK6_CTRL10_b6_eco_i_sel_END            (1)
#define PMIC_BUCK6_CTRL10_b6_regout_c_sel_START       (2)
#define PMIC_BUCK6_CTRL10_b6_regout_c_sel_END         (2)
#define PMIC_BUCK6_CTRL10_b6_cmp_tailbias_sel_START   (3)
#define PMIC_BUCK6_CTRL10_b6_cmp_tailbias_sel_END     (5)


/*****************************************************************************
 struct               : PMIC_BUCK6_CTRL11_UNION
 struct description   : BUCK6_CTRL11 Register structure definition
                        Address Offset:0x1086 Initial:0x83 Width:8
 register description : BUCK6控制寄存器11。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b6_reg_dr          : 3;  /* bit[0-2]: buck内部regulator电阻，用于调节regulator箝位精度范围 */
        unsigned char  b6_rampup_unitgain : 1;  /* bit[3-3]: rampup过程将buffer配置成单位增益 */
        unsigned char  b6_rampdn_unitgain : 1;  /* bit[4-4]: rampdown过程将buffer配置成单位增益 */
        unsigned char  b6_low_reg_r_ctrl  : 1;  /* bit[5-5]: 低输出电压下，积分器电阻是否增大选择 */
        unsigned char  b6_eabias_sel      : 1;  /* bit[6-6]: ea偏置电流选择。0，eabias buffer产生；1，ibias */
        unsigned char  b6_ampbias_sel     : 1;  /* bit[7-7]: buffer下拉电流调节，优化AC特性 */
    } reg;
} PMIC_BUCK6_CTRL11_UNION;
#endif
#define PMIC_BUCK6_CTRL11_b6_reg_dr_START           (0)
#define PMIC_BUCK6_CTRL11_b6_reg_dr_END             (2)
#define PMIC_BUCK6_CTRL11_b6_rampup_unitgain_START  (3)
#define PMIC_BUCK6_CTRL11_b6_rampup_unitgain_END    (3)
#define PMIC_BUCK6_CTRL11_b6_rampdn_unitgain_START  (4)
#define PMIC_BUCK6_CTRL11_b6_rampdn_unitgain_END    (4)
#define PMIC_BUCK6_CTRL11_b6_low_reg_r_ctrl_START   (5)
#define PMIC_BUCK6_CTRL11_b6_low_reg_r_ctrl_END     (5)
#define PMIC_BUCK6_CTRL11_b6_eabias_sel_START       (6)
#define PMIC_BUCK6_CTRL11_b6_eabias_sel_END         (6)
#define PMIC_BUCK6_CTRL11_b6_ampbias_sel_START      (7)
#define PMIC_BUCK6_CTRL11_b6_ampbias_sel_END        (7)


/*****************************************************************************
 struct               : PMIC_BUCK6_CTRL12_UNION
 struct description   : BUCK6_CTRL12 Register structure definition
                        Address Offset:0x1087 Initial:0x64 Width:8
 register description : BUCK6控制寄存器12。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b6_regop_c     : 1;  /* bit[0-0]: buck6内部regulator OP输出电容，用于调节OP的slew-rate。 */
        unsigned char  b6_reg_zero_en : 1;  /* bit[1-1]: ramp下是否需要开启输出前馈 */
        unsigned char  b6_reg_r       : 2;  /* bit[2-3]: 内部regulator电阻，用于调节regulator带宽，00-11增加带宽 */
        unsigned char  b6_reg_en      : 1;  /* bit[4-4]: reserved */
        unsigned char  b6_reg_dr_ramp : 3;  /* bit[5-7]: ramp下buck内部regulator电阻，用于调节regulator箝位精度范围 */
    } reg;
} PMIC_BUCK6_CTRL12_UNION;
#endif
#define PMIC_BUCK6_CTRL12_b6_regop_c_START      (0)
#define PMIC_BUCK6_CTRL12_b6_regop_c_END        (0)
#define PMIC_BUCK6_CTRL12_b6_reg_zero_en_START  (1)
#define PMIC_BUCK6_CTRL12_b6_reg_zero_en_END    (1)
#define PMIC_BUCK6_CTRL12_b6_reg_r_START        (2)
#define PMIC_BUCK6_CTRL12_b6_reg_r_END          (3)
#define PMIC_BUCK6_CTRL12_b6_reg_en_START       (4)
#define PMIC_BUCK6_CTRL12_b6_reg_en_END         (4)
#define PMIC_BUCK6_CTRL12_b6_reg_dr_ramp_START  (5)
#define PMIC_BUCK6_CTRL12_b6_reg_dr_ramp_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK6_CTRL13_UNION
 struct description   : BUCK6_CTRL13 Register structure definition
                        Address Offset:0x1088 Initial:0x2A Width:8
 register description : BUCK6控制寄存器13。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b6_da_diff_vo_c        : 4;  /* bit[0-3]: 调节RC AC耦合电路电容值，调节AC耦合幅值 */
        unsigned char  b6_da_constant_sft_sel : 1;  /* bit[4-4]: ref_buffer下拉能力选择,0位小档位，1为大档位 */
        unsigned char  b6_da_buffer_bias_sel  : 1;  /* bit[5-5]: ref_adj模块中buffer电流档位选择 0位小电流档位，1为大电流档位 */
        unsigned char  reserved               : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK6_CTRL13_UNION;
#endif
#define PMIC_BUCK6_CTRL13_b6_da_diff_vo_c_START         (0)
#define PMIC_BUCK6_CTRL13_b6_da_diff_vo_c_END           (3)
#define PMIC_BUCK6_CTRL13_b6_da_constant_sft_sel_START  (4)
#define PMIC_BUCK6_CTRL13_b6_da_constant_sft_sel_END    (4)
#define PMIC_BUCK6_CTRL13_b6_da_buffer_bias_sel_START   (5)
#define PMIC_BUCK6_CTRL13_b6_da_buffer_bias_sel_END     (5)


/*****************************************************************************
 struct               : PMIC_BUCK6_CTRL14_UNION
 struct description   : BUCK6_CTRL14 Register structure definition
                        Address Offset:0x1089 Initial:0x3A Width:8
 register description : BUCK6控制寄存器14。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b6_da_diff_vref_c : 4;  /* bit[0-3]: 调节RC AC耦合电路电容值，调节AC耦合幅值 */
        unsigned char  b6_da_diff_vo_r   : 3;  /* bit[4-6]: 调节vo_r模块RC AC耦合电路电阻阻值，调节时间常数τ */
        unsigned char  reserved          : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK6_CTRL14_UNION;
#endif
#define PMIC_BUCK6_CTRL14_b6_da_diff_vref_c_START  (0)
#define PMIC_BUCK6_CTRL14_b6_da_diff_vref_c_END    (3)
#define PMIC_BUCK6_CTRL14_b6_da_diff_vo_r_START    (4)
#define PMIC_BUCK6_CTRL14_b6_da_diff_vo_r_END      (6)


/*****************************************************************************
 struct               : PMIC_BUCK6_CTRL15_UNION
 struct description   : BUCK6_CTRL15 Register structure definition
                        Address Offset:0x108A Initial:0x60 Width:8
 register description : BUCK6控制寄存器15。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b6_da_ramp_eco_ctrl  : 1;  /* bit[0-0]: eco下是否关闭ref_adj与ref_buffer，1为关闭，0为不关闭 */
        unsigned char  b6_da_ramp_buff_bias : 1;  /* bit[1-1]: ramp_buffer 电流档位选择 0位小电流档位，1为大电流档位 */
        unsigned char  b6_da_diff_vref_rset : 3;  /* bit[2-4]: 与vref_r功能相同，二选一 */
        unsigned char  b6_da_diff_vref_r    : 3;  /* bit[5-7]: 调节vref_r模块RC AC耦合电路电阻阻值，调节时间常数τ */
    } reg;
} PMIC_BUCK6_CTRL15_UNION;
#endif
#define PMIC_BUCK6_CTRL15_b6_da_ramp_eco_ctrl_START   (0)
#define PMIC_BUCK6_CTRL15_b6_da_ramp_eco_ctrl_END     (0)
#define PMIC_BUCK6_CTRL15_b6_da_ramp_buff_bias_START  (1)
#define PMIC_BUCK6_CTRL15_b6_da_ramp_buff_bias_END    (1)
#define PMIC_BUCK6_CTRL15_b6_da_diff_vref_rset_START  (2)
#define PMIC_BUCK6_CTRL15_b6_da_diff_vref_rset_END    (4)
#define PMIC_BUCK6_CTRL15_b6_da_diff_vref_r_START     (5)
#define PMIC_BUCK6_CTRL15_b6_da_diff_vref_r_END       (7)


/*****************************************************************************
 struct               : PMIC_BUCK6_CTRL16_UNION
 struct description   : BUCK6_CTRL16 Register structure definition
                        Address Offset:0x108B Initial:0x00 Width:8
 register description : BUCK6控制寄存器16。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b6_da_rtr_cap_sel         : 4;  /* bit[0-3]: ref_adj输出滤波档位调整 */
        unsigned char  b6_da_rampres_trim_ctrl   : 2;  /* bit[4-5]: 对应vo_r、vref_r测试通道，为1时可以外加电压测试阻值 */
        unsigned char  b6_da_ramp_ecobuffer_ctrl : 1;  /* bit[6-6]: eco下是否关闭rampbuffer，1为关闭，0为不关闭 */
        unsigned char  reserved                  : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK6_CTRL16_UNION;
#endif
#define PMIC_BUCK6_CTRL16_b6_da_rtr_cap_sel_START          (0)
#define PMIC_BUCK6_CTRL16_b6_da_rtr_cap_sel_END            (3)
#define PMIC_BUCK6_CTRL16_b6_da_rampres_trim_ctrl_START    (4)
#define PMIC_BUCK6_CTRL16_b6_da_rampres_trim_ctrl_END      (5)
#define PMIC_BUCK6_CTRL16_b6_da_ramp_ecobuffer_ctrl_START  (6)
#define PMIC_BUCK6_CTRL16_b6_da_ramp_ecobuffer_ctrl_END    (6)


/*****************************************************************************
 struct               : PMIC_BUCK6_CTRL17_UNION
 struct description   : BUCK6_CTRL17 Register structure definition
                        Address Offset:0x108C Initial:0x04 Width:8
 register description : BUCK6控制寄存器17。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b6_ramp_up_ctrl   : 1;  /* bit[0-0]: rampup 的时候，b内部配置切换是否生效，0 不生效，1 生效 */
        unsigned char  b6_ramp_down_ctrl : 1;  /* bit[1-1]: rampdonw的时候，b内部配置切换是否生效，0 不生效，1 生效 */
        unsigned char  b6_da_vo_sel      : 2;  /* bit[2-3]: ramp_buffer放大倍数调整，
                                                            00/10 一倍放大；01 二倍放大；11 三倍放大 */
        unsigned char  reserved          : 4;  /* bit[4-7]: reserved */
    } reg;
} PMIC_BUCK6_CTRL17_UNION;
#endif
#define PMIC_BUCK6_CTRL17_b6_ramp_up_ctrl_START    (0)
#define PMIC_BUCK6_CTRL17_b6_ramp_up_ctrl_END      (0)
#define PMIC_BUCK6_CTRL17_b6_ramp_down_ctrl_START  (1)
#define PMIC_BUCK6_CTRL17_b6_ramp_down_ctrl_END    (1)
#define PMIC_BUCK6_CTRL17_b6_da_vo_sel_START       (2)
#define PMIC_BUCK6_CTRL17_b6_da_vo_sel_END         (3)


/*****************************************************************************
 struct               : PMIC_BUCK6_CTRL18_UNION
 struct description   : BUCK6_CTRL18 Register structure definition
                        Address Offset:0x108D Initial:0x55 Width:8
 register description : BUCK6控制寄存器18。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b6_ocp_sel         : 2;  /* bit[0-1]: buck ocp档位选择，ocp点<1:0> 档位选择 00~11变大 */
        unsigned char  b6_ocp_middrv_sel  : 2;  /* bit[2-3]: 小ocp档位选择，00-11变大 */
        unsigned char  b6_ocp_middrv_ctrl : 1;  /* bit[4-4]: 是否屏蔽小ocp以下负载，驱动加强，0为屏蔽 */
        unsigned char  b6_ocp_delay       : 1;  /* bit[5-5]: ocp屏蔽时间延长15ns信号（0：不延长，1：延长） */
        unsigned char  b6_ocp_counter_sel : 2;  /* bit[6-7]: ocp上报周期调整 */
    } reg;
} PMIC_BUCK6_CTRL18_UNION;
#endif
#define PMIC_BUCK6_CTRL18_b6_ocp_sel_START          (0)
#define PMIC_BUCK6_CTRL18_b6_ocp_sel_END            (1)
#define PMIC_BUCK6_CTRL18_b6_ocp_middrv_sel_START   (2)
#define PMIC_BUCK6_CTRL18_b6_ocp_middrv_sel_END     (3)
#define PMIC_BUCK6_CTRL18_b6_ocp_middrv_ctrl_START  (4)
#define PMIC_BUCK6_CTRL18_b6_ocp_middrv_ctrl_END    (4)
#define PMIC_BUCK6_CTRL18_b6_ocp_delay_START        (5)
#define PMIC_BUCK6_CTRL18_b6_ocp_delay_END          (5)
#define PMIC_BUCK6_CTRL18_b6_ocp_counter_sel_START  (6)
#define PMIC_BUCK6_CTRL18_b6_ocp_counter_sel_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK6_CTRL19_UNION
 struct description   : BUCK6_CTRL19 Register structure definition
                        Address Offset:0x108E Initial:0x1C Width:8
 register description : BUCK6控制寄存器19。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b6_pocp_offset_trim_en : 2;  /* bit[0-1]: 用于trim pocp比较器offset 0:disable 1:enable */
        unsigned char  b6_ocpblanktime_sel    : 1;  /* bit[2-2]: ocp blanking time选择 0,15ns；1,30ns */
        unsigned char  b6_ocpbias_ctrl        : 1;  /* bit[3-3]: 默认为1，dmd时减少ocp的比较器电流，0为不减少 */
        unsigned char  b6_ocp_toff            : 2;  /* bit[4-5]: buck发生ocp时最小关断时间量 （00~11增大） */
        unsigned char  b6_short_ref_ctrl      : 1;  /* bit[6-6]: 低压输出buck在输出小于0.5V时是否将SCP阈值由0.23V切到0.15V，1：不切换，0：切换 */
        unsigned char  reserved               : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK6_CTRL19_UNION;
#endif
#define PMIC_BUCK6_CTRL19_b6_pocp_offset_trim_en_START  (0)
#define PMIC_BUCK6_CTRL19_b6_pocp_offset_trim_en_END    (1)
#define PMIC_BUCK6_CTRL19_b6_ocpblanktime_sel_START     (2)
#define PMIC_BUCK6_CTRL19_b6_ocpblanktime_sel_END       (2)
#define PMIC_BUCK6_CTRL19_b6_ocpbias_ctrl_START         (3)
#define PMIC_BUCK6_CTRL19_b6_ocpbias_ctrl_END           (3)
#define PMIC_BUCK6_CTRL19_b6_ocp_toff_START             (4)
#define PMIC_BUCK6_CTRL19_b6_ocp_toff_END               (5)
#define PMIC_BUCK6_CTRL19_b6_short_ref_ctrl_START       (6)
#define PMIC_BUCK6_CTRL19_b6_short_ref_ctrl_END         (6)


/*****************************************************************************
 struct               : PMIC_BUCK6_CTRL20_UNION
 struct description   : BUCK6_CTRL20 Register structure definition
                        Address Offset:0x108F Initial:0x00 Width:8
 register description : BUCK6控制寄存器20。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b6_vo_range_sel : 1;  /* bit[0-0]: 0,选择旧的vo范围；1，选择新的vo范围。 */
        unsigned char  b6_code_vo_sel  : 1;  /* bit[1-1]: 最低vo时，是否选择多减一档ton，0为多减 */
        unsigned char  b6_regen_ctrl   : 1;  /* bit[2-2]: reg_enhance使能控制，1：关闭，0：打开，并受buck使能控制 */
        unsigned char  b6_toncap_ctrl  : 2;  /* bit[3-4]: ton的rc电容档位，从00到11依次加大 */
        unsigned char  reserved        : 3;  /* bit[5-7]: reserved */
    } reg;
} PMIC_BUCK6_CTRL20_UNION;
#endif
#define PMIC_BUCK6_CTRL20_b6_vo_range_sel_START  (0)
#define PMIC_BUCK6_CTRL20_b6_vo_range_sel_END    (0)
#define PMIC_BUCK6_CTRL20_b6_code_vo_sel_START   (1)
#define PMIC_BUCK6_CTRL20_b6_code_vo_sel_END     (1)
#define PMIC_BUCK6_CTRL20_b6_regen_ctrl_START    (2)
#define PMIC_BUCK6_CTRL20_b6_regen_ctrl_END      (2)
#define PMIC_BUCK6_CTRL20_b6_toncap_ctrl_START   (3)
#define PMIC_BUCK6_CTRL20_b6_toncap_ctrl_END     (4)


/*****************************************************************************
 struct               : PMIC_BUCK6_CTRL21_UNION
 struct description   : BUCK6_CTRL21 Register structure definition
                        Address Offset:0x1090 Initial:0x07 Width:8
 register description : BUCK6控制寄存器21。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b6_dmd_ton         : 3;  /* bit[0-2]: buck0发生dmd时的加入导通时间量（000~111增大） */
        unsigned char  b6_dmd_off_ctrl    : 1;  /* bit[3-3]: dmd是否强制关闭，1为关闭，进入强制CCM */
        unsigned char  b6_dmd_bias_en_sel : 2;  /* bit[4-5]: <0>1,eco下先打开dmd，固定delay后打开ton；0，同时打开dmd和ton。
                                                             <1>0,500ns delay;1,1us delay */
        unsigned char  reserved           : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK6_CTRL21_UNION;
#endif
#define PMIC_BUCK6_CTRL21_b6_dmd_ton_START          (0)
#define PMIC_BUCK6_CTRL21_b6_dmd_ton_END            (2)
#define PMIC_BUCK6_CTRL21_b6_dmd_off_ctrl_START     (3)
#define PMIC_BUCK6_CTRL21_b6_dmd_off_ctrl_END       (3)
#define PMIC_BUCK6_CTRL21_b6_dmd_bias_en_sel_START  (4)
#define PMIC_BUCK6_CTRL21_b6_dmd_bias_en_sel_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK6_CTRL22_UNION
 struct description   : BUCK6_CTRL22 Register structure definition
                        Address Offset:0x1091 Initial:0x04 Width:8
 register description : BUCK6控制寄存器22。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b6_no_dmd_ton     : 3;  /* bit[0-2]: 不发生dmd时的加入导通时间量（000~111增大） */
        unsigned char  b6_eco_maxton_sel : 1;  /* bit[3-3]: eco下max ton选择：0,500ns；1,1us */
        unsigned char  b6_dmd_ton_shield : 1;  /* bit[4-4]: ccm进dcm时的dmd计数个数。0,4个；1,1个 */
        unsigned char  b6_dmd_ton_negcur : 3;  /* bit[5-7]: ramp down发生负dmd后强制ton的档位 */
    } reg;
} PMIC_BUCK6_CTRL22_UNION;
#endif
#define PMIC_BUCK6_CTRL22_b6_no_dmd_ton_START      (0)
#define PMIC_BUCK6_CTRL22_b6_no_dmd_ton_END        (2)
#define PMIC_BUCK6_CTRL22_b6_eco_maxton_sel_START  (3)
#define PMIC_BUCK6_CTRL22_b6_eco_maxton_sel_END    (3)
#define PMIC_BUCK6_CTRL22_b6_dmd_ton_shield_START  (4)
#define PMIC_BUCK6_CTRL22_b6_dmd_ton_shield_END    (4)
#define PMIC_BUCK6_CTRL22_b6_dmd_ton_negcur_START  (5)
#define PMIC_BUCK6_CTRL22_b6_dmd_ton_negcur_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK6_CTRL23_UNION
 struct description   : BUCK6_CTRL23 Register structure definition
                        Address Offset:0x1092 Initial:0xF1 Width:8
 register description : BUCK6控制寄存器23。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b6_ton_cap_sel   : 1;  /* bit[0-0]: 产生ton的rc电容选择信号。0，产生ton的rc电容减小一半 */
        unsigned char  b6_toff_sel      : 1;  /* bit[1-1]: min toff选择:0,46ns;1,23ns */
        unsigned char  b6_ssend_cot_dis : 1;  /* bit[2-2]: 正常启动速度的otp配置下不起作用。快速启动的otp配置下：0，不起作用；1，恢复正常启动速度。 */
        unsigned char  b6_sel_min_ton   : 1;  /* bit[3-3]: min ton选择:0,23ns;1,46ns */
        unsigned char  b6_ramp_sel      : 2;  /* bit[4-5]: ramp负dmd逻辑选择 */
        unsigned char  b6_ramp_ctrl_ton : 1;  /* bit[6-6]: 0, ramp时选择用最小ton;1, ramp时选择正常ton */
        unsigned char  b6_ocpsens_ctrl  : 1;  /* bit[7-7]: 轻载下降低ocp电流使能。1：使能;0,不使能 */
    } reg;
} PMIC_BUCK6_CTRL23_UNION;
#endif
#define PMIC_BUCK6_CTRL23_b6_ton_cap_sel_START    (0)
#define PMIC_BUCK6_CTRL23_b6_ton_cap_sel_END      (0)
#define PMIC_BUCK6_CTRL23_b6_toff_sel_START       (1)
#define PMIC_BUCK6_CTRL23_b6_toff_sel_END         (1)
#define PMIC_BUCK6_CTRL23_b6_ssend_cot_dis_START  (2)
#define PMIC_BUCK6_CTRL23_b6_ssend_cot_dis_END    (2)
#define PMIC_BUCK6_CTRL23_b6_sel_min_ton_START    (3)
#define PMIC_BUCK6_CTRL23_b6_sel_min_ton_END      (3)
#define PMIC_BUCK6_CTRL23_b6_ramp_sel_START       (4)
#define PMIC_BUCK6_CTRL23_b6_ramp_sel_END         (5)
#define PMIC_BUCK6_CTRL23_b6_ramp_ctrl_ton_START  (6)
#define PMIC_BUCK6_CTRL23_b6_ramp_ctrl_ton_END    (6)
#define PMIC_BUCK6_CTRL23_b6_ocpsens_ctrl_START   (7)
#define PMIC_BUCK6_CTRL23_b6_ocpsens_ctrl_END     (7)


/*****************************************************************************
 struct               : PMIC_BUCK6_CTRL24_UNION
 struct description   : BUCK6_CTRL24 Register structure definition
                        Address Offset:0x1093 Initial:0x00 Width:8
 register description : BUCK6控制寄存器24。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b6_test_sel : 3;  /* bit[0-2]: 测试信号复用.
                                                      000：复用VDMD_TEST
                                                      001：复用S_SOFT_PULL_LOGIC
                                                      010：复用S_DMD
                                                      011：复用DMD_BIAS_EN
                                                      100：复用S_PWM
                                                      101：复用S_OCP
                                                      110~111：NA */
        unsigned char  reserved    : 5;  /* bit[3-7]: reserved */
    } reg;
} PMIC_BUCK6_CTRL24_UNION;
#endif
#define PMIC_BUCK6_CTRL24_b6_test_sel_START  (0)
#define PMIC_BUCK6_CTRL24_b6_test_sel_END    (2)


/*****************************************************************************
 struct               : PMIC_BUCK6_RESERVED0_UNION
 struct description   : BUCK6_RESERVED0 Register structure definition
                        Address Offset:0x1094 Initial:0x4E Width:8
 register description : BUCK6预留配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b6_reserve0 : 8;  /* bit[0-7]: 预留 */
    } reg;
} PMIC_BUCK6_RESERVED0_UNION;
#endif
#define PMIC_BUCK6_RESERVED0_b6_reserve0_START  (0)
#define PMIC_BUCK6_RESERVED0_b6_reserve0_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK7_CTRL0_UNION
 struct description   : BUCK7_CTRL0 Register structure definition
                        Address Offset:0x1095 Initial:0xBF Width:8
 register description : BUCK7控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b7_dmd_negcur_sel      : 2;  /* bit[0-1]: 负dmd的档位选择，0为低档位，1为更负档位 */
        unsigned char  b7_dmd_negcur_en       : 1;  /* bit[2-2]: dmd negcur 使能：
                                                                 0 不使能；1 使能 */
        unsigned char  b7_dmd_cmp_sel_nor     : 1;  /* bit[3-3]: 0，老DMD; 1为采用新DMD； */
        unsigned char  b7_dmd_cmp_sel_eco     : 1;  /* bit[4-4]: 0，老DMD; 1为采用新DMD； */
        unsigned char  b7_dmd_blanking_sel    : 1;  /* bit[5-5]: dmd屏蔽时间选择 */
        unsigned char  b7_dmd_bias_shield_nor : 1;  /* bit[6-6]: nor下是否分时开关，1为分时 */
        unsigned char  b7_dmd_bias_shield_eco : 1;  /* bit[7-7]: eco下是否分时开关，1为分时 */
    } reg;
} PMIC_BUCK7_CTRL0_UNION;
#endif
#define PMIC_BUCK7_CTRL0_b7_dmd_negcur_sel_START       (0)
#define PMIC_BUCK7_CTRL0_b7_dmd_negcur_sel_END         (1)
#define PMIC_BUCK7_CTRL0_b7_dmd_negcur_en_START        (2)
#define PMIC_BUCK7_CTRL0_b7_dmd_negcur_en_END          (2)
#define PMIC_BUCK7_CTRL0_b7_dmd_cmp_sel_nor_START      (3)
#define PMIC_BUCK7_CTRL0_b7_dmd_cmp_sel_nor_END        (3)
#define PMIC_BUCK7_CTRL0_b7_dmd_cmp_sel_eco_START      (4)
#define PMIC_BUCK7_CTRL0_b7_dmd_cmp_sel_eco_END        (4)
#define PMIC_BUCK7_CTRL0_b7_dmd_blanking_sel_START     (5)
#define PMIC_BUCK7_CTRL0_b7_dmd_blanking_sel_END       (5)
#define PMIC_BUCK7_CTRL0_b7_dmd_bias_shield_nor_START  (6)
#define PMIC_BUCK7_CTRL0_b7_dmd_bias_shield_nor_END    (6)
#define PMIC_BUCK7_CTRL0_b7_dmd_bias_shield_eco_START  (7)
#define PMIC_BUCK7_CTRL0_b7_dmd_bias_shield_eco_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK7_CTRL1_UNION
 struct description   : BUCK7_CTRL1 Register structure definition
                        Address Offset:0x1096 Initial:0x0A Width:8
 register description : BUCK7控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b7_dmd_sel_eco     : 5;  /* bit[0-4]: eco模式下dmd点选择（00000~11111增大） */
        unsigned char  b7_dmd_pwmn_shield : 1;  /* bit[5-5]: dmd pwmn关闭sense管选择：
                                                             0 选择；1不选择 */
        unsigned char  reserved           : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK7_CTRL1_UNION;
#endif
#define PMIC_BUCK7_CTRL1_b7_dmd_sel_eco_START      (0)
#define PMIC_BUCK7_CTRL1_b7_dmd_sel_eco_END        (4)
#define PMIC_BUCK7_CTRL1_b7_dmd_pwmn_shield_START  (5)
#define PMIC_BUCK7_CTRL1_b7_dmd_pwmn_shield_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK7_CTRL2_UNION
 struct description   : BUCK7_CTRL2 Register structure definition
                        Address Offset:0x1097 Initial:0x14 Width:8
 register description : BUCK7控制寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b7_dmdcmp_pull : 1;  /* bit[0-0]: eco下是否上拉保持点，0为不上拉 */
        unsigned char  b7_dmd_test    : 1;  /* bit[1-1]: dmd test使能 */
        unsigned char  b7_dmd_sel_nor : 5;  /* bit[2-6]: <4:0>b dmd点选择（00000~11111增大） */
        unsigned char  reserved       : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK7_CTRL2_UNION;
#endif
#define PMIC_BUCK7_CTRL2_b7_dmdcmp_pull_START  (0)
#define PMIC_BUCK7_CTRL2_b7_dmdcmp_pull_END    (0)
#define PMIC_BUCK7_CTRL2_b7_dmd_test_START     (1)
#define PMIC_BUCK7_CTRL2_b7_dmd_test_END       (1)
#define PMIC_BUCK7_CTRL2_b7_dmd_sel_nor_START  (2)
#define PMIC_BUCK7_CTRL2_b7_dmd_sel_nor_END    (6)


/*****************************************************************************
 struct               : PMIC_BUCK7_CTRL3_UNION
 struct description   : BUCK7_CTRL3 Register structure definition
                        Address Offset:0x1098 Initial:0x3A Width:8
 register description : BUCK7控制寄存器3。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b7_pwr_drvnonlinear_ctrl : 1;  /* bit[0-0]: 是否开启非线性驱动。0，不使能；1，使能 */
        unsigned char  b7_pwr_drvngp_sel        : 3;  /* bit[1-3]: NG上拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  b7_pwr_drvngn_sel        : 3;  /* bit[4-6]: NG下拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  reserved                 : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK7_CTRL3_UNION;
#endif
#define PMIC_BUCK7_CTRL3_b7_pwr_drvnonlinear_ctrl_START  (0)
#define PMIC_BUCK7_CTRL3_b7_pwr_drvnonlinear_ctrl_END    (0)
#define PMIC_BUCK7_CTRL3_b7_pwr_drvngp_sel_START         (1)
#define PMIC_BUCK7_CTRL3_b7_pwr_drvngp_sel_END           (3)
#define PMIC_BUCK7_CTRL3_b7_pwr_drvngn_sel_START         (4)
#define PMIC_BUCK7_CTRL3_b7_pwr_drvngn_sel_END           (6)


/*****************************************************************************
 struct               : PMIC_BUCK7_CTRL4_UNION
 struct description   : BUCK7_CTRL4 Register structure definition
                        Address Offset:0x1099 Initial:0x1C Width:8
 register description : BUCK7控制寄存器4。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b7_pwr_drvpgp_ccm_sel : 3;  /* bit[0-2]: CCM模式下PG上拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  b7_pwr_drvpgn_sel     : 3;  /* bit[3-5]: PG下拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  reserved              : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK7_CTRL4_UNION;
#endif
#define PMIC_BUCK7_CTRL4_b7_pwr_drvpgp_ccm_sel_START  (0)
#define PMIC_BUCK7_CTRL4_b7_pwr_drvpgp_ccm_sel_END    (2)
#define PMIC_BUCK7_CTRL4_b7_pwr_drvpgn_sel_START      (3)
#define PMIC_BUCK7_CTRL4_b7_pwr_drvpgn_sel_END        (5)


/*****************************************************************************
 struct               : PMIC_BUCK7_CTRL5_UNION
 struct description   : BUCK7_CTRL5 Register structure definition
                        Address Offset:0x109A Initial:0xA0 Width:8
 register description : BUCK7控制寄存器5。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b7_pwr_dtp2n_delay_ctrl : 1;  /* bit[0-0]: PTN延时死区方案选择选择；1;使能延时死区方案 0:不使能延时死区方案 */
        unsigned char  b7_pwr_dtn2p_sel        : 2;  /* bit[1-2]: NTP延时死区方案档位选择，00:0ns 01:0.5ns 10:1ns 11:1.5ns */
        unsigned char  b7_pwr_dtn2p_delay_ctrl : 1;  /* bit[3-3]: NTP延时死区方案选择；1:使能延时死区方案 0:不使能延时死区方案 */
        unsigned char  b7_pwr_dt_offlatch_sel  : 1;  /* bit[4-4]: 交叉死区方案额外延时选择，0:不额外延迟 1:额外延迟5ns */
        unsigned char  b7_pwr_drvpgp_dcm_sel   : 3;  /* bit[5-7]: DCM模式下PG上拉驱动能力调节（000~111增加驱动能力） */
    } reg;
} PMIC_BUCK7_CTRL5_UNION;
#endif
#define PMIC_BUCK7_CTRL5_b7_pwr_dtp2n_delay_ctrl_START  (0)
#define PMIC_BUCK7_CTRL5_b7_pwr_dtp2n_delay_ctrl_END    (0)
#define PMIC_BUCK7_CTRL5_b7_pwr_dtn2p_sel_START         (1)
#define PMIC_BUCK7_CTRL5_b7_pwr_dtn2p_sel_END           (2)
#define PMIC_BUCK7_CTRL5_b7_pwr_dtn2p_delay_ctrl_START  (3)
#define PMIC_BUCK7_CTRL5_b7_pwr_dtn2p_delay_ctrl_END    (3)
#define PMIC_BUCK7_CTRL5_b7_pwr_dt_offlatch_sel_START   (4)
#define PMIC_BUCK7_CTRL5_b7_pwr_dt_offlatch_sel_END     (4)
#define PMIC_BUCK7_CTRL5_b7_pwr_drvpgp_dcm_sel_START    (5)
#define PMIC_BUCK7_CTRL5_b7_pwr_drvpgp_dcm_sel_END      (7)


/*****************************************************************************
 struct               : PMIC_BUCK7_CTRL6_UNION
 struct description   : BUCK7_CTRL6 Register structure definition
                        Address Offset:0x109B Initial:0x19 Width:8
 register description : BUCK7控制寄存器6。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b7_pwr_dtp2n_sel        : 2;  /* bit[0-1]: PTN延时死区方案档位选择，00:0.5ns 01:1ns 10:2ns 11:3.5ns */
        unsigned char  b7_pwr_dtp2n_lxdet_ctrl : 1;  /* bit[2-2]: PTN LX检测死区方案选择；1:使能LX检测方案 0:不使能LX检测方案 */
        unsigned char  b7_vofb_cap_sel         : 2;  /* bit[3-4]: FB到VO之间增加电容，默认为11，电容全接入，00为都不接入 */
        unsigned char  reserved                : 3;  /* bit[5-7]: reserved */
    } reg;
} PMIC_BUCK7_CTRL6_UNION;
#endif
#define PMIC_BUCK7_CTRL6_b7_pwr_dtp2n_sel_START         (0)
#define PMIC_BUCK7_CTRL6_b7_pwr_dtp2n_sel_END           (1)
#define PMIC_BUCK7_CTRL6_b7_pwr_dtp2n_lxdet_ctrl_START  (2)
#define PMIC_BUCK7_CTRL6_b7_pwr_dtp2n_lxdet_ctrl_END    (2)
#define PMIC_BUCK7_CTRL6_b7_vofb_cap_sel_START          (3)
#define PMIC_BUCK7_CTRL6_b7_vofb_cap_sel_END            (4)


/*****************************************************************************
 struct               : PMIC_BUCK7_CTRL7_UNION
 struct description   : BUCK7_CTRL7 Register structure definition
                        Address Offset:0x109C Initial:0xCF Width:8
 register description : BUCK7控制寄存器7。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b7_ramp_cap_shield : 1;  /* bit[0-0]: ramp up过程中最高码值翻转时是否增加去抖功能，1为增加 */
        unsigned char  b7_ramp_cap_sel    : 2;  /* bit[1-2]: ramp up过程最高码值跳变时，去抖电容选择。00,2个电容；01,4个电容；10, 6个电容；11,8个电容。 */
        unsigned char  b7_adj_rlx         : 5;  /* bit[3-7]: LX反馈滤波电阻调节（11111：电阻全不接入，00000：电阻全接入） */
    } reg;
} PMIC_BUCK7_CTRL7_UNION;
#endif
#define PMIC_BUCK7_CTRL7_b7_ramp_cap_shield_START  (0)
#define PMIC_BUCK7_CTRL7_b7_ramp_cap_shield_END    (0)
#define PMIC_BUCK7_CTRL7_b7_ramp_cap_sel_START     (1)
#define PMIC_BUCK7_CTRL7_b7_ramp_cap_sel_END       (2)
#define PMIC_BUCK7_CTRL7_b7_adj_rlx_START          (3)
#define PMIC_BUCK7_CTRL7_b7_adj_rlx_END            (7)


/*****************************************************************************
 struct               : PMIC_BUCK7_CTRL8_UNION
 struct description   : BUCK7_CTRL8 Register structure definition
                        Address Offset:0x109D Initial:0x0C Width:8
 register description : BUCK7控制寄存器8。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b7_cmp_add_0p5u : 1;  /* bit[0-0]: 比较器偏置电流是否增加0.5uA，1增加0.5uA，0：不增加，默认值0 */
        unsigned char  b7_bias_reg_sel : 1;  /* bit[1-1]: 非ECO模式下，是否增加0.5uA电流
                                                          0：reg 使用0.5uA偏置，1：reg使用1uA电流 */
        unsigned char  b7_bias_ocp_sel : 3;  /* bit[2-4]: ocp 电流选择:
                                                          <0>：0 ：增加0.25uA 电流，1：不增加0.25uA电流
                                                          <1>：0 ：增加0.25uA 电流，1：不增加0.25uA电流
                                                          <2>：0 ：增加0.25uA 电流，1：不增加0.25uA电流 */
        unsigned char  b7_bias_dmd_sel : 1;  /* bit[5-5]: dmd 偏置电流选择
                                                          1：增加0.5uA电流，0： 不增加0.5uA电流 */
        unsigned char  reserved        : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK7_CTRL8_UNION;
#endif
#define PMIC_BUCK7_CTRL8_b7_cmp_add_0p5u_START  (0)
#define PMIC_BUCK7_CTRL8_b7_cmp_add_0p5u_END    (0)
#define PMIC_BUCK7_CTRL8_b7_bias_reg_sel_START  (1)
#define PMIC_BUCK7_CTRL8_b7_bias_reg_sel_END    (1)
#define PMIC_BUCK7_CTRL8_b7_bias_ocp_sel_START  (2)
#define PMIC_BUCK7_CTRL8_b7_bias_ocp_sel_END    (4)
#define PMIC_BUCK7_CTRL8_b7_bias_dmd_sel_START  (5)
#define PMIC_BUCK7_CTRL8_b7_bias_dmd_sel_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK7_CTRL9_UNION
 struct description   : BUCK7_CTRL9 Register structure definition
                        Address Offset:0x109E Initial:0x67 Width:8
 register description : BUCK7控制寄存器9。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b7_dmd_ib_reduce_eco : 1;  /* bit[0-0]: dmd 模块在eco 偏置电流是否减小，1 为不见半，0 为减半 */
        unsigned char  b7_dmd_eco_cur       : 1;  /* bit[1-1]: dmd 模块在eco下偏置电流减半的控制选择，1 选择dmd_ib_reduce_eco寄存器控制，0 为内部逻辑控制 */
        unsigned char  b7_cmp_ibias_volow   : 1;  /* bit[2-2]: 0：低输出的时候，不增加0.5uA，1：增加0.5uA电流（同时受控输出电压高低和b1_cmp_bias<2>） */
        unsigned char  b7_cmp_eco_sel       : 1;  /* bit[3-3]: cmp 模块在eco 模式下是否关闭<3:1>的电流偏置，1则不关闭，0则随ECO关闭<3:1>路偏置 */
        unsigned char  b7_cmp_bias          : 4;  /* bit[4-7]: b <0>比较器偏置电流调节,不受eco控制0： 增加0.5uA，1：不增加0.5uA
                                                                b<3:1> 比较器偏置电流调节，受eco控制：
                                                               <1>：0：增加0.25uA，1：不增加0.25uA
                                                               <3>：0：不增加1uA，1：增加1uA
                                                               <2>：0：增加0.5uA，1：当输出低电压且b0_cmp_ibias_volow为1 的时候，增加0.5uA，否则不增加0.5uA */
    } reg;
} PMIC_BUCK7_CTRL9_UNION;
#endif
#define PMIC_BUCK7_CTRL9_b7_dmd_ib_reduce_eco_START  (0)
#define PMIC_BUCK7_CTRL9_b7_dmd_ib_reduce_eco_END    (0)
#define PMIC_BUCK7_CTRL9_b7_dmd_eco_cur_START        (1)
#define PMIC_BUCK7_CTRL9_b7_dmd_eco_cur_END          (1)
#define PMIC_BUCK7_CTRL9_b7_cmp_ibias_volow_START    (2)
#define PMIC_BUCK7_CTRL9_b7_cmp_ibias_volow_END      (2)
#define PMIC_BUCK7_CTRL9_b7_cmp_eco_sel_START        (3)
#define PMIC_BUCK7_CTRL9_b7_cmp_eco_sel_END          (3)
#define PMIC_BUCK7_CTRL9_b7_cmp_bias_START           (4)
#define PMIC_BUCK7_CTRL9_b7_cmp_bias_END             (7)


/*****************************************************************************
 struct               : PMIC_BUCK7_CTRL10_UNION
 struct description   : BUCK7_CTRL10 Register structure definition
                        Address Offset:0x109F Initial:0x09 Width:8
 register description : BUCK7控制寄存器10。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b7_rampamp_ibias_sel : 1;  /* bit[0-0]: 快速ramp buffer偏置电流，0:低时输出1uA电流，1：高时输出2uA电流 */
        unsigned char  b7_eco_i_sel         : 1;  /* bit[1-1]: ibias在eco下整体减半使能。0，使能；1，不使能 */
        unsigned char  b7_regout_c_sel      : 1;  /* bit[2-2]: 是否使能EA输出到地的 滤波电容，1使能，0不使能 */
        unsigned char  b7_cmp_tailbias_sel  : 3;  /* bit[3-5]: 比较器电流档位选择 00~11比较器电流依次增加,<2>=1，bias电流增大一个大档位 */
        unsigned char  reserved             : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK7_CTRL10_UNION;
#endif
#define PMIC_BUCK7_CTRL10_b7_rampamp_ibias_sel_START  (0)
#define PMIC_BUCK7_CTRL10_b7_rampamp_ibias_sel_END    (0)
#define PMIC_BUCK7_CTRL10_b7_eco_i_sel_START          (1)
#define PMIC_BUCK7_CTRL10_b7_eco_i_sel_END            (1)
#define PMIC_BUCK7_CTRL10_b7_regout_c_sel_START       (2)
#define PMIC_BUCK7_CTRL10_b7_regout_c_sel_END         (2)
#define PMIC_BUCK7_CTRL10_b7_cmp_tailbias_sel_START   (3)
#define PMIC_BUCK7_CTRL10_b7_cmp_tailbias_sel_END     (5)


/*****************************************************************************
 struct               : PMIC_BUCK7_CTRL11_UNION
 struct description   : BUCK7_CTRL11 Register structure definition
                        Address Offset:0x10A0 Initial:0x83 Width:8
 register description : BUCK7控制寄存器11。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b7_reg_dr          : 3;  /* bit[0-2]: buck内部regulator电阻，用于调节regulator箝位精度范围 */
        unsigned char  b7_rampup_unitgain : 1;  /* bit[3-3]: rampup过程将buffer配置成单位增益 */
        unsigned char  b7_rampdn_unitgain : 1;  /* bit[4-4]: rampdown过程将buffer配置成单位增益 */
        unsigned char  b7_low_reg_r_ctrl  : 1;  /* bit[5-5]: 低输出电压下，积分器电阻是否增大选择 */
        unsigned char  b7_eabias_sel      : 1;  /* bit[6-6]: ea偏置电流选择。0，eabias buffer产生；1，ibias */
        unsigned char  b7_ampbias_sel     : 1;  /* bit[7-7]: buffer下拉电流调节，优化AC特性 */
    } reg;
} PMIC_BUCK7_CTRL11_UNION;
#endif
#define PMIC_BUCK7_CTRL11_b7_reg_dr_START           (0)
#define PMIC_BUCK7_CTRL11_b7_reg_dr_END             (2)
#define PMIC_BUCK7_CTRL11_b7_rampup_unitgain_START  (3)
#define PMIC_BUCK7_CTRL11_b7_rampup_unitgain_END    (3)
#define PMIC_BUCK7_CTRL11_b7_rampdn_unitgain_START  (4)
#define PMIC_BUCK7_CTRL11_b7_rampdn_unitgain_END    (4)
#define PMIC_BUCK7_CTRL11_b7_low_reg_r_ctrl_START   (5)
#define PMIC_BUCK7_CTRL11_b7_low_reg_r_ctrl_END     (5)
#define PMIC_BUCK7_CTRL11_b7_eabias_sel_START       (6)
#define PMIC_BUCK7_CTRL11_b7_eabias_sel_END         (6)
#define PMIC_BUCK7_CTRL11_b7_ampbias_sel_START      (7)
#define PMIC_BUCK7_CTRL11_b7_ampbias_sel_END        (7)


/*****************************************************************************
 struct               : PMIC_BUCK7_CTRL12_UNION
 struct description   : BUCK7_CTRL12 Register structure definition
                        Address Offset:0x10A1 Initial:0x64 Width:8
 register description : BUCK7控制寄存器12。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b7_regop_c     : 1;  /* bit[0-0]: buck6内部regulator OP输出电容，用于调节OP的slew-rate。 */
        unsigned char  b7_reg_zero_en : 1;  /* bit[1-1]: ramp下是否需要开启输出前馈 */
        unsigned char  b7_reg_r       : 2;  /* bit[2-3]: 内部regulator电阻，用于调节regulator带宽，00-11增加带宽 */
        unsigned char  b7_reg_en      : 1;  /* bit[4-4]: reserved */
        unsigned char  b7_reg_dr_ramp : 3;  /* bit[5-7]: ramp下buck内部regulator电阻，用于调节regulator箝位精度范围 */
    } reg;
} PMIC_BUCK7_CTRL12_UNION;
#endif
#define PMIC_BUCK7_CTRL12_b7_regop_c_START      (0)
#define PMIC_BUCK7_CTRL12_b7_regop_c_END        (0)
#define PMIC_BUCK7_CTRL12_b7_reg_zero_en_START  (1)
#define PMIC_BUCK7_CTRL12_b7_reg_zero_en_END    (1)
#define PMIC_BUCK7_CTRL12_b7_reg_r_START        (2)
#define PMIC_BUCK7_CTRL12_b7_reg_r_END          (3)
#define PMIC_BUCK7_CTRL12_b7_reg_en_START       (4)
#define PMIC_BUCK7_CTRL12_b7_reg_en_END         (4)
#define PMIC_BUCK7_CTRL12_b7_reg_dr_ramp_START  (5)
#define PMIC_BUCK7_CTRL12_b7_reg_dr_ramp_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK7_CTRL13_UNION
 struct description   : BUCK7_CTRL13 Register structure definition
                        Address Offset:0x10A2 Initial:0x2A Width:8
 register description : BUCK7控制寄存器13。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b7_da_diff_vo_c        : 4;  /* bit[0-3]: 调节RC AC耦合电路电容值，调节AC耦合幅值 */
        unsigned char  b7_da_constant_sft_sel : 1;  /* bit[4-4]: ref_buffer下拉能力选择,0位小档位，1为大档位 */
        unsigned char  b7_da_buffer_bias_sel  : 1;  /* bit[5-5]: ref_adj模块中buffer电流档位选择 0位小电流档位，1为大电流档位 */
        unsigned char  reserved               : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK7_CTRL13_UNION;
#endif
#define PMIC_BUCK7_CTRL13_b7_da_diff_vo_c_START         (0)
#define PMIC_BUCK7_CTRL13_b7_da_diff_vo_c_END           (3)
#define PMIC_BUCK7_CTRL13_b7_da_constant_sft_sel_START  (4)
#define PMIC_BUCK7_CTRL13_b7_da_constant_sft_sel_END    (4)
#define PMIC_BUCK7_CTRL13_b7_da_buffer_bias_sel_START   (5)
#define PMIC_BUCK7_CTRL13_b7_da_buffer_bias_sel_END     (5)


/*****************************************************************************
 struct               : PMIC_BUCK7_CTRL14_UNION
 struct description   : BUCK7_CTRL14 Register structure definition
                        Address Offset:0x10A3 Initial:0x3A Width:8
 register description : BUCK7控制寄存器14。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b7_da_diff_vref_c : 4;  /* bit[0-3]: 调节RC AC耦合电路电容值，调节AC耦合幅值 */
        unsigned char  b7_da_diff_vo_r   : 3;  /* bit[4-6]: 调节vo_r模块RC AC耦合电路电阻阻值，调节时间常数τ */
        unsigned char  reserved          : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK7_CTRL14_UNION;
#endif
#define PMIC_BUCK7_CTRL14_b7_da_diff_vref_c_START  (0)
#define PMIC_BUCK7_CTRL14_b7_da_diff_vref_c_END    (3)
#define PMIC_BUCK7_CTRL14_b7_da_diff_vo_r_START    (4)
#define PMIC_BUCK7_CTRL14_b7_da_diff_vo_r_END      (6)


/*****************************************************************************
 struct               : PMIC_BUCK7_CTRL15_UNION
 struct description   : BUCK7_CTRL15 Register structure definition
                        Address Offset:0x10A4 Initial:0x60 Width:8
 register description : BUCK7控制寄存器15。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b7_da_ramp_eco_ctrl  : 1;  /* bit[0-0]: eco下是否关闭ref_adj与ref_buffer，1为关闭，0为不关闭 */
        unsigned char  b7_da_ramp_buff_bias : 1;  /* bit[1-1]: ramp_buffer 电流档位选择 0位小电流档位，1为大电流档位 */
        unsigned char  b7_da_diff_vref_rset : 3;  /* bit[2-4]: 与vref_r功能相同，二选一 */
        unsigned char  b7_da_diff_vref_r    : 3;  /* bit[5-7]: 调节vref_r模块RC AC耦合电路电阻阻值，调节时间常数τ */
    } reg;
} PMIC_BUCK7_CTRL15_UNION;
#endif
#define PMIC_BUCK7_CTRL15_b7_da_ramp_eco_ctrl_START   (0)
#define PMIC_BUCK7_CTRL15_b7_da_ramp_eco_ctrl_END     (0)
#define PMIC_BUCK7_CTRL15_b7_da_ramp_buff_bias_START  (1)
#define PMIC_BUCK7_CTRL15_b7_da_ramp_buff_bias_END    (1)
#define PMIC_BUCK7_CTRL15_b7_da_diff_vref_rset_START  (2)
#define PMIC_BUCK7_CTRL15_b7_da_diff_vref_rset_END    (4)
#define PMIC_BUCK7_CTRL15_b7_da_diff_vref_r_START     (5)
#define PMIC_BUCK7_CTRL15_b7_da_diff_vref_r_END       (7)


/*****************************************************************************
 struct               : PMIC_BUCK7_CTRL16_UNION
 struct description   : BUCK7_CTRL16 Register structure definition
                        Address Offset:0x10A5 Initial:0x00 Width:8
 register description : BUCK7控制寄存器16。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b7_da_rtr_cap_sel         : 4;  /* bit[0-3]: ref_adj输出滤波档位调整 */
        unsigned char  b7_da_rampres_trim_ctrl   : 2;  /* bit[4-5]: 对应vo_r、vref_r测试通道，为1时可以外加电压测试阻值 */
        unsigned char  b7_da_ramp_ecobuffer_ctrl : 1;  /* bit[6-6]: eco下是否关闭rampbuffer，1为关闭，0为不关闭 */
        unsigned char  reserved                  : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK7_CTRL16_UNION;
#endif
#define PMIC_BUCK7_CTRL16_b7_da_rtr_cap_sel_START          (0)
#define PMIC_BUCK7_CTRL16_b7_da_rtr_cap_sel_END            (3)
#define PMIC_BUCK7_CTRL16_b7_da_rampres_trim_ctrl_START    (4)
#define PMIC_BUCK7_CTRL16_b7_da_rampres_trim_ctrl_END      (5)
#define PMIC_BUCK7_CTRL16_b7_da_ramp_ecobuffer_ctrl_START  (6)
#define PMIC_BUCK7_CTRL16_b7_da_ramp_ecobuffer_ctrl_END    (6)


/*****************************************************************************
 struct               : PMIC_BUCK7_CTRL17_UNION
 struct description   : BUCK7_CTRL17 Register structure definition
                        Address Offset:0x10A6 Initial:0x04 Width:8
 register description : BUCK7控制寄存器17。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b7_ramp_up_ctrl   : 1;  /* bit[0-0]: rampup 的时候，b内部配置切换是否生效，0 不生效，1 生效 */
        unsigned char  b7_ramp_down_ctrl : 1;  /* bit[1-1]: rampdonw的时候，b内部配置切换是否生效，0 不生效，1 生效 */
        unsigned char  b7_da_vo_sel      : 2;  /* bit[2-3]: ramp_buffer放大倍数调整，
                                                            00/10 一倍放大；01 二倍放大；11 三倍放大 */
        unsigned char  reserved          : 4;  /* bit[4-7]: reserved */
    } reg;
} PMIC_BUCK7_CTRL17_UNION;
#endif
#define PMIC_BUCK7_CTRL17_b7_ramp_up_ctrl_START    (0)
#define PMIC_BUCK7_CTRL17_b7_ramp_up_ctrl_END      (0)
#define PMIC_BUCK7_CTRL17_b7_ramp_down_ctrl_START  (1)
#define PMIC_BUCK7_CTRL17_b7_ramp_down_ctrl_END    (1)
#define PMIC_BUCK7_CTRL17_b7_da_vo_sel_START       (2)
#define PMIC_BUCK7_CTRL17_b7_da_vo_sel_END         (3)


/*****************************************************************************
 struct               : PMIC_BUCK7_CTRL18_UNION
 struct description   : BUCK7_CTRL18 Register structure definition
                        Address Offset:0x10A7 Initial:0x55 Width:8
 register description : BUCK7控制寄存器18。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b7_ocp_sel         : 2;  /* bit[0-1]: buck ocp档位选择，ocp点<1:0> 档位选择 00~11变大 */
        unsigned char  b7_ocp_middrv_sel  : 2;  /* bit[2-3]: 小ocp档位选择，00-11变大 */
        unsigned char  b7_ocp_middrv_ctrl : 1;  /* bit[4-4]: 是否屏蔽小ocp以下负载，驱动加强，0为屏蔽 */
        unsigned char  b7_ocp_delay       : 1;  /* bit[5-5]: ocp屏蔽时间延长15ns信号（0：不延长，1：延长） */
        unsigned char  b7_ocp_counter_sel : 2;  /* bit[6-7]: ocp上报周期调整 */
    } reg;
} PMIC_BUCK7_CTRL18_UNION;
#endif
#define PMIC_BUCK7_CTRL18_b7_ocp_sel_START          (0)
#define PMIC_BUCK7_CTRL18_b7_ocp_sel_END            (1)
#define PMIC_BUCK7_CTRL18_b7_ocp_middrv_sel_START   (2)
#define PMIC_BUCK7_CTRL18_b7_ocp_middrv_sel_END     (3)
#define PMIC_BUCK7_CTRL18_b7_ocp_middrv_ctrl_START  (4)
#define PMIC_BUCK7_CTRL18_b7_ocp_middrv_ctrl_END    (4)
#define PMIC_BUCK7_CTRL18_b7_ocp_delay_START        (5)
#define PMIC_BUCK7_CTRL18_b7_ocp_delay_END          (5)
#define PMIC_BUCK7_CTRL18_b7_ocp_counter_sel_START  (6)
#define PMIC_BUCK7_CTRL18_b7_ocp_counter_sel_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK7_CTRL19_UNION
 struct description   : BUCK7_CTRL19 Register structure definition
                        Address Offset:0x10A8 Initial:0x1C Width:8
 register description : BUCK7控制寄存器19。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b7_pocp_offset_trim_en : 2;  /* bit[0-1]: 用于trim pocp比较器offset 0:disable 1:enable */
        unsigned char  b7_ocpblanktime_sel    : 1;  /* bit[2-2]: ocp blanking time选择 0,15ns；1,30ns */
        unsigned char  b7_ocpbias_ctrl        : 1;  /* bit[3-3]: 默认为1，dmd时减少ocp的比较器电流，0为不减少 */
        unsigned char  b7_ocp_toff            : 2;  /* bit[4-5]: buck发生ocp时最小关断时间量 （00~11增大） */
        unsigned char  b7_short_ref_ctrl      : 1;  /* bit[6-6]: 低压输出buck在输出小于0.5V时是否将SCP阈值由0.23V切到0.15V，1：不切换，0：切换 */
        unsigned char  reserved               : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK7_CTRL19_UNION;
#endif
#define PMIC_BUCK7_CTRL19_b7_pocp_offset_trim_en_START  (0)
#define PMIC_BUCK7_CTRL19_b7_pocp_offset_trim_en_END    (1)
#define PMIC_BUCK7_CTRL19_b7_ocpblanktime_sel_START     (2)
#define PMIC_BUCK7_CTRL19_b7_ocpblanktime_sel_END       (2)
#define PMIC_BUCK7_CTRL19_b7_ocpbias_ctrl_START         (3)
#define PMIC_BUCK7_CTRL19_b7_ocpbias_ctrl_END           (3)
#define PMIC_BUCK7_CTRL19_b7_ocp_toff_START             (4)
#define PMIC_BUCK7_CTRL19_b7_ocp_toff_END               (5)
#define PMIC_BUCK7_CTRL19_b7_short_ref_ctrl_START       (6)
#define PMIC_BUCK7_CTRL19_b7_short_ref_ctrl_END         (6)


/*****************************************************************************
 struct               : PMIC_BUCK7_CTRL20_UNION
 struct description   : BUCK7_CTRL20 Register structure definition
                        Address Offset:0x10A9 Initial:0x00 Width:8
 register description : BUCK7控制寄存器20。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b7_vo_range_sel : 1;  /* bit[0-0]: 0,选择旧的vo范围；1，选择新的vo范围。 */
        unsigned char  b7_code_vo_sel  : 1;  /* bit[1-1]: 最低vo时，是否选择多减一档ton，0为多减 */
        unsigned char  b7_regen_ctrl   : 1;  /* bit[2-2]: reg_enhance使能控制，1：关闭，0：打开，并受buck使能控制 */
        unsigned char  b7_toncap_ctrl  : 2;  /* bit[3-4]: ton的rc电容档位，从00到11依次加大 */
        unsigned char  reserved        : 3;  /* bit[5-7]: reserved */
    } reg;
} PMIC_BUCK7_CTRL20_UNION;
#endif
#define PMIC_BUCK7_CTRL20_b7_vo_range_sel_START  (0)
#define PMIC_BUCK7_CTRL20_b7_vo_range_sel_END    (0)
#define PMIC_BUCK7_CTRL20_b7_code_vo_sel_START   (1)
#define PMIC_BUCK7_CTRL20_b7_code_vo_sel_END     (1)
#define PMIC_BUCK7_CTRL20_b7_regen_ctrl_START    (2)
#define PMIC_BUCK7_CTRL20_b7_regen_ctrl_END      (2)
#define PMIC_BUCK7_CTRL20_b7_toncap_ctrl_START   (3)
#define PMIC_BUCK7_CTRL20_b7_toncap_ctrl_END     (4)


/*****************************************************************************
 struct               : PMIC_BUCK7_CTRL21_UNION
 struct description   : BUCK7_CTRL21 Register structure definition
                        Address Offset:0x10AA Initial:0x02 Width:8
 register description : BUCK7控制寄存器21。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b7_dmd_ton         : 3;  /* bit[0-2]: buck0发生dmd时的加入导通时间量（000~111增大） */
        unsigned char  b7_dmd_off_ctrl    : 1;  /* bit[3-3]: dmd是否强制关闭，1为关闭，进入强制CCM */
        unsigned char  b7_dmd_bias_en_sel : 2;  /* bit[4-5]: <0>1,eco下先打开dmd，固定delay后打开ton；0，同时打开dmd和ton。
                                                             <1>0,500ns delay;1,1us delay */
        unsigned char  reserved           : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK7_CTRL21_UNION;
#endif
#define PMIC_BUCK7_CTRL21_b7_dmd_ton_START          (0)
#define PMIC_BUCK7_CTRL21_b7_dmd_ton_END            (2)
#define PMIC_BUCK7_CTRL21_b7_dmd_off_ctrl_START     (3)
#define PMIC_BUCK7_CTRL21_b7_dmd_off_ctrl_END       (3)
#define PMIC_BUCK7_CTRL21_b7_dmd_bias_en_sel_START  (4)
#define PMIC_BUCK7_CTRL21_b7_dmd_bias_en_sel_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK7_CTRL22_UNION
 struct description   : BUCK7_CTRL22 Register structure definition
                        Address Offset:0x10AB Initial:0x04 Width:8
 register description : BUCK7控制寄存器22。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b7_no_dmd_ton     : 3;  /* bit[0-2]: 不发生dmd时的加入导通时间量（000~111增大） */
        unsigned char  b7_eco_maxton_sel : 1;  /* bit[3-3]: eco下max ton选择：0,500ns；1,1us */
        unsigned char  b7_dmd_ton_shield : 1;  /* bit[4-4]: ccm进dcm时的dmd计数个数。0,4个；1,1个 */
        unsigned char  b7_dmd_ton_negcur : 3;  /* bit[5-7]: ramp down发生负dmd后强制ton的档位 */
    } reg;
} PMIC_BUCK7_CTRL22_UNION;
#endif
#define PMIC_BUCK7_CTRL22_b7_no_dmd_ton_START      (0)
#define PMIC_BUCK7_CTRL22_b7_no_dmd_ton_END        (2)
#define PMIC_BUCK7_CTRL22_b7_eco_maxton_sel_START  (3)
#define PMIC_BUCK7_CTRL22_b7_eco_maxton_sel_END    (3)
#define PMIC_BUCK7_CTRL22_b7_dmd_ton_shield_START  (4)
#define PMIC_BUCK7_CTRL22_b7_dmd_ton_shield_END    (4)
#define PMIC_BUCK7_CTRL22_b7_dmd_ton_negcur_START  (5)
#define PMIC_BUCK7_CTRL22_b7_dmd_ton_negcur_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK7_CTRL23_UNION
 struct description   : BUCK7_CTRL23 Register structure definition
                        Address Offset:0x10AC Initial:0xF1 Width:8
 register description : BUCK7控制寄存器23。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b7_ton_cap_sel   : 1;  /* bit[0-0]: 产生ton的rc电容选择信号。0，产生ton的rc电容减小一半 */
        unsigned char  b7_toff_sel      : 1;  /* bit[1-1]: min toff选择:0,46ns;1,23ns */
        unsigned char  b7_ssend_cot_dis : 1;  /* bit[2-2]: 正常启动速度的otp配置下不起作用。快速启动的otp配置下：0，不起作用；1，恢复正常启动速度。 */
        unsigned char  b7_sel_min_ton   : 1;  /* bit[3-3]: min ton选择:0,23ns;1,46ns */
        unsigned char  b7_ramp_sel      : 2;  /* bit[4-5]: ramp负dmd逻辑选择 */
        unsigned char  b7_ramp_ctrl_ton : 1;  /* bit[6-6]: 0, ramp时选择用最小ton;1, ramp时选择正常ton */
        unsigned char  b7_ocpsens_ctrl  : 1;  /* bit[7-7]: 轻载下降低ocp电流使能。1：使能;0,不使能 */
    } reg;
} PMIC_BUCK7_CTRL23_UNION;
#endif
#define PMIC_BUCK7_CTRL23_b7_ton_cap_sel_START    (0)
#define PMIC_BUCK7_CTRL23_b7_ton_cap_sel_END      (0)
#define PMIC_BUCK7_CTRL23_b7_toff_sel_START       (1)
#define PMIC_BUCK7_CTRL23_b7_toff_sel_END         (1)
#define PMIC_BUCK7_CTRL23_b7_ssend_cot_dis_START  (2)
#define PMIC_BUCK7_CTRL23_b7_ssend_cot_dis_END    (2)
#define PMIC_BUCK7_CTRL23_b7_sel_min_ton_START    (3)
#define PMIC_BUCK7_CTRL23_b7_sel_min_ton_END      (3)
#define PMIC_BUCK7_CTRL23_b7_ramp_sel_START       (4)
#define PMIC_BUCK7_CTRL23_b7_ramp_sel_END         (5)
#define PMIC_BUCK7_CTRL23_b7_ramp_ctrl_ton_START  (6)
#define PMIC_BUCK7_CTRL23_b7_ramp_ctrl_ton_END    (6)
#define PMIC_BUCK7_CTRL23_b7_ocpsens_ctrl_START   (7)
#define PMIC_BUCK7_CTRL23_b7_ocpsens_ctrl_END     (7)


/*****************************************************************************
 struct               : PMIC_BUCK7_CTRL24_UNION
 struct description   : BUCK7_CTRL24 Register structure definition
                        Address Offset:0x10AD Initial:0x00 Width:8
 register description : BUCK7控制寄存器24。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b7_test_sel : 3;  /* bit[0-2]: 测试信号复用。
                                                      000：复用VDMD_TEST
                                                      001：复用S_SOFT_PULL_LOGIC
                                                      010：复用S_DMD
                                                      011：复用DMD_BIAS_EN
                                                      100：复用S_PWM
                                                      101：复用S_OCP
                                                      110~111：NA */
        unsigned char  reserved    : 5;  /* bit[3-7]: reserved */
    } reg;
} PMIC_BUCK7_CTRL24_UNION;
#endif
#define PMIC_BUCK7_CTRL24_b7_test_sel_START  (0)
#define PMIC_BUCK7_CTRL24_b7_test_sel_END    (2)


/*****************************************************************************
 struct               : PMIC_BUCK7_RESERVED0_UNION
 struct description   : BUCK7_RESERVED0 Register structure definition
                        Address Offset:0x10AE Initial:0x4E Width:8
 register description : BUCK7预留配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b7_reserve0 : 8;  /* bit[0-7]: 预留 */
    } reg;
} PMIC_BUCK7_RESERVED0_UNION;
#endif
#define PMIC_BUCK7_RESERVED0_b7_reserve0_START  (0)
#define PMIC_BUCK7_RESERVED0_b7_reserve0_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK8_CTRL0_UNION
 struct description   : BUCK8_CTRL0 Register structure definition
                        Address Offset:0x10AF Initial:0xBF Width:8
 register description : BUCK8控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b8_dmd_negcur_sel      : 2;  /* bit[0-1]: 负dmd的档位选择，0为低档位，1为更负档位 */
        unsigned char  b8_dmd_negcur_en       : 1;  /* bit[2-2]: dmd negcur 使能：
                                                                 0 不使能；1 使能 */
        unsigned char  b8_dmd_cmp_sel_nor     : 1;  /* bit[3-3]: 0，老DMD; 1为采用新DMD； */
        unsigned char  b8_dmd_cmp_sel_eco     : 1;  /* bit[4-4]: 0，老DMD; 1为采用新DMD； */
        unsigned char  b8_dmd_blanking_sel    : 1;  /* bit[5-5]: dmd屏蔽时间选择 */
        unsigned char  b8_dmd_bias_shield_nor : 1;  /* bit[6-6]: nor下是否分时开关，1为分时 */
        unsigned char  b8_dmd_bias_shield_eco : 1;  /* bit[7-7]: eco下是否分时开关，1为分时 */
    } reg;
} PMIC_BUCK8_CTRL0_UNION;
#endif
#define PMIC_BUCK8_CTRL0_b8_dmd_negcur_sel_START       (0)
#define PMIC_BUCK8_CTRL0_b8_dmd_negcur_sel_END         (1)
#define PMIC_BUCK8_CTRL0_b8_dmd_negcur_en_START        (2)
#define PMIC_BUCK8_CTRL0_b8_dmd_negcur_en_END          (2)
#define PMIC_BUCK8_CTRL0_b8_dmd_cmp_sel_nor_START      (3)
#define PMIC_BUCK8_CTRL0_b8_dmd_cmp_sel_nor_END        (3)
#define PMIC_BUCK8_CTRL0_b8_dmd_cmp_sel_eco_START      (4)
#define PMIC_BUCK8_CTRL0_b8_dmd_cmp_sel_eco_END        (4)
#define PMIC_BUCK8_CTRL0_b8_dmd_blanking_sel_START     (5)
#define PMIC_BUCK8_CTRL0_b8_dmd_blanking_sel_END       (5)
#define PMIC_BUCK8_CTRL0_b8_dmd_bias_shield_nor_START  (6)
#define PMIC_BUCK8_CTRL0_b8_dmd_bias_shield_nor_END    (6)
#define PMIC_BUCK8_CTRL0_b8_dmd_bias_shield_eco_START  (7)
#define PMIC_BUCK8_CTRL0_b8_dmd_bias_shield_eco_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK8_CTRL1_UNION
 struct description   : BUCK8_CTRL1 Register structure definition
                        Address Offset:0x10B0 Initial:0x0A Width:8
 register description : BUCK8控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b8_dmd_sel_eco     : 5;  /* bit[0-4]: eco模式下dmd点选择（00000~11111增大） */
        unsigned char  b8_dmd_pwmn_shield : 1;  /* bit[5-5]: dmd pwmn关闭sense管选择：
                                                             0 选择；1不选择 */
        unsigned char  reserved           : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK8_CTRL1_UNION;
#endif
#define PMIC_BUCK8_CTRL1_b8_dmd_sel_eco_START      (0)
#define PMIC_BUCK8_CTRL1_b8_dmd_sel_eco_END        (4)
#define PMIC_BUCK8_CTRL1_b8_dmd_pwmn_shield_START  (5)
#define PMIC_BUCK8_CTRL1_b8_dmd_pwmn_shield_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK8_CTRL2_UNION
 struct description   : BUCK8_CTRL2 Register structure definition
                        Address Offset:0x10B1 Initial:0x14 Width:8
 register description : BUCK8控制寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b8_dmdcmp_pull : 1;  /* bit[0-0]: eco下是否上拉保持点，0为不上拉 */
        unsigned char  b8_dmd_test    : 1;  /* bit[1-1]: dmd test使能 */
        unsigned char  b8_dmd_sel_nor : 5;  /* bit[2-6]: <4:0>b dmd点选择（00000~11111增大） */
        unsigned char  reserved       : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK8_CTRL2_UNION;
#endif
#define PMIC_BUCK8_CTRL2_b8_dmdcmp_pull_START  (0)
#define PMIC_BUCK8_CTRL2_b8_dmdcmp_pull_END    (0)
#define PMIC_BUCK8_CTRL2_b8_dmd_test_START     (1)
#define PMIC_BUCK8_CTRL2_b8_dmd_test_END       (1)
#define PMIC_BUCK8_CTRL2_b8_dmd_sel_nor_START  (2)
#define PMIC_BUCK8_CTRL2_b8_dmd_sel_nor_END    (6)


/*****************************************************************************
 struct               : PMIC_BUCK8_CTRL3_UNION
 struct description   : BUCK8_CTRL3 Register structure definition
                        Address Offset:0x10B2 Initial:0x3A Width:8
 register description : BUCK8控制寄存器3。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b8_pwr_drvnonlinear_ctrl : 1;  /* bit[0-0]: 是否开启非线性驱动。0，不使能；1，使能 */
        unsigned char  b8_pwr_drvngp_sel        : 3;  /* bit[1-3]: NG上拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  b8_pwr_drvngn_sel        : 3;  /* bit[4-6]: NG下拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  reserved                 : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK8_CTRL3_UNION;
#endif
#define PMIC_BUCK8_CTRL3_b8_pwr_drvnonlinear_ctrl_START  (0)
#define PMIC_BUCK8_CTRL3_b8_pwr_drvnonlinear_ctrl_END    (0)
#define PMIC_BUCK8_CTRL3_b8_pwr_drvngp_sel_START         (1)
#define PMIC_BUCK8_CTRL3_b8_pwr_drvngp_sel_END           (3)
#define PMIC_BUCK8_CTRL3_b8_pwr_drvngn_sel_START         (4)
#define PMIC_BUCK8_CTRL3_b8_pwr_drvngn_sel_END           (6)


/*****************************************************************************
 struct               : PMIC_BUCK8_CTRL4_UNION
 struct description   : BUCK8_CTRL4 Register structure definition
                        Address Offset:0x10B3 Initial:0x1C Width:8
 register description : BUCK8控制寄存器4。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b8_pwr_drvpgp_ccm_sel : 3;  /* bit[0-2]: CCM模式下PG上拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  b8_pwr_drvpgn_sel     : 3;  /* bit[3-5]: PG下拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  reserved              : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK8_CTRL4_UNION;
#endif
#define PMIC_BUCK8_CTRL4_b8_pwr_drvpgp_ccm_sel_START  (0)
#define PMIC_BUCK8_CTRL4_b8_pwr_drvpgp_ccm_sel_END    (2)
#define PMIC_BUCK8_CTRL4_b8_pwr_drvpgn_sel_START      (3)
#define PMIC_BUCK8_CTRL4_b8_pwr_drvpgn_sel_END        (5)


/*****************************************************************************
 struct               : PMIC_BUCK8_CTRL5_UNION
 struct description   : BUCK8_CTRL5 Register structure definition
                        Address Offset:0x10B4 Initial:0xA0 Width:8
 register description : BUCK8控制寄存器5。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b8_pwr_dtp2n_delay_ctrl : 1;  /* bit[0-0]: PTN延时死区方案选择选择；1;使能延时死区方案 0:不使能延时死区方案 */
        unsigned char  b8_pwr_dtn2p_sel        : 2;  /* bit[1-2]: NTP延时死区方案档位选择，00:0ns 01:0.5ns 10:1ns 11:1.5ns */
        unsigned char  b8_pwr_dtn2p_delay_ctrl : 1;  /* bit[3-3]: NTP延时死区方案选择；1:使能延时死区方案 0:不使能延时死区方案 */
        unsigned char  b8_pwr_dt_offlatch_sel  : 1;  /* bit[4-4]: 交叉死区方案额外延时选择，0:不额外延迟 1:额外延迟5ns */
        unsigned char  b8_pwr_drvpgp_dcm_sel   : 3;  /* bit[5-7]: DCM模式下PG上拉驱动能力调节（000~111增加驱动能力） */
    } reg;
} PMIC_BUCK8_CTRL5_UNION;
#endif
#define PMIC_BUCK8_CTRL5_b8_pwr_dtp2n_delay_ctrl_START  (0)
#define PMIC_BUCK8_CTRL5_b8_pwr_dtp2n_delay_ctrl_END    (0)
#define PMIC_BUCK8_CTRL5_b8_pwr_dtn2p_sel_START         (1)
#define PMIC_BUCK8_CTRL5_b8_pwr_dtn2p_sel_END           (2)
#define PMIC_BUCK8_CTRL5_b8_pwr_dtn2p_delay_ctrl_START  (3)
#define PMIC_BUCK8_CTRL5_b8_pwr_dtn2p_delay_ctrl_END    (3)
#define PMIC_BUCK8_CTRL5_b8_pwr_dt_offlatch_sel_START   (4)
#define PMIC_BUCK8_CTRL5_b8_pwr_dt_offlatch_sel_END     (4)
#define PMIC_BUCK8_CTRL5_b8_pwr_drvpgp_dcm_sel_START    (5)
#define PMIC_BUCK8_CTRL5_b8_pwr_drvpgp_dcm_sel_END      (7)


/*****************************************************************************
 struct               : PMIC_BUCK8_CTRL6_UNION
 struct description   : BUCK8_CTRL6 Register structure definition
                        Address Offset:0x10B5 Initial:0x19 Width:8
 register description : BUCK8控制寄存器6。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b8_pwr_dtp2n_sel        : 2;  /* bit[0-1]: PTN延时死区方案档位选择，00:0.5ns 01:1ns 10:2ns 11:3.5ns */
        unsigned char  b8_pwr_dtp2n_lxdet_ctrl : 1;  /* bit[2-2]: PTN LX检测死区方案选择；1:使能LX检测方案 0:不使能LX检测方案 */
        unsigned char  b8_vofb_cap_sel         : 2;  /* bit[3-4]: FB到VO之间增加电容，默认为11，电容全接入，00为都不接入 */
        unsigned char  reserved                : 3;  /* bit[5-7]: reserved */
    } reg;
} PMIC_BUCK8_CTRL6_UNION;
#endif
#define PMIC_BUCK8_CTRL6_b8_pwr_dtp2n_sel_START         (0)
#define PMIC_BUCK8_CTRL6_b8_pwr_dtp2n_sel_END           (1)
#define PMIC_BUCK8_CTRL6_b8_pwr_dtp2n_lxdet_ctrl_START  (2)
#define PMIC_BUCK8_CTRL6_b8_pwr_dtp2n_lxdet_ctrl_END    (2)
#define PMIC_BUCK8_CTRL6_b8_vofb_cap_sel_START          (3)
#define PMIC_BUCK8_CTRL6_b8_vofb_cap_sel_END            (4)


/*****************************************************************************
 struct               : PMIC_BUCK8_CTRL7_UNION
 struct description   : BUCK8_CTRL7 Register structure definition
                        Address Offset:0x10B6 Initial:0xCF Width:8
 register description : BUCK8控制寄存器7。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b8_ramp_cap_shield : 1;  /* bit[0-0]: ramp up过程中最高码值翻转时是否增加去抖功能，1为增加 */
        unsigned char  b8_ramp_cap_sel    : 2;  /* bit[1-2]: ramp up过程最高码值跳变时，去抖电容选择。00,2个电容；01,4个电容；10, 6个电容；11,8个电容。 */
        unsigned char  b8_adj_rlx         : 5;  /* bit[3-7]: LX反馈滤波电阻调节（11111：电阻全不接入，00000：电阻全接入） */
    } reg;
} PMIC_BUCK8_CTRL7_UNION;
#endif
#define PMIC_BUCK8_CTRL7_b8_ramp_cap_shield_START  (0)
#define PMIC_BUCK8_CTRL7_b8_ramp_cap_shield_END    (0)
#define PMIC_BUCK8_CTRL7_b8_ramp_cap_sel_START     (1)
#define PMIC_BUCK8_CTRL7_b8_ramp_cap_sel_END       (2)
#define PMIC_BUCK8_CTRL7_b8_adj_rlx_START          (3)
#define PMIC_BUCK8_CTRL7_b8_adj_rlx_END            (7)


/*****************************************************************************
 struct               : PMIC_BUCK8_CTRL8_UNION
 struct description   : BUCK8_CTRL8 Register structure definition
                        Address Offset:0x10B7 Initial:0x0C Width:8
 register description : BUCK8控制寄存器8。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b8_cmp_add_0p5u : 1;  /* bit[0-0]: 比较器偏置电流是否增加0.5uA，1增加0.5uA，0：不增加，默认值0 */
        unsigned char  b8_bias_reg_sel : 1;  /* bit[1-1]: 非ECO模式下，是否增加0.5uA电流
                                                          0：reg 使用0.5uA偏置，1：reg使用1uA电流 */
        unsigned char  b8_bias_ocp_sel : 3;  /* bit[2-4]: ocp 电流选择:
                                                          <0>：0 ：增加0.25uA 电流，1：不增加0.25uA电流
                                                          <1>：0 ：增加0.25uA 电流，1：不增加0.25uA电流
                                                          <2>：0 ：增加0.25uA 电流，1：不增加0.25uA电流 */
        unsigned char  b8_bias_dmd_sel : 1;  /* bit[5-5]: dmd 偏置电流选择
                                                          1：增加0.5uA电流，0： 不增加0.5uA电流 */
        unsigned char  reserved        : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK8_CTRL8_UNION;
#endif
#define PMIC_BUCK8_CTRL8_b8_cmp_add_0p5u_START  (0)
#define PMIC_BUCK8_CTRL8_b8_cmp_add_0p5u_END    (0)
#define PMIC_BUCK8_CTRL8_b8_bias_reg_sel_START  (1)
#define PMIC_BUCK8_CTRL8_b8_bias_reg_sel_END    (1)
#define PMIC_BUCK8_CTRL8_b8_bias_ocp_sel_START  (2)
#define PMIC_BUCK8_CTRL8_b8_bias_ocp_sel_END    (4)
#define PMIC_BUCK8_CTRL8_b8_bias_dmd_sel_START  (5)
#define PMIC_BUCK8_CTRL8_b8_bias_dmd_sel_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK8_CTRL9_UNION
 struct description   : BUCK8_CTRL9 Register structure definition
                        Address Offset:0x10B8 Initial:0x67 Width:8
 register description : BUCK8控制寄存器9。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b8_dmd_ib_reduce_eco : 1;  /* bit[0-0]: dmd 模块在eco 偏置电流是否减小，1 为不见半，0 为减半 */
        unsigned char  b8_dmd_eco_cur       : 1;  /* bit[1-1]: dmd 模块在eco下偏置电流减半的控制选择，1 选择dmd_ib_reduce_eco寄存器控制，0 为内部逻辑控制 */
        unsigned char  b8_cmp_ibias_volow   : 1;  /* bit[2-2]: 0：低输出的时候，不增加0.5uA，1：增加0.5uA电流（同时受控输出电压高低和b1_cmp_bias<2>） */
        unsigned char  b8_cmp_eco_sel       : 1;  /* bit[3-3]: cmp 模块在eco 模式下是否关闭<3:1>的电流偏置，1则不关闭，0则随ECO关闭<3:1>路偏置 */
        unsigned char  b8_cmp_bias          : 4;  /* bit[4-7]: b <0>比较器偏置电流调节,不受eco控制0： 增加0.5uA，1：不增加0.5uA
                                                                b<3:1> 比较器偏置电流调节，受eco控制：
                                                               <1>：0：增加0.25uA，1：不增加0.25uA
                                                               <3>：0：不增加1uA，1：增加1uA
                                                               <2>：0：增加0.5uA，1：当输出低电压且b0_cmp_ibias_volow为1 的时候，增加0.5uA，否则不增加0.5uA */
    } reg;
} PMIC_BUCK8_CTRL9_UNION;
#endif
#define PMIC_BUCK8_CTRL9_b8_dmd_ib_reduce_eco_START  (0)
#define PMIC_BUCK8_CTRL9_b8_dmd_ib_reduce_eco_END    (0)
#define PMIC_BUCK8_CTRL9_b8_dmd_eco_cur_START        (1)
#define PMIC_BUCK8_CTRL9_b8_dmd_eco_cur_END          (1)
#define PMIC_BUCK8_CTRL9_b8_cmp_ibias_volow_START    (2)
#define PMIC_BUCK8_CTRL9_b8_cmp_ibias_volow_END      (2)
#define PMIC_BUCK8_CTRL9_b8_cmp_eco_sel_START        (3)
#define PMIC_BUCK8_CTRL9_b8_cmp_eco_sel_END          (3)
#define PMIC_BUCK8_CTRL9_b8_cmp_bias_START           (4)
#define PMIC_BUCK8_CTRL9_b8_cmp_bias_END             (7)


/*****************************************************************************
 struct               : PMIC_BUCK8_CTRL10_UNION
 struct description   : BUCK8_CTRL10 Register structure definition
                        Address Offset:0x10B9 Initial:0x09 Width:8
 register description : BUCK8控制寄存器10。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b8_rampamp_ibias_sel : 1;  /* bit[0-0]: 快速ramp buffer偏置电流，0:低时输出1uA电流，1：高时输出2uA电流 */
        unsigned char  b8_eco_i_sel         : 1;  /* bit[1-1]: ibias在eco下整体减半使能。0，使能；1，不使能 */
        unsigned char  b8_regout_c_sel      : 1;  /* bit[2-2]: 是否使能EA输出到地的 滤波电容，1使能，0不使能 */
        unsigned char  b8_cmp_tailbias_sel  : 3;  /* bit[3-5]: 比较器电流档位选择 00~11比较器电流依次增加,<2>=1，bias电流增大一个大档位 */
        unsigned char  reserved             : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK8_CTRL10_UNION;
#endif
#define PMIC_BUCK8_CTRL10_b8_rampamp_ibias_sel_START  (0)
#define PMIC_BUCK8_CTRL10_b8_rampamp_ibias_sel_END    (0)
#define PMIC_BUCK8_CTRL10_b8_eco_i_sel_START          (1)
#define PMIC_BUCK8_CTRL10_b8_eco_i_sel_END            (1)
#define PMIC_BUCK8_CTRL10_b8_regout_c_sel_START       (2)
#define PMIC_BUCK8_CTRL10_b8_regout_c_sel_END         (2)
#define PMIC_BUCK8_CTRL10_b8_cmp_tailbias_sel_START   (3)
#define PMIC_BUCK8_CTRL10_b8_cmp_tailbias_sel_END     (5)


/*****************************************************************************
 struct               : PMIC_BUCK8_CTRL11_UNION
 struct description   : BUCK8_CTRL11 Register structure definition
                        Address Offset:0x10BA Initial:0x83 Width:8
 register description : BUCK8控制寄存器11。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b8_reg_dr          : 3;  /* bit[0-2]: buck内部regulator电阻，用于调节regulator箝位精度范围 */
        unsigned char  b8_rampup_unitgain : 1;  /* bit[3-3]: rampup过程将buffer配置成单位增益 */
        unsigned char  b8_rampdn_unitgain : 1;  /* bit[4-4]: rampdown过程将buffer配置成单位增益 */
        unsigned char  b8_low_reg_r_ctrl  : 1;  /* bit[5-5]: 低输出电压下，积分器电阻是否增大选择 */
        unsigned char  b8_eabias_sel      : 1;  /* bit[6-6]: ea偏置电流选择。0，eabias buffer产生；1，ibias */
        unsigned char  b8_ampbias_sel     : 1;  /* bit[7-7]: buffer下拉电流调节，优化AC特性 */
    } reg;
} PMIC_BUCK8_CTRL11_UNION;
#endif
#define PMIC_BUCK8_CTRL11_b8_reg_dr_START           (0)
#define PMIC_BUCK8_CTRL11_b8_reg_dr_END             (2)
#define PMIC_BUCK8_CTRL11_b8_rampup_unitgain_START  (3)
#define PMIC_BUCK8_CTRL11_b8_rampup_unitgain_END    (3)
#define PMIC_BUCK8_CTRL11_b8_rampdn_unitgain_START  (4)
#define PMIC_BUCK8_CTRL11_b8_rampdn_unitgain_END    (4)
#define PMIC_BUCK8_CTRL11_b8_low_reg_r_ctrl_START   (5)
#define PMIC_BUCK8_CTRL11_b8_low_reg_r_ctrl_END     (5)
#define PMIC_BUCK8_CTRL11_b8_eabias_sel_START       (6)
#define PMIC_BUCK8_CTRL11_b8_eabias_sel_END         (6)
#define PMIC_BUCK8_CTRL11_b8_ampbias_sel_START      (7)
#define PMIC_BUCK8_CTRL11_b8_ampbias_sel_END        (7)


/*****************************************************************************
 struct               : PMIC_BUCK8_CTRL12_UNION
 struct description   : BUCK8_CTRL12 Register structure definition
                        Address Offset:0x10BB Initial:0x64 Width:8
 register description : BUCK8控制寄存器12。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b8_regop_c     : 1;  /* bit[0-0]: buck6内部regulator OP输出电容，用于调节OP的slew-rate。 */
        unsigned char  b8_reg_zero_en : 1;  /* bit[1-1]: ramp下是否需要开启输出前馈 */
        unsigned char  b8_reg_r       : 2;  /* bit[2-3]: 内部regulator电阻，用于调节regulator带宽，00-11增加带宽 */
        unsigned char  b8_reg_en      : 1;  /* bit[4-4]: reserved */
        unsigned char  b8_reg_dr_ramp : 3;  /* bit[5-7]: ramp下buck内部regulator电阻，用于调节regulator箝位精度范围 */
    } reg;
} PMIC_BUCK8_CTRL12_UNION;
#endif
#define PMIC_BUCK8_CTRL12_b8_regop_c_START      (0)
#define PMIC_BUCK8_CTRL12_b8_regop_c_END        (0)
#define PMIC_BUCK8_CTRL12_b8_reg_zero_en_START  (1)
#define PMIC_BUCK8_CTRL12_b8_reg_zero_en_END    (1)
#define PMIC_BUCK8_CTRL12_b8_reg_r_START        (2)
#define PMIC_BUCK8_CTRL12_b8_reg_r_END          (3)
#define PMIC_BUCK8_CTRL12_b8_reg_en_START       (4)
#define PMIC_BUCK8_CTRL12_b8_reg_en_END         (4)
#define PMIC_BUCK8_CTRL12_b8_reg_dr_ramp_START  (5)
#define PMIC_BUCK8_CTRL12_b8_reg_dr_ramp_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK8_CTRL13_UNION
 struct description   : BUCK8_CTRL13 Register structure definition
                        Address Offset:0x10BC Initial:0x55 Width:8
 register description : BUCK8控制寄存器13。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b8_ocp_sel         : 2;  /* bit[0-1]: buck ocp档位选择，ocp点<1:0> 档位选择 00~11变大 */
        unsigned char  b8_ocp_middrv_sel  : 2;  /* bit[2-3]: 小ocp档位选择，00-11变大 */
        unsigned char  b8_ocp_middrv_ctrl : 1;  /* bit[4-4]: 是否屏蔽小ocp以下负载，驱动加强，0为屏蔽 */
        unsigned char  b8_ocp_delay       : 1;  /* bit[5-5]: ocp屏蔽时间延长15ns信号（0：不延长，1：延长） */
        unsigned char  b8_ocp_counter_sel : 2;  /* bit[6-7]: ocp上报周期调整 */
    } reg;
} PMIC_BUCK8_CTRL13_UNION;
#endif
#define PMIC_BUCK8_CTRL13_b8_ocp_sel_START          (0)
#define PMIC_BUCK8_CTRL13_b8_ocp_sel_END            (1)
#define PMIC_BUCK8_CTRL13_b8_ocp_middrv_sel_START   (2)
#define PMIC_BUCK8_CTRL13_b8_ocp_middrv_sel_END     (3)
#define PMIC_BUCK8_CTRL13_b8_ocp_middrv_ctrl_START  (4)
#define PMIC_BUCK8_CTRL13_b8_ocp_middrv_ctrl_END    (4)
#define PMIC_BUCK8_CTRL13_b8_ocp_delay_START        (5)
#define PMIC_BUCK8_CTRL13_b8_ocp_delay_END          (5)
#define PMIC_BUCK8_CTRL13_b8_ocp_counter_sel_START  (6)
#define PMIC_BUCK8_CTRL13_b8_ocp_counter_sel_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK8_CTRL14_UNION
 struct description   : BUCK8_CTRL14 Register structure definition
                        Address Offset:0x10BD Initial:0x1C Width:8
 register description : BUCK8控制寄存器14。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b8_pocp_offset_trim_en : 2;  /* bit[0-1]: 用于trim pocp比较器offset 0:disable 1:enable */
        unsigned char  b8_ocpblanktime_sel    : 1;  /* bit[2-2]: ocp blanking time选择 0,15ns；1,30ns */
        unsigned char  b8_ocpbias_ctrl        : 1;  /* bit[3-3]: 默认为1，dmd时减少ocp的比较器电流，0为不减少 */
        unsigned char  b8_ocp_toff            : 2;  /* bit[4-5]: buck发生ocp时最小关断时间量 （00~11增大） */
        unsigned char  b8_short_ref_ctrl      : 1;  /* bit[6-6]: 低压输出buck在输出小于0.5V时是否将SCP阈值由0.23V切到0.15V，1：不切换，0：切换 */
        unsigned char  reserved               : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK8_CTRL14_UNION;
#endif
#define PMIC_BUCK8_CTRL14_b8_pocp_offset_trim_en_START  (0)
#define PMIC_BUCK8_CTRL14_b8_pocp_offset_trim_en_END    (1)
#define PMIC_BUCK8_CTRL14_b8_ocpblanktime_sel_START     (2)
#define PMIC_BUCK8_CTRL14_b8_ocpblanktime_sel_END       (2)
#define PMIC_BUCK8_CTRL14_b8_ocpbias_ctrl_START         (3)
#define PMIC_BUCK8_CTRL14_b8_ocpbias_ctrl_END           (3)
#define PMIC_BUCK8_CTRL14_b8_ocp_toff_START             (4)
#define PMIC_BUCK8_CTRL14_b8_ocp_toff_END               (5)
#define PMIC_BUCK8_CTRL14_b8_short_ref_ctrl_START       (6)
#define PMIC_BUCK8_CTRL14_b8_short_ref_ctrl_END         (6)


/*****************************************************************************
 struct               : PMIC_BUCK8_CTRL15_UNION
 struct description   : BUCK8_CTRL15 Register structure definition
                        Address Offset:0x10BE Initial:0x08 Width:8
 register description : BUCK8控制寄存器15。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b8_vo_range_sel : 1;  /* bit[0-0]: 0,选择旧的vo范围；1，选择新的vo范围。 */
        unsigned char  b8_code_vo_sel  : 1;  /* bit[1-1]: 最低vo时，是否选择多减一档ton，0为多减 */
        unsigned char  b8_regen_ctrl   : 1;  /* bit[2-2]: reg_enhance使能控制，1：关闭，0：打开，并受buck使能控制 */
        unsigned char  b8_toncap_ctrl  : 2;  /* bit[3-4]: ton的rc电容档位，从00到11依次加大 */
        unsigned char  reserved        : 3;  /* bit[5-7]: reserved */
    } reg;
} PMIC_BUCK8_CTRL15_UNION;
#endif
#define PMIC_BUCK8_CTRL15_b8_vo_range_sel_START  (0)
#define PMIC_BUCK8_CTRL15_b8_vo_range_sel_END    (0)
#define PMIC_BUCK8_CTRL15_b8_code_vo_sel_START   (1)
#define PMIC_BUCK8_CTRL15_b8_code_vo_sel_END     (1)
#define PMIC_BUCK8_CTRL15_b8_regen_ctrl_START    (2)
#define PMIC_BUCK8_CTRL15_b8_regen_ctrl_END      (2)
#define PMIC_BUCK8_CTRL15_b8_toncap_ctrl_START   (3)
#define PMIC_BUCK8_CTRL15_b8_toncap_ctrl_END     (4)


/*****************************************************************************
 struct               : PMIC_BUCK8_CTRL16_UNION
 struct description   : BUCK8_CTRL16 Register structure definition
                        Address Offset:0x10BF Initial:0x07 Width:8
 register description : BUCK8控制寄存器16。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b8_dmd_ton         : 3;  /* bit[0-2]: buck0发生dmd时的加入导通时间量（000~111增大） */
        unsigned char  b8_dmd_off_ctrl    : 1;  /* bit[3-3]: dmd是否强制关闭，1为关闭，进入强制CCM */
        unsigned char  b8_dmd_bias_en_sel : 2;  /* bit[4-5]: <0>1,eco下先打开dmd，固定delay后打开ton；0，同时打开dmd和ton。
                                                             <1>0,500ns delay;1,1us delay */
        unsigned char  reserved           : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK8_CTRL16_UNION;
#endif
#define PMIC_BUCK8_CTRL16_b8_dmd_ton_START          (0)
#define PMIC_BUCK8_CTRL16_b8_dmd_ton_END            (2)
#define PMIC_BUCK8_CTRL16_b8_dmd_off_ctrl_START     (3)
#define PMIC_BUCK8_CTRL16_b8_dmd_off_ctrl_END       (3)
#define PMIC_BUCK8_CTRL16_b8_dmd_bias_en_sel_START  (4)
#define PMIC_BUCK8_CTRL16_b8_dmd_bias_en_sel_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK8_CTRL17_UNION
 struct description   : BUCK8_CTRL17 Register structure definition
                        Address Offset:0x10C0 Initial:0x04 Width:8
 register description : BUCK8控制寄存器17。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b8_no_dmd_ton     : 3;  /* bit[0-2]: 不发生dmd时的加入导通时间量（000~111增大） */
        unsigned char  b8_eco_maxton_sel : 1;  /* bit[3-3]: eco下max ton选择：0,500ns；1,1us */
        unsigned char  b8_dmd_ton_shield : 1;  /* bit[4-4]: ccm进dcm时的dmd计数个数。0,4个；1,1个 */
        unsigned char  b8_dmd_ton_negcur : 3;  /* bit[5-7]: ramp down发生负dmd后强制ton的档位 */
    } reg;
} PMIC_BUCK8_CTRL17_UNION;
#endif
#define PMIC_BUCK8_CTRL17_b8_no_dmd_ton_START      (0)
#define PMIC_BUCK8_CTRL17_b8_no_dmd_ton_END        (2)
#define PMIC_BUCK8_CTRL17_b8_eco_maxton_sel_START  (3)
#define PMIC_BUCK8_CTRL17_b8_eco_maxton_sel_END    (3)
#define PMIC_BUCK8_CTRL17_b8_dmd_ton_shield_START  (4)
#define PMIC_BUCK8_CTRL17_b8_dmd_ton_shield_END    (4)
#define PMIC_BUCK8_CTRL17_b8_dmd_ton_negcur_START  (5)
#define PMIC_BUCK8_CTRL17_b8_dmd_ton_negcur_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK8_CTRL18_UNION
 struct description   : BUCK8_CTRL18 Register structure definition
                        Address Offset:0x10C1 Initial:0xF1 Width:8
 register description : BUCK8控制寄存器18。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b8_ton_cap_sel   : 1;  /* bit[0-0]: 产生ton的rc电容选择信号。0，产生ton的rc电容减小一半 */
        unsigned char  b8_toff_sel      : 1;  /* bit[1-1]: min toff选择:0,46ns;1,23ns */
        unsigned char  b8_ssend_cot_dis : 1;  /* bit[2-2]: 正常启动速度的otp配置下不起作用。快速启动的otp配置下：0，不起作用；1，恢复正常启动速度。 */
        unsigned char  b8_sel_min_ton   : 1;  /* bit[3-3]: min ton选择:0,23ns;1,46ns */
        unsigned char  b8_ramp_sel      : 2;  /* bit[4-5]: ramp负dmd逻辑选择 */
        unsigned char  b8_ramp_ctrl_ton : 1;  /* bit[6-6]: 0, ramp时选择用最小ton;1, ramp时选择正常ton */
        unsigned char  b8_ocpsens_ctrl  : 1;  /* bit[7-7]: 轻载下降低ocp电流使能。1：使能;0,不使能 */
    } reg;
} PMIC_BUCK8_CTRL18_UNION;
#endif
#define PMIC_BUCK8_CTRL18_b8_ton_cap_sel_START    (0)
#define PMIC_BUCK8_CTRL18_b8_ton_cap_sel_END      (0)
#define PMIC_BUCK8_CTRL18_b8_toff_sel_START       (1)
#define PMIC_BUCK8_CTRL18_b8_toff_sel_END         (1)
#define PMIC_BUCK8_CTRL18_b8_ssend_cot_dis_START  (2)
#define PMIC_BUCK8_CTRL18_b8_ssend_cot_dis_END    (2)
#define PMIC_BUCK8_CTRL18_b8_sel_min_ton_START    (3)
#define PMIC_BUCK8_CTRL18_b8_sel_min_ton_END      (3)
#define PMIC_BUCK8_CTRL18_b8_ramp_sel_START       (4)
#define PMIC_BUCK8_CTRL18_b8_ramp_sel_END         (5)
#define PMIC_BUCK8_CTRL18_b8_ramp_ctrl_ton_START  (6)
#define PMIC_BUCK8_CTRL18_b8_ramp_ctrl_ton_END    (6)
#define PMIC_BUCK8_CTRL18_b8_ocpsens_ctrl_START   (7)
#define PMIC_BUCK8_CTRL18_b8_ocpsens_ctrl_END     (7)


/*****************************************************************************
 struct               : PMIC_BUCK8_CTRL19_UNION
 struct description   : BUCK8_CTRL19 Register structure definition
                        Address Offset:0x10C2 Initial:0x00 Width:8
 register description : BUCK8控制寄存器19。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b8_test_sel : 3;  /* bit[0-2]: 测试信号复用。
                                                      000：复用VDMD_TEST
                                                      001：复用S_SOFT_PULL_LOGIC
                                                      010：复用S_DMD
                                                      011：复用DMD_BIAS_EN
                                                      100：复用S_PWM
                                                      101：复用S_OCP
                                                      110~111：NA */
        unsigned char  reserved    : 5;  /* bit[3-7]: reserved */
    } reg;
} PMIC_BUCK8_CTRL19_UNION;
#endif
#define PMIC_BUCK8_CTRL19_b8_test_sel_START  (0)
#define PMIC_BUCK8_CTRL19_b8_test_sel_END    (2)


/*****************************************************************************
 struct               : PMIC_BUCK8_RESERVED0_UNION
 struct description   : BUCK8_RESERVED0 Register structure definition
                        Address Offset:0x10C3 Initial:0x02 Width:8
 register description : BUCK8预留配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b8_reserve0 : 8;  /* bit[0-7]: 预留 */
    } reg;
} PMIC_BUCK8_RESERVED0_UNION;
#endif
#define PMIC_BUCK8_RESERVED0_b8_reserve0_START  (0)
#define PMIC_BUCK8_RESERVED0_b8_reserve0_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK9_CTRL0_UNION
 struct description   : BUCK9_CTRL0 Register structure definition
                        Address Offset:0x10C4 Initial:0xBF Width:8
 register description : BUCK9控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b9_dmd_negcur_sel      : 2;  /* bit[0-1]: 负dmd的档位选择，0为低档位，1为更负档位 */
        unsigned char  b9_dmd_negcur_en       : 1;  /* bit[2-2]: dmd negcur 使能：
                                                                 0 不使能；1 使能 */
        unsigned char  b9_dmd_cmp_sel_nor     : 1;  /* bit[3-3]: 0，老DMD; 1为采用新DMD； */
        unsigned char  b9_dmd_cmp_sel_eco     : 1;  /* bit[4-4]: 0，老DMD; 1为采用新DMD； */
        unsigned char  b9_dmd_blanking_sel    : 1;  /* bit[5-5]: dmd屏蔽时间选择 */
        unsigned char  b9_dmd_bias_shield_nor : 1;  /* bit[6-6]: nor下是否分时开关，1为分时 */
        unsigned char  b9_dmd_bias_shield_eco : 1;  /* bit[7-7]: eco下是否分时开关，1为分时 */
    } reg;
} PMIC_BUCK9_CTRL0_UNION;
#endif
#define PMIC_BUCK9_CTRL0_b9_dmd_negcur_sel_START       (0)
#define PMIC_BUCK9_CTRL0_b9_dmd_negcur_sel_END         (1)
#define PMIC_BUCK9_CTRL0_b9_dmd_negcur_en_START        (2)
#define PMIC_BUCK9_CTRL0_b9_dmd_negcur_en_END          (2)
#define PMIC_BUCK9_CTRL0_b9_dmd_cmp_sel_nor_START      (3)
#define PMIC_BUCK9_CTRL0_b9_dmd_cmp_sel_nor_END        (3)
#define PMIC_BUCK9_CTRL0_b9_dmd_cmp_sel_eco_START      (4)
#define PMIC_BUCK9_CTRL0_b9_dmd_cmp_sel_eco_END        (4)
#define PMIC_BUCK9_CTRL0_b9_dmd_blanking_sel_START     (5)
#define PMIC_BUCK9_CTRL0_b9_dmd_blanking_sel_END       (5)
#define PMIC_BUCK9_CTRL0_b9_dmd_bias_shield_nor_START  (6)
#define PMIC_BUCK9_CTRL0_b9_dmd_bias_shield_nor_END    (6)
#define PMIC_BUCK9_CTRL0_b9_dmd_bias_shield_eco_START  (7)
#define PMIC_BUCK9_CTRL0_b9_dmd_bias_shield_eco_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK9_CTRL1_UNION
 struct description   : BUCK9_CTRL1 Register structure definition
                        Address Offset:0x10C5 Initial:0x0A Width:8
 register description : BUCK9控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b9_dmd_sel_eco     : 5;  /* bit[0-4]: eco模式下dmd点选择（00000~11111增大） */
        unsigned char  b9_dmd_pwmn_shield : 1;  /* bit[5-5]: dmd pwmn关闭sense管选择：
                                                             0 选择；1不选择 */
        unsigned char  reserved           : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK9_CTRL1_UNION;
#endif
#define PMIC_BUCK9_CTRL1_b9_dmd_sel_eco_START      (0)
#define PMIC_BUCK9_CTRL1_b9_dmd_sel_eco_END        (4)
#define PMIC_BUCK9_CTRL1_b9_dmd_pwmn_shield_START  (5)
#define PMIC_BUCK9_CTRL1_b9_dmd_pwmn_shield_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK9_CTRL2_UNION
 struct description   : BUCK9_CTRL2 Register structure definition
                        Address Offset:0x10C6 Initial:0x14 Width:8
 register description : BUCK9控制寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b9_dmdcmp_pull : 1;  /* bit[0-0]: eco下是否上拉保持点，0为不上拉 */
        unsigned char  b9_dmd_test    : 1;  /* bit[1-1]: dmd test使能 */
        unsigned char  b9_dmd_sel_nor : 5;  /* bit[2-6]: <4:0>b dmd点选择（00000~11111增大） */
        unsigned char  reserved       : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK9_CTRL2_UNION;
#endif
#define PMIC_BUCK9_CTRL2_b9_dmdcmp_pull_START  (0)
#define PMIC_BUCK9_CTRL2_b9_dmdcmp_pull_END    (0)
#define PMIC_BUCK9_CTRL2_b9_dmd_test_START     (1)
#define PMIC_BUCK9_CTRL2_b9_dmd_test_END       (1)
#define PMIC_BUCK9_CTRL2_b9_dmd_sel_nor_START  (2)
#define PMIC_BUCK9_CTRL2_b9_dmd_sel_nor_END    (6)


/*****************************************************************************
 struct               : PMIC_BUCK9_CTRL3_UNION
 struct description   : BUCK9_CTRL3 Register structure definition
                        Address Offset:0x10C7 Initial:0x3A Width:8
 register description : BUCK9控制寄存器3。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b9_pwr_drvnonlinear_ctrl : 1;  /* bit[0-0]: 是否开启非线性驱动。0，不使能；1，使能 */
        unsigned char  b9_pwr_drvngp_sel        : 3;  /* bit[1-3]: NG上拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  b9_pwr_drvngn_sel        : 3;  /* bit[4-6]: NG下拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  reserved                 : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK9_CTRL3_UNION;
#endif
#define PMIC_BUCK9_CTRL3_b9_pwr_drvnonlinear_ctrl_START  (0)
#define PMIC_BUCK9_CTRL3_b9_pwr_drvnonlinear_ctrl_END    (0)
#define PMIC_BUCK9_CTRL3_b9_pwr_drvngp_sel_START         (1)
#define PMIC_BUCK9_CTRL3_b9_pwr_drvngp_sel_END           (3)
#define PMIC_BUCK9_CTRL3_b9_pwr_drvngn_sel_START         (4)
#define PMIC_BUCK9_CTRL3_b9_pwr_drvngn_sel_END           (6)


/*****************************************************************************
 struct               : PMIC_BUCK9_CTRL4_UNION
 struct description   : BUCK9_CTRL4 Register structure definition
                        Address Offset:0x10C8 Initial:0x1C Width:8
 register description : BUCK9控制寄存器4。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b9_pwr_drvpgp_ccm_sel : 3;  /* bit[0-2]: CCM模式下PG上拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  b9_pwr_drvpgn_sel     : 3;  /* bit[3-5]: PG下拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  reserved              : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK9_CTRL4_UNION;
#endif
#define PMIC_BUCK9_CTRL4_b9_pwr_drvpgp_ccm_sel_START  (0)
#define PMIC_BUCK9_CTRL4_b9_pwr_drvpgp_ccm_sel_END    (2)
#define PMIC_BUCK9_CTRL4_b9_pwr_drvpgn_sel_START      (3)
#define PMIC_BUCK9_CTRL4_b9_pwr_drvpgn_sel_END        (5)


/*****************************************************************************
 struct               : PMIC_BUCK9_CTRL5_UNION
 struct description   : BUCK9_CTRL5 Register structure definition
                        Address Offset:0x10C9 Initial:0xA0 Width:8
 register description : BUCK9控制寄存器5。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b9_pwr_dtp2n_delay_ctrl : 1;  /* bit[0-0]: PTN延时死区方案选择选择；1;使能延时死区方案 0:不使能延时死区方案 */
        unsigned char  b9_pwr_dtn2p_sel        : 2;  /* bit[1-2]: NTP延时死区方案档位选择，00:0ns 01:0.5ns 10:1ns 11:1.5ns */
        unsigned char  b9_pwr_dtn2p_delay_ctrl : 1;  /* bit[3-3]: NTP延时死区方案选择；1:使能延时死区方案 0:不使能延时死区方案 */
        unsigned char  b9_pwr_dt_offlatch_sel  : 1;  /* bit[4-4]: 交叉死区方案额外延时选择，0:不额外延迟 1:额外延迟5ns */
        unsigned char  b9_pwr_drvpgp_dcm_sel   : 3;  /* bit[5-7]: DCM模式下PG上拉驱动能力调节（000~111增加驱动能力） */
    } reg;
} PMIC_BUCK9_CTRL5_UNION;
#endif
#define PMIC_BUCK9_CTRL5_b9_pwr_dtp2n_delay_ctrl_START  (0)
#define PMIC_BUCK9_CTRL5_b9_pwr_dtp2n_delay_ctrl_END    (0)
#define PMIC_BUCK9_CTRL5_b9_pwr_dtn2p_sel_START         (1)
#define PMIC_BUCK9_CTRL5_b9_pwr_dtn2p_sel_END           (2)
#define PMIC_BUCK9_CTRL5_b9_pwr_dtn2p_delay_ctrl_START  (3)
#define PMIC_BUCK9_CTRL5_b9_pwr_dtn2p_delay_ctrl_END    (3)
#define PMIC_BUCK9_CTRL5_b9_pwr_dt_offlatch_sel_START   (4)
#define PMIC_BUCK9_CTRL5_b9_pwr_dt_offlatch_sel_END     (4)
#define PMIC_BUCK9_CTRL5_b9_pwr_drvpgp_dcm_sel_START    (5)
#define PMIC_BUCK9_CTRL5_b9_pwr_drvpgp_dcm_sel_END      (7)


/*****************************************************************************
 struct               : PMIC_BUCK9_CTRL6_UNION
 struct description   : BUCK9_CTRL6 Register structure definition
                        Address Offset:0x10CA Initial:0x19 Width:8
 register description : BUCK9控制寄存器6。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b9_pwr_dtp2n_sel        : 2;  /* bit[0-1]: PTN延时死区方案档位选择，00:0.5ns 01:1ns 10:2ns 11:3.5ns */
        unsigned char  b9_pwr_dtp2n_lxdet_ctrl : 1;  /* bit[2-2]: PTN LX检测死区方案选择；1:使能LX检测方案 0:不使能LX检测方案 */
        unsigned char  b9_vofb_cap_sel         : 2;  /* bit[3-4]: FB到VO之间增加电容，默认为11，电容全接入，00为都不接入 */
        unsigned char  reserved                : 3;  /* bit[5-7]: reserved */
    } reg;
} PMIC_BUCK9_CTRL6_UNION;
#endif
#define PMIC_BUCK9_CTRL6_b9_pwr_dtp2n_sel_START         (0)
#define PMIC_BUCK9_CTRL6_b9_pwr_dtp2n_sel_END           (1)
#define PMIC_BUCK9_CTRL6_b9_pwr_dtp2n_lxdet_ctrl_START  (2)
#define PMIC_BUCK9_CTRL6_b9_pwr_dtp2n_lxdet_ctrl_END    (2)
#define PMIC_BUCK9_CTRL6_b9_vofb_cap_sel_START          (3)
#define PMIC_BUCK9_CTRL6_b9_vofb_cap_sel_END            (4)


/*****************************************************************************
 struct               : PMIC_BUCK9_CTRL7_UNION
 struct description   : BUCK9_CTRL7 Register structure definition
                        Address Offset:0x10CB Initial:0xCF Width:8
 register description : BUCK9控制寄存器7。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b9_ramp_cap_shield : 1;  /* bit[0-0]: ramp up过程中最高码值翻转时是否增加去抖功能，1为增加 */
        unsigned char  b9_ramp_cap_sel    : 2;  /* bit[1-2]: ramp up过程最高码值跳变时，去抖电容选择。00,2个电容；01,4个电容；10, 6个电容；11,8个电容。 */
        unsigned char  b9_adj_rlx         : 5;  /* bit[3-7]: LX反馈滤波电阻调节（11111：电阻全不接入，00000：电阻全接入） */
    } reg;
} PMIC_BUCK9_CTRL7_UNION;
#endif
#define PMIC_BUCK9_CTRL7_b9_ramp_cap_shield_START  (0)
#define PMIC_BUCK9_CTRL7_b9_ramp_cap_shield_END    (0)
#define PMIC_BUCK9_CTRL7_b9_ramp_cap_sel_START     (1)
#define PMIC_BUCK9_CTRL7_b9_ramp_cap_sel_END       (2)
#define PMIC_BUCK9_CTRL7_b9_adj_rlx_START          (3)
#define PMIC_BUCK9_CTRL7_b9_adj_rlx_END            (7)


/*****************************************************************************
 struct               : PMIC_BUCK9_CTRL8_UNION
 struct description   : BUCK9_CTRL8 Register structure definition
                        Address Offset:0x10CC Initial:0x14 Width:8
 register description : BUCK9控制寄存器8。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b9_cmp_add_0p5u : 1;  /* bit[0-0]: 比较器偏置电流是否增加0.5uA，1增加0.5uA，0：不增加，默认值0 */
        unsigned char  b9_bias_reg_sel : 1;  /* bit[1-1]: 非ECO模式下，是否增加0.5uA电流
                                                          0：reg 使用0.5uA偏置，1：reg使用1uA电流 */
        unsigned char  b9_bias_ocp_sel : 3;  /* bit[2-4]: ocp 电流选择:
                                                          <0>：0 ：增加0.25uA 电流，1：不增加0.25uA电流
                                                          <1>：0 ：增加0.25uA 电流，1：不增加0.25uA电流
                                                          <2>：0 ：增加0.25uA 电流，1：不增加0.25uA电流 */
        unsigned char  b9_bias_dmd_sel : 1;  /* bit[5-5]: dmd 偏置电流选择
                                                          1：增加0.5uA电流，0： 不增加0.5uA电流 */
        unsigned char  reserved        : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK9_CTRL8_UNION;
#endif
#define PMIC_BUCK9_CTRL8_b9_cmp_add_0p5u_START  (0)
#define PMIC_BUCK9_CTRL8_b9_cmp_add_0p5u_END    (0)
#define PMIC_BUCK9_CTRL8_b9_bias_reg_sel_START  (1)
#define PMIC_BUCK9_CTRL8_b9_bias_reg_sel_END    (1)
#define PMIC_BUCK9_CTRL8_b9_bias_ocp_sel_START  (2)
#define PMIC_BUCK9_CTRL8_b9_bias_ocp_sel_END    (4)
#define PMIC_BUCK9_CTRL8_b9_bias_dmd_sel_START  (5)
#define PMIC_BUCK9_CTRL8_b9_bias_dmd_sel_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK9_CTRL9_UNION
 struct description   : BUCK9_CTRL9 Register structure definition
                        Address Offset:0x10CD Initial:0x67 Width:8
 register description : BUCK9控制寄存器9。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b9_dmd_ib_reduce_eco : 1;  /* bit[0-0]: dmd 模块在eco 偏置电流是否减小，1 为不见半，0 为减半 */
        unsigned char  b9_dmd_eco_cur       : 1;  /* bit[1-1]: dmd 模块在eco下偏置电流减半的控制选择，1 选择dmd_ib_reduce_eco寄存器控制，0 为内部逻辑控制 */
        unsigned char  b9_cmp_ibias_volow   : 1;  /* bit[2-2]: 0：低输出的时候，不增加0.5uA，1：增加0.5uA电流（同时受控输出电压高低和b1_cmp_bias<2>） */
        unsigned char  b9_cmp_eco_sel       : 1;  /* bit[3-3]: cmp 模块在eco 模式下是否关闭<3:1>的电流偏置，1则不关闭，0则随ECO关闭<3:1>路偏置 */
        unsigned char  b9_cmp_bias          : 4;  /* bit[4-7]: b <0>比较器偏置电流调节,不受eco控制0： 增加0.5uA，1：不增加0.5uA
                                                                b<3:1> 比较器偏置电流调节，受eco控制：
                                                               <1>：0：增加0.25uA，1：不增加0.25uA
                                                               <3>：0：不增加1uA，1：增加1uA
                                                               <2>：0：增加0.5uA，1：当输出低电压且b0_cmp_ibias_volow为1 的时候，增加0.5uA，否则不增加0.5uA */
    } reg;
} PMIC_BUCK9_CTRL9_UNION;
#endif
#define PMIC_BUCK9_CTRL9_b9_dmd_ib_reduce_eco_START  (0)
#define PMIC_BUCK9_CTRL9_b9_dmd_ib_reduce_eco_END    (0)
#define PMIC_BUCK9_CTRL9_b9_dmd_eco_cur_START        (1)
#define PMIC_BUCK9_CTRL9_b9_dmd_eco_cur_END          (1)
#define PMIC_BUCK9_CTRL9_b9_cmp_ibias_volow_START    (2)
#define PMIC_BUCK9_CTRL9_b9_cmp_ibias_volow_END      (2)
#define PMIC_BUCK9_CTRL9_b9_cmp_eco_sel_START        (3)
#define PMIC_BUCK9_CTRL9_b9_cmp_eco_sel_END          (3)
#define PMIC_BUCK9_CTRL9_b9_cmp_bias_START           (4)
#define PMIC_BUCK9_CTRL9_b9_cmp_bias_END             (7)


/*****************************************************************************
 struct               : PMIC_BUCK9_CTRL10_UNION
 struct description   : BUCK9_CTRL10 Register structure definition
                        Address Offset:0x10CE Initial:0x09 Width:8
 register description : BUCK9控制寄存器10。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b9_rampamp_ibias_sel : 1;  /* bit[0-0]: 快速ramp buffer偏置电流，0:低时输出1uA电流，1：高时输出2uA电流 */
        unsigned char  b9_eco_i_sel         : 1;  /* bit[1-1]: ibias在eco下整体减半使能。0，使能；1，不使能 */
        unsigned char  b9_regout_c_sel      : 1;  /* bit[2-2]: 是否使能EA输出到地的 滤波电容，1使能，0不使能 */
        unsigned char  b9_cmp_tailbias_sel  : 3;  /* bit[3-5]: 比较器电流档位选择 00~11比较器电流依次增加,<2>=1，bias电流增大一个大档位 */
        unsigned char  reserved             : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK9_CTRL10_UNION;
#endif
#define PMIC_BUCK9_CTRL10_b9_rampamp_ibias_sel_START  (0)
#define PMIC_BUCK9_CTRL10_b9_rampamp_ibias_sel_END    (0)
#define PMIC_BUCK9_CTRL10_b9_eco_i_sel_START          (1)
#define PMIC_BUCK9_CTRL10_b9_eco_i_sel_END            (1)
#define PMIC_BUCK9_CTRL10_b9_regout_c_sel_START       (2)
#define PMIC_BUCK9_CTRL10_b9_regout_c_sel_END         (2)
#define PMIC_BUCK9_CTRL10_b9_cmp_tailbias_sel_START   (3)
#define PMIC_BUCK9_CTRL10_b9_cmp_tailbias_sel_END     (5)


/*****************************************************************************
 struct               : PMIC_BUCK9_CTRL11_UNION
 struct description   : BUCK9_CTRL11 Register structure definition
                        Address Offset:0x10CF Initial:0x83 Width:8
 register description : BUCK9控制寄存器11。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b9_reg_dr          : 3;  /* bit[0-2]: buck内部regulator电阻，用于调节regulator箝位精度范围 */
        unsigned char  b9_rampup_unitgain : 1;  /* bit[3-3]: rampup过程将buffer配置成单位增益 */
        unsigned char  b9_rampdn_unitgain : 1;  /* bit[4-4]: rampdown过程将buffer配置成单位增益 */
        unsigned char  b9_low_reg_r_ctrl  : 1;  /* bit[5-5]: 低输出电压下，积分器电阻是否增大选择 */
        unsigned char  b9_eabias_sel      : 1;  /* bit[6-6]: ea偏置电流选择。0，eabias buffer产生；1，ibias */
        unsigned char  b9_ampbias_sel     : 1;  /* bit[7-7]: buffer下拉电流调节，优化AC特性 */
    } reg;
} PMIC_BUCK9_CTRL11_UNION;
#endif
#define PMIC_BUCK9_CTRL11_b9_reg_dr_START           (0)
#define PMIC_BUCK9_CTRL11_b9_reg_dr_END             (2)
#define PMIC_BUCK9_CTRL11_b9_rampup_unitgain_START  (3)
#define PMIC_BUCK9_CTRL11_b9_rampup_unitgain_END    (3)
#define PMIC_BUCK9_CTRL11_b9_rampdn_unitgain_START  (4)
#define PMIC_BUCK9_CTRL11_b9_rampdn_unitgain_END    (4)
#define PMIC_BUCK9_CTRL11_b9_low_reg_r_ctrl_START   (5)
#define PMIC_BUCK9_CTRL11_b9_low_reg_r_ctrl_END     (5)
#define PMIC_BUCK9_CTRL11_b9_eabias_sel_START       (6)
#define PMIC_BUCK9_CTRL11_b9_eabias_sel_END         (6)
#define PMIC_BUCK9_CTRL11_b9_ampbias_sel_START      (7)
#define PMIC_BUCK9_CTRL11_b9_ampbias_sel_END        (7)


/*****************************************************************************
 struct               : PMIC_BUCK9_CTRL12_UNION
 struct description   : BUCK9_CTRL12 Register structure definition
                        Address Offset:0x10D0 Initial:0x64 Width:8
 register description : BUCK9控制寄存器12。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b9_regop_c     : 1;  /* bit[0-0]: buck6内部regulator OP输出电容，用于调节OP的slew-rate。 */
        unsigned char  b9_reg_zero_en : 1;  /* bit[1-1]: ramp下是否需要开启输出前馈 */
        unsigned char  b9_reg_r       : 2;  /* bit[2-3]: 内部regulator电阻，用于调节regulator带宽，00-11增加带宽 */
        unsigned char  b9_reg_en      : 1;  /* bit[4-4]: reserved */
        unsigned char  b9_reg_dr_ramp : 3;  /* bit[5-7]: ramp下buck内部regulator电阻，用于调节regulator箝位精度范围 */
    } reg;
} PMIC_BUCK9_CTRL12_UNION;
#endif
#define PMIC_BUCK9_CTRL12_b9_regop_c_START      (0)
#define PMIC_BUCK9_CTRL12_b9_regop_c_END        (0)
#define PMIC_BUCK9_CTRL12_b9_reg_zero_en_START  (1)
#define PMIC_BUCK9_CTRL12_b9_reg_zero_en_END    (1)
#define PMIC_BUCK9_CTRL12_b9_reg_r_START        (2)
#define PMIC_BUCK9_CTRL12_b9_reg_r_END          (3)
#define PMIC_BUCK9_CTRL12_b9_reg_en_START       (4)
#define PMIC_BUCK9_CTRL12_b9_reg_en_END         (4)
#define PMIC_BUCK9_CTRL12_b9_reg_dr_ramp_START  (5)
#define PMIC_BUCK9_CTRL12_b9_reg_dr_ramp_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK9_CTRL13_UNION
 struct description   : BUCK9_CTRL13 Register structure definition
                        Address Offset:0x10D1 Initial:0x2A Width:8
 register description : BUCK9控制寄存器13。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b9_da_diff_vo_c        : 4;  /* bit[0-3]: 调节RC AC耦合电路电容值，调节AC耦合幅值 */
        unsigned char  b9_da_constant_sft_sel : 1;  /* bit[4-4]: ref_buffer下拉能力选择,0位小档位，1为大档位 */
        unsigned char  b9_da_buffer_bias_sel  : 1;  /* bit[5-5]: ref_adj模块中buffer电流档位选择 0位小电流档位，1为大电流档位 */
        unsigned char  reserved               : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK9_CTRL13_UNION;
#endif
#define PMIC_BUCK9_CTRL13_b9_da_diff_vo_c_START         (0)
#define PMIC_BUCK9_CTRL13_b9_da_diff_vo_c_END           (3)
#define PMIC_BUCK9_CTRL13_b9_da_constant_sft_sel_START  (4)
#define PMIC_BUCK9_CTRL13_b9_da_constant_sft_sel_END    (4)
#define PMIC_BUCK9_CTRL13_b9_da_buffer_bias_sel_START   (5)
#define PMIC_BUCK9_CTRL13_b9_da_buffer_bias_sel_END     (5)


/*****************************************************************************
 struct               : PMIC_BUCK9_CTRL14_UNION
 struct description   : BUCK9_CTRL14 Register structure definition
                        Address Offset:0x10D2 Initial:0x3A Width:8
 register description : BUCK9控制寄存器14。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b9_da_diff_vref_c : 4;  /* bit[0-3]: 调节RC AC耦合电路电容值，调节AC耦合幅值 */
        unsigned char  b9_da_diff_vo_r   : 3;  /* bit[4-6]: 调节vo_r模块RC AC耦合电路电阻阻值，调节时间常数τ */
        unsigned char  reserved          : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK9_CTRL14_UNION;
#endif
#define PMIC_BUCK9_CTRL14_b9_da_diff_vref_c_START  (0)
#define PMIC_BUCK9_CTRL14_b9_da_diff_vref_c_END    (3)
#define PMIC_BUCK9_CTRL14_b9_da_diff_vo_r_START    (4)
#define PMIC_BUCK9_CTRL14_b9_da_diff_vo_r_END      (6)


/*****************************************************************************
 struct               : PMIC_BUCK9_CTRL15_UNION
 struct description   : BUCK9_CTRL15 Register structure definition
                        Address Offset:0x10D3 Initial:0x60 Width:8
 register description : BUCK9控制寄存器15。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b9_da_ramp_eco_ctrl  : 1;  /* bit[0-0]: eco下是否关闭ref_adj与ref_buffer，1为关闭，0为不关闭 */
        unsigned char  b9_da_ramp_buff_bias : 1;  /* bit[1-1]: ramp_buffer 电流档位选择 0位小电流档位，1为大电流档位 */
        unsigned char  b9_da_diff_vref_rset : 3;  /* bit[2-4]: 与vref_r功能相同，二选一 */
        unsigned char  b9_da_diff_vref_r    : 3;  /* bit[5-7]: 调节vref_r模块RC AC耦合电路电阻阻值，调节时间常数τ */
    } reg;
} PMIC_BUCK9_CTRL15_UNION;
#endif
#define PMIC_BUCK9_CTRL15_b9_da_ramp_eco_ctrl_START   (0)
#define PMIC_BUCK9_CTRL15_b9_da_ramp_eco_ctrl_END     (0)
#define PMIC_BUCK9_CTRL15_b9_da_ramp_buff_bias_START  (1)
#define PMIC_BUCK9_CTRL15_b9_da_ramp_buff_bias_END    (1)
#define PMIC_BUCK9_CTRL15_b9_da_diff_vref_rset_START  (2)
#define PMIC_BUCK9_CTRL15_b9_da_diff_vref_rset_END    (4)
#define PMIC_BUCK9_CTRL15_b9_da_diff_vref_r_START     (5)
#define PMIC_BUCK9_CTRL15_b9_da_diff_vref_r_END       (7)


/*****************************************************************************
 struct               : PMIC_BUCK9_CTRL16_UNION
 struct description   : BUCK9_CTRL16 Register structure definition
                        Address Offset:0x10D4 Initial:0x00 Width:8
 register description : BUCK9控制寄存器16。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b9_da_rtr_cap_sel         : 4;  /* bit[0-3]: ref_adj输出滤波档位调整 */
        unsigned char  b9_da_rampres_trim_ctrl   : 2;  /* bit[4-5]: 对应vo_r、vref_r测试通道，为1时可以外加电压测试阻值 */
        unsigned char  b9_da_ramp_ecobuffer_ctrl : 1;  /* bit[6-6]: eco下是否关闭rampbuffer，1为关闭，0为不关闭 */
        unsigned char  reserved                  : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK9_CTRL16_UNION;
#endif
#define PMIC_BUCK9_CTRL16_b9_da_rtr_cap_sel_START          (0)
#define PMIC_BUCK9_CTRL16_b9_da_rtr_cap_sel_END            (3)
#define PMIC_BUCK9_CTRL16_b9_da_rampres_trim_ctrl_START    (4)
#define PMIC_BUCK9_CTRL16_b9_da_rampres_trim_ctrl_END      (5)
#define PMIC_BUCK9_CTRL16_b9_da_ramp_ecobuffer_ctrl_START  (6)
#define PMIC_BUCK9_CTRL16_b9_da_ramp_ecobuffer_ctrl_END    (6)


/*****************************************************************************
 struct               : PMIC_BUCK9_CTRL17_UNION
 struct description   : BUCK9_CTRL17 Register structure definition
                        Address Offset:0x10D5 Initial:0x04 Width:8
 register description : BUCK9控制寄存器17。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b9_ramp_up_ctrl   : 1;  /* bit[0-0]: rampup 的时候，b内部配置切换是否生效，0 不生效，1 生效 */
        unsigned char  b9_ramp_down_ctrl : 1;  /* bit[1-1]: rampdonw的时候，b内部配置切换是否生效，0 不生效，1 生效 */
        unsigned char  b9_da_vo_sel      : 2;  /* bit[2-3]: ramp_buffer放大倍数调整，
                                                            00/10 一倍放大；01 二倍放大；11 三倍放大 */
        unsigned char  reserved          : 4;  /* bit[4-7]: reserved */
    } reg;
} PMIC_BUCK9_CTRL17_UNION;
#endif
#define PMIC_BUCK9_CTRL17_b9_ramp_up_ctrl_START    (0)
#define PMIC_BUCK9_CTRL17_b9_ramp_up_ctrl_END      (0)
#define PMIC_BUCK9_CTRL17_b9_ramp_down_ctrl_START  (1)
#define PMIC_BUCK9_CTRL17_b9_ramp_down_ctrl_END    (1)
#define PMIC_BUCK9_CTRL17_b9_da_vo_sel_START       (2)
#define PMIC_BUCK9_CTRL17_b9_da_vo_sel_END         (3)


/*****************************************************************************
 struct               : PMIC_BUCK9_CTRL18_UNION
 struct description   : BUCK9_CTRL18 Register structure definition
                        Address Offset:0x10D6 Initial:0x55 Width:8
 register description : BUCK9控制寄存器18。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b9_ocp_sel         : 2;  /* bit[0-1]: buck ocp档位选择，ocp点<1:0> 档位选择 00~11变大 */
        unsigned char  b9_ocp_middrv_sel  : 2;  /* bit[2-3]: 小ocp档位选择，00-11变大 */
        unsigned char  b9_ocp_middrv_ctrl : 1;  /* bit[4-4]: 是否屏蔽小ocp以下负载，驱动加强，0为屏蔽 */
        unsigned char  b9_ocp_delay       : 1;  /* bit[5-5]: ocp屏蔽时间延长15ns信号（0：不延长，1：延长） */
        unsigned char  b9_ocp_counter_sel : 2;  /* bit[6-7]: ocp上报周期调整 */
    } reg;
} PMIC_BUCK9_CTRL18_UNION;
#endif
#define PMIC_BUCK9_CTRL18_b9_ocp_sel_START          (0)
#define PMIC_BUCK9_CTRL18_b9_ocp_sel_END            (1)
#define PMIC_BUCK9_CTRL18_b9_ocp_middrv_sel_START   (2)
#define PMIC_BUCK9_CTRL18_b9_ocp_middrv_sel_END     (3)
#define PMIC_BUCK9_CTRL18_b9_ocp_middrv_ctrl_START  (4)
#define PMIC_BUCK9_CTRL18_b9_ocp_middrv_ctrl_END    (4)
#define PMIC_BUCK9_CTRL18_b9_ocp_delay_START        (5)
#define PMIC_BUCK9_CTRL18_b9_ocp_delay_END          (5)
#define PMIC_BUCK9_CTRL18_b9_ocp_counter_sel_START  (6)
#define PMIC_BUCK9_CTRL18_b9_ocp_counter_sel_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK9_CTRL19_UNION
 struct description   : BUCK9_CTRL19 Register structure definition
                        Address Offset:0x10D7 Initial:0x1C Width:8
 register description : BUCK9控制寄存器19。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b9_pocp_offset_trim_en : 2;  /* bit[0-1]: 用于trim pocp比较器offset 0:disable 1:enable */
        unsigned char  b9_ocpblanktime_sel    : 1;  /* bit[2-2]: ocp blanking time选择 0,15ns；1,30ns */
        unsigned char  b9_ocpbias_ctrl        : 1;  /* bit[3-3]: 默认为1，dmd时减少ocp的比较器电流，0为不减少 */
        unsigned char  b9_ocp_toff            : 2;  /* bit[4-5]: buck发生ocp时最小关断时间量 （00~11增大） */
        unsigned char  b9_short_ref_ctrl      : 1;  /* bit[6-6]: 低压输出buck在输出小于0.5V时是否将SCP阈值由0.23V切到0.15V，1：不切换，0：切换 */
        unsigned char  reserved               : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK9_CTRL19_UNION;
#endif
#define PMIC_BUCK9_CTRL19_b9_pocp_offset_trim_en_START  (0)
#define PMIC_BUCK9_CTRL19_b9_pocp_offset_trim_en_END    (1)
#define PMIC_BUCK9_CTRL19_b9_ocpblanktime_sel_START     (2)
#define PMIC_BUCK9_CTRL19_b9_ocpblanktime_sel_END       (2)
#define PMIC_BUCK9_CTRL19_b9_ocpbias_ctrl_START         (3)
#define PMIC_BUCK9_CTRL19_b9_ocpbias_ctrl_END           (3)
#define PMIC_BUCK9_CTRL19_b9_ocp_toff_START             (4)
#define PMIC_BUCK9_CTRL19_b9_ocp_toff_END               (5)
#define PMIC_BUCK9_CTRL19_b9_short_ref_ctrl_START       (6)
#define PMIC_BUCK9_CTRL19_b9_short_ref_ctrl_END         (6)


/*****************************************************************************
 struct               : PMIC_BUCK9_CTRL20_UNION
 struct description   : BUCK9_CTRL20 Register structure definition
                        Address Offset:0x10D8 Initial:0x00 Width:8
 register description : BUCK9控制寄存器20。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b9_vo_range_sel : 1;  /* bit[0-0]: 0,选择旧的vo范围；1，选择新的vo范围。 */
        unsigned char  b9_code_vo_sel  : 1;  /* bit[1-1]: 最低vo时，是否选择多减一档ton，0为多减 */
        unsigned char  b9_regen_ctrl   : 1;  /* bit[2-2]: reg_enhance使能控制，1：关闭，0：打开，并受buck使能控制 */
        unsigned char  b9_toncap_ctrl  : 2;  /* bit[3-4]: ton的rc电容档位，从00到11依次加大 */
        unsigned char  reserved        : 3;  /* bit[5-7]: reserved */
    } reg;
} PMIC_BUCK9_CTRL20_UNION;
#endif
#define PMIC_BUCK9_CTRL20_b9_vo_range_sel_START  (0)
#define PMIC_BUCK9_CTRL20_b9_vo_range_sel_END    (0)
#define PMIC_BUCK9_CTRL20_b9_code_vo_sel_START   (1)
#define PMIC_BUCK9_CTRL20_b9_code_vo_sel_END     (1)
#define PMIC_BUCK9_CTRL20_b9_regen_ctrl_START    (2)
#define PMIC_BUCK9_CTRL20_b9_regen_ctrl_END      (2)
#define PMIC_BUCK9_CTRL20_b9_toncap_ctrl_START   (3)
#define PMIC_BUCK9_CTRL20_b9_toncap_ctrl_END     (4)


/*****************************************************************************
 struct               : PMIC_BUCK9_CTRL21_UNION
 struct description   : BUCK9_CTRL21 Register structure definition
                        Address Offset:0x10D9 Initial:0x07 Width:8
 register description : BUCK9控制寄存器21。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b9_dmd_ton         : 3;  /* bit[0-2]: buck0发生dmd时的加入导通时间量（000~111增大） */
        unsigned char  b9_dmd_off_ctrl    : 1;  /* bit[3-3]: dmd是否强制关闭，1为关闭，进入强制CCM */
        unsigned char  b9_dmd_bias_en_sel : 2;  /* bit[4-5]: <0>1,eco下先打开dmd，固定delay后打开ton；0，同时打开dmd和ton。
                                                             <1>0,500ns delay;1,1us delay */
        unsigned char  reserved           : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK9_CTRL21_UNION;
#endif
#define PMIC_BUCK9_CTRL21_b9_dmd_ton_START          (0)
#define PMIC_BUCK9_CTRL21_b9_dmd_ton_END            (2)
#define PMIC_BUCK9_CTRL21_b9_dmd_off_ctrl_START     (3)
#define PMIC_BUCK9_CTRL21_b9_dmd_off_ctrl_END       (3)
#define PMIC_BUCK9_CTRL21_b9_dmd_bias_en_sel_START  (4)
#define PMIC_BUCK9_CTRL21_b9_dmd_bias_en_sel_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK9_CTRL22_UNION
 struct description   : BUCK9_CTRL22 Register structure definition
                        Address Offset:0x10DA Initial:0x04 Width:8
 register description : BUCK9控制寄存器22。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b9_no_dmd_ton     : 3;  /* bit[0-2]: 不发生dmd时的加入导通时间量（000~111增大） */
        unsigned char  b9_eco_maxton_sel : 1;  /* bit[3-3]: eco下max ton选择：0,500ns；1,1us */
        unsigned char  b9_dmd_ton_shield : 1;  /* bit[4-4]: ccm进dcm时的dmd计数个数。0,4个；1,1个 */
        unsigned char  b9_dmd_ton_negcur : 3;  /* bit[5-7]: ramp down发生负dmd后强制ton的档位 */
    } reg;
} PMIC_BUCK9_CTRL22_UNION;
#endif
#define PMIC_BUCK9_CTRL22_b9_no_dmd_ton_START      (0)
#define PMIC_BUCK9_CTRL22_b9_no_dmd_ton_END        (2)
#define PMIC_BUCK9_CTRL22_b9_eco_maxton_sel_START  (3)
#define PMIC_BUCK9_CTRL22_b9_eco_maxton_sel_END    (3)
#define PMIC_BUCK9_CTRL22_b9_dmd_ton_shield_START  (4)
#define PMIC_BUCK9_CTRL22_b9_dmd_ton_shield_END    (4)
#define PMIC_BUCK9_CTRL22_b9_dmd_ton_negcur_START  (5)
#define PMIC_BUCK9_CTRL22_b9_dmd_ton_negcur_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK9_CTRL23_UNION
 struct description   : BUCK9_CTRL23 Register structure definition
                        Address Offset:0x10DB Initial:0xF1 Width:8
 register description : BUCK9控制寄存器23。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b9_ton_cap_sel   : 1;  /* bit[0-0]: 产生ton的rc电容选择信号。0，产生ton的rc电容减小一半 */
        unsigned char  b9_toff_sel      : 1;  /* bit[1-1]: min toff选择:0,46ns;1,23ns */
        unsigned char  b9_ssend_cot_dis : 1;  /* bit[2-2]: 正常启动速度的otp配置下不起作用。快速启动的otp配置下：0，不起作用；1，恢复正常启动速度。 */
        unsigned char  b9_sel_min_ton   : 1;  /* bit[3-3]: min ton选择:0,23ns;1,46ns */
        unsigned char  b9_ramp_sel      : 2;  /* bit[4-5]: ramp负dmd逻辑选择 */
        unsigned char  b9_ramp_ctrl_ton : 1;  /* bit[6-6]: 0, ramp时选择用最小ton;1, ramp时选择正常ton */
        unsigned char  b9_ocpsens_ctrl  : 1;  /* bit[7-7]: 轻载下降低ocp电流使能。1：使能;0,不使能 */
    } reg;
} PMIC_BUCK9_CTRL23_UNION;
#endif
#define PMIC_BUCK9_CTRL23_b9_ton_cap_sel_START    (0)
#define PMIC_BUCK9_CTRL23_b9_ton_cap_sel_END      (0)
#define PMIC_BUCK9_CTRL23_b9_toff_sel_START       (1)
#define PMIC_BUCK9_CTRL23_b9_toff_sel_END         (1)
#define PMIC_BUCK9_CTRL23_b9_ssend_cot_dis_START  (2)
#define PMIC_BUCK9_CTRL23_b9_ssend_cot_dis_END    (2)
#define PMIC_BUCK9_CTRL23_b9_sel_min_ton_START    (3)
#define PMIC_BUCK9_CTRL23_b9_sel_min_ton_END      (3)
#define PMIC_BUCK9_CTRL23_b9_ramp_sel_START       (4)
#define PMIC_BUCK9_CTRL23_b9_ramp_sel_END         (5)
#define PMIC_BUCK9_CTRL23_b9_ramp_ctrl_ton_START  (6)
#define PMIC_BUCK9_CTRL23_b9_ramp_ctrl_ton_END    (6)
#define PMIC_BUCK9_CTRL23_b9_ocpsens_ctrl_START   (7)
#define PMIC_BUCK9_CTRL23_b9_ocpsens_ctrl_END     (7)


/*****************************************************************************
 struct               : PMIC_BUCK9_CTRL24_UNION
 struct description   : BUCK9_CTRL24 Register structure definition
                        Address Offset:0x10DC Initial:0x00 Width:8
 register description : BUCK9控制寄存器24。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b9_test_sel : 3;  /* bit[0-2]: 测试信号复用。
                                                      000：复用VDMD_TEST
                                                      001：复用S_SOFT_PULL_LOGIC
                                                      010：复用S_DMD
                                                      011：复用DMD_BIAS_EN
                                                      100：复用S_PWM
                                                      101：复用S_OCP
                                                      110~111：NA */
        unsigned char  reserved    : 5;  /* bit[3-7]: reserved */
    } reg;
} PMIC_BUCK9_CTRL24_UNION;
#endif
#define PMIC_BUCK9_CTRL24_b9_test_sel_START  (0)
#define PMIC_BUCK9_CTRL24_b9_test_sel_END    (2)


/*****************************************************************************
 struct               : PMIC_BUCK9_RESERVED0_UNION
 struct description   : BUCK9_RESERVED0 Register structure definition
                        Address Offset:0x10DD Initial:0x4E Width:8
 register description : BUCK9预留配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b9_reserve0 : 8;  /* bit[0-7]: 预留 */
    } reg;
} PMIC_BUCK9_RESERVED0_UNION;
#endif
#define PMIC_BUCK9_RESERVED0_b9_reserve0_START  (0)
#define PMIC_BUCK9_RESERVED0_b9_reserve0_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK13_CTRL0_UNION
 struct description   : BUCK13_CTRL0 Register structure definition
                        Address Offset:0x10DE Initial:0xBF Width:8
 register description : BUCK13控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b13_dmd_negcur_sel      : 2;  /* bit[0-1]: 负dmd的档位选择，0为低档位，1为更负档位 */
        unsigned char  b13_dmd_negcur_en       : 1;  /* bit[2-2]: dmd negcur 使能：
                                                                  0 不使能；1 使能 */
        unsigned char  b13_dmd_cmp_sel_nor     : 1;  /* bit[3-3]: 0，老DMD; 1为采用新DMD； */
        unsigned char  b13_dmd_cmp_sel_eco     : 1;  /* bit[4-4]: 0，老DMD; 1为采用新DMD； */
        unsigned char  b13_dmd_blanking_sel    : 1;  /* bit[5-5]: dmd屏蔽时间选择 */
        unsigned char  b13_dmd_bias_shield_nor : 1;  /* bit[6-6]: nor下是否分时开关，1为分时 */
        unsigned char  b13_dmd_bias_shield_eco : 1;  /* bit[7-7]: eco下是否分时开关，1为分时 */
    } reg;
} PMIC_BUCK13_CTRL0_UNION;
#endif
#define PMIC_BUCK13_CTRL0_b13_dmd_negcur_sel_START       (0)
#define PMIC_BUCK13_CTRL0_b13_dmd_negcur_sel_END         (1)
#define PMIC_BUCK13_CTRL0_b13_dmd_negcur_en_START        (2)
#define PMIC_BUCK13_CTRL0_b13_dmd_negcur_en_END          (2)
#define PMIC_BUCK13_CTRL0_b13_dmd_cmp_sel_nor_START      (3)
#define PMIC_BUCK13_CTRL0_b13_dmd_cmp_sel_nor_END        (3)
#define PMIC_BUCK13_CTRL0_b13_dmd_cmp_sel_eco_START      (4)
#define PMIC_BUCK13_CTRL0_b13_dmd_cmp_sel_eco_END        (4)
#define PMIC_BUCK13_CTRL0_b13_dmd_blanking_sel_START     (5)
#define PMIC_BUCK13_CTRL0_b13_dmd_blanking_sel_END       (5)
#define PMIC_BUCK13_CTRL0_b13_dmd_bias_shield_nor_START  (6)
#define PMIC_BUCK13_CTRL0_b13_dmd_bias_shield_nor_END    (6)
#define PMIC_BUCK13_CTRL0_b13_dmd_bias_shield_eco_START  (7)
#define PMIC_BUCK13_CTRL0_b13_dmd_bias_shield_eco_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK13_CTRL1_UNION
 struct description   : BUCK13_CTRL1 Register structure definition
                        Address Offset:0x10DF Initial:0x0A Width:8
 register description : BUCK13控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b13_dmd_sel_eco     : 5;  /* bit[0-4]: eco模式下dmd点选择（00000~11111增大） */
        unsigned char  b13_dmd_pwmn_shield : 1;  /* bit[5-5]: dmd pwmn关闭sense管选择：
                                                              0 选择；1不选择 */
        unsigned char  reserved            : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK13_CTRL1_UNION;
#endif
#define PMIC_BUCK13_CTRL1_b13_dmd_sel_eco_START      (0)
#define PMIC_BUCK13_CTRL1_b13_dmd_sel_eco_END        (4)
#define PMIC_BUCK13_CTRL1_b13_dmd_pwmn_shield_START  (5)
#define PMIC_BUCK13_CTRL1_b13_dmd_pwmn_shield_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK13_CTRL2_UNION
 struct description   : BUCK13_CTRL2 Register structure definition
                        Address Offset:0x10E0 Initial:0x14 Width:8
 register description : BUCK13控制寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b13_dmdcmp_pull : 1;  /* bit[0-0]: eco下是否上拉保持点，0为不上拉 */
        unsigned char  b13_dmd_test    : 1;  /* bit[1-1]: dmd test使能 */
        unsigned char  b13_dmd_sel_nor : 5;  /* bit[2-6]: <4:0>b dmd点选择（00000~11111增大） */
        unsigned char  reserved        : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK13_CTRL2_UNION;
#endif
#define PMIC_BUCK13_CTRL2_b13_dmdcmp_pull_START  (0)
#define PMIC_BUCK13_CTRL2_b13_dmdcmp_pull_END    (0)
#define PMIC_BUCK13_CTRL2_b13_dmd_test_START     (1)
#define PMIC_BUCK13_CTRL2_b13_dmd_test_END       (1)
#define PMIC_BUCK13_CTRL2_b13_dmd_sel_nor_START  (2)
#define PMIC_BUCK13_CTRL2_b13_dmd_sel_nor_END    (6)


/*****************************************************************************
 struct               : PMIC_BUCK13_CTRL3_UNION
 struct description   : BUCK13_CTRL3 Register structure definition
                        Address Offset:0x10E1 Initial:0x3A Width:8
 register description : BUCK13控制寄存器3。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b13_pwr_drvnonlinear_ctrl : 1;  /* bit[0-0]: 是否开启非线性驱动。0，不使能；1，使能 */
        unsigned char  b13_pwr_drvngp_sel        : 3;  /* bit[1-3]: NG上拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  b13_pwr_drvngn_sel        : 3;  /* bit[4-6]: NG下拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  reserved                  : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK13_CTRL3_UNION;
#endif
#define PMIC_BUCK13_CTRL3_b13_pwr_drvnonlinear_ctrl_START  (0)
#define PMIC_BUCK13_CTRL3_b13_pwr_drvnonlinear_ctrl_END    (0)
#define PMIC_BUCK13_CTRL3_b13_pwr_drvngp_sel_START         (1)
#define PMIC_BUCK13_CTRL3_b13_pwr_drvngp_sel_END           (3)
#define PMIC_BUCK13_CTRL3_b13_pwr_drvngn_sel_START         (4)
#define PMIC_BUCK13_CTRL3_b13_pwr_drvngn_sel_END           (6)


/*****************************************************************************
 struct               : PMIC_BUCK13_CTRL4_UNION
 struct description   : BUCK13_CTRL4 Register structure definition
                        Address Offset:0x10E2 Initial:0x1C Width:8
 register description : BUCK13控制寄存器4。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b13_pwr_drvpgp_ccm_sel : 3;  /* bit[0-2]: CCM模式下PG上拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  b13_pwr_drvpgn_sel     : 3;  /* bit[3-5]: PG下拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  reserved               : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK13_CTRL4_UNION;
#endif
#define PMIC_BUCK13_CTRL4_b13_pwr_drvpgp_ccm_sel_START  (0)
#define PMIC_BUCK13_CTRL4_b13_pwr_drvpgp_ccm_sel_END    (2)
#define PMIC_BUCK13_CTRL4_b13_pwr_drvpgn_sel_START      (3)
#define PMIC_BUCK13_CTRL4_b13_pwr_drvpgn_sel_END        (5)


/*****************************************************************************
 struct               : PMIC_BUCK13_CTRL5_UNION
 struct description   : BUCK13_CTRL5 Register structure definition
                        Address Offset:0x10E3 Initial:0xA0 Width:8
 register description : BUCK13控制寄存器5。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b13_pwr_dtp2n_delay_ctrl : 1;  /* bit[0-0]: PTN延时死区方案选择选择；1;使能延时死区方案 0:不使能延时死区方案 */
        unsigned char  b13_pwr_dtn2p_sel        : 2;  /* bit[1-2]: NTP延时死区方案档位选择，00:0ns 01:0.5ns 10:1ns 11:1.5ns */
        unsigned char  b13_pwr_dtn2p_delay_ctrl : 1;  /* bit[3-3]: NTP延时死区方案选择；1:使能延时死区方案 0:不使能延时死区方案 */
        unsigned char  b13_pwr_dt_offlatch_sel  : 1;  /* bit[4-4]: 交叉死区方案额外延时选择，0:不额外延迟 1:额外延迟5ns */
        unsigned char  b13_pwr_drvpgp_dcm_sel   : 3;  /* bit[5-7]: DCM模式下PG上拉驱动能力调节（000~111增加驱动能力） */
    } reg;
} PMIC_BUCK13_CTRL5_UNION;
#endif
#define PMIC_BUCK13_CTRL5_b13_pwr_dtp2n_delay_ctrl_START  (0)
#define PMIC_BUCK13_CTRL5_b13_pwr_dtp2n_delay_ctrl_END    (0)
#define PMIC_BUCK13_CTRL5_b13_pwr_dtn2p_sel_START         (1)
#define PMIC_BUCK13_CTRL5_b13_pwr_dtn2p_sel_END           (2)
#define PMIC_BUCK13_CTRL5_b13_pwr_dtn2p_delay_ctrl_START  (3)
#define PMIC_BUCK13_CTRL5_b13_pwr_dtn2p_delay_ctrl_END    (3)
#define PMIC_BUCK13_CTRL5_b13_pwr_dt_offlatch_sel_START   (4)
#define PMIC_BUCK13_CTRL5_b13_pwr_dt_offlatch_sel_END     (4)
#define PMIC_BUCK13_CTRL5_b13_pwr_drvpgp_dcm_sel_START    (5)
#define PMIC_BUCK13_CTRL5_b13_pwr_drvpgp_dcm_sel_END      (7)


/*****************************************************************************
 struct               : PMIC_BUCK13_CTRL6_UNION
 struct description   : BUCK13_CTRL6 Register structure definition
                        Address Offset:0x10E4 Initial:0x19 Width:8
 register description : BUCK13控制寄存器6。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b13_pwr_dtp2n_sel        : 2;  /* bit[0-1]: PTN延时死区方案档位选择，00:0.5ns 01:1ns 10:2ns 11:3.5ns */
        unsigned char  b13_pwr_dtp2n_lxdet_ctrl : 1;  /* bit[2-2]: PTN LX检测死区方案选择；1:使能LX检测方案 0:不使能LX检测方案 */
        unsigned char  b13_vofb_cap_sel         : 2;  /* bit[3-4]: FB到VO之间增加电容，默认为11，电容全接入，00为都不接入 */
        unsigned char  reserved                 : 3;  /* bit[5-7]: reserved */
    } reg;
} PMIC_BUCK13_CTRL6_UNION;
#endif
#define PMIC_BUCK13_CTRL6_b13_pwr_dtp2n_sel_START         (0)
#define PMIC_BUCK13_CTRL6_b13_pwr_dtp2n_sel_END           (1)
#define PMIC_BUCK13_CTRL6_b13_pwr_dtp2n_lxdet_ctrl_START  (2)
#define PMIC_BUCK13_CTRL6_b13_pwr_dtp2n_lxdet_ctrl_END    (2)
#define PMIC_BUCK13_CTRL6_b13_vofb_cap_sel_START          (3)
#define PMIC_BUCK13_CTRL6_b13_vofb_cap_sel_END            (4)


/*****************************************************************************
 struct               : PMIC_BUCK13_CTRL7_UNION
 struct description   : BUCK13_CTRL7 Register structure definition
                        Address Offset:0x10E5 Initial:0xCF Width:8
 register description : BUCK13控制寄存器7。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b13_ramp_cap_shield : 1;  /* bit[0-0]: ramp up过程中最高码值翻转时是否增加去抖功能，1为增加 */
        unsigned char  b13_ramp_cap_sel    : 2;  /* bit[1-2]: ramp up过程最高码值跳变时，去抖电容选择。00,2个电容；01,4个电容；10, 6个电容；11,8个电容。 */
        unsigned char  b13_adj_rlx         : 5;  /* bit[3-7]: LX反馈滤波电阻调节（11111：电阻全不接入，00000：电阻全接入） */
    } reg;
} PMIC_BUCK13_CTRL7_UNION;
#endif
#define PMIC_BUCK13_CTRL7_b13_ramp_cap_shield_START  (0)
#define PMIC_BUCK13_CTRL7_b13_ramp_cap_shield_END    (0)
#define PMIC_BUCK13_CTRL7_b13_ramp_cap_sel_START     (1)
#define PMIC_BUCK13_CTRL7_b13_ramp_cap_sel_END       (2)
#define PMIC_BUCK13_CTRL7_b13_adj_rlx_START          (3)
#define PMIC_BUCK13_CTRL7_b13_adj_rlx_END            (7)


/*****************************************************************************
 struct               : PMIC_BUCK13_CTRL8_UNION
 struct description   : BUCK13_CTRL8 Register structure definition
                        Address Offset:0x10E6 Initial:0x0C Width:8
 register description : BUCK13控制寄存器8。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b13_cmp_add_0p5u : 1;  /* bit[0-0]: 比较器偏置电流是否增加0.5uA，1增加0.5uA，0：不增加，默认值0 */
        unsigned char  b13_bias_reg_sel : 1;  /* bit[1-1]: 非ECO模式下，是否增加0.5uA电流
                                                           0：reg 使用0.5uA偏置，1：reg使用1uA电流 */
        unsigned char  b13_bias_ocp_sel : 3;  /* bit[2-4]: ocp 电流选择:
                                                           <0>：0 ：增加0.25uA 电流，1：不增加0.25uA电流
                                                           <1>：0 ：增加0.25uA 电流，1：不增加0.25uA电流
                                                           <2>：0 ：增加0.25uA 电流，1：不增加0.25uA电流 */
        unsigned char  b13_bias_dmd_sel : 1;  /* bit[5-5]: dmd 偏置电流选择
                                                           1：增加0.5uA电流，0： 不增加0.5uA电流 */
        unsigned char  reserved         : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK13_CTRL8_UNION;
#endif
#define PMIC_BUCK13_CTRL8_b13_cmp_add_0p5u_START  (0)
#define PMIC_BUCK13_CTRL8_b13_cmp_add_0p5u_END    (0)
#define PMIC_BUCK13_CTRL8_b13_bias_reg_sel_START  (1)
#define PMIC_BUCK13_CTRL8_b13_bias_reg_sel_END    (1)
#define PMIC_BUCK13_CTRL8_b13_bias_ocp_sel_START  (2)
#define PMIC_BUCK13_CTRL8_b13_bias_ocp_sel_END    (4)
#define PMIC_BUCK13_CTRL8_b13_bias_dmd_sel_START  (5)
#define PMIC_BUCK13_CTRL8_b13_bias_dmd_sel_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK13_CTRL9_UNION
 struct description   : BUCK13_CTRL9 Register structure definition
                        Address Offset:0x10E7 Initial:0x67 Width:8
 register description : BUCK13控制寄存器9。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b13_dmd_ib_reduce_eco : 1;  /* bit[0-0]: dmd 模块在eco 偏置电流是否减小，1 为不见半，0 为减半 */
        unsigned char  b13_dmd_eco_cur       : 1;  /* bit[1-1]: dmd 模块在eco下偏置电流减半的控制选择，1 选择dmd_ib_reduce_eco寄存器控制，0 为内部逻辑控制 */
        unsigned char  b13_cmp_ibias_volow   : 1;  /* bit[2-2]: 0：低输出的时候，不增加0.5uA，1：增加0.5uA电流（同时受控输出电压高低和b1_cmp_bias<2>） */
        unsigned char  b13_cmp_eco_sel       : 1;  /* bit[3-3]: cmp 模块在eco 模式下是否关闭<3:1>的电流偏置，1则不关闭，0则随ECO关闭<3:1>路偏置 */
        unsigned char  b13_cmp_bias          : 4;  /* bit[4-7]: b <0>比较器偏置电流调节,不受eco控制0： 增加0.5uA，1：不增加0.5uA
                                                                 b<3:1> 比较器偏置电流调节，受eco控制：
                                                                <1>：0：增加0.25uA，1：不增加0.25uA
                                                                <3>：0：不增加1uA，1：增加1uA
                                                                <2>：0：增加0.5uA，1：当输出低电压且b0_cmp_ibias_volow为1 的时候，增加0.5uA，否则不增加0.5uA */
    } reg;
} PMIC_BUCK13_CTRL9_UNION;
#endif
#define PMIC_BUCK13_CTRL9_b13_dmd_ib_reduce_eco_START  (0)
#define PMIC_BUCK13_CTRL9_b13_dmd_ib_reduce_eco_END    (0)
#define PMIC_BUCK13_CTRL9_b13_dmd_eco_cur_START        (1)
#define PMIC_BUCK13_CTRL9_b13_dmd_eco_cur_END          (1)
#define PMIC_BUCK13_CTRL9_b13_cmp_ibias_volow_START    (2)
#define PMIC_BUCK13_CTRL9_b13_cmp_ibias_volow_END      (2)
#define PMIC_BUCK13_CTRL9_b13_cmp_eco_sel_START        (3)
#define PMIC_BUCK13_CTRL9_b13_cmp_eco_sel_END          (3)
#define PMIC_BUCK13_CTRL9_b13_cmp_bias_START           (4)
#define PMIC_BUCK13_CTRL9_b13_cmp_bias_END             (7)


/*****************************************************************************
 struct               : PMIC_BUCK13_CTRL10_UNION
 struct description   : BUCK13_CTRL10 Register structure definition
                        Address Offset:0x10E8 Initial:0x09 Width:8
 register description : BUCK13控制寄存器10。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b13_rampamp_ibias_sel : 1;  /* bit[0-0]: 快速ramp buffer偏置电流，0:低时输出1uA电流，1：高时输出2uA电流 */
        unsigned char  b13_eco_i_sel         : 1;  /* bit[1-1]: ibias在eco下整体减半使能。0，使能；1，不使能 */
        unsigned char  b13_regout_c_sel      : 1;  /* bit[2-2]: 是否使能EA输出到地的 滤波电容，1使能，0不使能 */
        unsigned char  b13_cmp_tailbias_sel  : 3;  /* bit[3-5]: 比较器电流档位选择 00~11比较器电流依次增加,<2>=1，bias电流增大一个大档位 */
        unsigned char  reserved              : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK13_CTRL10_UNION;
#endif
#define PMIC_BUCK13_CTRL10_b13_rampamp_ibias_sel_START  (0)
#define PMIC_BUCK13_CTRL10_b13_rampamp_ibias_sel_END    (0)
#define PMIC_BUCK13_CTRL10_b13_eco_i_sel_START          (1)
#define PMIC_BUCK13_CTRL10_b13_eco_i_sel_END            (1)
#define PMIC_BUCK13_CTRL10_b13_regout_c_sel_START       (2)
#define PMIC_BUCK13_CTRL10_b13_regout_c_sel_END         (2)
#define PMIC_BUCK13_CTRL10_b13_cmp_tailbias_sel_START   (3)
#define PMIC_BUCK13_CTRL10_b13_cmp_tailbias_sel_END     (5)


/*****************************************************************************
 struct               : PMIC_BUCK13_CTRL11_UNION
 struct description   : BUCK13_CTRL11 Register structure definition
                        Address Offset:0x10E9 Initial:0x83 Width:8
 register description : BUCK13控制寄存器11。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b13_reg_dr          : 3;  /* bit[0-2]: buck内部regulator电阻，用于调节regulator箝位精度范围 */
        unsigned char  b13_rampup_unitgain : 1;  /* bit[3-3]: rampup过程将buffer配置成单位增益 */
        unsigned char  b13_rampdn_unitgain : 1;  /* bit[4-4]: rampdown过程将buffer配置成单位增益 */
        unsigned char  b13_low_reg_r_ctrl  : 1;  /* bit[5-5]: 低输出电压下，积分器电阻是否增大选择 */
        unsigned char  b13_eabias_sel      : 1;  /* bit[6-6]: ea偏置电流选择。0，eabias buffer产生；1，ibias */
        unsigned char  b13_ampbias_sel     : 1;  /* bit[7-7]: buffer下拉电流调节，优化AC特性 */
    } reg;
} PMIC_BUCK13_CTRL11_UNION;
#endif
#define PMIC_BUCK13_CTRL11_b13_reg_dr_START           (0)
#define PMIC_BUCK13_CTRL11_b13_reg_dr_END             (2)
#define PMIC_BUCK13_CTRL11_b13_rampup_unitgain_START  (3)
#define PMIC_BUCK13_CTRL11_b13_rampup_unitgain_END    (3)
#define PMIC_BUCK13_CTRL11_b13_rampdn_unitgain_START  (4)
#define PMIC_BUCK13_CTRL11_b13_rampdn_unitgain_END    (4)
#define PMIC_BUCK13_CTRL11_b13_low_reg_r_ctrl_START   (5)
#define PMIC_BUCK13_CTRL11_b13_low_reg_r_ctrl_END     (5)
#define PMIC_BUCK13_CTRL11_b13_eabias_sel_START       (6)
#define PMIC_BUCK13_CTRL11_b13_eabias_sel_END         (6)
#define PMIC_BUCK13_CTRL11_b13_ampbias_sel_START      (7)
#define PMIC_BUCK13_CTRL11_b13_ampbias_sel_END        (7)


/*****************************************************************************
 struct               : PMIC_BUCK13_CTRL12_UNION
 struct description   : BUCK13_CTRL12 Register structure definition
                        Address Offset:0x10EA Initial:0x64 Width:8
 register description : BUCK13控制寄存器12。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b13_regop_c     : 1;  /* bit[0-0]: buck6内部regulator OP输出电容，用于调节OP的slew-rate。 */
        unsigned char  b13_reg_zero_en : 1;  /* bit[1-1]: ramp下是否需要开启输出前馈 */
        unsigned char  b13_reg_r       : 2;  /* bit[2-3]: 内部regulator电阻，用于调节regulator带宽，00-11增加带宽 */
        unsigned char  b13_reg_en      : 1;  /* bit[4-4]: reserved */
        unsigned char  b13_reg_dr_ramp : 3;  /* bit[5-7]: ramp下buck内部regulator电阻，用于调节regulator箝位精度范围 */
    } reg;
} PMIC_BUCK13_CTRL12_UNION;
#endif
#define PMIC_BUCK13_CTRL12_b13_regop_c_START      (0)
#define PMIC_BUCK13_CTRL12_b13_regop_c_END        (0)
#define PMIC_BUCK13_CTRL12_b13_reg_zero_en_START  (1)
#define PMIC_BUCK13_CTRL12_b13_reg_zero_en_END    (1)
#define PMIC_BUCK13_CTRL12_b13_reg_r_START        (2)
#define PMIC_BUCK13_CTRL12_b13_reg_r_END          (3)
#define PMIC_BUCK13_CTRL12_b13_reg_en_START       (4)
#define PMIC_BUCK13_CTRL12_b13_reg_en_END         (4)
#define PMIC_BUCK13_CTRL12_b13_reg_dr_ramp_START  (5)
#define PMIC_BUCK13_CTRL12_b13_reg_dr_ramp_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK13_CTRL13_UNION
 struct description   : BUCK13_CTRL13 Register structure definition
                        Address Offset:0x10EB Initial:0x2A Width:8
 register description : BUCK13控制寄存器13。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b13_da_diff_vo_c        : 4;  /* bit[0-3]: 调节RC AC耦合电路电容值，调节AC耦合幅值 */
        unsigned char  b13_da_constant_sft_sel : 1;  /* bit[4-4]: ref_buffer下拉能力选择,0位小档位，1为大档位 */
        unsigned char  b13_da_buffer_bias_sel  : 1;  /* bit[5-5]: ref_adj模块中buffer电流档位选择 0位小电流档位，1为大电流档位 */
        unsigned char  reserved                : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK13_CTRL13_UNION;
#endif
#define PMIC_BUCK13_CTRL13_b13_da_diff_vo_c_START         (0)
#define PMIC_BUCK13_CTRL13_b13_da_diff_vo_c_END           (3)
#define PMIC_BUCK13_CTRL13_b13_da_constant_sft_sel_START  (4)
#define PMIC_BUCK13_CTRL13_b13_da_constant_sft_sel_END    (4)
#define PMIC_BUCK13_CTRL13_b13_da_buffer_bias_sel_START   (5)
#define PMIC_BUCK13_CTRL13_b13_da_buffer_bias_sel_END     (5)


/*****************************************************************************
 struct               : PMIC_BUCK13_CTRL14_UNION
 struct description   : BUCK13_CTRL14 Register structure definition
                        Address Offset:0x10EC Initial:0x3A Width:8
 register description : BUCK13控制寄存器14。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b13_da_diff_vref_c : 4;  /* bit[0-3]: 调节RC AC耦合电路电容值，调节AC耦合幅值 */
        unsigned char  b13_da_diff_vo_r   : 3;  /* bit[4-6]: 调节vo_r模块RC AC耦合电路电阻阻值，调节时间常数τ */
        unsigned char  reserved           : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK13_CTRL14_UNION;
#endif
#define PMIC_BUCK13_CTRL14_b13_da_diff_vref_c_START  (0)
#define PMIC_BUCK13_CTRL14_b13_da_diff_vref_c_END    (3)
#define PMIC_BUCK13_CTRL14_b13_da_diff_vo_r_START    (4)
#define PMIC_BUCK13_CTRL14_b13_da_diff_vo_r_END      (6)


/*****************************************************************************
 struct               : PMIC_BUCK13_CTRL15_UNION
 struct description   : BUCK13_CTRL15 Register structure definition
                        Address Offset:0x10ED Initial:0x60 Width:8
 register description : BUCK13控制寄存器15。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b13_da_ramp_eco_ctrl  : 1;  /* bit[0-0]: eco下是否关闭ref_adj与ref_buffer，1为关闭，0为不关闭 */
        unsigned char  b13_da_ramp_buff_bias : 1;  /* bit[1-1]: ramp_buffer 电流档位选择 0位小电流档位，1为大电流档位 */
        unsigned char  b13_da_diff_vref_rset : 3;  /* bit[2-4]: 与vref_r功能相同，二选一 */
        unsigned char  b13_da_diff_vref_r    : 3;  /* bit[5-7]: 调节vref_r模块RC AC耦合电路电阻阻值，调节时间常数τ */
    } reg;
} PMIC_BUCK13_CTRL15_UNION;
#endif
#define PMIC_BUCK13_CTRL15_b13_da_ramp_eco_ctrl_START   (0)
#define PMIC_BUCK13_CTRL15_b13_da_ramp_eco_ctrl_END     (0)
#define PMIC_BUCK13_CTRL15_b13_da_ramp_buff_bias_START  (1)
#define PMIC_BUCK13_CTRL15_b13_da_ramp_buff_bias_END    (1)
#define PMIC_BUCK13_CTRL15_b13_da_diff_vref_rset_START  (2)
#define PMIC_BUCK13_CTRL15_b13_da_diff_vref_rset_END    (4)
#define PMIC_BUCK13_CTRL15_b13_da_diff_vref_r_START     (5)
#define PMIC_BUCK13_CTRL15_b13_da_diff_vref_r_END       (7)


/*****************************************************************************
 struct               : PMIC_BUCK13_CTRL16_UNION
 struct description   : BUCK13_CTRL16 Register structure definition
                        Address Offset:0x10EE Initial:0x00 Width:8
 register description : BUCK13控制寄存器16。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b13_da_rtr_cap_sel         : 4;  /* bit[0-3]: ref_adj输出滤波档位调整 */
        unsigned char  b13_da_rampres_trim_ctrl   : 2;  /* bit[4-5]: 对应vo_r、vref_r测试通道，为1时可以外加电压测试阻值 */
        unsigned char  b13_da_ramp_ecobuffer_ctrl : 1;  /* bit[6-6]: eco下是否关闭rampbuffer，1为关闭，0为不关闭 */
        unsigned char  reserved                   : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK13_CTRL16_UNION;
#endif
#define PMIC_BUCK13_CTRL16_b13_da_rtr_cap_sel_START          (0)
#define PMIC_BUCK13_CTRL16_b13_da_rtr_cap_sel_END            (3)
#define PMIC_BUCK13_CTRL16_b13_da_rampres_trim_ctrl_START    (4)
#define PMIC_BUCK13_CTRL16_b13_da_rampres_trim_ctrl_END      (5)
#define PMIC_BUCK13_CTRL16_b13_da_ramp_ecobuffer_ctrl_START  (6)
#define PMIC_BUCK13_CTRL16_b13_da_ramp_ecobuffer_ctrl_END    (6)


/*****************************************************************************
 struct               : PMIC_BUCK13_CTRL17_UNION
 struct description   : BUCK13_CTRL17 Register structure definition
                        Address Offset:0x10EF Initial:0x04 Width:8
 register description : BUCK13控制寄存器17。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b13_ramp_up_ctrl   : 1;  /* bit[0-0]: rampup 的时候，b内部配置切换是否生效，0 不生效，1 生效 */
        unsigned char  b13_ramp_down_ctrl : 1;  /* bit[1-1]: rampdonw的时候，b内部配置切换是否生效，0 不生效，1 生效 */
        unsigned char  b13_da_vo_sel      : 2;  /* bit[2-3]: ramp_buffer放大倍数调整，
                                                             00/10 一倍放大；01 二倍放大；11 三倍放大 */
        unsigned char  reserved           : 4;  /* bit[4-7]: reserved */
    } reg;
} PMIC_BUCK13_CTRL17_UNION;
#endif
#define PMIC_BUCK13_CTRL17_b13_ramp_up_ctrl_START    (0)
#define PMIC_BUCK13_CTRL17_b13_ramp_up_ctrl_END      (0)
#define PMIC_BUCK13_CTRL17_b13_ramp_down_ctrl_START  (1)
#define PMIC_BUCK13_CTRL17_b13_ramp_down_ctrl_END    (1)
#define PMIC_BUCK13_CTRL17_b13_da_vo_sel_START       (2)
#define PMIC_BUCK13_CTRL17_b13_da_vo_sel_END         (3)


/*****************************************************************************
 struct               : PMIC_BUCK13_CTRL18_UNION
 struct description   : BUCK13_CTRL18 Register structure definition
                        Address Offset:0x10F0 Initial:0x55 Width:8
 register description : BUCK13控制寄存器18。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b13_ocp_sel         : 2;  /* bit[0-1]: buck ocp档位选择，ocp点<1:0> 档位选择 00~11变大 */
        unsigned char  b13_ocp_middrv_sel  : 2;  /* bit[2-3]: 小ocp档位选择，00-11变大 */
        unsigned char  b13_ocp_middrv_ctrl : 1;  /* bit[4-4]: 是否屏蔽小ocp以下负载，驱动加强，0为屏蔽 */
        unsigned char  b13_ocp_delay       : 1;  /* bit[5-5]: ocp屏蔽时间延长15ns信号（0：不延长，1：延长） */
        unsigned char  b13_ocp_counter_sel : 2;  /* bit[6-7]: ocp上报周期调整 */
    } reg;
} PMIC_BUCK13_CTRL18_UNION;
#endif
#define PMIC_BUCK13_CTRL18_b13_ocp_sel_START          (0)
#define PMIC_BUCK13_CTRL18_b13_ocp_sel_END            (1)
#define PMIC_BUCK13_CTRL18_b13_ocp_middrv_sel_START   (2)
#define PMIC_BUCK13_CTRL18_b13_ocp_middrv_sel_END     (3)
#define PMIC_BUCK13_CTRL18_b13_ocp_middrv_ctrl_START  (4)
#define PMIC_BUCK13_CTRL18_b13_ocp_middrv_ctrl_END    (4)
#define PMIC_BUCK13_CTRL18_b13_ocp_delay_START        (5)
#define PMIC_BUCK13_CTRL18_b13_ocp_delay_END          (5)
#define PMIC_BUCK13_CTRL18_b13_ocp_counter_sel_START  (6)
#define PMIC_BUCK13_CTRL18_b13_ocp_counter_sel_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK13_CTRL19_UNION
 struct description   : BUCK13_CTRL19 Register structure definition
                        Address Offset:0x10F1 Initial:0x1C Width:8
 register description : BUCK13控制寄存器19。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b13_pocp_offset_trim_en : 2;  /* bit[0-1]: 用于trim pocp比较器offset 0:disable 1:enable */
        unsigned char  b13_ocpblanktime_sel    : 1;  /* bit[2-2]: ocp blanking time选择 0,15ns；1,30ns */
        unsigned char  b13_ocpbias_ctrl        : 1;  /* bit[3-3]: 默认为1，dmd时减少ocp的比较器电流，0为不减少 */
        unsigned char  b13_ocp_toff            : 2;  /* bit[4-5]: buck发生ocp时最小关断时间量 （00~11增大） */
        unsigned char  b13_short_ref_ctrl      : 1;  /* bit[6-6]: 低压输出buck在输出小于0.5V时是否将SCP阈值由0.23V切到0.15V，1：不切换，0：切换 */
        unsigned char  reserved                : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK13_CTRL19_UNION;
#endif
#define PMIC_BUCK13_CTRL19_b13_pocp_offset_trim_en_START  (0)
#define PMIC_BUCK13_CTRL19_b13_pocp_offset_trim_en_END    (1)
#define PMIC_BUCK13_CTRL19_b13_ocpblanktime_sel_START     (2)
#define PMIC_BUCK13_CTRL19_b13_ocpblanktime_sel_END       (2)
#define PMIC_BUCK13_CTRL19_b13_ocpbias_ctrl_START         (3)
#define PMIC_BUCK13_CTRL19_b13_ocpbias_ctrl_END           (3)
#define PMIC_BUCK13_CTRL19_b13_ocp_toff_START             (4)
#define PMIC_BUCK13_CTRL19_b13_ocp_toff_END               (5)
#define PMIC_BUCK13_CTRL19_b13_short_ref_ctrl_START       (6)
#define PMIC_BUCK13_CTRL19_b13_short_ref_ctrl_END         (6)


/*****************************************************************************
 struct               : PMIC_BUCK13_CTRL20_UNION
 struct description   : BUCK13_CTRL20 Register structure definition
                        Address Offset:0x10F2 Initial:0x00 Width:8
 register description : BUCK13控制寄存器20。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b13_vo_range_sel : 1;  /* bit[0-0]: 0,选择旧的vo范围；1，选择新的vo范围。 */
        unsigned char  b13_code_vo_sel  : 1;  /* bit[1-1]: 最低vo时，是否选择多减一档ton，0为多减 */
        unsigned char  b13_regen_ctrl   : 1;  /* bit[2-2]: reg_enhance使能控制，1：关闭，0：打开，并受buck使能控制 */
        unsigned char  b13_toncap_ctrl  : 2;  /* bit[3-4]: ton的rc电容档位，从00到11依次加大 */
        unsigned char  reserved         : 3;  /* bit[5-7]: reserved */
    } reg;
} PMIC_BUCK13_CTRL20_UNION;
#endif
#define PMIC_BUCK13_CTRL20_b13_vo_range_sel_START  (0)
#define PMIC_BUCK13_CTRL20_b13_vo_range_sel_END    (0)
#define PMIC_BUCK13_CTRL20_b13_code_vo_sel_START   (1)
#define PMIC_BUCK13_CTRL20_b13_code_vo_sel_END     (1)
#define PMIC_BUCK13_CTRL20_b13_regen_ctrl_START    (2)
#define PMIC_BUCK13_CTRL20_b13_regen_ctrl_END      (2)
#define PMIC_BUCK13_CTRL20_b13_toncap_ctrl_START   (3)
#define PMIC_BUCK13_CTRL20_b13_toncap_ctrl_END     (4)


/*****************************************************************************
 struct               : PMIC_BUCK13_CTRL21_UNION
 struct description   : BUCK13_CTRL21 Register structure definition
                        Address Offset:0x10F3 Initial:0x07 Width:8
 register description : BUCK13控制寄存器21。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b13_dmd_ton         : 3;  /* bit[0-2]: buck0发生dmd时的加入导通时间量（000~111增大） */
        unsigned char  b13_dmd_off_ctrl    : 1;  /* bit[3-3]: dmd是否强制关闭，1为关闭，进入强制CCM */
        unsigned char  b13_dmd_bias_en_sel : 2;  /* bit[4-5]: <0>1,eco下先打开dmd，固定delay后打开ton；0，同时打开dmd和ton。
                                                              <1>0,500ns delay;1,1us delay */
        unsigned char  reserved            : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK13_CTRL21_UNION;
#endif
#define PMIC_BUCK13_CTRL21_b13_dmd_ton_START          (0)
#define PMIC_BUCK13_CTRL21_b13_dmd_ton_END            (2)
#define PMIC_BUCK13_CTRL21_b13_dmd_off_ctrl_START     (3)
#define PMIC_BUCK13_CTRL21_b13_dmd_off_ctrl_END       (3)
#define PMIC_BUCK13_CTRL21_b13_dmd_bias_en_sel_START  (4)
#define PMIC_BUCK13_CTRL21_b13_dmd_bias_en_sel_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK13_CTRL22_UNION
 struct description   : BUCK13_CTRL22 Register structure definition
                        Address Offset:0x10F4 Initial:0x04 Width:8
 register description : BUCK13控制寄存器22。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b13_no_dmd_ton     : 3;  /* bit[0-2]: 不发生dmd时的加入导通时间量（000~111增大） */
        unsigned char  b13_eco_maxton_sel : 1;  /* bit[3-3]: eco下max ton选择：0,500ns；1,1us */
        unsigned char  b13_dmd_ton_shield : 1;  /* bit[4-4]: ccm进dcm时的dmd计数个数。0,4个；1,1个 */
        unsigned char  b13_dmd_ton_negcur : 3;  /* bit[5-7]: ramp down发生负dmd后强制ton的档位 */
    } reg;
} PMIC_BUCK13_CTRL22_UNION;
#endif
#define PMIC_BUCK13_CTRL22_b13_no_dmd_ton_START      (0)
#define PMIC_BUCK13_CTRL22_b13_no_dmd_ton_END        (2)
#define PMIC_BUCK13_CTRL22_b13_eco_maxton_sel_START  (3)
#define PMIC_BUCK13_CTRL22_b13_eco_maxton_sel_END    (3)
#define PMIC_BUCK13_CTRL22_b13_dmd_ton_shield_START  (4)
#define PMIC_BUCK13_CTRL22_b13_dmd_ton_shield_END    (4)
#define PMIC_BUCK13_CTRL22_b13_dmd_ton_negcur_START  (5)
#define PMIC_BUCK13_CTRL22_b13_dmd_ton_negcur_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK13_CTRL23_UNION
 struct description   : BUCK13_CTRL23 Register structure definition
                        Address Offset:0x10F5 Initial:0xF1 Width:8
 register description : BUCK13控制寄存器23。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b13_ton_cap_sel   : 1;  /* bit[0-0]: 产生ton的rc电容选择信号。0，产生ton的rc电容减小一半 */
        unsigned char  b13_toff_sel      : 1;  /* bit[1-1]: min toff选择:0,46ns;1,23ns */
        unsigned char  b13_ssend_cot_dis : 1;  /* bit[2-2]: 正常启动速度的otp配置下不起作用。快速启动的otp配置下：0，不起作用；1，恢复正常启动速度。 */
        unsigned char  b13_sel_min_ton   : 1;  /* bit[3-3]: min ton选择:0,23ns;1,46ns */
        unsigned char  b13_ramp_sel      : 2;  /* bit[4-5]: ramp负dmd逻辑选择 */
        unsigned char  b13_ramp_ctrl_ton : 1;  /* bit[6-6]: 0, ramp时选择用最小ton;1, ramp时选择正常ton */
        unsigned char  b13_ocpsens_ctrl  : 1;  /* bit[7-7]: 轻载下降低ocp电流使能。1：使能;0,不使能 */
    } reg;
} PMIC_BUCK13_CTRL23_UNION;
#endif
#define PMIC_BUCK13_CTRL23_b13_ton_cap_sel_START    (0)
#define PMIC_BUCK13_CTRL23_b13_ton_cap_sel_END      (0)
#define PMIC_BUCK13_CTRL23_b13_toff_sel_START       (1)
#define PMIC_BUCK13_CTRL23_b13_toff_sel_END         (1)
#define PMIC_BUCK13_CTRL23_b13_ssend_cot_dis_START  (2)
#define PMIC_BUCK13_CTRL23_b13_ssend_cot_dis_END    (2)
#define PMIC_BUCK13_CTRL23_b13_sel_min_ton_START    (3)
#define PMIC_BUCK13_CTRL23_b13_sel_min_ton_END      (3)
#define PMIC_BUCK13_CTRL23_b13_ramp_sel_START       (4)
#define PMIC_BUCK13_CTRL23_b13_ramp_sel_END         (5)
#define PMIC_BUCK13_CTRL23_b13_ramp_ctrl_ton_START  (6)
#define PMIC_BUCK13_CTRL23_b13_ramp_ctrl_ton_END    (6)
#define PMIC_BUCK13_CTRL23_b13_ocpsens_ctrl_START   (7)
#define PMIC_BUCK13_CTRL23_b13_ocpsens_ctrl_END     (7)


/*****************************************************************************
 struct               : PMIC_BUCK13_CTRL24_UNION
 struct description   : BUCK13_CTRL24 Register structure definition
                        Address Offset:0x10F6 Initial:0x00 Width:8
 register description : BUCK13控制寄存器24。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b13_test_sel : 3;  /* bit[0-2]: 测试信号复用。
                                                       000：复用VDMD_TEST
                                                       001：复用S_SOFT_PULL_LOGIC
                                                       010：复用S_DMD
                                                       011：复用DMD_BIAS_EN
                                                       100：复用S_PWM
                                                       101：复用S_OCP
                                                       110~111：NA */
        unsigned char  reserved     : 5;  /* bit[3-7]: reserved */
    } reg;
} PMIC_BUCK13_CTRL24_UNION;
#endif
#define PMIC_BUCK13_CTRL24_b13_test_sel_START  (0)
#define PMIC_BUCK13_CTRL24_b13_test_sel_END    (2)


/*****************************************************************************
 struct               : PMIC_BUCK13_RESERVED0_UNION
 struct description   : BUCK13_RESERVED0 Register structure definition
                        Address Offset:0x10F7 Initial:0x4E Width:8
 register description : BUCK13预留配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b13_reserve0 : 8;  /* bit[0-7]: 预留 */
    } reg;
} PMIC_BUCK13_RESERVED0_UNION;
#endif
#define PMIC_BUCK13_RESERVED0_b13_reserve0_START  (0)
#define PMIC_BUCK13_RESERVED0_b13_reserve0_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK14_CTRL0_UNION
 struct description   : BUCK14_CTRL0 Register structure definition
                        Address Offset:0x10F8 Initial:0xBF Width:8
 register description : BUCK14控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b14_dmd_negcur_sel      : 2;  /* bit[0-1]: 负dmd的档位选择，0为低档位，1为更负档位 */
        unsigned char  b14_dmd_negcur_en       : 1;  /* bit[2-2]: dmd negcur 使能：
                                                                  0 不使能；1 使能 */
        unsigned char  b14_dmd_cmp_sel_nor     : 1;  /* bit[3-3]: 0，老DMD; 1为采用新DMD； */
        unsigned char  b14_dmd_cmp_sel_eco     : 1;  /* bit[4-4]: 0，老DMD; 1为采用新DMD； */
        unsigned char  b14_dmd_blanking_sel    : 1;  /* bit[5-5]: dmd屏蔽时间选择 */
        unsigned char  b14_dmd_bias_shield_nor : 1;  /* bit[6-6]: nor下是否分时开关，1为分时 */
        unsigned char  b14_dmd_bias_shield_eco : 1;  /* bit[7-7]: eco下是否分时开关，1为分时 */
    } reg;
} PMIC_BUCK14_CTRL0_UNION;
#endif
#define PMIC_BUCK14_CTRL0_b14_dmd_negcur_sel_START       (0)
#define PMIC_BUCK14_CTRL0_b14_dmd_negcur_sel_END         (1)
#define PMIC_BUCK14_CTRL0_b14_dmd_negcur_en_START        (2)
#define PMIC_BUCK14_CTRL0_b14_dmd_negcur_en_END          (2)
#define PMIC_BUCK14_CTRL0_b14_dmd_cmp_sel_nor_START      (3)
#define PMIC_BUCK14_CTRL0_b14_dmd_cmp_sel_nor_END        (3)
#define PMIC_BUCK14_CTRL0_b14_dmd_cmp_sel_eco_START      (4)
#define PMIC_BUCK14_CTRL0_b14_dmd_cmp_sel_eco_END        (4)
#define PMIC_BUCK14_CTRL0_b14_dmd_blanking_sel_START     (5)
#define PMIC_BUCK14_CTRL0_b14_dmd_blanking_sel_END       (5)
#define PMIC_BUCK14_CTRL0_b14_dmd_bias_shield_nor_START  (6)
#define PMIC_BUCK14_CTRL0_b14_dmd_bias_shield_nor_END    (6)
#define PMIC_BUCK14_CTRL0_b14_dmd_bias_shield_eco_START  (7)
#define PMIC_BUCK14_CTRL0_b14_dmd_bias_shield_eco_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK14_CTRL1_UNION
 struct description   : BUCK14_CTRL1 Register structure definition
                        Address Offset:0x10F9 Initial:0x0A Width:8
 register description : BUCK14控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b14_dmd_sel_eco     : 5;  /* bit[0-4]: eco模式下dmd点选择（00000~11111增大） */
        unsigned char  b14_dmd_pwmn_shield : 1;  /* bit[5-5]: dmd pwmn关闭sense管选择：
                                                              0 选择；1不选择 */
        unsigned char  reserved            : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK14_CTRL1_UNION;
#endif
#define PMIC_BUCK14_CTRL1_b14_dmd_sel_eco_START      (0)
#define PMIC_BUCK14_CTRL1_b14_dmd_sel_eco_END        (4)
#define PMIC_BUCK14_CTRL1_b14_dmd_pwmn_shield_START  (5)
#define PMIC_BUCK14_CTRL1_b14_dmd_pwmn_shield_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK14_CTRL2_UNION
 struct description   : BUCK14_CTRL2 Register structure definition
                        Address Offset:0x10FA Initial:0x14 Width:8
 register description : BUCK14控制寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b14_dmdcmp_pull : 1;  /* bit[0-0]: eco下是否上拉保持点，0为不上拉 */
        unsigned char  b14_dmd_test    : 1;  /* bit[1-1]: dmd test使能 */
        unsigned char  b14_dmd_sel_nor : 5;  /* bit[2-6]: <4:0>b dmd点选择（00000~11111增大） */
        unsigned char  reserved        : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK14_CTRL2_UNION;
#endif
#define PMIC_BUCK14_CTRL2_b14_dmdcmp_pull_START  (0)
#define PMIC_BUCK14_CTRL2_b14_dmdcmp_pull_END    (0)
#define PMIC_BUCK14_CTRL2_b14_dmd_test_START     (1)
#define PMIC_BUCK14_CTRL2_b14_dmd_test_END       (1)
#define PMIC_BUCK14_CTRL2_b14_dmd_sel_nor_START  (2)
#define PMIC_BUCK14_CTRL2_b14_dmd_sel_nor_END    (6)


/*****************************************************************************
 struct               : PMIC_BUCK14_CTRL3_UNION
 struct description   : BUCK14_CTRL3 Register structure definition
                        Address Offset:0x10FB Initial:0x3A Width:8
 register description : BUCK14控制寄存器3。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b14_pwr_drvnonlinear_ctrl : 1;  /* bit[0-0]: 是否开启非线性驱动。0，不使能；1，使能 */
        unsigned char  b14_pwr_drvngp_sel        : 3;  /* bit[1-3]: NG上拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  b14_pwr_drvngn_sel        : 3;  /* bit[4-6]: NG下拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  reserved                  : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK14_CTRL3_UNION;
#endif
#define PMIC_BUCK14_CTRL3_b14_pwr_drvnonlinear_ctrl_START  (0)
#define PMIC_BUCK14_CTRL3_b14_pwr_drvnonlinear_ctrl_END    (0)
#define PMIC_BUCK14_CTRL3_b14_pwr_drvngp_sel_START         (1)
#define PMIC_BUCK14_CTRL3_b14_pwr_drvngp_sel_END           (3)
#define PMIC_BUCK14_CTRL3_b14_pwr_drvngn_sel_START         (4)
#define PMIC_BUCK14_CTRL3_b14_pwr_drvngn_sel_END           (6)


/*****************************************************************************
 struct               : PMIC_BUCK14_CTRL4_UNION
 struct description   : BUCK14_CTRL4 Register structure definition
                        Address Offset:0x10FC Initial:0x1C Width:8
 register description : BUCK14控制寄存器4。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b14_pwr_drvpgp_ccm_sel : 3;  /* bit[0-2]: CCM模式下PG上拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  b14_pwr_drvpgn_sel     : 3;  /* bit[3-5]: PG下拉驱动能力调节（000~111增加驱动能力） */
        unsigned char  reserved               : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK14_CTRL4_UNION;
#endif
#define PMIC_BUCK14_CTRL4_b14_pwr_drvpgp_ccm_sel_START  (0)
#define PMIC_BUCK14_CTRL4_b14_pwr_drvpgp_ccm_sel_END    (2)
#define PMIC_BUCK14_CTRL4_b14_pwr_drvpgn_sel_START      (3)
#define PMIC_BUCK14_CTRL4_b14_pwr_drvpgn_sel_END        (5)


/*****************************************************************************
 struct               : PMIC_BUCK14_CTRL5_UNION
 struct description   : BUCK14_CTRL5 Register structure definition
                        Address Offset:0x10FD Initial:0xA0 Width:8
 register description : BUCK14控制寄存器5。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b14_pwr_dtp2n_delay_ctrl : 1;  /* bit[0-0]: PTN延时死区方案选择选择；1;使能延时死区方案 0:不使能延时死区方案 */
        unsigned char  b14_pwr_dtn2p_sel        : 2;  /* bit[1-2]: NTP延时死区方案档位选择，00:0ns 01:0.5ns 10:1ns 11:1.5ns */
        unsigned char  b14_pwr_dtn2p_delay_ctrl : 1;  /* bit[3-3]: NTP延时死区方案选择；1:使能延时死区方案 0:不使能延时死区方案 */
        unsigned char  b14_pwr_dt_offlatch_sel  : 1;  /* bit[4-4]: 交叉死区方案额外延时选择，0:不额外延迟 1:额外延迟5ns */
        unsigned char  b14_pwr_drvpgp_dcm_sel   : 3;  /* bit[5-7]: DCM模式下PG上拉驱动能力调节（000~111增加驱动能力） */
    } reg;
} PMIC_BUCK14_CTRL5_UNION;
#endif
#define PMIC_BUCK14_CTRL5_b14_pwr_dtp2n_delay_ctrl_START  (0)
#define PMIC_BUCK14_CTRL5_b14_pwr_dtp2n_delay_ctrl_END    (0)
#define PMIC_BUCK14_CTRL5_b14_pwr_dtn2p_sel_START         (1)
#define PMIC_BUCK14_CTRL5_b14_pwr_dtn2p_sel_END           (2)
#define PMIC_BUCK14_CTRL5_b14_pwr_dtn2p_delay_ctrl_START  (3)
#define PMIC_BUCK14_CTRL5_b14_pwr_dtn2p_delay_ctrl_END    (3)
#define PMIC_BUCK14_CTRL5_b14_pwr_dt_offlatch_sel_START   (4)
#define PMIC_BUCK14_CTRL5_b14_pwr_dt_offlatch_sel_END     (4)
#define PMIC_BUCK14_CTRL5_b14_pwr_drvpgp_dcm_sel_START    (5)
#define PMIC_BUCK14_CTRL5_b14_pwr_drvpgp_dcm_sel_END      (7)


/*****************************************************************************
 struct               : PMIC_BUCK14_CTRL6_UNION
 struct description   : BUCK14_CTRL6 Register structure definition
                        Address Offset:0x10FE Initial:0x19 Width:8
 register description : BUCK14控制寄存器6。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b14_pwr_dtp2n_sel        : 2;  /* bit[0-1]: PTN延时死区方案档位选择，00:0.5ns 01:1ns 10:2ns 11:3.5ns */
        unsigned char  b14_pwr_dtp2n_lxdet_ctrl : 1;  /* bit[2-2]: PTN LX检测死区方案选择；1:使能LX检测方案 0:不使能LX检测方案 */
        unsigned char  b14_vofb_cap_sel         : 2;  /* bit[3-4]: FB到VO之间增加电容，默认为11，电容全接入，00为都不接入 */
        unsigned char  reserved                 : 3;  /* bit[5-7]: reserved */
    } reg;
} PMIC_BUCK14_CTRL6_UNION;
#endif
#define PMIC_BUCK14_CTRL6_b14_pwr_dtp2n_sel_START         (0)
#define PMIC_BUCK14_CTRL6_b14_pwr_dtp2n_sel_END           (1)
#define PMIC_BUCK14_CTRL6_b14_pwr_dtp2n_lxdet_ctrl_START  (2)
#define PMIC_BUCK14_CTRL6_b14_pwr_dtp2n_lxdet_ctrl_END    (2)
#define PMIC_BUCK14_CTRL6_b14_vofb_cap_sel_START          (3)
#define PMIC_BUCK14_CTRL6_b14_vofb_cap_sel_END            (4)


/*****************************************************************************
 struct               : PMIC_BUCK14_CTRL7_UNION
 struct description   : BUCK14_CTRL7 Register structure definition
                        Address Offset:0x10FF Initial:0xCF Width:8
 register description : BUCK14控制寄存器7。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b14_ramp_cap_shield : 1;  /* bit[0-0]: ramp up过程中最高码值翻转时是否增加去抖功能，1为增加 */
        unsigned char  b14_ramp_cap_sel    : 2;  /* bit[1-2]: ramp up过程最高码值跳变时，去抖电容选择。00,2个电容；01,4个电容；10, 6个电容；11,8个电容。 */
        unsigned char  b14_adj_rlx         : 5;  /* bit[3-7]: LX反馈滤波电阻调节（11111：电阻全不接入，00000：电阻全接入） */
    } reg;
} PMIC_BUCK14_CTRL7_UNION;
#endif
#define PMIC_BUCK14_CTRL7_b14_ramp_cap_shield_START  (0)
#define PMIC_BUCK14_CTRL7_b14_ramp_cap_shield_END    (0)
#define PMIC_BUCK14_CTRL7_b14_ramp_cap_sel_START     (1)
#define PMIC_BUCK14_CTRL7_b14_ramp_cap_sel_END       (2)
#define PMIC_BUCK14_CTRL7_b14_adj_rlx_START          (3)
#define PMIC_BUCK14_CTRL7_b14_adj_rlx_END            (7)


/*****************************************************************************
 struct               : PMIC_BUCK14_CTRL8_UNION
 struct description   : BUCK14_CTRL8 Register structure definition
                        Address Offset:0x1100 Initial:0x0C Width:8
 register description : BUCK14控制寄存器8。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b14_cmp_add_0p5u : 1;  /* bit[0-0]: 比较器偏置电流是否增加0.5uA，1增加0.5uA，0：不增加，默认值0 */
        unsigned char  b14_bias_reg_sel : 1;  /* bit[1-1]: 非ECO模式下，是否增加0.5uA电流
                                                           0：reg 使用0.5uA偏置，1：reg使用1uA电流 */
        unsigned char  b14_bias_ocp_sel : 3;  /* bit[2-4]: ocp 电流选择:
                                                           <0>：0 ：增加0.25uA 电流，1：不增加0.25uA电流
                                                           <1>：0 ：增加0.25uA 电流，1：不增加0.25uA电流
                                                           <2>：0 ：增加0.25uA 电流，1：不增加0.25uA电流 */
        unsigned char  b14_bias_dmd_sel : 1;  /* bit[5-5]: dmd 偏置电流选择
                                                           1：增加0.5uA电流，0： 不增加0.5uA电流 */
        unsigned char  reserved         : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK14_CTRL8_UNION;
#endif
#define PMIC_BUCK14_CTRL8_b14_cmp_add_0p5u_START  (0)
#define PMIC_BUCK14_CTRL8_b14_cmp_add_0p5u_END    (0)
#define PMIC_BUCK14_CTRL8_b14_bias_reg_sel_START  (1)
#define PMIC_BUCK14_CTRL8_b14_bias_reg_sel_END    (1)
#define PMIC_BUCK14_CTRL8_b14_bias_ocp_sel_START  (2)
#define PMIC_BUCK14_CTRL8_b14_bias_ocp_sel_END    (4)
#define PMIC_BUCK14_CTRL8_b14_bias_dmd_sel_START  (5)
#define PMIC_BUCK14_CTRL8_b14_bias_dmd_sel_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK14_CTRL9_UNION
 struct description   : BUCK14_CTRL9 Register structure definition
                        Address Offset:0x1101 Initial:0x67 Width:8
 register description : BUCK14控制寄存器9。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b14_dmd_ib_reduce_eco : 1;  /* bit[0-0]: dmd 模块在eco 偏置电流是否减小，1 为不见半，0 为减半 */
        unsigned char  b14_dmd_eco_cur       : 1;  /* bit[1-1]: dmd 模块在eco下偏置电流减半的控制选择，1 选择dmd_ib_reduce_eco寄存器控制，0 为内部逻辑控制 */
        unsigned char  b14_cmp_ibias_volow   : 1;  /* bit[2-2]: 0：低输出的时候，不增加0.5uA，1：增加0.5uA电流（同时受控输出电压高低和b1_cmp_bias<2>） */
        unsigned char  b14_cmp_eco_sel       : 1;  /* bit[3-3]: cmp 模块在eco 模式下是否关闭<3:1>的电流偏置，1则不关闭，0则随ECO关闭<3:1>路偏置 */
        unsigned char  b14_cmp_bias          : 4;  /* bit[4-7]: b <0>比较器偏置电流调节,不受eco控制0： 增加0.5uA，1：不增加0.5uA
                                                                 b<3:1> 比较器偏置电流调节，受eco控制：
                                                                <1>：0：增加0.25uA，1：不增加0.25uA
                                                                <3>：0：不增加1uA，1：增加1uA
                                                                <2>：0：增加0.5uA，1：当输出低电压且b0_cmp_ibias_volow为1 的时候，增加0.5uA，否则不增加0.5uA */
    } reg;
} PMIC_BUCK14_CTRL9_UNION;
#endif
#define PMIC_BUCK14_CTRL9_b14_dmd_ib_reduce_eco_START  (0)
#define PMIC_BUCK14_CTRL9_b14_dmd_ib_reduce_eco_END    (0)
#define PMIC_BUCK14_CTRL9_b14_dmd_eco_cur_START        (1)
#define PMIC_BUCK14_CTRL9_b14_dmd_eco_cur_END          (1)
#define PMIC_BUCK14_CTRL9_b14_cmp_ibias_volow_START    (2)
#define PMIC_BUCK14_CTRL9_b14_cmp_ibias_volow_END      (2)
#define PMIC_BUCK14_CTRL9_b14_cmp_eco_sel_START        (3)
#define PMIC_BUCK14_CTRL9_b14_cmp_eco_sel_END          (3)
#define PMIC_BUCK14_CTRL9_b14_cmp_bias_START           (4)
#define PMIC_BUCK14_CTRL9_b14_cmp_bias_END             (7)


/*****************************************************************************
 struct               : PMIC_BUCK14_CTRL10_UNION
 struct description   : BUCK14_CTRL10 Register structure definition
                        Address Offset:0x1102 Initial:0x09 Width:8
 register description : BUCK14控制寄存器10。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b14_rampamp_ibias_sel : 1;  /* bit[0-0]: 快速ramp buffer偏置电流，0:低时输出1uA电流，1：高时输出2uA电流 */
        unsigned char  b14_eco_i_sel         : 1;  /* bit[1-1]: ibias在eco下整体减半使能。0，使能；1，不使能 */
        unsigned char  b14_regout_c_sel      : 1;  /* bit[2-2]: 是否使能EA输出到地的 滤波电容，1使能，0不使能 */
        unsigned char  b14_cmp_tailbias_sel  : 3;  /* bit[3-5]: 比较器电流档位选择 00~11比较器电流依次增加,<2>=1，bias电流增大一个大档位 */
        unsigned char  reserved              : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK14_CTRL10_UNION;
#endif
#define PMIC_BUCK14_CTRL10_b14_rampamp_ibias_sel_START  (0)
#define PMIC_BUCK14_CTRL10_b14_rampamp_ibias_sel_END    (0)
#define PMIC_BUCK14_CTRL10_b14_eco_i_sel_START          (1)
#define PMIC_BUCK14_CTRL10_b14_eco_i_sel_END            (1)
#define PMIC_BUCK14_CTRL10_b14_regout_c_sel_START       (2)
#define PMIC_BUCK14_CTRL10_b14_regout_c_sel_END         (2)
#define PMIC_BUCK14_CTRL10_b14_cmp_tailbias_sel_START   (3)
#define PMIC_BUCK14_CTRL10_b14_cmp_tailbias_sel_END     (5)


/*****************************************************************************
 struct               : PMIC_BUCK14_CTRL11_UNION
 struct description   : BUCK14_CTRL11 Register structure definition
                        Address Offset:0x1103 Initial:0x83 Width:8
 register description : BUCK14控制寄存器11。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b14_reg_dr          : 3;  /* bit[0-2]: buck内部regulator电阻，用于调节regulator箝位精度范围 */
        unsigned char  b14_rampup_unitgain : 1;  /* bit[3-3]: rampup过程将buffer配置成单位增益 */
        unsigned char  b14_rampdn_unitgain : 1;  /* bit[4-4]: rampdown过程将buffer配置成单位增益 */
        unsigned char  b14_low_reg_r_ctrl  : 1;  /* bit[5-5]: 低输出电压下，积分器电阻是否增大选择 */
        unsigned char  b14_eabias_sel      : 1;  /* bit[6-6]: ea偏置电流选择。0，eabias buffer产生；1，ibias */
        unsigned char  b14_ampbias_sel     : 1;  /* bit[7-7]: buffer下拉电流调节，优化AC特性 */
    } reg;
} PMIC_BUCK14_CTRL11_UNION;
#endif
#define PMIC_BUCK14_CTRL11_b14_reg_dr_START           (0)
#define PMIC_BUCK14_CTRL11_b14_reg_dr_END             (2)
#define PMIC_BUCK14_CTRL11_b14_rampup_unitgain_START  (3)
#define PMIC_BUCK14_CTRL11_b14_rampup_unitgain_END    (3)
#define PMIC_BUCK14_CTRL11_b14_rampdn_unitgain_START  (4)
#define PMIC_BUCK14_CTRL11_b14_rampdn_unitgain_END    (4)
#define PMIC_BUCK14_CTRL11_b14_low_reg_r_ctrl_START   (5)
#define PMIC_BUCK14_CTRL11_b14_low_reg_r_ctrl_END     (5)
#define PMIC_BUCK14_CTRL11_b14_eabias_sel_START       (6)
#define PMIC_BUCK14_CTRL11_b14_eabias_sel_END         (6)
#define PMIC_BUCK14_CTRL11_b14_ampbias_sel_START      (7)
#define PMIC_BUCK14_CTRL11_b14_ampbias_sel_END        (7)


/*****************************************************************************
 struct               : PMIC_BUCK14_CTRL12_UNION
 struct description   : BUCK14_CTRL12 Register structure definition
                        Address Offset:0x1104 Initial:0x64 Width:8
 register description : BUCK14控制寄存器12。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b14_regop_c     : 1;  /* bit[0-0]: buck6内部regulator OP输出电容，用于调节OP的slew-rate。 */
        unsigned char  b14_reg_zero_en : 1;  /* bit[1-1]: ramp下是否需要开启输出前馈 */
        unsigned char  b14_reg_r       : 2;  /* bit[2-3]: 内部regulator电阻，用于调节regulator带宽，00-11增加带宽 */
        unsigned char  b14_reg_en      : 1;  /* bit[4-4]: reserved */
        unsigned char  b14_reg_dr_ramp : 3;  /* bit[5-7]: ramp下buck内部regulator电阻，用于调节regulator箝位精度范围 */
    } reg;
} PMIC_BUCK14_CTRL12_UNION;
#endif
#define PMIC_BUCK14_CTRL12_b14_regop_c_START      (0)
#define PMIC_BUCK14_CTRL12_b14_regop_c_END        (0)
#define PMIC_BUCK14_CTRL12_b14_reg_zero_en_START  (1)
#define PMIC_BUCK14_CTRL12_b14_reg_zero_en_END    (1)
#define PMIC_BUCK14_CTRL12_b14_reg_r_START        (2)
#define PMIC_BUCK14_CTRL12_b14_reg_r_END          (3)
#define PMIC_BUCK14_CTRL12_b14_reg_en_START       (4)
#define PMIC_BUCK14_CTRL12_b14_reg_en_END         (4)
#define PMIC_BUCK14_CTRL12_b14_reg_dr_ramp_START  (5)
#define PMIC_BUCK14_CTRL12_b14_reg_dr_ramp_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK14_CTRL13_UNION
 struct description   : BUCK14_CTRL13 Register structure definition
                        Address Offset:0x1105 Initial:0x55 Width:8
 register description : BUCK14控制寄存器13。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b14_ocp_sel         : 2;  /* bit[0-1]: buck ocp档位选择，ocp点<1:0> 档位选择 00~11变大 */
        unsigned char  b14_ocp_middrv_sel  : 2;  /* bit[2-3]: 小ocp档位选择，00-11变大 */
        unsigned char  b14_ocp_middrv_ctrl : 1;  /* bit[4-4]: 是否屏蔽小ocp以下负载，驱动加强，0为屏蔽 */
        unsigned char  b14_ocp_delay       : 1;  /* bit[5-5]: ocp屏蔽时间延长15ns信号（0：不延长，1：延长） */
        unsigned char  b14_ocp_counter_sel : 2;  /* bit[6-7]: ocp上报周期调整 */
    } reg;
} PMIC_BUCK14_CTRL13_UNION;
#endif
#define PMIC_BUCK14_CTRL13_b14_ocp_sel_START          (0)
#define PMIC_BUCK14_CTRL13_b14_ocp_sel_END            (1)
#define PMIC_BUCK14_CTRL13_b14_ocp_middrv_sel_START   (2)
#define PMIC_BUCK14_CTRL13_b14_ocp_middrv_sel_END     (3)
#define PMIC_BUCK14_CTRL13_b14_ocp_middrv_ctrl_START  (4)
#define PMIC_BUCK14_CTRL13_b14_ocp_middrv_ctrl_END    (4)
#define PMIC_BUCK14_CTRL13_b14_ocp_delay_START        (5)
#define PMIC_BUCK14_CTRL13_b14_ocp_delay_END          (5)
#define PMIC_BUCK14_CTRL13_b14_ocp_counter_sel_START  (6)
#define PMIC_BUCK14_CTRL13_b14_ocp_counter_sel_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK14_CTRL14_UNION
 struct description   : BUCK14_CTRL14 Register structure definition
                        Address Offset:0x1106 Initial:0x1C Width:8
 register description : BUCK14控制寄存器14。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b14_pocp_offset_trim_en : 2;  /* bit[0-1]: 用于trim pocp比较器offset 0:disable 1:enable */
        unsigned char  b14_ocpblanktime_sel    : 1;  /* bit[2-2]: ocp blanking time选择 0,15ns；1,30ns */
        unsigned char  b14_ocpbias_ctrl        : 1;  /* bit[3-3]: 默认为1，dmd时减少ocp的比较器电流，0为不减少 */
        unsigned char  b14_ocp_toff            : 2;  /* bit[4-5]: buck发生ocp时最小关断时间量 （00~11增大） */
        unsigned char  b14_short_ref_ctrl      : 1;  /* bit[6-6]: 低压输出buck在输出小于0.5V时是否将SCP阈值由0.23V切到0.15V，1：不切换，0：切换 */
        unsigned char  reserved                : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_BUCK14_CTRL14_UNION;
#endif
#define PMIC_BUCK14_CTRL14_b14_pocp_offset_trim_en_START  (0)
#define PMIC_BUCK14_CTRL14_b14_pocp_offset_trim_en_END    (1)
#define PMIC_BUCK14_CTRL14_b14_ocpblanktime_sel_START     (2)
#define PMIC_BUCK14_CTRL14_b14_ocpblanktime_sel_END       (2)
#define PMIC_BUCK14_CTRL14_b14_ocpbias_ctrl_START         (3)
#define PMIC_BUCK14_CTRL14_b14_ocpbias_ctrl_END           (3)
#define PMIC_BUCK14_CTRL14_b14_ocp_toff_START             (4)
#define PMIC_BUCK14_CTRL14_b14_ocp_toff_END               (5)
#define PMIC_BUCK14_CTRL14_b14_short_ref_ctrl_START       (6)
#define PMIC_BUCK14_CTRL14_b14_short_ref_ctrl_END         (6)


/*****************************************************************************
 struct               : PMIC_BUCK14_CTRL15_UNION
 struct description   : BUCK14_CTRL15 Register structure definition
                        Address Offset:0x1107 Initial:0x00 Width:8
 register description : BUCK14控制寄存器15。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b14_vo_range_sel : 1;  /* bit[0-0]: 0,选择旧的vo范围；1，选择新的vo范围。 */
        unsigned char  b14_code_vo_sel  : 1;  /* bit[1-1]: 最低vo时，是否选择多减一档ton，0为多减 */
        unsigned char  b14_regen_ctrl   : 1;  /* bit[2-2]: reg_enhance使能控制，1：关闭，0：打开，并受buck使能控制 */
        unsigned char  b14_toncap_ctrl  : 2;  /* bit[3-4]: ton的rc电容档位，从00到11依次加大 */
        unsigned char  reserved         : 3;  /* bit[5-7]: reserved */
    } reg;
} PMIC_BUCK14_CTRL15_UNION;
#endif
#define PMIC_BUCK14_CTRL15_b14_vo_range_sel_START  (0)
#define PMIC_BUCK14_CTRL15_b14_vo_range_sel_END    (0)
#define PMIC_BUCK14_CTRL15_b14_code_vo_sel_START   (1)
#define PMIC_BUCK14_CTRL15_b14_code_vo_sel_END     (1)
#define PMIC_BUCK14_CTRL15_b14_regen_ctrl_START    (2)
#define PMIC_BUCK14_CTRL15_b14_regen_ctrl_END      (2)
#define PMIC_BUCK14_CTRL15_b14_toncap_ctrl_START   (3)
#define PMIC_BUCK14_CTRL15_b14_toncap_ctrl_END     (4)


/*****************************************************************************
 struct               : PMIC_BUCK14_CTRL16_UNION
 struct description   : BUCK14_CTRL16 Register structure definition
                        Address Offset:0x1108 Initial:0x00 Width:8
 register description : BUCK14控制寄存器16。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b14_dmd_ton         : 3;  /* bit[0-2]: buck0发生dmd时的加入导通时间量（000~111增大） */
        unsigned char  b14_dmd_off_ctrl    : 1;  /* bit[3-3]: dmd是否强制关闭，1为关闭，进入强制CCM */
        unsigned char  b14_dmd_bias_en_sel : 2;  /* bit[4-5]: <0>1,eco下先打开dmd，固定delay后打开ton；0，同时打开dmd和ton。
                                                              <1>0,500ns delay;1,1us delay */
        unsigned char  reserved            : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_BUCK14_CTRL16_UNION;
#endif
#define PMIC_BUCK14_CTRL16_b14_dmd_ton_START          (0)
#define PMIC_BUCK14_CTRL16_b14_dmd_ton_END            (2)
#define PMIC_BUCK14_CTRL16_b14_dmd_off_ctrl_START     (3)
#define PMIC_BUCK14_CTRL16_b14_dmd_off_ctrl_END       (3)
#define PMIC_BUCK14_CTRL16_b14_dmd_bias_en_sel_START  (4)
#define PMIC_BUCK14_CTRL16_b14_dmd_bias_en_sel_END    (5)


/*****************************************************************************
 struct               : PMIC_BUCK14_CTRL17_UNION
 struct description   : BUCK14_CTRL17 Register structure definition
                        Address Offset:0x1109 Initial:0x04 Width:8
 register description : BUCK14控制寄存器17。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b14_no_dmd_ton     : 3;  /* bit[0-2]: 不发生dmd时的加入导通时间量（000~111增大） */
        unsigned char  b14_eco_maxton_sel : 1;  /* bit[3-3]: eco下max ton选择：0,500ns；1,1us */
        unsigned char  b14_dmd_ton_shield : 1;  /* bit[4-4]: ccm进dcm时的dmd计数个数。0,4个；1,1个 */
        unsigned char  b14_dmd_ton_negcur : 3;  /* bit[5-7]: ramp down发生负dmd后强制ton的档位 */
    } reg;
} PMIC_BUCK14_CTRL17_UNION;
#endif
#define PMIC_BUCK14_CTRL17_b14_no_dmd_ton_START      (0)
#define PMIC_BUCK14_CTRL17_b14_no_dmd_ton_END        (2)
#define PMIC_BUCK14_CTRL17_b14_eco_maxton_sel_START  (3)
#define PMIC_BUCK14_CTRL17_b14_eco_maxton_sel_END    (3)
#define PMIC_BUCK14_CTRL17_b14_dmd_ton_shield_START  (4)
#define PMIC_BUCK14_CTRL17_b14_dmd_ton_shield_END    (4)
#define PMIC_BUCK14_CTRL17_b14_dmd_ton_negcur_START  (5)
#define PMIC_BUCK14_CTRL17_b14_dmd_ton_negcur_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK14_CTRL18_UNION
 struct description   : BUCK14_CTRL18 Register structure definition
                        Address Offset:0x110A Initial:0xF1 Width:8
 register description : BUCK14控制寄存器18。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b14_ton_cap_sel   : 1;  /* bit[0-0]: 产生ton的rc电容选择信号。0，产生ton的rc电容减小一半 */
        unsigned char  b14_toff_sel      : 1;  /* bit[1-1]: min toff选择:0,46ns;1,23ns */
        unsigned char  b14_ssend_cot_dis : 1;  /* bit[2-2]: 正常启动速度的otp配置下不起作用。快速启动的otp配置下：0，不起作用；1，恢复正常启动速度。 */
        unsigned char  b14_sel_min_ton   : 1;  /* bit[3-3]: min ton选择:0,23ns;1,46ns */
        unsigned char  b14_ramp_sel      : 2;  /* bit[4-5]: ramp负dmd逻辑选择 */
        unsigned char  b14_ramp_ctrl_ton : 1;  /* bit[6-6]: 0, ramp时选择用最小ton;1, ramp时选择正常ton */
        unsigned char  b14_ocpsens_ctrl  : 1;  /* bit[7-7]: 轻载下降低ocp电流使能。1：使能;0,不使能 */
    } reg;
} PMIC_BUCK14_CTRL18_UNION;
#endif
#define PMIC_BUCK14_CTRL18_b14_ton_cap_sel_START    (0)
#define PMIC_BUCK14_CTRL18_b14_ton_cap_sel_END      (0)
#define PMIC_BUCK14_CTRL18_b14_toff_sel_START       (1)
#define PMIC_BUCK14_CTRL18_b14_toff_sel_END         (1)
#define PMIC_BUCK14_CTRL18_b14_ssend_cot_dis_START  (2)
#define PMIC_BUCK14_CTRL18_b14_ssend_cot_dis_END    (2)
#define PMIC_BUCK14_CTRL18_b14_sel_min_ton_START    (3)
#define PMIC_BUCK14_CTRL18_b14_sel_min_ton_END      (3)
#define PMIC_BUCK14_CTRL18_b14_ramp_sel_START       (4)
#define PMIC_BUCK14_CTRL18_b14_ramp_sel_END         (5)
#define PMIC_BUCK14_CTRL18_b14_ramp_ctrl_ton_START  (6)
#define PMIC_BUCK14_CTRL18_b14_ramp_ctrl_ton_END    (6)
#define PMIC_BUCK14_CTRL18_b14_ocpsens_ctrl_START   (7)
#define PMIC_BUCK14_CTRL18_b14_ocpsens_ctrl_END     (7)


/*****************************************************************************
 struct               : PMIC_BUCK14_CTRL19_UNION
 struct description   : BUCK14_CTRL19 Register structure definition
                        Address Offset:0x110B Initial:0x00 Width:8
 register description : BUCK14控制寄存器19。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b14_test_sel : 3;  /* bit[0-2]: 测试信号复用。
                                                       000：复用VDMD_TEST
                                                       001：复用S_SOFT_PULL_LOGIC
                                                       010：复用S_DMD
                                                       011：复用DMD_BIAS_EN
                                                       100：复用S_PWM
                                                       101：复用S_OCP
                                                       110~111：NA */
        unsigned char  reserved     : 5;  /* bit[3-7]: reserved */
    } reg;
} PMIC_BUCK14_CTRL19_UNION;
#endif
#define PMIC_BUCK14_CTRL19_b14_test_sel_START  (0)
#define PMIC_BUCK14_CTRL19_b14_test_sel_END    (2)


/*****************************************************************************
 struct               : PMIC_BUCK14_RESERVED0_UNION
 struct description   : BUCK14_RESERVED0 Register structure definition
                        Address Offset:0x110C Initial:0x02 Width:8
 register description : BUCK14预留配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b14_reserve0 : 8;  /* bit[0-7]: 预留 */
    } reg;
} PMIC_BUCK14_RESERVED0_UNION;
#endif
#define PMIC_BUCK14_RESERVED0_b14_reserve0_START  (0)
#define PMIC_BUCK14_RESERVED0_b14_reserve0_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK_CFG0_UNION
 struct description   : BUCK_CFG0 Register structure definition
                        Address Offset:0x110D Initial:0x00 Width:8
 register description : BUCK 配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck_ocptrim_ctrl    : 1;  /* bit[0-0]: 0 不使能ocp trim； 1 使能ocp trim */
        unsigned char  buck_ocp_dis         : 1;  /* bit[1-1]: buck 内部OCP环路屏蔽信号。0：不屏蔽，1：屏蔽 */
        unsigned char  buck_filter_ton      : 2;  /* bit[2-3]: pwm信号滤波选择，00到11变大
                                                               <1>:新增Ramp down时负dmd的logic加入1ns的延迟 <0>负dmd的logic是否合入主环路 */
        unsigned char  buck_eco_mode_sel    : 1;  /* bit[4-4]: 进退eco时是否用pwm信号打拍 0：打拍；1：不打拍 */
        unsigned char  buck_eco_maxton_ctrl : 1;  /* bit[5-5]: eco下是否加入max ton限制 0：加入；1：关闭 */
        unsigned char  buck_code_sync_sel   : 1;  /* bit[6-6]: vin vo码值改变ton是否用pwm信号打拍。0，不打拍；1，打拍 */
        unsigned char  buck_cmp_filter      : 1;  /* bit[7-7]: 比较器滤毛刺功能（0：不虑毛刺；1：虑毛刺） */
    } reg;
} PMIC_BUCK_CFG0_UNION;
#endif
#define PMIC_BUCK_CFG0_buck_ocptrim_ctrl_START     (0)
#define PMIC_BUCK_CFG0_buck_ocptrim_ctrl_END       (0)
#define PMIC_BUCK_CFG0_buck_ocp_dis_START          (1)
#define PMIC_BUCK_CFG0_buck_ocp_dis_END            (1)
#define PMIC_BUCK_CFG0_buck_filter_ton_START       (2)
#define PMIC_BUCK_CFG0_buck_filter_ton_END         (3)
#define PMIC_BUCK_CFG0_buck_eco_mode_sel_START     (4)
#define PMIC_BUCK_CFG0_buck_eco_mode_sel_END       (4)
#define PMIC_BUCK_CFG0_buck_eco_maxton_ctrl_START  (5)
#define PMIC_BUCK_CFG0_buck_eco_maxton_ctrl_END    (5)
#define PMIC_BUCK_CFG0_buck_code_sync_sel_START    (6)
#define PMIC_BUCK_CFG0_buck_code_sync_sel_END      (6)
#define PMIC_BUCK_CFG0_buck_cmp_filter_START       (7)
#define PMIC_BUCK_CFG0_buck_cmp_filter_END         (7)


/*****************************************************************************
 struct               : PMIC_BUCK_CFG1_UNION
 struct description   : BUCK_CFG1 Register structure definition
                        Address Offset:0x110E Initial:0x00 Width:8
 register description : BUCK 配置寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck_pwr_rontst_sel  : 2;  /* bit[0-1]: Ron测试模式 */
        unsigned char  buck_pwr_ongating    : 1;  /* bit[2-2]: 最小Ton和Toff 下防止功率管串通的使能，默认为0,1使能，0不使能 */
        unsigned char  buck_pwr_mostrim_sel : 1;  /* bit[3-3]: 功率管1/4模式选择， 1:1/4模式 0:全功率管模式 */
        unsigned char  buck_pwr_drvdt_ctrl  : 4;  /* bit[4-7]: 驱动电路交叉死区方案选择，1111：驱动使能交叉死区方案 0000：驱动不使能交叉死区方案 */
    } reg;
} PMIC_BUCK_CFG1_UNION;
#endif
#define PMIC_BUCK_CFG1_buck_pwr_rontst_sel_START   (0)
#define PMIC_BUCK_CFG1_buck_pwr_rontst_sel_END     (1)
#define PMIC_BUCK_CFG1_buck_pwr_ongating_START     (2)
#define PMIC_BUCK_CFG1_buck_pwr_ongating_END       (2)
#define PMIC_BUCK_CFG1_buck_pwr_mostrim_sel_START  (3)
#define PMIC_BUCK_CFG1_buck_pwr_mostrim_sel_END    (3)
#define PMIC_BUCK_CFG1_buck_pwr_drvdt_ctrl_START   (4)
#define PMIC_BUCK_CFG1_buck_pwr_drvdt_ctrl_END     (7)


/*****************************************************************************
 struct               : PMIC_BUCK_CFG2_UNION
 struct description   : BUCK_CFG2 Register structure definition
                        Address Offset:0x110F Initial:0x08 Width:8
 register description : BUCK 配置寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck_lx_trim_ctrl   : 1;  /* bit[0-0]: 迟滞buckRLX电阻测试功能是否打开， 1为打开 */
        unsigned char  buck_short_ctrl     : 1;  /* bit[1-1]: 是否打开迟滞buck的scp功能：0为打开，1为关闭 */
        unsigned char  buck_en_regop_clamp : 1;  /* bit[2-2]: EA 内部电路钳位使能，1使能，0不使能 */
        unsigned char  buck_dmd_clamp      : 1;  /* bit[3-3]: 老dmd嵌位使能信号（0：不加上；1：加上） */
        unsigned char  reserved            : 4;  /* bit[4-7]: reserved */
    } reg;
} PMIC_BUCK_CFG2_UNION;
#endif
#define PMIC_BUCK_CFG2_buck_lx_trim_ctrl_START    (0)
#define PMIC_BUCK_CFG2_buck_lx_trim_ctrl_END      (0)
#define PMIC_BUCK_CFG2_buck_short_ctrl_START      (1)
#define PMIC_BUCK_CFG2_buck_short_ctrl_END        (1)
#define PMIC_BUCK_CFG2_buck_en_regop_clamp_START  (2)
#define PMIC_BUCK_CFG2_buck_en_regop_clamp_END    (2)
#define PMIC_BUCK_CFG2_buck_dmd_clamp_START       (3)
#define PMIC_BUCK_CFG2_buck_dmd_clamp_END         (3)


/*****************************************************************************
 struct               : PMIC_BUCK_CFG3_UNION
 struct description   : BUCK_CFG3 Register structure definition
                        Address Offset:0x1110 Initial:0x00 Width:8
 register description : BUCK 配置寄存器3。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck_test_sel : 8;  /* bit[0-7]: <0>：buck数字信号的选择信号, 1为选择迟滞buck的数字信号,0：为选择多相buck的数字信号
                                                        <1>：模拟通道的buffer是否打开，1为打开
                                                        <2>：是否选择数字信号测试模式，1为选择数字信号测试模式
                                                        <7:4>：模拟测试信号通道选择； */
    } reg;
} PMIC_BUCK_CFG3_UNION;
#endif
#define PMIC_BUCK_CFG3_buck_test_sel_START  (0)
#define PMIC_BUCK_CFG3_buck_test_sel_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK_CFG4_UNION
 struct description   : BUCK_CFG4 Register structure definition
                        Address Offset:0x1111 Initial:0x00 Width:8
 register description : BUCK 配置寄存器4。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck_d2a_tsenser_en : 8;  /* bit[0-7]: <7:0>:对应迟滞buck0,1,2,3,4的RLX电阻测试选择通道，1为选择 */
    } reg;
} PMIC_BUCK_CFG4_UNION;
#endif
#define PMIC_BUCK_CFG4_buck_d2a_tsenser_en_START  (0)
#define PMIC_BUCK_CFG4_buck_d2a_tsenser_en_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK_CFG5_UNION
 struct description   : BUCK_CFG5 Register structure definition
                        Address Offset:0x1112 Initial:0x00 Width:8
 register description : BUCK 配置寄存器5。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck_lx_trim_sel : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_BUCK_CFG5_UNION;
#endif
#define PMIC_BUCK_CFG5_buck_lx_trim_sel_START  (0)
#define PMIC_BUCK_CFG5_buck_lx_trim_sel_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK_CFG6_UNION
 struct description   : BUCK_CFG6 Register structure definition
                        Address Offset:0x1113 Initial:0x00 Width:8
 register description : BUCK 配置寄存器6。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck_lx_trim_sel2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_BUCK_CFG6_UNION;
#endif
#define PMIC_BUCK_CFG6_buck_lx_trim_sel2_START  (0)
#define PMIC_BUCK_CFG6_buck_lx_trim_sel2_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK_RESERVED0_UNION
 struct description   : BUCK_RESERVED0 Register structure definition
                        Address Offset:0x1114 Initial:0x0F Width:8
 register description : BUCK 预留配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck_reserve0 : 8;  /* bit[0-7]: 是否打开迟滞buck的scp功能：0为打开，8为关闭 */
    } reg;
} PMIC_BUCK_RESERVED0_UNION;
#endif
#define PMIC_BUCK_RESERVED0_buck_reserve0_START  (0)
#define PMIC_BUCK_RESERVED0_buck_reserve0_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK_RESERVED1_UNION
 struct description   : BUCK_RESERVED1 Register structure definition
                        Address Offset:0x1115 Initial:0x00 Width:8
 register description : BUCK 预留配置寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck_reserve1 : 8;  /* bit[0-7]: 预留 */
    } reg;
} PMIC_BUCK_RESERVED1_UNION;
#endif
#define PMIC_BUCK_RESERVED1_buck_reserve1_START  (0)
#define PMIC_BUCK_RESERVED1_buck_reserve1_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK_RESERVED2_UNION
 struct description   : BUCK_RESERVED2 Register structure definition
                        Address Offset:0x1116 Initial:0x00 Width:8
 register description : BUCK 预留配置寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck_reserve2 : 8;  /* bit[0-7]: 预留 */
    } reg;
} PMIC_BUCK_RESERVED2_UNION;
#endif
#define PMIC_BUCK_RESERVED2_buck_reserve2_START  (0)
#define PMIC_BUCK_RESERVED2_buck_reserve2_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK_RESERVED3_UNION
 struct description   : BUCK_RESERVED3 Register structure definition
                        Address Offset:0x1117 Initial:0x30 Width:8
 register description : BUCK 预留配置寄存器3。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck_reserve3 : 8;  /* bit[0-7]: 预留 */
    } reg;
} PMIC_BUCK_RESERVED3_UNION;
#endif
#define PMIC_BUCK_RESERVED3_buck_reserve3_START  (0)
#define PMIC_BUCK_RESERVED3_buck_reserve3_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK_A2D_RESERVE0_UNION
 struct description   : BUCK_A2D_RESERVE0 Register structure definition
                        Address Offset:0x1118 Initial:0x00 Width:8
 register description : BUCK 预留只读寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  a2d_reserve0_buck : 8;  /* bit[0-7]: 预留，buck使用 */
    } reg;
} PMIC_BUCK_A2D_RESERVE0_UNION;
#endif
#define PMIC_BUCK_A2D_RESERVE0_a2d_reserve0_buck_START  (0)
#define PMIC_BUCK_A2D_RESERVE0_a2d_reserve0_buck_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK_A2D_RESERVE1_UNION
 struct description   : BUCK_A2D_RESERVE1 Register structure definition
                        Address Offset:0x1119 Initial:0x00 Width:8
 register description : BUCK 预留只读寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  a2d_reserve1_buck : 8;  /* bit[0-7]: 预留，buck使用 */
    } reg;
} PMIC_BUCK_A2D_RESERVE1_UNION;
#endif
#define PMIC_BUCK_A2D_RESERVE1_a2d_reserve1_buck_START  (0)
#define PMIC_BUCK_A2D_RESERVE1_a2d_reserve1_buck_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO0_CTRL0_UNION
 struct description   : LDO0_CTRL0 Register structure definition
                        Address Offset:0x1120 Initial:0x00 Width:8
 register description : LDO0控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo0_config : 8;  /* bit[0-7]: 7 OCPD比较器offset使能 0：无offset 1：有offset
                                                      6 OCP_BST使能 0：不增加OCP点 1：增加80% OCP点
                                                      5 NA
                                                      4:2 瞬态增强电阻配置 11.2k/5.6k/2.8kΩ
                                                      1 NA
                                                      0 缓起比较器offset使能 0：有offset 1：无offset */
    } reg;
} PMIC_LDO0_CTRL0_UNION;
#endif
#define PMIC_LDO0_CTRL0_ldo0_config_START  (0)
#define PMIC_LDO0_CTRL0_ldo0_config_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO0_CTRL1_UNION
 struct description   : LDO0_CTRL1 Register structure definition
                        Address Offset:0x1121 Initial:0x02 Width:8
 register description : LDO0控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo0_ocp_test   : 1;  /* bit[0-0]: ldo0 ocp测试模式使能 */
        unsigned char  ldo0_ocp_set    : 2;  /* bit[1-2]: ldo0 ocp档位调节 */
        unsigned char  ldo0_bypass_enn : 2;  /* bit[3-4]: LDO0 bypass使能配置
                                                          1：配置直通 0：不直通 1：直通
                                                          0：直通屏蔽 0：不屏蔽 1：屏蔽 */
        unsigned char  reserved        : 3;  /* bit[5-7]: reserved */
    } reg;
} PMIC_LDO0_CTRL1_UNION;
#endif
#define PMIC_LDO0_CTRL1_ldo0_ocp_test_START    (0)
#define PMIC_LDO0_CTRL1_ldo0_ocp_test_END      (0)
#define PMIC_LDO0_CTRL1_ldo0_ocp_set_START     (1)
#define PMIC_LDO0_CTRL1_ldo0_ocp_set_END       (2)
#define PMIC_LDO0_CTRL1_ldo0_bypass_enn_START  (3)
#define PMIC_LDO0_CTRL1_ldo0_bypass_enn_END    (4)


/*****************************************************************************
 struct               : PMIC_LDO0_CTRL2_UNION
 struct description   : LDO0_CTRL2 Register structure definition
                        Address Offset:0x1122 Initial:0x4E Width:8
 register description : LDO0控制寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo0_bypass_det_config : 7;  /* bit[0-6]: LDO bypass检测配置
                                                                 6：bypass检测模块屏蔽 0：屏蔽 1：不屏蔽
                                                                 5：CMP_TEST 使能 0：不使能 1：使能
                                                                 4~2：eco bypass 比较器检测电压设置
                                                                 1:0：buck5 vset检测电平设置 */
        unsigned char  reserved               : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_LDO0_CTRL2_UNION;
#endif
#define PMIC_LDO0_CTRL2_ldo0_bypass_det_config_START  (0)
#define PMIC_LDO0_CTRL2_ldo0_bypass_det_config_END    (6)


/*****************************************************************************
 struct               : PMIC_LDO2_CTRL0_UNION
 struct description   : LDO2_CTRL0 Register structure definition
                        Address Offset:0x1123 Initial:0x00 Width:8
 register description : LDO2控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo2_config : 8;  /* bit[0-7]: 7:6 NA
                                                      5 缓起比较器offset使能 0：有offset 1：无offset
                                                      4 直通模式屏蔽 0：屏蔽直通模式 1：不屏蔽直通模式使能
                                                      3:2 瞬态增强电阻配置 11.2k/5.6k/2.8kΩ
                                                      1 ocp_bst使能 0：不改变ocp点 1：增加80%ocp点
                                                      0 伪ESR补偿配置 0：保持零点位置 1：拉近零点位置 */
    } reg;
} PMIC_LDO2_CTRL0_UNION;
#endif
#define PMIC_LDO2_CTRL0_ldo2_config_START  (0)
#define PMIC_LDO2_CTRL0_ldo2_config_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO2_CTRL1_UNION
 struct description   : LDO2_CTRL1 Register structure definition
                        Address Offset:0x1124 Initial:0x00 Width:8
 register description : LDO2控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo2_ocp_test : 1;  /* bit[0-0]: ldo2 ocp测试模式使能 */
        unsigned char  ldo2_ocp_set  : 2;  /* bit[1-2]: ldo2 ocp档位调节 */
        unsigned char  reserved      : 5;  /* bit[3-7]: reserved */
    } reg;
} PMIC_LDO2_CTRL1_UNION;
#endif
#define PMIC_LDO2_CTRL1_ldo2_ocp_test_START  (0)
#define PMIC_LDO2_CTRL1_ldo2_ocp_test_END    (0)
#define PMIC_LDO2_CTRL1_ldo2_ocp_set_START   (1)
#define PMIC_LDO2_CTRL1_ldo2_ocp_set_END     (2)


/*****************************************************************************
 struct               : PMIC_LDO8_CTRL0_UNION
 struct description   : LDO8_CTRL0 Register structure definition
                        Address Offset:0x1125 Initial:0x00 Width:8
 register description : LDO8控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo8_config : 8;  /* bit[0-7]: 7:6 NA
                                                      5 缓起比较器offset使能 0：有offset 1：无offset
                                                      4 直通模式屏蔽 0：屏蔽直通模式 1：不屏蔽直通模式使能
                                                      3:2 瞬态增强电阻配置 11.2k/5.6k/2.8kΩ
                                                      1 ocp_bst使能 0：不改变ocp点 1：增加80%ocp点
                                                      0 伪ESR补偿配置 0：保持零点位置 1：拉近零点位置 */
    } reg;
} PMIC_LDO8_CTRL0_UNION;
#endif
#define PMIC_LDO8_CTRL0_ldo8_config_START  (0)
#define PMIC_LDO8_CTRL0_ldo8_config_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO8_CTRL1_UNION
 struct description   : LDO8_CTRL1 Register structure definition
                        Address Offset:0x1126 Initial:0x00 Width:8
 register description : LDO8控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo8_ocp_test : 1;  /* bit[0-0]: ldo8 ocp测试模式使能 */
        unsigned char  ldo8_ocp_set  : 2;  /* bit[1-2]: ldo8 ocp档位调节 */
        unsigned char  reserved      : 5;  /* bit[3-7]: reserved */
    } reg;
} PMIC_LDO8_CTRL1_UNION;
#endif
#define PMIC_LDO8_CTRL1_ldo8_ocp_test_START  (0)
#define PMIC_LDO8_CTRL1_ldo8_ocp_test_END    (0)
#define PMIC_LDO8_CTRL1_ldo8_ocp_set_START   (1)
#define PMIC_LDO8_CTRL1_ldo8_ocp_set_END     (2)


/*****************************************************************************
 struct               : PMIC_LDO9_CTRL0_UNION
 struct description   : LDO9_CTRL0 Register structure definition
                        Address Offset:0x1127 Initial:0x00 Width:8
 register description : LDO9控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo9_config : 8;  /* bit[0-7]: 7:6 NA 
                                                      5：buffer级瞬态增强方案 0：小静态电流 1：大静态电流
                                                      4：输出档位选择 0：1.15~2.725V 1:1.725~3.3V 
                                                      3:2 直通方案配置
                                                      1 OCP_BST使能 0：不增加OCP点 1：增加80% OCP点
                                                      0 缓起比较器offset使能 0：有offset 1：无offset */
    } reg;
} PMIC_LDO9_CTRL0_UNION;
#endif
#define PMIC_LDO9_CTRL0_ldo9_config_START  (0)
#define PMIC_LDO9_CTRL0_ldo9_config_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO9_CTRL1_UNION
 struct description   : LDO9_CTRL1 Register structure definition
                        Address Offset:0x1128 Initial:0x00 Width:8
 register description : LDO9控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo9_ocp_test : 1;  /* bit[0-0]: ldo9 ocp测试模式使能 */
        unsigned char  ldo9_ocp_set  : 2;  /* bit[1-2]: ldo9 ocp档位调节 */
        unsigned char  reserved      : 5;  /* bit[3-7]: reserved */
    } reg;
} PMIC_LDO9_CTRL1_UNION;
#endif
#define PMIC_LDO9_CTRL1_ldo9_ocp_test_START  (0)
#define PMIC_LDO9_CTRL1_ldo9_ocp_test_END    (0)
#define PMIC_LDO9_CTRL1_ldo9_ocp_set_START   (1)
#define PMIC_LDO9_CTRL1_ldo9_ocp_set_END     (2)


/*****************************************************************************
 struct               : PMIC_LDO11_CTRL0_UNION
 struct description   : LDO11_CTRL0 Register structure definition
                        Address Offset:0x1129 Initial:0x10 Width:8
 register description : LDO11控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo11_config : 8;  /* bit[0-7]: <7:6> NA 
                                                       5：buffer级瞬态增强方案 0：小静态电流 1：大静态电流
                                                       4：输出档位选择 0：1.15~2.725V 1:1.725~3.3V 
                                                       <3:2>：直通方案配置
                                                       1：OCP_BST使能 0：不增加OCP点 1：增加80% OCP点
                                                       0：缓起比较器offset使能 0：有offset 1：无offset */
    } reg;
} PMIC_LDO11_CTRL0_UNION;
#endif
#define PMIC_LDO11_CTRL0_ldo11_config_START  (0)
#define PMIC_LDO11_CTRL0_ldo11_config_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO11_CTRL1_UNION
 struct description   : LDO11_CTRL1 Register structure definition
                        Address Offset:0x112A Initial:0x00 Width:8
 register description : LDO11控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo11_ocp_test : 1;  /* bit[0-0]: ldo11 ocp测试模式使能 */
        unsigned char  ldo11_ocp_set  : 2;  /* bit[1-2]: ldo11 ocp档位调节 */
        unsigned char  reserved       : 5;  /* bit[3-7]: reserved */
    } reg;
} PMIC_LDO11_CTRL1_UNION;
#endif
#define PMIC_LDO11_CTRL1_ldo11_ocp_test_START  (0)
#define PMIC_LDO11_CTRL1_ldo11_ocp_test_END    (0)
#define PMIC_LDO11_CTRL1_ldo11_ocp_set_START   (1)
#define PMIC_LDO11_CTRL1_ldo11_ocp_set_END     (2)


/*****************************************************************************
 struct               : PMIC_LDO12_CTRL0_UNION
 struct description   : LDO12_CTRL0 Register structure definition
                        Address Offset:0x112B Initial:0x10 Width:8
 register description : LDO12控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo12_config : 8;  /* bit[0-7]: <7:6> NA 
                                                       5：buffer级瞬态增强方案 0：小静态电流 1：大静态电流
                                                       4：输出档位选择 0：1.15~2.725V 1:1.725~3.3V 
                                                       <3:2> 直通方案配置
                                                       1：OCP_BST使能 0：不增加OCP点 1：增加80% OCP点
                                                       0：缓起比较器offset使能 0：有offset 1：无offset */
    } reg;
} PMIC_LDO12_CTRL0_UNION;
#endif
#define PMIC_LDO12_CTRL0_ldo12_config_START  (0)
#define PMIC_LDO12_CTRL0_ldo12_config_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO12_CTRL1_UNION
 struct description   : LDO12_CTRL1 Register structure definition
                        Address Offset:0x112C Initial:0x00 Width:8
 register description : LDO12控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo12_ocp_test : 1;  /* bit[0-0]: ldo12 ocp测试模式使能 */
        unsigned char  ldo12_ocp_set  : 2;  /* bit[1-2]: ldo12 ocp档位调节 */
        unsigned char  reserved       : 5;  /* bit[3-7]: reserved */
    } reg;
} PMIC_LDO12_CTRL1_UNION;
#endif
#define PMIC_LDO12_CTRL1_ldo12_ocp_test_START  (0)
#define PMIC_LDO12_CTRL1_ldo12_ocp_test_END    (0)
#define PMIC_LDO12_CTRL1_ldo12_ocp_set_START   (1)
#define PMIC_LDO12_CTRL1_ldo12_ocp_set_END     (2)


/*****************************************************************************
 struct               : PMIC_LDO14_CTRL0_UNION
 struct description   : LDO14_CTRL0 Register structure definition
                        Address Offset:0x112D Initial:0x00 Width:8
 register description : LDO14控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo14_config : 8;  /* bit[0-7]: 7:6 NA 
                                                       5：buffer级瞬态增强方案 0：小静态电流 1：大静态电流
                                                       4：NA
                                                       3:2 直通方案配置
                                                       1 OCP_BST使能 0：不增加OCP点 1：增加80% OCP点
                                                       0 缓起比较器offset使能 0：有offset 1：无offset */
    } reg;
} PMIC_LDO14_CTRL0_UNION;
#endif
#define PMIC_LDO14_CTRL0_ldo14_config_START  (0)
#define PMIC_LDO14_CTRL0_ldo14_config_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO14_CTRL1_UNION
 struct description   : LDO14_CTRL1 Register structure definition
                        Address Offset:0x112E Initial:0x00 Width:8
 register description : LDO14控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo14_ocp_test : 1;  /* bit[0-0]: ldo14 ocp测试模式使能 */
        unsigned char  ldo14_ocp_set  : 2;  /* bit[1-2]: ldo14 ocp档位调节 */
        unsigned char  reserved       : 5;  /* bit[3-7]: reserved */
    } reg;
} PMIC_LDO14_CTRL1_UNION;
#endif
#define PMIC_LDO14_CTRL1_ldo14_ocp_test_START  (0)
#define PMIC_LDO14_CTRL1_ldo14_ocp_test_END    (0)
#define PMIC_LDO14_CTRL1_ldo14_ocp_set_START   (1)
#define PMIC_LDO14_CTRL1_ldo14_ocp_set_END     (2)


/*****************************************************************************
 struct               : PMIC_LDO15_CTRL0_UNION
 struct description   : LDO15_CTRL0 Register structure definition
                        Address Offset:0x112F Initial:0x00 Width:8
 register description : LDO15控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo15_config : 8;  /* bit[0-7]: 7:5 NA 
                                                       4：稳定性优化 0：不变 1：30nH寄生电感稳定性优化
                                                       3:2 直通方案配置
                                                       1 OCP_BST使能 0：不增加OCP点 1：增加80% OCP点
                                                       0 缓起比较器offset使能 0：有offset 1：无offset */
    } reg;
} PMIC_LDO15_CTRL0_UNION;
#endif
#define PMIC_LDO15_CTRL0_ldo15_config_START  (0)
#define PMIC_LDO15_CTRL0_ldo15_config_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO15_CTRL1_UNION
 struct description   : LDO15_CTRL1 Register structure definition
                        Address Offset:0x1130 Initial:0x04 Width:8
 register description : LDO15控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo15_ocp_test : 1;  /* bit[0-0]: ldo15 ocp测试模式使能 */
        unsigned char  ldo15_ocp_set  : 2;  /* bit[1-2]: ldo15 ocp档位调节 */
        unsigned char  reserved       : 5;  /* bit[3-7]: reserved */
    } reg;
} PMIC_LDO15_CTRL1_UNION;
#endif
#define PMIC_LDO15_CTRL1_ldo15_ocp_test_START  (0)
#define PMIC_LDO15_CTRL1_ldo15_ocp_test_END    (0)
#define PMIC_LDO15_CTRL1_ldo15_ocp_set_START   (1)
#define PMIC_LDO15_CTRL1_ldo15_ocp_set_END     (2)


/*****************************************************************************
 struct               : PMIC_LDO16_CTRL0_UNION
 struct description   : LDO16_CTRL0 Register structure definition
                        Address Offset:0x1131 Initial:0x80 Width:8
 register description : LDO16控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo16_config : 8;  /* bit[0-7]: 7：输出档位选择 0：1.15~2.725V，1:1.725~3.3V 
                                                       6：NA 
                                                       5：输出档位选择 0：1.15~2.725V 1:1.725~3.3V 
                                                       4：稳定性优化 0：不变 1：30nH寄生电感稳定性优化
                                                       <3:2> 直通方案配置
                                                       1：OCP_BST使能 0：不增加OCP点 1：增加80% OCP点
                                                       0：缓起比较器offset使能 0：有offset 1：无offset */
    } reg;
} PMIC_LDO16_CTRL0_UNION;
#endif
#define PMIC_LDO16_CTRL0_ldo16_config_START  (0)
#define PMIC_LDO16_CTRL0_ldo16_config_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO16_CTRL1_UNION
 struct description   : LDO16_CTRL1 Register structure definition
                        Address Offset:0x1132 Initial:0x00 Width:8
 register description : LDO16控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo16_ocp_test : 1;  /* bit[0-0]: ldo16 ocp测试模式使能 */
        unsigned char  ldo16_ocp_set  : 2;  /* bit[1-2]: ldo16 ocp档位调节 */
        unsigned char  reserved       : 5;  /* bit[3-7]: reserved */
    } reg;
} PMIC_LDO16_CTRL1_UNION;
#endif
#define PMIC_LDO16_CTRL1_ldo16_ocp_test_START  (0)
#define PMIC_LDO16_CTRL1_ldo16_ocp_test_END    (0)
#define PMIC_LDO16_CTRL1_ldo16_ocp_set_START   (1)
#define PMIC_LDO16_CTRL1_ldo16_ocp_set_END     (2)


/*****************************************************************************
 struct               : PMIC_LDO17_CTRL0_UNION
 struct description   : LDO17_CTRL0 Register structure definition
                        Address Offset:0x1133 Initial:0x02 Width:8
 register description : LDO17控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo17_config : 8;  /* bit[0-7]: 7:6 NA 
                                                       5：buffer级瞬态增强方案 0：小静态电流 1：大静态电流
                                                       4：NA
                                                       3:2 直通方案配置
                                                       1 OCP_BST使能 0：不增加OCP点 1：增加80% OCP点
                                                       0 缓起比较器offset使能 0：有offset 1：无offset */
    } reg;
} PMIC_LDO17_CTRL0_UNION;
#endif
#define PMIC_LDO17_CTRL0_ldo17_config_START  (0)
#define PMIC_LDO17_CTRL0_ldo17_config_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO17_CTRL1_UNION
 struct description   : LDO17_CTRL1 Register structure definition
                        Address Offset:0x1134 Initial:0x06 Width:8
 register description : LDO17控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo17_ocp_test : 1;  /* bit[0-0]: ldo17 ocp测试模式使能 */
        unsigned char  ldo17_ocp_set  : 2;  /* bit[1-2]: ldo17 ocp档位调节 */
        unsigned char  ldo17_iss_en   : 1;  /* bit[3-3]: LDO17电流检测模块使能信号，1使能，0关闭 */
        unsigned char  reserved       : 4;  /* bit[4-7]: reserved */
    } reg;
} PMIC_LDO17_CTRL1_UNION;
#endif
#define PMIC_LDO17_CTRL1_ldo17_ocp_test_START  (0)
#define PMIC_LDO17_CTRL1_ldo17_ocp_test_END    (0)
#define PMIC_LDO17_CTRL1_ldo17_ocp_set_START   (1)
#define PMIC_LDO17_CTRL1_ldo17_ocp_set_END     (2)
#define PMIC_LDO17_CTRL1_ldo17_iss_en_START    (3)
#define PMIC_LDO17_CTRL1_ldo17_iss_en_END      (3)


/*****************************************************************************
 struct               : PMIC_LDO19_CTRL0_UNION
 struct description   : LDO19_CTRL0 Register structure definition
                        Address Offset:0x1135 Initial:0x00 Width:8
 register description : LDO19控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo19_config : 8;  /* bit[0-7]: 7:6 NA
                                                       5 缓起比较器offset使能 0：有offset 1：无offset
                                                       4 直通模式屏蔽 0：屏蔽直通模式 1：不屏蔽直通模式使能
                                                       3:2 瞬态增强电阻配置 11.2k/5.6k/2.8kΩ
                                                       1 ocp_bst使能 0：不改变ocp点 1：增加80%ocp点
                                                       0 伪ESR补偿配置 0：保持零点位置 1：拉近零点位置 */
    } reg;
} PMIC_LDO19_CTRL0_UNION;
#endif
#define PMIC_LDO19_CTRL0_ldo19_config_START  (0)
#define PMIC_LDO19_CTRL0_ldo19_config_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO19_CTRL1_UNION
 struct description   : LDO19_CTRL1 Register structure definition
                        Address Offset:0x1136 Initial:0x06 Width:8
 register description : LDO19控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo19_ocp_test : 1;  /* bit[0-0]: ldo19 ocp测试模式使能 */
        unsigned char  ldo19_ocp_set  : 2;  /* bit[1-2]: ldo19 ocp档位调节 */
        unsigned char  reserved       : 5;  /* bit[3-7]: reserved */
    } reg;
} PMIC_LDO19_CTRL1_UNION;
#endif
#define PMIC_LDO19_CTRL1_ldo19_ocp_test_START  (0)
#define PMIC_LDO19_CTRL1_ldo19_ocp_test_END    (0)
#define PMIC_LDO19_CTRL1_ldo19_ocp_set_START   (1)
#define PMIC_LDO19_CTRL1_ldo19_ocp_set_END     (2)


/*****************************************************************************
 struct               : PMIC_LDO20_CTRL0_UNION
 struct description   : LDO20_CTRL0 Register structure definition
                        Address Offset:0x1137 Initial:0x00 Width:8
 register description : LDO20控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo20_config : 8;  /* bit[0-7]: 7 NA
                                                       6： 输出档位选择 0：1.0~1.3875V 1:1.6~1.9875V
                                                       5 缓起比较器offset使能 0：有offset 1：无offset
                                                       4 直通模式屏蔽 0：屏蔽直通模式 1：不屏蔽直通模式使能
                                                       3:2 瞬态增强电阻配置 11.2k/5.6k/2.8kΩ
                                                       1 ocp_bst使能 0：不改变ocp点 1：增加80%ocp点
                                                       0 伪ESR补偿配置 0：保持零点位置 1：拉近零点位置 */
    } reg;
} PMIC_LDO20_CTRL0_UNION;
#endif
#define PMIC_LDO20_CTRL0_ldo20_config_START  (0)
#define PMIC_LDO20_CTRL0_ldo20_config_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO20_CTRL1_UNION
 struct description   : LDO20_CTRL1 Register structure definition
                        Address Offset:0x1138 Initial:0x00 Width:8
 register description : LDO20控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo20_ocp_test : 1;  /* bit[0-0]: ldo20 ocp测试模式使能 */
        unsigned char  ldo20_ocp_set  : 2;  /* bit[1-2]: ldo20 ocp档位调节 */
        unsigned char  reserved       : 5;  /* bit[3-7]: reserved */
    } reg;
} PMIC_LDO20_CTRL1_UNION;
#endif
#define PMIC_LDO20_CTRL1_ldo20_ocp_test_START  (0)
#define PMIC_LDO20_CTRL1_ldo20_ocp_test_END    (0)
#define PMIC_LDO20_CTRL1_ldo20_ocp_set_START   (1)
#define PMIC_LDO20_CTRL1_ldo20_ocp_set_END     (2)


/*****************************************************************************
 struct               : PMIC_LDO23_CTRL0_UNION
 struct description   : LDO23_CTRL0 Register structure definition
                        Address Offset:0x1139 Initial:0x00 Width:8
 register description : LDO23控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo23_config : 8;  /* bit[0-7]: 7:6 NA 
                                                       5：buffer级瞬态增强方案 0：小静态电流 1：大静态电流
                                                       4：NA
                                                       3:2 直通方案配置
                                                       1 OCP_BST使能 0：不增加OCP点 1：增加80% OCP点
                                                       0 缓起比较器offset使能 0：有offset 1：无offset */
    } reg;
} PMIC_LDO23_CTRL0_UNION;
#endif
#define PMIC_LDO23_CTRL0_ldo23_config_START  (0)
#define PMIC_LDO23_CTRL0_ldo23_config_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO23_CTRL1_UNION
 struct description   : LDO23_CTRL1 Register structure definition
                        Address Offset:0x113A Initial:0x00 Width:8
 register description : LDO23控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo23_ocp_test : 1;  /* bit[0-0]: ldo23 ocp测试模式使能 */
        unsigned char  ldo23_ocp_set  : 2;  /* bit[1-2]: ldo23 ocp档位调节 */
        unsigned char  reserved       : 5;  /* bit[3-7]: reserved */
    } reg;
} PMIC_LDO23_CTRL1_UNION;
#endif
#define PMIC_LDO23_CTRL1_ldo23_ocp_test_START  (0)
#define PMIC_LDO23_CTRL1_ldo23_ocp_test_END    (0)
#define PMIC_LDO23_CTRL1_ldo23_ocp_set_START   (1)
#define PMIC_LDO23_CTRL1_ldo23_ocp_set_END     (2)


/*****************************************************************************
 struct               : PMIC_LDO24_CTRL0_UNION
 struct description   : LDO24_CTRL0 Register structure definition
                        Address Offset:0x113B Initial:0x00 Width:8
 register description : LDO24控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo24_config : 8;  /* bit[0-7]: 7:6 NA 
                                                       5：buffer级瞬态增强方案 0：小静态电流 1：大静态电流
                                                       4：NA
                                                       3:2 直通方案配置
                                                       1 OCP_BST使能 0：不增加OCP点 1：增加80% OCP点
                                                       0 缓起比较器offset使能 0：有offset 1：无offset */
    } reg;
} PMIC_LDO24_CTRL0_UNION;
#endif
#define PMIC_LDO24_CTRL0_ldo24_config_START  (0)
#define PMIC_LDO24_CTRL0_ldo24_config_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO24_CTRL1_UNION
 struct description   : LDO24_CTRL1 Register structure definition
                        Address Offset:0x113C Initial:0x00 Width:8
 register description : LDO24控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo24_ocp_test : 1;  /* bit[0-0]: ldo24 ocp测试模式使能 */
        unsigned char  ldo24_ocp_set  : 2;  /* bit[1-2]: ldo24 ocp档位调节 */
        unsigned char  reserved       : 5;  /* bit[3-7]: reserved */
    } reg;
} PMIC_LDO24_CTRL1_UNION;
#endif
#define PMIC_LDO24_CTRL1_ldo24_ocp_test_START  (0)
#define PMIC_LDO24_CTRL1_ldo24_ocp_test_END    (0)
#define PMIC_LDO24_CTRL1_ldo24_ocp_set_START   (1)
#define PMIC_LDO24_CTRL1_ldo24_ocp_set_END     (2)


/*****************************************************************************
 struct               : PMIC_LDO26_CTRL0_UNION
 struct description   : LDO26_CTRL0 Register structure definition
                        Address Offset:0x113D Initial:0x00 Width:8
 register description : LDO26控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo26_config : 8;  /* bit[0-7]: 7：NA
                                                       6： OCP_BST使能 0：不增加OCP点 1：增加80% OCP点
                                                       5 OCPD比较器offset使能 0：无offset 1：有offset
                                                       4:2 瞬态增强电阻配置 11.2k/5.6k/2.8kΩ
                                                       1 伪ESR补偿配置 0：保持零点位置 1：推远零点位置
                                                       0 缓起比较器offset使能 0：有offset 1：无offset */
    } reg;
} PMIC_LDO26_CTRL0_UNION;
#endif
#define PMIC_LDO26_CTRL0_ldo26_config_START  (0)
#define PMIC_LDO26_CTRL0_ldo26_config_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO26_CTRL1_UNION
 struct description   : LDO26_CTRL1 Register structure definition
                        Address Offset:0x113E Initial:0x00 Width:8
 register description : LDO26控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo26_ocp_test : 1;  /* bit[0-0]: ldo26 ocp测试模式使能 */
        unsigned char  ldo26_ocp_set  : 2;  /* bit[1-2]: ldo26 ocp档位调节 */
        unsigned char  reserved       : 5;  /* bit[3-7]: reserved */
    } reg;
} PMIC_LDO26_CTRL1_UNION;
#endif
#define PMIC_LDO26_CTRL1_ldo26_ocp_test_START  (0)
#define PMIC_LDO26_CTRL1_ldo26_ocp_test_END    (0)
#define PMIC_LDO26_CTRL1_ldo26_ocp_set_START   (1)
#define PMIC_LDO26_CTRL1_ldo26_ocp_set_END     (2)


/*****************************************************************************
 struct               : PMIC_LDO30_CTRL0_UNION
 struct description   : LDO30_CTRL0 Register structure definition
                        Address Offset:0x113F Initial:0x00 Width:8
 register description : LDO30控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo30_config : 8;  /* bit[0-7]: 7 OCPD比较器offset使能 0：无offset 1：有offset
                                                       6 OCP_BST使能 0：不增加OCP点 1：增加80% OCP点
                                                       5 NA
                                                       4:2 瞬态增强电阻配置 11.2k/5.6k/2.8kΩ
                                                       1 NA
                                                       0 缓起比较器offset使能 0：有offset 1：无offset */
    } reg;
} PMIC_LDO30_CTRL0_UNION;
#endif
#define PMIC_LDO30_CTRL0_ldo30_config_START  (0)
#define PMIC_LDO30_CTRL0_ldo30_config_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO30_CTRL1_UNION
 struct description   : LDO30_CTRL1 Register structure definition
                        Address Offset:0x1140 Initial:0x04 Width:8
 register description : LDO30控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo30_ocp_test   : 1;  /* bit[0-0]: ldo ocp测试模式使能 */
        unsigned char  ldo30_ocp_set    : 2;  /* bit[1-2]: ldo ocp档位调节 */
        unsigned char  ldo30_bypass_enn : 2;  /* bit[3-4]: ldo30 bypass使能配置
                                                           1：配置直通 0：不直通 1：直通
                                                           0：直通屏蔽 0：不屏蔽 1：屏蔽 */
        unsigned char  reserved         : 3;  /* bit[5-7]: reserved */
    } reg;
} PMIC_LDO30_CTRL1_UNION;
#endif
#define PMIC_LDO30_CTRL1_ldo30_ocp_test_START    (0)
#define PMIC_LDO30_CTRL1_ldo30_ocp_test_END      (0)
#define PMIC_LDO30_CTRL1_ldo30_ocp_set_START     (1)
#define PMIC_LDO30_CTRL1_ldo30_ocp_set_END       (2)
#define PMIC_LDO30_CTRL1_ldo30_bypass_enn_START  (3)
#define PMIC_LDO30_CTRL1_ldo30_bypass_enn_END    (4)


/*****************************************************************************
 struct               : PMIC_LDO32_CTRL0_UNION
 struct description   : LDO32_CTRL0 Register structure definition
                        Address Offset:0x1141 Initial:0x00 Width:8
 register description : LDO32控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo32_config : 8;  /* bit[0-7]: 7 伪ESR补偿增强 0：保持零点位置 1：拉近零点位置
                                                       6 OCP_BST使能 0：不增加OCP点 1：增加80% OCP点
                                                       5 OCPD比较器offset使能 0：无offset 1：有offset
                                                       4:2 瞬态增强电阻配置 11.2k/5.6k/2.8kΩ
                                                       1 伪ESR补偿配置 0：保持零点位置 1：推远零点位置
                                                       0 缓起比较器offset使能 0：有offset 1：无offset */
    } reg;
} PMIC_LDO32_CTRL0_UNION;
#endif
#define PMIC_LDO32_CTRL0_ldo32_config_START  (0)
#define PMIC_LDO32_CTRL0_ldo32_config_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO32_CTRL1_UNION
 struct description   : LDO32_CTRL1 Register structure definition
                        Address Offset:0x1142 Initial:0x06 Width:8
 register description : LDO32控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo32_ocp_test : 1;  /* bit[0-0]: ldo32 ocp测试模式使能 */
        unsigned char  ldo32_ocp_set  : 2;  /* bit[1-2]: ldo32 ocp档位调节 */
        unsigned char  ldo32_iss_en   : 1;  /* bit[3-3]: LDO32电流检测模块使能信号，1使能，0关闭 */
        unsigned char  reserved       : 4;  /* bit[4-7]: reserved */
    } reg;
} PMIC_LDO32_CTRL1_UNION;
#endif
#define PMIC_LDO32_CTRL1_ldo32_ocp_test_START  (0)
#define PMIC_LDO32_CTRL1_ldo32_ocp_test_END    (0)
#define PMIC_LDO32_CTRL1_ldo32_ocp_set_START   (1)
#define PMIC_LDO32_CTRL1_ldo32_ocp_set_END     (2)
#define PMIC_LDO32_CTRL1_ldo32_iss_en_START    (3)
#define PMIC_LDO32_CTRL1_ldo32_iss_en_END      (3)


/*****************************************************************************
 struct               : PMIC_LDO34_CTRL0_UNION
 struct description   : LDO34_CTRL0 Register structure definition
                        Address Offset:0x1143 Initial:0x00 Width:8
 register description : LDO34控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo34_config : 8;  /* bit[0-7]: 7:5 NA 
                                                       4：稳定性优化 0：不变 1：30nH寄生电感稳定性优化
                                                       3:2 直通方案配置
                                                       1 OCP_BST使能 0：不增加OCP点 1：增加80% OCP点
                                                       0 缓起比较器offset使能 0：有offset 1：无offset */
    } reg;
} PMIC_LDO34_CTRL0_UNION;
#endif
#define PMIC_LDO34_CTRL0_ldo34_config_START  (0)
#define PMIC_LDO34_CTRL0_ldo34_config_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO34_CTRL1_UNION
 struct description   : LDO34_CTRL1 Register structure definition
                        Address Offset:0x1144 Initial:0x02 Width:8
 register description : LDO34控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo34_ocp_test : 1;  /* bit[0-0]: ldo34 ocp测试模式使能 */
        unsigned char  ldo34_ocp_set  : 2;  /* bit[1-2]: ldo34 ocp档位调节 */
        unsigned char  reserved       : 5;  /* bit[3-7]: reserved */
    } reg;
} PMIC_LDO34_CTRL1_UNION;
#endif
#define PMIC_LDO34_CTRL1_ldo34_ocp_test_START  (0)
#define PMIC_LDO34_CTRL1_ldo34_ocp_test_END    (0)
#define PMIC_LDO34_CTRL1_ldo34_ocp_set_START   (1)
#define PMIC_LDO34_CTRL1_ldo34_ocp_set_END     (2)


/*****************************************************************************
 struct               : PMIC_LDO36_CTRL0_UNION
 struct description   : LDO36_CTRL0 Register structure definition
                        Address Offset:0x1145 Initial:0x00 Width:8
 register description : LDO36控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo36_config : 8;  /* bit[0-7]: 7 伪ESR补偿增强 0：保持零点位置 1：拉近零点位置
                                                       6 OCP_BST使能 0：不增加OCP点 1：增加80% OCP点
                                                       5 OCPD比较器offset使能 0：无offset 1：有offset
                                                       4:2 瞬态增强电阻配置 11.2k/5.6k/2.8kΩ
                                                       1 伪ESR补偿配置 0：保持零点位置 1：推远零点位置
                                                       0 缓起比较器offset使能 0：有offset 1：无offset */
    } reg;
} PMIC_LDO36_CTRL0_UNION;
#endif
#define PMIC_LDO36_CTRL0_ldo36_config_START  (0)
#define PMIC_LDO36_CTRL0_ldo36_config_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO36_CTRL1_UNION
 struct description   : LDO36_CTRL1 Register structure definition
                        Address Offset:0x1146 Initial:0x00 Width:8
 register description : LDO36控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo36_ocp_test : 1;  /* bit[0-0]: ldo36 ocp测试模式使能 */
        unsigned char  ldo36_ocp_set  : 2;  /* bit[1-2]: ldo36 ocp档位调节 */
        unsigned char  reserved       : 5;  /* bit[3-7]: reserved */
    } reg;
} PMIC_LDO36_CTRL1_UNION;
#endif
#define PMIC_LDO36_CTRL1_ldo36_ocp_test_START  (0)
#define PMIC_LDO36_CTRL1_ldo36_ocp_test_END    (0)
#define PMIC_LDO36_CTRL1_ldo36_ocp_set_START   (1)
#define PMIC_LDO36_CTRL1_ldo36_ocp_set_END     (2)


/*****************************************************************************
 struct               : PMIC_LDO37_CTRL0_UNION
 struct description   : LDO37_CTRL0 Register structure definition
                        Address Offset:0x1147 Initial:0x00 Width:8
 register description : LDO37控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo37_config : 8;  /* bit[0-7]: 7 伪ESR补偿增强 0：保持零点位置 1：拉近零点位置
                                                       6 OCP_BST使能 0：不增加OCP点 1：增加80% OCP点
                                                       5 OCPD比较器offset使能 0：无offset 1：有offset
                                                       4:2 瞬态增强电阻配置 11.2k/5.6k/2.8kΩ
                                                       1 伪ESR补偿配置 0：保持零点位置 1：推远零点位置
                                                       0 缓起比较器offset使能 0：有offset 1：无offset */
    } reg;
} PMIC_LDO37_CTRL0_UNION;
#endif
#define PMIC_LDO37_CTRL0_ldo37_config_START  (0)
#define PMIC_LDO37_CTRL0_ldo37_config_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO37_CTRL1_UNION
 struct description   : LDO37_CTRL1 Register structure definition
                        Address Offset:0x1148 Initial:0x00 Width:8
 register description : LDO37控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo37_ocp_test : 1;  /* bit[0-0]: ldo37 ocp测试模式使能 */
        unsigned char  ldo37_ocp_set  : 2;  /* bit[1-2]: ldo37 ocp档位调节 */
        unsigned char  reserved       : 5;  /* bit[3-7]: reserved */
    } reg;
} PMIC_LDO37_CTRL1_UNION;
#endif
#define PMIC_LDO37_CTRL1_ldo37_ocp_test_START  (0)
#define PMIC_LDO37_CTRL1_ldo37_ocp_test_END    (0)
#define PMIC_LDO37_CTRL1_ldo37_ocp_set_START   (1)
#define PMIC_LDO37_CTRL1_ldo37_ocp_set_END     (2)


/*****************************************************************************
 struct               : PMIC_LDO43_CTRL0_UNION
 struct description   : LDO43_CTRL0 Register structure definition
                        Address Offset:0x1149 Initial:0x00 Width:8
 register description : LDO43控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo43_config : 8;  /* bit[0-7]: 7 OCPD比较器offset使能 0：无offset 1：有offset
                                                       6 OCP_BST使能 0：不增加OCP点 1：增加80% OCP点
                                                       5 NA
                                                       4:2 瞬态增强电阻配置 11.2k/5.6k/2.8kΩ
                                                       1 NA
                                                       0 缓起比较器offset使能 0：有offset 1：无offset */
    } reg;
} PMIC_LDO43_CTRL0_UNION;
#endif
#define PMIC_LDO43_CTRL0_ldo43_config_START  (0)
#define PMIC_LDO43_CTRL0_ldo43_config_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO43_CTRL1_UNION
 struct description   : LDO43_CTRL1 Register structure definition
                        Address Offset:0x114A Initial:0x05 Width:8
 register description : LDO43控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo43_ocp_test   : 1;  /* bit[0-0]: ldo43 ocp测试模式使能 */
        unsigned char  ldo43_ocp_set    : 2;  /* bit[1-2]: ldo43 ocp档位调节 */
        unsigned char  ldo43_bypass_enn : 2;  /* bit[3-4]: ldo43 bypass使能配置
                                                           1：配置直通 0：不直通 1：直通
                                                           0：直通屏蔽 0：不屏蔽 1：屏蔽 */
        unsigned char  reserved         : 3;  /* bit[5-7]: reserved */
    } reg;
} PMIC_LDO43_CTRL1_UNION;
#endif
#define PMIC_LDO43_CTRL1_ldo43_ocp_test_START    (0)
#define PMIC_LDO43_CTRL1_ldo43_ocp_test_END      (0)
#define PMIC_LDO43_CTRL1_ldo43_ocp_set_START     (1)
#define PMIC_LDO43_CTRL1_ldo43_ocp_set_END       (2)
#define PMIC_LDO43_CTRL1_ldo43_bypass_enn_START  (3)
#define PMIC_LDO43_CTRL1_ldo43_bypass_enn_END    (4)


/*****************************************************************************
 struct               : PMIC_LDO44_CTRL0_UNION
 struct description   : LDO44_CTRL0 Register structure definition
                        Address Offset:0x114B Initial:0x00 Width:8
 register description : LDO44控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo44_config : 8;  /* bit[0-7]: 7 OCPD比较器offset使能 0：无offset 1：有offset
                                                       6 OCP_BST使能 0：不增加OCP点 1：增加80% OCP点
                                                       5 NA
                                                       4:2 瞬态增强电阻配置 11.2k/5.6k/2.8kΩ
                                                       1 NA
                                                       0 缓起比较器offset使能 0：有offset 1：无offset */
    } reg;
} PMIC_LDO44_CTRL0_UNION;
#endif
#define PMIC_LDO44_CTRL0_ldo44_config_START  (0)
#define PMIC_LDO44_CTRL0_ldo44_config_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO44_CTRL1_UNION
 struct description   : LDO44_CTRL1 Register structure definition
                        Address Offset:0x114C Initial:0x04 Width:8
 register description : LDO44控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo44_ocp_test : 1;  /* bit[0-0]: ldo ocp测试模式使能 */
        unsigned char  ldo44_ocp_set  : 2;  /* bit[1-2]: ldo ocp档位调节 */
        unsigned char  reserved       : 5;  /* bit[3-7]: reserved */
    } reg;
} PMIC_LDO44_CTRL1_UNION;
#endif
#define PMIC_LDO44_CTRL1_ldo44_ocp_test_START  (0)
#define PMIC_LDO44_CTRL1_ldo44_ocp_test_END    (0)
#define PMIC_LDO44_CTRL1_ldo44_ocp_set_START   (1)
#define PMIC_LDO44_CTRL1_ldo44_ocp_set_END     (2)


/*****************************************************************************
 struct               : PMIC_LDO45_CTRL0_UNION
 struct description   : LDO45_CTRL0 Register structure definition
                        Address Offset:0x114D Initial:0x00 Width:8
 register description : LDO45控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo45_config : 8;  /* bit[0-7]: 7 OCPD比较器offset使能 0：无offset 1：有offset
                                                       6 OCP_BST使能 0：不增加OCP点 1：增加80% OCP点
                                                       5 NA
                                                       4:2 瞬态增强电阻配置 11.2k/5.6k/2.8kΩ
                                                       1 NA
                                                       0 缓起比较器offset使能 0：有offset 1：无offset */
    } reg;
} PMIC_LDO45_CTRL0_UNION;
#endif
#define PMIC_LDO45_CTRL0_ldo45_config_START  (0)
#define PMIC_LDO45_CTRL0_ldo45_config_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO45_CTRL1_UNION
 struct description   : LDO45_CTRL1 Register structure definition
                        Address Offset:0x114E Initial:0x06 Width:8
 register description : LDO45控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo45_ocp_test   : 1;  /* bit[0-0]: ldo45 ocp测试模式使能 */
        unsigned char  ldo45_ocp_set    : 2;  /* bit[1-2]: ldo45 ocp档位调节 */
        unsigned char  ldo45_bypass_enn : 2;  /* bit[3-4]: ldo45 bypass使能配置
                                                           1：配置直通 0：不直通 1：直通
                                                           0：直通屏蔽 0：不屏蔽 1：屏蔽 */
        unsigned char  reserved         : 3;  /* bit[5-7]: reserved */
    } reg;
} PMIC_LDO45_CTRL1_UNION;
#endif
#define PMIC_LDO45_CTRL1_ldo45_ocp_test_START    (0)
#define PMIC_LDO45_CTRL1_ldo45_ocp_test_END      (0)
#define PMIC_LDO45_CTRL1_ldo45_ocp_set_START     (1)
#define PMIC_LDO45_CTRL1_ldo45_ocp_set_END       (2)
#define PMIC_LDO45_CTRL1_ldo45_bypass_enn_START  (3)
#define PMIC_LDO45_CTRL1_ldo45_bypass_enn_END    (4)


/*****************************************************************************
 struct               : PMIC_LDO51_CTRL0_UNION
 struct description   : LDO51_CTRL0 Register structure definition
                        Address Offset:0x114F Initial:0x00 Width:8
 register description : LDO51控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo51_config : 8;  /* bit[0-7]: 7 OCPD比较器offset使能 0：无offset 1：有offset
                                                       6 OCP_BST使能 0：不增加OCP点 1：增加80% OCP点
                                                       5 NA
                                                       4:2 瞬态增强电阻配置 11.2k/5.6k/2.8kΩ
                                                       1 NA
                                                       0 缓起比较器offset使能 0：有offset 1：无offset */
    } reg;
} PMIC_LDO51_CTRL0_UNION;
#endif
#define PMIC_LDO51_CTRL0_ldo51_config_START  (0)
#define PMIC_LDO51_CTRL0_ldo51_config_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO51_CTRL1_UNION
 struct description   : LDO51_CTRL1 Register structure definition
                        Address Offset:0x1150 Initial:0x04 Width:8
 register description : LDO51控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo51_ocp_test : 1;  /* bit[0-0]: ldo51 ocp测试模式使能 */
        unsigned char  ldo51_ocp_set  : 2;  /* bit[1-2]: ldo51 ocp档位调节 */
        unsigned char  reserved       : 5;  /* bit[3-7]: reserved */
    } reg;
} PMIC_LDO51_CTRL1_UNION;
#endif
#define PMIC_LDO51_CTRL1_ldo51_ocp_test_START  (0)
#define PMIC_LDO51_CTRL1_ldo51_ocp_test_END    (0)
#define PMIC_LDO51_CTRL1_ldo51_ocp_set_START   (1)
#define PMIC_LDO51_CTRL1_ldo51_ocp_set_END     (2)


/*****************************************************************************
 struct               : PMIC_LDO52_CTRL0_UNION
 struct description   : LDO52_CTRL0 Register structure definition
                        Address Offset:0x1151 Initial:0x00 Width:8
 register description : LDO52控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo52_config : 8;  /* bit[0-7]: 7:6 NA
                                                       5 缓起比较器offset使能 0：有offset 1：无offset
                                                       4 直通模式屏蔽 0：屏蔽直通模式 1：不屏蔽直通模式使能
                                                       3:2 瞬态增强电阻配置 11.2k/5.6k/2.8kΩ
                                                       1 ocp_bst使能 0：不改变ocp点 1：增加80%ocp点
                                                       0 伪ESR补偿配置 0：保持零点位置 1：拉近零点位置 */
    } reg;
} PMIC_LDO52_CTRL0_UNION;
#endif
#define PMIC_LDO52_CTRL0_ldo52_config_START  (0)
#define PMIC_LDO52_CTRL0_ldo52_config_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO52_CTRL1_UNION
 struct description   : LDO52_CTRL1 Register structure definition
                        Address Offset:0x1152 Initial:0x00 Width:8
 register description : LDO52控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo52_ocp_test : 1;  /* bit[0-0]: ldo52 ocp测试模式使能 */
        unsigned char  ldo52_ocp_set  : 2;  /* bit[1-2]: ldo52 ocp档位调节 */
        unsigned char  reserved       : 5;  /* bit[3-7]: reserved */
    } reg;
} PMIC_LDO52_CTRL1_UNION;
#endif
#define PMIC_LDO52_CTRL1_ldo52_ocp_test_START  (0)
#define PMIC_LDO52_CTRL1_ldo52_ocp_test_END    (0)
#define PMIC_LDO52_CTRL1_ldo52_ocp_set_START   (1)
#define PMIC_LDO52_CTRL1_ldo52_ocp_set_END     (2)


/*****************************************************************************
 struct               : PMIC_LDO53_CTRL0_UNION
 struct description   : LDO53_CTRL0 Register structure definition
                        Address Offset:0x1153 Initial:0x02 Width:8
 register description : LDO53控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo53_config : 8;  /* bit[0-7]: 7:6 NA 
                                                       5：buffer级瞬态增强方案 0：小静态电流 1：大静态电流
                                                       4：NA
                                                       3:2 直通方案配置
                                                       1 OCP_BST使能 0：不增加OCP点 1：增加80% OCP点
                                                       0 缓起比较器offset使能 0：有offset 1：无offset */
    } reg;
} PMIC_LDO53_CTRL0_UNION;
#endif
#define PMIC_LDO53_CTRL0_ldo53_config_START  (0)
#define PMIC_LDO53_CTRL0_ldo53_config_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO53_CTRL1_UNION
 struct description   : LDO53_CTRL1 Register structure definition
                        Address Offset:0x1154 Initial:0x04 Width:8
 register description : LDO53控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo53_ocp_test : 1;  /* bit[0-0]: ldo53 ocp测试模式使能 */
        unsigned char  ldo53_ocp_set  : 2;  /* bit[1-2]: ldo53 ocp档位调节 */
        unsigned char  reserved       : 5;  /* bit[3-7]: reserved */
    } reg;
} PMIC_LDO53_CTRL1_UNION;
#endif
#define PMIC_LDO53_CTRL1_ldo53_ocp_test_START  (0)
#define PMIC_LDO53_CTRL1_ldo53_ocp_test_END    (0)
#define PMIC_LDO53_CTRL1_ldo53_ocp_set_START   (1)
#define PMIC_LDO53_CTRL1_ldo53_ocp_set_END     (2)


/*****************************************************************************
 struct               : PMIC_LDO54_CTRL0_UNION
 struct description   : LDO54_CTRL0 Register structure definition
                        Address Offset:0x1155 Initial:0x00 Width:8
 register description : LDO54控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo54_config : 8;  /* bit[0-7]: 7:5 NA 
                                                       4：稳定性优化 0：不变 1：30nH寄生电感稳定性优化
                                                       3:2 直通方案配置
                                                       1 OCP_BST使能 0：不增加OCP点 1：增加80% OCP点
                                                       0 缓起比较器offset使能 0：有offset 1：无offset */
    } reg;
} PMIC_LDO54_CTRL0_UNION;
#endif
#define PMIC_LDO54_CTRL0_ldo54_config_START  (0)
#define PMIC_LDO54_CTRL0_ldo54_config_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO54_CTRL1_UNION
 struct description   : LDO54_CTRL1 Register structure definition
                        Address Offset:0x1156 Initial:0x04 Width:8
 register description : LDO54控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo54_ocp_test : 1;  /* bit[0-0]: ldo54 ocp测试模式使能 */
        unsigned char  ldo54_ocp_set  : 2;  /* bit[1-2]: ldo54 ocp档位调节 */
        unsigned char  reserved       : 5;  /* bit[3-7]: reserved */
    } reg;
} PMIC_LDO54_CTRL1_UNION;
#endif
#define PMIC_LDO54_CTRL1_ldo54_ocp_test_START  (0)
#define PMIC_LDO54_CTRL1_ldo54_ocp_test_END    (0)
#define PMIC_LDO54_CTRL1_ldo54_ocp_set_START   (1)
#define PMIC_LDO54_CTRL1_ldo54_ocp_set_END     (2)


/*****************************************************************************
 struct               : PMIC_LDO55_CTRL0_UNION
 struct description   : LDO55_CTRL0 Register structure definition
                        Address Offset:0x1157 Initial:0x00 Width:8
 register description : LDO55控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo55_config : 8;  /* bit[0-7]: 7:6 NA
                                                       5 缓起比较器offset使能 0：有offset 1：无offset
                                                       4 直通模式屏蔽 0：屏蔽直通模式 1：不屏蔽直通模式使能
                                                       3:2 瞬态增强电阻配置 11.2k/5.6k/2.8kΩ
                                                       1 ocp_bst使能 0：不改变ocp点 1：增加80%ocp点
                                                       0 伪ESR补偿配置 0：保持零点位置 1：拉近零点位置 */
    } reg;
} PMIC_LDO55_CTRL0_UNION;
#endif
#define PMIC_LDO55_CTRL0_ldo55_config_START  (0)
#define PMIC_LDO55_CTRL0_ldo55_config_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO55_CTRL1_UNION
 struct description   : LDO55_CTRL1 Register structure definition
                        Address Offset:0x1158 Initial:0x02 Width:8
 register description : LDO55控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo55_ocp_test : 1;  /* bit[0-0]: ldo55 ocp测试模式使能 */
        unsigned char  ldo55_ocp_set  : 2;  /* bit[1-2]: ldo55 ocp档位调节 */
        unsigned char  reserved       : 5;  /* bit[3-7]: reserved */
    } reg;
} PMIC_LDO55_CTRL1_UNION;
#endif
#define PMIC_LDO55_CTRL1_ldo55_ocp_test_START  (0)
#define PMIC_LDO55_CTRL1_ldo55_ocp_test_END    (0)
#define PMIC_LDO55_CTRL1_ldo55_ocp_set_START   (1)
#define PMIC_LDO55_CTRL1_ldo55_ocp_set_END     (2)


/*****************************************************************************
 struct               : PMIC_LDO56_CTRL0_UNION
 struct description   : LDO56_CTRL0 Register structure definition
                        Address Offset:0x1159 Initial:0x00 Width:8
 register description : LDO56控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo56_config : 8;  /* bit[0-7]: 7 OCPD比较器offset使能 0：无offset 1：有offset
                                                       6 OCP_BST使能 0：不增加OCP点 1：增加80% OCP点
                                                       5 NA
                                                       4:2 瞬态增强电阻配置 11.2k/5.6k/2.8kΩ
                                                       1 NA
                                                       0 缓起比较器offset使能 0：有offset 1：无offset */
    } reg;
} PMIC_LDO56_CTRL0_UNION;
#endif
#define PMIC_LDO56_CTRL0_ldo56_config_START  (0)
#define PMIC_LDO56_CTRL0_ldo56_config_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO56_CTRL1_UNION
 struct description   : LDO56_CTRL1 Register structure definition
                        Address Offset:0x115A Initial:0x06 Width:8
 register description : LDO56控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo56_ocp_test : 1;  /* bit[0-0]: ldo56 ocp测试模式使能 */
        unsigned char  ldo56_ocp_set  : 2;  /* bit[1-2]: ldo56 ocp档位调节 */
        unsigned char  reserved       : 5;  /* bit[3-7]: reserved */
    } reg;
} PMIC_LDO56_CTRL1_UNION;
#endif
#define PMIC_LDO56_CTRL1_ldo56_ocp_test_START  (0)
#define PMIC_LDO56_CTRL1_ldo56_ocp_test_END    (0)
#define PMIC_LDO56_CTRL1_ldo56_ocp_set_START   (1)
#define PMIC_LDO56_CTRL1_ldo56_ocp_set_END     (2)


/*****************************************************************************
 struct               : PMIC_LDO58_CTRL0_UNION
 struct description   : LDO58_CTRL0 Register structure definition
                        Address Offset:0x115B Initial:0x00 Width:8
 register description : LDO58控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo58_config : 8;  /* bit[0-7]: 7:6 NA 
                                                       5：buffer级瞬态增强方案 0：小静态电流 1：大静态电流
                                                       4：NA
                                                       3:2 直通方案配置
                                                       1 OCP_BST使能 0：不增加OCP点 1：增加80% OCP点
                                                       0 缓起比较器offset使能 0：有offset 1：无offset */
    } reg;
} PMIC_LDO58_CTRL0_UNION;
#endif
#define PMIC_LDO58_CTRL0_ldo58_config_START  (0)
#define PMIC_LDO58_CTRL0_ldo58_config_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO58_CTRL1_UNION
 struct description   : LDO58_CTRL1 Register structure definition
                        Address Offset:0x115C Initial:0x00 Width:8
 register description : LDO58控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo58_ocp_test : 1;  /* bit[0-0]: ldo58 ocp测试模式使能 */
        unsigned char  ldo58_ocp_set  : 2;  /* bit[1-2]: ldo58 ocp档位调节 */
        unsigned char  reserved       : 5;  /* bit[3-7]: reserved */
    } reg;
} PMIC_LDO58_CTRL1_UNION;
#endif
#define PMIC_LDO58_CTRL1_ldo58_ocp_test_START  (0)
#define PMIC_LDO58_CTRL1_ldo58_ocp_test_END    (0)
#define PMIC_LDO58_CTRL1_ldo58_ocp_set_START   (1)
#define PMIC_LDO58_CTRL1_ldo58_ocp_set_END     (2)


/*****************************************************************************
 struct               : PMIC_LDO_BUF1_CTRL0_UNION
 struct description   : LDO_BUF1_CTRL0 Register structure definition
                        Address Offset:0x115D Initial:0x00 Width:8
 register description : LDO_BUF1控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo_buf1_1p2_config : 8;  /* bit[0-7]: 7：NA
                                                              6： OCP_BST使能 0：不增加OCP点 1：增加80% OCP点
                                                              5 OCPD比较器offset使能 0：无offset 1：有offset
                                                              4:2 瞬态增强电阻配置 11.2k/5.6k/2.8kΩ
                                                              1 伪ESR补偿配置 0：保持零点位置 1：推远零点位置
                                                              0 缓起比较器offset使能 0：有offset 1：无offset */
    } reg;
} PMIC_LDO_BUF1_CTRL0_UNION;
#endif
#define PMIC_LDO_BUF1_CTRL0_ldo_buf1_1p2_config_START  (0)
#define PMIC_LDO_BUF1_CTRL0_ldo_buf1_1p2_config_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO_BUF1_CTRL1_UNION
 struct description   : LDO_BUF1_CTRL1 Register structure definition
                        Address Offset:0x115E Initial:0x00 Width:8
 register description : LDO_BUF1控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo_buf1_ocp_test : 1;  /* bit[0-0]: ldo_buf1 ocp测试模式使能 */
        unsigned char  ldo_buf1_ocp_set  : 2;  /* bit[1-2]: ldo_buf1 ocp档位调节 */
        unsigned char  reserved          : 5;  /* bit[3-7]: reserved */
    } reg;
} PMIC_LDO_BUF1_CTRL1_UNION;
#endif
#define PMIC_LDO_BUF1_CTRL1_ldo_buf1_ocp_test_START  (0)
#define PMIC_LDO_BUF1_CTRL1_ldo_buf1_ocp_test_END    (0)
#define PMIC_LDO_BUF1_CTRL1_ldo_buf1_ocp_set_START   (1)
#define PMIC_LDO_BUF1_CTRL1_ldo_buf1_ocp_set_END     (2)


/*****************************************************************************
 struct               : PMIC_LDO_BUF_CTRL0_UNION
 struct description   : LDO_BUF_CTRL0 Register structure definition
                        Address Offset:0x115F Initial:0x00 Width:8
 register description : LDO_BUF控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo_buf_config : 8;  /* bit[0-7]: 7：NA
                                                         6： OCP_BST使能 0：不增加OCP点 1：增加80% OCP点
                                                         5 OCPD比较器offset使能 0：无offset 1：有offset
                                                         4:2 瞬态增强电阻配置 11.2k/5.6k/2.8kΩ
                                                         1 伪ESR补偿配置 0：保持零点位置 1：推远零点位置
                                                         0 缓起比较器offset使能 0：有offset 1：无offset */
    } reg;
} PMIC_LDO_BUF_CTRL0_UNION;
#endif
#define PMIC_LDO_BUF_CTRL0_ldo_buf_config_START  (0)
#define PMIC_LDO_BUF_CTRL0_ldo_buf_config_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO_BUF_CTRL1_UNION
 struct description   : LDO_BUF_CTRL1 Register structure definition
                        Address Offset:0x1160 Initial:0x00 Width:8
 register description : LDO_BUF控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo_buf_ocp_test : 1;  /* bit[0-0]: ldo_buf ocp测试模式使能 */
        unsigned char  ldo_buf_ocp_set  : 2;  /* bit[1-2]: ldo_buf ocp档位调节 */
        unsigned char  reserved         : 5;  /* bit[3-7]: reserved */
    } reg;
} PMIC_LDO_BUF_CTRL1_UNION;
#endif
#define PMIC_LDO_BUF_CTRL1_ldo_buf_ocp_test_START  (0)
#define PMIC_LDO_BUF_CTRL1_ldo_buf_ocp_test_END    (0)
#define PMIC_LDO_BUF_CTRL1_ldo_buf_ocp_set_START   (1)
#define PMIC_LDO_BUF_CTRL1_ldo_buf_ocp_set_END     (2)


/*****************************************************************************
 struct               : PMIC_LSW4_CTRL0_UNION
 struct description   : LSW4_CTRL0 Register structure definition
                        Address Offset:0x1161 Initial:0x00 Width:8
 register description : LSW4控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lsw4_config : 8;  /* bit[0-7]: 7:6 NA
                                                      5 缓起比较器offset使能 0：有offset 1：无offset
                                                      4 直通模式屏蔽 0：屏蔽直通模式 1：不屏蔽直通模式使能
                                                      3:2 瞬态增强电阻配置 11.2k/5.6k/2.8kΩ
                                                      1 ocp_bst使能 0：不改变ocp点 1：增加80%ocp点
                                                      0 伪ESR补偿配置 0：保持零点位置 1：拉近零点位置 */
    } reg;
} PMIC_LSW4_CTRL0_UNION;
#endif
#define PMIC_LSW4_CTRL0_lsw4_config_START  (0)
#define PMIC_LSW4_CTRL0_lsw4_config_END    (7)


/*****************************************************************************
 struct               : PMIC_LSW4_CTRL1_UNION
 struct description   : LSW4_CTRL1 Register structure definition
                        Address Offset:0x1162 Initial:0x02 Width:8
 register description : LSW4控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lsw4_ocp_test : 1;  /* bit[0-0]: lsw4 ocp测试模式使能 */
        unsigned char  lsw4_ocp_set  : 2;  /* bit[1-2]: lsw4 ocp档位调节 */
        unsigned char  lsw4_iss_en   : 1;  /* bit[3-3]: lsw4电流检测模块使能信号，1使能，0关闭 */
        unsigned char  reserved      : 4;  /* bit[4-7]: reserved */
    } reg;
} PMIC_LSW4_CTRL1_UNION;
#endif
#define PMIC_LSW4_CTRL1_lsw4_ocp_test_START  (0)
#define PMIC_LSW4_CTRL1_lsw4_ocp_test_END    (0)
#define PMIC_LSW4_CTRL1_lsw4_ocp_set_START   (1)
#define PMIC_LSW4_CTRL1_lsw4_ocp_set_END     (2)
#define PMIC_LSW4_CTRL1_lsw4_iss_en_START    (3)
#define PMIC_LSW4_CTRL1_lsw4_iss_en_END      (3)


/*****************************************************************************
 struct               : PMIC_LSW18_CTRL0_UNION
 struct description   : LSW18_CTRL0 Register structure definition
                        Address Offset:0x1163 Initial:0x00 Width:8
 register description : LSW18控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lsw18_config : 8;  /* bit[0-7]: 7:6 NA
                                                       5 缓起比较器offset使能 0：有offset 1：无offset
                                                       4 直通模式屏蔽 0：屏蔽直通模式 1：不屏蔽直通模式使能
                                                       3:2 瞬态增强电阻配置 11.2k/5.6k/2.8kΩ
                                                       1 ocp_bst使能 0：不改变ocp点 1：增加80%ocp点
                                                       0 伪ESR补偿配置 0：保持零点位置 1：拉近零点位置 */
    } reg;
} PMIC_LSW18_CTRL0_UNION;
#endif
#define PMIC_LSW18_CTRL0_lsw18_config_START  (0)
#define PMIC_LSW18_CTRL0_lsw18_config_END    (7)


/*****************************************************************************
 struct               : PMIC_LSW18_CTRL1_UNION
 struct description   : LSW18_CTRL1 Register structure definition
                        Address Offset:0x1164 Initial:0x00 Width:8
 register description : LSW18控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lsw18_ocp_test : 1;  /* bit[0-0]: lsw18 ocp测试模式使能 */
        unsigned char  lsw18_ocp_set  : 2;  /* bit[1-2]: lsw18 ocp档位调节 */
        unsigned char  reserved       : 5;  /* bit[3-7]: reserved */
    } reg;
} PMIC_LSW18_CTRL1_UNION;
#endif
#define PMIC_LSW18_CTRL1_lsw18_ocp_test_START  (0)
#define PMIC_LSW18_CTRL1_lsw18_ocp_test_END    (0)
#define PMIC_LSW18_CTRL1_lsw18_ocp_set_START   (1)
#define PMIC_LSW18_CTRL1_lsw18_ocp_set_END     (2)


/*****************************************************************************
 struct               : PMIC_LSW21_CTRL0_UNION
 struct description   : LSW21_CTRL0 Register structure definition
                        Address Offset:0x1165 Initial:0x02 Width:8
 register description : LSW21控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lsw21_config : 8;  /* bit[0-7]: <7:6> NA
                                                       5：缓起比较器offset使能 0：有offset 1：无offset
                                                       4：直通模式屏蔽 0：屏蔽直通模式 1：不屏蔽直通模式使能
                                                       <3:2> 瞬态增强电阻配置 11.2k/5.6k/2.8kΩ
                                                       1：ocp_bst使能 0：不改变ocp点 1：增加80%ocp点
                                                       0：伪ESR补偿配置 0：保持零点位置 1：拉近零点位置 */
    } reg;
} PMIC_LSW21_CTRL0_UNION;
#endif
#define PMIC_LSW21_CTRL0_lsw21_config_START  (0)
#define PMIC_LSW21_CTRL0_lsw21_config_END    (7)


/*****************************************************************************
 struct               : PMIC_LSW21_CTRL1_UNION
 struct description   : LSW21_CTRL1 Register structure definition
                        Address Offset:0x1166 Initial:0x01 Width:8
 register description : LSW21控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lsw21_ocp_test : 1;  /* bit[0-0]: lsw21 ocp测试模式使能 */
        unsigned char  lsw21_ocp_set  : 2;  /* bit[1-2]: lsw21 ocp档位调节 */
        unsigned char  lsw21_iss_en   : 1;  /* bit[3-3]: lsw21电流检测模块使能信号，1使能，0关闭 */
        unsigned char  reserved       : 4;  /* bit[4-7]: reserved */
    } reg;
} PMIC_LSW21_CTRL1_UNION;
#endif
#define PMIC_LSW21_CTRL1_lsw21_ocp_test_START  (0)
#define PMIC_LSW21_CTRL1_lsw21_ocp_test_END    (0)
#define PMIC_LSW21_CTRL1_lsw21_ocp_set_START   (1)
#define PMIC_LSW21_CTRL1_lsw21_ocp_set_END     (2)
#define PMIC_LSW21_CTRL1_lsw21_iss_en_START    (3)
#define PMIC_LSW21_CTRL1_lsw21_iss_en_END      (3)


/*****************************************************************************
 struct               : PMIC_LSW37_CTRL0_UNION
 struct description   : LSW37_CTRL0 Register structure definition
                        Address Offset:0x1167 Initial:0x20 Width:8
 register description : LSW37控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lsw37_config : 8;  /* bit[0-7]: 7：伪ESR补偿增强 0：保持零点位置 1：拉近零点位置
                                                       6：OCP_BST使能 0：不增加OCP点 1：增加80% OCP点
                                                       5：OCPD比较器offset使能 0：无offset 1：有offset
                                                       <4:2> 瞬态增强电阻配置 11.2k/5.6k/2.8kΩ
                                                       1：伪ESR补偿配置 0：保持零点位置 1：推远零点位置
                                                       0：缓起比较器offset使能 0：有offset 1：无offset */
    } reg;
} PMIC_LSW37_CTRL0_UNION;
#endif
#define PMIC_LSW37_CTRL0_lsw37_config_START  (0)
#define PMIC_LSW37_CTRL0_lsw37_config_END    (7)


/*****************************************************************************
 struct               : PMIC_LSW37_CTRL1_UNION
 struct description   : LSW37_CTRL1 Register structure definition
                        Address Offset:0x1168 Initial:0x00 Width:8
 register description : LSW37控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lsw37_ocp_test : 1;  /* bit[0-0]: lsw37 ocp测试模式使能 */
        unsigned char  lsw37_ocp_set  : 2;  /* bit[1-2]: lsw37 ocp档位调节 */
        unsigned char  reserved       : 5;  /* bit[3-7]: reserved */
    } reg;
} PMIC_LSW37_CTRL1_UNION;
#endif
#define PMIC_LSW37_CTRL1_lsw37_ocp_test_START  (0)
#define PMIC_LSW37_CTRL1_lsw37_ocp_test_END    (0)
#define PMIC_LSW37_CTRL1_lsw37_ocp_set_START   (1)
#define PMIC_LSW37_CTRL1_lsw37_ocp_set_END     (2)


/*****************************************************************************
 struct               : PMIC_LDO_PMUH_CTRL0_UNION
 struct description   : LDO_PMUH_CTRL0 Register structure definition
                        Address Offset:0x1169 Initial:0x00 Width:8
 register description : LDO_PMUH控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  pmuh_eco_shield : 1;  /* bit[0-0]: pmuh_capless eco屏蔽 0：不屏蔽 1：屏蔽 */
        unsigned char  pmuh_config     : 6;  /* bit[1-6]: pmuh_capless假负载调节 */
        unsigned char  reserved        : 1;  /* bit[7-7]: reserved */
    } reg;
} PMIC_LDO_PMUH_CTRL0_UNION;
#endif
#define PMIC_LDO_PMUH_CTRL0_pmuh_eco_shield_START  (0)
#define PMIC_LDO_PMUH_CTRL0_pmuh_eco_shield_END    (0)
#define PMIC_LDO_PMUH_CTRL0_pmuh_config_START      (1)
#define PMIC_LDO_PMUH_CTRL0_pmuh_config_END        (6)


/*****************************************************************************
 struct               : PMIC_LDO_PMUH_CTRL1_UNION
 struct description   : LDO_PMUH_CTRL1 Register structure definition
                        Address Offset:0x116A Initial:0x00 Width:8
 register description : LDO_PMUH控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  pmuh_stb_set : 4;  /* bit[0-3]: pmuh_capless稳定性调节 */
        unsigned char  pmuh_ocp_set : 2;  /* bit[4-5]: pmuh_capless ocp档位调节 */
        unsigned char  reserved     : 2;  /* bit[6-7]: reserved */
    } reg;
} PMIC_LDO_PMUH_CTRL1_UNION;
#endif
#define PMIC_LDO_PMUH_CTRL1_pmuh_stb_set_START  (0)
#define PMIC_LDO_PMUH_CTRL1_pmuh_stb_set_END    (3)
#define PMIC_LDO_PMUH_CTRL1_pmuh_ocp_set_START  (4)
#define PMIC_LDO_PMUH_CTRL1_pmuh_ocp_set_END    (5)


/*****************************************************************************
 struct               : PMIC_LDO_RESERVED0_UNION
 struct description   : LDO_RESERVED0 Register structure definition
                        Address Offset:0x116B Initial:0x00 Width:8
 register description : LDO预留配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo_reserve0 : 8;  /* bit[0-7]: 备用寄存器 */
    } reg;
} PMIC_LDO_RESERVED0_UNION;
#endif
#define PMIC_LDO_RESERVED0_ldo_reserve0_START  (0)
#define PMIC_LDO_RESERVED0_ldo_reserve0_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO_RESERVED1_UNION
 struct description   : LDO_RESERVED1 Register structure definition
                        Address Offset:0x116C Initial:0x00 Width:8
 register description : LDO预留配置寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo_reserve1 : 8;  /* bit[0-7]: 备用寄存器 */
    } reg;
} PMIC_LDO_RESERVED1_UNION;
#endif
#define PMIC_LDO_RESERVED1_ldo_reserve1_START  (0)
#define PMIC_LDO_RESERVED1_ldo_reserve1_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO_RESERVED2_UNION
 struct description   : LDO_RESERVED2 Register structure definition
                        Address Offset:0x116D Initial:0x00 Width:8
 register description : LDO预留配置寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo_reserve2 : 8;  /* bit[0-7]: 备用寄存器 */
    } reg;
} PMIC_LDO_RESERVED2_UNION;
#endif
#define PMIC_LDO_RESERVED2_ldo_reserve2_START  (0)
#define PMIC_LDO_RESERVED2_ldo_reserve2_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO_RESERVED3_UNION
 struct description   : LDO_RESERVED3 Register structure definition
                        Address Offset:0x116E Initial:0xFF Width:8
 register description : LDO预留配置寄存器3。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo_reserve3 : 8;  /* bit[0-7]: 备用寄存器 */
    } reg;
} PMIC_LDO_RESERVED3_UNION;
#endif
#define PMIC_LDO_RESERVED3_ldo_reserve3_START  (0)
#define PMIC_LDO_RESERVED3_ldo_reserve3_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO_RESERVED4_UNION
 struct description   : LDO_RESERVED4 Register structure definition
                        Address Offset:0x116F Initial:0x00 Width:8
 register description : LDO预留配置寄存器4。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo_reserve4 : 8;  /* bit[0-7]: 备用寄存器 */
    } reg;
} PMIC_LDO_RESERVED4_UNION;
#endif
#define PMIC_LDO_RESERVED4_ldo_reserve4_START  (0)
#define PMIC_LDO_RESERVED4_ldo_reserve4_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO_RESERVED5_UNION
 struct description   : LDO_RESERVED5 Register structure definition
                        Address Offset:0x1170 Initial:0x00 Width:8
 register description : LDO预留配置寄存器5。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo_reserve5 : 8;  /* bit[0-7]: 备用寄存器 */
    } reg;
} PMIC_LDO_RESERVED5_UNION;
#endif
#define PMIC_LDO_RESERVED5_ldo_reserve5_START  (0)
#define PMIC_LDO_RESERVED5_ldo_reserve5_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO_RESERVED6_UNION
 struct description   : LDO_RESERVED6 Register structure definition
                        Address Offset:0x1171 Initial:0x00 Width:8
 register description : LDO预留配置寄存器6。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo_reserve6 : 8;  /* bit[0-7]: 备用寄存器 */
    } reg;
} PMIC_LDO_RESERVED6_UNION;
#endif
#define PMIC_LDO_RESERVED6_ldo_reserve6_START  (0)
#define PMIC_LDO_RESERVED6_ldo_reserve6_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO_RESERVED7_UNION
 struct description   : LDO_RESERVED7 Register structure definition
                        Address Offset:0x1172 Initial:0x0F Width:8
 register description : LDO预留配置寄存器7。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo_reserve7 : 8;  /* bit[0-7]: 备用寄存器 */
    } reg;
} PMIC_LDO_RESERVED7_UNION;
#endif
#define PMIC_LDO_RESERVED7_ldo_reserve7_START  (0)
#define PMIC_LDO_RESERVED7_ldo_reserve7_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO_RESERVED8_UNION
 struct description   : LDO_RESERVED8 Register structure definition
                        Address Offset:0x1173 Initial:0x00 Width:8
 register description : LDO预留配置寄存器8。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo_reserve8 : 8;  /* bit[0-7]: 备用寄存器 */
    } reg;
} PMIC_LDO_RESERVED8_UNION;
#endif
#define PMIC_LDO_RESERVED8_ldo_reserve8_START  (0)
#define PMIC_LDO_RESERVED8_ldo_reserve8_END    (7)


/*****************************************************************************
 struct               : PMIC_D2A_RESERVED0_UNION
 struct description   : D2A_RESERVED0 Register structure definition
                        Address Offset:0x1174 Initial:0x00 Width:8
 register description : 模拟预留配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  d2a_reserve0 : 8;  /* bit[0-7]: 备用寄存器 */
    } reg;
} PMIC_D2A_RESERVED0_UNION;
#endif
#define PMIC_D2A_RESERVED0_d2a_reserve0_START  (0)
#define PMIC_D2A_RESERVED0_d2a_reserve0_END    (7)


/*****************************************************************************
 struct               : PMIC_D2A_RESERVED1_UNION
 struct description   : D2A_RESERVED1 Register structure definition
                        Address Offset:0x1175 Initial:0x00 Width:8
 register description : 模拟预留配置寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  d2a_reserve1 : 8;  /* bit[0-7]: 备用寄存器 */
    } reg;
} PMIC_D2A_RESERVED1_UNION;
#endif
#define PMIC_D2A_RESERVED1_d2a_reserve1_START  (0)
#define PMIC_D2A_RESERVED1_d2a_reserve1_END    (7)


/*****************************************************************************
 struct               : PMIC_D2A_RESERVED2_UNION
 struct description   : D2A_RESERVED2 Register structure definition
                        Address Offset:0x1176 Initial:0xF0 Width:8
 register description : 模拟预留配置寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  d2a_reserve2 : 8;  /* bit[0-7]: 备用寄存器 */
    } reg;
} PMIC_D2A_RESERVED2_UNION;
#endif
#define PMIC_D2A_RESERVED2_d2a_reserve2_START  (0)
#define PMIC_D2A_RESERVED2_d2a_reserve2_END    (7)


/*****************************************************************************
 struct               : PMIC_D2A_RESERVED3_UNION
 struct description   : D2A_RESERVED3 Register structure definition
                        Address Offset:0x1177 Initial:0xF0 Width:8
 register description : 模拟预留配置寄存器3。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  d2a_reserve3 : 8;  /* bit[0-7]: 备用寄存器 */
    } reg;
} PMIC_D2A_RESERVED3_UNION;
#endif
#define PMIC_D2A_RESERVED3_d2a_reserve3_START  (0)
#define PMIC_D2A_RESERVED3_d2a_reserve3_END    (7)


/*****************************************************************************
 struct               : PMIC_A2D_RESERVED0_UNION
 struct description   : A2D_RESERVED0 Register structure definition
                        Address Offset:0x1178 Initial:0x00 Width:8
 register description : 模拟预留只读寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  a2d_reserve0 : 8;  /* bit[0-7]: 备用寄存器 */
    } reg;
} PMIC_A2D_RESERVED0_UNION;
#endif
#define PMIC_A2D_RESERVED0_a2d_reserve0_START  (0)
#define PMIC_A2D_RESERVED0_a2d_reserve0_END    (7)


/*****************************************************************************
 struct               : PMIC_A2D_RESERVED1_UNION
 struct description   : A2D_RESERVED1 Register structure definition
                        Address Offset:0x1179 Initial:0x00 Width:8
 register description : 模拟预留只读寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  a2d_reserve1 : 8;  /* bit[0-7]: 备用寄存器 */
    } reg;
} PMIC_A2D_RESERVED1_UNION;
#endif
#define PMIC_A2D_RESERVED1_a2d_reserve1_START  (0)
#define PMIC_A2D_RESERVED1_a2d_reserve1_END    (7)




/****************************************************************************
                     (10/17) PS_CTRL
 ****************************************************************************/
/*****************************************************************************
 struct               : PMIC_PS0_INSTR_UNION
 struct description   : PS0_INSTR Register structure definition
                        Address Offset:0x2000+(PS0_DEPTH) Initial:0x00 Width:8
 register description : PS0对应的操作指令
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ps0_instr : 8;  /* bit[0-7]: PS0对应的操作指令，预留8个8bit寄存器；
                                                    按照地址由低到高依次执行，直到执行到END，结束。 */
    } reg;
} PMIC_PS0_INSTR_UNION;
#endif
#define PMIC_PS0_INSTR_ps0_instr_START  (0)
#define PMIC_PS0_INSTR_ps0_instr_END    (7)


/*****************************************************************************
 struct               : PMIC_PS1_INSTR_UNION
 struct description   : PS1_INSTR Register structure definition
                        Address Offset:0x2020+(PS1_DEPTH) Initial:0x00 Width:8
 register description : PS1对应的操作指令
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ps1_instr : 8;  /* bit[0-7]: PS1对应的操作指令，预留8个8bit寄存器；
                                                    按照地址由低到高依次执行，直到执行到END，结束。 */
    } reg;
} PMIC_PS1_INSTR_UNION;
#endif
#define PMIC_PS1_INSTR_ps1_instr_START  (0)
#define PMIC_PS1_INSTR_ps1_instr_END    (7)


/*****************************************************************************
 struct               : PMIC_PS2_INSTR_UNION
 struct description   : PS2_INSTR Register structure definition
                        Address Offset:0x2040+(PS2_DEPTH) Initial:0x00 Width:8
 register description : PS2对应的操作指令
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ps2_instr : 8;  /* bit[0-7]: PS2对应的操作指令，预留12个8bit寄存器；
                                                    按照地址由低到高依次执行，直到执行到END，结束。 */
    } reg;
} PMIC_PS2_INSTR_UNION;
#endif
#define PMIC_PS2_INSTR_ps2_instr_START  (0)
#define PMIC_PS2_INSTR_ps2_instr_END    (7)


/*****************************************************************************
 struct               : PMIC_PS3_INSTR_UNION
 struct description   : PS3_INSTR Register structure definition
                        Address Offset:0x2060+(PS3_DEPTH) Initial:0x00 Width:8
 register description : PS3对应的操作指令
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ps3_instr : 8;  /* bit[0-7]: PS3对应的操作指令，预留12个8bit寄存器；
                                                    按照地址由低到高依次执行，直到执行到END，结束。 */
    } reg;
} PMIC_PS3_INSTR_UNION;
#endif
#define PMIC_PS3_INSTR_ps3_instr_START  (0)
#define PMIC_PS3_INSTR_ps3_instr_END    (7)


/*****************************************************************************
 struct               : PMIC_PS4_INSTR_UNION
 struct description   : PS4_INSTR Register structure definition
                        Address Offset:0x2080+(PS4_DEPTH) Initial:0x00 Width:8
 register description : PS4对应的操作指令
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ps4_instr : 8;  /* bit[0-7]: PS4对应的操作指令，预留12个8bit寄存器；
                                                    按照地址由低到高依次执行，直到执行到END，结束。 */
    } reg;
} PMIC_PS4_INSTR_UNION;
#endif
#define PMIC_PS4_INSTR_ps4_instr_START  (0)
#define PMIC_PS4_INSTR_ps4_instr_END    (7)


/*****************************************************************************
 struct               : PMIC_PS5_INSTR_UNION
 struct description   : PS5_INSTR Register structure definition
                        Address Offset:0x20A0+(PS5_DEPTH) Initial:0x00 Width:8
 register description : PS5对应的操作指令
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ps5_instr : 8;  /* bit[0-7]: PS5对应的操作指令，预留16个8bit寄存器；
                                                    按照地址由低到高依次执行，直到执行到END，结束。 */
    } reg;
} PMIC_PS5_INSTR_UNION;
#endif
#define PMIC_PS5_INSTR_ps5_instr_START  (0)
#define PMIC_PS5_INSTR_ps5_instr_END    (7)


/*****************************************************************************
 struct               : PMIC_PS6_INSTR_UNION
 struct description   : PS6_INSTR Register structure definition
                        Address Offset:0x20C0+(PS6_DEPTH) Initial:0x00 Width:8
 register description : PS6对应的操作指令
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ps6_instr : 8;  /* bit[0-7]: PS6对应的操作指令，预留16个8bit寄存器；
                                                    按照地址由低到高依次执行，直到执行到END，结束。 */
    } reg;
} PMIC_PS6_INSTR_UNION;
#endif
#define PMIC_PS6_INSTR_ps6_instr_START  (0)
#define PMIC_PS6_INSTR_ps6_instr_END    (7)


/*****************************************************************************
 struct               : PMIC_PS7_INSTR_UNION
 struct description   : PS7_INSTR Register structure definition
                        Address Offset:0x20E0+(PS7_DEPTH) Initial:0x00 Width:8
 register description : PS7对应的操作指令
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ps7_instr : 8;  /* bit[0-7]: PS7对应的操作指令，预留16个8bit寄存器；
                                                    按照地址由低到高依次执行，直到执行到END，结束。 */
    } reg;
} PMIC_PS7_INSTR_UNION;
#endif
#define PMIC_PS7_INSTR_ps7_instr_START  (0)
#define PMIC_PS7_INSTR_ps7_instr_END    (7)


/*****************************************************************************
 struct               : PMIC_PS8_INSTR_UNION
 struct description   : PS8_INSTR Register structure definition
                        Address Offset:0x2100+(PS8_DEPTH) Initial:0x00 Width:8
 register description : PS8对应的操作指令
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ps8_instr : 8;  /* bit[0-7]: PS8对应的操作指令，预留16个8bit寄存器；
                                                    按照地址由低到高依次执行，直到执行到END，结束。 */
    } reg;
} PMIC_PS8_INSTR_UNION;
#endif
#define PMIC_PS8_INSTR_ps8_instr_START  (0)
#define PMIC_PS8_INSTR_ps8_instr_END    (7)


/*****************************************************************************
 struct               : PMIC_PS9_INSTR_UNION
 struct description   : PS9_INSTR Register structure definition
                        Address Offset:0x2120+(PS9_DEPTH) Initial:0x00 Width:8
 register description : PS9对应的操作指令
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ps9_instr : 8;  /* bit[0-7]: PS9对应的操作指令，预留16个8bit寄存器；
                                                    按照地址由低到高依次执行，直到执行到END，结束。 */
    } reg;
} PMIC_PS9_INSTR_UNION;
#endif
#define PMIC_PS9_INSTR_ps9_instr_START  (0)
#define PMIC_PS9_INSTR_ps9_instr_END    (7)


/*****************************************************************************
 struct               : PMIC_PS10_INSTR_UNION
 struct description   : PS10_INSTR Register structure definition
                        Address Offset:0x2140+(PS10_DEPTH) Initial:0x00 Width:8
 register description : PS10对应的操作指令
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ps10_instr : 8;  /* bit[0-7]: PS10对应的操作指令，预留16个8bit寄存器；
                                                     按照地址由低到高依次执行，直到执行到END，结束。 */
    } reg;
} PMIC_PS10_INSTR_UNION;
#endif
#define PMIC_PS10_INSTR_ps10_instr_START  (0)
#define PMIC_PS10_INSTR_ps10_instr_END    (7)


/*****************************************************************************
 struct               : PMIC_PS11_INSTR_UNION
 struct description   : PS11_INSTR Register structure definition
                        Address Offset:0x2160+(PS11_DEPTH) Initial:0x00 Width:8
 register description : PS11对应的操作指令
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ps11_instr : 8;  /* bit[0-7]: PS11对应的操作指令，预留26个8bit寄存器；
                                                     按照地址由低到高依次执行，直到执行到END，结束。 */
    } reg;
} PMIC_PS11_INSTR_UNION;
#endif
#define PMIC_PS11_INSTR_ps11_instr_START  (0)
#define PMIC_PS11_INSTR_ps11_instr_END    (7)


/*****************************************************************************
 struct               : PMIC_PS12_INSTR_UNION
 struct description   : PS12_INSTR Register structure definition
                        Address Offset:0x2180+(PS12_DEPTH) Initial:0x00 Width:8
 register description : PS12对应的操作指令
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ps12_instr : 8;  /* bit[0-7]: PS12对应的操作指令，预留26个8bit寄存器；
                                                     按照地址由低到高依次执行，直到执行到END，结束。 */
    } reg;
} PMIC_PS12_INSTR_UNION;
#endif
#define PMIC_PS12_INSTR_ps12_instr_START  (0)
#define PMIC_PS12_INSTR_ps12_instr_END    (7)


/*****************************************************************************
 struct               : PMIC_PS13_INSTR_UNION
 struct description   : PS13_INSTR Register structure definition
                        Address Offset:0x21A0+(PS13_DEPTH) Initial:0x00 Width:8
 register description : PS13对应的操作指令
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ps13_instr : 8;  /* bit[0-7]: PS13对应的操作指令，预留32个8bit寄存器；
                                                     按照地址由低到高依次执行，直到执行到END，结束。 */
    } reg;
} PMIC_PS13_INSTR_UNION;
#endif
#define PMIC_PS13_INSTR_ps13_instr_START  (0)
#define PMIC_PS13_INSTR_ps13_instr_END    (7)


/*****************************************************************************
 struct               : PMIC_PS14_INSTR_UNION
 struct description   : PS14_INSTR Register structure definition
                        Address Offset:0x21C0+(PS14_DEPTH) Initial:0x00 Width:8
 register description : PS14对应的操作指令
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ps14_instr : 8;  /* bit[0-7]: PS14对应的操作指令，预留32个8bit寄存器；
                                                     按照地址由低到高依次执行，直到执行到END，结束。 */
    } reg;
} PMIC_PS14_INSTR_UNION;
#endif
#define PMIC_PS14_INSTR_ps14_instr_START  (0)
#define PMIC_PS14_INSTR_ps14_instr_END    (7)


/*****************************************************************************
 struct               : PMIC_LP0_VSET_UNION
 struct description   : LP0_VSET Register structure definition
                        Address Offset:0x2200+(VR_NUM) Initial:0x00 Width:8
 register description : 受控PS的电源对应的LP0电压码字
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_lp0_vset : 8;  /* bit[0-7]: 受控PS的16路电源，对应的16个lp0_vset，每个lp0_vset为8bit。 
                                                       地址由低到高依次对应第0路~第15路电源的lp0_vset。
                                                       0x2200对应的8bit寄存器：第0路电源对应的lp0_vset；
                                                       0x2201对应的8bit寄存器：第1路电源对应的lp0_vset；
                                                       ……
                                                       0x220f对应的8bit寄存器：第15路电源对应的lp0_vset；
                                                       0~15路电源对应关系详见Power Sequences序列需求表。 */
    } reg;
} PMIC_LP0_VSET_UNION;
#endif
#define PMIC_LP0_VSET_reg_lp0_vset_START  (0)
#define PMIC_LP0_VSET_reg_lp0_vset_END    (7)


/*****************************************************************************
 struct               : PMIC_LP1_VSET_UNION
 struct description   : LP1_VSET Register structure definition
                        Address Offset:0x2220+(VR_NUM) Initial:0x00 Width:8
 register description : 受控PS的电源对应的LP1电压码字
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_lp1_vset : 8;  /* bit[0-7]: 受控PS的16路电源，对应的16个lp1_vset，每个lp1_vset为8bit。
                                                       地址由低到高依次对应第0路~第15路电源的lp1_vset。
                                                       0x2220对应的8bit寄存器：第0路电源对应的lp1_vset；
                                                       0x2221对应的8bit寄存器：第1路电源对应的lp1_vset；
                                                       ……
                                                       0x222f对应的8bit寄存器：第15路电源对应的lp1_vset； */
    } reg;
} PMIC_LP1_VSET_UNION;
#endif
#define PMIC_LP1_VSET_reg_lp1_vset_START  (0)
#define PMIC_LP1_VSET_reg_lp1_vset_END    (7)


/*****************************************************************************
 struct               : PMIC_LP0_ECO_UNION
 struct description   : LP0_ECO Register structure definition
                        Address Offset:0x2240+(LP_NUM) Initial:0x00 Width:8
 register description : LP0对应的ECO控制bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_lp0_eco : 8;  /* bit[0-7]: 受控PS的16路电源，对应的16个lp0_eco，每个lp0_eco为1bit。
                                                      Bit[0]：第0路电源对应的lp0_eco；
                                                      Bit[1]：第1路电源对应的lp0_eco；
                                                      ……
                                                      Bit[15]：第15路电源对应的lp0_eco； */
    } reg;
} PMIC_LP0_ECO_UNION;
#endif
#define PMIC_LP0_ECO_reg_lp0_eco_START  (0)
#define PMIC_LP0_ECO_reg_lp0_eco_END    (7)


/*****************************************************************************
 struct               : PMIC_LP1_ECO_UNION
 struct description   : LP1_ECO Register structure definition
                        Address Offset:0x2244+(LP_NUM) Initial:0x00 Width:8
 register description : LP1对应的ECO控制bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_lp1_eco : 8;  /* bit[0-7]: 受控PS的16路电源，对应的16个lp1_eco，每个lp1_eco为1bit。
                                                      Bit[0]：第0路电源对应的lp1_eco；
                                                      Bit[1]：第1路电源对应的lp1_eco；
                                                      ……
                                                      Bit[15]：第15路电源对应的lp1_eco； */
    } reg;
} PMIC_LP1_ECO_UNION;
#endif
#define PMIC_LP1_ECO_reg_lp1_eco_START  (0)
#define PMIC_LP1_ECO_reg_lp1_eco_END    (7)


/*****************************************************************************
 struct               : PMIC_VR_ECO_PS_CTRL_UNION
 struct description   : VR_ECO_PS_CTRL Register structure definition
                        Address Offset:0x2248+(LP_NUM) Initial:0x00 Width:8
 register description : ECO是否受控PS
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_eco_ps_ctrl : 8;  /* bit[0-7]: 受控PS的16路电源，每路电源有1bit寄存器，指示是否受控PS操作指令进出ECO，1：受控；0：不受控；
                                                          Bit[0]：第0路电源是否受控PS操作指令；
                                                          Bit[1]：第1路电源是否受控PS操作指令；
                                                          ……
                                                          Bit[15]：第15路电源是否受控PS操作指令； */
    } reg;
} PMIC_VR_ECO_PS_CTRL_UNION;
#endif
#define PMIC_VR_ECO_PS_CTRL_reg_eco_ps_ctrl_START  (0)
#define PMIC_VR_ECO_PS_CTRL_reg_eco_ps_ctrl_END    (7)


/*****************************************************************************
 struct               : PMIC_VR_ECO_BIT6_CTRL_UNION
 struct description   : VR_ECO_BIT6_CTRL Register structure definition
                        Address Offset:0x224A+(LP_NUM) Initial:0x00 Width:8
 register description : ECO是否受控PS bit6
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_eco_bit6_ctrl : 8;  /* bit[0-7]: 受控PS的16路电源，每路电源有1bit寄存器，指示是否受控PS bit6进出ECO，1：受控；0：不受控；
                                                            Bit[0]：第0路电源是否受控PS bit6；
                                                            Bit[1]：第1路电源是否受控PS bit6；
                                                            ……
                                                            Bit[15]：第15路电源是否受控PS bit6； */
    } reg;
} PMIC_VR_ECO_BIT6_CTRL_UNION;
#endif
#define PMIC_VR_ECO_BIT6_CTRL_reg_eco_bit6_ctrl_START  (0)
#define PMIC_VR_ECO_BIT6_CTRL_reg_eco_bit6_ctrl_END    (7)


/*****************************************************************************
 struct               : PMIC_VR_EN_PS_CTRL_UNION
 struct description   : VR_EN_PS_CTRL Register structure definition
                        Address Offset:0x224C+(LP_NUM) Initial:0x00 Width:8
 register description : EN是否受控PS
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_en_ps_ctrl : 8;  /* bit[0-7]: 受控PS的16路电源，每路电源有1bit寄存器，指示是否受控PS 操作指令开关，1：受控；0：不受控；
                                                         Bit[0]：第0路电源是否受控PS操作指令；
                                                         Bit[1]：第1路电源是否受控PS操作指令；
                                                         ……
                                                         Bit[15]：第15路电源是否受控PS操作指令； */
    } reg;
} PMIC_VR_EN_PS_CTRL_UNION;
#endif
#define PMIC_VR_EN_PS_CTRL_reg_en_ps_ctrl_START  (0)
#define PMIC_VR_EN_PS_CTRL_reg_en_ps_ctrl_END    (7)


/*****************************************************************************
 struct               : PMIC_VR_VSET_PS_CTRL_UNION
 struct description   : VR_VSET_PS_CTRL Register structure definition
                        Address Offset:0x224E+(LP_NUM) Initial:0x00 Width:8
 register description : VSET是否受控PS
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_vset_ps_ctrl : 8;  /* bit[0-7]: 受控PS的16路电源，每路电源有1bit寄存器，指示是否受控PS 操作指令进行低功耗调压，1：受控；0：不受控；
                                                           Bit[0]：第0路电源是否受控PS操作指令；
                                                           Bit[1]：第1路电源是否受控PS操作指令；
                                                           ……
                                                           Bit[15]：第15路电源是否受控PS操作指令； */
    } reg;
} PMIC_VR_VSET_PS_CTRL_UNION;
#endif
#define PMIC_VR_VSET_PS_CTRL_reg_vset_ps_ctrl_START  (0)
#define PMIC_VR_VSET_PS_CTRL_reg_vset_ps_ctrl_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK_R0_PSX_BIT6_CTRL_UNION
 struct description   : BUCK_R0_PSX_BIT6_CTRL Register structure definition
                        Address Offset:0x2250+(LP_NUM) Initial:0x00 Width:8
 register description : 第0路平面电源是否受控BIT6
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_buck_r0_bit6_ctrl : 8;  /* bit[0-7]: 受控PS的平面BUCK，有16bit寄存器，分别指示是否受控PS0…PS15，1：受控；0：不受控；
                                                                Bit[0]：是否受控PS0 bit6；
                                                                Bit[1]：是否受控PS1 bit6；
                                                                ……
                                                                Bit[15]：是否受控PS15 bit6；
                                                                注：该电源对应BUCK0。 */
    } reg;
} PMIC_BUCK_R0_PSX_BIT6_CTRL_UNION;
#endif
#define PMIC_BUCK_R0_PSX_BIT6_CTRL_reg_buck_r0_bit6_ctrl_START  (0)
#define PMIC_BUCK_R0_PSX_BIT6_CTRL_reg_buck_r0_bit6_ctrl_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK_R1_PSX_BIT6_CTRL_UNION
 struct description   : BUCK_R1_PSX_BIT6_CTRL Register structure definition
                        Address Offset:0x2252+(LP_NUM) Initial:0x00 Width:8
 register description : 第1路平面电源是否受控BIT6
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_buck_r1_bit6_ctrl : 8;  /* bit[0-7]: 受控PS的平面BUCK，有16bit寄存器，分别指示是否受控PS0…PS15，1：受控；0：不受控；
                                                                Bit[0]：是否受控PS0 bit6；
                                                                Bit[1]：是否受控PS1 bit6；
                                                                ……
                                                                Bit[15]：是否受控PS15 bit6；
                                                                注：该电源对应BUCK1。 */
    } reg;
} PMIC_BUCK_R1_PSX_BIT6_CTRL_UNION;
#endif
#define PMIC_BUCK_R1_PSX_BIT6_CTRL_reg_buck_r1_bit6_ctrl_START  (0)
#define PMIC_BUCK_R1_PSX_BIT6_CTRL_reg_buck_r1_bit6_ctrl_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK_R2_PSX_BIT6_CTRL_UNION
 struct description   : BUCK_R2_PSX_BIT6_CTRL Register structure definition
                        Address Offset:0x2254+(LP_NUM) Initial:0x00 Width:8
 register description : 第2路平面电源是否受控BIT6
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_buck_r2_bit6_ctrl : 8;  /* bit[0-7]: 受控PS的平面BUCK，有16bit寄存器，分别指示是否受控PS0…PS15，1：受控；0：不受控；
                                                                Bit[0]：是否受控PS0 bit6；
                                                                Bit[1]：是否受控PS1 bit6；
                                                                ……
                                                                Bit[15]：是否受控PS15 bit6；
                                                                注：该电源对应BUCK2。 */
    } reg;
} PMIC_BUCK_R2_PSX_BIT6_CTRL_UNION;
#endif
#define PMIC_BUCK_R2_PSX_BIT6_CTRL_reg_buck_r2_bit6_ctrl_START  (0)
#define PMIC_BUCK_R2_PSX_BIT6_CTRL_reg_buck_r2_bit6_ctrl_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK_R3_PSX_BIT6_CTRL_UNION
 struct description   : BUCK_R3_PSX_BIT6_CTRL Register structure definition
                        Address Offset:0x2256+(LP_NUM) Initial:0x00 Width:8
 register description : 第3路平面电源是否受控BIT6
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_buck_r3_bit6_ctrl : 8;  /* bit[0-7]: 受控PS的平面BUCK，有16bit寄存器，分别指示是否受控PS0…PS15，1：受控；0：不受控；
                                                                Bit[0]：是否受控PS0 bit6；
                                                                Bit[1]：是否受控PS1 bit6；
                                                                ……
                                                                Bit[15]：是否受控PS15 bit6；
                                                                注：该电源对应BUCK3。 */
    } reg;
} PMIC_BUCK_R3_PSX_BIT6_CTRL_UNION;
#endif
#define PMIC_BUCK_R3_PSX_BIT6_CTRL_reg_buck_r3_bit6_ctrl_START  (0)
#define PMIC_BUCK_R3_PSX_BIT6_CTRL_reg_buck_r3_bit6_ctrl_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK_R4_PSX_BIT6_CTRL_UNION
 struct description   : BUCK_R4_PSX_BIT6_CTRL Register structure definition
                        Address Offset:0x2258+(LP_NUM) Initial:0x00 Width:8
 register description : 第4路平面电源是否受控BIT6
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_buck_r4_bit6_ctrl : 8;  /* bit[0-7]: 受控PS的平面BUCK，有16bit寄存器，分别指示是否受控PS0…PS15，1：受控；0：不受控；
                                                                Bit[0]：是否受控PS0 bit6；
                                                                Bit[1]：是否受控PS1 bit6；
                                                                ……
                                                                Bit[15]：是否受控PS15 bit6；
                                                                注：该电源对应BUCK5。 */
    } reg;
} PMIC_BUCK_R4_PSX_BIT6_CTRL_UNION;
#endif
#define PMIC_BUCK_R4_PSX_BIT6_CTRL_reg_buck_r4_bit6_ctrl_START  (0)
#define PMIC_BUCK_R4_PSX_BIT6_CTRL_reg_buck_r4_bit6_ctrl_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK_R5_PSX_BIT6_CTRL_UNION
 struct description   : BUCK_R5_PSX_BIT6_CTRL Register structure definition
                        Address Offset:0x225A+(LP_NUM) Initial:0x00 Width:8
 register description : 第5路平面电源是否受控BIT6
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_buck_r5_bit6_ctrl : 8;  /* bit[0-7]: 受控PS的平面BUCK，有16bit寄存器，分别指示是否受控PS0…PS15，1：受控；0：不受控；
                                                                Bit[0]：是否受控PS0 bit6；
                                                                Bit[1]：是否受控PS1 bit6；
                                                                ……
                                                                Bit[15]：是否受控PS15 bit6；
                                                                注：该电源对应BUCK6。 */
    } reg;
} PMIC_BUCK_R5_PSX_BIT6_CTRL_UNION;
#endif
#define PMIC_BUCK_R5_PSX_BIT6_CTRL_reg_buck_r5_bit6_ctrl_START  (0)
#define PMIC_BUCK_R5_PSX_BIT6_CTRL_reg_buck_r5_bit6_ctrl_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK_R6_PSX_BIT6_CTRL_UNION
 struct description   : BUCK_R6_PSX_BIT6_CTRL Register structure definition
                        Address Offset:0x225C+(LP_NUM) Initial:0x00 Width:8
 register description : 第6路平面电源是否受控BIT6
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_buck_r6_bit6_ctrl : 8;  /* bit[0-7]: 受控PS的平面BUCK，有16bit寄存器，分别指示是否受控PS0…PS15，1：受控；0：不受控；
                                                                Bit[0]：是否受控PS0 bit6；
                                                                Bit[1]：是否受控PS1 bit6；
                                                                ……
                                                                Bit[15]：是否受控PS15 bit6；
                                                                注：该电源对应BUCK7。 */
    } reg;
} PMIC_BUCK_R6_PSX_BIT6_CTRL_UNION;
#endif
#define PMIC_BUCK_R6_PSX_BIT6_CTRL_reg_buck_r6_bit6_ctrl_START  (0)
#define PMIC_BUCK_R6_PSX_BIT6_CTRL_reg_buck_r6_bit6_ctrl_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK_R7_PSX_BIT6_CTRL_UNION
 struct description   : BUCK_R7_PSX_BIT6_CTRL Register structure definition
                        Address Offset:0x225E+(LP_NUM) Initial:0x00 Width:8
 register description : 第7路平面电源是否受控BIT6
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_buck_r7_bit6_ctrl : 8;  /* bit[0-7]: 受控PS的平面BUCK，有16bit寄存器，分别指示是否受控PS0…PS15，1：受控；0：不受控；
                                                                Bit[0]：是否受控PS0 bit6；
                                                                Bit[1]：是否受控PS1 bit6；
                                                                ……
                                                                Bit[15]：是否受控PS15 bit6；
                                                                注：该电源对应BUCK8。 */
    } reg;
} PMIC_BUCK_R7_PSX_BIT6_CTRL_UNION;
#endif
#define PMIC_BUCK_R7_PSX_BIT6_CTRL_reg_buck_r7_bit6_ctrl_START  (0)
#define PMIC_BUCK_R7_PSX_BIT6_CTRL_reg_buck_r7_bit6_ctrl_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK_R8_PSX_BIT6_CTRL_UNION
 struct description   : BUCK_R8_PSX_BIT6_CTRL Register structure definition
                        Address Offset:0x2260+(LP_NUM) Initial:0x00 Width:8
 register description : 第8路平面电源是否受控BIT6
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_buck_r8_bit6_ctrl : 8;  /* bit[0-7]: 受控PS的平面BUCK，有16bit寄存器，分别指示是否受控PS0…PS15，1：受控；0：不受控；
                                                                Bit[0]：是否受控PS0 bit6；
                                                                Bit[1]：是否受控PS1 bit6；
                                                                ……
                                                                Bit[15]：是否受控PS15 bit6；
                                                                注：该电源对应BUCK9。 */
    } reg;
} PMIC_BUCK_R8_PSX_BIT6_CTRL_UNION;
#endif
#define PMIC_BUCK_R8_PSX_BIT6_CTRL_reg_buck_r8_bit6_ctrl_START  (0)
#define PMIC_BUCK_R8_PSX_BIT6_CTRL_reg_buck_r8_bit6_ctrl_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK_R9_PSX_BIT6_CTRL_UNION
 struct description   : BUCK_R9_PSX_BIT6_CTRL Register structure definition
                        Address Offset:0x2262+(LP_NUM) Initial:0x00 Width:8
 register description : 第9路平面电源是否受控BIT6
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_buck_r9_bit6_ctrl : 8;  /* bit[0-7]: 受控PS的平面BUCK，有16bit寄存器，分别指示是否受控PS0…PS15，1：受控；0：不受控；
                                                                Bit[0]：是否受控PS0 bit6；
                                                                Bit[1]：是否受控PS1 bit6；
                                                                ……
                                                                Bit[15]：是否受控PS15 bit6；
                                                                注：该电源对应BUCK13。 */
    } reg;
} PMIC_BUCK_R9_PSX_BIT6_CTRL_UNION;
#endif
#define PMIC_BUCK_R9_PSX_BIT6_CTRL_reg_buck_r9_bit6_ctrl_START  (0)
#define PMIC_BUCK_R9_PSX_BIT6_CTRL_reg_buck_r9_bit6_ctrl_END    (7)


/*****************************************************************************
 struct               : PMIC_BUCK_R10_PSX_BIT6_CTRL_UNION
 struct description   : BUCK_R10_PSX_BIT6_CTRL Register structure definition
                        Address Offset:0x2264+(LP_NUM) Initial:0x00 Width:8
 register description : 第10路平面电源是否受控BIT6
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_buck_r10_bit6_ctrl : 8;  /* bit[0-7]: 受控PS的平面BUCK，有16bit寄存器，分别指示是否受控PS0…PS15，1：受控；0：不受控；
                                                                 Bit[0]：是否受控PS0 bit6；
                                                                 Bit[1]：是否受控PS1 bit6；
                                                                 ……
                                                                 Bit[15]：是否受控PS15 bit6；
                                                                 注：该电源对应BUCK14。 */
    } reg;
} PMIC_BUCK_R10_PSX_BIT6_CTRL_UNION;
#endif
#define PMIC_BUCK_R10_PSX_BIT6_CTRL_reg_buck_r10_bit6_ctrl_START  (0)
#define PMIC_BUCK_R10_PSX_BIT6_CTRL_reg_buck_r10_bit6_ctrl_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO_R0_PSX_BIT6_CTRL_UNION
 struct description   : LDO_R0_PSX_BIT6_CTRL Register structure definition
                        Address Offset:0x226A+(LP_NUM) Initial:0x00 Width:8
 register description : 第0路LDO电源是否受控BIT6
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo_r0_bit6_ctrl : 8;  /* bit[0-7]: 受控PS的LDO，有16bit寄存器，分别指示是否受控PS0…PS15，1：受控；0：不受控；
                                                               Bit[0]：是否受控PS0 bit6；
                                                               Bit[1]：是否受控PS1 bit6；
                                                               ……
                                                               Bit[15]：是否受控PS15 bit6；
                                                               注：该电源对应LDO0。 */
    } reg;
} PMIC_LDO_R0_PSX_BIT6_CTRL_UNION;
#endif
#define PMIC_LDO_R0_PSX_BIT6_CTRL_reg_ldo_r0_bit6_ctrl_START  (0)
#define PMIC_LDO_R0_PSX_BIT6_CTRL_reg_ldo_r0_bit6_ctrl_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO_R1_PSX_BIT6_CTRL_UNION
 struct description   : LDO_R1_PSX_BIT6_CTRL Register structure definition
                        Address Offset:0x226C+(LP_NUM) Initial:0x00 Width:8
 register description : 第1路LDO电源是否受控BIT6
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo_r1_bit6_ctrl : 8;  /* bit[0-7]: 受控PS的LDO，有16bit寄存器，分别指示是否受控PS0…PS15，1：受控；0：不受控；
                                                               Bit[0]：是否受控PS0 bit6；
                                                               Bit[1]：是否受控PS1 bit6；
                                                               ……
                                                               Bit[15]：是否受控PS15 bit6；
                                                               注：该电源对应LDO8。 */
    } reg;
} PMIC_LDO_R1_PSX_BIT6_CTRL_UNION;
#endif
#define PMIC_LDO_R1_PSX_BIT6_CTRL_reg_ldo_r1_bit6_ctrl_START  (0)
#define PMIC_LDO_R1_PSX_BIT6_CTRL_reg_ldo_r1_bit6_ctrl_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO_R2_PSX_BIT6_CTRL_UNION
 struct description   : LDO_R2_PSX_BIT6_CTRL Register structure definition
                        Address Offset:0x226E+(LP_NUM) Initial:0x00 Width:8
 register description : 第2路LDO电源是否受控BIT6
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo_r2_bit6_ctrl : 8;  /* bit[0-7]: 受控PS的LDO，有16bit寄存器，分别指示是否受控PS0…PS15，1：受控；0：不受控；
                                                               Bit[0]：是否受控PS0 bit6；
                                                               Bit[1]：是否受控PS1 bit6；
                                                               ……
                                                               Bit[15]：是否受控PS15 bit6；
                                                               注：该电源对应LDO15。 */
    } reg;
} PMIC_LDO_R2_PSX_BIT6_CTRL_UNION;
#endif
#define PMIC_LDO_R2_PSX_BIT6_CTRL_reg_ldo_r2_bit6_ctrl_START  (0)
#define PMIC_LDO_R2_PSX_BIT6_CTRL_reg_ldo_r2_bit6_ctrl_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO_R3_PSX_BIT6_CTRL_UNION
 struct description   : LDO_R3_PSX_BIT6_CTRL Register structure definition
                        Address Offset:0x2270+(LP_NUM) Initial:0x00 Width:8
 register description : 第3路LDO电源是否受控BIT6
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo_r3_bit6_ctrl : 8;  /* bit[0-7]: 受控PS的LDO，有16bit寄存器，分别指示是否受控PS0…PS15，1：受控；0：不受控；
                                                               Bit[0]：是否受控PS0 bit6；
                                                               Bit[1]：是否受控PS1 bit6；
                                                               ……
                                                               Bit[15]：是否受控PS15 bit6；
                                                               注：该电源对应LDO23。 */
    } reg;
} PMIC_LDO_R3_PSX_BIT6_CTRL_UNION;
#endif
#define PMIC_LDO_R3_PSX_BIT6_CTRL_reg_ldo_r3_bit6_ctrl_START  (0)
#define PMIC_LDO_R3_PSX_BIT6_CTRL_reg_ldo_r3_bit6_ctrl_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO_R4_PSX_BIT6_CTRL_UNION
 struct description   : LDO_R4_PSX_BIT6_CTRL Register structure definition
                        Address Offset:0x2272+(LP_NUM) Initial:0x00 Width:8
 register description : 第4路LDO电源是否受控BIT6
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo_r4_bit6_ctrl : 8;  /* bit[0-7]: 受控PS的LDO，有16bit寄存器，分别指示是否受控PS0…PS15，1：受控；0：不受控；
                                                               Bit[0]：是否受控PS0 bit6；
                                                               Bit[1]：是否受控PS1 bit6；
                                                               ……
                                                               Bit[15]：是否受控PS15 bit6；
                                                               注：该电源对应LDO24。 */
    } reg;
} PMIC_LDO_R4_PSX_BIT6_CTRL_UNION;
#endif
#define PMIC_LDO_R4_PSX_BIT6_CTRL_reg_ldo_r4_bit6_ctrl_START  (0)
#define PMIC_LDO_R4_PSX_BIT6_CTRL_reg_ldo_r4_bit6_ctrl_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO_R5_PSX_BIT6_CTRL_UNION
 struct description   : LDO_R5_PSX_BIT6_CTRL Register structure definition
                        Address Offset:0x2274+(LP_NUM) Initial:0x00 Width:8
 register description : 第5路LDO电源是否受控BIT6
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo_r5_bit6_ctrl : 8;  /* bit[0-7]: 受控PS的LDO，有16bit寄存器，分别指示是否受控PS0…PS15，1：受控；0：不受控；
                                                               Bit[0]：是否受控PS0 bit6；
                                                               Bit[1]：是否受控PS1 bit6；
                                                               ……
                                                               Bit[15]：是否受控PS15 bit6；
                                                               注：该电源对应LDO27。 */
    } reg;
} PMIC_LDO_R5_PSX_BIT6_CTRL_UNION;
#endif
#define PMIC_LDO_R5_PSX_BIT6_CTRL_reg_ldo_r5_bit6_ctrl_START  (0)
#define PMIC_LDO_R5_PSX_BIT6_CTRL_reg_ldo_r5_bit6_ctrl_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO_R6_PSX_BIT6_CTRL_UNION
 struct description   : LDO_R6_PSX_BIT6_CTRL Register structure definition
                        Address Offset:0x2276+(LP_NUM) Initial:0x00 Width:8
 register description : 第6路LDO电源是否受控BIT6
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo_r6_bit6_ctrl : 8;  /* bit[0-7]: 受控PS的LDO，有16bit寄存器，分别指示是否受控PS0…PS15，1：受控；0：不受控；
                                                               Bit[0]：是否受控PS0 bit6；
                                                               Bit[1]：是否受控PS1 bit6；
                                                               ……
                                                               Bit[15]：是否受控PS15 bit6；
                                                               注：该电源对应LDO30。 */
    } reg;
} PMIC_LDO_R6_PSX_BIT6_CTRL_UNION;
#endif
#define PMIC_LDO_R6_PSX_BIT6_CTRL_reg_ldo_r6_bit6_ctrl_START  (0)
#define PMIC_LDO_R6_PSX_BIT6_CTRL_reg_ldo_r6_bit6_ctrl_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO_R7_PSX_BIT6_CTRL_UNION
 struct description   : LDO_R7_PSX_BIT6_CTRL Register structure definition
                        Address Offset:0x2278+(LP_NUM) Initial:0x00 Width:8
 register description : 第7路LDO电源是否受控BIT6
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo_r7_bit6_ctrl : 8;  /* bit[0-7]: 受控PS的LDO，有16bit寄存器，分别指示是否受控PS0…PS15，1：受控；0：不受控；
                                                               Bit[0]：是否受控PS0 bit6；
                                                               Bit[1]：是否受控PS1 bit6；
                                                               ……
                                                               Bit[15]：是否受控PS15 bit6；
                                                               注：该电源对应LDO34。 */
    } reg;
} PMIC_LDO_R7_PSX_BIT6_CTRL_UNION;
#endif
#define PMIC_LDO_R7_PSX_BIT6_CTRL_reg_ldo_r7_bit6_ctrl_START  (0)
#define PMIC_LDO_R7_PSX_BIT6_CTRL_reg_ldo_r7_bit6_ctrl_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO_R8_PSX_BIT6_CTRL_UNION
 struct description   : LDO_R8_PSX_BIT6_CTRL Register structure definition
                        Address Offset:0x227A+(LP_NUM) Initial:0x00 Width:8
 register description : 第8路LDO电源是否受控BIT6
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo_r8_bit6_ctrl : 8;  /* bit[0-7]: 受控PS的LDO，有16bit寄存器，分别指示是否受控PS0…PS15，1：受控；0：不受控；
                                                               Bit[0]：是否受控PS0 bit6；
                                                               Bit[1]：是否受控PS1 bit6；
                                                               ……
                                                               Bit[15]：是否受控PS15 bit6；
                                                               注：该电源对应LDO37。 */
    } reg;
} PMIC_LDO_R8_PSX_BIT6_CTRL_UNION;
#endif
#define PMIC_LDO_R8_PSX_BIT6_CTRL_reg_ldo_r8_bit6_ctrl_START  (0)
#define PMIC_LDO_R8_PSX_BIT6_CTRL_reg_ldo_r8_bit6_ctrl_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO_R9_PSX_BIT6_CTRL_UNION
 struct description   : LDO_R9_PSX_BIT6_CTRL Register structure definition
                        Address Offset:0x227C+(LP_NUM) Initial:0x00 Width:8
 register description : 第9路LDO电源是否受控BIT6
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo_r9_bit6_ctrl : 8;  /* bit[0-7]: 受控PS的LDO，有16bit寄存器，分别指示是否受控PS0…PS15，1：受控；0：不受控；
                                                               Bit[0]：是否受控PS0 bit6；
                                                               Bit[1]：是否受控PS1 bit6；
                                                               ……
                                                               Bit[15]：是否受控PS15 bit6；
                                                               注：该电源对应LDO43。 */
    } reg;
} PMIC_LDO_R9_PSX_BIT6_CTRL_UNION;
#endif
#define PMIC_LDO_R9_PSX_BIT6_CTRL_reg_ldo_r9_bit6_ctrl_START  (0)
#define PMIC_LDO_R9_PSX_BIT6_CTRL_reg_ldo_r9_bit6_ctrl_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO_R10_PSX_BIT6_CTRL_UNION
 struct description   : LDO_R10_PSX_BIT6_CTRL Register structure definition
                        Address Offset:0x227E+(LP_NUM) Initial:0x00 Width:8
 register description : 第10路LDO电源是否受控BIT6
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo_r10_bit6_ctrl : 8;  /* bit[0-7]: 受控PS的LDO，有16bit寄存器，分别指示是否受控PS0…PS15，1：受控；0：不受控；
                                                                Bit[0]：是否受控PS0 bit6；
                                                                Bit[1]：是否受控PS1 bit6；
                                                                ……
                                                                Bit[15]：是否受控PS15 bit6；
                                                                注：该电源对应LDO44。 */
    } reg;
} PMIC_LDO_R10_PSX_BIT6_CTRL_UNION;
#endif
#define PMIC_LDO_R10_PSX_BIT6_CTRL_reg_ldo_r10_bit6_ctrl_START  (0)
#define PMIC_LDO_R10_PSX_BIT6_CTRL_reg_ldo_r10_bit6_ctrl_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO_R11_PSX_BIT6_CTRL_UNION
 struct description   : LDO_R11_PSX_BIT6_CTRL Register structure definition
                        Address Offset:0x2280+(LP_NUM) Initial:0x00 Width:8
 register description : 第11路LDO电源是否受控BIT6
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo_r11_bit6_ctrl : 8;  /* bit[0-7]: 受控PS的LDO，有16bit寄存器，分别指示是否受控PS0…PS15，1：受控；0：不受控；
                                                                Bit[0]：是否受控PS0 bit6；
                                                                Bit[1]：是否受控PS1 bit6；
                                                                ……
                                                                Bit[15]：是否受控PS15 bit6；
                                                                注：该电源对应LDO51。 */
    } reg;
} PMIC_LDO_R11_PSX_BIT6_CTRL_UNION;
#endif
#define PMIC_LDO_R11_PSX_BIT6_CTRL_reg_ldo_r11_bit6_ctrl_START  (0)
#define PMIC_LDO_R11_PSX_BIT6_CTRL_reg_ldo_r11_bit6_ctrl_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO_R12_PSX_BIT6_CTRL_UNION
 struct description   : LDO_R12_PSX_BIT6_CTRL Register structure definition
                        Address Offset:0x2282+(LP_NUM) Initial:0x00 Width:8
 register description : 第12路LDO电源是否受控BIT6
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo_r12_bit6_ctrl : 8;  /* bit[0-7]: 受控PS的LDO，有16bit寄存器，分别指示是否受控PS0…PS15，1：受控；0：不受控；
                                                                Bit[0]：是否受控PS0 bit6；
                                                                Bit[1]：是否受控PS1 bit6；
                                                                ……
                                                                Bit[15]：是否受控PS15 bit6；
                                                                注：该电源对应LDO55。 */
    } reg;
} PMIC_LDO_R12_PSX_BIT6_CTRL_UNION;
#endif
#define PMIC_LDO_R12_PSX_BIT6_CTRL_reg_ldo_r12_bit6_ctrl_START  (0)
#define PMIC_LDO_R12_PSX_BIT6_CTRL_reg_ldo_r12_bit6_ctrl_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO_R13_PSX_BIT6_CTRL_UNION
 struct description   : LDO_R13_PSX_BIT6_CTRL Register structure definition
                        Address Offset:0x2284+(LP_NUM) Initial:0x00 Width:8
 register description : 第13路LDO电源是否受控BIT6
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo_r13_bit6_ctrl : 8;  /* bit[0-7]: 受控PS的LDO，有16bit寄存器，分别指示是否受控PS0…PS15，1：受控；0：不受控；
                                                                Bit[0]：是否受控PS0 bit6；
                                                                Bit[1]：是否受控PS1 bit6；
                                                                ……
                                                                Bit[15]：是否受控PS15 bit6；
                                                                注：该电源对应LDO56。 */
    } reg;
} PMIC_LDO_R13_PSX_BIT6_CTRL_UNION;
#endif
#define PMIC_LDO_R13_PSX_BIT6_CTRL_reg_ldo_r13_bit6_ctrl_START  (0)
#define PMIC_LDO_R13_PSX_BIT6_CTRL_reg_ldo_r13_bit6_ctrl_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO_R14_PSX_BIT6_CTRL_UNION
 struct description   : LDO_R14_PSX_BIT6_CTRL Register structure definition
                        Address Offset:0x2286+(LP_NUM) Initial:0x00 Width:8
 register description : 第14路LDO电源是否受控BIT6
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo_r14_bit6_ctrl : 8;  /* bit[0-7]: 受控PS的LDO，有16bit寄存器，分别指示是否受控PS0…PS15，1：受控；0：不受控；
                                                                Bit[0]：是否受控PS0 bit6；
                                                                Bit[1]：是否受控PS1 bit6；
                                                                ……
                                                                Bit[15]：是否受控PS15 bit6；
                                                                注：该电源对应LSW18。 */
    } reg;
} PMIC_LDO_R14_PSX_BIT6_CTRL_UNION;
#endif
#define PMIC_LDO_R14_PSX_BIT6_CTRL_reg_ldo_r14_bit6_ctrl_START  (0)
#define PMIC_LDO_R14_PSX_BIT6_CTRL_reg_ldo_r14_bit6_ctrl_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO_R15_PSX_BIT6_CTRL_UNION
 struct description   : LDO_R15_PSX_BIT6_CTRL Register structure definition
                        Address Offset:0x2288+(LP_NUM) Initial:0x00 Width:8
 register description : 第15路LDO电源是否受控BIT6
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo_r15_bit6_ctrl : 8;  /* bit[0-7]: 受控PS的LDO，有16bit寄存器，分别指示是否受控PS0…PS15，1：受控；0：不受控；
                                                                Bit[0]：是否受控PS0 bit6；
                                                                Bit[1]：是否受控PS1 bit6；
                                                                ……
                                                                Bit[15]：是否受控PS15 bit6；
                                                                注：该电源对应LSW37。 */
    } reg;
} PMIC_LDO_R15_PSX_BIT6_CTRL_UNION;
#endif
#define PMIC_LDO_R15_PSX_BIT6_CTRL_reg_ldo_r15_bit6_ctrl_START  (0)
#define PMIC_LDO_R15_PSX_BIT6_CTRL_reg_ldo_r15_bit6_ctrl_END    (7)


/*****************************************************************************
 struct               : PMIC_CLK9M6_EN_PSX_BIT6_CTRL_UNION
 struct description   : CLK9M6_EN_PSX_BIT6_CTRL Register structure definition
                        Address Offset:0x2292+(LP_NUM) Initial:0x00 Width:8
 register description : PMU内部9M6时钟是否受PS BIT6门控
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_clk9m6_en_bit6_ctrl : 8;  /* bit[0-7]: 16bit寄存器，分别指示PMU内部xo_ssi时钟是否受控PS0…PS15 BIT6，1：受控；0：不受控；
                                                                  Bit[0]：是否受控PS0 BIT6；
                                                                  Bit[1]：是否受控PS1 BIT6；
                                                                  ……
                                                                  Bit[15]：是否受控PS15 BIT6；
                                                                  说明：马达跟随PMU系统进出低功耗。 */
    } reg;
} PMIC_CLK9M6_EN_PSX_BIT6_CTRL_UNION;
#endif
#define PMIC_CLK9M6_EN_PSX_BIT6_CTRL_reg_clk9m6_en_bit6_ctrl_START  (0)
#define PMIC_CLK9M6_EN_PSX_BIT6_CTRL_reg_clk9m6_en_bit6_ctrl_END    (7)


/*****************************************************************************
 struct               : PMIC_PMUH_BIT6_PSX_CTRL_UNION
 struct description   : PMUH_BIT6_PSX_CTRL Register structure definition
                        Address Offset:0x2298+(LP_NUM) Initial:0x00 Width:8
 register description : PMUH是否受控PS进退低功耗
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_pmuh_bit6_ctrl : 8;  /* bit[0-7]: 16bit寄存器，分别指示PMUH/REF/THSD是否受PS0…PS15进出ECO，1：受控；0：不受控；
                                                             Bit[0]：是否受控PS0进出ECO；
                                                             Bit[1]：是否受控PS1进出ECO；
                                                             ……
                                                             Bit[15]：是否受控PS15进出ECO； */
    } reg;
} PMIC_PMUH_BIT6_PSX_CTRL_UNION;
#endif
#define PMIC_PMUH_BIT6_PSX_CTRL_reg_pmuh_bit6_ctrl_START  (0)
#define PMIC_PMUH_BIT6_PSX_CTRL_reg_pmuh_bit6_ctrl_END    (7)


/*****************************************************************************
 struct               : PMIC_ECO_BIT6_TIME_SEL_UNION
 struct description   : ECO_BIT6_TIME_SEL Register structure definition
                        Address Offset:0x22A0 Initial:0x02 Width:8
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  pbuck_bit6_time_sel : 1;  /* bit[0]  : 平面BUCK比平面下LDO，提前退出ECO或延后进入ECO，间隔时间档位选择。
                                                              0：间隔30us；
                                                              1：间隔60us； */
        unsigned char  pmuh_bit6_time_sel  : 1;  /* bit[1]  : PNUH/REF/THSD，相对其他电源进出ECO，间隔时间档位选择。
                                                              0：间隔0us；
                                                              1：间隔30us； */
        unsigned char  reserved            : 6;  /* bit[2-7]:  */
    } reg;
} PMIC_ECO_BIT6_TIME_SEL_UNION;
#endif
#define PMIC_ECO_BIT6_TIME_SEL_pbuck_bit6_time_sel_START  (0)
#define PMIC_ECO_BIT6_TIME_SEL_pbuck_bit6_time_sel_END    (0)
#define PMIC_ECO_BIT6_TIME_SEL_pmuh_bit6_time_sel_START   (1)
#define PMIC_ECO_BIT6_TIME_SEL_pmuh_bit6_time_sel_END     (1)


/*****************************************************************************
 struct               : PMIC_LDO_R0_EN_PSX_CTRL_UNION
 struct description   : LDO_R0_EN_PSX_CTRL Register structure definition
                        Address Offset:0x22B0+(LP_NUM) Initial:0x00 Width:8
 register description : 第0路LDO电源是否受控PS上下电
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo_r0_en_ps_ctrl : 8;  /* bit[0-7]: 受控PS的LDO，有16bit寄存器，分别指示是否受控PS0…PS15上下电，1：受控；0：不受控；
                                                                Bit[0]：是否受控PS0 上下电；
                                                                Bit[1]：是否受控PS1 上下电；
                                                                ……
                                                                Bit[15]：是否受控PS15 上下电；
                                                                注：该电源对应LDO8。 */
    } reg;
} PMIC_LDO_R0_EN_PSX_CTRL_UNION;
#endif
#define PMIC_LDO_R0_EN_PSX_CTRL_reg_ldo_r0_en_ps_ctrl_START  (0)
#define PMIC_LDO_R0_EN_PSX_CTRL_reg_ldo_r0_en_ps_ctrl_END    (7)


/*****************************************************************************
 struct               : PMIC_LDO_R1_EN_PSX_CTRL_UNION
 struct description   : LDO_R1_EN_PSX_CTRL Register structure definition
                        Address Offset:0x22B2+(LP_NUM) Initial:0x00 Width:8
 register description : 第1路LDO电源是否受控PS上下电
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo_r1_en_ps_ctrl : 8;  /* bit[0-7]: 受控PS的LDO，有16bit寄存器，分别指示是否受控PS0…PS15上下电，1：受控；0：不受控；
                                                                Bit[0]：是否受控PS0 上下电；
                                                                Bit[1]：是否受控PS1 上下电；
                                                                ……
                                                                Bit[15]：是否受控PS15 上下电；
                                                                注：该电源对应LSW18。 */
    } reg;
} PMIC_LDO_R1_EN_PSX_CTRL_UNION;
#endif
#define PMIC_LDO_R1_EN_PSX_CTRL_reg_ldo_r1_en_ps_ctrl_START  (0)
#define PMIC_LDO_R1_EN_PSX_CTRL_reg_ldo_r1_en_ps_ctrl_END    (7)


/*****************************************************************************
 struct               : PMIC_PS_EXEC_CMD_UNION
 struct description   : PS_EXEC_CMD Register structure definition
                        Address Offset:0x2340 Initial:0xFF Width:8
 register description : PS命令
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ps_exec_cmd : 8;  /* bit[0-7]: SPMI下发的PS执行命令。
                                                          动态配置。 */
    } reg;
} PMIC_PS_EXEC_CMD_UNION;
#endif
#define PMIC_PS_EXEC_CMD_reg_ps_exec_cmd_START  (0)
#define PMIC_PS_EXEC_CMD_reg_ps_exec_cmd_END    (7)


/*****************************************************************************
 struct               : PMIC_PS_PMUH_THSD_REF_CTRL_UNION
 struct description   : PS_PMUH_THSD_REF_CTRL Register structure definition
                        Address Offset:0x2350 Initial:0x00 Width:8
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ref_ps_ctrl  : 1;  /* bit[0]  : REF是否受控PS进出ECO。
                                                           1：受控；
                                                           0：不受控； */
        unsigned char  reg_thsd_ps_ctrl : 1;  /* bit[1]  : THSD是否受控PS进出ECO。
                                                           0：受寄存器控制进/出ECO；
                                                           1：受PS控制进/出ECO。 */
        unsigned char  reg_pmuh_ps_ctrl : 1;  /* bit[2]  : PMUH是否受控PS进出ECO。
                                                           1：受控；
                                                           0：不受控； */
        unsigned char  reserved_0       : 1;  /* bit[3]  : 保留。 */
        unsigned char  soh_thsd_en      : 1;  /* bit[4]  : 低功耗下SOH Tdie检查开启THSD温度检测模块使能寄存器：
                                                           1'b0：不使能；
                                                           1'b1：使能。 */
        unsigned char  reserved_1       : 3;  /* bit[5-7]: 静态配置 */
    } reg;
} PMIC_PS_PMUH_THSD_REF_CTRL_UNION;
#endif
#define PMIC_PS_PMUH_THSD_REF_CTRL_reg_ref_ps_ctrl_START   (0)
#define PMIC_PS_PMUH_THSD_REF_CTRL_reg_ref_ps_ctrl_END     (0)
#define PMIC_PS_PMUH_THSD_REF_CTRL_reg_thsd_ps_ctrl_START  (1)
#define PMIC_PS_PMUH_THSD_REF_CTRL_reg_thsd_ps_ctrl_END    (1)
#define PMIC_PS_PMUH_THSD_REF_CTRL_reg_pmuh_ps_ctrl_START  (2)
#define PMIC_PS_PMUH_THSD_REF_CTRL_reg_pmuh_ps_ctrl_END    (2)
#define PMIC_PS_PMUH_THSD_REF_CTRL_soh_thsd_en_START       (4)
#define PMIC_PS_PMUH_THSD_REF_CTRL_soh_thsd_en_END         (4)


/*****************************************************************************
 struct               : PMIC_HD_COMB_CTRL0_UNION
 struct description   : HD_COMB_CTRL0 Register structure definition
                        Address Offset:0x2351 Initial:0x00 Width:8
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eco_in_comb_ctrl     : 1;  /* bit[0]  : eco_in_n是否受控组合逻辑。
                                                               0：不受控；
                                                               1：受控； */
        unsigned char  ldo_buf_comb_ctrl    : 1;  /* bit[1]  : LDO_BUF 是否受控“WIFI_CLK_EN|NFC_CLK_EN|UWB_CLK_EN|NFC/WIFI/UWB_CLK/IODIE_CLK的使能寄存器”组合逻辑下电/上电。
                                                               0：不受控；
                                                               1：受控； */
        unsigned char  ldo26_eco_comb_ctrl  : 1;  /* bit[2]  : LDO26 是否受控“PS SPMI bit7|WIFI_CLK_EN|NFC_CLK_EN|UWB_CLK_EN|所有时钟使能寄存器”组合逻辑进出ECO。
                                                               0：不受控；
                                                               1：受控； */
        unsigned char  ldo26_vset_comb_ctrl : 1;  /* bit[3]  : LDO26 是否受控“PS SPMI bit7|WIFI_CLK_EN|NFC_CLK_EN|UWB_CLK_EN|所有时钟使能寄存器”组合逻辑调压。
                                                               0：不受控；
                                                               1：受控； */
        unsigned char  ldo36_eco_comb_ctrl  : 1;  /* bit[4]  : LDO36 是否受控“PS SPMI命令bit7|SYS_CLK/SERDES_CLK/UFS_CLK时钟使能寄存器”组合逻辑进出ECO。
                                                               0：不受控；
                                                               1：受控； */
        unsigned char  reserved             : 3;  /* bit[5-7]:  */
    } reg;
} PMIC_HD_COMB_CTRL0_UNION;
#endif
#define PMIC_HD_COMB_CTRL0_eco_in_comb_ctrl_START      (0)
#define PMIC_HD_COMB_CTRL0_eco_in_comb_ctrl_END        (0)
#define PMIC_HD_COMB_CTRL0_ldo_buf_comb_ctrl_START     (1)
#define PMIC_HD_COMB_CTRL0_ldo_buf_comb_ctrl_END       (1)
#define PMIC_HD_COMB_CTRL0_ldo26_eco_comb_ctrl_START   (2)
#define PMIC_HD_COMB_CTRL0_ldo26_eco_comb_ctrl_END     (2)
#define PMIC_HD_COMB_CTRL0_ldo26_vset_comb_ctrl_START  (3)
#define PMIC_HD_COMB_CTRL0_ldo26_vset_comb_ctrl_END    (3)
#define PMIC_HD_COMB_CTRL0_ldo36_eco_comb_ctrl_START   (4)
#define PMIC_HD_COMB_CTRL0_ldo36_eco_comb_ctrl_END     (4)


/*****************************************************************************
 struct               : PMIC_HD_COMB_CTRL1_UNION
 struct description   : HD_COMB_CTRL1 Register structure definition
                        Address Offset:0x2352 Initial:0x00 Width:8
 register description : wifi硬线、thsd控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  wifi_en_ldo27_eco : 1;  /* bit[0]  : LDO27低功耗受控源选择寄存器，与peri_en配合使用。
                                                            0：受寄存器控制开进/出ECO；
                                                            1：受wifi_en控制而进/出ECO。 */
        unsigned char  wifi_en_buck3_eco : 1;  /* bit[1]  : BUCK3低功耗受控源选择寄存器，与PS bit6配合使用。
                                                            0：受寄存器控制开进/出ECO；
                                                            1：受WIFI_CLK_EN控制而进/出ECO。 */
        unsigned char  wifi_en_buck2_eco : 1;  /* bit[2]  : BUCK2低功耗受控源选择寄存器，与PS bit6配合使用。
                                                            0：受寄存器控制开进/出ECO；
                                                            1：受WIFI_CLK_EN控制而进/出ECO。 */
        unsigned char  reserved_0        : 1;  /* bit[3]  : 保留。 */
        unsigned char  reserved_1        : 1;  /* bit[4]  : 保留。 */
        unsigned char  reserved_2        : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_HD_COMB_CTRL1_UNION;
#endif
#define PMIC_HD_COMB_CTRL1_wifi_en_ldo27_eco_START  (0)
#define PMIC_HD_COMB_CTRL1_wifi_en_ldo27_eco_END    (0)
#define PMIC_HD_COMB_CTRL1_wifi_en_buck3_eco_START  (1)
#define PMIC_HD_COMB_CTRL1_wifi_en_buck3_eco_END    (1)
#define PMIC_HD_COMB_CTRL1_wifi_en_buck2_eco_START  (2)
#define PMIC_HD_COMB_CTRL1_wifi_en_buck2_eco_END    (2)


/*****************************************************************************
 struct               : PMIC_HD_COMB_CTRL2_UNION
 struct description   : HD_COMB_CTRL2 Register structure definition
                        Address Offset:0x2353 Initial:0x00 Width:8
 register description : XO时钟开启关闭是否受控组合逻辑
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ufs_clk_comb_ctrl    : 1;  /* bit[0]  : UFS_CLK时钟是否受控“SPMI bit7|UFS_CLK时钟使能寄存器”组合逻辑。
                                                               1：受控；
                                                               0：不受控； */
        unsigned char  serdes_clk_comb_ctrl : 1;  /* bit[1]  : SERDES_CLK时钟是否受控“SPMI bit7|SERDES_CLK时钟使能寄存器”组合逻辑。
                                                               1：受控；
                                                               0：不受控； */
        unsigned char  sys_clk_comb_ctrl    : 1;  /* bit[2]  : SYS_CLK时钟是否受控“SPMI bit7|SYS_CLK时钟使能寄存器”组合逻辑。
                                                               1：受控；
                                                               0：不受控； */
        unsigned char  nfc_clk_comb_ctrl    : 1;  /* bit[3]  : NFC_CLK时钟使能是否受控“NFC_CLK_EN |NFC_CLK时钟使能寄存器”组合逻辑。
                                                               1：受控；
                                                               0：不受控； */
        unsigned char  wifi_clk_comb_ctrl   : 1;  /* bit[4]  : WIFI_CLK时钟使能是否受控“WIFI_CLK_EN |WIFI_CLK时钟使能寄存器”组合逻辑。
                                                               1：受控；
                                                               0：不受控； */
        unsigned char  uwb_clk_comb_ctrl    : 1;  /* bit[5]  : UWB_CLK时钟使能是否受控“UWB_CLK_EN |UWB_CLK时钟使能寄存器”组合逻辑。
                                                               1：受控；
                                                               0：不受控； */
        unsigned char  reserved             : 2;  /* bit[6-7]:  */
    } reg;
} PMIC_HD_COMB_CTRL2_UNION;
#endif
#define PMIC_HD_COMB_CTRL2_ufs_clk_comb_ctrl_START     (0)
#define PMIC_HD_COMB_CTRL2_ufs_clk_comb_ctrl_END       (0)
#define PMIC_HD_COMB_CTRL2_serdes_clk_comb_ctrl_START  (1)
#define PMIC_HD_COMB_CTRL2_serdes_clk_comb_ctrl_END    (1)
#define PMIC_HD_COMB_CTRL2_sys_clk_comb_ctrl_START     (2)
#define PMIC_HD_COMB_CTRL2_sys_clk_comb_ctrl_END       (2)
#define PMIC_HD_COMB_CTRL2_nfc_clk_comb_ctrl_START     (3)
#define PMIC_HD_COMB_CTRL2_nfc_clk_comb_ctrl_END       (3)
#define PMIC_HD_COMB_CTRL2_wifi_clk_comb_ctrl_START    (4)
#define PMIC_HD_COMB_CTRL2_wifi_clk_comb_ctrl_END      (4)
#define PMIC_HD_COMB_CTRL2_uwb_clk_comb_ctrl_START     (5)
#define PMIC_HD_COMB_CTRL2_uwb_clk_comb_ctrl_END       (5)


/*****************************************************************************
 struct               : PMIC_HD_XO_CLK_CTRL0_UNION
 struct description   : HD_XO_CLK_CTRL0 Register structure definition
                        Address Offset:0x2354 Initial:0x00 Width:8
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  nfc_clk_hd_ctrl  : 1;  /* bit[0]  : NFC_CLK时钟使能是否受控NFC_CLK_EN硬线。
                                                           1：受控；
                                                           0：不受控； */
        unsigned char  wifi_clk_hd_ctrl : 1;  /* bit[1]  : WIFI_CLK时钟使能是否受控WIFI_CLK_EN硬线。
                                                           1：受控；
                                                           0：不受控； */
        unsigned char  uwb_clk_hd_ctrl  : 1;  /* bit[2]  : UWB_CLK时钟使能是否受控UWB_CLK_EN硬线。
                                                           1：受控；
                                                           0：不受控； */
        unsigned char  reserved         : 5;  /* bit[3-7]:  */
    } reg;
} PMIC_HD_XO_CLK_CTRL0_UNION;
#endif
#define PMIC_HD_XO_CLK_CTRL0_nfc_clk_hd_ctrl_START   (0)
#define PMIC_HD_XO_CLK_CTRL0_nfc_clk_hd_ctrl_END     (0)
#define PMIC_HD_XO_CLK_CTRL0_wifi_clk_hd_ctrl_START  (1)
#define PMIC_HD_XO_CLK_CTRL0_wifi_clk_hd_ctrl_END    (1)
#define PMIC_HD_XO_CLK_CTRL0_uwb_clk_hd_ctrl_START   (2)
#define PMIC_HD_XO_CLK_CTRL0_uwb_clk_hd_ctrl_END     (2)


/*****************************************************************************
 struct               : PMIC_PS_XO_CLK_CTRL0_UNION
 struct description   : PS_XO_CLK_CTRL0 Register structure definition
                        Address Offset:0x2355 Initial:0x00 Width:8
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ufs_clk_ps_ctrl    : 1;  /* bit[0]  : UFS_CLK是否受控PS bit7。
                                                             1：受控；
                                                             0：不受控； */
        unsigned char  serdes_clk_ps_ctrl : 1;  /* bit[1]  : SERDES_CLK是否受控PS bit7。
                                                             1：受控；
                                                             0：不受控； */
        unsigned char  sys_clk_ps_ctrl    : 1;  /* bit[2]  : SYS_CLK是否受控PS bit7。
                                                             1：受控；
                                                             0：不受控； */
        unsigned char  reserved           : 5;  /* bit[3-7]:  */
    } reg;
} PMIC_PS_XO_CLK_CTRL0_UNION;
#endif
#define PMIC_PS_XO_CLK_CTRL0_ufs_clk_ps_ctrl_START     (0)
#define PMIC_PS_XO_CLK_CTRL0_ufs_clk_ps_ctrl_END       (0)
#define PMIC_PS_XO_CLK_CTRL0_serdes_clk_ps_ctrl_START  (1)
#define PMIC_PS_XO_CLK_CTRL0_serdes_clk_ps_ctrl_END    (1)
#define PMIC_PS_XO_CLK_CTRL0_sys_clk_ps_ctrl_START     (2)
#define PMIC_PS_XO_CLK_CTRL0_sys_clk_ps_ctrl_END       (2)


/*****************************************************************************
 struct               : PMIC_PS_SYS_CLK_TIME_UNION
 struct description   : PS_SYS_CLK_TIME Register structure definition
                        Address Offset:0x2356 Initial:0x00 Width:8
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sys_clk_time : 2;  /* bit[0-1]: PS bit7控制SYS时钟buffer开启的延时档位选择。
                                                       2'd0：0ms；
                                                       2'd1：125us;
                                                       2'd2：250us
                                                       2'd3：500us */
        unsigned char  reserved     : 6;  /* bit[2-7]:  */
    } reg;
} PMIC_PS_SYS_CLK_TIME_UNION;
#endif
#define PMIC_PS_SYS_CLK_TIME_sys_clk_time_START  (0)
#define PMIC_PS_SYS_CLK_TIME_sys_clk_time_END    (1)


/*****************************************************************************
 struct               : PMIC_PSX_BIT6_ECO_CTRL0_UNION
 struct description   : PSX_BIT6_ECO_CTRL0 Register structure definition
                        Address Offset:0x2370 Initial:0x00 Width:8
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck2_eco_bit6_ctrl  : 1;  /* bit[0]  : BUCK2是否受控PS bit6进出ECO。
                                                               1：受控；
                                                               0：不受控； */
        unsigned char  buck3_eco_bit6_ctrl  : 1;  /* bit[1]  : BUCK3是否受控PS bit6进出ECO。
                                                               1：受控；
                                                               0：不受控； */
        unsigned char  buck8_eco_bit6_ctrl  : 1;  /* bit[2]  : BUCK8是否受控PS bit6进出ECO。
                                                               1：受控；
                                                               0：不受控； */
        unsigned char  buck9_eco_bit6_ctrl  : 1;  /* bit[3]  : BUCK9是否受控PS bit6进出ECO。
                                                               1：受控；
                                                               0：不受控； */
        unsigned char  buck14_eco_bit6_ctrl : 1;  /* bit[4]  : BUCK14是否受控PS bit6进出ECO。
                                                               1：受控；
                                                               0：不受控； */
        unsigned char  reserved             : 3;  /* bit[5-7]:  */
    } reg;
} PMIC_PSX_BIT6_ECO_CTRL0_UNION;
#endif
#define PMIC_PSX_BIT6_ECO_CTRL0_buck2_eco_bit6_ctrl_START   (0)
#define PMIC_PSX_BIT6_ECO_CTRL0_buck2_eco_bit6_ctrl_END     (0)
#define PMIC_PSX_BIT6_ECO_CTRL0_buck3_eco_bit6_ctrl_START   (1)
#define PMIC_PSX_BIT6_ECO_CTRL0_buck3_eco_bit6_ctrl_END     (1)
#define PMIC_PSX_BIT6_ECO_CTRL0_buck8_eco_bit6_ctrl_START   (2)
#define PMIC_PSX_BIT6_ECO_CTRL0_buck8_eco_bit6_ctrl_END     (2)
#define PMIC_PSX_BIT6_ECO_CTRL0_buck9_eco_bit6_ctrl_START   (3)
#define PMIC_PSX_BIT6_ECO_CTRL0_buck9_eco_bit6_ctrl_END     (3)
#define PMIC_PSX_BIT6_ECO_CTRL0_buck14_eco_bit6_ctrl_START  (4)
#define PMIC_PSX_BIT6_ECO_CTRL0_buck14_eco_bit6_ctrl_END    (4)


/*****************************************************************************
 struct               : PMIC_PSX_BIT6_ECO_CTRL1_UNION
 struct description   : PSX_BIT6_ECO_CTRL1 Register structure definition
                        Address Offset:0x2372 Initial:0x00 Width:8
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo55_eco_bit6_ctrl : 1;  /* bit[0]: LDO55是否受控PS bit6进出ECO。
                                                            1：受控；
                                                            0：不受控； */
        unsigned char  ldo51_eco_bit6_ctrl : 1;  /* bit[1]: LDO51是否受控PS bit6进出ECO。
                                                            1：受控；
                                                            0：不受控； */
        unsigned char  ldo44_eco_bit6_ctrl : 1;  /* bit[2]: LDO44是否受控PS bit6进出ECO。
                                                            1：受控；
                                                            0：不受控； */
        unsigned char  ldo34_eco_bit6_ctrl : 1;  /* bit[3]: LDO34是否受控PS bit6进出ECO。
                                                            1：受控；
                                                            0：不受控； */
        unsigned char  ldo27_eco_bit6_ctrl : 1;  /* bit[4]: LDO27是否受控PS bit6进出ECO。
                                                            1：受控；
                                                            0：不受控； */
        unsigned char  ldo24_eco_bit6_ctrl : 1;  /* bit[5]: LDO24是否受控PS bit6进出ECO。
                                                            1：受控；
                                                            0：不受控； */
        unsigned char  ldo15_eco_bit6_ctrl : 1;  /* bit[6]: LDO15是否受控PS bit6进出ECO。
                                                            1：受控；
                                                            0：不受控； */
        unsigned char  ldo8_eco_bit6_ctrl  : 1;  /* bit[7]: LDO8是否受控PS bit6进出ECO。
                                                            1：受控；
                                                            0：不受控； */
    } reg;
} PMIC_PSX_BIT6_ECO_CTRL1_UNION;
#endif
#define PMIC_PSX_BIT6_ECO_CTRL1_ldo55_eco_bit6_ctrl_START  (0)
#define PMIC_PSX_BIT6_ECO_CTRL1_ldo55_eco_bit6_ctrl_END    (0)
#define PMIC_PSX_BIT6_ECO_CTRL1_ldo51_eco_bit6_ctrl_START  (1)
#define PMIC_PSX_BIT6_ECO_CTRL1_ldo51_eco_bit6_ctrl_END    (1)
#define PMIC_PSX_BIT6_ECO_CTRL1_ldo44_eco_bit6_ctrl_START  (2)
#define PMIC_PSX_BIT6_ECO_CTRL1_ldo44_eco_bit6_ctrl_END    (2)
#define PMIC_PSX_BIT6_ECO_CTRL1_ldo34_eco_bit6_ctrl_START  (3)
#define PMIC_PSX_BIT6_ECO_CTRL1_ldo34_eco_bit6_ctrl_END    (3)
#define PMIC_PSX_BIT6_ECO_CTRL1_ldo27_eco_bit6_ctrl_START  (4)
#define PMIC_PSX_BIT6_ECO_CTRL1_ldo27_eco_bit6_ctrl_END    (4)
#define PMIC_PSX_BIT6_ECO_CTRL1_ldo24_eco_bit6_ctrl_START  (5)
#define PMIC_PSX_BIT6_ECO_CTRL1_ldo24_eco_bit6_ctrl_END    (5)
#define PMIC_PSX_BIT6_ECO_CTRL1_ldo15_eco_bit6_ctrl_START  (6)
#define PMIC_PSX_BIT6_ECO_CTRL1_ldo15_eco_bit6_ctrl_END    (6)
#define PMIC_PSX_BIT6_ECO_CTRL1_ldo8_eco_bit6_ctrl_START   (7)
#define PMIC_PSX_BIT6_ECO_CTRL1_ldo8_eco_bit6_ctrl_END     (7)


/*****************************************************************************
 struct               : PMIC_PSX_BIT6_ECO_CTRL2_UNION
 struct description   : PSX_BIT6_ECO_CTRL2 Register structure definition
                        Address Offset:0x2373 Initial:0x00 Width:8
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lsw18_eco_bit6_ctrl : 1;  /* bit[0]  : LSW18是否受控PS bit6进出ECO。
                                                              1：受控；
                                                              0：不受控； */
        unsigned char  reserved            : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_PSX_BIT6_ECO_CTRL2_UNION;
#endif
#define PMIC_PSX_BIT6_ECO_CTRL2_lsw18_eco_bit6_ctrl_START  (0)
#define PMIC_PSX_BIT6_ECO_CTRL2_lsw18_eco_bit6_ctrl_END    (0)


/*****************************************************************************
 struct               : PMIC_BIT6_ECO_CTRL0_UNION
 struct description   : BIT6_ECO_CTRL0 Register structure definition
                        Address Offset:0x2375 Initial:0x00 Width:8
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo17_eco_bit6_ctrl : 1;  /* bit[0]: LDO17是否受控PS bit6进出ECO。
                                                            1：受控；
                                                            0：不受控； */
        unsigned char  ldo16_eco_bit6_ctrl : 1;  /* bit[1]: LDO16是否受控PS bit6进出ECO。
                                                            1：受控；
                                                            0：不受控； */
        unsigned char  ldo14_eco_bit6_ctrl : 1;  /* bit[2]: LDO14是否受控PS bit6进出ECO。
                                                            1：受控；
                                                            0：不受控； */
        unsigned char  ldo12_eco_bit6_ctrl : 1;  /* bit[3]: LDO12是否受控PS bit6进出ECO。
                                                            1：受控；
                                                            0：不受控； */
        unsigned char  ldo11_eco_bit6_ctrl : 1;  /* bit[4]: LDO11是否受控PS bit6进出ECO。
                                                            1：受控；
                                                            0：不受控； */
        unsigned char  ldo9_eco_bit6_ctrl  : 1;  /* bit[5]: LDO9是否受控PS bit6进出ECO。
                                                            1：受控；
                                                            0：不受控； */
        unsigned char  ldo2_eco_bit6_ctrl  : 1;  /* bit[6]: LDO2是否受控PS bit6进出ECO。
                                                            1：受控；
                                                            0：不受控； */
        unsigned char  reserved            : 1;  /* bit[7]: 保留。 */
    } reg;
} PMIC_BIT6_ECO_CTRL0_UNION;
#endif
#define PMIC_BIT6_ECO_CTRL0_ldo17_eco_bit6_ctrl_START  (0)
#define PMIC_BIT6_ECO_CTRL0_ldo17_eco_bit6_ctrl_END    (0)
#define PMIC_BIT6_ECO_CTRL0_ldo16_eco_bit6_ctrl_START  (1)
#define PMIC_BIT6_ECO_CTRL0_ldo16_eco_bit6_ctrl_END    (1)
#define PMIC_BIT6_ECO_CTRL0_ldo14_eco_bit6_ctrl_START  (2)
#define PMIC_BIT6_ECO_CTRL0_ldo14_eco_bit6_ctrl_END    (2)
#define PMIC_BIT6_ECO_CTRL0_ldo12_eco_bit6_ctrl_START  (3)
#define PMIC_BIT6_ECO_CTRL0_ldo12_eco_bit6_ctrl_END    (3)
#define PMIC_BIT6_ECO_CTRL0_ldo11_eco_bit6_ctrl_START  (4)
#define PMIC_BIT6_ECO_CTRL0_ldo11_eco_bit6_ctrl_END    (4)
#define PMIC_BIT6_ECO_CTRL0_ldo9_eco_bit6_ctrl_START   (5)
#define PMIC_BIT6_ECO_CTRL0_ldo9_eco_bit6_ctrl_END     (5)
#define PMIC_BIT6_ECO_CTRL0_ldo2_eco_bit6_ctrl_START   (6)
#define PMIC_BIT6_ECO_CTRL0_ldo2_eco_bit6_ctrl_END     (6)


/*****************************************************************************
 struct               : PMIC_BIT6_ECO_CTRL1_UNION
 struct description   : BIT6_ECO_CTRL1 Register structure definition
                        Address Offset:0x2376 Initial:0x00 Width:8
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reserved_0          : 1;  /* bit[0]: 保留。 */
        unsigned char  reserved_1          : 1;  /* bit[1]: 保留。 */
        unsigned char  ldo36_eco_bit6_ctrl : 1;  /* bit[2]: LDO36是否受控PS bit6进出ECO。
                                                            1：受控；
                                                            0：不受控； */
        unsigned char  ldo32_eco_bit6_ctrl : 1;  /* bit[3]: LDO32是否受控PS bit6进出ECO。
                                                            1：受控；
                                                            0：不受控； */
        unsigned char  reserved_2          : 1;  /* bit[4]: 保留。 */
        unsigned char  reserved_3          : 1;  /* bit[5]: 保留。 */
        unsigned char  ldo20_eco_bit6_ctrl : 1;  /* bit[6]: LDO20是否受控PS bit6进出ECO。
                                                            1：受控；
                                                            0：不受控； */
        unsigned char  ldo19_eco_bit6_ctrl : 1;  /* bit[7]: LDO19是否受控PS bit6进出ECO。
                                                            1：受控；
                                                            0：不受控； */
    } reg;
} PMIC_BIT6_ECO_CTRL1_UNION;
#endif
#define PMIC_BIT6_ECO_CTRL1_ldo36_eco_bit6_ctrl_START  (2)
#define PMIC_BIT6_ECO_CTRL1_ldo36_eco_bit6_ctrl_END    (2)
#define PMIC_BIT6_ECO_CTRL1_ldo32_eco_bit6_ctrl_START  (3)
#define PMIC_BIT6_ECO_CTRL1_ldo32_eco_bit6_ctrl_END    (3)
#define PMIC_BIT6_ECO_CTRL1_ldo20_eco_bit6_ctrl_START  (6)
#define PMIC_BIT6_ECO_CTRL1_ldo20_eco_bit6_ctrl_END    (6)
#define PMIC_BIT6_ECO_CTRL1_ldo19_eco_bit6_ctrl_START  (7)
#define PMIC_BIT6_ECO_CTRL1_ldo19_eco_bit6_ctrl_END    (7)


/*****************************************************************************
 struct               : PMIC_BIT6_ECO_CTRL2_UNION
 struct description   : BIT6_ECO_CTRL2 Register structure definition
                        Address Offset:0x2377 Initial:0x00 Width:8
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lsw4_eco_bit6_ctrl     : 1;  /* bit[0]: LSW4是否受控PS bit6进出ECO。
                                                               1：受控；
                                                               0：不受控； */
        unsigned char  ldo_buf1_eco_bit6_ctrl : 1;  /* bit[1]: LDO_BUF1是否受控PS bit6进出ECO。
                                                               1：受控；
                                                               0：不受控； */
        unsigned char  ldo58_eco_bit6_ctrl    : 1;  /* bit[2]: LDO58是否受控PS bit6进出ECO。
                                                               1：受控；
                                                               0：不受控； */
        unsigned char  reserved               : 1;  /* bit[3]: 保留。 */
        unsigned char  ldo54_eco_bit6_ctrl    : 1;  /* bit[4]: LDO54是否受控PS bit6进出ECO。
                                                               1：受控；
                                                               0：不受控； */
        unsigned char  ldo53_eco_bit6_ctrl    : 1;  /* bit[5]: LDO53是否受控PS bit6进出ECO。
                                                               1：受控；
                                                               0：不受控； */
        unsigned char  ldo52_eco_bit6_ctrl    : 1;  /* bit[6]: LDO52是否受控PS bit6进出ECO。
                                                               1：受控；
                                                               0：不受控； */
        unsigned char  ldo45_eco_bit6_ctrl    : 1;  /* bit[7]: LDO45是否受控PS bit6进出ECO。
                                                               1：受控；
                                                               0：不受控； */
    } reg;
} PMIC_BIT6_ECO_CTRL2_UNION;
#endif
#define PMIC_BIT6_ECO_CTRL2_lsw4_eco_bit6_ctrl_START      (0)
#define PMIC_BIT6_ECO_CTRL2_lsw4_eco_bit6_ctrl_END        (0)
#define PMIC_BIT6_ECO_CTRL2_ldo_buf1_eco_bit6_ctrl_START  (1)
#define PMIC_BIT6_ECO_CTRL2_ldo_buf1_eco_bit6_ctrl_END    (1)
#define PMIC_BIT6_ECO_CTRL2_ldo58_eco_bit6_ctrl_START     (2)
#define PMIC_BIT6_ECO_CTRL2_ldo58_eco_bit6_ctrl_END       (2)
#define PMIC_BIT6_ECO_CTRL2_ldo54_eco_bit6_ctrl_START     (4)
#define PMIC_BIT6_ECO_CTRL2_ldo54_eco_bit6_ctrl_END       (4)
#define PMIC_BIT6_ECO_CTRL2_ldo53_eco_bit6_ctrl_START     (5)
#define PMIC_BIT6_ECO_CTRL2_ldo53_eco_bit6_ctrl_END       (5)
#define PMIC_BIT6_ECO_CTRL2_ldo52_eco_bit6_ctrl_START     (6)
#define PMIC_BIT6_ECO_CTRL2_ldo52_eco_bit6_ctrl_END       (6)
#define PMIC_BIT6_ECO_CTRL2_ldo45_eco_bit6_ctrl_START     (7)
#define PMIC_BIT6_ECO_CTRL2_ldo45_eco_bit6_ctrl_END       (7)


/*****************************************************************************
 struct               : PMIC_BIT6_ECO_CTRL3_UNION
 struct description   : BIT6_ECO_CTRL3 Register structure definition
                        Address Offset:0x2378 Initial:0x00 Width:8
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reserved_0          : 1;  /* bit[0]  : 保留。 */
        unsigned char  lsw21_eco_bit6_ctrl : 1;  /* bit[1]  : LSW21是否受控PS bit6进出ECO。
                                                              1：受控；
                                                              0：不受控； */
        unsigned char  reserved_1          : 6;  /* bit[2-7]:  */
    } reg;
} PMIC_BIT6_ECO_CTRL3_UNION;
#endif
#define PMIC_BIT6_ECO_CTRL3_lsw21_eco_bit6_ctrl_START  (1)
#define PMIC_BIT6_ECO_CTRL3_lsw21_eco_bit6_ctrl_END    (1)


/*****************************************************************************
 struct               : PMIC_PSX_ONOFF_CTRL0_UNION
 struct description   : PSX_ONOFF_CTRL0 Register structure definition
                        Address Offset:0x2379 Initial:0x00 Width:8
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo8_en_ps_ctrl  : 1;  /* bit[0]  : LDO8是否受控PS上下电。
                                                           1：受控；
                                                           0：不受控； */
        unsigned char  lsw18_en_ps_ctrl : 1;  /* bit[1]  : LSW18是否受控PS上下电。
                                                           1：受控；
                                                           0：不受控； */
        unsigned char  reserved         : 6;  /* bit[2-7]: 保留。 */
    } reg;
} PMIC_PSX_ONOFF_CTRL0_UNION;
#endif
#define PMIC_PSX_ONOFF_CTRL0_ldo8_en_ps_ctrl_START   (0)
#define PMIC_PSX_ONOFF_CTRL0_ldo8_en_ps_ctrl_END     (0)
#define PMIC_PSX_ONOFF_CTRL0_lsw18_en_ps_ctrl_START  (1)
#define PMIC_PSX_ONOFF_CTRL0_lsw18_en_ps_ctrl_END    (1)


/*****************************************************************************
 struct               : PMIC_PS_INTL_CTRL0_UNION
 struct description   : PS_INTL_CTRL0 Register structure definition
                        Address Offset:0x237D Initial:0x00 Width:8
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lp_ctrl_mask    : 1;  /* bit[0]  : reg_ps_exec_cmd更新是否受该寄存器屏蔽：
                                                          1：受该寄存器屏蔽；
                                                          0：不受该寄存器屏蔽。 */
        unsigned char  ps_clk_gate_byp : 1;  /* bit[1]  : 软件PS门控使能。
                                                          0：PS时钟门控取决于内部逻辑控制;
                                                          1：PS时钟打开。 */
        unsigned char  reserved        : 6;  /* bit[2-7]:  */
    } reg;
} PMIC_PS_INTL_CTRL0_UNION;
#endif
#define PMIC_PS_INTL_CTRL0_lp_ctrl_mask_START     (0)
#define PMIC_PS_INTL_CTRL0_lp_ctrl_mask_END       (0)
#define PMIC_PS_INTL_CTRL0_ps_clk_gate_byp_START  (1)
#define PMIC_PS_INTL_CTRL0_ps_clk_gate_byp_END    (1)


/*****************************************************************************
 struct               : PMIC_PS_INTL_CTRL1_UNION
 struct description   : PS_INTL_CTRL1 Register structure definition
                        Address Offset:0x237E Initial:0x01 Width:8
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eco_in_clk9m6_en_mask : 1;  /* bit[0]  : eco_in_n受控于PS内部clk9m6_en，同时支持软件mask，默认屏蔽。
                                                                0：不屏蔽；
                                                                1：屏蔽； */
        unsigned char  reserved              : 7;  /* bit[1-7]:  */
    } reg;
} PMIC_PS_INTL_CTRL1_UNION;
#endif
#define PMIC_PS_INTL_CTRL1_eco_in_clk9m6_en_mask_START  (0)
#define PMIC_PS_INTL_CTRL1_eco_in_clk9m6_en_mask_END    (0)


/*****************************************************************************
 struct               : PMIC_ECO_IN_N_MASK_UNION
 struct description   : ECO_IN_N_MASK Register structure definition
                        Address Offset:0x2380 Initial:0x00 Width:8
 register description : eco_in_n低功耗控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eco_in_sys_en_mask    : 1;  /* bit[0]: 是否屏蔽“reg_xo_sys_en”对eco_in_n的拉低/拉高控制作用
                                                              0：不屏蔽；
                                                              1：屏蔽。 */
        unsigned char  eco_in_serdes_en_mask : 1;  /* bit[1]: 是否屏蔽“reg_xo_serdes_en”对eco_in_n的拉低/拉高控制作用。
                                                              0：不屏蔽；
                                                              1：屏蔽。 */
        unsigned char  eco_in_ufs_en_mask    : 1;  /* bit[2]: 是否屏蔽“reg_xo_ufs_en”对eco_in_n的拉低/拉高控制作用
                                                              0：不屏蔽；
                                                              1：屏蔽。 */
        unsigned char  eco_in_wifi_en_mask   : 1;  /* bit[3]: 是否屏蔽“reg_xo_wifi_en”对eco_in_n的拉低/拉高控制作用。
                                                              0：不屏蔽；
                                                              1：屏蔽。 */
        unsigned char  eco_in_nfc_en_mask    : 1;  /* bit[4]: 是否屏蔽“reg_xo_nfc_en”对eco_in_n的拉低/拉高控制作用
                                                              0：不屏蔽；
                                                              1：屏蔽。 */
        unsigned char  eco_in_uwb_en_mask    : 1;  /* bit[5]: 是否屏蔽“reg_xo_uwb_en”对eco_in_n的拉低/拉高控制作用。
                                                              0：不屏蔽；
                                                              1：屏蔽。 */
        unsigned char  eco_in_iodie_en_mask  : 1;  /* bit[6]: 是否屏蔽“reg_xo_iodie_en”对eco_in_n的拉低/拉高控制作用。
                                                              0：不屏蔽；
                                                              1：屏蔽。 */
        unsigned char  reserved              : 1;  /* bit[7]: reserved */
    } reg;
} PMIC_ECO_IN_N_MASK_UNION;
#endif
#define PMIC_ECO_IN_N_MASK_eco_in_sys_en_mask_START     (0)
#define PMIC_ECO_IN_N_MASK_eco_in_sys_en_mask_END       (0)
#define PMIC_ECO_IN_N_MASK_eco_in_serdes_en_mask_START  (1)
#define PMIC_ECO_IN_N_MASK_eco_in_serdes_en_mask_END    (1)
#define PMIC_ECO_IN_N_MASK_eco_in_ufs_en_mask_START     (2)
#define PMIC_ECO_IN_N_MASK_eco_in_ufs_en_mask_END       (2)
#define PMIC_ECO_IN_N_MASK_eco_in_wifi_en_mask_START    (3)
#define PMIC_ECO_IN_N_MASK_eco_in_wifi_en_mask_END      (3)
#define PMIC_ECO_IN_N_MASK_eco_in_nfc_en_mask_START     (4)
#define PMIC_ECO_IN_N_MASK_eco_in_nfc_en_mask_END       (4)
#define PMIC_ECO_IN_N_MASK_eco_in_uwb_en_mask_START     (5)
#define PMIC_ECO_IN_N_MASK_eco_in_uwb_en_mask_END       (5)
#define PMIC_ECO_IN_N_MASK_eco_in_iodie_en_mask_START   (6)
#define PMIC_ECO_IN_N_MASK_eco_in_iodie_en_mask_END     (6)


/*****************************************************************************
 struct               : PMIC_COUL_ECO_MASK0_UNION
 struct description   : COUL_ECO_MASK0 Register structure definition
                        Address Offset:0x2381 Initial:0x2F Width:8
 register description : 库仑计ECO使能控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  coul_ps_bit7_mask     : 1;  /* bit[0]  : PS bit7控制库仑计进入ECO模式屏蔽位。
                                                                0：不屏蔽；
                                                                1：屏蔽。 */
        unsigned char  coul_wifi_clk_en_mask : 1;  /* bit[1]  : WIFI_CLK_EN控制库仑计进入ECO模式屏蔽位。
                                                                0：不屏蔽；
                                                                1：屏蔽。 */
        unsigned char  coul_nfc_clk_en_mask  : 1;  /* bit[2]  : NFC_CLK_EN控制库仑计进入ECO模式屏蔽位。
                                                                0：不屏蔽；
                                                                1：屏蔽。 */
        unsigned char  coul_uwb_clk_en_mask  : 1;  /* bit[3]  : UWB_CLK_EN控制库仑计进入ECO模式屏蔽位。
                                                                0：不屏蔽；
                                                                1：屏蔽。 */
        unsigned char  reserved_0            : 1;  /* bit[4]  : 保留。 */
        unsigned char  coul_eco_comb_mask    : 1;  /* bit[5]  : ECO模式库仑计是否跟随组合逻辑进入ECO。 0：跟随；
                                                                1：不跟随； */
        unsigned char  reserved_1            : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_COUL_ECO_MASK0_UNION;
#endif
#define PMIC_COUL_ECO_MASK0_coul_ps_bit7_mask_START      (0)
#define PMIC_COUL_ECO_MASK0_coul_ps_bit7_mask_END        (0)
#define PMIC_COUL_ECO_MASK0_coul_wifi_clk_en_mask_START  (1)
#define PMIC_COUL_ECO_MASK0_coul_wifi_clk_en_mask_END    (1)
#define PMIC_COUL_ECO_MASK0_coul_nfc_clk_en_mask_START   (2)
#define PMIC_COUL_ECO_MASK0_coul_nfc_clk_en_mask_END     (2)
#define PMIC_COUL_ECO_MASK0_coul_uwb_clk_en_mask_START   (3)
#define PMIC_COUL_ECO_MASK0_coul_uwb_clk_en_mask_END     (3)
#define PMIC_COUL_ECO_MASK0_coul_eco_comb_mask_START     (5)
#define PMIC_COUL_ECO_MASK0_coul_eco_comb_mask_END       (5)


/*****************************************************************************
 struct               : PMIC_COUL_ECO_MASK1_UNION
 struct description   : COUL_ECO_MASK1 Register structure definition
                        Address Offset:0x2382 Initial:0x00 Width:8
 register description : 库仑计ECO使能控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  coul_reg_sys_en_mask    : 1;  /* bit[0]: reg_xo_sys_en寄存器控制库仑计进入ECO模式屏蔽位。
                                                                0：不屏蔽；
                                                                1：屏蔽。 */
        unsigned char  coul_reg_serdes_en_mask : 1;  /* bit[1]: reg_xo_serdes_en寄存器控制库仑计进入ECO模式屏蔽位。
                                                                0：不屏蔽；
                                                                1：屏蔽。 */
        unsigned char  coul_reg_ufs_en_mask    : 1;  /* bit[2]: reg_xo_ufs_en寄存器控制库仑计进入ECO模式屏蔽位。
                                                                0：不屏蔽；
                                                                1：屏蔽。 */
        unsigned char  coul_reg_wifi_en_mask   : 1;  /* bit[3]: reg_xo_wifi_en寄存器控制库仑计进入ECO模式屏蔽位。
                                                                0：不屏蔽；
                                                                1：屏蔽。 */
        unsigned char  coul_reg_nfc_en_mask    : 1;  /* bit[4]: reg_xo_nfc_en寄存器控制库仑计进入ECO模式屏蔽位。
                                                                0：不屏蔽；
                                                                1：屏蔽。 */
        unsigned char  coul_reg_uwb_en_mask    : 1;  /* bit[5]: reg_xo_uwb_en寄存器控制库仑计进入ECO模式屏蔽位。
                                                                0：不屏蔽；
                                                                1：屏蔽。 */
        unsigned char  coul_reg_iodie_en_mask  : 1;  /* bit[6]: reg_xo_iodie_en寄存器控制库仑计进入ECO模式屏蔽位。
                                                                0：不屏蔽；
                                                                1：屏蔽。 */
        unsigned char  reserved                : 1;  /* bit[7]: reserved */
    } reg;
} PMIC_COUL_ECO_MASK1_UNION;
#endif
#define PMIC_COUL_ECO_MASK1_coul_reg_sys_en_mask_START     (0)
#define PMIC_COUL_ECO_MASK1_coul_reg_sys_en_mask_END       (0)
#define PMIC_COUL_ECO_MASK1_coul_reg_serdes_en_mask_START  (1)
#define PMIC_COUL_ECO_MASK1_coul_reg_serdes_en_mask_END    (1)
#define PMIC_COUL_ECO_MASK1_coul_reg_ufs_en_mask_START     (2)
#define PMIC_COUL_ECO_MASK1_coul_reg_ufs_en_mask_END       (2)
#define PMIC_COUL_ECO_MASK1_coul_reg_wifi_en_mask_START    (3)
#define PMIC_COUL_ECO_MASK1_coul_reg_wifi_en_mask_END      (3)
#define PMIC_COUL_ECO_MASK1_coul_reg_nfc_en_mask_START     (4)
#define PMIC_COUL_ECO_MASK1_coul_reg_nfc_en_mask_END       (4)
#define PMIC_COUL_ECO_MASK1_coul_reg_uwb_en_mask_START     (5)
#define PMIC_COUL_ECO_MASK1_coul_reg_uwb_en_mask_END       (5)
#define PMIC_COUL_ECO_MASK1_coul_reg_iodie_en_mask_START   (6)
#define PMIC_COUL_ECO_MASK1_coul_reg_iodie_en_mask_END     (6)


/*****************************************************************************
 struct               : PMIC_COUL_PSX_ECO_CTRL_UNION
 struct description   : COUL_PSX_ECO_CTRL Register structure definition
                        Address Offset:0x2384+(LP_NUM) Initial:0x00 Width:8
 register description : 库仑计ECO是否跟随PS控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  coul_eco_psx_ctrl : 8;  /* bit[0-7]: 库仑计进出ECO，有16bit寄存器，分别指示是否受控PS0…PS15，1：受控；0：不受控。
                                                            Bit[0]：是否受控PS0；
                                                            Bit[1]：是否受控PS1；
                                                            ……
                                                            Bit[15]：是否受控PS15；
                                                            不支持该功能，未使用。 */
    } reg;
} PMIC_COUL_PSX_ECO_CTRL_UNION;
#endif
#define PMIC_COUL_PSX_ECO_CTRL_coul_eco_psx_ctrl_START  (0)
#define PMIC_COUL_PSX_ECO_CTRL_coul_eco_psx_ctrl_END    (7)




/****************************************************************************
                     (11/17) FER
 ****************************************************************************/
/*****************************************************************************
 struct               : PMIC_FER_CTRL_UNION
 struct description   : FER_CTRL Register structure definition
                        Address Offset:0x0000 Initial:0x00 Width:8
 register description : FER_CTRL_配置寄存器_0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  fer_bypass   : 1;  /* bit[0-0]: FER旁路信号，1：FER bypass，0：使能FER。默认使能FER。 */
        unsigned char  fer_test     : 1;  /* bit[1-1]: FER测试模式，1：FER内部产生过流事件。0:正常工作模式 */
        unsigned char  fer_snapshot : 1;  /* bit[2-2]: FER快照触发， */
        unsigned char  reserved     : 5;  /* bit[3-7]: reserved */
    } reg;
} PMIC_FER_CTRL_UNION;
#endif
#define PMIC_FER_CTRL_fer_bypass_START    (0)
#define PMIC_FER_CTRL_fer_bypass_END      (0)
#define PMIC_FER_CTRL_fer_test_START      (1)
#define PMIC_FER_CTRL_fer_test_END        (1)
#define PMIC_FER_CTRL_fer_snapshot_START  (2)
#define PMIC_FER_CTRL_fer_snapshot_END    (2)


/*****************************************************************************
 struct               : PMIC_FER_EVENT_LEVEL_UNION
 struct description   : FER_EVENT_LEVEL Register structure definition
                        Address Offset:0x0001 Initial:0x0F Width:8
 register description : FER_EVENT_LEVEL_配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  fer_pmu_psok_level   : 1;  /* bit[0-0]: PMU PSOK事件优先级,1:abit，0：srbit。 */
        unsigned char  fer_pmu_irq_level    : 1;  /* bit[1-1]: PMU IRQ事件优先级,1:abit，0：srbit。 */
        unsigned char  fer_buck_ocot_level  : 1;  /* bit[2-2]: BUCK OCOT事件优先级,1:abit，0：srbit。 */
        unsigned char  fer_buck_pgvok_level : 1;  /* bit[3-3]: BUCK PGVOK事件优先级,1:abit，0：srbit。 */
        unsigned char  reserved             : 4;  /* bit[4-7]: reserved */
    } reg;
} PMIC_FER_EVENT_LEVEL_UNION;
#endif
#define PMIC_FER_EVENT_LEVEL_fer_pmu_psok_level_START    (0)
#define PMIC_FER_EVENT_LEVEL_fer_pmu_psok_level_END      (0)
#define PMIC_FER_EVENT_LEVEL_fer_pmu_irq_level_START     (1)
#define PMIC_FER_EVENT_LEVEL_fer_pmu_irq_level_END       (1)
#define PMIC_FER_EVENT_LEVEL_fer_buck_ocot_level_START   (2)
#define PMIC_FER_EVENT_LEVEL_fer_buck_ocot_level_END     (2)
#define PMIC_FER_EVENT_LEVEL_fer_buck_pgvok_level_START  (3)
#define PMIC_FER_EVENT_LEVEL_fer_buck_pgvok_level_END    (3)


/*****************************************************************************
 struct               : PMIC_FER_BUCK_PG_MSK_UNION
 struct description   : FER_BUCK_PG_MSK Register structure definition
                        Address Offset:0x0002 Initial:0x00 Width:8
 register description : BUCK_PG_MSK_配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  fer_buck_pg_msk : 8;  /* bit[0-7]: mask寄存器 */
    } reg;
} PMIC_FER_BUCK_PG_MSK_UNION;
#endif
#define PMIC_FER_BUCK_PG_MSK_fer_buck_pg_msk_START  (0)
#define PMIC_FER_BUCK_PG_MSK_fer_buck_pg_msk_END    (7)


/*****************************************************************************
 struct               : PMIC_FER_BUCK_VOK_MSK_UNION
 struct description   : FER_BUCK_VOK_MSK Register structure definition
                        Address Offset:0x0003 Initial:0x00 Width:8
 register description : BUCK_VOK_MSK_配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  fer_buck_vok_msk : 8;  /* bit[0-7]: mask寄存器 */
    } reg;
} PMIC_FER_BUCK_VOK_MSK_UNION;
#endif
#define PMIC_FER_BUCK_VOK_MSK_fer_buck_vok_msk_START  (0)
#define PMIC_FER_BUCK_VOK_MSK_fer_buck_vok_msk_END    (7)


/*****************************************************************************
 struct               : PMIC_FER_BUCK_OC_MSK_UNION
 struct description   : FER_BUCK_OC_MSK Register structure definition
                        Address Offset:0x0004 Initial:0x00 Width:8
 register description : BUCK_OC_MSK_配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  fer_buck_oc_msk : 8;  /* bit[0-7]: mask寄存器 */
    } reg;
} PMIC_FER_BUCK_OC_MSK_UNION;
#endif
#define PMIC_FER_BUCK_OC_MSK_fer_buck_oc_msk_START  (0)
#define PMIC_FER_BUCK_OC_MSK_fer_buck_oc_msk_END    (7)


/*****************************************************************************
 struct               : PMIC_FER_BUCK_OT_MSK_UNION
 struct description   : FER_BUCK_OT_MSK Register structure definition
                        Address Offset:0x0005 Initial:0x00 Width:8
 register description : BUCK_OT_MSK_配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  fer_buck_ot_msk : 8;  /* bit[0-7]: mask寄存器 */
    } reg;
} PMIC_FER_BUCK_OT_MSK_UNION;
#endif
#define PMIC_FER_BUCK_OT_MSK_fer_buck_ot_msk_START  (0)
#define PMIC_FER_BUCK_OT_MSK_fer_buck_ot_msk_END    (7)


/*****************************************************************************
 struct               : PMIC_FER_PMU_PSOK_MSK_UNION
 struct description   : FER_PMU_PSOK_MSK Register structure definition
                        Address Offset:0x0006 Initial:0x00 Width:8
 register description : PMU_PSOK_配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  fer_pmu_psok_msk : 1;  /* bit[0-0]: mask寄存器 */
        unsigned char  reserved         : 7;  /* bit[1-7]: reserved */
    } reg;
} PMIC_FER_PMU_PSOK_MSK_UNION;
#endif
#define PMIC_FER_PMU_PSOK_MSK_fer_pmu_psok_msk_START  (0)
#define PMIC_FER_PMU_PSOK_MSK_fer_pmu_psok_msk_END    (0)


/*****************************************************************************
 struct               : PMIC_FER_PMU_IRQ_MSK0_UNION
 struct description   : FER_PMU_IRQ_MSK0 Register structure definition
                        Address Offset:0x0007 Initial:0x00 Width:8
 register description : PMU_IRQ_MSK_配置寄存器_0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  fer_pmu_irq_msk0 : 8;  /* bit[0-7]: mask寄存器,低8bit. */
    } reg;
} PMIC_FER_PMU_IRQ_MSK0_UNION;
#endif
#define PMIC_FER_PMU_IRQ_MSK0_fer_pmu_irq_msk0_START  (0)
#define PMIC_FER_PMU_IRQ_MSK0_fer_pmu_irq_msk0_END    (7)


/*****************************************************************************
 struct               : PMIC_FER_PMU_IRQ_MSK1_UNION
 struct description   : FER_PMU_IRQ_MSK1 Register structure definition
                        Address Offset:0x0008 Initial:0x00 Width:8
 register description : PMU_IRQ_MSK_配置寄存器_1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  fer_pmu_irq_msk1 : 4;  /* bit[0-3]: mask寄存器,高4bit。 */
        unsigned char  reserved         : 4;  /* bit[4-7]: reserved */
    } reg;
} PMIC_FER_PMU_IRQ_MSK1_UNION;
#endif
#define PMIC_FER_PMU_IRQ_MSK1_fer_pmu_irq_msk1_START  (0)
#define PMIC_FER_PMU_IRQ_MSK1_fer_pmu_irq_msk1_END    (3)


/*****************************************************************************
 struct               : PMIC_FER_BUF_BUCK_PGVOK_UNION
 struct description   : FER_BUF_BUCK_PGVOK Register structure definition
                        Address Offset:0x0009 Initial:0x00 Width:8
 register description : MONITOR_BG_OT_配置寄存器_3
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  fer_buf_buck_pgvok : 8;  /* bit[0-7]: buck pgvok缓存事件 */
    } reg;
} PMIC_FER_BUF_BUCK_PGVOK_UNION;
#endif
#define PMIC_FER_BUF_BUCK_PGVOK_fer_buf_buck_pgvok_START  (0)
#define PMIC_FER_BUF_BUCK_PGVOK_fer_buf_buck_pgvok_END    (7)


/*****************************************************************************
 struct               : PMIC_FER_BUF_BUCK_OCOT_UNION
 struct description   : FER_BUF_BUCK_OCOT Register structure definition
                        Address Offset:0x000A Initial:0x00 Width:8
 register description : MONITOR_BG_OT_配置寄存器_4
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  fer_buf_buck_ocot : 8;  /* bit[0-7]: buck ocot缓存事件 */
    } reg;
} PMIC_FER_BUF_BUCK_OCOT_UNION;
#endif
#define PMIC_FER_BUF_BUCK_OCOT_fer_buf_buck_ocot_START  (0)
#define PMIC_FER_BUF_BUCK_OCOT_fer_buf_buck_ocot_END    (7)


/*****************************************************************************
 struct               : PMIC_FER_BUF_PMU_PSOK_UNION
 struct description   : FER_BUF_PMU_PSOK Register structure definition
                        Address Offset:0x000B Initial:0x00 Width:8
 register description : BUF_PMU_PSOK_配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  fer_buf_pmu_psok : 1;  /* bit[0-0]: PSOK缓存事件，SPMI传输错误会自动锁存。 */
        unsigned char  reserved         : 7;  /* bit[1-7]: reserved */
    } reg;
} PMIC_FER_BUF_PMU_PSOK_UNION;
#endif
#define PMIC_FER_BUF_PMU_PSOK_fer_buf_pmu_psok_START  (0)
#define PMIC_FER_BUF_PMU_PSOK_fer_buf_pmu_psok_END    (0)


/*****************************************************************************
 struct               : PMIC_FER_BUF_PMU_IRQ0_UNION
 struct description   : FER_BUF_PMU_IRQ0 Register structure definition
                        Address Offset:0x000C Initial:0x00 Width:8
 register description : BUF_PMU_IRQ_配置寄存器_0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  fer_buf_pmu_irq0 : 8;  /* bit[0-7]: PMU IRQ缓存事件，对应其低8bit. */
    } reg;
} PMIC_FER_BUF_PMU_IRQ0_UNION;
#endif
#define PMIC_FER_BUF_PMU_IRQ0_fer_buf_pmu_irq0_START  (0)
#define PMIC_FER_BUF_PMU_IRQ0_fer_buf_pmu_irq0_END    (7)


/*****************************************************************************
 struct               : PMIC_FER_BUF_PMU_IRQ1_UNION
 struct description   : FER_BUF_PMU_IRQ1 Register structure definition
                        Address Offset:0x000D Initial:0x00 Width:8
 register description : BUF_PMU_IRQ_配置寄存器_1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  fer_buf_pmu_irq1 : 4;  /* bit[0-3]: PMU IRQ缓存事件，对应其高4bit. */
        unsigned char  reserved         : 4;  /* bit[4-7]: reserved */
    } reg;
} PMIC_FER_BUF_PMU_IRQ1_UNION;
#endif
#define PMIC_FER_BUF_PMU_IRQ1_fer_buf_pmu_irq1_START  (0)
#define PMIC_FER_BUF_PMU_IRQ1_fer_buf_pmu_irq1_END    (3)


/*****************************************************************************
 struct               : PMIC_FER_TRANS_ABIT_DATA_UNION
 struct description   : FER_TRANS_ABIT_DATA Register structure definition
                        Address Offset:0x000E Initial:0x00 Width:8
 register description : TRANS_ABIT_DATA_配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  fer_trans_abit_data : 8;  /* bit[0-7]: abit优先级当前发送的数据，SPMI传输错误时锁存。 */
    } reg;
} PMIC_FER_TRANS_ABIT_DATA_UNION;
#endif
#define PMIC_FER_TRANS_ABIT_DATA_fer_trans_abit_data_START  (0)
#define PMIC_FER_TRANS_ABIT_DATA_fer_trans_abit_data_END    (7)


/*****************************************************************************
 struct               : PMIC_FER_TRANS_ABIT_ADDR_UNION
 struct description   : FER_TRANS_ABIT_ADDR Register structure definition
                        Address Offset:0x000F Initial:0x00 Width:8
 register description : TRANS_ABIT_ADDR_配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  fer_trans_abit_addr : 8;  /* bit[0-7]: abit优先级当前发送的地址，SPMI传输错误时锁存。 */
    } reg;
} PMIC_FER_TRANS_ABIT_ADDR_UNION;
#endif
#define PMIC_FER_TRANS_ABIT_ADDR_fer_trans_abit_addr_START  (0)
#define PMIC_FER_TRANS_ABIT_ADDR_fer_trans_abit_addr_END    (7)


/*****************************************************************************
 struct               : PMIC_FER_TRANS_SRBIT_DATA_UNION
 struct description   : FER_TRANS_SRBIT_DATA Register structure definition
                        Address Offset:0x0010 Initial:0x00 Width:8
 register description : TRANS_SRBIT_DATA_配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  fer_trans_srbit_data : 8;  /* bit[0-7]: srbit优先级当前发送的数据，SPMI传输错误时锁存。 */
    } reg;
} PMIC_FER_TRANS_SRBIT_DATA_UNION;
#endif
#define PMIC_FER_TRANS_SRBIT_DATA_fer_trans_srbit_data_START  (0)
#define PMIC_FER_TRANS_SRBIT_DATA_fer_trans_srbit_data_END    (7)


/*****************************************************************************
 struct               : PMIC_FER_TRANS_SRBIT_ADDR_UNION
 struct description   : FER_TRANS_SRBIT_ADDR Register structure definition
                        Address Offset:0x0011 Initial:0x00 Width:8
 register description : TRANS_SRBIT_ADDR_配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  fer_trans_srbit_addr : 8;  /* bit[0-7]: srbit优先级当前发送的地址，SPMI传输错误时锁存。 */
    } reg;
} PMIC_FER_TRANS_SRBIT_ADDR_UNION;
#endif
#define PMIC_FER_TRANS_SRBIT_ADDR_fer_trans_srbit_addr_START  (0)
#define PMIC_FER_TRANS_SRBIT_ADDR_fer_trans_srbit_addr_END    (7)


/*****************************************************************************
 struct               : PMIC_SPMI_DEBUG0_UNION
 struct description   : SPMI_DEBUG0 Register structure definition
                        Address Offset:0x0040 Initial:0x00 Width:8
 register description : SPMI_DEBUG寄存器0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spmi_debug0 : 8;  /* bit[0-7]: debug寄存器 */
    } reg;
} PMIC_SPMI_DEBUG0_UNION;
#endif
#define PMIC_SPMI_DEBUG0_spmi_debug0_START  (0)
#define PMIC_SPMI_DEBUG0_spmi_debug0_END    (7)


/*****************************************************************************
 struct               : PMIC_SPMI_DEBUG1_UNION
 struct description   : SPMI_DEBUG1 Register structure definition
                        Address Offset:0x0041 Initial:0xF0 Width:8
 register description : SPMI_DEBUG寄存器1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spmi_debug1 : 8;  /* bit[0-7]: debug寄存器 */
    } reg;
} PMIC_SPMI_DEBUG1_UNION;
#endif
#define PMIC_SPMI_DEBUG1_spmi_debug1_START  (0)
#define PMIC_SPMI_DEBUG1_spmi_debug1_END    (7)


/*****************************************************************************
 struct               : PMIC_SPMI_DEBUG2_UNION
 struct description   : SPMI_DEBUG2 Register structure definition
                        Address Offset:0x0042 Initial:0x00 Width:8
 register description : SPMI_DEBUG寄存器2
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spmi_debug2 : 8;  /* bit[0-7]: debug寄存器 */
    } reg;
} PMIC_SPMI_DEBUG2_UNION;
#endif
#define PMIC_SPMI_DEBUG2_spmi_debug2_START  (0)
#define PMIC_SPMI_DEBUG2_spmi_debug2_END    (7)


/*****************************************************************************
 struct               : PMIC_SPMI_DEBUG3_UNION
 struct description   : SPMI_DEBUG3 Register structure definition
                        Address Offset:0x0043 Initial:0x00 Width:8
 register description : SPMI_DEBUG寄存器3
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spmi_debug3 : 8;  /* bit[0-7]: debug寄存器 */
    } reg;
} PMIC_SPMI_DEBUG3_UNION;
#endif
#define PMIC_SPMI_DEBUG3_spmi_debug3_START  (0)
#define PMIC_SPMI_DEBUG3_spmi_debug3_END    (7)


/*****************************************************************************
 struct               : PMIC_SPMI_DEBUG4_UNION
 struct description   : SPMI_DEBUG4 Register structure definition
                        Address Offset:0x0044 Initial:0x00 Width:8
 register description : SPMI_DEBUG寄存器4
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spmi_debug4 : 8;  /* bit[0-7]: debug寄存器 */
    } reg;
} PMIC_SPMI_DEBUG4_UNION;
#endif
#define PMIC_SPMI_DEBUG4_spmi_debug4_START  (0)
#define PMIC_SPMI_DEBUG4_spmi_debug4_END    (7)


/*****************************************************************************
 struct               : PMIC_SPMI_DEBUG5_UNION
 struct description   : SPMI_DEBUG5 Register structure definition
                        Address Offset:0x0045 Initial:0x00 Width:8
 register description : SPMI_DEBUG寄存器5
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spmi_debug5 : 8;  /* bit[0-7]: debug寄存器 */
    } reg;
} PMIC_SPMI_DEBUG5_UNION;
#endif
#define PMIC_SPMI_DEBUG5_spmi_debug5_START  (0)
#define PMIC_SPMI_DEBUG5_spmi_debug5_END    (7)


/*****************************************************************************
 struct               : PMIC_SPMI_DEBUG6_UNION
 struct description   : SPMI_DEBUG6 Register structure definition
                        Address Offset:0x0046 Initial:0x00 Width:8
 register description : SPMI_DEBUG寄存器6
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spmi_debug6 : 8;  /* bit[0-7]: debug寄存器 */
    } reg;
} PMIC_SPMI_DEBUG6_UNION;
#endif
#define PMIC_SPMI_DEBUG6_spmi_debug6_START  (0)
#define PMIC_SPMI_DEBUG6_spmi_debug6_END    (7)


/*****************************************************************************
 struct               : PMIC_SPMI_DEBUG7_UNION
 struct description   : SPMI_DEBUG7 Register structure definition
                        Address Offset:0x0047 Initial:0x00 Width:8
 register description : SPMI_DEBUG寄存器7
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spmi_debug7 : 8;  /* bit[0-7]: debug寄存器,spmi_slv_mode bit[0] */
    } reg;
} PMIC_SPMI_DEBUG7_UNION;
#endif
#define PMIC_SPMI_DEBUG7_spmi_debug7_START  (0)
#define PMIC_SPMI_DEBUG7_spmi_debug7_END    (7)




/****************************************************************************
                     (12/17) HKADC
 ****************************************************************************/
/*****************************************************************************
 struct               : PMIC_ADC_CTRL_UNION
 struct description   : ADC_CTRL Register structure definition
                        Address Offset:0x0000 Initial:0x80 Width:8
 register description : ADC控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hkadc_chanl_sel : 5;  /* bit[0-4]: 00000:SARAIN0（默认）
                                                          00001:SARAIN1
                                                          00010:SARAIN2
                                                          00011:SARAIN3
                                                          00100:SARAIN4
                                                          00101:SARAIN5
                                                          00110:SARAIN6
                                                          00111:SARAIN7
                                                          01000:SARAIN8
                                                          01001:SARAIN9
                                                          01010:未使用SARAIN10
                                                          01011:SARAIN11
                                                          01100:SARAIN12
                                                          01101:SARAIN13 
                                                          01110:current detect
                                                          01111:Internal Cal */
        unsigned char  reserved        : 2;  /* bit[5-6]: reserved */
        unsigned char  hkadc_bypass    : 1;  /* bit[7]  : HKADC Bypass寄存器。
                                                          0：HKADC正常工作；
                                                          1：HKADC关闭。 */
    } reg;
} PMIC_ADC_CTRL_UNION;
#endif
#define PMIC_ADC_CTRL_hkadc_chanl_sel_START  (0)
#define PMIC_ADC_CTRL_hkadc_chanl_sel_END    (4)
#define PMIC_ADC_CTRL_hkadc_bypass_START     (7)
#define PMIC_ADC_CTRL_hkadc_bypass_END       (7)


/*****************************************************************************
 struct               : PMIC_ADC_START_UNION
 struct description   : ADC_START Register structure definition
                        Address Offset:0x0001 Initial:0x00 Width:8
 register description : ADC转换开始寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hkadc_start   : 1;  /* bit[0]  : HKADC启动设置寄存器；默认0，不启动转换；此脉冲宽度为hkadc_clk_even/hkadc_clk_odd的3个cycle。 */
        unsigned char  hkadc_reserve : 7;  /* bit[1-7]: HKADC启动设置寄存器预留位。 */
    } reg;
} PMIC_ADC_START_UNION;
#endif
#define PMIC_ADC_START_hkadc_start_START    (0)
#define PMIC_ADC_START_hkadc_start_END      (0)
#define PMIC_ADC_START_hkadc_reserve_START  (1)
#define PMIC_ADC_START_hkadc_reserve_END    (7)


/*****************************************************************************
 struct               : PMIC_CONV_STATUS_UNION
 struct description   : CONV_STATUS Register structure definition
                        Address Offset:0x0002 Initial:0x01 Width:8
 register description : ADC转换状态指示寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hkadc_valid : 1;  /* bit[0]  : HKADC状态位。
                                                      0：转换过程中；
                                                      1：转换完毕。
                                                      (注：该bit在转换开始时，被拉低；在转换结束后，变成“1”，并且“1”一直持续到下一次转换开始)。 */
        unsigned char  reserved    : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_CONV_STATUS_UNION;
#endif
#define PMIC_CONV_STATUS_hkadc_valid_START  (0)
#define PMIC_CONV_STATUS_hkadc_valid_END    (0)


/*****************************************************************************
 struct               : PMIC_ADC_DATA1_UNION
 struct description   : ADC_DATA1 Register structure definition
                        Address Offset:0x0003 Initial:0x00 Width:8
 register description : ADC结果高位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hkadc_data11_4 : 8;  /* bit[0-7]: ADC在normal模式下或chopper模式下的转换结果高8位bit[11:4]。 */
    } reg;
} PMIC_ADC_DATA1_UNION;
#endif
#define PMIC_ADC_DATA1_hkadc_data11_4_START  (0)
#define PMIC_ADC_DATA1_hkadc_data11_4_END    (7)


/*****************************************************************************
 struct               : PMIC_ADC_DATA0_UNION
 struct description   : ADC_DATA0 Register structure definition
                        Address Offset:0x0004 Initial:0x00 Width:8
 register description : ADC结果低位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reserved      : 4;  /* bit[0-3]: 保留。 */
        unsigned char  hkadc_data3_0 : 4;  /* bit[4-7]: ADC在normal模式下或chopper模式下的转换结果低4位bit[3:0]。 */
    } reg;
} PMIC_ADC_DATA0_UNION;
#endif
#define PMIC_ADC_DATA0_hkadc_data3_0_START  (4)
#define PMIC_ADC_DATA0_hkadc_data3_0_END    (7)


/*****************************************************************************
 struct               : PMIC_ADC_CONV_UNION
 struct description   : ADC_CONV Register structure definition
                        Address Offset:0x0005 Initial:0x80 Width:8
 register description : ADC转换使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hkadc_buffer_sel : 1;  /* bit[0]  : HKADC采样通道buffer选通寄存器。
                                                           0：选择通道buffer选通状态；
                                                           1：不开启通道buffer。 */
        unsigned char  hkadc_config     : 7;  /* bit[1-7]: bit[7]：HKADC工作时钟选择寄存器：
                                                           0：选择hkadc_clk_even；
                                                           1：选择hkadc_clk_odd(默认)。
                                                           bit[6:1]：HKADC工作设置寄存器；默认000000。（软件不可占用） */
    } reg;
} PMIC_ADC_CONV_UNION;
#endif
#define PMIC_ADC_CONV_hkadc_buffer_sel_START  (0)
#define PMIC_ADC_CONV_hkadc_buffer_sel_END    (0)
#define PMIC_ADC_CONV_hkadc_config_START      (1)
#define PMIC_ADC_CONV_hkadc_config_END        (7)


/*****************************************************************************
 struct               : PMIC_ADC_CURRENT_UNION
 struct description   : ADC_CURRENT Register structure definition
                        Address Offset:0x0006 Initial:0x4A Width:8
 register description : ADCibas电流配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hkadc_ibias_sel : 8;  /* bit[0-7]: bit[7:6]：hkadc_comp bias电流选择。
                                                          00：2uA；
                                                          01：4uA；
                                                          10：3uA；
                                                          11：1uA。
                                                          bit[5:4]：hkadc_ref_buffer1电流选择。
                                                          00：2uA；
                                                          01：4uA；
                                                          10：3uA；
                                                          11：1uA。
                                                          bit[3:2]：hkadc_ref_buffe2r电流选择。
                                                          00：2uA；
                                                          01：4uA；
                                                          10：3uA；
                                                          11：1uA。
                                                          bit[1:0]：hkadc_input_buffer电流选择。
                                                          00：0.5uA；
                                                          01：1uA；
                                                          10：0.75uA；
                                                          11：0.25uA。 */
    } reg;
} PMIC_ADC_CURRENT_UNION;
#endif
#define PMIC_ADC_CURRENT_hkadc_ibias_sel_START  (0)
#define PMIC_ADC_CURRENT_hkadc_ibias_sel_END    (7)


/*****************************************************************************
 struct               : PMIC_ADC_CALI_CTRL_UNION
 struct description   : ADC_CALI_CTRL Register structure definition
                        Address Offset:0x0007 Initial:0x00 Width:8
 register description : ADC校准配置控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hkadc_cali_en  : 1;  /* bit[0]  : HKADC 校准使能。
                                                         0：HKADC校准关闭；
                                                         1：HKADC校准开启。
                                                         默认为0。（若配置为HKADC校准开启，则每次使能HKADC转换完成之后会自动恢复为默认值，即关闭校准） */
        unsigned char  hkadc_cali_sel : 1;  /* bit[1]  : HKADC校准值选择使能。
                                                         0：校准电路校准值；
                                                         1：软件配置校准值。 */
        unsigned char  reserved       : 6;  /* bit[2-7]: 保留。 */
    } reg;
} PMIC_ADC_CALI_CTRL_UNION;
#endif
#define PMIC_ADC_CALI_CTRL_hkadc_cali_en_START   (0)
#define PMIC_ADC_CALI_CTRL_hkadc_cali_en_END     (0)
#define PMIC_ADC_CALI_CTRL_hkadc_cali_sel_START  (1)
#define PMIC_ADC_CALI_CTRL_hkadc_cali_sel_END    (1)


/*****************************************************************************
 struct               : PMIC_ADC_CALI_VALUE_UNION
 struct description   : ADC_CALI_VALUE Register structure definition
                        Address Offset:0x0008 Initial:0x00 Width:8
 register description : ADC校准值寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hkadc_cali_data : 8;  /* bit[0-7]: HKADC电路校准值。 */
    } reg;
} PMIC_ADC_CALI_VALUE_UNION;
#endif
#define PMIC_ADC_CALI_VALUE_hkadc_cali_data_START  (0)
#define PMIC_ADC_CALI_VALUE_hkadc_cali_data_END    (7)


/*****************************************************************************
 struct               : PMIC_ADC_CALI_CFG_UNION
 struct description   : ADC_CALI_CFG Register structure definition
                        Address Offset:0x0009 Initial:0x00 Width:8
 register description : ADC校准配置值寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hkadc_cali_cfg : 8;  /* bit[0-7]: HKADC软件配置校准值。 */
    } reg;
} PMIC_ADC_CALI_CFG_UNION;
#endif
#define PMIC_ADC_CALI_CFG_hkadc_cali_cfg_START  (0)
#define PMIC_ADC_CALI_CFG_hkadc_cali_cfg_END    (7)


/*****************************************************************************
 struct               : PMIC_ADC_MODE_CFG_UNION
 struct description   : ADC_MODE_CFG Register structure definition
                        Address Offset:0x000A Initial:0x01 Width:8
 register description : ADC模式配置。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hkadc_chopper_en : 1;  /* bit[0]  : HKADC chopper模式使能信号。
                                                           1'b0：normal模式；
                                                           1'b1：chopper模式（默认）。。 */
        unsigned char  reserved         : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_ADC_MODE_CFG_UNION;
#endif
#define PMIC_ADC_MODE_CFG_hkadc_chopper_en_START  (0)
#define PMIC_ADC_MODE_CFG_hkadc_chopper_en_END    (0)


/*****************************************************************************
 struct               : PMIC_ADC_CHOPPER_1ST_DATA1_UNION
 struct description   : ADC_CHOPPER_1ST_DATA1 Register structure definition
                        Address Offset:0x000B Initial:0x00 Width:8
 register description : chopper模式第一次采样值。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hkadc_chopper_1st_data11_4 : 8;  /* bit[0-7]: HKADC chopper模式第一次转换数据高8bit。 */
    } reg;
} PMIC_ADC_CHOPPER_1ST_DATA1_UNION;
#endif
#define PMIC_ADC_CHOPPER_1ST_DATA1_hkadc_chopper_1st_data11_4_START  (0)
#define PMIC_ADC_CHOPPER_1ST_DATA1_hkadc_chopper_1st_data11_4_END    (7)


/*****************************************************************************
 struct               : PMIC_ADC_CHOPPER_1ST_DATA2_UNION
 struct description   : ADC_CHOPPER_1ST_DATA2 Register structure definition
                        Address Offset:0x000C Initial:0x00 Width:8
 register description : chopper模式第一次采样值。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reserved                  : 4;  /* bit[0-3]: 保留。 */
        unsigned char  hkadc_chopper_1st_data3_0 : 4;  /* bit[4-7]: HKADC chopper模式第一次转换数据低4bit。 */
    } reg;
} PMIC_ADC_CHOPPER_1ST_DATA2_UNION;
#endif
#define PMIC_ADC_CHOPPER_1ST_DATA2_hkadc_chopper_1st_data3_0_START  (4)
#define PMIC_ADC_CHOPPER_1ST_DATA2_hkadc_chopper_1st_data3_0_END    (7)


/*****************************************************************************
 struct               : PMIC_ADC_CHOPPER_2ND_DATA1_UNION
 struct description   : ADC_CHOPPER_2ND_DATA1 Register structure definition
                        Address Offset:0x000D Initial:0x00 Width:8
 register description : chopper模式第二次采样值。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hkadc_chopper_2nd_data11_4 : 8;  /* bit[0-7]: HKADC chopper模式第二次转换数据高8bit。 */
    } reg;
} PMIC_ADC_CHOPPER_2ND_DATA1_UNION;
#endif
#define PMIC_ADC_CHOPPER_2ND_DATA1_hkadc_chopper_2nd_data11_4_START  (0)
#define PMIC_ADC_CHOPPER_2ND_DATA1_hkadc_chopper_2nd_data11_4_END    (7)


/*****************************************************************************
 struct               : PMIC_ADC_CHOPPER_2ND_DATA2_UNION
 struct description   : ADC_CHOPPER_2ND_DATA2 Register structure definition
                        Address Offset:0x000E Initial:0x00 Width:8
 register description : chopper模式第二次采样值。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reserved                  : 4;  /* bit[0-3]: 保留。 */
        unsigned char  hkadc_chopper_2nd_data3_0 : 4;  /* bit[4-7]: HKADC chopper模式第二次转换数据低4bit */
    } reg;
} PMIC_ADC_CHOPPER_2ND_DATA2_UNION;
#endif
#define PMIC_ADC_CHOPPER_2ND_DATA2_hkadc_chopper_2nd_data3_0_START  (4)
#define PMIC_ADC_CHOPPER_2ND_DATA2_hkadc_chopper_2nd_data3_0_END    (7)


/*****************************************************************************
 struct               : PMIC_ADC_CALIVALUE_CFG1_UNION
 struct description   : ADC_CALIVALUE_CFG1 Register structure definition
                        Address Offset:0x000F Initial:0x0F Width:8
 register description : 校准模式下和采样值相减的配置值高8bit。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hkadc_cali_offset_cfg11_4 : 8;  /* bit[0-7]: 标准模式下和采样值相减的值的高8bit。 */
    } reg;
} PMIC_ADC_CALIVALUE_CFG1_UNION;
#endif
#define PMIC_ADC_CALIVALUE_CFG1_hkadc_cali_offset_cfg11_4_START  (0)
#define PMIC_ADC_CALIVALUE_CFG1_hkadc_cali_offset_cfg11_4_END    (7)


/*****************************************************************************
 struct               : PMIC_ADC_CALIVALUE_CFG2_UNION
 struct description   : ADC_CALIVALUE_CFG2 Register structure definition
                        Address Offset:0x0010 Initial:0xF0 Width:8
 register description : 校准模式下和采样值相减的配置值低4bit。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reserved                 : 4;  /* bit[0-3]: 保留。 */
        unsigned char  hkadc_cali_offset_cfg3_0 : 4;  /* bit[4-7]: 标准模式下和采样值相减的值的低4bit。 */
    } reg;
} PMIC_ADC_CALIVALUE_CFG2_UNION;
#endif
#define PMIC_ADC_CALIVALUE_CFG2_hkadc_cali_offset_cfg3_0_START  (4)
#define PMIC_ADC_CALIVALUE_CFG2_hkadc_cali_offset_cfg3_0_END    (7)




/****************************************************************************
                     (13/17) PMU_COUL
 ****************************************************************************/
/*****************************************************************************
 struct               : PMIC_COUL_IRQ_UNION
 struct description   : COUL_IRQ Register structure definition
                        Address Offset:0x0000 Initial:0x00 Width:8
 register description : 库仑计中断寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  cl_gate_int : 1;  /* bit[0]: cl_inout>cl_int时上报中断。
                                                    0：无此中断；
                                                    1：上报中断。 */
        unsigned char  cl_out_int  : 1;  /* bit[1]: cl_out计数到81%上报中断。
                                                    0：无此中断；
                                                    1：上报中断。 */
        unsigned char  cl_in_int   : 1;  /* bit[2]: cl_in计数到81%上报中断。
                                                    0：无此中断；
                                                    1：上报中断。 */
        unsigned char  v_gate_int  : 1;  /* bit[3]: vbat电压<设定的v_int值。
                                                    0：无此中断；
                                                    1：上报中断。 */
        unsigned char  i_in_int    : 1;  /* bit[4]: cl流入电流>设定i_in_gate值； 0：无此中断；
                                                    1：上报中断。 */
        unsigned char  i_out_int   : 1;  /* bit[5]: cl流出电流>设定i_out_gate值； 0：无此中断；
                                                    1：上报中断。 */
        unsigned char  v_drop_int  : 1;  /* bit[6]: Normal态 vbat电压跌落中断。
                                                    0：无此中断；
                                                    1：上报中断。 */
        unsigned char  reserved    : 1;  /* bit[7]: 保留。 */
    } reg;
} PMIC_COUL_IRQ_UNION;
#endif
#define PMIC_COUL_IRQ_cl_gate_int_START  (0)
#define PMIC_COUL_IRQ_cl_gate_int_END    (0)
#define PMIC_COUL_IRQ_cl_out_int_START   (1)
#define PMIC_COUL_IRQ_cl_out_int_END     (1)
#define PMIC_COUL_IRQ_cl_in_int_START    (2)
#define PMIC_COUL_IRQ_cl_in_int_END      (2)
#define PMIC_COUL_IRQ_v_gate_int_START   (3)
#define PMIC_COUL_IRQ_v_gate_int_END     (3)
#define PMIC_COUL_IRQ_i_in_int_START     (4)
#define PMIC_COUL_IRQ_i_in_int_END       (4)
#define PMIC_COUL_IRQ_i_out_int_START    (5)
#define PMIC_COUL_IRQ_i_out_int_END      (5)
#define PMIC_COUL_IRQ_v_drop_int_START   (6)
#define PMIC_COUL_IRQ_v_drop_int_END     (6)


/*****************************************************************************
 struct               : PMIC_COUL_IRQ_MASK_UNION
 struct description   : COUL_IRQ_MASK Register structure definition
                        Address Offset:0x0001 Initial:0x00 Width:8
 register description : 库仑计中断屏蔽寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  cl_gate_int_mk : 1;  /* bit[0]: cl_gate_int中断屏蔽位。
                                                       0：不屏蔽；
                                                       1：cl_int_i中断屏蔽。 */
        unsigned char  cl_out_int_mk  : 1;  /* bit[1]: cl_out_int中断屏蔽位。
                                                       0：不屏蔽；
                                                       1：cl_out_i中断屏蔽。 */
        unsigned char  cl_in_int_mk   : 1;  /* bit[2]: cl_in_int中断屏蔽位。
                                                       0：不屏蔽；
                                                       1：cl_in_i中断屏蔽。 */
        unsigned char  v_gate_int_mk  : 1;  /* bit[3]: v_gate_int中断屏蔽位。
                                                       0：不屏蔽；
                                                       1：vbat_int_i中断屏蔽。 */
        unsigned char  i_in_int_mk    : 1;  /* bit[4]: i_in_int中断屏蔽位 0：不屏蔽；
                                                       1：i_in_int中断屏蔽。 */
        unsigned char  i_out_int_mk   : 1;  /* bit[5]: i_out_int中断屏蔽位 0：不屏蔽；
                                                       1：i_out_int中断屏蔽。 */
        unsigned char  v_drop_int_mk  : 1;  /* bit[6]: v_drop_int中断屏蔽位 0：不屏蔽；
                                                       1：v_drop_int中断屏蔽。 */
        unsigned char  reserved       : 1;  /* bit[7]: 保留。 */
    } reg;
} PMIC_COUL_IRQ_MASK_UNION;
#endif
#define PMIC_COUL_IRQ_MASK_cl_gate_int_mk_START  (0)
#define PMIC_COUL_IRQ_MASK_cl_gate_int_mk_END    (0)
#define PMIC_COUL_IRQ_MASK_cl_out_int_mk_START   (1)
#define PMIC_COUL_IRQ_MASK_cl_out_int_mk_END     (1)
#define PMIC_COUL_IRQ_MASK_cl_in_int_mk_START    (2)
#define PMIC_COUL_IRQ_MASK_cl_in_int_mk_END      (2)
#define PMIC_COUL_IRQ_MASK_v_gate_int_mk_START   (3)
#define PMIC_COUL_IRQ_MASK_v_gate_int_mk_END     (3)
#define PMIC_COUL_IRQ_MASK_i_in_int_mk_START     (4)
#define PMIC_COUL_IRQ_MASK_i_in_int_mk_END       (4)
#define PMIC_COUL_IRQ_MASK_i_out_int_mk_START    (5)
#define PMIC_COUL_IRQ_MASK_i_out_int_mk_END      (5)
#define PMIC_COUL_IRQ_MASK_v_drop_int_mk_START   (6)
#define PMIC_COUL_IRQ_MASK_v_drop_int_mk_END     (6)


/*****************************************************************************
 struct               : PMIC_COUL_IRQ_NP_UNION
 struct description   : COUL_IRQ_NP Register structure definition
                        Address Offset:0x0002 Initial:0x00 Width:8
 register description : 库仑计事件记录寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_i_in_s  : 1;  /* bit[0]  : 输入大电流事件记录，cl流入电流>设定i_in_gate值。
                                                     0：未发生该事件；
                                                     1：发生该事件。 */
        unsigned char  np_i_out_s : 1;  /* bit[1]  : 输出大电流事件记录，cl流出电流>设定i_out_gate值。
                                                     0：未发生该事件；
                                                     1：发生该事件。 */
        unsigned char  reserved   : 6;  /* bit[2-7]: 保留。 */
    } reg;
} PMIC_COUL_IRQ_NP_UNION;
#endif
#define PMIC_COUL_IRQ_NP_np_i_in_s_START   (0)
#define PMIC_COUL_IRQ_NP_np_i_in_s_END     (0)
#define PMIC_COUL_IRQ_NP_np_i_out_s_START  (1)
#define PMIC_COUL_IRQ_NP_np_i_out_s_END    (1)


/*****************************************************************************
 struct               : PMIC_CLJ_CTRL_REG_UNION
 struct description   : CLJ_CTRL_REG Register structure definition
                        Address Offset:0x0003 Initial:0x00 Width:8
 register description : 库仑计控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eco_ctrl           : 3;  /* bit[0-2]: bit[2]：是否强制进入ECO模式控制。
                                                             0：不强制进入ECO模式；
                                                             1：强制进入ECO模式。
                                                             
                                                             bit[1]：库仑计是否跟随PMU进入ECO模式控制。
                                                             0：库仑计不跟随PMU进入ECO模式；
                                                             1：库仑计跟随PMU进入ECO模式。
                                                             仅发生在bit[2] == 0 时有效。（要想跟随PMU，同时需要将0x2381[COUL_ECO_MASK0]寄存器清零）
                                                             
                                                             bit[0]：退出ECO模式时，使能信号是否去抖控制。
                                                             0：进入ECO模式使能信号不去抖；
                                                             1：进入ECO模式使能信号去抖。
                                                             仅发生在bit[1] ==1 时有效。
                                                             注：下电复位 （eco_ctrl为下电复位） */
        unsigned char  reflash_value_ctrl : 1;  /* bit[3]  : 库仑计更新数据方式选择：
                                                             0：所有状态都更新数据；
                                                             1：仅ECO模式更新数据。 */
        unsigned char  eco_filter_time    : 2;  /* bit[4-5]: 库仑计退出ECO模式使能信号去抖时间选择：
                                                             00：60us；
                                                             01：50ms；
                                                             10：100ms；
                                                             11：200ms；
                                                             用于配置en_eco_mode去抖时长，默认为000。 */
        unsigned char  reserved           : 1;  /* bit[6]  : 保留。 */
        unsigned char  calibration_ctrl   : 1;  /* bit[7]  : 库仑计强制校准控制位。
                                                             0：不校准；
                                                             1：强制进入校准状态。 注：默认2.75s后校准结束自动清0. */
    } reg;
} PMIC_CLJ_CTRL_REG_UNION;
#endif
#define PMIC_CLJ_CTRL_REG_eco_ctrl_START            (0)
#define PMIC_CLJ_CTRL_REG_eco_ctrl_END              (2)
#define PMIC_CLJ_CTRL_REG_reflash_value_ctrl_START  (3)
#define PMIC_CLJ_CTRL_REG_reflash_value_ctrl_END    (3)
#define PMIC_CLJ_CTRL_REG_eco_filter_time_START     (4)
#define PMIC_CLJ_CTRL_REG_eco_filter_time_END       (5)
#define PMIC_CLJ_CTRL_REG_calibration_ctrl_START    (7)
#define PMIC_CLJ_CTRL_REG_calibration_ctrl_END      (7)


/*****************************************************************************
 struct               : PMIC_CLJ_CTRL_REGS2_UNION
 struct description   : CLJ_CTRL_REGS2 Register structure definition
                        Address Offset:0x0004 Initial:0x01 Width:8
 register description : 库仑计控制寄存器2
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  pd_ocv_i_onoff       : 1;  /* bit[0]  : 下电ocv电流通道关闭 1：打开 0：关闭 */
        unsigned char  reg_data_clr         : 1;  /* bit[1]  : 8组寄存器（电流，电压）检测值恢复初始值设置：
                                                               0：不恢复初始值；
                                                               1：恢复初始值。 */
        unsigned char  cali_auto_time       : 2;  /* bit[2-3]: 库仑计硬件校准周期可配：
                                                               00：15s；
                                                               01：60s；
                                                               10：8min；
                                                               11：32min */
        unsigned char  cali_auto_onoff_ctrl : 1;  /* bit[4]  : 库仑计硬件定时校准控制位：
                                                               0：不校准；
                                                               1：进入校准状态。 */
        unsigned char  reserved             : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_CLJ_CTRL_REGS2_UNION;
#endif
#define PMIC_CLJ_CTRL_REGS2_pd_ocv_i_onoff_START        (0)
#define PMIC_CLJ_CTRL_REGS2_pd_ocv_i_onoff_END          (0)
#define PMIC_CLJ_CTRL_REGS2_reg_data_clr_START          (1)
#define PMIC_CLJ_CTRL_REGS2_reg_data_clr_END            (1)
#define PMIC_CLJ_CTRL_REGS2_cali_auto_time_START        (2)
#define PMIC_CLJ_CTRL_REGS2_cali_auto_time_END          (3)
#define PMIC_CLJ_CTRL_REGS2_cali_auto_onoff_ctrl_START  (4)
#define PMIC_CLJ_CTRL_REGS2_cali_auto_onoff_ctrl_END    (4)


/*****************************************************************************
 struct               : PMIC_CLJ_CTRL_REGS3_UNION
 struct description   : CLJ_CTRL_REGS3 Register structure definition
                        Address Offset:0x0005 Initial:0x00 Width:8
 register description : 库仑计控制寄存器3
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eco_delay_en     : 1;  /* bit[0]  : 库仑计进入eco delay模式使能信号 0：关闭；
                                                           1：打开； */
        unsigned char  coul_eco_dly_sel : 2;  /* bit[1-2]: 库仑计ECO延时配置。 2'b00:0.5s 2'b01:2s 2'b10:5s 2'b11:10s */
        unsigned char  wait_comp_en     : 1;  /* bit[3]  : 库仑计WAITTING模式数据补偿功能 0：关闭； 1：打开；  */
        unsigned char  wait_comp_sel    : 2;  /* bit[4-5]: 库仑计WAITTING补偿数据选择 2'b00:补偿第5个CIC 2'b01:补偿第6个CIC 2'b10:补偿第7个CIC 2'b11:补偿第8个CIC  */
        unsigned char  reserved         : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_CLJ_CTRL_REGS3_UNION;
#endif
#define PMIC_CLJ_CTRL_REGS3_eco_delay_en_START      (0)
#define PMIC_CLJ_CTRL_REGS3_eco_delay_en_END        (0)
#define PMIC_CLJ_CTRL_REGS3_coul_eco_dly_sel_START  (1)
#define PMIC_CLJ_CTRL_REGS3_coul_eco_dly_sel_END    (2)
#define PMIC_CLJ_CTRL_REGS3_wait_comp_en_START      (3)
#define PMIC_CLJ_CTRL_REGS3_wait_comp_en_END        (3)
#define PMIC_CLJ_CTRL_REGS3_wait_comp_sel_START     (4)
#define PMIC_CLJ_CTRL_REGS3_wait_comp_sel_END       (5)


/*****************************************************************************
 struct               : PMIC_CLJ_CTRL_REGS4_UNION
 struct description   : CLJ_CTRL_REGS4 Register structure definition
                        Address Offset:0x0006 Initial:0x00 Width:8
 register description : 库仑计控制寄存器4
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  data_eco_en      : 1;  /* bit[0]  : eco数据刷新使能，使能开启后数据刷入下电OCV寄存器。 1:使能
                                                           0:关闭 */
        unsigned char  eco_data_clr     : 1;  /* bit[1]  : eco数据清除信号。
                                                           1:清除
                                                           0:不清 */
        unsigned char  coul_charge_en   : 1;  /* bit[2]  : 库仑计充电标志使能信号，
                                                           0：关闭 1：使能 */
        unsigned char  coul_charge_flag : 1;  /* bit[3]  : 库仑计充电标志信号 0：未充电 1：充电中；
                                                           需要coul_charge_en为1. */
        unsigned char  reserved         : 4;  /* bit[4-7]: 保留。 */
    } reg;
} PMIC_CLJ_CTRL_REGS4_UNION;
#endif
#define PMIC_CLJ_CTRL_REGS4_data_eco_en_START       (0)
#define PMIC_CLJ_CTRL_REGS4_data_eco_en_END         (0)
#define PMIC_CLJ_CTRL_REGS4_eco_data_clr_START      (1)
#define PMIC_CLJ_CTRL_REGS4_eco_data_clr_END        (1)
#define PMIC_CLJ_CTRL_REGS4_coul_charge_en_START    (2)
#define PMIC_CLJ_CTRL_REGS4_coul_charge_en_END      (2)
#define PMIC_CLJ_CTRL_REGS4_coul_charge_flag_START  (3)
#define PMIC_CLJ_CTRL_REGS4_coul_charge_flag_END    (3)


/*****************************************************************************
 struct               : PMIC_CLJ_CTRL_REGS5_UNION
 struct description   : CLJ_CTRL_REGS5 Register structure definition
                        Address Offset:0x0007 Initial:0x00 Width:8
 register description : 库仑计控制寄存器5
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  slide_en         : 1;  /* bit[0]  : 滑动平均使能信号
                                                           0：关闭；
                                                           1：使能；
                                                           注：开始使能时需保证库仑计关闭自动校准，库仑计不在软件配置采样温度状态和ECO状态，关闭自动校准40us后读取slide_ready为1才可以配置slide_en有效 */
        unsigned char  slide_refresh_en : 1;  /* bit[1]  : 滑动平均数据刷新使能。
                                                           1：刷新一次
                                                           0：不刷新 */
        unsigned char  slide_cnt_cfg    : 2;  /* bit[2-3]: 异常场景屏蔽数据配置。
                                                           2'b00:屏蔽三个数据
                                                           2'b01:屏蔽四个数据
                                                           2'b10:屏蔽五个数据
                                                           2'b11:屏蔽六个数据 */
        unsigned char  slide_ready      : 1;  /* bit[4]  : 滑动平均指示信号。
                                                           1：可配置slide_en开启使能。 0：不能配置slide_en开启  */
        unsigned char  reserved         : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_CLJ_CTRL_REGS5_UNION;
#endif
#define PMIC_CLJ_CTRL_REGS5_slide_en_START          (0)
#define PMIC_CLJ_CTRL_REGS5_slide_en_END            (0)
#define PMIC_CLJ_CTRL_REGS5_slide_refresh_en_START  (1)
#define PMIC_CLJ_CTRL_REGS5_slide_refresh_en_END    (1)
#define PMIC_CLJ_CTRL_REGS5_slide_cnt_cfg_START     (2)
#define PMIC_CLJ_CTRL_REGS5_slide_cnt_cfg_END       (3)
#define PMIC_CLJ_CTRL_REGS5_slide_ready_START       (4)
#define PMIC_CLJ_CTRL_REGS5_slide_ready_END         (4)


/*****************************************************************************
 struct               : PMIC_CIC_CTRL_UNION
 struct description   : CIC_CTRL Register structure definition
                        Address Offset:0x0008 Initial:0x06 Width:8
 register description : CIC_CTRL配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ocv_average_sel    : 1;  /* bit[0]  : 库仑计ocv平均次数选择。
                                                             0:4次平均；
                                                             1:8次平均；
                                                             其他：4次平均  */
        unsigned char  coul_average_sel   : 1;  /* bit[1]  : 库仑计cic平均次数选择。
                                                             2'b0:4次平均；
                                                             2'b1:8次平均；
                                                             其他：8次平均； */
        unsigned char  coul_data_rate_sel : 1;  /* bit[2]  : 库仑计cic降采样配置 1'b0:512倍降采样； 1'b1:1024倍降采样； */
        unsigned char  debug_refresh_en   : 1;  /* bit[3]  : debug数据刷新使能信号。
                                                             1：刷新一次
                                                             0：不刷新
                                                             注：刷新数据在地址50CC~50D1  */
        unsigned char  reserved           : 4;  /* bit[4-7]: 保留。 */
    } reg;
} PMIC_CIC_CTRL_UNION;
#endif
#define PMIC_CIC_CTRL_ocv_average_sel_START     (0)
#define PMIC_CIC_CTRL_ocv_average_sel_END       (0)
#define PMIC_CIC_CTRL_coul_average_sel_START    (1)
#define PMIC_CIC_CTRL_coul_average_sel_END      (1)
#define PMIC_CIC_CTRL_coul_data_rate_sel_START  (2)
#define PMIC_CIC_CTRL_coul_data_rate_sel_END    (2)
#define PMIC_CIC_CTRL_debug_refresh_en_START    (3)
#define PMIC_CIC_CTRL_debug_refresh_en_END      (3)


/*****************************************************************************
 struct               : PMIC_COUL_TEMP_CTRL_UNION
 struct description   : COUL_TEMP_CTRL Register structure definition
                        Address Offset:0x0009 Initial:0x04 Width:8
 register description : COUL_TEMP配置状态寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  temp_en         : 1;  /* bit[0]  : 库仑计normal态切换温度。
                                                          1：开启电压切换温度
                                                          0：开启温度切换电压 */
        unsigned char  temp_rdy        : 1;  /* bit[1]  : 电压通道切换温度后，温度状态标志；
                                                          1：温度数据稳定
                                                          0：温度数据无效 */
        unsigned char  vout_rdy        : 1;  /* bit[2]  : 温度通道切换为电压通道后，电压数据有效标志；
                                                          1：电压有效
                                                          0：电压无效 */
        unsigned char  coul_vin_sel_st : 1;  /* bit[3]  : ADC通道状态信号； 0：电压通道 1：温度通道 */
        unsigned char  reserved        : 4;  /* bit[4-7]:  */
    } reg;
} PMIC_COUL_TEMP_CTRL_UNION;
#endif
#define PMIC_COUL_TEMP_CTRL_temp_en_START          (0)
#define PMIC_COUL_TEMP_CTRL_temp_en_END            (0)
#define PMIC_COUL_TEMP_CTRL_temp_rdy_START         (1)
#define PMIC_COUL_TEMP_CTRL_temp_rdy_END           (1)
#define PMIC_COUL_TEMP_CTRL_vout_rdy_START         (2)
#define PMIC_COUL_TEMP_CTRL_vout_rdy_END           (2)
#define PMIC_COUL_TEMP_CTRL_coul_vin_sel_st_START  (3)
#define PMIC_COUL_TEMP_CTRL_coul_vin_sel_st_END    (3)


/*****************************************************************************
 struct               : PMIC_NP_COUL_VI_CTRL0_UNION
 struct description   : NP_COUL_VI_CTRL0 Register structure definition
                        Address Offset:0x000A Initial:0x00 Width:8
 register description : 电流、电压通路配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_coul_v_decode   : 2;  /* bit[0-1]: 库仑计电压通路总偏置电流选择寄存器。
                                                             00: 0.25uA
                                                             01: 0.33uA
                                                             10: 0.50uA
                                                             11: 0.67uA */
        unsigned char  np_coul_i_decode   : 2;  /* bit[2-3]: 库仑计电流通路总偏置电流选择寄存器。
                                                             00: 0.25uA
                                                             01: 0.33uA
                                                             10: 0.50uA
                                                             11: 0.67uA */
        unsigned char  np_coul_v_pga_gain : 1;  /* bit[4]  : 电压通道PGA增益选择寄存器。
                                                             0：0.2倍增益（default）
                                                             1：0.25倍增益 */
        unsigned char  np_coul_i_pga_gain : 2;  /* bit[5-6]: 库仑计电流通路PGA增益选择寄存器 00: gain=20(default)
                                                             01: gain=15
                                                             10: gain=10
                                                             11: gain=5 */
        unsigned char  reserved           : 1;  /* bit[7]  : 保留。 */
    } reg;
} PMIC_NP_COUL_VI_CTRL0_UNION;
#endif
#define PMIC_NP_COUL_VI_CTRL0_np_coul_v_decode_START    (0)
#define PMIC_NP_COUL_VI_CTRL0_np_coul_v_decode_END      (1)
#define PMIC_NP_COUL_VI_CTRL0_np_coul_i_decode_START    (2)
#define PMIC_NP_COUL_VI_CTRL0_np_coul_i_decode_END      (3)
#define PMIC_NP_COUL_VI_CTRL0_np_coul_v_pga_gain_START  (4)
#define PMIC_NP_COUL_VI_CTRL0_np_coul_v_pga_gain_END    (4)
#define PMIC_NP_COUL_VI_CTRL0_np_coul_i_pga_gain_START  (5)
#define PMIC_NP_COUL_VI_CTRL0_np_coul_i_pga_gain_END    (6)


/*****************************************************************************
 struct               : PMIC_NP_COUL_VI_CTRL1_UNION
 struct description   : NP_COUL_VI_CTRL1 Register structure definition
                        Address Offset:0x000B Initial:0x0F Width:8
 register description : 电流、电压通路配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_coul_v_chop_enb : 2;  /* bit[0-1]: 电压通道chopper使能
                                                             00：PGA和INT1 的chopper均关闭
                                                             01：开启INT1的chopper
                                                             10：开启PGA的chopper
                                                             11：开启INT1和PGA的chopper（default） */
        unsigned char  np_coul_i_chop_enb : 2;  /* bit[2-3]: 电流通道chopper使能
                                                             00：PGA和INT1 的chopper均关闭
                                                             01：开启INT1的chopper
                                                             10：开启PGA的chopper
                                                             11：开启INT1和PGA的chopper（default） */
        unsigned char  np_coul_v_alias_en : 1;  /* bit[4]  : 电压通道抗混叠滤波器使能 */
        unsigned char  np_coul_i_alias_en : 1;  /* bit[5]  : 电流通道抗混叠滤波器使能  */
        unsigned char  np_coul_v_comp_sel : 1;  /* bit[6]  : 库仑计电压通路ADC比较器选择寄存器。
                                                             0: latch比较器
                                                             1: 无latch比较器 */
        unsigned char  np_coul_i_comp_sel : 1;  /* bit[7]  : 库仑计电流通路ADC比较器选择寄存器。
                                                             0: latch比较器
                                                             1: 无latch比较器 */
    } reg;
} PMIC_NP_COUL_VI_CTRL1_UNION;
#endif
#define PMIC_NP_COUL_VI_CTRL1_np_coul_v_chop_enb_START  (0)
#define PMIC_NP_COUL_VI_CTRL1_np_coul_v_chop_enb_END    (1)
#define PMIC_NP_COUL_VI_CTRL1_np_coul_i_chop_enb_START  (2)
#define PMIC_NP_COUL_VI_CTRL1_np_coul_i_chop_enb_END    (3)
#define PMIC_NP_COUL_VI_CTRL1_np_coul_v_alias_en_START  (4)
#define PMIC_NP_COUL_VI_CTRL1_np_coul_v_alias_en_END    (4)
#define PMIC_NP_COUL_VI_CTRL1_np_coul_i_alias_en_START  (5)
#define PMIC_NP_COUL_VI_CTRL1_np_coul_i_alias_en_END    (5)
#define PMIC_NP_COUL_VI_CTRL1_np_coul_v_comp_sel_START  (6)
#define PMIC_NP_COUL_VI_CTRL1_np_coul_v_comp_sel_END    (6)
#define PMIC_NP_COUL_VI_CTRL1_np_coul_i_comp_sel_START  (7)
#define PMIC_NP_COUL_VI_CTRL1_np_coul_i_comp_sel_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_COUL_VI_CTRL2_UNION
 struct description   : NP_COUL_VI_CTRL2 Register structure definition
                        Address Offset:0x000C Initial:0xA5 Width:8
 register description : 电流、电压通路配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_coul_v_chop_freq_sel : 4;  /* bit[0-3]: 电压通道chopper 频率选择
                                                                  bit3~bit2: INT1 chopper 分频率选择
                                                                  00：64分频，512Hz chopper
                                                                  01：32分频，1024Hz chopper（default）
                                                                  10：16分频，2048Hz chopper
                                                                  11：8 分频，4096Hz chopper
                                                                  bit1~bit0： PGA chopper 分频选择
                                                                  00：64分频，512Hz chopper
                                                                  01：32分频，1024Hz chopper（default）
                                                                  10：16分频，2048Hz chopper
                                                                  11：8 分频，4096Hz chopper */
        unsigned char  np_coul_i_chop_freq_sel : 4;  /* bit[4-7]: 电流通道chopper 频率选择
                                                                  bit3~bit2: INT1 chopper 分频率选择
                                                                  00：64分频，512Hz chopper
                                                                  01：32分频，1024Hz chopper（default）
                                                                  10：16分频，2048Hz chopper
                                                                  11：8 分频，4096Hz chopper
                                                                  bit1~bit0： PGA chopper 分频选择
                                                                  00：64分频，512Hz chopper
                                                                  01：32分频，1024Hz chopper（default）
                                                                  10：16分频，2048Hz chopper
                                                                  11：8 分频，4096Hz chopper */
    } reg;
} PMIC_NP_COUL_VI_CTRL2_UNION;
#endif
#define PMIC_NP_COUL_VI_CTRL2_np_coul_v_chop_freq_sel_START  (0)
#define PMIC_NP_COUL_VI_CTRL2_np_coul_v_chop_freq_sel_END    (3)
#define PMIC_NP_COUL_VI_CTRL2_np_coul_i_chop_freq_sel_START  (4)
#define PMIC_NP_COUL_VI_CTRL2_np_coul_i_chop_freq_sel_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_COUL_VI_CTRL3_UNION
 struct description   : NP_COUL_VI_CTRL3 Register structure definition
                        Address Offset:0x000D Initial:0x35 Width:8
 register description : 电流、电压通路配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_coul_i_system_chop_enb : 1;  /* bit[0]  : 电流通道系统chopper使能 */
        unsigned char  np_coul_v_bias_buff       : 2;  /* bit[1-2]: 库仑计电压通路共模buffer偏置电流选择
                                                                    00：电流0.2u档位
                                                                    01：电流0.4u档位
                                                                    10：电流0.5u档位（default）
                                                                    11：电流0.7u档位 */
        unsigned char  np_coul_i_bias_buff       : 2;  /* bit[3-4]: 库仑计电流通路共模buffer偏置电流选择
                                                                    00：电流0.2u档位
                                                                    01：电流0.4u档位
                                                                    10：电流0.5u档位（default）
                                                                    11：电流0.7u档位 */
        unsigned char  np_coul_dt_ctrl           : 2;  /* bit[5-6]: 非交叠时钟死区时间控制
                                                                    00:4ns
                                                                    01:6ns
                                                                    10:8ns
                                                                    11:10ns */
        unsigned char  reserved                  : 1;  /* bit[7]  : 保留。 */
    } reg;
} PMIC_NP_COUL_VI_CTRL3_UNION;
#endif
#define PMIC_NP_COUL_VI_CTRL3_np_coul_i_system_chop_enb_START  (0)
#define PMIC_NP_COUL_VI_CTRL3_np_coul_i_system_chop_enb_END    (0)
#define PMIC_NP_COUL_VI_CTRL3_np_coul_v_bias_buff_START        (1)
#define PMIC_NP_COUL_VI_CTRL3_np_coul_v_bias_buff_END          (2)
#define PMIC_NP_COUL_VI_CTRL3_np_coul_i_bias_buff_START        (3)
#define PMIC_NP_COUL_VI_CTRL3_np_coul_i_bias_buff_END          (4)
#define PMIC_NP_COUL_VI_CTRL3_np_coul_dt_ctrl_START            (5)
#define PMIC_NP_COUL_VI_CTRL3_np_coul_dt_ctrl_END              (6)


/*****************************************************************************
 struct               : PMIC_NP_COUL_VI_CTRL4_UNION
 struct description   : NP_COUL_VI_CTRL4 Register structure definition
                        Address Offset:0x000E Initial:0xAA Width:8
 register description : 电流、电压通路配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_coul_i_bias : 8;  /* bit[0-7]: 库仑计电流通路内部模块偏置电流调节寄存器
                                                         bit1~bit0: PGA偏置电流选择
                                                         00：电流0.2u档位
                                                         01：电流0.4u档位
                                                         10：电流0.5u档位（default）
                                                         11：电流0.7u档位
                                                         Bit3~bit2: INT1偏置电流选择
                                                         00：电流0.2u档位
                                                         01：电流0.4u档位
                                                         10：电流0.5u档位（default）
                                                         11：电流0.7u档位
                                                         Bit5~bit4: INT2偏置电流选择
                                                         00：电流0.2u档位
                                                         01：电流0.4u档位
                                                         10：电流0.5u档位（default）
                                                         11：电流0.7u档位
                                                         Bit7~bit6: 比较器偏置电流选择
                                                         00：电流0.2u档位
                                                         01：电流0.4u档位
                                                         10：电流0.5u档位（default）
                                                         11：电流0.7u档位 */
    } reg;
} PMIC_NP_COUL_VI_CTRL4_UNION;
#endif
#define PMIC_NP_COUL_VI_CTRL4_np_coul_i_bias_START  (0)
#define PMIC_NP_COUL_VI_CTRL4_np_coul_i_bias_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_COUL_VI_CTRL5_UNION
 struct description   : NP_COUL_VI_CTRL5 Register structure definition
                        Address Offset:0x000F Initial:0xAA Width:8
 register description : 电流、电压通路配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_coul_v_bias : 8;  /* bit[0-7]: 库仑计电压通路内部模块偏置电流调节寄存器
                                                         bit1~bit0: PGA偏置电流选择
                                                         00：电流0.2u档位
                                                         01：电流0.4u档位
                                                         10：电流0.5u档位（default）
                                                         11：电流0.7u档位
                                                         Bit3~bit2: INT1偏置电流选择
                                                         00：电流0.2u档位
                                                         01：电流0.4u档位
                                                         10：电流0.5u档位（default）
                                                         11：电流0.7u档位
                                                         Bit5~bit4: INT2偏置电流选择
                                                         00：电流0.2u档位
                                                         01：电流0.4u档位
                                                         10：电流0.5u档位（default）
                                                         11：电流0.7u档位
                                                         Bit7~bit6: 比较器偏置电流选择
                                                         00：电流0.2u档位
                                                         01：电流0.4u档位
                                                         10：电流0.5u档位（default）
                                                         11：电流0.7u档位 */
    } reg;
} PMIC_NP_COUL_VI_CTRL5_UNION;
#endif
#define PMIC_NP_COUL_VI_CTRL5_np_coul_v_bias_START  (0)
#define PMIC_NP_COUL_VI_CTRL5_np_coul_v_bias_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_COUL_RESERVE0_UNION
 struct description   : NP_COUL_RESERVE0 Register structure definition
                        Address Offset:0x0010 Initial:0x00 Width:8
 register description : 库仑计模拟保留0寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_coul_reserve0 : 8;  /* bit[0-7]: 库仑计模拟寄存器保留0。（软件不可占用） （被debug_write_pro写保护） */
    } reg;
} PMIC_NP_COUL_RESERVE0_UNION;
#endif
#define PMIC_NP_COUL_RESERVE0_np_coul_reserve0_START  (0)
#define PMIC_NP_COUL_RESERVE0_np_coul_reserve0_END    (7)


/*****************************************************************************
 struct               : PMIC_NP_COUL_RESERVE1_UNION
 struct description   : NP_COUL_RESERVE1 Register structure definition
                        Address Offset:0x0011 Initial:0x00 Width:8
 register description : 库仑计模拟保留1寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_coul_reserve1 : 8;  /* bit[0-7]: 库仑计模拟寄存器保留1。（软件不可占用） （被debug_write_pro写保护） */
    } reg;
} PMIC_NP_COUL_RESERVE1_UNION;
#endif
#define PMIC_NP_COUL_RESERVE1_np_coul_reserve1_START  (0)
#define PMIC_NP_COUL_RESERVE1_np_coul_reserve1_END    (7)


/*****************************************************************************
 struct               : PMIC_CL_OUT0_UNION
 struct description   : CL_OUT0 Register structure definition
                        Address Offset:0x0012 Initial:0x00 Width:8
 register description : cl_out[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  cl_out_s0 : 8;  /* bit[0-7]: 流出电量计数器[39:0]。
                                                    （从低8bit，依次往高位写入，最后写入最高8bit；一组数据写操作结束后，下一组数据低8bit写操作与上组数据最高8bit写操作至少间隔3个32kHz系统时钟周期。） */
    } reg;
} PMIC_CL_OUT0_UNION;
#endif
#define PMIC_CL_OUT0_cl_out_s0_START  (0)
#define PMIC_CL_OUT0_cl_out_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_CL_OUT1_UNION
 struct description   : CL_OUT1 Register structure definition
                        Address Offset:0x0013 Initial:0x00 Width:8
 register description : cl_out[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  cl_out_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_CL_OUT1_UNION;
#endif
#define PMIC_CL_OUT1_cl_out_s1_START  (0)
#define PMIC_CL_OUT1_cl_out_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_CL_OUT2_UNION
 struct description   : CL_OUT2 Register structure definition
                        Address Offset:0x0014 Initial:0x00 Width:8
 register description : cl_out[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  cl_out_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_CL_OUT2_UNION;
#endif
#define PMIC_CL_OUT2_cl_out_s2_START  (0)
#define PMIC_CL_OUT2_cl_out_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_CL_OUT3_UNION
 struct description   : CL_OUT3 Register structure definition
                        Address Offset:0x0015 Initial:0x00 Width:8
 register description : cl_out[31:24]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  cl_out_s3 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_CL_OUT3_UNION;
#endif
#define PMIC_CL_OUT3_cl_out_s3_START  (0)
#define PMIC_CL_OUT3_cl_out_s3_END    (7)


/*****************************************************************************
 struct               : PMIC_CL_OUT4_UNION
 struct description   : CL_OUT4 Register structure definition
                        Address Offset:0x0016 Initial:0x00 Width:8
 register description : cl_out[39:32]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  cl_out_s4 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_CL_OUT4_UNION;
#endif
#define PMIC_CL_OUT4_cl_out_s4_START  (0)
#define PMIC_CL_OUT4_cl_out_s4_END    (7)


/*****************************************************************************
 struct               : PMIC_CL_IN0_UNION
 struct description   : CL_IN0 Register structure definition
                        Address Offset:0x0017 Initial:0x00 Width:8
 register description : cl_in[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  cl_in_s0 : 8;  /* bit[0-7]: 流入电量计数器[39:0]。
                                                   （从低8bit，依次往高位写入，最后写入最高8bit；一组数据写操作结束后，下一组数据低8bit写操作与上组数据最高8bit写操作至少间隔3个32kHz系统时钟周期。） */
    } reg;
} PMIC_CL_IN0_UNION;
#endif
#define PMIC_CL_IN0_cl_in_s0_START  (0)
#define PMIC_CL_IN0_cl_in_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_CL_IN1_UNION
 struct description   : CL_IN1 Register structure definition
                        Address Offset:0x0018 Initial:0x00 Width:8
 register description : cl_in[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  cl_in_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_CL_IN1_UNION;
#endif
#define PMIC_CL_IN1_cl_in_s1_START  (0)
#define PMIC_CL_IN1_cl_in_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_CL_IN2_UNION
 struct description   : CL_IN2 Register structure definition
                        Address Offset:0x0019 Initial:0x00 Width:8
 register description : cl_in[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  cl_in_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_CL_IN2_UNION;
#endif
#define PMIC_CL_IN2_cl_in_s2_START  (0)
#define PMIC_CL_IN2_cl_in_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_CL_IN3_UNION
 struct description   : CL_IN3 Register structure definition
                        Address Offset:0x001A Initial:0x00 Width:8
 register description : cl_in[31:24]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  cl_in_s3 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_CL_IN3_UNION;
#endif
#define PMIC_CL_IN3_cl_in_s3_START  (0)
#define PMIC_CL_IN3_cl_in_s3_END    (7)


/*****************************************************************************
 struct               : PMIC_CL_IN4_UNION
 struct description   : CL_IN4 Register structure definition
                        Address Offset:0x001B Initial:0x00 Width:8
 register description : cl_in[39:32]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  cl_in_s4 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_CL_IN4_UNION;
#endif
#define PMIC_CL_IN4_cl_in_s4_START  (0)
#define PMIC_CL_IN4_cl_in_s4_END    (7)


/*****************************************************************************
 struct               : PMIC_CHG_TIMER0_UNION
 struct description   : CHG_TIMER0 Register structure definition
                        Address Offset:0x001C Initial:0x00 Width:8
 register description : chg_timer[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  chg_timer_s0 : 8;  /* bit[0-7]: 充电时间计数器[31:0]。
                                                       （从低8bit，依次往高位写入，最后写入最高8bit；一组数据写操作结束后，下一组数据低8bit写操作与上组数据最高8bit写操作至少间隔3个32kHz系统时钟周期。） */
    } reg;
} PMIC_CHG_TIMER0_UNION;
#endif
#define PMIC_CHG_TIMER0_chg_timer_s0_START  (0)
#define PMIC_CHG_TIMER0_chg_timer_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_CHG_TIMER1_UNION
 struct description   : CHG_TIMER1 Register structure definition
                        Address Offset:0x001D Initial:0x00 Width:8
 register description : chg_timer[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  chg_timer_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_CHG_TIMER1_UNION;
#endif
#define PMIC_CHG_TIMER1_chg_timer_s1_START  (0)
#define PMIC_CHG_TIMER1_chg_timer_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_CHG_TIMER2_UNION
 struct description   : CHG_TIMER2 Register structure definition
                        Address Offset:0x001E Initial:0x00 Width:8
 register description : chg_timer[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  chg_timer_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_CHG_TIMER2_UNION;
#endif
#define PMIC_CHG_TIMER2_chg_timer_s2_START  (0)
#define PMIC_CHG_TIMER2_chg_timer_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_CHG_TIMER3_UNION
 struct description   : CHG_TIMER3 Register structure definition
                        Address Offset:0x001F Initial:0x00 Width:8
 register description : chg_timer[31:24]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  chg_timer_s3 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_CHG_TIMER3_UNION;
#endif
#define PMIC_CHG_TIMER3_chg_timer_s3_START  (0)
#define PMIC_CHG_TIMER3_chg_timer_s3_END    (7)


/*****************************************************************************
 struct               : PMIC_LOAD_TIMER0_UNION
 struct description   : LOAD_TIMER0 Register structure definition
                        Address Offset:0x0020 Initial:0x00 Width:8
 register description : load_timer[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  load_timer_s0 : 8;  /* bit[0-7]: 放电时间计数器[31:0]。
                                                        （从低8bit，依次往高位写入，最后写入最高8bit；一组数据写操作结束后，下一组数据低8bit写操作与上组数据最高8bit写操作至少间隔3个32kHz系统时钟周期。） */
    } reg;
} PMIC_LOAD_TIMER0_UNION;
#endif
#define PMIC_LOAD_TIMER0_load_timer_s0_START  (0)
#define PMIC_LOAD_TIMER0_load_timer_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_LOAD_TIMER1_UNION
 struct description   : LOAD_TIMER1 Register structure definition
                        Address Offset:0x0021 Initial:0x00 Width:8
 register description : load_timer[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  load_timer_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_LOAD_TIMER1_UNION;
#endif
#define PMIC_LOAD_TIMER1_load_timer_s1_START  (0)
#define PMIC_LOAD_TIMER1_load_timer_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_LOAD_TIMER2_UNION
 struct description   : LOAD_TIMER2 Register structure definition
                        Address Offset:0x0022 Initial:0x00 Width:8
 register description : load_timer[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  load_timer_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_LOAD_TIMER2_UNION;
#endif
#define PMIC_LOAD_TIMER2_load_timer_s2_START  (0)
#define PMIC_LOAD_TIMER2_load_timer_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_LOAD_TIMER3_UNION
 struct description   : LOAD_TIMER3 Register structure definition
                        Address Offset:0x0023 Initial:0x00 Width:8
 register description : load_timer[31:24]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  load_timer_s3 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_LOAD_TIMER3_UNION;
#endif
#define PMIC_LOAD_TIMER3_load_timer_s3_START  (0)
#define PMIC_LOAD_TIMER3_load_timer_s3_END    (7)


/*****************************************************************************
 struct               : PMIC_CL_INT0_UNION
 struct description   : CL_INT0 Register structure definition
                        Address Offset:0x0024 Initial:0x00 Width:8
 register description : cl_int[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  cl_int_s0 : 8;  /* bit[0-7]: 流出电量中断比较寄存器[39:0]：
                                                    当cl_inout>cl_int时上报中断。
                                                    （从低8bit，依次往高位写入，最后写入最高8bit；一组数据写操作结束后，下一组数据低8bit写操作与上组数据最高8bit写操作至少间隔3个32kHz系统时钟周期。） */
    } reg;
} PMIC_CL_INT0_UNION;
#endif
#define PMIC_CL_INT0_cl_int_s0_START  (0)
#define PMIC_CL_INT0_cl_int_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_CL_INT1_UNION
 struct description   : CL_INT1 Register structure definition
                        Address Offset:0x0025 Initial:0x00 Width:8
 register description : cl_int[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  cl_int_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_CL_INT1_UNION;
#endif
#define PMIC_CL_INT1_cl_int_s1_START  (0)
#define PMIC_CL_INT1_cl_int_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_CL_INT2_UNION
 struct description   : CL_INT2 Register structure definition
                        Address Offset:0x0026 Initial:0x00 Width:8
 register description : cl_int[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  cl_int_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_CL_INT2_UNION;
#endif
#define PMIC_CL_INT2_cl_int_s2_START  (0)
#define PMIC_CL_INT2_cl_int_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_CL_INT3_UNION
 struct description   : CL_INT3 Register structure definition
                        Address Offset:0x0027 Initial:0x00 Width:8
 register description : cl_int[31:24]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  cl_int_s3 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_CL_INT3_UNION;
#endif
#define PMIC_CL_INT3_cl_int_s3_START  (0)
#define PMIC_CL_INT3_cl_int_s3_END    (7)


/*****************************************************************************
 struct               : PMIC_CL_INT4_UNION
 struct description   : CL_INT4 Register structure definition
                        Address Offset:0x0028 Initial:0x80 Width:8
 register description : cl_int[39:32]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  cl_int_s4 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_CL_INT4_UNION;
#endif
#define PMIC_CL_INT4_cl_int_s4_START  (0)
#define PMIC_CL_INT4_cl_int_s4_END    (7)


/*****************************************************************************
 struct               : PMIC_V_INT0_UNION
 struct description   : V_INT0 Register structure definition
                        Address Offset:0x0029 Initial:0x00 Width:8
 register description : v_int[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_int_s0 : 8;  /* bit[0-7]: 电压中断比较值寄存器[23:0]。有符号数。
                                                   （先写低8bit，再写高8bit；一组数据写操作结束后，下一组数据低8bit写操作与上组数据高8bit写操作至少间隔3个32kHz系统时钟周期。） */
    } reg;
} PMIC_V_INT0_UNION;
#endif
#define PMIC_V_INT0_v_int_s0_START  (0)
#define PMIC_V_INT0_v_int_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_V_INT1_UNION
 struct description   : V_INT1 Register structure definition
                        Address Offset:0x002A Initial:0x00 Width:8
 register description : v_int[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_int_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_V_INT1_UNION;
#endif
#define PMIC_V_INT1_v_int_s1_START  (0)
#define PMIC_V_INT1_v_int_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_V_INT2_UNION
 struct description   : V_INT2 Register structure definition
                        Address Offset:0x002B Initial:0x00 Width:8
 register description : v_int[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_int_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_V_INT2_UNION;
#endif
#define PMIC_V_INT2_v_int_s2_START  (0)
#define PMIC_V_INT2_v_int_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_I_OUT_GATE0_UNION
 struct description   : I_OUT_GATE0 Register structure definition
                        Address Offset:0x002C Initial:0xFF Width:8
 register description : i_out_gate[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  i_out_gate_s0 : 8;  /* bit[0-7]: 流出大电流中断阈值寄存器[23:0]。有符号数（先写低8bit，再写高8bit；一组数据写操作结束后，下一组数据低8bit写操作与上组数据高8bit写操作至少间隔3个32kHz系统时钟周期。） */
    } reg;
} PMIC_I_OUT_GATE0_UNION;
#endif
#define PMIC_I_OUT_GATE0_i_out_gate_s0_START  (0)
#define PMIC_I_OUT_GATE0_i_out_gate_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_I_OUT_GATE1_UNION
 struct description   : I_OUT_GATE1 Register structure definition
                        Address Offset:0x002D Initial:0xFF Width:8
 register description : i_out_gate[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  i_out_gate_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_I_OUT_GATE1_UNION;
#endif
#define PMIC_I_OUT_GATE1_i_out_gate_s1_START  (0)
#define PMIC_I_OUT_GATE1_i_out_gate_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_I_OUT_GATE2_UNION
 struct description   : I_OUT_GATE2 Register structure definition
                        Address Offset:0x002E Initial:0x7F Width:8
 register description : i_out_gate[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  i_out_gate_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_I_OUT_GATE2_UNION;
#endif
#define PMIC_I_OUT_GATE2_i_out_gate_s2_START  (0)
#define PMIC_I_OUT_GATE2_i_out_gate_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_I_IN_GATE0_UNION
 struct description   : I_IN_GATE0 Register structure definition
                        Address Offset:0x002F Initial:0x00 Width:8
 register description : i_in_gate[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  i_in_gate_s0 : 8;  /* bit[0-7]: 流入大电流中断阈值配置[23:0]。有符号数（先写低8bit，再写高8bit；一组数据写操作结束后，下一组数据低8bit写操作与上组数据高8bit写操作至少间隔3个32kHz系统时钟周期。） */
    } reg;
} PMIC_I_IN_GATE0_UNION;
#endif
#define PMIC_I_IN_GATE0_i_in_gate_s0_START  (0)
#define PMIC_I_IN_GATE0_i_in_gate_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_I_IN_GATE1_UNION
 struct description   : I_IN_GATE1 Register structure definition
                        Address Offset:0x0030 Initial:0x00 Width:8
 register description : i_in_gate[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  i_in_gate_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_I_IN_GATE1_UNION;
#endif
#define PMIC_I_IN_GATE1_i_in_gate_s1_START  (0)
#define PMIC_I_IN_GATE1_i_in_gate_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_I_IN_GATE2_UNION
 struct description   : I_IN_GATE2 Register structure definition
                        Address Offset:0x0031 Initial:0x00 Width:8
 register description : i_in_gate[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  i_in_gate_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_I_IN_GATE2_UNION;
#endif
#define PMIC_I_IN_GATE2_i_in_gate_s2_START  (0)
#define PMIC_I_IN_GATE2_i_in_gate_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_OFFSET_CURRENT_MOD_0_UNION
 struct description   : OFFSET_CURRENT_MOD_0 Register structure definition
                        Address Offset:0x0032 Initial:0x00 Width:8
 register description : 电流偏置调整[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  offset_current_mod_s0 : 8;  /* bit[0-7]: 电流偏置调整。有符号数
                                                                （先写低8bit，再写高8bit；一组数据写操作结束后，下一组数据低8bit写操作与上组数据高8bit写操作至少间隔3个32kHz系统时钟周期。） */
    } reg;
} PMIC_OFFSET_CURRENT_MOD_0_UNION;
#endif
#define PMIC_OFFSET_CURRENT_MOD_0_offset_current_mod_s0_START  (0)
#define PMIC_OFFSET_CURRENT_MOD_0_offset_current_mod_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_OFFSET_CURRENT_MOD_1_UNION
 struct description   : OFFSET_CURRENT_MOD_1 Register structure definition
                        Address Offset:0x0033 Initial:0x00 Width:8
 register description : 电流偏置调整[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  offset_current_mod_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_OFFSET_CURRENT_MOD_1_UNION;
#endif
#define PMIC_OFFSET_CURRENT_MOD_1_offset_current_mod_s1_START  (0)
#define PMIC_OFFSET_CURRENT_MOD_1_offset_current_mod_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_OFFSET_CURRENT_MOD_2_UNION
 struct description   : OFFSET_CURRENT_MOD_2 Register structure definition
                        Address Offset:0x0034 Initial:0x00 Width:8
 register description : 电流偏置调整[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  offset_current_mod_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_OFFSET_CURRENT_MOD_2_UNION;
#endif
#define PMIC_OFFSET_CURRENT_MOD_2_offset_current_mod_s2_START  (0)
#define PMIC_OFFSET_CURRENT_MOD_2_offset_current_mod_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_OFFSET_VOLTAGE_MOD_0_UNION
 struct description   : OFFSET_VOLTAGE_MOD_0 Register structure definition
                        Address Offset:0x0035 Initial:0x00 Width:8
 register description : 电压偏置调整[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  offset_voltage_mod_s0 : 8;  /* bit[0-7]: 电压偏置调整。有符号数。
                                                                （先写低8bit，再写高8bit；一组数据写操作结束后，下一组数据低8bit写操作与上组数据高8bit写操作至少间隔3个32kHz系统时钟周期。） */
    } reg;
} PMIC_OFFSET_VOLTAGE_MOD_0_UNION;
#endif
#define PMIC_OFFSET_VOLTAGE_MOD_0_offset_voltage_mod_s0_START  (0)
#define PMIC_OFFSET_VOLTAGE_MOD_0_offset_voltage_mod_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_OFFSET_VOLTAGE_MOD_1_UNION
 struct description   : OFFSET_VOLTAGE_MOD_1 Register structure definition
                        Address Offset:0x0036 Initial:0x00 Width:8
 register description : 电压偏置调整[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  offset_voltage_mod_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_OFFSET_VOLTAGE_MOD_1_UNION;
#endif
#define PMIC_OFFSET_VOLTAGE_MOD_1_offset_voltage_mod_s1_START  (0)
#define PMIC_OFFSET_VOLTAGE_MOD_1_offset_voltage_mod_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_OFFSET_VOLTAGE_MOD_2_UNION
 struct description   : OFFSET_VOLTAGE_MOD_2 Register structure definition
                        Address Offset:0x0037 Initial:0x00 Width:8
 register description : 电压偏置调整[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  offset_voltage_mod_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_OFFSET_VOLTAGE_MOD_2_UNION;
#endif
#define PMIC_OFFSET_VOLTAGE_MOD_2_offset_voltage_mod_s2_START  (0)
#define PMIC_OFFSET_VOLTAGE_MOD_2_offset_voltage_mod_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_V_DROP_CTRL0_UNION
 struct description   : V_DROP_CTRL0 Register structure definition
                        Address Offset:0x0038 Initial:0x02 Width:8
 register description : VBAT跌落检测配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  vbat_drop_det_en : 1;  /* bit[0]  : VBAT跌落检测使能选择。
                                                           0：不使能（default）；
                                                           1：使能。 */
        unsigned char  vbat_drop_th     : 3;  /* bit[1-3]: VBAT跌落检测，阈值配置选择Vth。
                                                           000：150mV；
                                                           001：200mV（default）；
                                                           010：250mV；
                                                           011：300mV；
                                                           100：350mV；
                                                           101：400mV；
                                                           110：450mV；
                                                           111：500mV； */
        unsigned char  reserved         : 4;  /* bit[4-7]: 保留。 */
    } reg;
} PMIC_V_DROP_CTRL0_UNION;
#endif
#define PMIC_V_DROP_CTRL0_vbat_drop_det_en_START  (0)
#define PMIC_V_DROP_CTRL0_vbat_drop_det_en_END    (0)
#define PMIC_V_DROP_CTRL0_vbat_drop_th_START      (1)
#define PMIC_V_DROP_CTRL0_vbat_drop_th_END        (3)


/*****************************************************************************
 struct               : PMIC_STATE_TEST_UNION
 struct description   : STATE_TEST Register structure definition
                        Address Offset:0x0040 Initial:0x00 Width:8
 register description : 库仑状态计寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  mstate   : 4;  /* bit[0-3]: bit[2:0]表示电压电流跳转状态。
                                                   0000：CLJ_OFF(库仑计关闭状态)；
                                                   0001：CLJ_ON(库仑计开启状态)；
                                                   0010：OCV_DETE(库仑计ocv电压采样状态)；
                                                   0011：TEMPERATURE（温度采样）；
                                                   0100：CALIBRATION(库仑计自动校准状态)；
                                                   0101：NORMAL_FUNC(库仑计正常工作状态)；
                                                   0110：ECO_REFLASH(库仑计进入低功耗前一拍状态)；
                                                   0111：ECO_POWER_OFF(库仑计进入低功耗状态)；
                                                   1000：WAITTING(库仑计退出低功耗后一拍状态)。” */
        unsigned char  reserved : 4;  /* bit[4-7]: 保留。 */
    } reg;
} PMIC_STATE_TEST_UNION;
#endif
#define PMIC_STATE_TEST_mstate_START    (0)
#define PMIC_STATE_TEST_mstate_END      (3)


/*****************************************************************************
 struct               : PMIC_CURRENT_0_UNION
 struct description   : CURRENT_0 Register structure definition
                        Address Offset:0x0041 Initial:0x00 Width:8
 register description : 当前电流[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  current_s0 : 8;  /* bit[0-7]: 当前电流值，此值是经过校准后的值。有符号数。
                                                     （对于依靠多组寄存器存储的数据，软件读取时必须先读低8bit，再依次往高位读取，最后读取最高8bit。两次读取之间没有时间约束。下面所有多于8bit的寄存器的读写方式均要求按照此操作。） */
    } reg;
} PMIC_CURRENT_0_UNION;
#endif
#define PMIC_CURRENT_0_current_s0_START  (0)
#define PMIC_CURRENT_0_current_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_CURRENT_1_UNION
 struct description   : CURRENT_1 Register structure definition
                        Address Offset:0x0042 Initial:0x00 Width:8
 register description : 当前电流[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  current_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_CURRENT_1_UNION;
#endif
#define PMIC_CURRENT_1_current_s1_START  (0)
#define PMIC_CURRENT_1_current_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_CURRENT_2_UNION
 struct description   : CURRENT_2 Register structure definition
                        Address Offset:0x0043 Initial:0x00 Width:8
 register description : 当前电流[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  current_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_CURRENT_2_UNION;
#endif
#define PMIC_CURRENT_2_current_s2_START  (0)
#define PMIC_CURRENT_2_current_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_V_OUT_0_UNION
 struct description   : V_OUT_0 Register structure definition
                        Address Offset:0x0044 Initial:0xFF Width:8
 register description : 当前电压[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_out_s0 : 8;  /* bit[0-7]: 当前电压值，有符号数，此值是经过校准后的值。 */
    } reg;
} PMIC_V_OUT_0_UNION;
#endif
#define PMIC_V_OUT_0_v_out_s0_START  (0)
#define PMIC_V_OUT_0_v_out_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_V_OUT_1_UNION
 struct description   : V_OUT_1 Register structure definition
                        Address Offset:0x0045 Initial:0xFF Width:8
 register description : 当前电压[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_out_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_V_OUT_1_UNION;
#endif
#define PMIC_V_OUT_1_v_out_s1_START  (0)
#define PMIC_V_OUT_1_v_out_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_V_OUT_2_UNION
 struct description   : V_OUT_2 Register structure definition
                        Address Offset:0x0046 Initial:0xFF Width:8
 register description : 当前电压[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_out_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_V_OUT_2_UNION;
#endif
#define PMIC_V_OUT_2_v_out_s2_START  (0)
#define PMIC_V_OUT_2_v_out_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_OFFSET_CURRENT0_UNION
 struct description   : OFFSET_CURRENT0 Register structure definition
                        Address Offset:0x0047 Initial:0x00 Width:8
 register description : offset_current[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  offset_current_s0 : 8;  /* bit[0-7]: 开机电流校准值[23:0]。有符号数。 */
    } reg;
} PMIC_OFFSET_CURRENT0_UNION;
#endif
#define PMIC_OFFSET_CURRENT0_offset_current_s0_START  (0)
#define PMIC_OFFSET_CURRENT0_offset_current_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_OFFSET_CURRENT1_UNION
 struct description   : OFFSET_CURRENT1 Register structure definition
                        Address Offset:0x0048 Initial:0x00 Width:8
 register description : offset_current[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  offset_current_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_OFFSET_CURRENT1_UNION;
#endif
#define PMIC_OFFSET_CURRENT1_offset_current_s1_START  (0)
#define PMIC_OFFSET_CURRENT1_offset_current_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_OFFSET_CURRENT2_UNION
 struct description   : OFFSET_CURRENT2 Register structure definition
                        Address Offset:0x0049 Initial:0x00 Width:8
 register description : offset_current[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  offset_current_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_OFFSET_CURRENT2_UNION;
#endif
#define PMIC_OFFSET_CURRENT2_offset_current_s2_START  (0)
#define PMIC_OFFSET_CURRENT2_offset_current_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_OFFSET_VOLTAGE0_UNION
 struct description   : OFFSET_VOLTAGE0 Register structure definition
                        Address Offset:0x004A Initial:0x00 Width:8
 register description : offset_voltage[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  offset_voltage_s0 : 8;  /* bit[0-7]: 开机电压校准值[23:0]。有符号数。 */
    } reg;
} PMIC_OFFSET_VOLTAGE0_UNION;
#endif
#define PMIC_OFFSET_VOLTAGE0_offset_voltage_s0_START  (0)
#define PMIC_OFFSET_VOLTAGE0_offset_voltage_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_OFFSET_VOLTAGE1_UNION
 struct description   : OFFSET_VOLTAGE1 Register structure definition
                        Address Offset:0x004B Initial:0x00 Width:8
 register description : offset_voltage[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  offset_voltage_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_OFFSET_VOLTAGE1_UNION;
#endif
#define PMIC_OFFSET_VOLTAGE1_offset_voltage_s1_START  (0)
#define PMIC_OFFSET_VOLTAGE1_offset_voltage_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_OFFSET_VOLTAGE2_UNION
 struct description   : OFFSET_VOLTAGE2 Register structure definition
                        Address Offset:0x004C Initial:0x00 Width:8
 register description : offset_voltage[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  offset_voltage_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_OFFSET_VOLTAGE2_UNION;
#endif
#define PMIC_OFFSET_VOLTAGE2_offset_voltage_s2_START  (0)
#define PMIC_OFFSET_VOLTAGE2_offset_voltage_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_OCV_VOLTAGE0_UNION
 struct description   : OCV_VOLTAGE0 Register structure definition
                        Address Offset:0x004D Initial:0x00 Width:8
 register description : v_ocv_data[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_ocv_data_s0 : 8;  /* bit[0-7]: 开机时OCV电压采样值[23:0]，有符号数。此值是原始值，未经过校准。 */
    } reg;
} PMIC_OCV_VOLTAGE0_UNION;
#endif
#define PMIC_OCV_VOLTAGE0_v_ocv_data_s0_START  (0)
#define PMIC_OCV_VOLTAGE0_v_ocv_data_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_OCV_VOLTAGE1_UNION
 struct description   : OCV_VOLTAGE1 Register structure definition
                        Address Offset:0x004E Initial:0x00 Width:8
 register description : v_ocv_data[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_ocv_data_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_OCV_VOLTAGE1_UNION;
#endif
#define PMIC_OCV_VOLTAGE1_v_ocv_data_s1_START  (0)
#define PMIC_OCV_VOLTAGE1_v_ocv_data_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_OCV_VOLTAGE2_UNION
 struct description   : OCV_VOLTAGE2 Register structure definition
                        Address Offset:0x004F Initial:0x00 Width:8
 register description : v_ocv_data[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_ocv_data_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_OCV_VOLTAGE2_UNION;
#endif
#define PMIC_OCV_VOLTAGE2_v_ocv_data_s2_START  (0)
#define PMIC_OCV_VOLTAGE2_v_ocv_data_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_OCV_CURRENT0_UNION
 struct description   : OCV_CURRENT0 Register structure definition
                        Address Offset:0x0050 Initial:0x00 Width:8
 register description : i_ocv_data[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  i_ocv_data_s0 : 8;  /* bit[0-7]: 开机时OCV电流采样值[23:0]，有符号数。此值是原始值，未经过校准。 */
    } reg;
} PMIC_OCV_CURRENT0_UNION;
#endif
#define PMIC_OCV_CURRENT0_i_ocv_data_s0_START  (0)
#define PMIC_OCV_CURRENT0_i_ocv_data_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_OCV_CURRENT1_UNION
 struct description   : OCV_CURRENT1 Register structure definition
                        Address Offset:0x0051 Initial:0x00 Width:8
 register description : i_ocv_data[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  i_ocv_data_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_OCV_CURRENT1_UNION;
#endif
#define PMIC_OCV_CURRENT1_i_ocv_data_s1_START  (0)
#define PMIC_OCV_CURRENT1_i_ocv_data_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_OCV_CURRENT2_UNION
 struct description   : OCV_CURRENT2 Register structure definition
                        Address Offset:0x0052 Initial:0x00 Width:8
 register description : i_ocv_data[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  i_ocv_data_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_OCV_CURRENT2_UNION;
#endif
#define PMIC_OCV_CURRENT2_i_ocv_data_s2_START  (0)
#define PMIC_OCV_CURRENT2_i_ocv_data_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_OCV_TEMP0_UNION
 struct description   : OCV_TEMP0 Register structure definition
                        Address Offset:0x0053 Initial:0x00 Width:8
 register description : t_ocv_data[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  t_ocv_data_s0 : 8;  /* bit[0-7]: 开机时记录温度值 */
    } reg;
} PMIC_OCV_TEMP0_UNION;
#endif
#define PMIC_OCV_TEMP0_t_ocv_data_s0_START  (0)
#define PMIC_OCV_TEMP0_t_ocv_data_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_OCV_TEMP1_UNION
 struct description   : OCV_TEMP1 Register structure definition
                        Address Offset:0x0054 Initial:0x00 Width:8
 register description : t_ocv_data[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  t_ocv_data_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_OCV_TEMP1_UNION;
#endif
#define PMIC_OCV_TEMP1_t_ocv_data_s1_START  (0)
#define PMIC_OCV_TEMP1_t_ocv_data_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_OCV_TEMP2_UNION
 struct description   : OCV_TEMP2 Register structure definition
                        Address Offset:0x0055 Initial:0x00 Width:8
 register description : t_ocv_data[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  t_ocv_data_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_OCV_TEMP2_UNION;
#endif
#define PMIC_OCV_TEMP2_t_ocv_data_s2_START  (0)
#define PMIC_OCV_TEMP2_t_ocv_data_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_ECO_OUT_CLIN_0_UNION
 struct description   : ECO_OUT_CLIN_0 Register structure definition
                        Address Offset:0x0056 Initial:0x00 Width:8
 register description : eco_out_clin[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eco_out_clin_s0 : 8;  /* bit[0-7]: 退出ECO模式流入电量计数器[39:0]。每次退出ECO模式自动记录当前流入电量，其余时刻保持。 */
    } reg;
} PMIC_ECO_OUT_CLIN_0_UNION;
#endif
#define PMIC_ECO_OUT_CLIN_0_eco_out_clin_s0_START  (0)
#define PMIC_ECO_OUT_CLIN_0_eco_out_clin_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_ECO_OUT_CLIN_1_UNION
 struct description   : ECO_OUT_CLIN_1 Register structure definition
                        Address Offset:0x0057 Initial:0x00 Width:8
 register description : eco_out_clin[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eco_out_clin_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_ECO_OUT_CLIN_1_UNION;
#endif
#define PMIC_ECO_OUT_CLIN_1_eco_out_clin_s1_START  (0)
#define PMIC_ECO_OUT_CLIN_1_eco_out_clin_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_ECO_OUT_CLIN_2_UNION
 struct description   : ECO_OUT_CLIN_2 Register structure definition
                        Address Offset:0x0058 Initial:0x00 Width:8
 register description : eco_out_clin[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eco_out_clin_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_ECO_OUT_CLIN_2_UNION;
#endif
#define PMIC_ECO_OUT_CLIN_2_eco_out_clin_s2_START  (0)
#define PMIC_ECO_OUT_CLIN_2_eco_out_clin_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_ECO_OUT_CLIN_3_UNION
 struct description   : ECO_OUT_CLIN_3 Register structure definition
                        Address Offset:0x0059 Initial:0x00 Width:8
 register description : eco_out_clin[31:24]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eco_out_clin_s3 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_ECO_OUT_CLIN_3_UNION;
#endif
#define PMIC_ECO_OUT_CLIN_3_eco_out_clin_s3_START  (0)
#define PMIC_ECO_OUT_CLIN_3_eco_out_clin_s3_END    (7)


/*****************************************************************************
 struct               : PMIC_ECO_OUT_CLIN_4_UNION
 struct description   : ECO_OUT_CLIN_4 Register structure definition
                        Address Offset:0x005A Initial:0x00 Width:8
 register description : eco_out_clin[39:32]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eco_out_clin_s4 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_ECO_OUT_CLIN_4_UNION;
#endif
#define PMIC_ECO_OUT_CLIN_4_eco_out_clin_s4_START  (0)
#define PMIC_ECO_OUT_CLIN_4_eco_out_clin_s4_END    (7)


/*****************************************************************************
 struct               : PMIC_ECO_OUT_CLOUT_0_UNION
 struct description   : ECO_OUT_CLOUT_0 Register structure definition
                        Address Offset:0x005B Initial:0x00 Width:8
 register description : eco_out_clout[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eco_out_clout_s0 : 8;  /* bit[0-7]: 退出ECO模式流出电量计数器[39:0]。每次退出ECO模式自动记录当前流出电量，其余时刻保持。 */
    } reg;
} PMIC_ECO_OUT_CLOUT_0_UNION;
#endif
#define PMIC_ECO_OUT_CLOUT_0_eco_out_clout_s0_START  (0)
#define PMIC_ECO_OUT_CLOUT_0_eco_out_clout_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_ECO_OUT_CLOUT_1_UNION
 struct description   : ECO_OUT_CLOUT_1 Register structure definition
                        Address Offset:0x005C Initial:0x00 Width:8
 register description : eco_out_clout[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eco_out_clout_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_ECO_OUT_CLOUT_1_UNION;
#endif
#define PMIC_ECO_OUT_CLOUT_1_eco_out_clout_s1_START  (0)
#define PMIC_ECO_OUT_CLOUT_1_eco_out_clout_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_ECO_OUT_CLOUT_2_UNION
 struct description   : ECO_OUT_CLOUT_2 Register structure definition
                        Address Offset:0x005D Initial:0x00 Width:8
 register description : eco_out_clout[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eco_out_clout_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_ECO_OUT_CLOUT_2_UNION;
#endif
#define PMIC_ECO_OUT_CLOUT_2_eco_out_clout_s2_START  (0)
#define PMIC_ECO_OUT_CLOUT_2_eco_out_clout_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_ECO_OUT_CLOUT_3_UNION
 struct description   : ECO_OUT_CLOUT_3 Register structure definition
                        Address Offset:0x005E Initial:0x00 Width:8
 register description : eco_out_clout[31:24]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eco_out_clout_s3 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_ECO_OUT_CLOUT_3_UNION;
#endif
#define PMIC_ECO_OUT_CLOUT_3_eco_out_clout_s3_START  (0)
#define PMIC_ECO_OUT_CLOUT_3_eco_out_clout_s3_END    (7)


/*****************************************************************************
 struct               : PMIC_ECO_OUT_CLOUT_4_UNION
 struct description   : ECO_OUT_CLOUT_4 Register structure definition
                        Address Offset:0x005F Initial:0x00 Width:8
 register description : eco_out_clout[39:32]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eco_out_clout_s4 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_ECO_OUT_CLOUT_4_UNION;
#endif
#define PMIC_ECO_OUT_CLOUT_4_eco_out_clout_s4_START  (0)
#define PMIC_ECO_OUT_CLOUT_4_eco_out_clout_s4_END    (7)


/*****************************************************************************
 struct               : PMIC_ECO_OUT_TEMP_0_UNION
 struct description   : ECO_OUT_TEMP_0 Register structure definition
                        Address Offset:0x0060 Initial:0x00 Width:8
 register description : eco_out_temp[7:0]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eco_out_temp_s0 : 8;  /* bit[0-7]: 退出ECO模式温度值[23:0] */
    } reg;
} PMIC_ECO_OUT_TEMP_0_UNION;
#endif
#define PMIC_ECO_OUT_TEMP_0_eco_out_temp_s0_START  (0)
#define PMIC_ECO_OUT_TEMP_0_eco_out_temp_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_ECO_OUT_TEMP_1_UNION
 struct description   : ECO_OUT_TEMP_1 Register structure definition
                        Address Offset:0x0061 Initial:0x00 Width:8
 register description : eco_out_temp[15:8]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eco_out_temp_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_ECO_OUT_TEMP_1_UNION;
#endif
#define PMIC_ECO_OUT_TEMP_1_eco_out_temp_s1_START  (0)
#define PMIC_ECO_OUT_TEMP_1_eco_out_temp_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_ECO_OUT_TEMP_2_UNION
 struct description   : ECO_OUT_TEMP_2 Register structure definition
                        Address Offset:0x0062 Initial:0x00 Width:8
 register description : eco_out_temp[23:16]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eco_out_temp_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_ECO_OUT_TEMP_2_UNION;
#endif
#define PMIC_ECO_OUT_TEMP_2_eco_out_temp_s2_START  (0)
#define PMIC_ECO_OUT_TEMP_2_eco_out_temp_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_TEMP0_RDATA_UNION
 struct description   : TEMP0_RDATA Register structure definition
                        Address Offset:0x0063 Initial:0x00 Width:8
 register description : 库仑计DEBUG[7:0]温度寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  temp_rdata_s0 : 8;  /* bit[0-7]: normal态切换温度状态 温度寄存器[23:0]。 */
    } reg;
} PMIC_TEMP0_RDATA_UNION;
#endif
#define PMIC_TEMP0_RDATA_temp_rdata_s0_START  (0)
#define PMIC_TEMP0_RDATA_temp_rdata_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_TEMP1_RDATA_UNION
 struct description   : TEMP1_RDATA Register structure definition
                        Address Offset:0x0064 Initial:0x00 Width:8
 register description : 库仑计DEBUG[15:8]温度寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  temp_rdata_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_TEMP1_RDATA_UNION;
#endif
#define PMIC_TEMP1_RDATA_temp_rdata_s1_START  (0)
#define PMIC_TEMP1_RDATA_temp_rdata_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_TEMP2_RDATA_UNION
 struct description   : TEMP2_RDATA Register structure definition
                        Address Offset:0x0065 Initial:0x00 Width:8
 register description : 库仑计DEBUG[23:16]温度寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  temp_rdata_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_TEMP2_RDATA_UNION;
#endif
#define PMIC_TEMP2_RDATA_temp_rdata_s2_START  (0)
#define PMIC_TEMP2_RDATA_temp_rdata_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_V_PRE0_OUT0_UNION
 struct description   : V_PRE0_OUT0 Register structure definition
                        Address Offset:0x0066 Initial:0xFF Width:8
 register description : v_out_pre0[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_out_pre0_s0 : 8;  /* bit[0-7]: 当前电池电压指示[23:0]，有符号数，最高位代表符号位。 */
    } reg;
} PMIC_V_PRE0_OUT0_UNION;
#endif
#define PMIC_V_PRE0_OUT0_v_out_pre0_s0_START  (0)
#define PMIC_V_PRE0_OUT0_v_out_pre0_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_V_PRE0_OUT1_UNION
 struct description   : V_PRE0_OUT1 Register structure definition
                        Address Offset:0x0067 Initial:0xFF Width:8
 register description : v_out_pre0[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_out_pre0_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_V_PRE0_OUT1_UNION;
#endif
#define PMIC_V_PRE0_OUT1_v_out_pre0_s1_START  (0)
#define PMIC_V_PRE0_OUT1_v_out_pre0_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_V_PRE0_OUT2_UNION
 struct description   : V_PRE0_OUT2 Register structure definition
                        Address Offset:0x0068 Initial:0xFF Width:8
 register description : v_out_pre0[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_out_pre0_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_V_PRE0_OUT2_UNION;
#endif
#define PMIC_V_PRE0_OUT2_v_out_pre0_s2_START  (0)
#define PMIC_V_PRE0_OUT2_v_out_pre0_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_V_PRE1_OUT0_UNION
 struct description   : V_PRE1_OUT0 Register structure definition
                        Address Offset:0x0069 Initial:0xFF Width:8
 register description : v_out_pre1[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_out_pre1_s0 : 8;  /* bit[0-7]: 当前电压前一次值[23:0]。有符号数， */
    } reg;
} PMIC_V_PRE1_OUT0_UNION;
#endif
#define PMIC_V_PRE1_OUT0_v_out_pre1_s0_START  (0)
#define PMIC_V_PRE1_OUT0_v_out_pre1_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_V_PRE1_OUT1_UNION
 struct description   : V_PRE1_OUT1 Register structure definition
                        Address Offset:0x006A Initial:0xFF Width:8
 register description : v_out_pre1[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_out_pre1_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_V_PRE1_OUT1_UNION;
#endif
#define PMIC_V_PRE1_OUT1_v_out_pre1_s1_START  (0)
#define PMIC_V_PRE1_OUT1_v_out_pre1_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_V_PRE1_OUT2_UNION
 struct description   : V_PRE1_OUT2 Register structure definition
                        Address Offset:0x006B Initial:0xFF Width:8
 register description : v_out_pre1[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_out_pre1_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_V_PRE1_OUT2_UNION;
#endif
#define PMIC_V_PRE1_OUT2_v_out_pre1_s2_START  (0)
#define PMIC_V_PRE1_OUT2_v_out_pre1_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_V_PRE2_OUT0_UNION
 struct description   : V_PRE2_OUT0 Register structure definition
                        Address Offset:0x006C Initial:0xFF Width:8
 register description : v_out_pre2[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_out_pre2_s0 : 8;  /* bit[0-7]: 当前电压前二次值[23:0]。有符号数， */
    } reg;
} PMIC_V_PRE2_OUT0_UNION;
#endif
#define PMIC_V_PRE2_OUT0_v_out_pre2_s0_START  (0)
#define PMIC_V_PRE2_OUT0_v_out_pre2_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_V_PRE2_OUT1_UNION
 struct description   : V_PRE2_OUT1 Register structure definition
                        Address Offset:0x006D Initial:0xFF Width:8
 register description : v_out_pre2[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_out_pre2_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_V_PRE2_OUT1_UNION;
#endif
#define PMIC_V_PRE2_OUT1_v_out_pre2_s1_START  (0)
#define PMIC_V_PRE2_OUT1_v_out_pre2_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_V_PRE2_OUT2_UNION
 struct description   : V_PRE2_OUT2 Register structure definition
                        Address Offset:0x006E Initial:0xFF Width:8
 register description : v_out_pre2[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_out_pre2_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_V_PRE2_OUT2_UNION;
#endif
#define PMIC_V_PRE2_OUT2_v_out_pre2_s2_START  (0)
#define PMIC_V_PRE2_OUT2_v_out_pre2_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_V_PRE3_OUT0_UNION
 struct description   : V_PRE3_OUT0 Register structure definition
                        Address Offset:0x006F Initial:0xFF Width:8
 register description : v_out_pre3[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_out_pre3_s0 : 8;  /* bit[0-7]: 当前电压前三次值[23:0]。有符号数， */
    } reg;
} PMIC_V_PRE3_OUT0_UNION;
#endif
#define PMIC_V_PRE3_OUT0_v_out_pre3_s0_START  (0)
#define PMIC_V_PRE3_OUT0_v_out_pre3_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_V_PRE3_OUT1_UNION
 struct description   : V_PRE3_OUT1 Register structure definition
                        Address Offset:0x0070 Initial:0xFF Width:8
 register description : v_out_pre3[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_out_pre3_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_V_PRE3_OUT1_UNION;
#endif
#define PMIC_V_PRE3_OUT1_v_out_pre3_s1_START  (0)
#define PMIC_V_PRE3_OUT1_v_out_pre3_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_V_PRE3_OUT2_UNION
 struct description   : V_PRE3_OUT2 Register structure definition
                        Address Offset:0x0071 Initial:0xFF Width:8
 register description : v_out_pre3[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_out_pre3_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_V_PRE3_OUT2_UNION;
#endif
#define PMIC_V_PRE3_OUT2_v_out_pre3_s2_START  (0)
#define PMIC_V_PRE3_OUT2_v_out_pre3_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_V_PRE4_OUT0_UNION
 struct description   : V_PRE4_OUT0 Register structure definition
                        Address Offset:0x0072 Initial:0xFF Width:8
 register description : v_out_pre4[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_out_pre4_s0 : 8;  /* bit[0-7]: 当前电压前四次值[23:0]。有符号数， */
    } reg;
} PMIC_V_PRE4_OUT0_UNION;
#endif
#define PMIC_V_PRE4_OUT0_v_out_pre4_s0_START  (0)
#define PMIC_V_PRE4_OUT0_v_out_pre4_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_V_PRE4_OUT1_UNION
 struct description   : V_PRE4_OUT1 Register structure definition
                        Address Offset:0x0073 Initial:0xFF Width:8
 register description : v_out_pre4[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_out_pre4_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_V_PRE4_OUT1_UNION;
#endif
#define PMIC_V_PRE4_OUT1_v_out_pre4_s1_START  (0)
#define PMIC_V_PRE4_OUT1_v_out_pre4_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_V_PRE4_OUT2_UNION
 struct description   : V_PRE4_OUT2 Register structure definition
                        Address Offset:0x0074 Initial:0xFF Width:8
 register description : v_out_pre4[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_out_pre4_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_V_PRE4_OUT2_UNION;
#endif
#define PMIC_V_PRE4_OUT2_v_out_pre4_s2_START  (0)
#define PMIC_V_PRE4_OUT2_v_out_pre4_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_V_PRE5_OUT0_UNION
 struct description   : V_PRE5_OUT0 Register structure definition
                        Address Offset:0x0075 Initial:0xFF Width:8
 register description : v_out_pre5[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_out_pre5_s0 : 8;  /* bit[0-7]: 当前电压前五次值[23:0]。有符号数， */
    } reg;
} PMIC_V_PRE5_OUT0_UNION;
#endif
#define PMIC_V_PRE5_OUT0_v_out_pre5_s0_START  (0)
#define PMIC_V_PRE5_OUT0_v_out_pre5_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_V_PRE5_OUT1_UNION
 struct description   : V_PRE5_OUT1 Register structure definition
                        Address Offset:0x0076 Initial:0xFF Width:8
 register description : v_out_pre5[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_out_pre5_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_V_PRE5_OUT1_UNION;
#endif
#define PMIC_V_PRE5_OUT1_v_out_pre5_s1_START  (0)
#define PMIC_V_PRE5_OUT1_v_out_pre5_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_V_PRE5_OUT2_UNION
 struct description   : V_PRE5_OUT2 Register structure definition
                        Address Offset:0x0077 Initial:0xFF Width:8
 register description : v_out_pre5[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_out_pre5_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_V_PRE5_OUT2_UNION;
#endif
#define PMIC_V_PRE5_OUT2_v_out_pre5_s2_START  (0)
#define PMIC_V_PRE5_OUT2_v_out_pre5_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_V_PRE6_OUT0_UNION
 struct description   : V_PRE6_OUT0 Register structure definition
                        Address Offset:0x0078 Initial:0xFF Width:8
 register description : v_out_pre6[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_out_pre6_s0 : 8;  /* bit[0-7]: 当前电压前六次值[23:0]。有符号数， */
    } reg;
} PMIC_V_PRE6_OUT0_UNION;
#endif
#define PMIC_V_PRE6_OUT0_v_out_pre6_s0_START  (0)
#define PMIC_V_PRE6_OUT0_v_out_pre6_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_V_PRE6_OUT1_UNION
 struct description   : V_PRE6_OUT1 Register structure definition
                        Address Offset:0x0079 Initial:0xFF Width:8
 register description : v_out_pre6[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_out_pre6_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_V_PRE6_OUT1_UNION;
#endif
#define PMIC_V_PRE6_OUT1_v_out_pre6_s1_START  (0)
#define PMIC_V_PRE6_OUT1_v_out_pre6_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_V_PRE6_OUT2_UNION
 struct description   : V_PRE6_OUT2 Register structure definition
                        Address Offset:0x007A Initial:0xFF Width:8
 register description : v_out_pre6[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_out_pre6_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_V_PRE6_OUT2_UNION;
#endif
#define PMIC_V_PRE6_OUT2_v_out_pre6_s2_START  (0)
#define PMIC_V_PRE6_OUT2_v_out_pre6_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_V_PRE7_OUT0_UNION
 struct description   : V_PRE7_OUT0 Register structure definition
                        Address Offset:0x007B Initial:0xFF Width:8
 register description : v_out_pre7[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_out_pre7_s0 : 8;  /* bit[0-7]: 当前电压前七次值[23:0]。有符号数， */
    } reg;
} PMIC_V_PRE7_OUT0_UNION;
#endif
#define PMIC_V_PRE7_OUT0_v_out_pre7_s0_START  (0)
#define PMIC_V_PRE7_OUT0_v_out_pre7_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_V_PRE7_OUT1_UNION
 struct description   : V_PRE7_OUT1 Register structure definition
                        Address Offset:0x007C Initial:0xFF Width:8
 register description : v_out_pre7[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_out_pre7_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_V_PRE7_OUT1_UNION;
#endif
#define PMIC_V_PRE7_OUT1_v_out_pre7_s1_START  (0)
#define PMIC_V_PRE7_OUT1_v_out_pre7_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_V_PRE7_OUT2_UNION
 struct description   : V_PRE7_OUT2 Register structure definition
                        Address Offset:0x007D Initial:0xFF Width:8
 register description : v_out_pre7[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_out_pre7_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_V_PRE7_OUT2_UNION;
#endif
#define PMIC_V_PRE7_OUT2_v_out_pre7_s2_START  (0)
#define PMIC_V_PRE7_OUT2_v_out_pre7_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_CURRENT_PRE0_OUT0_UNION
 struct description   : CURRENT_PRE0_OUT0 Register structure definition
                        Address Offset:0x007E Initial:0x00 Width:8
 register description : current_pre0[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  current_pre0_s0 : 8;  /* bit[0-7]: 当前电流指示[23:0]，有符号数，最高位代表符号位。 */
    } reg;
} PMIC_CURRENT_PRE0_OUT0_UNION;
#endif
#define PMIC_CURRENT_PRE0_OUT0_current_pre0_s0_START  (0)
#define PMIC_CURRENT_PRE0_OUT0_current_pre0_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_CURRENT_PRE0_OUT1_UNION
 struct description   : CURRENT_PRE0_OUT1 Register structure definition
                        Address Offset:0x007F Initial:0x00 Width:8
 register description : current_pre0[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  current_pre0_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_CURRENT_PRE0_OUT1_UNION;
#endif
#define PMIC_CURRENT_PRE0_OUT1_current_pre0_s1_START  (0)
#define PMIC_CURRENT_PRE0_OUT1_current_pre0_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_CURRENT_PRE0_OUT2_UNION
 struct description   : CURRENT_PRE0_OUT2 Register structure definition
                        Address Offset:0x0080 Initial:0x00 Width:8
 register description : current_pre0[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  current_pre0_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_CURRENT_PRE0_OUT2_UNION;
#endif
#define PMIC_CURRENT_PRE0_OUT2_current_pre0_s2_START  (0)
#define PMIC_CURRENT_PRE0_OUT2_current_pre0_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_CURRENT_PRE1_OUT0_UNION
 struct description   : CURRENT_PRE1_OUT0 Register structure definition
                        Address Offset:0x0081 Initial:0x00 Width:8
 register description : current_pre1[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  current_pre1_s0 : 8;  /* bit[0-7]: 当前电流前一次值[23:0]。有符号数， */
    } reg;
} PMIC_CURRENT_PRE1_OUT0_UNION;
#endif
#define PMIC_CURRENT_PRE1_OUT0_current_pre1_s0_START  (0)
#define PMIC_CURRENT_PRE1_OUT0_current_pre1_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_CURRENT_PRE1_OUT1_UNION
 struct description   : CURRENT_PRE1_OUT1 Register structure definition
                        Address Offset:0x0082 Initial:0x00 Width:8
 register description : current_pre1[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  current_pre1_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_CURRENT_PRE1_OUT1_UNION;
#endif
#define PMIC_CURRENT_PRE1_OUT1_current_pre1_s1_START  (0)
#define PMIC_CURRENT_PRE1_OUT1_current_pre1_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_CURRENT_PRE1_OUT2_UNION
 struct description   : CURRENT_PRE1_OUT2 Register structure definition
                        Address Offset:0x0083 Initial:0x00 Width:8
 register description : current_pre1[23:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  current_pre1_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_CURRENT_PRE1_OUT2_UNION;
#endif
#define PMIC_CURRENT_PRE1_OUT2_current_pre1_s2_START  (0)
#define PMIC_CURRENT_PRE1_OUT2_current_pre1_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_CURRENT_PRE2_OUT0_UNION
 struct description   : CURRENT_PRE2_OUT0 Register structure definition
                        Address Offset:0x0084 Initial:0x00 Width:8
 register description : current_pre2[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  current_pre2_s0 : 8;  /* bit[0-7]: 当前电流前二次值[23:0]。有符号数， */
    } reg;
} PMIC_CURRENT_PRE2_OUT0_UNION;
#endif
#define PMIC_CURRENT_PRE2_OUT0_current_pre2_s0_START  (0)
#define PMIC_CURRENT_PRE2_OUT0_current_pre2_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_CURRENT_PRE2_OUT1_UNION
 struct description   : CURRENT_PRE2_OUT1 Register structure definition
                        Address Offset:0x0085 Initial:0x00 Width:8
 register description : current_pre2[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  current_pre2_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_CURRENT_PRE2_OUT1_UNION;
#endif
#define PMIC_CURRENT_PRE2_OUT1_current_pre2_s1_START  (0)
#define PMIC_CURRENT_PRE2_OUT1_current_pre2_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_CURRENT_PRE2_OUT2_UNION
 struct description   : CURRENT_PRE2_OUT2 Register structure definition
                        Address Offset:0x0086 Initial:0x00 Width:8
 register description : current_pre2[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  current_pre2_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_CURRENT_PRE2_OUT2_UNION;
#endif
#define PMIC_CURRENT_PRE2_OUT2_current_pre2_s2_START  (0)
#define PMIC_CURRENT_PRE2_OUT2_current_pre2_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_CURRENT_PRE3_OUT0_UNION
 struct description   : CURRENT_PRE3_OUT0 Register structure definition
                        Address Offset:0x0087 Initial:0x00 Width:8
 register description : current_pre3[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  current_pre3_s0 : 8;  /* bit[0-7]: 当前电流前三次值[23:0]。有符号数， */
    } reg;
} PMIC_CURRENT_PRE3_OUT0_UNION;
#endif
#define PMIC_CURRENT_PRE3_OUT0_current_pre3_s0_START  (0)
#define PMIC_CURRENT_PRE3_OUT0_current_pre3_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_CURRENT_PRE3_OUT1_UNION
 struct description   : CURRENT_PRE3_OUT1 Register structure definition
                        Address Offset:0x0088 Initial:0x00 Width:8
 register description : current_pre3[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  current_pre3_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_CURRENT_PRE3_OUT1_UNION;
#endif
#define PMIC_CURRENT_PRE3_OUT1_current_pre3_s1_START  (0)
#define PMIC_CURRENT_PRE3_OUT1_current_pre3_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_CURRENT_PRE3_OUT2_UNION
 struct description   : CURRENT_PRE3_OUT2 Register structure definition
                        Address Offset:0x0089 Initial:0x00 Width:8
 register description : current_pre3[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  current_pre3_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_CURRENT_PRE3_OUT2_UNION;
#endif
#define PMIC_CURRENT_PRE3_OUT2_current_pre3_s2_START  (0)
#define PMIC_CURRENT_PRE3_OUT2_current_pre3_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_CURRENT_PRE4_OUT0_UNION
 struct description   : CURRENT_PRE4_OUT0 Register structure definition
                        Address Offset:0x008A Initial:0x00 Width:8
 register description : current_pre4[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  current_pre4_s0 : 8;  /* bit[0-7]: 当前电流前四次值[23:0]。有符号数， */
    } reg;
} PMIC_CURRENT_PRE4_OUT0_UNION;
#endif
#define PMIC_CURRENT_PRE4_OUT0_current_pre4_s0_START  (0)
#define PMIC_CURRENT_PRE4_OUT0_current_pre4_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_CURRENT_PRE4_OUT1_UNION
 struct description   : CURRENT_PRE4_OUT1 Register structure definition
                        Address Offset:0x008B Initial:0x00 Width:8
 register description : current_pre4[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  current_pre4_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_CURRENT_PRE4_OUT1_UNION;
#endif
#define PMIC_CURRENT_PRE4_OUT1_current_pre4_s1_START  (0)
#define PMIC_CURRENT_PRE4_OUT1_current_pre4_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_CURRENT_PRE4_OUT2_UNION
 struct description   : CURRENT_PRE4_OUT2 Register structure definition
                        Address Offset:0x008C Initial:0x00 Width:8
 register description : current_pre4[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  current_pre4_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_CURRENT_PRE4_OUT2_UNION;
#endif
#define PMIC_CURRENT_PRE4_OUT2_current_pre4_s2_START  (0)
#define PMIC_CURRENT_PRE4_OUT2_current_pre4_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_CURRENT_PRE5_OUT0_UNION
 struct description   : CURRENT_PRE5_OUT0 Register structure definition
                        Address Offset:0x008D Initial:0x00 Width:8
 register description : current_pre5[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  current_pre5_s0 : 8;  /* bit[0-7]: 当前电流前五次值[23:0]。有符号数， */
    } reg;
} PMIC_CURRENT_PRE5_OUT0_UNION;
#endif
#define PMIC_CURRENT_PRE5_OUT0_current_pre5_s0_START  (0)
#define PMIC_CURRENT_PRE5_OUT0_current_pre5_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_CURRENT_PRE5_OUT1_UNION
 struct description   : CURRENT_PRE5_OUT1 Register structure definition
                        Address Offset:0x008E Initial:0x00 Width:8
 register description : current_pre5[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  current_pre5_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_CURRENT_PRE5_OUT1_UNION;
#endif
#define PMIC_CURRENT_PRE5_OUT1_current_pre5_s1_START  (0)
#define PMIC_CURRENT_PRE5_OUT1_current_pre5_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_CURRENT_PRE5_OUT2_UNION
 struct description   : CURRENT_PRE5_OUT2 Register structure definition
                        Address Offset:0x008F Initial:0x00 Width:8
 register description : current_pre5[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  current_pre5_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_CURRENT_PRE5_OUT2_UNION;
#endif
#define PMIC_CURRENT_PRE5_OUT2_current_pre5_s2_START  (0)
#define PMIC_CURRENT_PRE5_OUT2_current_pre5_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_CURRENT_PRE6_OUT0_UNION
 struct description   : CURRENT_PRE6_OUT0 Register structure definition
                        Address Offset:0x0090 Initial:0x00 Width:8
 register description : current_pre6[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  current_pre6_s0 : 8;  /* bit[0-7]: 当前电流前六次值[23:0]。有符号数， */
    } reg;
} PMIC_CURRENT_PRE6_OUT0_UNION;
#endif
#define PMIC_CURRENT_PRE6_OUT0_current_pre6_s0_START  (0)
#define PMIC_CURRENT_PRE6_OUT0_current_pre6_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_CURRENT_PRE6_OUT1_UNION
 struct description   : CURRENT_PRE6_OUT1 Register structure definition
                        Address Offset:0x0091 Initial:0x00 Width:8
 register description : current_pre6[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  current_pre6_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_CURRENT_PRE6_OUT1_UNION;
#endif
#define PMIC_CURRENT_PRE6_OUT1_current_pre6_s1_START  (0)
#define PMIC_CURRENT_PRE6_OUT1_current_pre6_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_CURRENT_PRE6_OUT2_UNION
 struct description   : CURRENT_PRE6_OUT2 Register structure definition
                        Address Offset:0x0092 Initial:0x00 Width:8
 register description : current_pre6[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  current_pre6_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_CURRENT_PRE6_OUT2_UNION;
#endif
#define PMIC_CURRENT_PRE6_OUT2_current_pre6_s2_START  (0)
#define PMIC_CURRENT_PRE6_OUT2_current_pre6_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_CURRENT_PRE7_OUT0_UNION
 struct description   : CURRENT_PRE7_OUT0 Register structure definition
                        Address Offset:0x0093 Initial:0x00 Width:8
 register description : current_pre7[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  current_pre7_s0 : 8;  /* bit[0-7]: 当前电流前七次值[23:0]。有符号数， */
    } reg;
} PMIC_CURRENT_PRE7_OUT0_UNION;
#endif
#define PMIC_CURRENT_PRE7_OUT0_current_pre7_s0_START  (0)
#define PMIC_CURRENT_PRE7_OUT0_current_pre7_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_CURRENT_PRE7_OUT1_UNION
 struct description   : CURRENT_PRE7_OUT1 Register structure definition
                        Address Offset:0x0094 Initial:0x00 Width:8
 register description : current_pre7[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  current_pre7_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_CURRENT_PRE7_OUT1_UNION;
#endif
#define PMIC_CURRENT_PRE7_OUT1_current_pre7_s1_START  (0)
#define PMIC_CURRENT_PRE7_OUT1_current_pre7_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_CURRENT_PRE7_OUT2_UNION
 struct description   : CURRENT_PRE7_OUT2 Register structure definition
                        Address Offset:0x0095 Initial:0x00 Width:8
 register description : current_pre7[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  current_pre7_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_CURRENT_PRE7_OUT2_UNION;
#endif
#define PMIC_CURRENT_PRE7_OUT2_current_pre7_s2_START  (0)
#define PMIC_CURRENT_PRE7_OUT2_current_pre7_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_V_OCV_PRE1_OUT0_UNION
 struct description   : V_OCV_PRE1_OUT0 Register structure definition
                        Address Offset:0x0096 Initial:0xFF Width:8
 register description : v_ocv_out_pre0[7:0]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_ocv_out_pre1_s0 : 8;  /* bit[0-7]: 下电OCV数据：下电OCV电压前一次值[23:0]
                                                            ECO数据：ECO电压前一次值[23:0]，有符号数 */
    } reg;
} PMIC_V_OCV_PRE1_OUT0_UNION;
#endif
#define PMIC_V_OCV_PRE1_OUT0_v_ocv_out_pre1_s0_START  (0)
#define PMIC_V_OCV_PRE1_OUT0_v_ocv_out_pre1_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_V_OCV_PRE1_OUT1_UNION
 struct description   : V_OCV_PRE1_OUT1 Register structure definition
                        Address Offset:0x0097 Initial:0xFF Width:8
 register description : v_ocv_out_pre0[15:8]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_ocv_out_pre1_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_V_OCV_PRE1_OUT1_UNION;
#endif
#define PMIC_V_OCV_PRE1_OUT1_v_ocv_out_pre1_s1_START  (0)
#define PMIC_V_OCV_PRE1_OUT1_v_ocv_out_pre1_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_V_OCV_PRE1_OUT2_UNION
 struct description   : V_OCV_PRE1_OUT2 Register structure definition
                        Address Offset:0x0098 Initial:0xFF Width:8
 register description : v_ocv_out_pre0[23:16]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_ocv_out_pre1_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_V_OCV_PRE1_OUT2_UNION;
#endif
#define PMIC_V_OCV_PRE1_OUT2_v_ocv_out_pre1_s2_START  (0)
#define PMIC_V_OCV_PRE1_OUT2_v_ocv_out_pre1_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_V_OCV_PRE2_OUT0_UNION
 struct description   : V_OCV_PRE2_OUT0 Register structure definition
                        Address Offset:0x0099 Initial:0xFF Width:8
 register description : v_ocv_out_pre1[7:0]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_ocv_out_pre2_s0 : 8;  /* bit[0-7]: 下电OCV数据：下电OCV电压前二次值[23:0]
                                                            ECO数据：ECO电压前二次值[23:0]，有符号数 */
    } reg;
} PMIC_V_OCV_PRE2_OUT0_UNION;
#endif
#define PMIC_V_OCV_PRE2_OUT0_v_ocv_out_pre2_s0_START  (0)
#define PMIC_V_OCV_PRE2_OUT0_v_ocv_out_pre2_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_V_OCV_PRE2_OUT1_UNION
 struct description   : V_OCV_PRE2_OUT1 Register structure definition
                        Address Offset:0x009A Initial:0xFF Width:8
 register description : v_ocv_out_pre1[15:8]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_ocv_out_pre2_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_V_OCV_PRE2_OUT1_UNION;
#endif
#define PMIC_V_OCV_PRE2_OUT1_v_ocv_out_pre2_s1_START  (0)
#define PMIC_V_OCV_PRE2_OUT1_v_ocv_out_pre2_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_V_OCV_PRE2_OUT2_UNION
 struct description   : V_OCV_PRE2_OUT2 Register structure definition
                        Address Offset:0x009B Initial:0xFF Width:8
 register description : v_ocv_out_pre1[23:16]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_ocv_out_pre2_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_V_OCV_PRE2_OUT2_UNION;
#endif
#define PMIC_V_OCV_PRE2_OUT2_v_ocv_out_pre2_s2_START  (0)
#define PMIC_V_OCV_PRE2_OUT2_v_ocv_out_pre2_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_V_OCV_PRE3_OUT0_UNION
 struct description   : V_OCV_PRE3_OUT0 Register structure definition
                        Address Offset:0x009C Initial:0xFF Width:8
 register description : v_ocv_out_pre3[7:0]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_ocv_out_pre3_s0 : 8;  /* bit[0-7]: 下电OCV数据：下电OCV电压前三次值[23:0]
                                                            ECO数据：ECO电压前三次值[23:0]，有符号数 */
    } reg;
} PMIC_V_OCV_PRE3_OUT0_UNION;
#endif
#define PMIC_V_OCV_PRE3_OUT0_v_ocv_out_pre3_s0_START  (0)
#define PMIC_V_OCV_PRE3_OUT0_v_ocv_out_pre3_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_V_OCV_PRE3_OUT1_UNION
 struct description   : V_OCV_PRE3_OUT1 Register structure definition
                        Address Offset:0x009D Initial:0xFF Width:8
 register description : v_ocv_out_pre3[15:8]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_ocv_out_pre3_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_V_OCV_PRE3_OUT1_UNION;
#endif
#define PMIC_V_OCV_PRE3_OUT1_v_ocv_out_pre3_s1_START  (0)
#define PMIC_V_OCV_PRE3_OUT1_v_ocv_out_pre3_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_V_OCV_PRE3_OUT2_UNION
 struct description   : V_OCV_PRE3_OUT2 Register structure definition
                        Address Offset:0x009E Initial:0xFF Width:8
 register description : v_ocv_out_pre3[23:16]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_ocv_out_pre3_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_V_OCV_PRE3_OUT2_UNION;
#endif
#define PMIC_V_OCV_PRE3_OUT2_v_ocv_out_pre3_s2_START  (0)
#define PMIC_V_OCV_PRE3_OUT2_v_ocv_out_pre3_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_V_OCV_PRE4_OUT0_UNION
 struct description   : V_OCV_PRE4_OUT0 Register structure definition
                        Address Offset:0x009F Initial:0xFF Width:8
 register description : v_ocv_out_pre4[7:0]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_ocv_out_pre4_s0 : 8;  /* bit[0-7]: 下电OCV数据：下电OCV电压前四次值[23:0]
                                                            ECO数据：ECO电压前四次值[23:0]，有符号数 */
    } reg;
} PMIC_V_OCV_PRE4_OUT0_UNION;
#endif
#define PMIC_V_OCV_PRE4_OUT0_v_ocv_out_pre4_s0_START  (0)
#define PMIC_V_OCV_PRE4_OUT0_v_ocv_out_pre4_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_V_OCV_PRE4_OUT1_UNION
 struct description   : V_OCV_PRE4_OUT1 Register structure definition
                        Address Offset:0x00A0 Initial:0xFF Width:8
 register description : v_ocv_out_pre4[15:8]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_ocv_out_pre4_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_V_OCV_PRE4_OUT1_UNION;
#endif
#define PMIC_V_OCV_PRE4_OUT1_v_ocv_out_pre4_s1_START  (0)
#define PMIC_V_OCV_PRE4_OUT1_v_ocv_out_pre4_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_V_OCV_PRE4_OUT2_UNION
 struct description   : V_OCV_PRE4_OUT2 Register structure definition
                        Address Offset:0x00A1 Initial:0xFF Width:8
 register description : v_ocv_out_pre4[23:16]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_ocv_out_pre4_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_V_OCV_PRE4_OUT2_UNION;
#endif
#define PMIC_V_OCV_PRE4_OUT2_v_ocv_out_pre4_s2_START  (0)
#define PMIC_V_OCV_PRE4_OUT2_v_ocv_out_pre4_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_I_OCV_PRE1_OUT0_UNION
 struct description   : I_OCV_PRE1_OUT0 Register structure definition
                        Address Offset:0x00A2 Initial:0x00 Width:8
 register description : i_ocv_out_pre1[7:0]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  i_ocv_out_pre1_s0 : 8;  /* bit[0-7]: 下电OCV数据：下电OCV电流前一次值[23:0]
                                                            ECO数据：ECO电流前一次值[23:0]，有符号数 */
    } reg;
} PMIC_I_OCV_PRE1_OUT0_UNION;
#endif
#define PMIC_I_OCV_PRE1_OUT0_i_ocv_out_pre1_s0_START  (0)
#define PMIC_I_OCV_PRE1_OUT0_i_ocv_out_pre1_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_I_OCV_PRE1_OUT1_UNION
 struct description   : I_OCV_PRE1_OUT1 Register structure definition
                        Address Offset:0x00A3 Initial:0x00 Width:8
 register description : i_ocv_out_pre1[15:8]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  i_ocv_out_pre1_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_I_OCV_PRE1_OUT1_UNION;
#endif
#define PMIC_I_OCV_PRE1_OUT1_i_ocv_out_pre1_s1_START  (0)
#define PMIC_I_OCV_PRE1_OUT1_i_ocv_out_pre1_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_I_OCV_PRE1_OUT2_UNION
 struct description   : I_OCV_PRE1_OUT2 Register structure definition
                        Address Offset:0x00A4 Initial:0x00 Width:8
 register description : i_ocv_out_pre1[23:16]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  i_ocv_out_pre1_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_I_OCV_PRE1_OUT2_UNION;
#endif
#define PMIC_I_OCV_PRE1_OUT2_i_ocv_out_pre1_s2_START  (0)
#define PMIC_I_OCV_PRE1_OUT2_i_ocv_out_pre1_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_I_OCV_PRE2_OUT0_UNION
 struct description   : I_OCV_PRE2_OUT0 Register structure definition
                        Address Offset:0x00A5 Initial:0x00 Width:8
 register description : i_ocv_out_pre2[7:0]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  i_ocv_out_pre2_s0 : 8;  /* bit[0-7]: 下电OCV数据：下电OCV电流前二次值[23:0]
                                                            ECO数据：ECO电流前二次值[23:0]，有符号数 */
    } reg;
} PMIC_I_OCV_PRE2_OUT0_UNION;
#endif
#define PMIC_I_OCV_PRE2_OUT0_i_ocv_out_pre2_s0_START  (0)
#define PMIC_I_OCV_PRE2_OUT0_i_ocv_out_pre2_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_I_OCV_PRE2_OUT1_UNION
 struct description   : I_OCV_PRE2_OUT1 Register structure definition
                        Address Offset:0x00A6 Initial:0x00 Width:8
 register description : i_ocv_out_pre2[15:8]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  i_ocv_out_pre2_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_I_OCV_PRE2_OUT1_UNION;
#endif
#define PMIC_I_OCV_PRE2_OUT1_i_ocv_out_pre2_s1_START  (0)
#define PMIC_I_OCV_PRE2_OUT1_i_ocv_out_pre2_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_I_OCV_PRE2_OUT2_UNION
 struct description   : I_OCV_PRE2_OUT2 Register structure definition
                        Address Offset:0x00A7 Initial:0x00 Width:8
 register description : i_ocv_out_pre2[23:16]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  i_ocv_out_pre2_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_I_OCV_PRE2_OUT2_UNION;
#endif
#define PMIC_I_OCV_PRE2_OUT2_i_ocv_out_pre2_s2_START  (0)
#define PMIC_I_OCV_PRE2_OUT2_i_ocv_out_pre2_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_I_OCV_PRE3_OUT0_UNION
 struct description   : I_OCV_PRE3_OUT0 Register structure definition
                        Address Offset:0x00A8 Initial:0x00 Width:8
 register description : i_ocv_out_pre3[7:0]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  i_ocv_out_pre3_s0 : 8;  /* bit[0-7]: 下电OCV数据：下电OCV电流前三次值[23:0]
                                                            ECO数据：ECO电流前三次值[23:0]，有符号数 */
    } reg;
} PMIC_I_OCV_PRE3_OUT0_UNION;
#endif
#define PMIC_I_OCV_PRE3_OUT0_i_ocv_out_pre3_s0_START  (0)
#define PMIC_I_OCV_PRE3_OUT0_i_ocv_out_pre3_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_I_OCV_PRE3_OUT1_UNION
 struct description   : I_OCV_PRE3_OUT1 Register structure definition
                        Address Offset:0x00A9 Initial:0x00 Width:8
 register description : i_ocv_out_pre3[15:8]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  i_ocv_out_pre3_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_I_OCV_PRE3_OUT1_UNION;
#endif
#define PMIC_I_OCV_PRE3_OUT1_i_ocv_out_pre3_s1_START  (0)
#define PMIC_I_OCV_PRE3_OUT1_i_ocv_out_pre3_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_I_OCV_PRE3_OUT2_UNION
 struct description   : I_OCV_PRE3_OUT2 Register structure definition
                        Address Offset:0x00AA Initial:0x00 Width:8
 register description : i_ocv_out_pre3[23:16]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  i_ocv_out_pre3_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_I_OCV_PRE3_OUT2_UNION;
#endif
#define PMIC_I_OCV_PRE3_OUT2_i_ocv_out_pre3_s2_START  (0)
#define PMIC_I_OCV_PRE3_OUT2_i_ocv_out_pre3_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_I_OCV_PRE4_OUT0_UNION
 struct description   : I_OCV_PRE4_OUT0 Register structure definition
                        Address Offset:0x00AB Initial:0x00 Width:8
 register description : i_ocv_out_pre4[7:0]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  i_ocv_out_pre4_s0 : 8;  /* bit[0-7]: 下电OCV数据：下电OCV电压前四次值[23:0]
                                                            ECO数据：ECO电压前四次值[23:0]，有符号数 */
    } reg;
} PMIC_I_OCV_PRE4_OUT0_UNION;
#endif
#define PMIC_I_OCV_PRE4_OUT0_i_ocv_out_pre4_s0_START  (0)
#define PMIC_I_OCV_PRE4_OUT0_i_ocv_out_pre4_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_I_OCV_PRE4_OUT1_UNION
 struct description   : I_OCV_PRE4_OUT1 Register structure definition
                        Address Offset:0x00AC Initial:0x00 Width:8
 register description : i_ocv_out_pre4[15:8]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  i_ocv_out_pre4_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_I_OCV_PRE4_OUT1_UNION;
#endif
#define PMIC_I_OCV_PRE4_OUT1_i_ocv_out_pre4_s1_START  (0)
#define PMIC_I_OCV_PRE4_OUT1_i_ocv_out_pre4_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_I_OCV_PRE4_OUT2_UNION
 struct description   : I_OCV_PRE4_OUT2 Register structure definition
                        Address Offset:0x00AD Initial:0x00 Width:8
 register description : i_ocv_out_pre4[23:16]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  i_ocv_out_pre4_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_I_OCV_PRE4_OUT2_UNION;
#endif
#define PMIC_I_OCV_PRE4_OUT2_i_ocv_out_pre4_s2_START  (0)
#define PMIC_I_OCV_PRE4_OUT2_i_ocv_out_pre4_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_T_OCV_PRE1_OUT0_UNION
 struct description   : T_OCV_PRE1_OUT0 Register structure definition
                        Address Offset:0x00AE Initial:0x00 Width:8
 register description : t_ocv_out_pre1[7:0]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  t_ocv_out_pre1_s0 : 8;  /* bit[0-7]: 下电OCV数据：下电OCV温度前一次值[7:0]
                                                            ECO数据：ECO计数器前一次值[7:0]  */
    } reg;
} PMIC_T_OCV_PRE1_OUT0_UNION;
#endif
#define PMIC_T_OCV_PRE1_OUT0_t_ocv_out_pre1_s0_START  (0)
#define PMIC_T_OCV_PRE1_OUT0_t_ocv_out_pre1_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_T_OCV_PRE1_OUT1_UNION
 struct description   : T_OCV_PRE1_OUT1 Register structure definition
                        Address Offset:0x00AF Initial:0x00 Width:8
 register description : t_ocv_out_pre1[15:8]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  t_ocv_out_pre1_s1 : 8;  /* bit[0-7]: 下电OCV数据：下电OCV温度前一次值[15:8]
                                                            ECO数据：ECO计数器前一次值[15:8]  */
    } reg;
} PMIC_T_OCV_PRE1_OUT1_UNION;
#endif
#define PMIC_T_OCV_PRE1_OUT1_t_ocv_out_pre1_s1_START  (0)
#define PMIC_T_OCV_PRE1_OUT1_t_ocv_out_pre1_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_T_OCV_PRE2_OUT0_UNION
 struct description   : T_OCV_PRE2_OUT0 Register structure definition
                        Address Offset:0x00B0 Initial:0x00 Width:8
 register description : t_ocv_out_pre2[7:0]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  t_ocv_out_pre2_s0 : 8;  /* bit[0-7]: 下电OCV数据：下电OCV温度前二次值[7:0]
                                                            ECO数据：ECO计数器前二次值[7:0]  */
    } reg;
} PMIC_T_OCV_PRE2_OUT0_UNION;
#endif
#define PMIC_T_OCV_PRE2_OUT0_t_ocv_out_pre2_s0_START  (0)
#define PMIC_T_OCV_PRE2_OUT0_t_ocv_out_pre2_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_T_OCV_PRE2_OUT1_UNION
 struct description   : T_OCV_PRE2_OUT1 Register structure definition
                        Address Offset:0x00B1 Initial:0x00 Width:8
 register description : t_ocv_out_pre2[15:8]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  t_ocv_out_pre2_s1 : 8;  /* bit[0-7]: 下电OCV数据：下电OCV温度前二次值[15:8]
                                                            ECO数据：ECO计数器前二次值[15:8]  */
    } reg;
} PMIC_T_OCV_PRE2_OUT1_UNION;
#endif
#define PMIC_T_OCV_PRE2_OUT1_t_ocv_out_pre2_s1_START  (0)
#define PMIC_T_OCV_PRE2_OUT1_t_ocv_out_pre2_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_T_OCV_PRE3_OUT0_UNION
 struct description   : T_OCV_PRE3_OUT0 Register structure definition
                        Address Offset:0x00B2 Initial:0x00 Width:8
 register description : t_ocv_out_pre3[7:0]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  t_ocv_out_pre3_s0 : 8;  /* bit[0-7]: 下电OCV数据：下电OCV温度前三次值[7:0]
                                                            ECO数据：ECO计数器前三次值[7:0]  */
    } reg;
} PMIC_T_OCV_PRE3_OUT0_UNION;
#endif
#define PMIC_T_OCV_PRE3_OUT0_t_ocv_out_pre3_s0_START  (0)
#define PMIC_T_OCV_PRE3_OUT0_t_ocv_out_pre3_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_T_OCV_PRE3_OUT1_UNION
 struct description   : T_OCV_PRE3_OUT1 Register structure definition
                        Address Offset:0x00B3 Initial:0x00 Width:8
 register description : t_ocv_out_pre3[15:8]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  t_ocv_out_pre3_s1 : 8;  /* bit[0-7]: 下电OCV数据：下电OCV温度前三次值[15:8]
                                                            ECO数据：ECO计数器前三次值[15:8]  */
    } reg;
} PMIC_T_OCV_PRE3_OUT1_UNION;
#endif
#define PMIC_T_OCV_PRE3_OUT1_t_ocv_out_pre3_s1_START  (0)
#define PMIC_T_OCV_PRE3_OUT1_t_ocv_out_pre3_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_T_OCV_PRE4_OUT0_UNION
 struct description   : T_OCV_PRE4_OUT0 Register structure definition
                        Address Offset:0x00B4 Initial:0x00 Width:8
 register description : t_ocv_out_pre4[7:0]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  t_ocv_out_pre4_s0 : 8;  /* bit[0-7]: 下电OCV数据：下电OCV温度前三次值[7:0]
                                                            ECO数据：ECO计数器前三次值[7:0]  */
    } reg;
} PMIC_T_OCV_PRE4_OUT0_UNION;
#endif
#define PMIC_T_OCV_PRE4_OUT0_t_ocv_out_pre4_s0_START  (0)
#define PMIC_T_OCV_PRE4_OUT0_t_ocv_out_pre4_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_T_OCV_PRE4_OUT1_UNION
 struct description   : T_OCV_PRE4_OUT1 Register structure definition
                        Address Offset:0x00B5 Initial:0x00 Width:8
 register description : t_ocv_out_pre4[12:8]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  t_ocv_out_pre4_s1 : 8;  /* bit[0-7]: 下电OCV数据：下电OCV温度前四次值[15:8]
                                                            ECO数据：ECO计数器前四次值[15:8]  */
    } reg;
} PMIC_T_OCV_PRE4_OUT1_UNION;
#endif
#define PMIC_T_OCV_PRE4_OUT1_t_ocv_out_pre4_s1_START  (0)
#define PMIC_T_OCV_PRE4_OUT1_t_ocv_out_pre4_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_RTC_OCV_OUT_UNION
 struct description   : RTC_OCV_OUT Register structure definition
                        Address Offset:0x00B6 Initial:0x00 Width:8
 register description : rtc_ocv寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  rtc_ocv_out_pre4 : 2;  /* bit[0-1]: 下电OCV数据：下电OCV时间间隔第四次数据。
                                                           2'b00:无数据
                                                           2'b01:10Min间隔
                                                           2'b10:30Min间隔
                                                           2'b11:60Min间隔  */
        unsigned char  rtc_ocv_out_pre3 : 2;  /* bit[2-3]: 下电OCV数据：下电OCV时间间隔第三次数据。
                                                           2'b00:无数据
                                                           2'b01:10Min间隔
                                                           2'b10:30Min间隔
                                                           2'b11:60Min间隔  */
        unsigned char  rtc_ocv_out_pre2 : 2;  /* bit[4-5]: 下电OCV数据：下电OCV时间间隔第二次数据。
                                                           2'b00:无数据
                                                           2'b01:10Min间隔
                                                           2'b10:30Min间隔
                                                           2'b11:60Min间隔  */
        unsigned char  rtc_ocv_out_pre1 : 2;  /* bit[6-7]: 下电OCV数据：下电OCV时间间隔第一次数据。
                                                           2'b00:无数据
                                                           2'b01:10Min间隔
                                                           2'b10:30Min间隔
                                                           2'b11:60Min间隔  */
    } reg;
} PMIC_RTC_OCV_OUT_UNION;
#endif
#define PMIC_RTC_OCV_OUT_rtc_ocv_out_pre4_START  (0)
#define PMIC_RTC_OCV_OUT_rtc_ocv_out_pre4_END    (1)
#define PMIC_RTC_OCV_OUT_rtc_ocv_out_pre3_START  (2)
#define PMIC_RTC_OCV_OUT_rtc_ocv_out_pre3_END    (3)
#define PMIC_RTC_OCV_OUT_rtc_ocv_out_pre2_START  (4)
#define PMIC_RTC_OCV_OUT_rtc_ocv_out_pre2_END    (5)
#define PMIC_RTC_OCV_OUT_rtc_ocv_out_pre1_START  (6)
#define PMIC_RTC_OCV_OUT_rtc_ocv_out_pre1_END    (7)


/*****************************************************************************
 struct               : PMIC_SLIDE_I_DATA0_OUT0_UNION
 struct description   : SLIDE_I_DATA0_OUT0 Register structure definition
                        Address Offset:0x00B7 Initial:0x00 Width:8
 register description : slide_i_data0[7:0]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  slide_i_data0_out0 : 8;  /* bit[0-7]: 滑动算法电流数据通道0[7:0] */
    } reg;
} PMIC_SLIDE_I_DATA0_OUT0_UNION;
#endif
#define PMIC_SLIDE_I_DATA0_OUT0_slide_i_data0_out0_START  (0)
#define PMIC_SLIDE_I_DATA0_OUT0_slide_i_data0_out0_END    (7)


/*****************************************************************************
 struct               : PMIC_SLIDE_I_DATA0_OUT1_UNION
 struct description   : SLIDE_I_DATA0_OUT1 Register structure definition
                        Address Offset:0x00B8 Initial:0x00 Width:8
 register description : slide_i_data0[15:8]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  slide_i_data0_out1 : 8;  /* bit[0-7]: 滑动算法电流数据通道0[15:8] */
    } reg;
} PMIC_SLIDE_I_DATA0_OUT1_UNION;
#endif
#define PMIC_SLIDE_I_DATA0_OUT1_slide_i_data0_out1_START  (0)
#define PMIC_SLIDE_I_DATA0_OUT1_slide_i_data0_out1_END    (7)


/*****************************************************************************
 struct               : PMIC_SLIDE_I_DATA0_OUT2_UNION
 struct description   : SLIDE_I_DATA0_OUT2 Register structure definition
                        Address Offset:0x00B9 Initial:0x00 Width:8
 register description : slide_i_data0[23:16]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  slide_i_data0_out2 : 8;  /* bit[0-7]: 滑动算法电流数据通道0[23:16] */
    } reg;
} PMIC_SLIDE_I_DATA0_OUT2_UNION;
#endif
#define PMIC_SLIDE_I_DATA0_OUT2_slide_i_data0_out2_START  (0)
#define PMIC_SLIDE_I_DATA0_OUT2_slide_i_data0_out2_END    (7)


/*****************************************************************************
 struct               : PMIC_SLIDE_I_DATA1_OUT0_UNION
 struct description   : SLIDE_I_DATA1_OUT0 Register structure definition
                        Address Offset:0x00BA Initial:0x00 Width:8
 register description : slide_i_data1[7:0]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  slide_i_data1_out0 : 8;  /* bit[0-7]: 滑动算法电流数据通道1[7:0] */
    } reg;
} PMIC_SLIDE_I_DATA1_OUT0_UNION;
#endif
#define PMIC_SLIDE_I_DATA1_OUT0_slide_i_data1_out0_START  (0)
#define PMIC_SLIDE_I_DATA1_OUT0_slide_i_data1_out0_END    (7)


/*****************************************************************************
 struct               : PMIC_SLIDE_I_DATA1_OUT1_UNION
 struct description   : SLIDE_I_DATA1_OUT1 Register structure definition
                        Address Offset:0x00BB Initial:0x00 Width:8
 register description : slide_i_data1[15:8]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  slide_i_data1_out1 : 8;  /* bit[0-7]: 滑动算法电流数据通道1[15:8] */
    } reg;
} PMIC_SLIDE_I_DATA1_OUT1_UNION;
#endif
#define PMIC_SLIDE_I_DATA1_OUT1_slide_i_data1_out1_START  (0)
#define PMIC_SLIDE_I_DATA1_OUT1_slide_i_data1_out1_END    (7)


/*****************************************************************************
 struct               : PMIC_SLIDE_I_DATA1_OUT2_UNION
 struct description   : SLIDE_I_DATA1_OUT2 Register structure definition
                        Address Offset:0x00BC Initial:0x00 Width:8
 register description : slide_i_data1[23:16]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  slide_i_data1_out2 : 8;  /* bit[0-7]: 滑动算法电流数据通道1[23:16] */
    } reg;
} PMIC_SLIDE_I_DATA1_OUT2_UNION;
#endif
#define PMIC_SLIDE_I_DATA1_OUT2_slide_i_data1_out2_START  (0)
#define PMIC_SLIDE_I_DATA1_OUT2_slide_i_data1_out2_END    (7)


/*****************************************************************************
 struct               : PMIC_SLIDE_I_DATA2_OUT0_UNION
 struct description   : SLIDE_I_DATA2_OUT0 Register structure definition
                        Address Offset:0x00BD Initial:0x00 Width:8
 register description : slide_i_data2[7:0]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  slide_i_data2_out0 : 8;  /* bit[0-7]: 滑动算法电流数据通道2[7:0] */
    } reg;
} PMIC_SLIDE_I_DATA2_OUT0_UNION;
#endif
#define PMIC_SLIDE_I_DATA2_OUT0_slide_i_data2_out0_START  (0)
#define PMIC_SLIDE_I_DATA2_OUT0_slide_i_data2_out0_END    (7)


/*****************************************************************************
 struct               : PMIC_SLIDE_I_DATA2_OUT1_UNION
 struct description   : SLIDE_I_DATA2_OUT1 Register structure definition
                        Address Offset:0x00BE Initial:0x00 Width:8
 register description : slide_i_data2[15:8]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  slide_i_data2_out1 : 8;  /* bit[0-7]: 滑动算法电流数据通道2[15:8] */
    } reg;
} PMIC_SLIDE_I_DATA2_OUT1_UNION;
#endif
#define PMIC_SLIDE_I_DATA2_OUT1_slide_i_data2_out1_START  (0)
#define PMIC_SLIDE_I_DATA2_OUT1_slide_i_data2_out1_END    (7)


/*****************************************************************************
 struct               : PMIC_SLIDE_I_DATA2_OUT2_UNION
 struct description   : SLIDE_I_DATA2_OUT2 Register structure definition
                        Address Offset:0x00BF Initial:0x00 Width:8
 register description : slide_i_data2[23:16]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  slide_i_data2_out2 : 8;  /* bit[0-7]: 滑动算法电流数据通道2[23:16] */
    } reg;
} PMIC_SLIDE_I_DATA2_OUT2_UNION;
#endif
#define PMIC_SLIDE_I_DATA2_OUT2_slide_i_data2_out2_START  (0)
#define PMIC_SLIDE_I_DATA2_OUT2_slide_i_data2_out2_END    (7)


/*****************************************************************************
 struct               : PMIC_SLIDE_I_DATA3_OUT0_UNION
 struct description   : SLIDE_I_DATA3_OUT0 Register structure definition
                        Address Offset:0x00C0 Initial:0x00 Width:8
 register description : slide_i_data3[7:0]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  slide_i_data3_out0 : 8;  /* bit[0-7]: 滑动算法电流数据通道3[7:0] */
    } reg;
} PMIC_SLIDE_I_DATA3_OUT0_UNION;
#endif
#define PMIC_SLIDE_I_DATA3_OUT0_slide_i_data3_out0_START  (0)
#define PMIC_SLIDE_I_DATA3_OUT0_slide_i_data3_out0_END    (7)


/*****************************************************************************
 struct               : PMIC_SLIDE_I_DATA3_OUT1_UNION
 struct description   : SLIDE_I_DATA3_OUT1 Register structure definition
                        Address Offset:0x00C1 Initial:0x00 Width:8
 register description : slide_i_data3[15:8]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  slide_i_data3_out1 : 8;  /* bit[0-7]: 滑动算法电流数据通道3[15:8] */
    } reg;
} PMIC_SLIDE_I_DATA3_OUT1_UNION;
#endif
#define PMIC_SLIDE_I_DATA3_OUT1_slide_i_data3_out1_START  (0)
#define PMIC_SLIDE_I_DATA3_OUT1_slide_i_data3_out1_END    (7)


/*****************************************************************************
 struct               : PMIC_SLIDE_I_DATA3_OUT2_UNION
 struct description   : SLIDE_I_DATA3_OUT2 Register structure definition
                        Address Offset:0x00C2 Initial:0x00 Width:8
 register description : slide_i_data3[23:16]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  slide_i_data3_out2 : 8;  /* bit[0-7]: 滑动算法电流数据通道3[23:16] */
    } reg;
} PMIC_SLIDE_I_DATA3_OUT2_UNION;
#endif
#define PMIC_SLIDE_I_DATA3_OUT2_slide_i_data3_out2_START  (0)
#define PMIC_SLIDE_I_DATA3_OUT2_slide_i_data3_out2_END    (7)


/*****************************************************************************
 struct               : PMIC_SLIDE_V_DATA0_OUT0_UNION
 struct description   : SLIDE_V_DATA0_OUT0 Register structure definition
                        Address Offset:0x00C3 Initial:0x00 Width:8
 register description : slide_v_data0[7:0]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  slide_v_data0_out0 : 8;  /* bit[0-7]: 滑动算法电压数据通道0[7:0] */
    } reg;
} PMIC_SLIDE_V_DATA0_OUT0_UNION;
#endif
#define PMIC_SLIDE_V_DATA0_OUT0_slide_v_data0_out0_START  (0)
#define PMIC_SLIDE_V_DATA0_OUT0_slide_v_data0_out0_END    (7)


/*****************************************************************************
 struct               : PMIC_SLIDE_V_DATA0_OUT1_UNION
 struct description   : SLIDE_V_DATA0_OUT1 Register structure definition
                        Address Offset:0x00C4 Initial:0x00 Width:8
 register description : slide_v_data0[15:8]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  slide_v_data0_out1 : 8;  /* bit[0-7]: 滑动算法电压数据通道0[15:8] */
    } reg;
} PMIC_SLIDE_V_DATA0_OUT1_UNION;
#endif
#define PMIC_SLIDE_V_DATA0_OUT1_slide_v_data0_out1_START  (0)
#define PMIC_SLIDE_V_DATA0_OUT1_slide_v_data0_out1_END    (7)


/*****************************************************************************
 struct               : PMIC_SLIDE_V_DATA0_OUT2_UNION
 struct description   : SLIDE_V_DATA0_OUT2 Register structure definition
                        Address Offset:0x00C5 Initial:0x00 Width:8
 register description : slide_v_data0[23:16]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  slide_v_data0_out2 : 8;  /* bit[0-7]: 滑动算法电压数据通道0[23:16] */
    } reg;
} PMIC_SLIDE_V_DATA0_OUT2_UNION;
#endif
#define PMIC_SLIDE_V_DATA0_OUT2_slide_v_data0_out2_START  (0)
#define PMIC_SLIDE_V_DATA0_OUT2_slide_v_data0_out2_END    (7)


/*****************************************************************************
 struct               : PMIC_SLIDE_V_DATA1_OUT0_UNION
 struct description   : SLIDE_V_DATA1_OUT0 Register structure definition
                        Address Offset:0x00C6 Initial:0x00 Width:8
 register description : slide_v_data17:0]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  slide_v_data1_out0 : 8;  /* bit[0-7]: 滑动算法电压数据通道1[7:0] */
    } reg;
} PMIC_SLIDE_V_DATA1_OUT0_UNION;
#endif
#define PMIC_SLIDE_V_DATA1_OUT0_slide_v_data1_out0_START  (0)
#define PMIC_SLIDE_V_DATA1_OUT0_slide_v_data1_out0_END    (7)


/*****************************************************************************
 struct               : PMIC_SLIDE_V_DATA1_OUT1_UNION
 struct description   : SLIDE_V_DATA1_OUT1 Register structure definition
                        Address Offset:0x00C7 Initial:0x00 Width:8
 register description : slide_v_data1[15:8]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  slide_v_data1_out1 : 8;  /* bit[0-7]: 滑动算法电压数据通道1[15:8] */
    } reg;
} PMIC_SLIDE_V_DATA1_OUT1_UNION;
#endif
#define PMIC_SLIDE_V_DATA1_OUT1_slide_v_data1_out1_START  (0)
#define PMIC_SLIDE_V_DATA1_OUT1_slide_v_data1_out1_END    (7)


/*****************************************************************************
 struct               : PMIC_SLIDE_V_DATA1_OUT2_UNION
 struct description   : SLIDE_V_DATA1_OUT2 Register structure definition
                        Address Offset:0x00C8 Initial:0x00 Width:8
 register description : slide_v_data1[23:16]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  slide_v_data1_out2 : 8;  /* bit[0-7]: 滑动算法电压数据通道1[23:16] */
    } reg;
} PMIC_SLIDE_V_DATA1_OUT2_UNION;
#endif
#define PMIC_SLIDE_V_DATA1_OUT2_slide_v_data1_out2_START  (0)
#define PMIC_SLIDE_V_DATA1_OUT2_slide_v_data1_out2_END    (7)


/*****************************************************************************
 struct               : PMIC_SLIDE_V_DATA2_OUT0_UNION
 struct description   : SLIDE_V_DATA2_OUT0 Register structure definition
                        Address Offset:0x00C9 Initial:0x00 Width:8
 register description : slide_v_data2[7:0]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  slide_v_data2_out0 : 8;  /* bit[0-7]: 滑动算法电压数据通道2[7:0] */
    } reg;
} PMIC_SLIDE_V_DATA2_OUT0_UNION;
#endif
#define PMIC_SLIDE_V_DATA2_OUT0_slide_v_data2_out0_START  (0)
#define PMIC_SLIDE_V_DATA2_OUT0_slide_v_data2_out0_END    (7)


/*****************************************************************************
 struct               : PMIC_SLIDE_V_DATA2_OUT1_UNION
 struct description   : SLIDE_V_DATA2_OUT1 Register structure definition
                        Address Offset:0x00CA Initial:0x00 Width:8
 register description : slide_v_data2[15:8]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  slide_v_data2_out1 : 8;  /* bit[0-7]: 滑动算法电压数据通道2[15:8] */
    } reg;
} PMIC_SLIDE_V_DATA2_OUT1_UNION;
#endif
#define PMIC_SLIDE_V_DATA2_OUT1_slide_v_data2_out1_START  (0)
#define PMIC_SLIDE_V_DATA2_OUT1_slide_v_data2_out1_END    (7)


/*****************************************************************************
 struct               : PMIC_SLIDE_V_DATA2_OUT2_UNION
 struct description   : SLIDE_V_DATA2_OUT2 Register structure definition
                        Address Offset:0x00CB Initial:0x00 Width:8
 register description : slide_v_data2[23:16]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  slide_v_data2_out2 : 8;  /* bit[0-7]: 滑动算法电压数据通道2[23:16] */
    } reg;
} PMIC_SLIDE_V_DATA2_OUT2_UNION;
#endif
#define PMIC_SLIDE_V_DATA2_OUT2_slide_v_data2_out2_START  (0)
#define PMIC_SLIDE_V_DATA2_OUT2_slide_v_data2_out2_END    (7)


/*****************************************************************************
 struct               : PMIC_SLIDE_V_DATA3_OUT0_UNION
 struct description   : SLIDE_V_DATA3_OUT0 Register structure definition
                        Address Offset:0x00CC Initial:0x00 Width:8
 register description : slide_v_data3[7:0]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  slide_v_data3_out0 : 8;  /* bit[0-7]: 滑动算法电压数据通道3[7:0] */
    } reg;
} PMIC_SLIDE_V_DATA3_OUT0_UNION;
#endif
#define PMIC_SLIDE_V_DATA3_OUT0_slide_v_data3_out0_START  (0)
#define PMIC_SLIDE_V_DATA3_OUT0_slide_v_data3_out0_END    (7)


/*****************************************************************************
 struct               : PMIC_SLIDE_V_DATA3_OUT1_UNION
 struct description   : SLIDE_V_DATA3_OUT1 Register structure definition
                        Address Offset:0x00CD Initial:0x00 Width:8
 register description : slide_v_data3[15:8]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  slide_v_data3_out1 : 8;  /* bit[0-7]: 滑动算法电压数据通道3[15:8] */
    } reg;
} PMIC_SLIDE_V_DATA3_OUT1_UNION;
#endif
#define PMIC_SLIDE_V_DATA3_OUT1_slide_v_data3_out1_START  (0)
#define PMIC_SLIDE_V_DATA3_OUT1_slide_v_data3_out1_END    (7)


/*****************************************************************************
 struct               : PMIC_SLIDE_V_DATA3_OUT2_UNION
 struct description   : SLIDE_V_DATA3_OUT2 Register structure definition
                        Address Offset:0x00CE Initial:0x00 Width:8
 register description : slide_v_data3[23:16]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  slide_v_data3_out2 : 8;  /* bit[0-7]: 滑动算法电压数据通道3[23:16] */
    } reg;
} PMIC_SLIDE_V_DATA3_OUT2_UNION;
#endif
#define PMIC_SLIDE_V_DATA3_OUT2_slide_v_data3_out2_START  (0)
#define PMIC_SLIDE_V_DATA3_OUT2_slide_v_data3_out2_END    (7)


/*****************************************************************************
 struct               : PMIC_SLIDE_CNT_DATA_OUT0_UNION
 struct description   : SLIDE_CNT_DATA_OUT0 Register structure definition
                        Address Offset:0x00CF Initial:0x00 Width:8
 register description : slide_cnt_data[7:0]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  slide_cnt_data_out0 : 8;  /* bit[0-7]: 滑动算法计数数据通道3[7:0] */
    } reg;
} PMIC_SLIDE_CNT_DATA_OUT0_UNION;
#endif
#define PMIC_SLIDE_CNT_DATA_OUT0_slide_cnt_data_out0_START  (0)
#define PMIC_SLIDE_CNT_DATA_OUT0_slide_cnt_data_out0_END    (7)


/*****************************************************************************
 struct               : PMIC_SLIDE_CNT_DATA_OUT1_UNION
 struct description   : SLIDE_CNT_DATA_OUT1 Register structure definition
                        Address Offset:0x00D0 Initial:0x00 Width:8
 register description : slide_cnt_data[15:8]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  slide_cnt_data_out1 : 8;  /* bit[0-7]: 滑动算法计数数据通道3[15:8] */
    } reg;
} PMIC_SLIDE_CNT_DATA_OUT1_UNION;
#endif
#define PMIC_SLIDE_CNT_DATA_OUT1_slide_cnt_data_out1_START  (0)
#define PMIC_SLIDE_CNT_DATA_OUT1_slide_cnt_data_out1_END    (7)


/*****************************************************************************
 struct               : PMIC_SLIDE_CNT_DATA_OUT2_UNION
 struct description   : SLIDE_CNT_DATA_OUT2 Register structure definition
                        Address Offset:0x00D1 Initial:0x00 Width:8
 register description : slide_v_data[23:16]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  slide_cnt_data_out2 : 4;  /* bit[0-3]: 滑动算法电压数据通道3[19:16] */
        unsigned char  reserved            : 4;  /* bit[4-7]: 保留。 */
    } reg;
} PMIC_SLIDE_CNT_DATA_OUT2_UNION;
#endif
#define PMIC_SLIDE_CNT_DATA_OUT2_slide_cnt_data_out2_START  (0)
#define PMIC_SLIDE_CNT_DATA_OUT2_slide_cnt_data_out2_END    (3)


/*****************************************************************************
 struct               : PMIC_V_DROP_PRE0_OUT0_UNION
 struct description   : V_DROP_PRE0_OUT0 Register structure definition
                        Address Offset:0x00D2 Initial:0xFF Width:8
 register description : v_drop_out_pre0[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_drop_out_pre0_s0 : 8;  /* bit[0-7]: VBAT当前电池电压指示[23:0]，有符号数，最高位代表符号位。此值是CIC采样结果，未经过校准的值。 */
    } reg;
} PMIC_V_DROP_PRE0_OUT0_UNION;
#endif
#define PMIC_V_DROP_PRE0_OUT0_v_drop_out_pre0_s0_START  (0)
#define PMIC_V_DROP_PRE0_OUT0_v_drop_out_pre0_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_V_DROP_PRE0_OUT1_UNION
 struct description   : V_DROP_PRE0_OUT1 Register structure definition
                        Address Offset:0x00D3 Initial:0xFF Width:8
 register description : v_drop_out_pre0[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_drop_out_pre0_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_V_DROP_PRE0_OUT1_UNION;
#endif
#define PMIC_V_DROP_PRE0_OUT1_v_drop_out_pre0_s1_START  (0)
#define PMIC_V_DROP_PRE0_OUT1_v_drop_out_pre0_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_V_DROP_PRE0_OUT2_UNION
 struct description   : V_DROP_PRE0_OUT2 Register structure definition
                        Address Offset:0x00D4 Initial:0xFF Width:8
 register description : v_drop_out_pre0[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_drop_out_pre0_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_V_DROP_PRE0_OUT2_UNION;
#endif
#define PMIC_V_DROP_PRE0_OUT2_v_drop_out_pre0_s2_START  (0)
#define PMIC_V_DROP_PRE0_OUT2_v_drop_out_pre0_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_V_DROP_PRE1_OUT0_UNION
 struct description   : V_DROP_PRE1_OUT0 Register structure definition
                        Address Offset:0x00D5 Initial:0xFF Width:8
 register description : v_drop_out_pre1[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_drop_out_pre1_s0 : 8;  /* bit[0-7]: VBAT当前电池电压前一次值[23:0]。有符号数，最高位代表符号位。 */
    } reg;
} PMIC_V_DROP_PRE1_OUT0_UNION;
#endif
#define PMIC_V_DROP_PRE1_OUT0_v_drop_out_pre1_s0_START  (0)
#define PMIC_V_DROP_PRE1_OUT0_v_drop_out_pre1_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_V_DROP_PRE1_OUT1_UNION
 struct description   : V_DROP_PRE1_OUT1 Register structure definition
                        Address Offset:0x00D6 Initial:0xFF Width:8
 register description : v_drop_out_pre1[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_drop_out_pre1_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_V_DROP_PRE1_OUT1_UNION;
#endif
#define PMIC_V_DROP_PRE1_OUT1_v_drop_out_pre1_s1_START  (0)
#define PMIC_V_DROP_PRE1_OUT1_v_drop_out_pre1_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_V_DROP_PRE1_OUT2_UNION
 struct description   : V_DROP_PRE1_OUT2 Register structure definition
                        Address Offset:0x00D7 Initial:0xFF Width:8
 register description : v_drop_out_pre1[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_drop_out_pre1_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_V_DROP_PRE1_OUT2_UNION;
#endif
#define PMIC_V_DROP_PRE1_OUT2_v_drop_out_pre1_s2_START  (0)
#define PMIC_V_DROP_PRE1_OUT2_v_drop_out_pre1_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_V_DROP_PRE2_OUT0_UNION
 struct description   : V_DROP_PRE2_OUT0 Register structure definition
                        Address Offset:0x00D8 Initial:0xFF Width:8
 register description : v_drop_out_pre2[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_drop_out_pre2_s0 : 8;  /* bit[0-7]: VBAT当前电池电压前二次值[23:0]。有符号数，最高位代表符号位。 */
    } reg;
} PMIC_V_DROP_PRE2_OUT0_UNION;
#endif
#define PMIC_V_DROP_PRE2_OUT0_v_drop_out_pre2_s0_START  (0)
#define PMIC_V_DROP_PRE2_OUT0_v_drop_out_pre2_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_V_DROP_PRE2_OUT1_UNION
 struct description   : V_DROP_PRE2_OUT1 Register structure definition
                        Address Offset:0x00D9 Initial:0xFF Width:8
 register description : v_drop_out_pre2[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_drop_out_pre2_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_V_DROP_PRE2_OUT1_UNION;
#endif
#define PMIC_V_DROP_PRE2_OUT1_v_drop_out_pre2_s1_START  (0)
#define PMIC_V_DROP_PRE2_OUT1_v_drop_out_pre2_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_V_DROP_PRE2_OUT2_UNION
 struct description   : V_DROP_PRE2_OUT2 Register structure definition
                        Address Offset:0x00DA Initial:0xFF Width:8
 register description : v_drop_out_pre2[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  v_drop_out_pre2_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_V_DROP_PRE2_OUT2_UNION;
#endif
#define PMIC_V_DROP_PRE2_OUT2_v_drop_out_pre2_s2_START  (0)
#define PMIC_V_DROP_PRE2_OUT2_v_drop_out_pre2_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_CLJ_DEBUG0_UNION
 struct description   : CLJ_DEBUG0 Register structure definition
                        Address Offset:0x0100 Initial:0x00 Width:8
 register description : 库仑计DEBUG专用0寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  clj_debug0_0    : 1;  /* bit[0]: 控制库仑计电流滤波电路第一级取反时钟。（被debug_write_pro写保护）
                                                        0：无效；
                                                        1：有效。 */
        unsigned char  clj_debug0_1    : 1;  /* bit[1]: 控制库仑计电压滤波电路第一级取反时钟。（被debug_write_pro写保护）
                                                        0：无效；
                                                        1：有效。 */
        unsigned char  clj_debug0_2    : 1;  /* bit[2]: 复用CLK32_BT管脚，电压ADC模拟输出。
                                                        0：复用为CLK32_BT 
                                                        （clj_debug_2配置为0，且xoadc_debug配置为0， clk32_bt 方可复用到管脚clk_32k_bt） 1：复用为v_out 
                                                         （clj_debug_2配置为1，且xoadc_debug配置为0，v_out 方可复用到管脚clk_32k_bt） 
                                                         （被debug_write_pro写保护） */
        unsigned char  clj_debug0_3    : 1;  /* bit[3]: 复用CLK32_UWB管脚，电流ADC模拟输出。（被debug_write_pro写保护） */
        unsigned char  cali_en_i       : 1;  /* bit[4]: 电流检测是否校准选择。（被debug_write_pro写保护）
                                                        0：保持正常；
                                                        1：电流始终不进行检测校准。 */
        unsigned char  cali_en_i_force : 1;  /* bit[5]: 电流校准选择。（被debug_write_pro写保护）
                                                        0：电流不强制校准；
                                                        1：电流强制校准。
                                                        以上功能均在clj_debug[4]=0时候作用。 */
        unsigned char  cali_en_v_force : 1;  /* bit[6]: 电压校准选择。（被debug_write_pro写保护）
                                                        0：电压不强制校准；
                                                        1：电压强制校准。
                                                        以上功能均在clj_debug[7]=0时候作用。 */
        unsigned char  cali_en_v       : 1;  /* bit[7]: 电压检测是否校准选择。（被debug_write_pro写保护）
                                                        0：保持正常；
                                                        1：电压检测始终不进行校准。 */
    } reg;
} PMIC_CLJ_DEBUG0_UNION;
#endif
#define PMIC_CLJ_DEBUG0_clj_debug0_0_START     (0)
#define PMIC_CLJ_DEBUG0_clj_debug0_0_END       (0)
#define PMIC_CLJ_DEBUG0_clj_debug0_1_START     (1)
#define PMIC_CLJ_DEBUG0_clj_debug0_1_END       (1)
#define PMIC_CLJ_DEBUG0_clj_debug0_2_START     (2)
#define PMIC_CLJ_DEBUG0_clj_debug0_2_END       (2)
#define PMIC_CLJ_DEBUG0_clj_debug0_3_START     (3)
#define PMIC_CLJ_DEBUG0_clj_debug0_3_END       (3)
#define PMIC_CLJ_DEBUG0_cali_en_i_START        (4)
#define PMIC_CLJ_DEBUG0_cali_en_i_END          (4)
#define PMIC_CLJ_DEBUG0_cali_en_i_force_START  (5)
#define PMIC_CLJ_DEBUG0_cali_en_i_force_END    (5)
#define PMIC_CLJ_DEBUG0_cali_en_v_force_START  (6)
#define PMIC_CLJ_DEBUG0_cali_en_v_force_END    (6)
#define PMIC_CLJ_DEBUG0_cali_en_v_START        (7)
#define PMIC_CLJ_DEBUG0_cali_en_v_END          (7)


/*****************************************************************************
 struct               : PMIC_CLJ_DEBUG1_UNION
 struct description   : CLJ_DEBUG1 Register structure definition
                        Address Offset:0x0101 Initial:0x18 Width:8
 register description : 库仑计DEBUG专用1寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  current_coul_always_off : 1;  /* bit[0]  : 电流计常关控制：（被debug_write_pro写保护）（对应数模接口coul_i_en信号的控制）
                                                                  0：正常功能；
                                                                  1：电流计常关。
                                                                  默认为1'b0。需要与voltage_coul_always_off配置为相同值。 */
        unsigned char  voltage_coul_always_off : 1;  /* bit[1]  : 电压计常关控制：（被debug_write_pro写保护）（对应数模接口coul_v_en信号的控制）
                                                                  0：正常功能；
                                                                  1：电压计常关。
                                                                  默认为1'b0。需要与current_coul_always_off配置为相同值。 */
        unsigned char  clj_debug_1_2           : 1;  /* bit[2]  : 库仑计门控时钟使能：（被debug_write_pro写保护）
                                                                  0：开启门控使能；
                                                                  1：关闭门控使能。
                                                                  默认为1'b0。 */
        unsigned char  coul_ctrl_onoff         : 1;  /* bit[3]  : 库仑计开关控制寄存器：
                                                                  0：库仑计关闭；
                                                                  1：库仑计开启。 */
        unsigned char  coul_ocv_onoff          : 1;  /* bit[4]  : 库仑计开关控制寄存器：
                                                                  0：库仑计关机OCV关闭；
                                                                  1：库仑计关机OCV开启。 */
        unsigned char  coul_debug_data_sel     : 3;  /* bit[5-7]:  */
    } reg;
} PMIC_CLJ_DEBUG1_UNION;
#endif
#define PMIC_CLJ_DEBUG1_current_coul_always_off_START  (0)
#define PMIC_CLJ_DEBUG1_current_coul_always_off_END    (0)
#define PMIC_CLJ_DEBUG1_voltage_coul_always_off_START  (1)
#define PMIC_CLJ_DEBUG1_voltage_coul_always_off_END    (1)
#define PMIC_CLJ_DEBUG1_clj_debug_1_2_START            (2)
#define PMIC_CLJ_DEBUG1_clj_debug_1_2_END              (2)
#define PMIC_CLJ_DEBUG1_coul_ctrl_onoff_START          (3)
#define PMIC_CLJ_DEBUG1_coul_ctrl_onoff_END            (3)
#define PMIC_CLJ_DEBUG1_coul_ocv_onoff_START           (4)
#define PMIC_CLJ_DEBUG1_coul_ocv_onoff_END             (4)
#define PMIC_CLJ_DEBUG1_coul_debug_data_sel_START      (5)
#define PMIC_CLJ_DEBUG1_coul_debug_data_sel_END        (7)


/*****************************************************************************
 struct               : PMIC_DEBUG_CIC_I0_UNION
 struct description   : DEBUG_CIC_I0 Register structure definition
                        Address Offset:0x0102 Initial:0x00 Width:8
 register description : 库仑计DEBUG[7:0]无平均电流寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  debug_cic_i_s0 : 8;  /* bit[0-7]: debug专用无平均电流寄存器[23:0]，NORMA_FUNC状态读取 */
    } reg;
} PMIC_DEBUG_CIC_I0_UNION;
#endif
#define PMIC_DEBUG_CIC_I0_debug_cic_i_s0_START  (0)
#define PMIC_DEBUG_CIC_I0_debug_cic_i_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_DEBUG_CIC_I1_UNION
 struct description   : DEBUG_CIC_I1 Register structure definition
                        Address Offset:0x0103 Initial:0x00 Width:8
 register description : 库仑计DEBUG[15:8]无平均电流寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  debug_cic_i_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_DEBUG_CIC_I1_UNION;
#endif
#define PMIC_DEBUG_CIC_I1_debug_cic_i_s1_START  (0)
#define PMIC_DEBUG_CIC_I1_debug_cic_i_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_DEBUG_CIC_I2_UNION
 struct description   : DEBUG_CIC_I2 Register structure definition
                        Address Offset:0x0104 Initial:0x00 Width:8
 register description : 库仑计DEBUG[23:16]无平均电流寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  debug_cic_i_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_DEBUG_CIC_I2_UNION;
#endif
#define PMIC_DEBUG_CIC_I2_debug_cic_i_s2_START  (0)
#define PMIC_DEBUG_CIC_I2_debug_cic_i_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_DEBUG_CIC_V0_UNION
 struct description   : DEBUG_CIC_V0 Register structure definition
                        Address Offset:0x0105 Initial:0x00 Width:8
 register description : 库仑计DEBUG[7:0]无平均电压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  debug_cic_v_s0 : 8;  /* bit[0-7]: debug专用无平均电压寄存器[23:0]，NORMA_FUNC状态读取。 */
    } reg;
} PMIC_DEBUG_CIC_V0_UNION;
#endif
#define PMIC_DEBUG_CIC_V0_debug_cic_v_s0_START  (0)
#define PMIC_DEBUG_CIC_V0_debug_cic_v_s0_END    (7)


/*****************************************************************************
 struct               : PMIC_DEBUG_CIC_V1_UNION
 struct description   : DEBUG_CIC_V1 Register structure definition
                        Address Offset:0x0106 Initial:0x00 Width:8
 register description : 库仑计DEBUG[15:8]无平均电压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  debug_cic_v_s1 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_DEBUG_CIC_V1_UNION;
#endif
#define PMIC_DEBUG_CIC_V1_debug_cic_v_s1_START  (0)
#define PMIC_DEBUG_CIC_V1_debug_cic_v_s1_END    (7)


/*****************************************************************************
 struct               : PMIC_DEBUG_CIC_V2_UNION
 struct description   : DEBUG_CIC_V2 Register structure definition
                        Address Offset:0x0107 Initial:0x00 Width:8
 register description : 库仑计DEBUG[23:16]无平均电压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  debug_cic_v_s2 : 8;  /* bit[0-7]:  */
    } reg;
} PMIC_DEBUG_CIC_V2_UNION;
#endif
#define PMIC_DEBUG_CIC_V2_debug_cic_v_s2_START  (0)
#define PMIC_DEBUG_CIC_V2_debug_cic_v_s2_END    (7)


/*****************************************************************************
 struct               : PMIC_DEBUG_WRITE_PRO_UNION
 struct description   : DEBUG_WRITE_PRO Register structure definition
                        Address Offset:0x0108 Initial:0x56 Width:8
 register description : DEBUG寄存器写保护。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  debug_write_pro : 8;  /* bit[0-7]: 寄存器写保护功能：
                                                          0xa9：解保护寄存器。
                                                          (其他值锁定) */
    } reg;
} PMIC_DEBUG_WRITE_PRO_UNION;
#endif
#define PMIC_DEBUG_WRITE_PRO_debug_write_pro_START  (0)
#define PMIC_DEBUG_WRITE_PRO_debug_write_pro_END    (7)




/****************************************************************************
                     (14/17) PMU_RTC
 ****************************************************************************/
/*****************************************************************************
 struct               : PMIC_RTCDR0_UNION
 struct description   : RTCDR0 Register structure definition
                        Address Offset:0x0000 Initial:0x00 Width:8
 register description : RTC当前时间寄存器bit[7:0]。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  rtcdr0 : 8;  /* bit[0-7]: 32 bits,RTC Data Register,读返回当前RTC值bit[7:0]。
                                                 (有读锁定要求的寄存器，软件读取时必须先读低8bit，再依次往高位读取，最后读取最高8bit。两次读取之间没有时间约束。下面所有多于8bit的寄存器的读写方式均要求按照此操作。） */
    } reg;
} PMIC_RTCDR0_UNION;
#endif
#define PMIC_RTCDR0_rtcdr0_START  (0)
#define PMIC_RTCDR0_rtcdr0_END    (7)


/*****************************************************************************
 struct               : PMIC_RTCDR1_UNION
 struct description   : RTCDR1 Register structure definition
                        Address Offset:0x0001 Initial:0x00 Width:8
 register description : RTC当前时间寄存器bit[15:8]。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  rtcdr1 : 8;  /* bit[0-7]: 32 bits,RTC Data Register,读返回当前RTC值bit[15:8]。 */
    } reg;
} PMIC_RTCDR1_UNION;
#endif
#define PMIC_RTCDR1_rtcdr1_START  (0)
#define PMIC_RTCDR1_rtcdr1_END    (7)


/*****************************************************************************
 struct               : PMIC_RTCDR2_UNION
 struct description   : RTCDR2 Register structure definition
                        Address Offset:0x0002 Initial:0x00 Width:8
 register description : RTC当前时间寄存器bit[23:16]。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  rtcdr2 : 8;  /* bit[0-7]: 32 bits,RTC Data Register,读返回当前RTC值bit[23:16]。 */
    } reg;
} PMIC_RTCDR2_UNION;
#endif
#define PMIC_RTCDR2_rtcdr2_START  (0)
#define PMIC_RTCDR2_rtcdr2_END    (7)


/*****************************************************************************
 struct               : PMIC_RTCDR3_UNION
 struct description   : RTCDR3 Register structure definition
                        Address Offset:0x0003 Initial:0x00 Width:8
 register description : RTC当前时间寄存器bit[31:24]。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  rtcdr3 : 8;  /* bit[0-7]: 32 bits,RTC Data Register,读返回当前RTC值bit[31:24]。 */
    } reg;
} PMIC_RTCDR3_UNION;
#endif
#define PMIC_RTCDR3_rtcdr3_START  (0)
#define PMIC_RTCDR3_rtcdr3_END    (7)


/*****************************************************************************
 struct               : PMIC_RTCMR0_UNION
 struct description   : RTCMR0 Register structure definition
                        Address Offset:0x0004 Initial:0x00 Width:8
 register description : RTC比较寄存器bit[7:0]。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  rtcmr0 : 8;  /* bit[0-7]: 32 bits,RTC match register 比较寄存器bit[7:0](设置闹铃时间)，读返回最后一次次设定值。（配置顺序要求先配置低位，最后配置最高位。读没有要求。顺序写完最后一组寄存器后，要等待3个32K cycle才能再次操作此寄存器） */
    } reg;
} PMIC_RTCMR0_UNION;
#endif
#define PMIC_RTCMR0_rtcmr0_START  (0)
#define PMIC_RTCMR0_rtcmr0_END    (7)


/*****************************************************************************
 struct               : PMIC_RTCMR1_UNION
 struct description   : RTCMR1 Register structure definition
                        Address Offset:0x0005 Initial:0x00 Width:8
 register description : RTC比较寄存器bit[15:8]。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  rtcmr1 : 8;  /* bit[0-7]: 32 bits,RTC match register 比较寄存器bit[15:8](设置闹铃时间)，读返回最后一次次设定值。（配置顺序要求先配置低位，最后配置最高位。读没有要求。顺序写完最后一组寄存器后，要等待3个32K cycle才能再次操作此寄存器） */
    } reg;
} PMIC_RTCMR1_UNION;
#endif
#define PMIC_RTCMR1_rtcmr1_START  (0)
#define PMIC_RTCMR1_rtcmr1_END    (7)


/*****************************************************************************
 struct               : PMIC_RTCMR2_UNION
 struct description   : RTCMR2 Register structure definition
                        Address Offset:0x0006 Initial:0x00 Width:8
 register description : RTC比较寄存器bit[23:16]。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  rtcmr2 : 8;  /* bit[0-7]: 32 bits,RTC match register 比较寄存器bit[23:16](设置闹铃时间)，读返回最后一次次设定值。（配置顺序要求先配置低位，最后配置最高位。读没有要求。顺序写完最后一组寄存器后，要等待3个32K cycle才能再次操作此寄存器） */
    } reg;
} PMIC_RTCMR2_UNION;
#endif
#define PMIC_RTCMR2_rtcmr2_START  (0)
#define PMIC_RTCMR2_rtcmr2_END    (7)


/*****************************************************************************
 struct               : PMIC_RTCMR3_UNION
 struct description   : RTCMR3 Register structure definition
                        Address Offset:0x0007 Initial:0x00 Width:8
 register description : RTC比较寄存器bit[31:24]。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  rtcmr3 : 8;  /* bit[0-7]: 32 bits,RTC match register 比较寄存器bit[31:24](设置闹铃时间)，读返回最后一次次设定值。（配置顺序要求先配置低位，最后配置最高位。读没有要求。顺序写完最后一组寄存器后，要等待3个32K cycle才能再次操作此寄存器） */
    } reg;
} PMIC_RTCMR3_UNION;
#endif
#define PMIC_RTCMR3_rtcmr3_START  (0)
#define PMIC_RTCMR3_rtcmr3_END    (7)


/*****************************************************************************
 struct               : PMIC_RTCLR0_UNION
 struct description   : RTCLR0 Register structure definition
                        Address Offset:0x0008 Initial:0x00 Width:8
 register description : RTC加载寄存器bit[7:0]。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  rtcclr0 : 8;  /* bit[0-7]: 32 bits RTC load register 加载寄存器bit[7:0]（设置当前时间），读返回最后次设定值。（配置顺序要求先配置低位，最后配置最高位。读没有要求。顺序写完最后一组寄存器后，要等待3个32K cycle才能再次操作此寄存器） */
    } reg;
} PMIC_RTCLR0_UNION;
#endif
#define PMIC_RTCLR0_rtcclr0_START  (0)
#define PMIC_RTCLR0_rtcclr0_END    (7)


/*****************************************************************************
 struct               : PMIC_RTCLR1_UNION
 struct description   : RTCLR1 Register structure definition
                        Address Offset:0x0009 Initial:0x00 Width:8
 register description : RTC加载寄存器bit[15:8]。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  rtcclr1 : 8;  /* bit[0-7]: 32 bits RTC load register 加载寄存器bit[15:8]（设置当前时间），读返回最后次设定值。（配置顺序要求先配置低位，最后配置最高位。读没有要求。顺序写完最后一组寄存器后，要等待3个32K cycle才能再次操作此寄存器） */
    } reg;
} PMIC_RTCLR1_UNION;
#endif
#define PMIC_RTCLR1_rtcclr1_START  (0)
#define PMIC_RTCLR1_rtcclr1_END    (7)


/*****************************************************************************
 struct               : PMIC_RTCLR2_UNION
 struct description   : RTCLR2 Register structure definition
                        Address Offset:0x000A Initial:0x00 Width:8
 register description : RTC加载寄存器bit[23:16]。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  rtcclr2 : 8;  /* bit[0-7]: 32 bits RTC load register 加载寄存器bit[23:16]（设置当前时间），读返回最后次设定值。（配置顺序要求先配置低位，最后配置最高位。读没有要求。顺序写完最后一组寄存器后，要等待3个32K cycle才能再次操作此寄存器） */
    } reg;
} PMIC_RTCLR2_UNION;
#endif
#define PMIC_RTCLR2_rtcclr2_START  (0)
#define PMIC_RTCLR2_rtcclr2_END    (7)


/*****************************************************************************
 struct               : PMIC_RTCLR3_UNION
 struct description   : RTCLR3 Register structure definition
                        Address Offset:0x000B Initial:0x00 Width:8
 register description : RTC加载寄存器bit[31:24]。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  rtcclr3 : 8;  /* bit[0-7]: 32 bits RTC load register 加载寄存器bit[31:24]（设置当前时间），读返回最后次设定值。（配置顺序要求先配置低位，最后配置最高位。读没有要求。顺序写完最后一组寄存器后，要等待3个32K cycle才能再次操作此寄存器） */
    } reg;
} PMIC_RTCLR3_UNION;
#endif
#define PMIC_RTCLR3_rtcclr3_START  (0)
#define PMIC_RTCLR3_rtcclr3_END    (7)


/*****************************************************************************
 struct               : PMIC_RTCCTRL_UNION
 struct description   : RTCCTRL Register structure definition
                        Address Offset:0x000C Initial:0x01 Width:8
 register description : RTC控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  rtccr    : 1;  /* bit[0]  : 读RTC控制位。
                                                   0：读RTC当前值，返回值全部为0；
                                                   1：读RTC当前值，返回值为实际当前值。
                                                   （此寄存器写完后，要等待3个32K cycle才能再次操作此寄存器）
                                                   注：该寄存器写0后要等到下一次1s（1Hz的时钟来）来了才会清零，然后再回读RTCDR寄存器就是0。 */
        unsigned char  reserved : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_RTCCTRL_UNION;
#endif
#define PMIC_RTCCTRL_rtccr_START     (0)
#define PMIC_RTCCTRL_rtccr_END       (0)


/*****************************************************************************
 struct               : PMIC_CRC_VAULE0_UNION
 struct description   : CRC_VAULE0 Register structure definition
                        Address Offset:0x000D Initial:0xC0 Width:8
 register description : CRC_VALUE[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  crc_value0 : 8;  /* bit[0-7]: DCXO模式下，在RTC时钟校准状态下得到的RC时钟校准值[7:0]。 */
    } reg;
} PMIC_CRC_VAULE0_UNION;
#endif
#define PMIC_CRC_VAULE0_crc_value0_START  (0)
#define PMIC_CRC_VAULE0_crc_value0_END    (7)


/*****************************************************************************
 struct               : PMIC_CRC_VAULE1_UNION
 struct description   : CRC_VAULE1 Register structure definition
                        Address Offset:0x000E Initial:0x27 Width:8
 register description : CRC_VALUE[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  crc_value1 : 8;  /* bit[0-7]: DCXO模式下，在RTC时钟校准状态下得到的RC时钟校准值[15:8]。 */
    } reg;
} PMIC_CRC_VAULE1_UNION;
#endif
#define PMIC_CRC_VAULE1_crc_value1_START  (0)
#define PMIC_CRC_VAULE1_crc_value1_END    (7)


/*****************************************************************************
 struct               : PMIC_CRC_VAULE2_UNION
 struct description   : CRC_VAULE2 Register structure definition
                        Address Offset:0x000F Initial:0x09 Width:8
 register description : CRC_VALUE[20:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  crc_value2 : 5;  /* bit[0-4]: DCXO模式下，在RTC时钟校准状态下得到的RC时钟校准值[20:16]。 */
        unsigned char  reserved   : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_CRC_VAULE2_UNION;
#endif
#define PMIC_CRC_VAULE2_crc_value2_START  (0)
#define PMIC_CRC_VAULE2_crc_value2_END    (4)


/*****************************************************************************
 struct               : PMIC_RTC_PWRUP_TIMER0_UNION
 struct description   : RTC_PWRUP_TIMER0 Register structure definition
                        Address Offset:0x0010 Initial:0x00 Width:8
 register description : RTC上电拍照[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  rtc_pwrup_timer0 : 8;  /* bit[0-7]: PMU上电时刻RTC计数拍照值[7:0]。 */
    } reg;
} PMIC_RTC_PWRUP_TIMER0_UNION;
#endif
#define PMIC_RTC_PWRUP_TIMER0_rtc_pwrup_timer0_START  (0)
#define PMIC_RTC_PWRUP_TIMER0_rtc_pwrup_timer0_END    (7)


/*****************************************************************************
 struct               : PMIC_RTC_PWRUP_TIMER1_UNION
 struct description   : RTC_PWRUP_TIMER1 Register structure definition
                        Address Offset:0x0011 Initial:0x00 Width:8
 register description : RTC上电拍照[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  rtc_pwrup_timer1 : 8;  /* bit[0-7]: PMU上电时刻RTC计数拍照值[15:8]。 */
    } reg;
} PMIC_RTC_PWRUP_TIMER1_UNION;
#endif
#define PMIC_RTC_PWRUP_TIMER1_rtc_pwrup_timer1_START  (0)
#define PMIC_RTC_PWRUP_TIMER1_rtc_pwrup_timer1_END    (7)


/*****************************************************************************
 struct               : PMIC_RTC_PWRUP_TIMER2_UNION
 struct description   : RTC_PWRUP_TIMER2 Register structure definition
                        Address Offset:0x0012 Initial:0x00 Width:8
 register description : RTC上电拍照[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  rtc_pwrup_timer2 : 8;  /* bit[0-7]: PMU上电时刻RTC计数拍照值[23:16]。 */
    } reg;
} PMIC_RTC_PWRUP_TIMER2_UNION;
#endif
#define PMIC_RTC_PWRUP_TIMER2_rtc_pwrup_timer2_START  (0)
#define PMIC_RTC_PWRUP_TIMER2_rtc_pwrup_timer2_END    (7)


/*****************************************************************************
 struct               : PMIC_RTC_PWRUP_TIMER3_UNION
 struct description   : RTC_PWRUP_TIMER3 Register structure definition
                        Address Offset:0x0013 Initial:0x00 Width:8
 register description : RTC上电拍照[31:24]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  rtc_pwrup_timer3 : 8;  /* bit[0-7]: PMU上电时刻RTC计数拍照值[31:24]。 */
    } reg;
} PMIC_RTC_PWRUP_TIMER3_UNION;
#endif
#define PMIC_RTC_PWRUP_TIMER3_rtc_pwrup_timer3_START  (0)
#define PMIC_RTC_PWRUP_TIMER3_rtc_pwrup_timer3_END    (7)


/*****************************************************************************
 struct               : PMIC_RTC_PWRDOWN_TIMER0_UNION
 struct description   : RTC_PWRDOWN_TIMER0 Register structure definition
                        Address Offset:0x0014 Initial:0x00 Width:8
 register description : RTC下电拍照[7:0]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  rtc_pwrdown_timer0 : 8;  /* bit[0-7]: PMU下电时刻RTC计数拍照值[7:0]。 */
    } reg;
} PMIC_RTC_PWRDOWN_TIMER0_UNION;
#endif
#define PMIC_RTC_PWRDOWN_TIMER0_rtc_pwrdown_timer0_START  (0)
#define PMIC_RTC_PWRDOWN_TIMER0_rtc_pwrdown_timer0_END    (7)


/*****************************************************************************
 struct               : PMIC_RTC_PWRDOWN_TIMER1_UNION
 struct description   : RTC_PWRDOWN_TIMER1 Register structure definition
                        Address Offset:0x0015 Initial:0x00 Width:8
 register description : RTC下电拍照[15:8]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  rtc_pwrdown_timer1 : 8;  /* bit[0-7]: PMU下电时刻RTC计数拍照值[15:8]。 */
    } reg;
} PMIC_RTC_PWRDOWN_TIMER1_UNION;
#endif
#define PMIC_RTC_PWRDOWN_TIMER1_rtc_pwrdown_timer1_START  (0)
#define PMIC_RTC_PWRDOWN_TIMER1_rtc_pwrdown_timer1_END    (7)


/*****************************************************************************
 struct               : PMIC_RTC_PWRDOWN_TIMER2_UNION
 struct description   : RTC_PWRDOWN_TIMER2 Register structure definition
                        Address Offset:0x0016 Initial:0x00 Width:8
 register description : RTC下电拍照[23:16]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  rtc_pwrdown_timer2 : 8;  /* bit[0-7]: PMU下电时刻RTC计数拍照值[23:16]。 */
    } reg;
} PMIC_RTC_PWRDOWN_TIMER2_UNION;
#endif
#define PMIC_RTC_PWRDOWN_TIMER2_rtc_pwrdown_timer2_START  (0)
#define PMIC_RTC_PWRDOWN_TIMER2_rtc_pwrdown_timer2_END    (7)


/*****************************************************************************
 struct               : PMIC_RTC_PWRDOWN_TIMER3_UNION
 struct description   : RTC_PWRDOWN_TIMER3 Register structure definition
                        Address Offset:0x0017 Initial:0x00 Width:8
 register description : RTC下电拍照[31:24]寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  rtc_pwrdown_timer3 : 8;  /* bit[0-7]: PMU下电时刻RTC计数拍照值[31:24]。 */
    } reg;
} PMIC_RTC_PWRDOWN_TIMER3_UNION;
#endif
#define PMIC_RTC_PWRDOWN_TIMER3_rtc_pwrdown_timer3_START  (0)
#define PMIC_RTC_PWRDOWN_TIMER3_rtc_pwrdown_timer3_END    (7)




/****************************************************************************
                     (15/17) PMU_LRA
 ****************************************************************************/
/*****************************************************************************
 struct               : PMIC_LRA_CTRL_UNION
 struct description   : LRA_CTRL Register structure definition
                        Address Offset:0x000 Initial:0x00 Width:8
 register description : 马达驱动寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_actt_en : 2;  /* bit[0-1]: 马达驱动寄存器
                                                      (Reg_Lra_en=2'b00：马达驱动不使能/关闭；
                                                      Reg_Lra_en=2'b01：扫频驱动或ERM驱动（erm_mode=0x00时LRA扫频震动，erm_mode为非0则进行ERM震动）；
                                                      Reg_Lra_en=2'b10：使能特效驱动；
                                                      Reg_Lra_en=2'b11：无效配置 */
        unsigned char  reserved    : 6;  /* bit[2-7]: 保留 */
    } reg;
} PMIC_LRA_CTRL_UNION;
#endif
#define PMIC_LRA_CTRL_reg_actt_en_START  (0)
#define PMIC_LRA_CTRL_reg_actt_en_END    (1)


/*****************************************************************************
 struct               : PMIC_BRAKE_CTRL_UNION
 struct description   : BRAKE_CTRL Register structure definition
                        Address Offset:0x001 Initial:0x00 Width:8
 register description : 马达刹车寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_brk_en : 1;  /* bit[0]  : Brake信号寄存器，写1后保持3个cycle高电平 */
        unsigned char  reserved   : 7;  /* bit[1-7]: 保留 */
    } reg;
} PMIC_BRAKE_CTRL_UNION;
#endif
#define PMIC_BRAKE_CTRL_reg_brk_en_START  (0)
#define PMIC_BRAKE_CTRL_reg_brk_en_END    (0)


/*****************************************************************************
 struct               : PMIC_DRV_H_L_NUM_UNION
 struct description   : DRV_H_L_NUM Register structure definition
                        Address Offset:0x002 Initial:0x84 Width:8
 register description : overdive半周期数最大最小值配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ovd_low_num  : 3;  /* bit[0-2]: Novdrlow(配置值不允许大于Novdrhigh)，默认4，软件约束：不允许配置为0 */
        unsigned char  ovd_high_num : 5;  /* bit[3-7]: Novdrhigh（0~31）
                                                       默认16,，软件约束：不允许配置为0 */
    } reg;
} PMIC_DRV_H_L_NUM_UNION;
#endif
#define PMIC_DRV_H_L_NUM_ovd_low_num_START   (0)
#define PMIC_DRV_H_L_NUM_ovd_low_num_END     (2)
#define PMIC_DRV_H_L_NUM_ovd_high_num_START  (3)
#define PMIC_DRV_H_L_NUM_ovd_high_num_END    (7)


/*****************************************************************************
 struct               : PMIC_BRK_H_NUM_UNION
 struct description   : BRK_H_NUM Register structure definition
                        Address Offset:0x003 Initial:0x10 Width:8
 register description : brake半周期数最大值配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  brk_high_num : 5;  /* bit[0-4]: Nbrkhigh（0~31），默认16软件约束：不允许配置为0； */
        unsigned char  reserved     : 3;  /* bit[5-7]: 保留 */
    } reg;
} PMIC_BRK_H_NUM_UNION;
#endif
#define PMIC_BRK_H_NUM_brk_high_num_START  (0)
#define PMIC_BRK_H_NUM_brk_high_num_END    (4)


/*****************************************************************************
 struct               : PMIC_LRA_CFG0_UNION
 struct description   : LRA_CFG0 Register structure definition
                        Address Offset:0x004 Initial:0xA2 Width:8
 register description : 驱动时间步进寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  adc_ave_cfg  : 3;  /* bit[0-2]: ADC取样平均数N
                                                       000:N=1; 
                                                       001:N=2;
                                                       010:N=4;
                                                       011:N=8;
                                                       100:N=16
                                                       若配16次平均可能造成过零检测误差较大(kfit采样次数固定为16次平均)，若ADC时钟频率选择为4.8MHz，则不能配置为16次平均 */
        unsigned char  max_dete_num : 1;  /* bit[3]  : 定位过零点次数上限L
                                                       0:L=16;
                                                       1:L=24;
                                                       (若ADC选择为16次平均，或ADC时钟频率选择为4.8MHz，则L不能配置为24) */
        unsigned char  th_rgt_num   : 1;  /* bit[4]  : 检测正确阈值R
                                                       0:R=4;
                                                       1:R=8; */
        unsigned char  lra_ocp_th   : 3;  /* bit[5-7]: 0:1次；
                                                       1:2次；
                                                       2:4次；
                                                       3:8次；
                                                       4:16次；
                                                       5:32次；
                                                       6:64次；
                                                       7:128次；
                                                       （若配为128次，则针对目前频率的马达，永远不会报中断） */
    } reg;
} PMIC_LRA_CFG0_UNION;
#endif
#define PMIC_LRA_CFG0_adc_ave_cfg_START   (0)
#define PMIC_LRA_CFG0_adc_ave_cfg_END     (2)
#define PMIC_LRA_CFG0_max_dete_num_START  (3)
#define PMIC_LRA_CFG0_max_dete_num_END    (3)
#define PMIC_LRA_CFG0_th_rgt_num_START    (4)
#define PMIC_LRA_CFG0_th_rgt_num_END      (4)
#define PMIC_LRA_CFG0_lra_ocp_th_START    (5)
#define PMIC_LRA_CFG0_lra_ocp_th_END      (7)


/*****************************************************************************
 struct               : PMIC_LRA_CFG1_UNION
 struct description   : LRA_CFG1 Register structure definition
                        Address Offset:0x005 Initial:0x54 Width:8
 register description : 步进续流配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  drv_step_time  : 4;  /* bit[0-3]: 驱动时间步进tstep
                                                         0000: tstep=0us;
                                                         0001: tstep=25us;
                                                         0010: tstep=50us;
                                                         ….
                                                         1111: tstep=375us) */
        unsigned char  bemf_wait_time : 3;  /* bit[4-6]: 续流等待时间twait
                                                         000: twait=25us；
                                                         001: twait=50us；
                                                         …
                                                         101: twait=150us；
                                                         b110: twait=175us；
                                                         b111: twait=200us。
                                                         (根据测试结果，twait不建议配置小于150us) */
        unsigned char  reserved       : 1;  /* bit[7]  : 保留 */
    } reg;
} PMIC_LRA_CFG1_UNION;
#endif
#define PMIC_LRA_CFG1_drv_step_time_START   (0)
#define PMIC_LRA_CFG1_drv_step_time_END     (3)
#define PMIC_LRA_CFG1_bemf_wait_time_START  (4)
#define PMIC_LRA_CFG1_bemf_wait_time_END    (6)


/*****************************************************************************
 struct               : PMIC_DRV_TIME_CFG_UNION
 struct description   : DRV_TIME_CFG Register structure definition
                        Address Offset:0x006 Initial:0x2C Width:8
 register description : 驱动时间配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  fst_ovdr_time : 8;  /* bit[0-7]: 初始驱动时间t1
                                                        (配置值不允许小于900us,跨度25us，满值6375us)
                                                        默认值1100us */
    } reg;
} PMIC_DRV_TIME_CFG_UNION;
#endif
#define PMIC_DRV_TIME_CFG_fst_ovdr_time_START  (0)
#define PMIC_DRV_TIME_CFG_fst_ovdr_time_END    (7)


/*****************************************************************************
 struct               : PMIC_MAX_TIME_CFG_UNION
 struct description   : MAX_TIME_CFG Register structure definition
                        Address Offset:0x007 Initial:0x55 Width:8
 register description : Tmax配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  drv_max_time : 8;  /* bit[0-7]: Tmax： (共8个bit最大值可配6375us) */
    } reg;
} PMIC_MAX_TIME_CFG_UNION;
#endif
#define PMIC_MAX_TIME_CFG_drv_max_time_START  (0)
#define PMIC_MAX_TIME_CFG_drv_max_time_END    (7)


/*****************************************************************************
 struct               : PMIC_BEMF_OUT_CFG_UNION
 struct description   : BEMF_OUT_CFG Register structure definition
                        Address Offset:0x008 Initial:0xC3 Width:8
 register description : BEMF检测超时时间配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  bemf_out_time : 8;  /* bit[0-7]: BEMF检测超时Tout
                                                        跨度25us；满值为6375us
                                                        (包含twait)默认值4875us
                                                        (软件约束：BEMF检测超时时间需大于Twait时间至少1个LSB) */
    } reg;
} PMIC_BEMF_OUT_CFG_UNION;
#endif
#define PMIC_BEMF_OUT_CFG_bemf_out_time_START  (0)
#define PMIC_BEMF_OUT_CFG_bemf_out_time_END    (7)


/*****************************************************************************
 struct               : PMIC_BEMF_TIME_UNION
 struct description   : BEMF_TIME Register structure definition
                        Address Offset:0x009 Initial:0x0F Width:8
 register description : BEMF检测预留时间配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lra_bemf_time : 6;  /* bit[0-5]: 预留BEMF检测时间T’
                                                        （跨度25us; 最大值为1575us)
                                                        软件约束:开窗时间至少比twait时间大50us以上；即大于2个LSB以上 */
        unsigned char  reserved      : 2;  /* bit[6-7]: 保留 */
    } reg;
} PMIC_BEMF_TIME_UNION;
#endif
#define PMIC_BEMF_TIME_lra_bemf_time_START  (0)
#define PMIC_BEMF_TIME_lra_bemf_time_END    (5)


/*****************************************************************************
 struct               : PMIC_DUTY_INIT_CFG_LOW_UNION
 struct description   : DUTY_INIT_CFG_LOW Register structure definition
                        Address Offset:0x00A Initial:0xD0 Width:8
 register description : 初始占空比配置寄存器[7:0]
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  duty_init_num_l : 8;  /* bit[0-7]: 第一个半周期输出电压占空数低8bit（低4位是小数位）（约束：12bit占空数小于12'hf00）
                                                          先配低位再配高位，内部逻辑识别 */
    } reg;
} PMIC_DUTY_INIT_CFG_LOW_UNION;
#endif
#define PMIC_DUTY_INIT_CFG_LOW_duty_init_num_l_START  (0)
#define PMIC_DUTY_INIT_CFG_LOW_duty_init_num_l_END    (7)


/*****************************************************************************
 struct               : PMIC_DUTY_INIT_CFG_HIGH_UNION
 struct description   : DUTY_INIT_CFG_HIGH Register structure definition
                        Address Offset:0x00B Initial:0x04 Width:8
 register description : 初始占空比配置寄存器[11:8]
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  duty_init_num_h : 4;  /* bit[0-3]: 第一个半周期输出电压即占空数高4bit（约束：12bit占空数小于12'hf00）
                                                          先配低位再配高位，内部逻辑识别 */
        unsigned char  reserved        : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_DUTY_INIT_CFG_HIGH_UNION;
#endif
#define PMIC_DUTY_INIT_CFG_HIGH_duty_init_num_h_START  (0)
#define PMIC_DUTY_INIT_CFG_HIGH_duty_init_num_h_END    (3)


/*****************************************************************************
 struct               : PMIC_DUTY_OVDR_CPS_UNION
 struct description   : DUTY_OVDR_CPS Register structure definition
                        Address Offset:0x00C Initial:0x00 Width:8
 register description : OVERDRIVE占空比补偿寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  duty_ovdr_cps : 4;  /* bit[0-3]: OVERDRIVE占空数补偿寄存器（包括overdr_one/two阶段) */
        unsigned char  reserved      : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_DUTY_OVDR_CPS_UNION;
#endif
#define PMIC_DUTY_OVDR_CPS_duty_ovdr_cps_START  (0)
#define PMIC_DUTY_OVDR_CPS_duty_ovdr_cps_END    (3)


/*****************************************************************************
 struct               : PMIC_DUTY_OVDR_CFG_LOW_UNION
 struct description   : DUTY_OVDR_CFG_LOW Register structure definition
                        Address Offset:0x00D Initial:0x00 Width:8
 register description : OVERDRIVE占空比配置寄存器[7:0]
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  duty_ovdr_num_l : 8;  /* bit[0-7]: OVERDRIVE阶段输出占空数(说明：kboost大于1)低8bit（低4位是小数位）（约束：12bit占空数小于12'hf00）
                                                          先配低位再配高位，内部逻辑识别 */
    } reg;
} PMIC_DUTY_OVDR_CFG_LOW_UNION;
#endif
#define PMIC_DUTY_OVDR_CFG_LOW_duty_ovdr_num_l_START  (0)
#define PMIC_DUTY_OVDR_CFG_LOW_duty_ovdr_num_l_END    (7)


/*****************************************************************************
 struct               : PMIC_DUTY_OVDR_CFG_HIGH_UNION
 struct description   : DUTY_OVDR_CFG_HIGH Register structure definition
                        Address Offset:0x00E Initial:0x06 Width:8
 register description : OVERDRIVE占空比配置寄存器[11:8]
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  duty_ovdr_num_h : 4;  /* bit[0-3]: OVERDRIVE阶段输出占空数(说明：kboost大于1)高4bit（约束：12bit占空数小于12'hf00）
                                                          先配低位再配高位，内部逻辑识别 */
        unsigned char  reserved        : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_DUTY_OVDR_CFG_HIGH_UNION;
#endif
#define PMIC_DUTY_OVDR_CFG_HIGH_duty_ovdr_num_h_START  (0)
#define PMIC_DUTY_OVDR_CFG_HIGH_duty_ovdr_num_h_END    (3)


/*****************************************************************************
 struct               : PMIC_DUTY_NORMAL_CPS_UNION
 struct description   : DUTY_NORMAL_CPS Register structure definition
                        Address Offset:0x00F Initial:0x00 Width:8
 register description : NORMAL占空比补偿寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  duty_nml_cps : 4;  /* bit[0-3]: NORMAL占空数补偿寄存器 */
        unsigned char  reserved     : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_DUTY_NORMAL_CPS_UNION;
#endif
#define PMIC_DUTY_NORMAL_CPS_duty_nml_cps_START  (0)
#define PMIC_DUTY_NORMAL_CPS_duty_nml_cps_END    (3)


/*****************************************************************************
 struct               : PMIC_DUTY_NORMAL_CFG_LOW_UNION
 struct description   : DUTY_NORMAL_CFG_LOW Register structure definition
                        Address Offset:0x010 Initial:0x70 Width:8
 register description : NORMAL占空比配置寄存器[7:0]
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  duty_nml_num_l : 8;  /* bit[0-7]: Normal状态输出电压Unormal对应的占空数低8bit（低4位是小数位）（约束：12bit占空数小于12'hf00）
                                                         先配低位再配高位，内部逻辑识别 */
    } reg;
} PMIC_DUTY_NORMAL_CFG_LOW_UNION;
#endif
#define PMIC_DUTY_NORMAL_CFG_LOW_duty_nml_num_l_START  (0)
#define PMIC_DUTY_NORMAL_CFG_LOW_duty_nml_num_l_END    (7)


/*****************************************************************************
 struct               : PMIC_DUTY_NORMAL_CFG_HIGH_UNION
 struct description   : DUTY_NORMAL_CFG_HIGH Register structure definition
                        Address Offset:0x011 Initial:0x03 Width:8
 register description : NORMAL占空比配置寄存器[11:8]
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  duty_nml_num_h : 4;  /* bit[0-3]: Normal状态输出电压Unormal对应的占空数高4bit（约束：12bit占空数小于12'hf00）
                                                         先配低位再配高位，内部逻辑识别 */
        unsigned char  reserved       : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_DUTY_NORMAL_CFG_HIGH_UNION;
#endif
#define PMIC_DUTY_NORMAL_CFG_HIGH_duty_nml_num_h_START  (0)
#define PMIC_DUTY_NORMAL_CFG_HIGH_duty_nml_num_h_END    (3)


/*****************************************************************************
 struct               : PMIC_DUTY_BRAKE_CPS_UNION
 struct description   : DUTY_BRAKE_CPS Register structure definition
                        Address Offset:0x012 Initial:0x00 Width:8
 register description : BRAKEONE占空比配置寄存器0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  duty_brk_cps : 4;  /* bit[0-3]: BRAKEONE占空数补偿寄存器 */
        unsigned char  reserved     : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_DUTY_BRAKE_CPS_UNION;
#endif
#define PMIC_DUTY_BRAKE_CPS_duty_brk_cps_START  (0)
#define PMIC_DUTY_BRAKE_CPS_duty_brk_cps_END    (3)


/*****************************************************************************
 struct               : PMIC_DUTY_BRAKE_CFG_LOW_UNION
 struct description   : DUTY_BRAKE_CFG_LOW Register structure definition
                        Address Offset:0x013 Initial:0x00 Width:8
 register description : BRAKEONE占空比配置寄存器[7:0]
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  duty_brk_num_l : 8;  /* bit[0-7]: BRAKE_ONE阶段输出占空数低8bit（约束：12bit占空数小于12'hf00）
                                                         先配低位再配高位，内部逻辑识别 */
    } reg;
} PMIC_DUTY_BRAKE_CFG_LOW_UNION;
#endif
#define PMIC_DUTY_BRAKE_CFG_LOW_duty_brk_num_l_START  (0)
#define PMIC_DUTY_BRAKE_CFG_LOW_duty_brk_num_l_END    (7)


/*****************************************************************************
 struct               : PMIC_DUTY_BRAKE_CFG_HIGH_UNION
 struct description   : DUTY_BRAKE_CFG_HIGH Register structure definition
                        Address Offset:0x014 Initial:0x06 Width:8
 register description : BRAKEONE占空比配置寄存器[11:8]
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  duty_brk_num_h : 4;  /* bit[0-3]: BRAKE_ONE阶段输出占空数高4bit（约束：12bit占空数小于12'hf00）
                                                         先配低位再配高位，内部逻辑识别 */
        unsigned char  reserved       : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_DUTY_BRAKE_CFG_HIGH_UNION;
#endif
#define PMIC_DUTY_BRAKE_CFG_HIGH_duty_brk_num_h_START  (0)
#define PMIC_DUTY_BRAKE_CFG_HIGH_duty_brk_num_h_END    (3)


/*****************************************************************************
 struct               : PMIC_EOB_K_1_LOW_UNION
 struct description   : EOB_K_1_LOW Register structure definition
                        Address Offset:0x015 Initial:0x02 Width:8
 register description : BRAKE第二阶段k1配置寄存器[7:0]
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eob_k_1_l : 8;  /* bit[0-7]: 配置值*Vbemf直接可得占空数(高7bit是整数位 后9bit是小数位)低8 */
    } reg;
} PMIC_EOB_K_1_LOW_UNION;
#endif
#define PMIC_EOB_K_1_LOW_eob_k_1_l_START  (0)
#define PMIC_EOB_K_1_LOW_eob_k_1_l_END    (7)


/*****************************************************************************
 struct               : PMIC_EOB_K_1_HIGH_UNION
 struct description   : EOB_K_1_HIGH Register structure definition
                        Address Offset:0x016 Initial:0x02 Width:8
 register description : BRAKE第二阶段k1配置寄存器[15:8]
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eob_k_1_h : 8;  /* bit[0-7]: 配置值*Vbemf直接可得占空数
                                                    (高7bit是整数位 后9bit是小数位)高4 */
    } reg;
} PMIC_EOB_K_1_HIGH_UNION;
#endif
#define PMIC_EOB_K_1_HIGH_eob_k_1_h_START  (0)
#define PMIC_EOB_K_1_HIGH_eob_k_1_h_END    (7)


/*****************************************************************************
 struct               : PMIC_EOB_K_2_LOW_UNION
 struct description   : EOB_K_2_LOW Register structure definition
                        Address Offset:0x017 Initial:0xBD Width:8
 register description : BRAKE第二阶段k2配置寄存器[7:0]
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eob_k_2_l : 8;  /* bit[0-7]: 配置值*Vbemf直接可得占空数（高7bit是整数位 后9bit是小数位)低8 */
    } reg;
} PMIC_EOB_K_2_LOW_UNION;
#endif
#define PMIC_EOB_K_2_LOW_eob_k_2_l_START  (0)
#define PMIC_EOB_K_2_LOW_eob_k_2_l_END    (7)


/*****************************************************************************
 struct               : PMIC_EOB_K_2_HIGH_UNION
 struct description   : EOB_K_2_HIGH Register structure definition
                        Address Offset:0x018 Initial:0x01 Width:8
 register description : BRAKE第二阶段k2配置寄存器[15:8]
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eob_k_2_h : 8;  /* bit[0-7]: 配置值*Vbemf直接可得占空数(高7bit是整数位 后9bit是小数位)高4 */
    } reg;
} PMIC_EOB_K_2_HIGH_UNION;
#endif
#define PMIC_EOB_K_2_HIGH_eob_k_2_h_START  (0)
#define PMIC_EOB_K_2_HIGH_eob_k_2_h_END    (7)


/*****************************************************************************
 struct               : PMIC_ADC_MAX_MIN_TH_UNION
 struct description   : ADC_MAX_MIN_TH Register structure definition
                        Address Offset:0x019 Initial:0x0B Width:8
 register description : ADC最大最小值差值阈值配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  max_min_th : 8;  /* bit[0-7]: ADC最大值最小值差值阈值(最大可配约110mv)
                                                     1bit对应0.439mV
                                                     (若配置为0不一定报错) */
    } reg;
} PMIC_ADC_MAX_MIN_TH_UNION;
#endif
#define PMIC_ADC_MAX_MIN_TH_max_min_th_START  (0)
#define PMIC_ADC_MAX_MIN_TH_max_min_th_END    (7)


/*****************************************************************************
 struct               : PMIC_TH_BOOST_V_CFG_LOW_UNION
 struct description   : TH_BOOST_V_CFG_LOW Register structure definition
                        Address Offset:0x01A Initial:0x11 Width:8
 register description : 结束OVDRIVE阈值电压[7:0]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  th_boost_v_l : 8;  /* bit[0-7]: OVERDRIVE结束阈值电压低8位Vnormal*Kthresh_boost(0~1.8V) */
    } reg;
} PMIC_TH_BOOST_V_CFG_LOW_UNION;
#endif
#define PMIC_TH_BOOST_V_CFG_LOW_th_boost_v_l_START  (0)
#define PMIC_TH_BOOST_V_CFG_LOW_th_boost_v_l_END    (7)


/*****************************************************************************
 struct               : PMIC_TH_BOOST_V_CFG_HIGH_UNION
 struct description   : TH_BOOST_V_CFG_HIGH Register structure definition
                        Address Offset:0x01B Initial:0x01 Width:8
 register description : 结束OVDRIVE阈值电压[11:8]寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  th_boost_v_h : 4;  /* bit[0-3]: OVERDRIVE结束阈值电压高4位Vnormal*Kthresh_boost(0~1.8V) */
        unsigned char  reserved     : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_TH_BOOST_V_CFG_HIGH_UNION;
#endif
#define PMIC_TH_BOOST_V_CFG_HIGH_th_boost_v_h_START  (0)
#define PMIC_TH_BOOST_V_CFG_HIGH_th_boost_v_h_END    (3)


/*****************************************************************************
 struct               : PMIC_GATE_VOLTAGE1_LOW_UNION
 struct description   : GATE_VOLTAGE1_LOW Register structure definition
                        Address Offset:0x01C Initial:0x60 Width:8
 register description : Gate1配置寄存器[7:0]
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  th_gate1_l : 8;  /* bit[0-7]: Gate1电压值（0~1.8V）低8位 */
    } reg;
} PMIC_GATE_VOLTAGE1_LOW_UNION;
#endif
#define PMIC_GATE_VOLTAGE1_LOW_th_gate1_l_START  (0)
#define PMIC_GATE_VOLTAGE1_LOW_th_gate1_l_END    (7)


/*****************************************************************************
 struct               : PMIC_GATE_VOLTAGE1_HIGH_UNION
 struct description   : GATE_VOLTAGE1_HIGH Register structure definition
                        Address Offset:0x01D Initial:0x00 Width:8
 register description : Gate1配置寄存器[11:8]
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  th_gate1_h : 4;  /* bit[0-3]: Gate1电压值（0~1.8V）高4位 */
        unsigned char  reserved   : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_GATE_VOLTAGE1_HIGH_UNION;
#endif
#define PMIC_GATE_VOLTAGE1_HIGH_th_gate1_h_START  (0)
#define PMIC_GATE_VOLTAGE1_HIGH_th_gate1_h_END    (3)


/*****************************************************************************
 struct               : PMIC_GATE_VOLTAGE2_LOW_UNION
 struct description   : GATE_VOLTAGE2_LOW Register structure definition
                        Address Offset:0x01E Initial:0x29 Width:8
 register description : Gate2配置寄存器[7:0]
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  th_gate2_l : 8;  /* bit[0-7]: Gate2电压值（0~1.8V）低8位 */
    } reg;
} PMIC_GATE_VOLTAGE2_LOW_UNION;
#endif
#define PMIC_GATE_VOLTAGE2_LOW_th_gate2_l_START  (0)
#define PMIC_GATE_VOLTAGE2_LOW_th_gate2_l_END    (7)


/*****************************************************************************
 struct               : PMIC_GATE_VOLTAGE2_HIGH_UNION
 struct description   : GATE_VOLTAGE2_HIGH Register structure definition
                        Address Offset:0x01F Initial:0x00 Width:8
 register description : Gate2配置寄存器[11:8]
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  th_gate2_h : 4;  /* bit[0-3]: Gate2电压值（0~1.8V）高4位 */
        unsigned char  reserved   : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_GATE_VOLTAGE2_HIGH_UNION;
#endif
#define PMIC_GATE_VOLTAGE2_HIGH_th_gate2_h_START  (0)
#define PMIC_GATE_VOLTAGE2_HIGH_th_gate2_h_END    (3)


/*****************************************************************************
 struct               : PMIC_GATE_VOLTAGE3_LOW_UNION
 struct description   : GATE_VOLTAGE3_LOW Register structure definition
                        Address Offset:0x020 Initial:0x15 Width:8
 register description : Gate3配置寄存器[7:0]
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  th_gate3_l : 8;  /* bit[0-7]: Gate3电压值（0~1.8V）低8位 */
    } reg;
} PMIC_GATE_VOLTAGE3_LOW_UNION;
#endif
#define PMIC_GATE_VOLTAGE3_LOW_th_gate3_l_START  (0)
#define PMIC_GATE_VOLTAGE3_LOW_th_gate3_l_END    (7)


/*****************************************************************************
 struct               : PMIC_GATE_VOLTAGE3_HIGH_UNION
 struct description   : GATE_VOLTAGE3_HIGH Register structure definition
                        Address Offset:0x021 Initial:0x00 Width:8
 register description : Gate3配置寄存器[11:8]
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  th_gate3_h : 4;  /* bit[0-3]: Gate3电压值（0~1.8V）高4位 */
        unsigned char  reserved   : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_GATE_VOLTAGE3_HIGH_UNION;
#endif
#define PMIC_GATE_VOLTAGE3_HIGH_th_gate3_h_START  (0)
#define PMIC_GATE_VOLTAGE3_HIGH_th_gate3_h_END    (3)


/*****************************************************************************
 struct               : PMIC_BRK_BEMF_MIN_CFG_L_UNION
 struct description   : BRK_BEMF_MIN_CFG_L Register structure definition
                        Address Offset:0x022 Initial:0x37 Width:8
 register description : BRAKE阶段误差阈值电压配置寄存器[7:0]
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  brk_bemf_min_th_l : 8;  /* bit[0-7]: V’(Vbemf与BRAKE阶段Vbemf最小值的差值阈值)(分配10个bit,即最大值约为450mV)低8bit */
    } reg;
} PMIC_BRK_BEMF_MIN_CFG_L_UNION;
#endif
#define PMIC_BRK_BEMF_MIN_CFG_L_brk_bemf_min_th_l_START  (0)
#define PMIC_BRK_BEMF_MIN_CFG_L_brk_bemf_min_th_l_END    (7)


/*****************************************************************************
 struct               : PMIC_BRK_BEMF_MIN_CFG_H_UNION
 struct description   : BRK_BEMF_MIN_CFG_H Register structure definition
                        Address Offset:0x023 Initial:0x00 Width:8
 register description : BRAKE阶段误差阈值电压配置寄存器[11:8]
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  brk_bemf_min_th_h : 2;  /* bit[0-1]: V’(Vbemf与BRAKE阶段Vbemf最小值的差值阈值)(分配10个bit,即最大值约为450mV)高4bit */
        unsigned char  reserved          : 6;  /* bit[2-7]: 保留 */
    } reg;
} PMIC_BRK_BEMF_MIN_CFG_H_UNION;
#endif
#define PMIC_BRK_BEMF_MIN_CFG_H_brk_bemf_min_th_h_START  (0)
#define PMIC_BRK_BEMF_MIN_CFG_H_brk_bemf_min_th_h_END    (1)


/*****************************************************************************
 struct               : PMIC_REF_U_CFG_L_UNION
 struct description   : REF_U_CFG_L Register structure definition
                        Address Offset:0x024 Initial:0xD5 Width:8
 register description : Uref配置寄存器[7:0]
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ref_u_l : 8;  /* bit[0-7]: Uref值低8bit */
    } reg;
} PMIC_REF_U_CFG_L_UNION;
#endif
#define PMIC_REF_U_CFG_L_ref_u_l_START  (0)
#define PMIC_REF_U_CFG_L_ref_u_l_END    (7)


/*****************************************************************************
 struct               : PMIC_REF_U_CFG_H_UNION
 struct description   : REF_U_CFG_H Register structure definition
                        Address Offset:0x025 Initial:0x0E Width:8
 register description : Uref配置寄存器[11:8]
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ref_u_h  : 4;  /* bit[0-3]: Uref值高4bit
                                                   (软件约束：Uref配置值须根据Vsys分压系数进行调整，以保证Uref/Ureal要小于4。极端溢出场景：Uref配置为1.8V，分压系数为6分压，PMU电源电压跌落至2.7V) */
        unsigned char  reserved : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_REF_U_CFG_H_UNION;
#endif
#define PMIC_REF_U_CFG_H_ref_u_h_START   (0)
#define PMIC_REF_U_CFG_H_ref_u_h_END     (3)


/*****************************************************************************
 struct               : PMIC_KFIT_DATA_SEL_UNION
 struct description   : KFIT_DATA_SEL Register structure definition
                        Address Offset:0x026 Initial:0x00 Width:8
 register description : kfit算法选择寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  kfit_sel : 1;  /* bit[0]  : 0: kfit= data_k_rvs*(Uref/Ureal)+data_b_rvs；
                                                   1: kfit=（Uref/Ureal）乘方 */
        unsigned char  reserved : 7;  /* bit[1-7]: 保留 */
    } reg;
} PMIC_KFIT_DATA_SEL_UNION;
#endif
#define PMIC_KFIT_DATA_SEL_kfit_sel_START  (0)
#define PMIC_KFIT_DATA_SEL_kfit_sel_END    (0)


/*****************************************************************************
 struct               : PMIC_K_RVS_LOW_UNION
 struct description   : K_RVS_LOW Register structure definition
                        Address Offset:0x027 Initial:0x00 Width:8
 register description : Krvs配置寄存器[7:0]
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  data_k_rvs_l : 8;  /* bit[0-7]: Krvs值低8bit(Krvs默认为0x100)(配置范围：0x0C64~0x1800) */
    } reg;
} PMIC_K_RVS_LOW_UNION;
#endif
#define PMIC_K_RVS_LOW_data_k_rvs_l_START  (0)
#define PMIC_K_RVS_LOW_data_k_rvs_l_END    (7)


/*****************************************************************************
 struct               : PMIC_K_RVS_HIGH_UNION
 struct description   : K_RVS_HIGH Register structure definition
                        Address Offset:0x028 Initial:0x10 Width:8
 register description : Krvs配置寄存器[13:8]
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  data_k_rvs_h : 6;  /* bit[0-5]: Krvs值高6bit(Krvs默认为0x100)(配置范围：0x0C64~0x1800) */
        unsigned char  reserved     : 2;  /* bit[6-7]: 保留 */
    } reg;
} PMIC_K_RVS_HIGH_UNION;
#endif
#define PMIC_K_RVS_HIGH_data_k_rvs_h_START  (0)
#define PMIC_K_RVS_HIGH_data_k_rvs_h_END    (5)


/*****************************************************************************
 struct               : PMIC_B_RVS_LOW_UNION
 struct description   : B_RVS_LOW Register structure definition
                        Address Offset:0x029 Initial:0x00 Width:8
 register description : Brvs配置寄存器[7:0]
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  data_b_rvs_l : 8;  /* bit[0-7]: Brvs值低8bit（软件直接配置补码值） */
    } reg;
} PMIC_B_RVS_LOW_UNION;
#endif
#define PMIC_B_RVS_LOW_data_b_rvs_l_START  (0)
#define PMIC_B_RVS_LOW_data_b_rvs_l_END    (7)


/*****************************************************************************
 struct               : PMIC_B_RVS_HIGH_UNION
 struct description   : B_RVS_HIGH Register structure definition
                        Address Offset:0x02A Initial:0x00 Width:8
 register description : Brvs配置寄存器[15:8]
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  data_b_rvs_h : 8;  /* bit[0-7]: Brvs值高8bit(软件直接配置补码值)(配置范围：0xFE67~0xFFFF;0x0000~0x0199) */
    } reg;
} PMIC_B_RVS_HIGH_UNION;
#endif
#define PMIC_B_RVS_HIGH_data_b_rvs_h_START  (0)
#define PMIC_B_RVS_HIGH_data_b_rvs_h_END    (7)


/*****************************************************************************
 struct               : PMIC_LADD_PARA1_CFG_UNION
 struct description   : LADD_PARA1_CFG Register structure definition
                        Address Offset:0x02B Initial:0x00 Width:8
 register description : 梯形波系数1配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ladd_para_1 : 7;  /* bit[0-6]: 第1个 (倒数第1个) 占空比周期梯形波系数(最高位为整数位，芯片内部饱和为0x40) */
        unsigned char  reserved    : 1;  /* bit[7]  : 保留 */
    } reg;
} PMIC_LADD_PARA1_CFG_UNION;
#endif
#define PMIC_LADD_PARA1_CFG_ladd_para_1_START  (0)
#define PMIC_LADD_PARA1_CFG_ladd_para_1_END    (6)


/*****************************************************************************
 struct               : PMIC_LADD_PARA2_CFG_UNION
 struct description   : LADD_PARA2_CFG Register structure definition
                        Address Offset:0x02C Initial:0x05 Width:8
 register description : 梯形波系数2配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ladd_para_2 : 7;  /* bit[0-6]: 第2个 (倒数第2个) 占空比周期梯形波系数(最高位为整数位，芯片内部饱和为0x40)若软件配置值大于0x40，则芯片认为该系数不采用，下同 */
        unsigned char  reserved    : 1;  /* bit[7]  : 保留 */
    } reg;
} PMIC_LADD_PARA2_CFG_UNION;
#endif
#define PMIC_LADD_PARA2_CFG_ladd_para_2_START  (0)
#define PMIC_LADD_PARA2_CFG_ladd_para_2_END    (6)


/*****************************************************************************
 struct               : PMIC_LADD_PARA3_CFG_UNION
 struct description   : LADD_PARA3_CFG Register structure definition
                        Address Offset:0x02D Initial:0x0A Width:8
 register description : 梯形波系数3配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ladd_para_3 : 7;  /* bit[0-6]: 第3个 (倒数第3个) 占空比周期梯形波系数(最高位为整数位，芯片内部饱和为0x40) */
        unsigned char  reserved    : 1;  /* bit[7]  : 保留 */
    } reg;
} PMIC_LADD_PARA3_CFG_UNION;
#endif
#define PMIC_LADD_PARA3_CFG_ladd_para_3_START  (0)
#define PMIC_LADD_PARA3_CFG_ladd_para_3_END    (6)


/*****************************************************************************
 struct               : PMIC_LADD_PARA4_CFG_UNION
 struct description   : LADD_PARA4_CFG Register structure definition
                        Address Offset:0x02E Initial:0x0E Width:8
 register description : 梯形波系数4配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ladd_para_4 : 7;  /* bit[0-6]: 第4个 (倒数第4个) 占空比周期梯形波系数(最高位为整数位，芯片内部饱和为0x40) */
        unsigned char  reserved    : 1;  /* bit[7]  : 保留 */
    } reg;
} PMIC_LADD_PARA4_CFG_UNION;
#endif
#define PMIC_LADD_PARA4_CFG_ladd_para_4_START  (0)
#define PMIC_LADD_PARA4_CFG_ladd_para_4_END    (6)


/*****************************************************************************
 struct               : PMIC_LADD_PARA5_CFG_UNION
 struct description   : LADD_PARA5_CFG Register structure definition
                        Address Offset:0x02F Initial:0x13 Width:8
 register description : 梯形波系数5配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ladd_para_5 : 7;  /* bit[0-6]: 第5个 (倒数第5个) 占空比周期梯形波系数(最高位为整数位，芯片内部饱和为0x40) */
        unsigned char  reserved    : 1;  /* bit[7]  : 保留 */
    } reg;
} PMIC_LADD_PARA5_CFG_UNION;
#endif
#define PMIC_LADD_PARA5_CFG_ladd_para_5_START  (0)
#define PMIC_LADD_PARA5_CFG_ladd_para_5_END    (6)


/*****************************************************************************
 struct               : PMIC_LADD_PARA6_CFG_UNION
 struct description   : LADD_PARA6_CFG Register structure definition
                        Address Offset:0x030 Initial:0x18 Width:8
 register description : 梯形波系数6配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ladd_para_6 : 7;  /* bit[0-6]: 第6个 (倒数第6个) 占空比周期梯形波系数(最高位为整数位，芯片内部饱和为0x40) */
        unsigned char  reserved    : 1;  /* bit[7]  : 保留 */
    } reg;
} PMIC_LADD_PARA6_CFG_UNION;
#endif
#define PMIC_LADD_PARA6_CFG_ladd_para_6_START  (0)
#define PMIC_LADD_PARA6_CFG_ladd_para_6_END    (6)


/*****************************************************************************
 struct               : PMIC_LADD_PARA7_CFG_UNION
 struct description   : LADD_PARA7_CFG Register structure definition
                        Address Offset:0x031 Initial:0x1D Width:8
 register description : 梯形波系数7配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ladd_para_7 : 7;  /* bit[0-6]: 第7个 (倒数第7个) 占空比周期梯形波系数(最高位为整数位，芯片内部饱和为0x40) */
        unsigned char  reserved    : 1;  /* bit[7]  : 保留 */
    } reg;
} PMIC_LADD_PARA7_CFG_UNION;
#endif
#define PMIC_LADD_PARA7_CFG_ladd_para_7_START  (0)
#define PMIC_LADD_PARA7_CFG_ladd_para_7_END    (6)


/*****************************************************************************
 struct               : PMIC_LADD_PARA8_CFG_UNION
 struct description   : LADD_PARA8_CFG Register structure definition
                        Address Offset:0x032 Initial:0x21 Width:8
 register description : 梯形波系数8配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ladd_para_8 : 7;  /* bit[0-6]: 第8个 (倒数第8个) 占空比周期梯形波系数(最高位为整数位，芯片内部饱和为0x40) */
        unsigned char  reserved    : 1;  /* bit[7]  : 保留 */
    } reg;
} PMIC_LADD_PARA8_CFG_UNION;
#endif
#define PMIC_LADD_PARA8_CFG_ladd_para_8_START  (0)
#define PMIC_LADD_PARA8_CFG_ladd_para_8_END    (6)


/*****************************************************************************
 struct               : PMIC_LADD_PARA9_CFG_UNION
 struct description   : LADD_PARA9_CFG Register structure definition
                        Address Offset:0x033 Initial:0x25 Width:8
 register description : 梯形波系数9配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ladd_para_9 : 7;  /* bit[0-6]: 第9个 (倒数第9个) 占空比周期梯形波系数(最高位为整数位，芯片内部饱和为0x40) */
        unsigned char  reserved    : 1;  /* bit[7]  : 保留 */
    } reg;
} PMIC_LADD_PARA9_CFG_UNION;
#endif
#define PMIC_LADD_PARA9_CFG_ladd_para_9_START  (0)
#define PMIC_LADD_PARA9_CFG_ladd_para_9_END    (6)


/*****************************************************************************
 struct               : PMIC_LADD_PARA10_CFG_UNION
 struct description   : LADD_PARA10_CFG Register structure definition
                        Address Offset:0x034 Initial:0x29 Width:8
 register description : 梯形波系数10配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ladd_para_10 : 7;  /* bit[0-6]: 第10个 (倒数第10个) 占空比周期梯形波系数(最高位为整数位，芯片内部饱和为0x40) */
        unsigned char  reserved     : 1;  /* bit[7]  : 保留 */
    } reg;
} PMIC_LADD_PARA10_CFG_UNION;
#endif
#define PMIC_LADD_PARA10_CFG_ladd_para_10_START  (0)
#define PMIC_LADD_PARA10_CFG_ladd_para_10_END    (6)


/*****************************************************************************
 struct               : PMIC_LADD_PARA11_CFG_UNION
 struct description   : LADD_PARA11_CFG Register structure definition
                        Address Offset:0x035 Initial:0x2D Width:8
 register description : 梯形波系数11配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ladd_para_11 : 7;  /* bit[0-6]: 第11个 (倒数第11个) 占空比周期梯形波系数(最高位为整数位，芯片内部饱和为0x40) */
        unsigned char  reserved     : 1;  /* bit[7]  : 保留 */
    } reg;
} PMIC_LADD_PARA11_CFG_UNION;
#endif
#define PMIC_LADD_PARA11_CFG_ladd_para_11_START  (0)
#define PMIC_LADD_PARA11_CFG_ladd_para_11_END    (6)


/*****************************************************************************
 struct               : PMIC_LADD_PARA12_CFG_UNION
 struct description   : LADD_PARA12_CFG Register structure definition
                        Address Offset:0x036 Initial:0x30 Width:8
 register description : 梯形波系数12配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ladd_para_12 : 7;  /* bit[0-6]: 第12个 (倒数第12个) 占空比周期梯形波系数(最高位为整数位，芯片内部饱和为0x40) */
        unsigned char  reserved     : 1;  /* bit[7]  : 保留 */
    } reg;
} PMIC_LADD_PARA12_CFG_UNION;
#endif
#define PMIC_LADD_PARA12_CFG_ladd_para_12_START  (0)
#define PMIC_LADD_PARA12_CFG_ladd_para_12_END    (6)


/*****************************************************************************
 struct               : PMIC_LADD_PARA13_CFG_UNION
 struct description   : LADD_PARA13_CFG Register structure definition
                        Address Offset:0x037 Initial:0x33 Width:8
 register description : 梯形波系数13配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ladd_para_13 : 7;  /* bit[0-6]: 第13个 (倒数第13个) 占空比周期梯形波系数(最高位为整数位，芯片内部饱和为0x40) */
        unsigned char  reserved     : 1;  /* bit[7]  : 保留 */
    } reg;
} PMIC_LADD_PARA13_CFG_UNION;
#endif
#define PMIC_LADD_PARA13_CFG_ladd_para_13_START  (0)
#define PMIC_LADD_PARA13_CFG_ladd_para_13_END    (6)


/*****************************************************************************
 struct               : PMIC_LADD_PARA14_CFG_UNION
 struct description   : LADD_PARA14_CFG Register structure definition
                        Address Offset:0x038 Initial:0x36 Width:8
 register description : 梯形波系数14配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ladd_para_14 : 7;  /* bit[0-6]: 第14个 (倒数第14个) 占空比周期梯形波系数(最高位为整数位，芯片内部饱和为0x40) */
        unsigned char  reserved     : 1;  /* bit[7]  : 保留 */
    } reg;
} PMIC_LADD_PARA14_CFG_UNION;
#endif
#define PMIC_LADD_PARA14_CFG_ladd_para_14_START  (0)
#define PMIC_LADD_PARA14_CFG_ladd_para_14_END    (6)


/*****************************************************************************
 struct               : PMIC_LADD_PARA15_CFG_UNION
 struct description   : LADD_PARA15_CFG Register structure definition
                        Address Offset:0x039 Initial:0x39 Width:8
 register description : 梯形波系数15配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ladd_para_15 : 7;  /* bit[0-6]: 第15个 (倒数第15个) 占空比周期梯形波系数(最高位为整数位，芯片内部饱和为0x40) */
        unsigned char  reserved     : 1;  /* bit[7]  : 保留 */
    } reg;
} PMIC_LADD_PARA15_CFG_UNION;
#endif
#define PMIC_LADD_PARA15_CFG_ladd_para_15_START  (0)
#define PMIC_LADD_PARA15_CFG_ladd_para_15_END    (6)


/*****************************************************************************
 struct               : PMIC_LADD_PARA16_CFG_UNION
 struct description   : LADD_PARA16_CFG Register structure definition
                        Address Offset:0x03A Initial:0x3B Width:8
 register description : 梯形波系数16配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ladd_para_16 : 7;  /* bit[0-6]: 第16个 (倒数第16个) 占空比周期梯形波系数(最高位为整数位，芯片内部饱和为0x40) */
        unsigned char  reserved     : 1;  /* bit[7]  : 保留 */
    } reg;
} PMIC_LADD_PARA16_CFG_UNION;
#endif
#define PMIC_LADD_PARA16_CFG_ladd_para_16_START  (0)
#define PMIC_LADD_PARA16_CFG_ladd_para_16_END    (6)


/*****************************************************************************
 struct               : PMIC_LADD_PARA17_CFG_UNION
 struct description   : LADD_PARA17_CFG Register structure definition
                        Address Offset:0x03B Initial:0x3C Width:8
 register description : 梯形波系数17配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ladd_para_17 : 7;  /* bit[0-6]: 第17个 (倒数第17个) 占空比周期梯形波系数(最高位为整数位，芯片内部饱和为0x40) */
        unsigned char  reserved     : 1;  /* bit[7]  : 保留 */
    } reg;
} PMIC_LADD_PARA17_CFG_UNION;
#endif
#define PMIC_LADD_PARA17_CFG_ladd_para_17_START  (0)
#define PMIC_LADD_PARA17_CFG_ladd_para_17_END    (6)


/*****************************************************************************
 struct               : PMIC_LADD_PARA18_CFG_UNION
 struct description   : LADD_PARA18_CFG Register structure definition
                        Address Offset:0x03C Initial:0x3E Width:8
 register description : 梯形波系数18配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ladd_para_18 : 7;  /* bit[0-6]: 第18个 (倒数第18个) 占空比周期梯形波系数(最高位为整数位，芯片内部饱和为0x40) */
        unsigned char  reserved     : 1;  /* bit[7]  : 保留 */
    } reg;
} PMIC_LADD_PARA18_CFG_UNION;
#endif
#define PMIC_LADD_PARA18_CFG_ladd_para_18_START  (0)
#define PMIC_LADD_PARA18_CFG_ladd_para_18_END    (6)


/*****************************************************************************
 struct               : PMIC_LADD_PARA19_CFG_UNION
 struct description   : LADD_PARA19_CFG Register structure definition
                        Address Offset:0x03D Initial:0x3F Width:8
 register description : 梯形波系数19配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ladd_para_19 : 7;  /* bit[0-6]: 第19个 (倒数第19个) 占空比周期梯形波系数(最高位为整数位，芯片内部饱和为0x40) */
        unsigned char  reserved     : 1;  /* bit[7]  : 保留 */
    } reg;
} PMIC_LADD_PARA19_CFG_UNION;
#endif
#define PMIC_LADD_PARA19_CFG_ladd_para_19_START  (0)
#define PMIC_LADD_PARA19_CFG_ladd_para_19_END    (6)


/*****************************************************************************
 struct               : PMIC_LADD_PARA20_CFG_UNION
 struct description   : LADD_PARA20_CFG Register structure definition
                        Address Offset:0x03E Initial:0x3F Width:8
 register description : 梯形波系数20配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ladd_para_20 : 7;  /* bit[0-6]: 第20个 (倒数第20个) 占空比周期梯形波系数(最高位为整数位，芯片内部饱和为0x40) */
        unsigned char  reserved     : 1;  /* bit[7]  : 保留 */
    } reg;
} PMIC_LADD_PARA20_CFG_UNION;
#endif
#define PMIC_LADD_PARA20_CFG_ladd_para_20_START  (0)
#define PMIC_LADD_PARA20_CFG_ladd_para_20_END    (6)


/*****************************************************************************
 struct               : PMIC_OUT_BEMF_VOL_L_UNION
 struct description   : OUT_BEMF_VOL_L Register structure definition
                        Address Offset:0x03F Initial:0x00 Width:8
 register description : out_brk_bemf[7:0]
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ap_out_brk_bemf_l : 8;  /* bit[0-7]: brake最后一个半周期Vbemf值低8bit */
    } reg;
} PMIC_OUT_BEMF_VOL_L_UNION;
#endif
#define PMIC_OUT_BEMF_VOL_L_ap_out_brk_bemf_l_START  (0)
#define PMIC_OUT_BEMF_VOL_L_ap_out_brk_bemf_l_END    (7)


/*****************************************************************************
 struct               : PMIC_OUT_BEMF_VOL_H_UNION
 struct description   : OUT_BEMF_VOL_H Register structure definition
                        Address Offset:0x040 Initial:0x00 Width:8
 register description : out_brk_bemf[11:8]
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ap_out_brk_bemf_h : 4;  /* bit[0-3]: brake最后一个半周期Vbemf值高4bit */
        unsigned char  reserved          : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_OUT_BEMF_VOL_H_UNION;
#endif
#define PMIC_OUT_BEMF_VOL_H_ap_out_brk_bemf_h_START  (0)
#define PMIC_OUT_BEMF_VOL_H_ap_out_brk_bemf_h_END    (3)


/*****************************************************************************
 struct               : PMIC_OUT_NML_VBEMF_L_UNION
 struct description   : OUT_NML_VBEMF_L Register structure definition
                        Address Offset:0x041 Initial:0x00 Width:8
 register description : out_nml_bemf[7:0]
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ap_out_nml_bemf_l : 8;  /* bit[0-7]: normal最后一个半周期Vbemf值低8bit(必须由NORMAL进入BRAKE才能触发采样) */
    } reg;
} PMIC_OUT_NML_VBEMF_L_UNION;
#endif
#define PMIC_OUT_NML_VBEMF_L_ap_out_nml_bemf_l_START  (0)
#define PMIC_OUT_NML_VBEMF_L_ap_out_nml_bemf_l_END    (7)


/*****************************************************************************
 struct               : PMIC_OUT_NML_VBEMF_H_UNION
 struct description   : OUT_NML_VBEMF_H Register structure definition
                        Address Offset:0x042 Initial:0x00 Width:8
 register description : out_nml_bemf[11:8]
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ap_out_nml_bemf_h : 4;  /* bit[0-3]: normal最后一个半周期Vbemf值高4bit(必须由NORMAL进入BRAKE才能触发采样) */
        unsigned char  reserved          : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_OUT_NML_VBEMF_H_UNION;
#endif
#define PMIC_OUT_NML_VBEMF_H_ap_out_nml_bemf_h_START  (0)
#define PMIC_OUT_NML_VBEMF_H_ap_out_nml_bemf_h_END    (3)


/*****************************************************************************
 struct               : PMIC_OV_BRK_HPRIOD_UNION
 struct description   : OV_BRK_HPRIOD Register structure definition
                        Address Offset:0x043 Initial:0x00 Width:8
 register description : OVERDRIVE和BRK半周期数寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ap_ovdr_hprd : 5;  /* bit[0-4]: 一次完整振动经历的overdrive半周期数(必须由OVERDRIVE进入NORMAL才能触发采样) */
        unsigned char  reserved     : 3;  /* bit[5-7]: 保留 */
    } reg;
} PMIC_OV_BRK_HPRIOD_UNION;
#endif
#define PMIC_OV_BRK_HPRIOD_ap_ovdr_hprd_START  (0)
#define PMIC_OV_BRK_HPRIOD_ap_ovdr_hprd_END    (4)


/*****************************************************************************
 struct               : PMIC_BRK_HPRIOD_UNION
 struct description   : BRK_HPRIOD Register structure definition
                        Address Offset:0x044 Initial:0x00 Width:8
 register description : BRAKE半周期数寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ap_brk_hprd : 5;  /* bit[0-4]: 一次完整振动经历的brake半周期数(必须由BRAKE进入IDLE才能触发采样) */
        unsigned char  reserved    : 3;  /* bit[5-7]: 保留 */
    } reg;
} PMIC_BRK_HPRIOD_UNION;
#endif
#define PMIC_BRK_HPRIOD_ap_brk_hprd_START  (0)
#define PMIC_BRK_HPRIOD_ap_brk_hprd_END    (4)


/*****************************************************************************
 struct               : PMIC_UREAL_DATA_L_UNION
 struct description   : UREAL_DATA_L Register structure definition
                        Address Offset:0x045 Initial:0x00 Width:8
 register description : vsys采样[7:0]
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ap_real_u_l : 8;  /* bit[0-7]: 进行kfit计算时ADC采样值（平均后）低8bit */
    } reg;
} PMIC_UREAL_DATA_L_UNION;
#endif
#define PMIC_UREAL_DATA_L_ap_real_u_l_START  (0)
#define PMIC_UREAL_DATA_L_ap_real_u_l_END    (7)


/*****************************************************************************
 struct               : PMIC_UREAL_DATA_H_UNION
 struct description   : UREAL_DATA_H Register structure definition
                        Address Offset:0x046 Initial:0x00 Width:8
 register description : vsys采样[11:8]
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ap_real_u_h : 4;  /* bit[0-3]: 进行kfit计算时ADC采样值（平均后）高4bit */
        unsigned char  reserved    : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_UREAL_DATA_H_UNION;
#endif
#define PMIC_UREAL_DATA_H_ap_real_u_h_START  (0)
#define PMIC_UREAL_DATA_H_ap_real_u_h_END    (3)


/*****************************************************************************
 struct               : PMIC_ADC_CALI_MAX_L_UNION
 struct description   : ADC_CALI_MAX_L Register structure definition
                        Address Offset:0x047 Initial:0x00 Width:8
 register description : 过零点校准最大值[7:0]
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ap_adc_max_l : 8;  /* bit[0-7]: 过零点校准时ADC采样最大值低8bit */
    } reg;
} PMIC_ADC_CALI_MAX_L_UNION;
#endif
#define PMIC_ADC_CALI_MAX_L_ap_adc_max_l_START  (0)
#define PMIC_ADC_CALI_MAX_L_ap_adc_max_l_END    (7)


/*****************************************************************************
 struct               : PMIC_ADC_CALI_MAX_H_UNION
 struct description   : ADC_CALI_MAX_H Register structure definition
                        Address Offset:0x048 Initial:0x00 Width:8
 register description : 过零点校准最大值[11:8]
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ap_adc_max_h : 4;  /* bit[0-3]: 过零点校准时ADC采样最大值高4bit */
        unsigned char  reserved     : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_ADC_CALI_MAX_H_UNION;
#endif
#define PMIC_ADC_CALI_MAX_H_ap_adc_max_h_START  (0)
#define PMIC_ADC_CALI_MAX_H_ap_adc_max_h_END    (3)


/*****************************************************************************
 struct               : PMIC_ADC_CALI_MIN_L_UNION
 struct description   : ADC_CALI_MIN_L Register structure definition
                        Address Offset:0x049 Initial:0x00 Width:8
 register description : 过零点校准最小值[7:0]
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ap_adc_min_l : 8;  /* bit[0-7]: 过零点校准时ADC采样最小值低8bit */
    } reg;
} PMIC_ADC_CALI_MIN_L_UNION;
#endif
#define PMIC_ADC_CALI_MIN_L_ap_adc_min_l_START  (0)
#define PMIC_ADC_CALI_MIN_L_ap_adc_min_l_END    (7)


/*****************************************************************************
 struct               : PMIC_ADC_CALI_MIN_H_UNION
 struct description   : ADC_CALI_MIN_H Register structure definition
                        Address Offset:0x04A Initial:0x00 Width:8
 register description : 过零点校准最小值[11:8]
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ap_adc_min_h : 4;  /* bit[0-3]: 过零点校准时ADC采样最小值高4bit */
        unsigned char  reserved     : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_ADC_CALI_MIN_H_UNION;
#endif
#define PMIC_ADC_CALI_MIN_H_ap_adc_min_h_START  (0)
#define PMIC_ADC_CALI_MIN_H_ap_adc_min_h_END    (3)


/*****************************************************************************
 struct               : PMIC_ADC_ZERO_L_UNION
 struct description   : ADC_ZERO_L Register structure definition
                        Address Offset:0x04B Initial:0x00 Width:8
 register description : ADC过零码值低8bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ap_adc_zero_l : 8;  /* bit[0-7]: ADC过零点码值低8bit */
    } reg;
} PMIC_ADC_ZERO_L_UNION;
#endif
#define PMIC_ADC_ZERO_L_ap_adc_zero_l_START  (0)
#define PMIC_ADC_ZERO_L_ap_adc_zero_l_END    (7)


/*****************************************************************************
 struct               : PMIC_ADC_ZERO_H_UNION
 struct description   : ADC_ZERO_H Register structure definition
                        Address Offset:0x04C Initial:0x00 Width:8
 register description : ADC过零码值高4bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ap_adc_zero_h : 4;  /* bit[0-3]: ADC过零点码值高4bit */
        unsigned char  reserved      : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_ADC_ZERO_H_UNION;
#endif
#define PMIC_ADC_ZERO_H_ap_adc_zero_h_START  (0)
#define PMIC_ADC_ZERO_H_ap_adc_zero_h_END    (3)


/*****************************************************************************
 struct               : PMIC_KFIT_DATA_L_UNION
 struct description   : KFIT_DATA_L Register structure definition
                        Address Offset:0x04D Initial:0x00 Width:8
 register description : 计算得到KFIT值低8bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ap_kfit_data_l : 8;  /* bit[0-7]: 计算得到的kfit值（16bit）低8bit(+软件约束) */
    } reg;
} PMIC_KFIT_DATA_L_UNION;
#endif
#define PMIC_KFIT_DATA_L_ap_kfit_data_l_START  (0)
#define PMIC_KFIT_DATA_L_ap_kfit_data_l_END    (7)


/*****************************************************************************
 struct               : PMIC_KFIT_DATA_H_UNION
 struct description   : KFIT_DATA_H Register structure definition
                        Address Offset:0x04E Initial:0x00 Width:8
 register description : 计算得到KFIT值高4bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ap_kfit_data_h : 8;  /* bit[0-7]: 计算得到的kfit值（16bit）高8bit */
    } reg;
} PMIC_KFIT_DATA_H_UNION;
#endif
#define PMIC_KFIT_DATA_H_ap_kfit_data_h_START  (0)
#define PMIC_KFIT_DATA_H_ap_kfit_data_h_END    (7)


/*****************************************************************************
 struct               : PMIC_FSM_STATE_UNION
 struct description   : FSM_STATE Register structure definition
                        Address Offset:0x04F Initial:0x00 Width:8
 register description : 马达状态寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  st_fsm_lra : 4;  /* bit[0-3]: 马达状态寄存器：
                                                     直接将马达状态机送寄存器
                                                     （15个状态）
                                                     0：IDLE
                                                     1：KFIT_CAL
                                                     2：ZERO_OFFSET
                                                     3：OVER_ONE_DR
                                                     4：OVER_ONE_DETE
                                                     5：OVER_TWO_DR
                                                     6：OVER_TWO_DETE
                                                     7：NORMAL_DR
                                                     8：NORMAL_DETE
                                                     9：BRAKE_ONE_DR
                                                     a：BRAKE_ONE_DETE
                                                     b：BRAKE_TWO_DR
                                                     c：BRAKE_TWO_DETE
                                                     d：SPECIAL
                                                     e：ERM */
        unsigned char  reserved   : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_FSM_STATE_UNION;
#endif
#define PMIC_FSM_STATE_st_fsm_lra_START  (0)
#define PMIC_FSM_STATE_st_fsm_lra_END    (3)


/*****************************************************************************
 struct               : PMIC_SPEL_TIME_1_UNION
 struct description   : SPEL_TIME_1 Register structure definition
                        Address Offset:0x050 Initial:0x00 Width:8
 register description : 特驱第1半周期驱动时间配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_drv_time_1 : 8;  /* bit[0-7]: 特效驱动第1个半周期驱动时间（1bit代表25us） */
    } reg;
} PMIC_SPEL_TIME_1_UNION;
#endif
#define PMIC_SPEL_TIME_1_spel_drv_time_1_START  (0)
#define PMIC_SPEL_TIME_1_spel_drv_time_1_END    (7)


/*****************************************************************************
 struct               : PMIC_SPEL_TIME_2_UNION
 struct description   : SPEL_TIME_2 Register structure definition
                        Address Offset:0x051 Initial:0x00 Width:8
 register description : 特驱第2半周期驱动时间配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_drv_time_2 : 8;  /* bit[0-7]: 特效驱动第2个半周期驱动时间 */
    } reg;
} PMIC_SPEL_TIME_2_UNION;
#endif
#define PMIC_SPEL_TIME_2_spel_drv_time_2_START  (0)
#define PMIC_SPEL_TIME_2_spel_drv_time_2_END    (7)


/*****************************************************************************
 struct               : PMIC_SPEL_TIME_3_UNION
 struct description   : SPEL_TIME_3 Register structure definition
                        Address Offset:0x052 Initial:0x00 Width:8
 register description : 特驱第3半周期驱动时间配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_drv_time_3 : 8;  /* bit[0-7]: 特效驱动第3个半周期驱动时间 */
    } reg;
} PMIC_SPEL_TIME_3_UNION;
#endif
#define PMIC_SPEL_TIME_3_spel_drv_time_3_START  (0)
#define PMIC_SPEL_TIME_3_spel_drv_time_3_END    (7)


/*****************************************************************************
 struct               : PMIC_SPEL_TIME_4_UNION
 struct description   : SPEL_TIME_4 Register structure definition
                        Address Offset:0x053 Initial:0x00 Width:8
 register description : 特驱第4半周期驱动时间配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_drv_time_4 : 8;  /* bit[0-7]: 特效驱动第4个半周期驱动时间 */
    } reg;
} PMIC_SPEL_TIME_4_UNION;
#endif
#define PMIC_SPEL_TIME_4_spel_drv_time_4_START  (0)
#define PMIC_SPEL_TIME_4_spel_drv_time_4_END    (7)


/*****************************************************************************
 struct               : PMIC_SPEL_TIME_5_UNION
 struct description   : SPEL_TIME_5 Register structure definition
                        Address Offset:0x054 Initial:0x00 Width:8
 register description : 特驱第5半周期驱动时间配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_drv_time_5 : 8;  /* bit[0-7]: 特效驱动第5个半周期驱动时间 */
    } reg;
} PMIC_SPEL_TIME_5_UNION;
#endif
#define PMIC_SPEL_TIME_5_spel_drv_time_5_START  (0)
#define PMIC_SPEL_TIME_5_spel_drv_time_5_END    (7)


/*****************************************************************************
 struct               : PMIC_SPEL_TIME_6_UNION
 struct description   : SPEL_TIME_6 Register structure definition
                        Address Offset:0x055 Initial:0x00 Width:8
 register description : 特驱第6半周期驱动时间配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_drv_time_6 : 8;  /* bit[0-7]: 特效驱动第6个半周期驱动时间 */
    } reg;
} PMIC_SPEL_TIME_6_UNION;
#endif
#define PMIC_SPEL_TIME_6_spel_drv_time_6_START  (0)
#define PMIC_SPEL_TIME_6_spel_drv_time_6_END    (7)


/*****************************************************************************
 struct               : PMIC_SPEL_TIME_7_UNION
 struct description   : SPEL_TIME_7 Register structure definition
                        Address Offset:0x056 Initial:0x00 Width:8
 register description : 特驱第7半周期驱动时间配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_drv_time_7 : 8;  /* bit[0-7]: 特效驱动第7个半周期驱动时间 */
    } reg;
} PMIC_SPEL_TIME_7_UNION;
#endif
#define PMIC_SPEL_TIME_7_spel_drv_time_7_START  (0)
#define PMIC_SPEL_TIME_7_spel_drv_time_7_END    (7)


/*****************************************************************************
 struct               : PMIC_SPEL_TIME_8_UNION
 struct description   : SPEL_TIME_8 Register structure definition
                        Address Offset:0x057 Initial:0x00 Width:8
 register description : 特驱第8半周期驱动时间配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_drv_time_8 : 8;  /* bit[0-7]: 特效驱动第8个半周期驱动时间 */
    } reg;
} PMIC_SPEL_TIME_8_UNION;
#endif
#define PMIC_SPEL_TIME_8_spel_drv_time_8_START  (0)
#define PMIC_SPEL_TIME_8_spel_drv_time_8_END    (7)


/*****************************************************************************
 struct               : PMIC_SPEL_TIME_9_UNION
 struct description   : SPEL_TIME_9 Register structure definition
                        Address Offset:0x058 Initial:0x00 Width:8
 register description : 特驱第9半周期驱动时间配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_drv_time_9 : 8;  /* bit[0-7]: 特效驱动第9个半周期驱动时间 */
    } reg;
} PMIC_SPEL_TIME_9_UNION;
#endif
#define PMIC_SPEL_TIME_9_spel_drv_time_9_START  (0)
#define PMIC_SPEL_TIME_9_spel_drv_time_9_END    (7)


/*****************************************************************************
 struct               : PMIC_SPEL_TIME_10_UNION
 struct description   : SPEL_TIME_10 Register structure definition
                        Address Offset:0x059 Initial:0x00 Width:8
 register description : 特驱第10半周期驱动时间配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_drv_time_10 : 8;  /* bit[0-7]: 特效驱动第10个半周期驱动时间 */
    } reg;
} PMIC_SPEL_TIME_10_UNION;
#endif
#define PMIC_SPEL_TIME_10_spel_drv_time_10_START  (0)
#define PMIC_SPEL_TIME_10_spel_drv_time_10_END    (7)


/*****************************************************************************
 struct               : PMIC_SPEL_TIME_11_UNION
 struct description   : SPEL_TIME_11 Register structure definition
                        Address Offset:0x05A Initial:0x00 Width:8
 register description : 特驱第11半周期驱动时间配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_drv_time_11 : 8;  /* bit[0-7]: 特效驱动第11个半周期驱动时间 */
    } reg;
} PMIC_SPEL_TIME_11_UNION;
#endif
#define PMIC_SPEL_TIME_11_spel_drv_time_11_START  (0)
#define PMIC_SPEL_TIME_11_spel_drv_time_11_END    (7)


/*****************************************************************************
 struct               : PMIC_SPEL_TIME_12_UNION
 struct description   : SPEL_TIME_12 Register structure definition
                        Address Offset:0x05B Initial:0x00 Width:8
 register description : 特驱第12半周期驱动时间配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_drv_time_12 : 8;  /* bit[0-7]: 特效驱动第12个半周期驱动时间 */
    } reg;
} PMIC_SPEL_TIME_12_UNION;
#endif
#define PMIC_SPEL_TIME_12_spel_drv_time_12_START  (0)
#define PMIC_SPEL_TIME_12_spel_drv_time_12_END    (7)


/*****************************************************************************
 struct               : PMIC_SPEL_TIME_13_UNION
 struct description   : SPEL_TIME_13 Register structure definition
                        Address Offset:0x05C Initial:0x00 Width:8
 register description : 特驱第13半周期驱动时间配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_drv_time_13 : 8;  /* bit[0-7]: 特效驱动第13个半周期驱动时间 */
    } reg;
} PMIC_SPEL_TIME_13_UNION;
#endif
#define PMIC_SPEL_TIME_13_spel_drv_time_13_START  (0)
#define PMIC_SPEL_TIME_13_spel_drv_time_13_END    (7)


/*****************************************************************************
 struct               : PMIC_SPEL_TIME_14_UNION
 struct description   : SPEL_TIME_14 Register structure definition
                        Address Offset:0x05D Initial:0x00 Width:8
 register description : 特驱第14半周期驱动时间配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_drv_time_14 : 8;  /* bit[0-7]: 特效驱动第14个半周期驱动时间 */
    } reg;
} PMIC_SPEL_TIME_14_UNION;
#endif
#define PMIC_SPEL_TIME_14_spel_drv_time_14_START  (0)
#define PMIC_SPEL_TIME_14_spel_drv_time_14_END    (7)


/*****************************************************************************
 struct               : PMIC_SPEL_TIME_15_UNION
 struct description   : SPEL_TIME_15 Register structure definition
                        Address Offset:0x05E Initial:0x00 Width:8
 register description : 特驱第15半周期驱动时间配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_drv_time_15 : 8;  /* bit[0-7]: 特效驱动第15个半周期驱动时间 */
    } reg;
} PMIC_SPEL_TIME_15_UNION;
#endif
#define PMIC_SPEL_TIME_15_spel_drv_time_15_START  (0)
#define PMIC_SPEL_TIME_15_spel_drv_time_15_END    (7)


/*****************************************************************************
 struct               : PMIC_SPEL_TIME_16_UNION
 struct description   : SPEL_TIME_16 Register structure definition
                        Address Offset:0x05F Initial:0x00 Width:8
 register description : 特驱第16半周期驱动时间配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_drv_time_16 : 8;  /* bit[0-7]: 特效驱动第16个半周期驱动时间 */
    } reg;
} PMIC_SPEL_TIME_16_UNION;
#endif
#define PMIC_SPEL_TIME_16_spel_drv_time_16_START  (0)
#define PMIC_SPEL_TIME_16_spel_drv_time_16_END    (7)


/*****************************************************************************
 struct               : PMIC_SPEL_TIME_17_UNION
 struct description   : SPEL_TIME_17 Register structure definition
                        Address Offset:0x060 Initial:0x00 Width:8
 register description : 特驱第17半周期驱动时间配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_drv_time_17 : 8;  /* bit[0-7]: 特效驱动第17个半周期驱动时间 */
    } reg;
} PMIC_SPEL_TIME_17_UNION;
#endif
#define PMIC_SPEL_TIME_17_spel_drv_time_17_START  (0)
#define PMIC_SPEL_TIME_17_spel_drv_time_17_END    (7)


/*****************************************************************************
 struct               : PMIC_SPEL_TIME_18_UNION
 struct description   : SPEL_TIME_18 Register structure definition
                        Address Offset:0x061 Initial:0x00 Width:8
 register description : 特驱第18半周期驱动时间配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_drv_time_18 : 8;  /* bit[0-7]: 特效驱动第18个半周期驱动时间 */
    } reg;
} PMIC_SPEL_TIME_18_UNION;
#endif
#define PMIC_SPEL_TIME_18_spel_drv_time_18_START  (0)
#define PMIC_SPEL_TIME_18_spel_drv_time_18_END    (7)


/*****************************************************************************
 struct               : PMIC_SPEL_TIME_19_UNION
 struct description   : SPEL_TIME_19 Register structure definition
                        Address Offset:0x062 Initial:0x00 Width:8
 register description : 特驱第19半周期驱动时间配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_drv_time_19 : 8;  /* bit[0-7]: 特效驱动第19个半周期驱动时间 */
    } reg;
} PMIC_SPEL_TIME_19_UNION;
#endif
#define PMIC_SPEL_TIME_19_spel_drv_time_19_START  (0)
#define PMIC_SPEL_TIME_19_spel_drv_time_19_END    (7)


/*****************************************************************************
 struct               : PMIC_SPEL_TIME_20_UNION
 struct description   : SPEL_TIME_20 Register structure definition
                        Address Offset:0x063 Initial:0x00 Width:8
 register description : 特驱第20半周期驱动时间配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_drv_time_20 : 8;  /* bit[0-7]: 特效驱动第20个半周期驱动时间 */
    } reg;
} PMIC_SPEL_TIME_20_UNION;
#endif
#define PMIC_SPEL_TIME_20_spel_drv_time_20_START  (0)
#define PMIC_SPEL_TIME_20_spel_drv_time_20_END    (7)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_CPS_UNION
 struct description   : SPEL_DUTY_CPS Register structure definition
                        Address Offset:0x064 Initial:0x00 Width:8
 register description : 特驱第1半周期占空数补偿寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  duty_spel_cps : 4;  /* bit[0-3]: 特效占空数补偿寄存器 */
        unsigned char  reserved      : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_SPEL_DUTY_CPS_UNION;
#endif
#define PMIC_SPEL_DUTY_CPS_duty_spel_cps_START  (0)
#define PMIC_SPEL_DUTY_CPS_duty_spel_cps_END    (3)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_1_L_UNION
 struct description   : SPEL_DUTY_1_L Register structure definition
                        Address Offset:0x065 Initial:0x00 Width:8
 register description : 特驱第1半周期占空数配置寄存器低8bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_duty_1_l : 8;  /* bit[0-7]: 第1个半周期输出占空数（软件直接配置25um内高电平计数值）低8bit(低4bit为小数) */
    } reg;
} PMIC_SPEL_DUTY_1_L_UNION;
#endif
#define PMIC_SPEL_DUTY_1_L_spel_duty_1_l_START  (0)
#define PMIC_SPEL_DUTY_1_L_spel_duty_1_l_END    (7)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_1_H_UNION
 struct description   : SPEL_DUTY_1_H Register structure definition
                        Address Offset:0x066 Initial:0x00 Width:8
 register description : 特驱第1半周期占空数配置寄存器高4bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_duty_1_h : 4;  /* bit[0-3]: 第1个半周期输出占空数（软件直接配置25um内高电平计数值）高4bit */
        unsigned char  reserved      : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_SPEL_DUTY_1_H_UNION;
#endif
#define PMIC_SPEL_DUTY_1_H_spel_duty_1_h_START  (0)
#define PMIC_SPEL_DUTY_1_H_spel_duty_1_h_END    (3)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_2_L_UNION
 struct description   : SPEL_DUTY_2_L Register structure definition
                        Address Offset:0x067 Initial:0x00 Width:8
 register description : 特驱第2半周期占空数配置寄存器低8bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_duty_2_l : 8;  /* bit[0-7]: 第2个半周期输出占空数（软件直接配置25um内高电平计数值）低8bit(低4bit为小数) */
    } reg;
} PMIC_SPEL_DUTY_2_L_UNION;
#endif
#define PMIC_SPEL_DUTY_2_L_spel_duty_2_l_START  (0)
#define PMIC_SPEL_DUTY_2_L_spel_duty_2_l_END    (7)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_2_H_UNION
 struct description   : SPEL_DUTY_2_H Register structure definition
                        Address Offset:0x068 Initial:0x00 Width:8
 register description : 特驱第2半周期占空数配置寄存器高4bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_duty_2_h : 4;  /* bit[0-3]: 第2个半周期输出占空数（软件直接配置25um内高电平计数值）高4bit */
        unsigned char  reserved      : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_SPEL_DUTY_2_H_UNION;
#endif
#define PMIC_SPEL_DUTY_2_H_spel_duty_2_h_START  (0)
#define PMIC_SPEL_DUTY_2_H_spel_duty_2_h_END    (3)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_3_L_UNION
 struct description   : SPEL_DUTY_3_L Register structure definition
                        Address Offset:0x069 Initial:0x00 Width:8
 register description : 特驱第3半周期占空数配置寄存器低8bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_duty_3_l : 8;  /* bit[0-7]: 第3个半周期输出占空数（软件直接配置25um内高电平计数值）低8bit(低4bit为小数) */
    } reg;
} PMIC_SPEL_DUTY_3_L_UNION;
#endif
#define PMIC_SPEL_DUTY_3_L_spel_duty_3_l_START  (0)
#define PMIC_SPEL_DUTY_3_L_spel_duty_3_l_END    (7)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_3_H_UNION
 struct description   : SPEL_DUTY_3_H Register structure definition
                        Address Offset:0x06A Initial:0x00 Width:8
 register description : 特驱第3半周期占空数配置寄存器高4bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_duty_3_h : 4;  /* bit[0-3]: 第3个半周期输出占空数（软件直接配置25um内高电平计数值）高4bit */
        unsigned char  reserved      : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_SPEL_DUTY_3_H_UNION;
#endif
#define PMIC_SPEL_DUTY_3_H_spel_duty_3_h_START  (0)
#define PMIC_SPEL_DUTY_3_H_spel_duty_3_h_END    (3)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_4_L_UNION
 struct description   : SPEL_DUTY_4_L Register structure definition
                        Address Offset:0x06B Initial:0x00 Width:8
 register description : 特驱第4半周期占空数配置寄存器低8bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_duty_4_l : 8;  /* bit[0-7]: 第4个半周期输出占空数（软件直接配置25um内高电平计数值）低8bit(低4bit为小数) */
    } reg;
} PMIC_SPEL_DUTY_4_L_UNION;
#endif
#define PMIC_SPEL_DUTY_4_L_spel_duty_4_l_START  (0)
#define PMIC_SPEL_DUTY_4_L_spel_duty_4_l_END    (7)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_4_H_UNION
 struct description   : SPEL_DUTY_4_H Register structure definition
                        Address Offset:0x06C Initial:0x00 Width:8
 register description : 特驱第4半周期占空数配置寄存器高4bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_duty_4_h : 4;  /* bit[0-3]: 第4个半周期输出占空数（软件直接配置25um内高电平计数值）高4bit */
        unsigned char  reserved      : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_SPEL_DUTY_4_H_UNION;
#endif
#define PMIC_SPEL_DUTY_4_H_spel_duty_4_h_START  (0)
#define PMIC_SPEL_DUTY_4_H_spel_duty_4_h_END    (3)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_5_L_UNION
 struct description   : SPEL_DUTY_5_L Register structure definition
                        Address Offset:0x06D Initial:0x00 Width:8
 register description : 特驱第5半周期占空数配置寄存器低8bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_duty_5_l : 8;  /* bit[0-7]: 第5个半周期输出占空数（软件直接配置25um内高电平计数值）低8bit(低4bit为小数) */
    } reg;
} PMIC_SPEL_DUTY_5_L_UNION;
#endif
#define PMIC_SPEL_DUTY_5_L_spel_duty_5_l_START  (0)
#define PMIC_SPEL_DUTY_5_L_spel_duty_5_l_END    (7)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_5_H_UNION
 struct description   : SPEL_DUTY_5_H Register structure definition
                        Address Offset:0x06E Initial:0x00 Width:8
 register description : 特驱第5半周期占空数配置寄存器高4bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_duty_5_h : 4;  /* bit[0-3]: 第5个半周期输出占空数（软件直接配置25um内高电平计数值）高4bit */
        unsigned char  reserved      : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_SPEL_DUTY_5_H_UNION;
#endif
#define PMIC_SPEL_DUTY_5_H_spel_duty_5_h_START  (0)
#define PMIC_SPEL_DUTY_5_H_spel_duty_5_h_END    (3)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_6_L_UNION
 struct description   : SPEL_DUTY_6_L Register structure definition
                        Address Offset:0x06F Initial:0x00 Width:8
 register description : 特驱第6半周期占空数配置寄存器低9bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_duty_6_l : 8;  /* bit[0-7]: 第6个半周期输出占空数（软件直接配置25um内高电平计数值）低8bit(低4bit为小数) */
    } reg;
} PMIC_SPEL_DUTY_6_L_UNION;
#endif
#define PMIC_SPEL_DUTY_6_L_spel_duty_6_l_START  (0)
#define PMIC_SPEL_DUTY_6_L_spel_duty_6_l_END    (7)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_6_H_UNION
 struct description   : SPEL_DUTY_6_H Register structure definition
                        Address Offset:0x070 Initial:0x00 Width:8
 register description : 特驱第6半周期占空数配置寄存器高5bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_duty_6_h : 4;  /* bit[0-3]: 第6个半周期输出占空数（软件直接配置25um内高电平计数值）高4bit */
        unsigned char  reserved      : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_SPEL_DUTY_6_H_UNION;
#endif
#define PMIC_SPEL_DUTY_6_H_spel_duty_6_h_START  (0)
#define PMIC_SPEL_DUTY_6_H_spel_duty_6_h_END    (3)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_7_L_UNION
 struct description   : SPEL_DUTY_7_L Register structure definition
                        Address Offset:0x071 Initial:0x00 Width:8
 register description : 特驱第7半周期占空数配置寄存器低8bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_duty_7_l : 8;  /* bit[0-7]: 第7个半周期输出占空数（软件直接配置25um内高电平计数值）低8bit(低4bit为小数) */
    } reg;
} PMIC_SPEL_DUTY_7_L_UNION;
#endif
#define PMIC_SPEL_DUTY_7_L_spel_duty_7_l_START  (0)
#define PMIC_SPEL_DUTY_7_L_spel_duty_7_l_END    (7)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_7_H_UNION
 struct description   : SPEL_DUTY_7_H Register structure definition
                        Address Offset:0x072 Initial:0x00 Width:8
 register description : 特驱第7半周期占空数配置寄存器高4bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_duty_7_h : 4;  /* bit[0-3]: 第7个半周期输出占空数（软件直接配置25um内高电平计数值）高4bit */
        unsigned char  reserved      : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_SPEL_DUTY_7_H_UNION;
#endif
#define PMIC_SPEL_DUTY_7_H_spel_duty_7_h_START  (0)
#define PMIC_SPEL_DUTY_7_H_spel_duty_7_h_END    (3)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_8_L_UNION
 struct description   : SPEL_DUTY_8_L Register structure definition
                        Address Offset:0x073 Initial:0x00 Width:8
 register description : 特驱第8半周期占空数配置寄存器低8bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_duty_8_l : 8;  /* bit[0-7]: 第8个半周期输出占空数（软件直接配置25um内高电平计数值）低8bit(低4bit为小数) */
    } reg;
} PMIC_SPEL_DUTY_8_L_UNION;
#endif
#define PMIC_SPEL_DUTY_8_L_spel_duty_8_l_START  (0)
#define PMIC_SPEL_DUTY_8_L_spel_duty_8_l_END    (7)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_8_H_UNION
 struct description   : SPEL_DUTY_8_H Register structure definition
                        Address Offset:0x074 Initial:0x00 Width:8
 register description : 特驱第8半周期占空数配置寄存器高4bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_duty_8_h : 4;  /* bit[0-3]: 第8个半周期输出占空数（软件直接配置25um内高电平计数值）高4bit */
        unsigned char  reserved      : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_SPEL_DUTY_8_H_UNION;
#endif
#define PMIC_SPEL_DUTY_8_H_spel_duty_8_h_START  (0)
#define PMIC_SPEL_DUTY_8_H_spel_duty_8_h_END    (3)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_9_L_UNION
 struct description   : SPEL_DUTY_9_L Register structure definition
                        Address Offset:0x075 Initial:0x00 Width:8
 register description : 特驱第9半周期占空数配置寄存器低8bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_duty_9_l : 8;  /* bit[0-7]: 第9个半周期输出占空数（软件直接配置25um内高电平计数值）低8bit(低4bit为小数) */
    } reg;
} PMIC_SPEL_DUTY_9_L_UNION;
#endif
#define PMIC_SPEL_DUTY_9_L_spel_duty_9_l_START  (0)
#define PMIC_SPEL_DUTY_9_L_spel_duty_9_l_END    (7)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_9_H_UNION
 struct description   : SPEL_DUTY_9_H Register structure definition
                        Address Offset:0x076 Initial:0x00 Width:8
 register description : 特驱第9半周期占空数配置寄存器高4bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_duty_9_h : 4;  /* bit[0-3]: 第9个半周期输出占空数（软件直接配置25um内高电平计数值）高4bit */
        unsigned char  reserved      : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_SPEL_DUTY_9_H_UNION;
#endif
#define PMIC_SPEL_DUTY_9_H_spel_duty_9_h_START  (0)
#define PMIC_SPEL_DUTY_9_H_spel_duty_9_h_END    (3)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_10_L_UNION
 struct description   : SPEL_DUTY_10_L Register structure definition
                        Address Offset:0x077 Initial:0x00 Width:8
 register description : 特驱第10半周期占空数配置寄存器低8bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_duty_10_l : 8;  /* bit[0-7]: 第10个半周期输出占空数（软件直接配置25um内高电平计数值）低8bit(低4bit为小数) */
    } reg;
} PMIC_SPEL_DUTY_10_L_UNION;
#endif
#define PMIC_SPEL_DUTY_10_L_spel_duty_10_l_START  (0)
#define PMIC_SPEL_DUTY_10_L_spel_duty_10_l_END    (7)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_10_H_UNION
 struct description   : SPEL_DUTY_10_H Register structure definition
                        Address Offset:0x078 Initial:0x00 Width:8
 register description : 特驱第10半周期占空数配置寄存器高4bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_duty_10_h : 4;  /* bit[0-3]: 第10个半周期输出占空数（软件直接配置25um内高电平计数值）高4bit */
        unsigned char  reserved       : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_SPEL_DUTY_10_H_UNION;
#endif
#define PMIC_SPEL_DUTY_10_H_spel_duty_10_h_START  (0)
#define PMIC_SPEL_DUTY_10_H_spel_duty_10_h_END    (3)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_11_L_UNION
 struct description   : SPEL_DUTY_11_L Register structure definition
                        Address Offset:0x079 Initial:0x00 Width:8
 register description : 特驱第11半周期占空数配置寄存器低8bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_duty_11_l : 8;  /* bit[0-7]: 第11个半周期输出占空数（软件直接配置25um内高电平计数值）低8bit(低4bit为小数) */
    } reg;
} PMIC_SPEL_DUTY_11_L_UNION;
#endif
#define PMIC_SPEL_DUTY_11_L_spel_duty_11_l_START  (0)
#define PMIC_SPEL_DUTY_11_L_spel_duty_11_l_END    (7)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_11_H_UNION
 struct description   : SPEL_DUTY_11_H Register structure definition
                        Address Offset:0x07A Initial:0x00 Width:8
 register description : 特驱第11半周期占空数配置寄存器高4bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_duty_11_h : 4;  /* bit[0-3]: 第11个半周期输出占空数（软件直接配置25um内高电平计数值）高4bit */
        unsigned char  reserved       : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_SPEL_DUTY_11_H_UNION;
#endif
#define PMIC_SPEL_DUTY_11_H_spel_duty_11_h_START  (0)
#define PMIC_SPEL_DUTY_11_H_spel_duty_11_h_END    (3)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_12_L_UNION
 struct description   : SPEL_DUTY_12_L Register structure definition
                        Address Offset:0x07B Initial:0x00 Width:8
 register description : 特驱第12半周期占空数配置寄存器低8bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_duty_12_l : 8;  /* bit[0-7]: 第12个半周期输出占空数（软件直接配置25um内高电平计数值）低8bit(低4bit为小数) */
    } reg;
} PMIC_SPEL_DUTY_12_L_UNION;
#endif
#define PMIC_SPEL_DUTY_12_L_spel_duty_12_l_START  (0)
#define PMIC_SPEL_DUTY_12_L_spel_duty_12_l_END    (7)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_12_H_UNION
 struct description   : SPEL_DUTY_12_H Register structure definition
                        Address Offset:0x07C Initial:0x00 Width:8
 register description : 特驱第12半周期占空数配置寄存器高4bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_duty_12_h : 4;  /* bit[0-3]: 第12个半周期输出占空数（软件直接配置25um内高电平计数值）高4bit */
        unsigned char  reserved       : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_SPEL_DUTY_12_H_UNION;
#endif
#define PMIC_SPEL_DUTY_12_H_spel_duty_12_h_START  (0)
#define PMIC_SPEL_DUTY_12_H_spel_duty_12_h_END    (3)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_13_L_UNION
 struct description   : SPEL_DUTY_13_L Register structure definition
                        Address Offset:0x07D Initial:0x00 Width:8
 register description : 特驱第13半周期占空数配置寄存器低8bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_duty_13_l : 8;  /* bit[0-7]: 第13个半周期输出占空数（软件直接配置25um内高电平计数值）低8bit(低4bit为小数) */
    } reg;
} PMIC_SPEL_DUTY_13_L_UNION;
#endif
#define PMIC_SPEL_DUTY_13_L_spel_duty_13_l_START  (0)
#define PMIC_SPEL_DUTY_13_L_spel_duty_13_l_END    (7)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_13_H_UNION
 struct description   : SPEL_DUTY_13_H Register structure definition
                        Address Offset:0x07E Initial:0x00 Width:8
 register description : 特驱第13半周期占空数配置寄存器高4bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_duty_13_h : 4;  /* bit[0-3]: 第13个半周期输出占空数（软件直接配置25um内高电平计数值）高4bit */
        unsigned char  reserved       : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_SPEL_DUTY_13_H_UNION;
#endif
#define PMIC_SPEL_DUTY_13_H_spel_duty_13_h_START  (0)
#define PMIC_SPEL_DUTY_13_H_spel_duty_13_h_END    (3)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_14_L_UNION
 struct description   : SPEL_DUTY_14_L Register structure definition
                        Address Offset:0x07F Initial:0x00 Width:8
 register description : 特驱第14半周期占空数配置寄存器低8bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_duty_14_l : 8;  /* bit[0-7]: 第14个半周期输出占空数（软件直接配置25um内高电平计数值）低8bit(低4bit为小数) */
    } reg;
} PMIC_SPEL_DUTY_14_L_UNION;
#endif
#define PMIC_SPEL_DUTY_14_L_spel_duty_14_l_START  (0)
#define PMIC_SPEL_DUTY_14_L_spel_duty_14_l_END    (7)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_14_H_UNION
 struct description   : SPEL_DUTY_14_H Register structure definition
                        Address Offset:0x080 Initial:0x00 Width:8
 register description : 特驱第14半周期占空数配置寄存器高4bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_duty_14_h : 4;  /* bit[0-3]: 第14个半周期输出占空数（软件直接配置25um内高电平计数值）高4bit */
        unsigned char  reserved       : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_SPEL_DUTY_14_H_UNION;
#endif
#define PMIC_SPEL_DUTY_14_H_spel_duty_14_h_START  (0)
#define PMIC_SPEL_DUTY_14_H_spel_duty_14_h_END    (3)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_15_L_UNION
 struct description   : SPEL_DUTY_15_L Register structure definition
                        Address Offset:0x081 Initial:0x00 Width:8
 register description : 特驱第15半周期占空数配置寄存器低8bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_duty_15_l : 8;  /* bit[0-7]: 第15个半周期输出占空数（软件直接配置25um内高电平计数值）低8bit(低4bit为小数) */
    } reg;
} PMIC_SPEL_DUTY_15_L_UNION;
#endif
#define PMIC_SPEL_DUTY_15_L_spel_duty_15_l_START  (0)
#define PMIC_SPEL_DUTY_15_L_spel_duty_15_l_END    (7)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_15_H_UNION
 struct description   : SPEL_DUTY_15_H Register structure definition
                        Address Offset:0x082 Initial:0x00 Width:8
 register description : 特驱第15半周期占空数配置寄存器高4bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_duty_15_h : 4;  /* bit[0-3]: 第15个半周期输出占空数（软件直接配置25um内高电平计数值）高4bit */
        unsigned char  reserved       : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_SPEL_DUTY_15_H_UNION;
#endif
#define PMIC_SPEL_DUTY_15_H_spel_duty_15_h_START  (0)
#define PMIC_SPEL_DUTY_15_H_spel_duty_15_h_END    (3)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_16_L_UNION
 struct description   : SPEL_DUTY_16_L Register structure definition
                        Address Offset:0x083 Initial:0x00 Width:8
 register description : 特驱第16半周期占空数配置寄存器低8bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_duty_16_l : 8;  /* bit[0-7]: 第16个半周期输出占空数（软件直接配置25um内高电平计数值）低8bit(低4bit为小数) */
    } reg;
} PMIC_SPEL_DUTY_16_L_UNION;
#endif
#define PMIC_SPEL_DUTY_16_L_spel_duty_16_l_START  (0)
#define PMIC_SPEL_DUTY_16_L_spel_duty_16_l_END    (7)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_16_H_UNION
 struct description   : SPEL_DUTY_16_H Register structure definition
                        Address Offset:0x084 Initial:0x00 Width:8
 register description : 特驱第16半周期占空数配置寄存器高4bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_duty_16_h : 4;  /* bit[0-3]: 第16个半周期输出占空数（软件直接配置25um内高电平计数值）高4bit */
        unsigned char  reserved       : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_SPEL_DUTY_16_H_UNION;
#endif
#define PMIC_SPEL_DUTY_16_H_spel_duty_16_h_START  (0)
#define PMIC_SPEL_DUTY_16_H_spel_duty_16_h_END    (3)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_17_L_UNION
 struct description   : SPEL_DUTY_17_L Register structure definition
                        Address Offset:0x085 Initial:0x00 Width:8
 register description : 特驱第17半周期占空数配置寄存器低8bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_duty_17_l : 8;  /* bit[0-7]: 第17个半周期输出占空数（软件直接配置25um内高电平计数值）低8bit(低4bit为小数) */
    } reg;
} PMIC_SPEL_DUTY_17_L_UNION;
#endif
#define PMIC_SPEL_DUTY_17_L_spel_duty_17_l_START  (0)
#define PMIC_SPEL_DUTY_17_L_spel_duty_17_l_END    (7)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_17_H_UNION
 struct description   : SPEL_DUTY_17_H Register structure definition
                        Address Offset:0x086 Initial:0x00 Width:8
 register description : 特驱第17半周期占空数配置寄存器高4bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_duty_17_h : 4;  /* bit[0-3]: 第17个半周期输出占空数（软件直接配置25um内高电平计数值）高4bit */
        unsigned char  reserved       : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_SPEL_DUTY_17_H_UNION;
#endif
#define PMIC_SPEL_DUTY_17_H_spel_duty_17_h_START  (0)
#define PMIC_SPEL_DUTY_17_H_spel_duty_17_h_END    (3)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_18_L_UNION
 struct description   : SPEL_DUTY_18_L Register structure definition
                        Address Offset:0x087 Initial:0x00 Width:8
 register description : 特驱第18半周期占空数配置寄存器低8bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_duty_18_l : 8;  /* bit[0-7]: 第18个半周期输出占空数（软件直接配置25um内高电平计数值）低8bit(低4bit为小数) */
    } reg;
} PMIC_SPEL_DUTY_18_L_UNION;
#endif
#define PMIC_SPEL_DUTY_18_L_spel_duty_18_l_START  (0)
#define PMIC_SPEL_DUTY_18_L_spel_duty_18_l_END    (7)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_18_H_UNION
 struct description   : SPEL_DUTY_18_H Register structure definition
                        Address Offset:0x088 Initial:0x00 Width:8
 register description : 特驱第18半周期占空数配置寄存器高4bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_duty_18_h : 4;  /* bit[0-3]: 第18个半周期输出占空数（软件直接配置25um内高电平计数值）高4bit */
        unsigned char  reserved       : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_SPEL_DUTY_18_H_UNION;
#endif
#define PMIC_SPEL_DUTY_18_H_spel_duty_18_h_START  (0)
#define PMIC_SPEL_DUTY_18_H_spel_duty_18_h_END    (3)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_19_L_UNION
 struct description   : SPEL_DUTY_19_L Register structure definition
                        Address Offset:0x089 Initial:0x00 Width:8
 register description : 特驱第19半周期占空数配置寄存器低8bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_duty_19_l : 8;  /* bit[0-7]: 第19个半周期输出占空数（软件直接配置25um内高电平计数值）低8bit(低4bit为小数) */
    } reg;
} PMIC_SPEL_DUTY_19_L_UNION;
#endif
#define PMIC_SPEL_DUTY_19_L_spel_duty_19_l_START  (0)
#define PMIC_SPEL_DUTY_19_L_spel_duty_19_l_END    (7)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_19_H_UNION
 struct description   : SPEL_DUTY_19_H Register structure definition
                        Address Offset:0x08A Initial:0x00 Width:8
 register description : 特驱第19半周期占空数配置寄存器高4bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_duty_19_h : 4;  /* bit[0-3]: 第19个半周期输出占空数（软件直接配置25um内高电平计数值）高4bit */
        unsigned char  reserved       : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_SPEL_DUTY_19_H_UNION;
#endif
#define PMIC_SPEL_DUTY_19_H_spel_duty_19_h_START  (0)
#define PMIC_SPEL_DUTY_19_H_spel_duty_19_h_END    (3)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_20_L_UNION
 struct description   : SPEL_DUTY_20_L Register structure definition
                        Address Offset:0x08B Initial:0x00 Width:8
 register description : 特驱第20半周期占空数配置寄存器低8bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_duty_20_l : 8;  /* bit[0-7]: 第20个半周期输出占空数（软件直接配置25um内高电平计数值）低8bit(低4bit为小数) */
    } reg;
} PMIC_SPEL_DUTY_20_L_UNION;
#endif
#define PMIC_SPEL_DUTY_20_L_spel_duty_20_l_START  (0)
#define PMIC_SPEL_DUTY_20_L_spel_duty_20_l_END    (7)


/*****************************************************************************
 struct               : PMIC_SPEL_DUTY_20_H_UNION
 struct description   : SPEL_DUTY_20_H Register structure definition
                        Address Offset:0x08C Initial:0x00 Width:8
 register description : 特驱第20半周期占空数配置寄存器高4bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spel_duty_20_h : 4;  /* bit[0-3]: 第20个半周期输出占空数（软件直接配置25um内高电平计数值）高4bit */
        unsigned char  reserved       : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_SPEL_DUTY_20_H_UNION;
#endif
#define PMIC_SPEL_DUTY_20_H_spel_duty_20_h_START  (0)
#define PMIC_SPEL_DUTY_20_H_spel_duty_20_h_END    (3)


/*****************************************************************************
 struct               : PMIC_LRA_ANA_CFG0_UNION
 struct description   : LRA_ANA_CFG0 Register structure definition
                        Address Offset:0x08D Initial:0x08 Width:8
 register description : LRA模拟参数配置寄存器0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lra_adc_clk_cfg   : 1;  /* bit[0]  : ADC分频系数
                                                            0:ADC时钟9.6MHz；
                                                            1：ADC时钟4.8MHz. */
        unsigned char  lra_vsys_gain_sel : 2;  /* bit[1-2]: Ureal电压分压系数
                                                            00:3；01:4；10:5 ;11:6 */
        unsigned char  lra_pga_gain_sel  : 3;  /* bit[3-5]: PGA增益设置：
                                                            000:4倍 001:6倍010:8倍 011:10倍 
                                                            100:12倍 101:16倍 110:20倍 111:24倍  */
        unsigned char  reserved          : 2;  /* bit[6-7]: 保留 */
    } reg;
} PMIC_LRA_ANA_CFG0_UNION;
#endif
#define PMIC_LRA_ANA_CFG0_lra_adc_clk_cfg_START    (0)
#define PMIC_LRA_ANA_CFG0_lra_adc_clk_cfg_END      (0)
#define PMIC_LRA_ANA_CFG0_lra_vsys_gain_sel_START  (1)
#define PMIC_LRA_ANA_CFG0_lra_vsys_gain_sel_END    (2)
#define PMIC_LRA_ANA_CFG0_lra_pga_gain_sel_START   (3)
#define PMIC_LRA_ANA_CFG0_lra_pga_gain_sel_END     (5)


/*****************************************************************************
 struct               : PMIC_LRA_ANA_CFG1_UNION
 struct description   : LRA_ANA_CFG1 Register structure definition
                        Address Offset:0x08E Initial:0x05 Width:8
 register description : LRA模拟参数配置寄存器1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lra_pd_res_sel      : 2;  /* bit[0-1]: 马达下拉电阻设置寄存器：
                                                              00：15K 01:1K 10:500ohm 11:100ohm */
        unsigned char  lra_power_enhance   : 2;  /* bit[2-3]: 功率管导通电阻配置：
                                                              00:0.8ohms 01:0.4ohms 
                                                              10:0.27ohms 11:0.2ohms */
        unsigned char  lra_init_vld_shield : 1;  /* bit[4]  : 初态检测功能屏蔽寄存器：
                                                              0：使能初态检测功能； 1：屏蔽初态检测功能 */
        unsigned char  reserved            : 3;  /* bit[5-7]: 保留 */
    } reg;
} PMIC_LRA_ANA_CFG1_UNION;
#endif
#define PMIC_LRA_ANA_CFG1_lra_pd_res_sel_START       (0)
#define PMIC_LRA_ANA_CFG1_lra_pd_res_sel_END         (1)
#define PMIC_LRA_ANA_CFG1_lra_power_enhance_START    (2)
#define PMIC_LRA_ANA_CFG1_lra_power_enhance_END      (3)
#define PMIC_LRA_ANA_CFG1_lra_init_vld_shield_START  (4)
#define PMIC_LRA_ANA_CFG1_lra_init_vld_shield_END    (4)


/*****************************************************************************
 struct               : PMIC_LRA_ANA_CFG2_UNION
 struct description   : LRA_ANA_CFG2 Register structure definition
                        Address Offset:0x08F Initial:0xFF Width:8
 register description : LRA模拟参数配置寄存器2
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lra_pg_n_sel : 2;  /* bit[0-1]: PMOS功率管驱动对应NMOS驱动能力调节：
                                                       00~11依次增强 */
        unsigned char  lra_pg_p_sel : 2;  /* bit[2-3]: PMOS功率管驱动对应PMOS驱动能力调节：
                                                       00~11依次增强 */
        unsigned char  lra_ng_n_sel : 2;  /* bit[4-5]: NMOS功率管驱动对应NMOS驱动能力调节：
                                                       00~11依次增强 */
        unsigned char  lra_ng_p_sel : 2;  /* bit[6-7]: NMOS功率管驱动对应PMOS驱动能力调节：
                                                       00~11依次增强 */
    } reg;
} PMIC_LRA_ANA_CFG2_UNION;
#endif
#define PMIC_LRA_ANA_CFG2_lra_pg_n_sel_START  (0)
#define PMIC_LRA_ANA_CFG2_lra_pg_n_sel_END    (1)
#define PMIC_LRA_ANA_CFG2_lra_pg_p_sel_START  (2)
#define PMIC_LRA_ANA_CFG2_lra_pg_p_sel_END    (3)
#define PMIC_LRA_ANA_CFG2_lra_ng_n_sel_START  (4)
#define PMIC_LRA_ANA_CFG2_lra_ng_n_sel_END    (5)
#define PMIC_LRA_ANA_CFG2_lra_ng_p_sel_START  (6)
#define PMIC_LRA_ANA_CFG2_lra_ng_p_sel_END    (7)


/*****************************************************************************
 struct               : PMIC_LRA_ANA_CFG3_UNION
 struct description   : LRA_ANA_CFG3 Register structure definition
                        Address Offset:0x090 Initial:0x00 Width:8
 register description : LRA模拟参数配置寄存器3
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lra_ocl_shield_nmos : 1;  /* bit[0]  : power nmos过流限流功能屏蔽寄存器：
                                                              0：使能限流功能； 1：屏蔽过流限流功能 */
        unsigned char  lra_ocl_shield_pmos : 1;  /* bit[1]  : power pmos过流限流功能屏蔽寄存器：
                                                              0：使能限流功能； 1：屏蔽过流限流功能 */
        unsigned char  lra_uvp_shield      : 1;  /* bit[2]  : 过压检测功能屏蔽寄存器：
                                                              0：使能过压保护功能； 1：屏蔽过压保护功能 */
        unsigned char  lra_adc_chop_enb    : 1;  /* bit[3]  : ADC比较器chopper屏蔽寄存器：
                                                              0：不屏蔽； 1：屏蔽 */
        unsigned char  lra_pga_chop_enb    : 1;  /* bit[4]  : ADC pga chopper屏蔽寄存器：
                                                              0：不屏蔽； 1：屏蔽 */
        unsigned char  lra_buff_chop_enb   : 1;  /* bit[5]  : ADC buffer chopper屏蔽寄存器：
                                                              0：不屏蔽； 1：屏蔽 */
        unsigned char  reserved            : 2;  /* bit[6-7]: 保留 */
    } reg;
} PMIC_LRA_ANA_CFG3_UNION;
#endif
#define PMIC_LRA_ANA_CFG3_lra_ocl_shield_nmos_START  (0)
#define PMIC_LRA_ANA_CFG3_lra_ocl_shield_nmos_END    (0)
#define PMIC_LRA_ANA_CFG3_lra_ocl_shield_pmos_START  (1)
#define PMIC_LRA_ANA_CFG3_lra_ocl_shield_pmos_END    (1)
#define PMIC_LRA_ANA_CFG3_lra_uvp_shield_START       (2)
#define PMIC_LRA_ANA_CFG3_lra_uvp_shield_END         (2)
#define PMIC_LRA_ANA_CFG3_lra_adc_chop_enb_START     (3)
#define PMIC_LRA_ANA_CFG3_lra_adc_chop_enb_END       (3)
#define PMIC_LRA_ANA_CFG3_lra_pga_chop_enb_START     (4)
#define PMIC_LRA_ANA_CFG3_lra_pga_chop_enb_END       (4)
#define PMIC_LRA_ANA_CFG3_lra_buff_chop_enb_START    (5)
#define PMIC_LRA_ANA_CFG3_lra_buff_chop_enb_END      (5)


/*****************************************************************************
 struct               : PMIC_LRA_OCP_CFG_UNION
 struct description   : LRA_OCP_CFG Register structure definition
                        Address Offset:0x091 Initial:0x0A Width:8
 register description : OCP异常配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lra_ocp_shield  : 1;  /* bit[0]  : 过流保护功能屏蔽寄存器：
                                                          0：使能过流保护功能； 1：屏蔽过流保护功能 */
        unsigned char  lra_ocp_thp_sel : 2;  /* bit[1-2]: 过流点阈值设置寄存器：
                                                          00:0.5A 01:1A10:1.5A 11:1.8A */
        unsigned char  lra_ocp_thn_sel : 2;  /* bit[3-4]: 过流点阈值设置寄存器：
                                                          00:0.5A01:1A 10:1.5A 11:1.8A */
        unsigned char  reserved        : 3;  /* bit[5-7]: 保留 */
    } reg;
} PMIC_LRA_OCP_CFG_UNION;
#endif
#define PMIC_LRA_OCP_CFG_lra_ocp_shield_START   (0)
#define PMIC_LRA_OCP_CFG_lra_ocp_shield_END     (0)
#define PMIC_LRA_OCP_CFG_lra_ocp_thp_sel_START  (1)
#define PMIC_LRA_OCP_CFG_lra_ocp_thp_sel_END    (2)
#define PMIC_LRA_OCP_CFG_lra_ocp_thn_sel_START  (3)
#define PMIC_LRA_OCP_CFG_lra_ocp_thn_sel_END    (4)


/*****************************************************************************
 struct               : PMIC_LRA_IBIAS_SEL_UNION
 struct description   : LRA_IBIAS_SEL Register structure definition
                        Address Offset:0x092 Initial:0x00 Width:8
 register description : IBIAS配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lra_ibias_sel : 8;  /* bit[0-7]: 偏置电流设置寄存器：
                                                        <1:0> PGA电流偏置配置：
                                                        00:1uA 01:0.5uA 10:1.5uA 11:2uA
                                                        <3:2> ADC比较器电流偏置配置：
                                                        00:1uA 01:0.5uA 10:1.5uA 11:2uA
                                                        <5:4> ADC共模buffer电流偏置配置：
                                                        00:0.5uA 01:0.25uA 10:0.75uA 11:1uA
                                                        <7:6> Vsys检测buffer电流偏置配置：
                                                        00:0.5uA 01:0.25uA 10:0.75uA 11:1uA */
    } reg;
} PMIC_LRA_IBIAS_SEL_UNION;
#endif
#define PMIC_LRA_IBIAS_SEL_lra_ibias_sel_START  (0)
#define PMIC_LRA_IBIAS_SEL_lra_ibias_sel_END    (7)


/*****************************************************************************
 struct               : PMIC_LRA_OVP_CFG_UNION
 struct description   : LRA_OVP_CFG Register structure definition
                        Address Offset:0x093 Initial:0x02 Width:8
 register description : OVP异常配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lra_ovp_shield : 1;  /* bit[0]  : 过压检测功能屏蔽寄存器：
                                                         0：使能过流保护功能；1：屏蔽过流保护功能 */
        unsigned char  lra_ovp_th_sel : 2;  /* bit[1-2]: 过压点阈值设置寄存器：
                                                         00:5V 01:6V10:8V 11:9V */
        unsigned char  reserved       : 5;  /* bit[3-7]: 保留 */
    } reg;
} PMIC_LRA_OVP_CFG_UNION;
#endif
#define PMIC_LRA_OVP_CFG_lra_ovp_shield_START  (0)
#define PMIC_LRA_OVP_CFG_lra_ovp_shield_END    (0)
#define PMIC_LRA_OVP_CFG_lra_ovp_th_sel_START  (1)
#define PMIC_LRA_OVP_CFG_lra_ovp_th_sel_END    (2)


/*****************************************************************************
 struct               : PMIC_LRA_ANA_RESERVED0_UNION
 struct description   : LRA_ANA_RESERVED0 Register structure definition
                        Address Offset:0x094 Initial:0x00 Width:8
 register description : 模拟预留寄存器0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lra_ana_reserve0 : 8;  /* bit[0-7]: 模拟预留寄存器0:
                                                           <7>: adc_dac_ctrln RDAC 强拉到地功能屏蔽
                                                            0：不屏蔽 1：屏蔽
                                                           <6>: adc_start_sync_enb start经过打拍功能屏蔽
                                                            0：不屏蔽 1：屏蔽
                                                           <5>: adc_debug_en adc debug模式使能
                                                            0：不使能 1：使能
                                                           <4>: ocp_report_delay_sel OCP上报响应延时设置
                                                            0：比较器报ocp后延时30ns上报
                                                            1：比较器报ocp后延时15ns上报
                                                           <3:2>: lra_dt_sel<1:0> 死区设置
                                                            00：10ns 01:20ns 10：30ns 11:50ns
                                                           <1:0>: ocp_detect_delay_sel<1:0> OCP检测电路使能延时设置：
                                                            00:40ns 01:80ns 10:120ns 11:160ns */
    } reg;
} PMIC_LRA_ANA_RESERVED0_UNION;
#endif
#define PMIC_LRA_ANA_RESERVED0_lra_ana_reserve0_START  (0)
#define PMIC_LRA_ANA_RESERVED0_lra_ana_reserve0_END    (7)


/*****************************************************************************
 struct               : PMIC_LRA_ANA_RESERVED1_UNION
 struct description   : LRA_ANA_RESERVED1 Register structure definition
                        Address Offset:0x095 Initial:0x00 Width:8
 register description : 模拟预留寄存器1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lra_ana_reserve1 : 8;  /* bit[0-7]: 模拟预留寄存器1:
                                                           <7:5>:保留
                                                           <4> 采样控制01状态的屏蔽选择：
                                                            0：默认不屏蔽 1： 屏蔽该状态
                                                           <3> lra驱动逻辑选择：
                                                            0：NMOS PWM驱动 1： PMOS PWM驱动
                                                           <2>: lra_ocp 比较器偏置电流配置，默认0（2uA）
                                                           <1>: lra_ocp负脉冲展宽功能屏蔽配置，1屏蔽
                                                           <0>: input_polar_sel 输入极性选择  */
    } reg;
} PMIC_LRA_ANA_RESERVED1_UNION;
#endif
#define PMIC_LRA_ANA_RESERVED1_lra_ana_reserve1_START  (0)
#define PMIC_LRA_ANA_RESERVED1_lra_ana_reserve1_END    (7)


/*****************************************************************************
 struct               : PMIC_HPRD_SAMPLE_EN_UNION
 struct description   : HPRD_SAMPLE_EN Register structure definition
                        Address Offset:0x096 Initial:0x00 Width:8
 register description : 当前半周期各项参数拍照使能寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hp_smpl_en : 1;  /* bit[0]  : 软件做一次写“1”操作， hp系列数据在本半周期结束时进行更新 */
        unsigned char  reserved   : 7;  /* bit[1-7]: 保留 */
    } reg;
} PMIC_HPRD_SAMPLE_EN_UNION;
#endif
#define PMIC_HPRD_SAMPLE_EN_hp_smpl_en_START  (0)
#define PMIC_HPRD_SAMPLE_EN_hp_smpl_en_END    (0)


/*****************************************************************************
 struct               : PMIC_HPRD_SAMPLE_VALID_UNION
 struct description   : HPRD_SAMPLE_VALID Register structure definition
                        Address Offset:0x097 Initial:0x01 Width:8
 register description : 拍照数据稳定寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hp_smpl_valid : 1;  /* bit[0]  : 软件进行拍照使能，valid拉低，当前半周期结束，valid拉高，HP系列寄存器更新，软件读取值为有效值 */
        unsigned char  reserved      : 7;  /* bit[1-7]: 保留 */
    } reg;
} PMIC_HPRD_SAMPLE_VALID_UNION;
#endif
#define PMIC_HPRD_SAMPLE_VALID_hp_smpl_valid_START  (0)
#define PMIC_HPRD_SAMPLE_VALID_hp_smpl_valid_END    (0)


/*****************************************************************************
 struct               : PMIC_HPRD_BEMF_MAX_L_UNION
 struct description   : HPRD_BEMF_MAX_L Register structure definition
                        Address Offset:0x098 Initial:0x00 Width:8
 register description : 当前半周期反向电动势采样最大值低8bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hp_bemf_max_l : 8;  /* bit[0-7]: 本次半周期反向电动势最大值低8bit */
    } reg;
} PMIC_HPRD_BEMF_MAX_L_UNION;
#endif
#define PMIC_HPRD_BEMF_MAX_L_hp_bemf_max_l_START  (0)
#define PMIC_HPRD_BEMF_MAX_L_hp_bemf_max_l_END    (7)


/*****************************************************************************
 struct               : PMIC_HPRD_BEMF_MAX_H_UNION
 struct description   : HPRD_BEMF_MAX_H Register structure definition
                        Address Offset:0x099 Initial:0x00 Width:8
 register description : 当前半周期反向电动势采样最大值高4bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hp_bemf_max_h : 4;  /* bit[0-3]: 本次半周期反向电动势最大值高4bit(HP系列寄存器不适用于特效振动) */
        unsigned char  reserved      : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_HPRD_BEMF_MAX_H_UNION;
#endif
#define PMIC_HPRD_BEMF_MAX_H_hp_bemf_max_h_START  (0)
#define PMIC_HPRD_BEMF_MAX_H_hp_bemf_max_h_END    (3)


/*****************************************************************************
 struct               : PMIC_HPRD_BEMF_MIN_L_UNION
 struct description   : HPRD_BEMF_MIN_L Register structure definition
                        Address Offset:0x09A Initial:0x00 Width:8
 register description : 当前半周期反向电动势采样最小值低8bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hp_bemf_min_l : 8;  /* bit[0-7]: 本次半周期反向电动势最小值低8bit */
    } reg;
} PMIC_HPRD_BEMF_MIN_L_UNION;
#endif
#define PMIC_HPRD_BEMF_MIN_L_hp_bemf_min_l_START  (0)
#define PMIC_HPRD_BEMF_MIN_L_hp_bemf_min_l_END    (7)


/*****************************************************************************
 struct               : PMIC_HPRD_BEMF_MIN_H_UNION
 struct description   : HPRD_BEMF_MIN_H Register structure definition
                        Address Offset:0x09B Initial:0x00 Width:8
 register description : 当前半周期反向电动势采样最小值高4bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hp_bemf_min_h : 4;  /* bit[0-3]: 本次半周期反向电动势最小值高4bit */
        unsigned char  reserved      : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_HPRD_BEMF_MIN_H_UNION;
#endif
#define PMIC_HPRD_BEMF_MIN_H_hp_bemf_min_h_START  (0)
#define PMIC_HPRD_BEMF_MIN_H_hp_bemf_min_h_END    (3)


/*****************************************************************************
 struct               : PMIC_HPRD_BEMF_FIRST_L_UNION
 struct description   : HPRD_BEMF_FIRST_L Register structure definition
                        Address Offset:0x09C Initial:0x00 Width:8
 register description : 当前半周期第一次反向电动势采样值低8bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hp_bemf_fst_l : 8;  /* bit[0-7]: 本次半周期第一次反向电动势采样值低8bit */
    } reg;
} PMIC_HPRD_BEMF_FIRST_L_UNION;
#endif
#define PMIC_HPRD_BEMF_FIRST_L_hp_bemf_fst_l_START  (0)
#define PMIC_HPRD_BEMF_FIRST_L_hp_bemf_fst_l_END    (7)


/*****************************************************************************
 struct               : PMIC_HPRD_BEMF_FIRST_H_UNION
 struct description   : HPRD_BEMF_FIRST_H Register structure definition
                        Address Offset:0x09D Initial:0x00 Width:8
 register description : 当前半周期第一次反向电动势采样值高4bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hp_bemf_fst_h : 4;  /* bit[0-3]: 本次半周期第一次反向电动势采样值高4bit */
        unsigned char  reserved      : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_HPRD_BEMF_FIRST_H_UNION;
#endif
#define PMIC_HPRD_BEMF_FIRST_H_hp_bemf_fst_h_START  (0)
#define PMIC_HPRD_BEMF_FIRST_H_hp_bemf_fst_h_END    (3)


/*****************************************************************************
 struct               : PMIC_HPRD_BEMF_LAST_L_UNION
 struct description   : HPRD_BEMF_LAST_L Register structure definition
                        Address Offset:0x09E Initial:0x00 Width:8
 register description : 当前半周期最后一次反向电动势采样值低8bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hp_bemf_lst_l : 8;  /* bit[0-7]: 本次半周期最后一次反向电动势采样值低8bit */
    } reg;
} PMIC_HPRD_BEMF_LAST_L_UNION;
#endif
#define PMIC_HPRD_BEMF_LAST_L_hp_bemf_lst_l_START  (0)
#define PMIC_HPRD_BEMF_LAST_L_hp_bemf_lst_l_END    (7)


/*****************************************************************************
 struct               : PMIC_HPRD_BEMF_LAST_H_UNION
 struct description   : HPRD_BEMF_LAST_H Register structure definition
                        Address Offset:0x09F Initial:0x00 Width:8
 register description : 当前半周期最后一次反向电动势采样值高4bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hp_bemf_lst_h : 4;  /* bit[0-3]: 本次半周期最后一次反向电动势采样值高4bit */
        unsigned char  reserved      : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_HPRD_BEMF_LAST_H_UNION;
#endif
#define PMIC_HPRD_BEMF_LAST_H_hp_bemf_lst_h_START  (0)
#define PMIC_HPRD_BEMF_LAST_H_hp_bemf_lst_h_END    (3)


/*****************************************************************************
 struct               : PMIC_HP_DR_TIME_UNION
 struct description   : HP_DR_TIME Register structure definition
                        Address Offset:0x0A0 Initial:0x00 Width:8
 register description : 当前半周期驱动时间
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hp_dr_time : 8;  /* bit[0-7]: 本次半周期驱动时间（最长可识别6375us）（1bit代表25us） */
    } reg;
} PMIC_HP_DR_TIME_UNION;
#endif
#define PMIC_HP_DR_TIME_hp_dr_time_START  (0)
#define PMIC_HP_DR_TIME_hp_dr_time_END    (7)


/*****************************************************************************
 struct               : PMIC_HPRD_NEXT_DR_UNION
 struct description   : HPRD_NEXT_DR Register structure definition
                        Address Offset:0x0A1 Initial:0x00 Width:8
 register description : 当前半周期计算得到的下一个半周期驱动时间
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hp_nxt_dr_t : 8;  /* bit[0-7]: 计算得到的下一个半周期驱动时间（最长可识别6375us） */
    } reg;
} PMIC_HPRD_NEXT_DR_UNION;
#endif
#define PMIC_HPRD_NEXT_DR_hp_nxt_dr_t_START  (0)
#define PMIC_HPRD_NEXT_DR_hp_nxt_dr_t_END    (7)


/*****************************************************************************
 struct               : PMIC_HPRD_TIME_L_UNION
 struct description   : HPRD_TIME_L Register structure definition
                        Address Offset:0x0A2 Initial:0x00 Width:8
 register description : 当前半周期总时间寄存器低8bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hp_time_l : 8;  /* bit[0-7]: 本次半周期时间（最大25575us）低8bit */
    } reg;
} PMIC_HPRD_TIME_L_UNION;
#endif
#define PMIC_HPRD_TIME_L_hp_time_l_START  (0)
#define PMIC_HPRD_TIME_L_hp_time_l_END    (7)


/*****************************************************************************
 struct               : PMIC_HPRD_TIME_H_UNION
 struct description   : HPRD_TIME_H Register structure definition
                        Address Offset:0x0A3 Initial:0x00 Width:8
 register description : 当前半周期总时间寄存器高2bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hp_time_h : 2;  /* bit[0-1]: 本次半周期时间（最大25575us）高2bit */
        unsigned char  reserved  : 6;  /* bit[2-7]: 保留 */
    } reg;
} PMIC_HPRD_TIME_H_UNION;
#endif
#define PMIC_HPRD_TIME_H_hp_time_h_START  (0)
#define PMIC_HPRD_TIME_H_hp_time_h_END    (1)


/*****************************************************************************
 struct               : PMIC_HPRD_DUTY_NUM_UNION
 struct description   : HPRD_DUTY_NUM Register structure definition
                        Address Offset:0x0A4 Initial:0x00 Width:8
 register description : 当前半周期PWM占空数寄存器（刷新时间由软件控制）
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hp_duty_num : 8;  /* bit[0-7]: 本半周期PWM占空数（不考虑梯形波系数） */
    } reg;
} PMIC_HPRD_DUTY_NUM_UNION;
#endif
#define PMIC_HPRD_DUTY_NUM_hp_duty_num_START  (0)
#define PMIC_HPRD_DUTY_NUM_hp_duty_num_END    (7)


/*****************************************************************************
 struct               : PMIC_HPRD_RANK_NUM_L_UNION
 struct description   : HPRD_RANK_NUM_L Register structure definition
                        Address Offset:0x0A5 Initial:0x00 Width:8
 register description : 当前半周期序列号寄存器（刷新时间由软件控制）低8bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hp_rank_num_l : 8;  /* bit[0-7]: 当前半周期为完整振动周期的第几次半周期低8bit */
    } reg;
} PMIC_HPRD_RANK_NUM_L_UNION;
#endif
#define PMIC_HPRD_RANK_NUM_L_hp_rank_num_l_START  (0)
#define PMIC_HPRD_RANK_NUM_L_hp_rank_num_l_END    (7)


/*****************************************************************************
 struct               : PMIC_HPRD_RANK_NUM_H_UNION
 struct description   : HPRD_RANK_NUM_H Register structure definition
                        Address Offset:0x0A6 Initial:0x00 Width:8
 register description : 当前半周期序列号寄存器（刷新时间由软件控制）高8bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hp_rank_num_h : 8;  /* bit[0-7]: 当前半周期为完整振动周期的第几次半周期高8bit */
    } reg;
} PMIC_HPRD_RANK_NUM_H_UNION;
#endif
#define PMIC_HPRD_RANK_NUM_H_hp_rank_num_h_START  (0)
#define PMIC_HPRD_RANK_NUM_H_hp_rank_num_h_END    (7)


/*****************************************************************************
 struct               : PMIC_HPRD_OCP_NUM_UNION
 struct description   : HPRD_OCP_NUM Register structure definition
                        Address Offset:0x0A7 Initial:0x00 Width:8
 register description : 当前半周期OCP脉冲数寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hp_ocp_num : 8;  /* bit[0-7]: 当前半周期OCP脉冲数 */
    } reg;
} PMIC_HPRD_OCP_NUM_UNION;
#endif
#define PMIC_HPRD_OCP_NUM_hp_ocp_num_START  (0)
#define PMIC_HPRD_OCP_NUM_hp_ocp_num_END    (7)


/*****************************************************************************
 struct               : PMIC_HPRD_FSM_UNION
 struct description   : HPRD_FSM Register structure definition
                        Address Offset:0x0A8 Initial:0x80 Width:8
 register description : 当前半周期状态寄存器（刷新时间由软件控制）
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hp_fsm      : 4;  /* bit[0-3]: 本半周期状态机
                                                      0: IDLE
                                                      1: KFIT_CAL
                                                      2:OVER_ONE_DR
                                                      3:OVER_ONE_DETE
                                                      4:OVER_TWO_DR
                                                      5:OVER_TWO_DETE
                                                      6:NORMAL_DR
                                                      7:NORMAL_DETE
                                                      8:BRAKE_ONE_DR
                                                      9:BRAKE_ONE_DETE
                                                      a:BRAKE_TWO_DR
                                                      b:BRAKE_TWO_DETE
                                                      c:SPECIAL */
        unsigned char  hp_bemf_out : 1;  /* bit[4]  : 若当前半周期发生BEMF超时则为1 */
        unsigned char  hp_tmax     : 1;  /* bit[5]  : 若当前半周期发生tmax事件则为1 */
        unsigned char  hp_t1       : 1;  /* bit[6]  : 若当前半周期发生Tn-T'<t1则为1 */
        unsigned char  hp_drv_drec : 1;  /* bit[7]  : 正向驱动为1，负向驱动为0 */
    } reg;
} PMIC_HPRD_FSM_UNION;
#endif
#define PMIC_HPRD_FSM_hp_fsm_START       (0)
#define PMIC_HPRD_FSM_hp_fsm_END         (3)
#define PMIC_HPRD_FSM_hp_bemf_out_START  (4)
#define PMIC_HPRD_FSM_hp_bemf_out_END    (4)
#define PMIC_HPRD_FSM_hp_tmax_START      (5)
#define PMIC_HPRD_FSM_hp_tmax_END        (5)
#define PMIC_HPRD_FSM_hp_t1_START        (6)
#define PMIC_HPRD_FSM_hp_t1_END          (6)
#define PMIC_HPRD_FSM_hp_drv_drec_START  (7)
#define PMIC_HPRD_FSM_hp_drv_drec_END    (7)


/*****************************************************************************
 struct               : PMIC_LRA_DEBUG_EN_UNION
 struct description   : LRA_DEBUG_EN Register structure definition
                        Address Offset:0x0A9 Initial:0x00 Width:8
 register description : DEBUG使能寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lra_debug_en : 8;  /* bit[0-7]: 软件写0x55，进入debug模式，数模接口由寄存器直接控制；写其它值，退出debug模式，数模接口由ASIC控制。(软件约束：处于debug模式时，只允许配置debug系列寄存器) */
    } reg;
} PMIC_LRA_DEBUG_EN_UNION;
#endif
#define PMIC_LRA_DEBUG_EN_lra_debug_en_START  (0)
#define PMIC_LRA_DEBUG_EN_lra_debug_en_END    (7)


/*****************************************************************************
 struct               : PMIC_DEBUG_ADC_CTRL_UNION
 struct description   : DEBUG_ADC_CTRL Register structure definition
                        Address Offset:0x0AA Initial:0x00 Width:8
 register description : DEBUG专用寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  dbg_lra_ana_pre_en : 1;  /* bit[0]  : Debug专用:lra_ana_pre_en信号 */
        unsigned char  dbg_lra_ana_drv_en : 1;  /* bit[1]  : Debug专用:lra_ana_drv_en信号 */
        unsigned char  dbg_lra_adc_en     : 1;  /* bit[2]  : ADCdebug专用：ADC使能信号 */
        unsigned char  dbg_lra_adc_start  : 1;  /* bit[3]  : ADCdebug专用：ADCstart信号（模拟电路识别到改信号上升沿即开始进行数模接口转换） */
        unsigned char  dbg_adc_chanl_sel  : 2;  /* bit[4-5]: ADCdebug专用：通道选择
                                                             00：Vsys电压检测&其他状态，lra_s2，lra_s4导通，lra_s1，lra_s3断开；
                                                             01：lra_s1，lra_s4导通，lra_s2，lra_s3断开；
                                                             10：过零点校准状态，lra_s2，lra_s3导通，lra_s1，lra_s4断开；
                                                             11：马达反电动势检测状态，lra_s1，lra_s3导通，lra_s2，lra_s4断开 */
        unsigned char  reserved           : 2;  /* bit[6-7]: 保留 */
    } reg;
} PMIC_DEBUG_ADC_CTRL_UNION;
#endif
#define PMIC_DEBUG_ADC_CTRL_dbg_lra_ana_pre_en_START  (0)
#define PMIC_DEBUG_ADC_CTRL_dbg_lra_ana_pre_en_END    (0)
#define PMIC_DEBUG_ADC_CTRL_dbg_lra_ana_drv_en_START  (1)
#define PMIC_DEBUG_ADC_CTRL_dbg_lra_ana_drv_en_END    (1)
#define PMIC_DEBUG_ADC_CTRL_dbg_lra_adc_en_START      (2)
#define PMIC_DEBUG_ADC_CTRL_dbg_lra_adc_en_END        (2)
#define PMIC_DEBUG_ADC_CTRL_dbg_lra_adc_start_START   (3)
#define PMIC_DEBUG_ADC_CTRL_dbg_lra_adc_start_END     (3)
#define PMIC_DEBUG_ADC_CTRL_dbg_adc_chanl_sel_START   (4)
#define PMIC_DEBUG_ADC_CTRL_dbg_adc_chanl_sel_END     (5)


/*****************************************************************************
 struct               : PMIC_DEBUG_ADC_VALID_UNION
 struct description   : DEBUG_ADC_VALID Register structure definition
                        Address Offset:0x0AB Initial:0x01 Width:8
 register description : DEBUG专用adc_valid寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  dbg_lra_adc_vld : 1;  /* bit[0]  : ADCdebug专用：ADCvalid信号(不滤毛刺不同步)
                                                          高电平代表数模转换已完成 */
        unsigned char  reserved        : 7;  /* bit[1-7]: 保留 */
    } reg;
} PMIC_DEBUG_ADC_VALID_UNION;
#endif
#define PMIC_DEBUG_ADC_VALID_dbg_lra_adc_vld_START  (0)
#define PMIC_DEBUG_ADC_VALID_dbg_lra_adc_vld_END    (0)


/*****************************************************************************
 struct               : PMIC_DEBUG_ADC_DATA_L_UNION
 struct description   : DEBUG_ADC_DATA_L Register structure definition
                        Address Offset:0x0AC Initial:0x00 Width:8
 register description : DEBUG专用ADC采样寄存器低8bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  dbg_lra_adc_data_l : 8;  /* bit[0-7]: debug专用：ADC未经平均采样值；处于非debug状态时为0，处于debug状态时实时更新为adc采样值（未平均）低8bit */
    } reg;
} PMIC_DEBUG_ADC_DATA_L_UNION;
#endif
#define PMIC_DEBUG_ADC_DATA_L_dbg_lra_adc_data_l_START  (0)
#define PMIC_DEBUG_ADC_DATA_L_dbg_lra_adc_data_l_END    (7)


/*****************************************************************************
 struct               : PMIC_DEBUG_ADC_DATA_H_UNION
 struct description   : DEBUG_ADC_DATA_H Register structure definition
                        Address Offset:0x0AD Initial:0x00 Width:8
 register description : DEBUG专用ADC采样寄存器高4bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  dbg_lra_adc_data_h : 4;  /* bit[0-3]: debug专用：ADC未经平均采样值；处于非debug状态时为0，处于debug状态时实时更新为adc采样值（未平均）高4bit */
        unsigned char  reserved           : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_DEBUG_ADC_DATA_H_UNION;
#endif
#define PMIC_DEBUG_ADC_DATA_H_dbg_lra_adc_data_h_START  (0)
#define PMIC_DEBUG_ADC_DATA_H_dbg_lra_adc_data_h_END    (3)


/*****************************************************************************
 struct               : PMIC_LRA_CLK_G_CTRL_UNION
 struct description   : LRA_CLK_G_CTRL Register structure definition
                        Address Offset:0x0AE Initial:0x00 Width:8
 register description : 时钟门控bypass寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lra_clk_gate_bp : 1;  /* bit[0]  : 1：lra_clk时钟不门控；
                                                          0：lra_clk时钟门控
                                                          (不允许动态配) */
        unsigned char  reserved        : 7;  /* bit[1-7]: 保留 */
    } reg;
} PMIC_LRA_CLK_G_CTRL_UNION;
#endif
#define PMIC_LRA_CLK_G_CTRL_lra_clk_gate_bp_START  (0)
#define PMIC_LRA_CLK_G_CTRL_lra_clk_gate_bp_END    (0)


/*****************************************************************************
 struct               : PMIC_LRA_NML_TIME_L_UNION
 struct description   : LRA_NML_TIME_L Register structure definition
                        Address Offset:0x0AF Initial:0x00 Width:8
 register description : NORMAL前16半周期时长低8位寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lra_nml_16hpt_l : 8;  /* bit[0-7]: normal状态下前16个半周期时长之和，1个LSB对应时长为104.167ns(若软件取用时需要16个半周期均值，则低4位为小数，一个LSB对应时长6.5ns)低8位 */
    } reg;
} PMIC_LRA_NML_TIME_L_UNION;
#endif
#define PMIC_LRA_NML_TIME_L_lra_nml_16hpt_l_START  (0)
#define PMIC_LRA_NML_TIME_L_lra_nml_16hpt_l_END    (7)


/*****************************************************************************
 struct               : PMIC_LRA_NML_TIME_M_UNION
 struct description   : LRA_NML_TIME_M Register structure definition
                        Address Offset:0x0B0 Initial:0x00 Width:8
 register description : NORMAL前16半周期时长中8位寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lra_nml_16hpt_m : 8;  /* bit[0-7]: normal状态下前16个半周期时长之和，1个LSB对应时长为104.167ns(若软件取用时需要16个半周期均值，则低4位为小数，一个LSB对应时长6.5ns)中8位 */
    } reg;
} PMIC_LRA_NML_TIME_M_UNION;
#endif
#define PMIC_LRA_NML_TIME_M_lra_nml_16hpt_m_START  (0)
#define PMIC_LRA_NML_TIME_M_lra_nml_16hpt_m_END    (7)


/*****************************************************************************
 struct               : PMIC_LRA_NML_TIME_H_UNION
 struct description   : LRA_NML_TIME_H Register structure definition
                        Address Offset:0x0B1 Initial:0x00 Width:8
 register description : NORMAL前16半周期时长高8位寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lra_nml_16hpt_h : 8;  /* bit[0-7]: normal状态下前16个半周期时长之和，1个LSB对应时长为104.167ns(若软件取用时需要16个半周期均值，则低4位为小数，一个LSB对应时长6.5ns)高8位 */
    } reg;
} PMIC_LRA_NML_TIME_H_UNION;
#endif
#define PMIC_LRA_NML_TIME_H_lra_nml_16hpt_h_START  (0)
#define PMIC_LRA_NML_TIME_H_lra_nml_16hpt_h_END    (7)


/*****************************************************************************
 struct               : PMIC_LRA_NML_BEMF_L_UNION
 struct description   : LRA_NML_BEMF_L Register structure definition
                        Address Offset:0x0B2 Initial:0x00 Width:8
 register description : NORMAL前16半周期bemf_first绝对值之和低8位寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lra_nml_16hpb_l : 8;  /* bit[0-7]: normal状态下前16个半周期bemf_first绝对值之和之和(1个LSB对应0.439mV)低8bit */
    } reg;
} PMIC_LRA_NML_BEMF_L_UNION;
#endif
#define PMIC_LRA_NML_BEMF_L_lra_nml_16hpb_l_START  (0)
#define PMIC_LRA_NML_BEMF_L_lra_nml_16hpb_l_END    (7)


/*****************************************************************************
 struct               : PMIC_LRA_NML_BEMF_H_UNION
 struct description   : LRA_NML_BEMF_H Register structure definition
                        Address Offset:0x0B3 Initial:0x00 Width:8
 register description : NORMAL前16半周期bemf_first绝对值之和高8位寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lra_nml_16hpb_h : 8;  /* bit[0-7]: normal状态下前16个半周期bemf_first绝对值之和之和(1个LSB对应0.439mV)高8bit */
    } reg;
} PMIC_LRA_NML_BEMF_H_UNION;
#endif
#define PMIC_LRA_NML_BEMF_H_lra_nml_16hpb_h_START  (0)
#define PMIC_LRA_NML_BEMF_H_lra_nml_16hpb_h_END    (7)


/*****************************************************************************
 struct               : PMIC_LRA_GATE_CTRL_REG_UNION
 struct description   : LRA_GATE_CTRL_REG Register structure definition
                        Address Offset:0x0B4 Initial:0x00 Width:8
 register description : lra_g1234时序选择寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lrag_ctrl_sel : 8;  /* bit[0-7]: 配置为0x55，则lra_g1/2/3/4采用新时序（时序见详设文档）；配置为其它值，lra_g1/2/3/4值与GSV600项目保持一致 */
    } reg;
} PMIC_LRA_GATE_CTRL_REG_UNION;
#endif
#define PMIC_LRA_GATE_CTRL_REG_lrag_ctrl_sel_START  (0)
#define PMIC_LRA_GATE_CTRL_REG_lrag_ctrl_sel_END    (7)


/*****************************************************************************
 struct               : PMIC_LRA_DUTYRES_REG_UNION
 struct description   : LRA_DUTYRES_REG Register structure definition
                        Address Offset:0x0B5 Initial:0x00 Width:8
 register description : 马达占空比限制寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lra_duty_sel : 8;  /* bit[0-7]: lra_duty_sel配置为0x55,则占空比全覆盖0~100%；
                                                       配置为其他值占空比限制：1/240,2/240归纳为3/240,最大236/240（寄存器可屏蔽占空比限制： */
    } reg;
} PMIC_LRA_DUTYRES_REG_UNION;
#endif
#define PMIC_LRA_DUTYRES_REG_lra_duty_sel_START  (0)
#define PMIC_LRA_DUTYRES_REG_lra_duty_sel_END    (7)


/*****************************************************************************
 struct               : PMIC_LRA_BFST_OK_REG_UNION
 struct description   : LRA_BFST_OK_REG Register structure definition
                        Address Offset:0x0B6 Initial:0x00 Width:8
 register description : bemf_first采样完成指示寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lra_bemf_zero_ok : 1;  /* bit[0]  : bemf_first采样完成指示位（bemf_first采样完成，该信号拉高，半周期结束，该指示位拉低） */
        unsigned char  reserved         : 7;  /* bit[1-7]: 保留 */
    } reg;
} PMIC_LRA_BFST_OK_REG_UNION;
#endif
#define PMIC_LRA_BFST_OK_REG_lra_bemf_zero_ok_START  (0)
#define PMIC_LRA_BFST_OK_REG_lra_bemf_zero_ok_END    (0)


/*****************************************************************************
 struct               : PMIC_LRA_BEMF_FST_REG_LOW_UNION
 struct description   : LRA_BEMF_FST_REG_LOW Register structure definition
                        Address Offset:0x0B7 Initial:0x00 Width:8
 register description : 每半周期bemf_fst-zero_data码值采样值低8比特
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lra_bemf_zero_l : 8;  /* bit[0-7]: 每半周期bemf_fst-zero_data码值采样值低8比特(处理为有符号数原码：最高位为符号位) */
    } reg;
} PMIC_LRA_BEMF_FST_REG_LOW_UNION;
#endif
#define PMIC_LRA_BEMF_FST_REG_LOW_lra_bemf_zero_l_START  (0)
#define PMIC_LRA_BEMF_FST_REG_LOW_lra_bemf_zero_l_END    (7)


/*****************************************************************************
 struct               : PMIC_LRA_BEMF_FST_REG_HIGH_UNION
 struct description   : LRA_BEMF_FST_REG_HIGH Register structure definition
                        Address Offset:0x0B8 Initial:0x00 Width:8
 register description : 每半周期bemf_fst-zero_data码值采样值高5比特
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lra_bemf_zero_h : 5;  /* bit[0-4]: 每半周期bemf_fst-zero_data码值采样值高5比特(处理为有符号数原码：最高位为符号位) */
        unsigned char  reserved        : 3;  /* bit[5-7]: 保留 */
    } reg;
} PMIC_LRA_BEMF_FST_REG_HIGH_UNION;
#endif
#define PMIC_LRA_BEMF_FST_REG_HIGH_lra_bemf_zero_h_START  (0)
#define PMIC_LRA_BEMF_FST_REG_HIGH_lra_bemf_zero_h_END    (4)


/*****************************************************************************
 struct               : PMIC_LRA_OFF_L_UNION
 struct description   : LRA_OFF_L Register structure definition
                        Address Offset:0x0B9 Initial:0x57 Width:8
 register description : 马达不在位阈值检测低8比特
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lbemf_dete_th_l : 8;  /* bit[0-7]: 马达不在位检测阈值，低8位 */
    } reg;
} PMIC_LRA_OFF_L_UNION;
#endif
#define PMIC_LRA_OFF_L_lbemf_dete_th_l_START  (0)
#define PMIC_LRA_OFF_L_lbemf_dete_th_l_END    (7)


/*****************************************************************************
 struct               : PMIC_LRA_OFF_H_UNION
 struct description   : LRA_OFF_H Register structure definition
                        Address Offset:0x0BA Initial:0x05 Width:8
 register description : 马达不在位阈值检测高4比特
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lbemf_dete_th_h : 4;  /* bit[0-3]: 马达不在位检测阈值，高4位 */
        unsigned char  reserved        : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_LRA_OFF_H_UNION;
#endif
#define PMIC_LRA_OFF_H_lbemf_dete_th_h_START  (0)
#define PMIC_LRA_OFF_H_lbemf_dete_th_h_END    (3)


/*****************************************************************************
 struct               : PMIC_OFFSET_TIME_UNION
 struct description   : OFFSET_TIME Register structure definition
                        Address Offset:0x0BB Initial:0x00 Width:8
 register description : 校准次数寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  zero_offset_time : 5;  /* bit[0-4]: 过零点校准轮询次数计数器 */
        unsigned char  reserved         : 3;  /* bit[5-7]: 保留 */
    } reg;
} PMIC_OFFSET_TIME_UNION;
#endif
#define PMIC_OFFSET_TIME_zero_offset_time_START  (0)
#define PMIC_OFFSET_TIME_zero_offset_time_END    (4)


/*****************************************************************************
 struct               : PMIC_WE_ERM_LOCK_UNION
 struct description   : WE_ERM_LOCK Register structure definition
                        Address Offset:0x0BC Initial:0x00 Width:8
 register description : ERM模式选择保护寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  erm_mode_lock : 8;  /* bit[0-7]: 0x7D 解锁
                                                        其它 写保护 */
    } reg;
} PMIC_WE_ERM_LOCK_UNION;
#endif
#define PMIC_WE_ERM_LOCK_erm_mode_lock_START  (0)
#define PMIC_WE_ERM_LOCK_erm_mode_lock_END    (7)


/*****************************************************************************
 struct               : PMIC_ERM_MODE_CFG_UNION
 struct description   : ERM_MODE_CFG Register structure definition
                        Address Offset:0x0BD Initial:0x00 Width:8
 register description : ERM马达模式选择寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  erm_mode : 2;  /* bit[0-1]: 2'b00 LRA模式
                                                   2'b01 ERM闭环驱动
                                                   2'b10 ERM长振阶段不采样
                                                   2'b11 ERM开环振动
                                                   (WE_ERM_LOCK配置为0x7D后解锁) */
        unsigned char  reserved : 6;  /* bit[2-7]: 保留 */
    } reg;
} PMIC_ERM_MODE_CFG_UNION;
#endif
#define PMIC_ERM_MODE_CFG_erm_mode_START  (0)
#define PMIC_ERM_MODE_CFG_erm_mode_END    (1)


/*****************************************************************************
 struct               : PMIC_FRQC_SEL_CFG_UNION
 struct description   : FRQC_SEL_CFG Register structure definition
                        Address Offset:0x0BE Initial:0x02 Width:8
 register description : PWM波频率选择寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  frqc_sel : 2;  /* bit[0-1]: PWM波频率选择
                                                   00 : 150K
                                                   01 : 300K
                                                   10 : 600K
                                                   11 : 1200K */
        unsigned char  reserved : 6;  /* bit[2-7]: 保留 */
    } reg;
} PMIC_FRQC_SEL_CFG_UNION;
#endif
#define PMIC_FRQC_SEL_CFG_frqc_sel_START  (0)
#define PMIC_FRQC_SEL_CFG_frqc_sel_END    (1)


/*****************************************************************************
 struct               : PMIC_ERM_DUTY_OVDR_CFG_L_UNION
 struct description   : ERM_DUTY_OVDR_CFG_L Register structure definition
                        Address Offset:0x0BF Initial:0x00 Width:8
 register description : ERM过驱占空比配置寄存器低8比特
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  erm_duty_ovdr_l : 8;  /* bit[0-7]: ERM 过驱占空比低8位(按照150K频率进行配置，即占空比为：n/128，下同)
                                                          占空比配置值：低4位是小数位
                                                          （约束：最大配置码值为0x800，即十进制128，ERM占空比配置方法均为此种配置） */
    } reg;
} PMIC_ERM_DUTY_OVDR_CFG_L_UNION;
#endif
#define PMIC_ERM_DUTY_OVDR_CFG_L_erm_duty_ovdr_l_START  (0)
#define PMIC_ERM_DUTY_OVDR_CFG_L_erm_duty_ovdr_l_END    (7)


/*****************************************************************************
 struct               : PMIC_ERM_DUTY_OVDR_CFG_H_UNION
 struct description   : ERM_DUTY_OVDR_CFG_H Register structure definition
                        Address Offset:0x0C0 Initial:0x04 Width:8
 register description : ERM过驱占空比配置寄存器高4比特
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  erm_duty_ovdr_h : 4;  /* bit[0-3]: ERM 过驱占空比高4位 */
        unsigned char  reserved        : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_ERM_DUTY_OVDR_CFG_H_UNION;
#endif
#define PMIC_ERM_DUTY_OVDR_CFG_H_erm_duty_ovdr_h_START  (0)
#define PMIC_ERM_DUTY_OVDR_CFG_H_erm_duty_ovdr_h_END    (3)


/*****************************************************************************
 struct               : PMIC_ERM_DUTY_NML_CFG_L_UNION
 struct description   : ERM_DUTY_NML_CFG_L Register structure definition
                        Address Offset:0x0C1 Initial:0x90 Width:8
 register description : ERM长振占空比配置寄存器低8比特
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  erm_duty_nml_l : 8;  /* bit[0-7]: ERM 长震占空比低8位 */
    } reg;
} PMIC_ERM_DUTY_NML_CFG_L_UNION;
#endif
#define PMIC_ERM_DUTY_NML_CFG_L_erm_duty_nml_l_START  (0)
#define PMIC_ERM_DUTY_NML_CFG_L_erm_duty_nml_l_END    (7)


/*****************************************************************************
 struct               : PMIC_ERM_DUTY_NML_CFG_H_UNION
 struct description   : ERM_DUTY_NML_CFG_H Register structure definition
                        Address Offset:0x0C2 Initial:0x02 Width:8
 register description : ERM长振占空比配置寄存器高4比特
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  erm_duty_nml_h : 4;  /* bit[0-3]: ERM 长震占空比高4位 */
        unsigned char  reserved       : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_ERM_DUTY_NML_CFG_H_UNION;
#endif
#define PMIC_ERM_DUTY_NML_CFG_H_erm_duty_nml_h_START  (0)
#define PMIC_ERM_DUTY_NML_CFG_H_erm_duty_nml_h_END    (3)


/*****************************************************************************
 struct               : PMIC_ERM_DUTY_BRK_CFG_L_UNION
 struct description   : ERM_DUTY_BRK_CFG_L Register structure definition
                        Address Offset:0x0C3 Initial:0x00 Width:8
 register description : ERM制动占空比配置寄存器低8比特
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  erm_duty_brk_l : 8;  /* bit[0-7]: ERM 制动占空比低8位 */
    } reg;
} PMIC_ERM_DUTY_BRK_CFG_L_UNION;
#endif
#define PMIC_ERM_DUTY_BRK_CFG_L_erm_duty_brk_l_START  (0)
#define PMIC_ERM_DUTY_BRK_CFG_L_erm_duty_brk_l_END    (7)


/*****************************************************************************
 struct               : PMIC_ERM_DUTY_BRK_CFG_H_UNION
 struct description   : ERM_DUTY_BRK_CFG_H Register structure definition
                        Address Offset:0x0C4 Initial:0x04 Width:8
 register description : ERM制动占空比配置寄存器高4比特
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  erm_duty_brk_h : 4;  /* bit[0-3]: ERM 制动占空比高4位 */
        unsigned char  reserved       : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_ERM_DUTY_BRK_CFG_H_UNION;
#endif
#define PMIC_ERM_DUTY_BRK_CFG_H_erm_duty_brk_h_START  (0)
#define PMIC_ERM_DUTY_BRK_CFG_H_erm_duty_brk_h_END    (3)


/*****************************************************************************
 struct               : PMIC_ERM_K_EOB_L_UNION
 struct description   : ERM_K_EOB_L Register structure definition
                        Address Offset:0x0C5 Initial:0xC7 Width:8
 register description : ERM闭环制动调制寄存器低8比特
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  erm_k_eob_l : 8;  /* bit[0-7]: ERM闭环制动调制寄存器低8比特 */
    } reg;
} PMIC_ERM_K_EOB_L_UNION;
#endif
#define PMIC_ERM_K_EOB_L_erm_k_eob_l_START  (0)
#define PMIC_ERM_K_EOB_L_erm_k_eob_l_END    (7)


/*****************************************************************************
 struct               : PMIC_ERM_K_EOB_H_UNION
 struct description   : ERM_K_EOB_H Register structure definition
                        Address Offset:0x0C6 Initial:0x00 Width:8
 register description : ERM闭环制动调制寄存器高8比特
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  erm_k_eob_h : 8;  /* bit[0-7]: ERM闭环制动调制寄存器高8比特 */
    } reg;
} PMIC_ERM_K_EOB_H_UNION;
#endif
#define PMIC_ERM_K_EOB_H_erm_k_eob_h_START  (0)
#define PMIC_ERM_K_EOB_H_erm_k_eob_h_END    (7)


/*****************************************************************************
 struct               : PMIC_ERM_OVDR_NUM_UNION
 struct description   : ERM_OVDR_NUM Register structure definition
                        Address Offset:0x0C7 Initial:0x82 Width:8
 register description : ERM过驱闭环周期数配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  erm_ovdr_nlow  : 3;  /* bit[0-2]: 闭环ERM过驱最小周期数（默认2个周期）
                                                         约束：不允许配置为0 */
        unsigned char  erm_ovdr_nhigh : 5;  /* bit[3-7]: 闭环ERM过驱最大周期数（默认16个周期）
                                                         约束：不允许配置为0 */
    } reg;
} PMIC_ERM_OVDR_NUM_UNION;
#endif
#define PMIC_ERM_OVDR_NUM_erm_ovdr_nlow_START   (0)
#define PMIC_ERM_OVDR_NUM_erm_ovdr_nlow_END     (2)
#define PMIC_ERM_OVDR_NUM_erm_ovdr_nhigh_START  (3)
#define PMIC_ERM_OVDR_NUM_erm_ovdr_nhigh_END    (7)


/*****************************************************************************
 struct               : PMIC_ERM_BRK_NUM_UNION
 struct description   : ERM_BRK_NUM Register structure definition
                        Address Offset:0x0C8 Initial:0x84 Width:8
 register description : ERM制动闭环周期数配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  erm_brk_nlow  : 3;  /* bit[0-2]: 闭环ERM制动最小周期数（默认2个周期）
                                                        约束：不允许配置为0 */
        unsigned char  erm_brk_nhigh : 5;  /* bit[3-7]: 闭环ERM制动最大周期数（默认16个周期）
                                                        约束：不允许配置为0 */
    } reg;
} PMIC_ERM_BRK_NUM_UNION;
#endif
#define PMIC_ERM_BRK_NUM_erm_brk_nlow_START   (0)
#define PMIC_ERM_BRK_NUM_erm_brk_nlow_END     (2)
#define PMIC_ERM_BRK_NUM_erm_brk_nhigh_START  (3)
#define PMIC_ERM_BRK_NUM_erm_brk_nhigh_END    (7)


/*****************************************************************************
 struct               : PMIC_ERM_DRT_CFG_UNION
 struct description   : ERM_DRT_CFG Register structure definition
                        Address Offset:0x0C9 Initial:0x7D Width:8
 register description : ERM每周期驱动时间配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  erm_prd_time : 8;  /* bit[0-7]: ERM每周期驱动时间（范围：0~10200us,跨度40us，不允许配置为0）
                                                       约束：不允许配置为0 */
    } reg;
} PMIC_ERM_DRT_CFG_UNION;
#endif
#define PMIC_ERM_DRT_CFG_erm_prd_time_START  (0)
#define PMIC_ERM_DRT_CFG_erm_prd_time_END    (7)


/*****************************************************************************
 struct               : PMIC_ERM_DETE_TIME_CFG_UNION
 struct description   : ERM_DETE_TIME_CFG Register structure definition
                        Address Offset:0x0CA Initial:0x07 Width:8
 register description : ERM检测时间配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  erm_dete_time : 5;  /* bit[0-4]: ERM闭环每周期ADC检测，包含Twait（范围：0~1240us,跨度40us，不允许配置为0）
                                                        约束：不允许配置为0 */
        unsigned char  reserved      : 3;  /* bit[5-7]: 保留 */
    } reg;
} PMIC_ERM_DETE_TIME_CFG_UNION;
#endif
#define PMIC_ERM_DETE_TIME_CFG_erm_dete_time_START  (0)
#define PMIC_ERM_DETE_TIME_CFG_erm_dete_time_END    (4)


/*****************************************************************************
 struct               : PMIC_ERM_TWAIT_CFG_UNION
 struct description   : ERM_TWAIT_CFG Register structure definition
                        Address Offset:0x0CB Initial:0x02 Width:8
 register description : ERM续流时间配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  erm_twait : 4;  /* bit[0-3]: ERM续流时间配置寄存器
                                                    0x0 : 40us
                                                    0x1 : 80us
                                                    ……
                                                    0xf : 640us */
        unsigned char  reserved  : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_ERM_TWAIT_CFG_UNION;
#endif
#define PMIC_ERM_TWAIT_CFG_erm_twait_START  (0)
#define PMIC_ERM_TWAIT_CFG_erm_twait_END    (3)


/*****************************************************************************
 struct               : PMIC_ERM_OVDR_THRE_L_UNION
 struct description   : ERM_OVDR_THRE_L Register structure definition
                        Address Offset:0x0CC Initial:0xAB Width:8
 register description : ERM过驱阈值配置寄存器低8位
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  erm_ovdr_thre_l : 8;  /* bit[0-7]: ERM过驱阈值配置寄存器低8位(1LSB为0.439mV) */
    } reg;
} PMIC_ERM_OVDR_THRE_L_UNION;
#endif
#define PMIC_ERM_OVDR_THRE_L_erm_ovdr_thre_l_START  (0)
#define PMIC_ERM_OVDR_THRE_L_erm_ovdr_thre_l_END    (7)


/*****************************************************************************
 struct               : PMIC_ERM_OVDR_THRE_H_UNION
 struct description   : ERM_OVDR_THRE_H Register structure definition
                        Address Offset:0x0CD Initial:0x02 Width:8
 register description : ERM过驱阈值配置寄存器高4位
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  erm_ovdr_thre_h : 4;  /* bit[0-3]: ERM过驱阈值配置寄存器低8高4位(1LSB为0.439mV) */
        unsigned char  reserved        : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_ERM_OVDR_THRE_H_UNION;
#endif
#define PMIC_ERM_OVDR_THRE_H_erm_ovdr_thre_h_START  (0)
#define PMIC_ERM_OVDR_THRE_H_erm_ovdr_thre_h_END    (3)


/*****************************************************************************
 struct               : PMIC_ERM_BRK_THRE_L_UNION
 struct description   : ERM_BRK_THRE_L Register structure definition
                        Address Offset:0x0CE Initial:0x2D Width:8
 register description : ERM制动阈值配置寄存器低8位
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  erm_brk_thre_l : 8;  /* bit[0-7]: ERM制动阈值配置寄存器低8位(1LSB为0.439mV) */
    } reg;
} PMIC_ERM_BRK_THRE_L_UNION;
#endif
#define PMIC_ERM_BRK_THRE_L_erm_brk_thre_l_START  (0)
#define PMIC_ERM_BRK_THRE_L_erm_brk_thre_l_END    (7)


/*****************************************************************************
 struct               : PMIC_ERM_BRK_THRE_H_UNION
 struct description   : ERM_BRK_THRE_H Register structure definition
                        Address Offset:0x0CF Initial:0x00 Width:8
 register description : ERM制动阈值配置寄存器高4位
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  erm_brk_thre_h : 4;  /* bit[0-3]: ERM制动阈值配置寄存器高4位(1LSB为0.439mV) */
        unsigned char  reserved       : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_ERM_BRK_THRE_H_UNION;
#endif
#define PMIC_ERM_BRK_THRE_H_erm_brk_thre_h_START  (0)
#define PMIC_ERM_BRK_THRE_H_erm_brk_thre_h_END    (3)


/*****************************************************************************
 struct               : PMIC_ERM_OPL_OVDR_NUM_UNION
 struct description   : ERM_OPL_OVDR_NUM Register structure definition
                        Address Offset:0x0D0 Initial:0x0C Width:8
 register description : 开环过驱周期数配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  erm_opl_ovdr_n : 8;  /* bit[0-7]: ERM开环：过驱周期数
                                                         约束：不允许配置为0 */
    } reg;
} PMIC_ERM_OPL_OVDR_NUM_UNION;
#endif
#define PMIC_ERM_OPL_OVDR_NUM_erm_opl_ovdr_n_START  (0)
#define PMIC_ERM_OPL_OVDR_NUM_erm_opl_ovdr_n_END    (7)


/*****************************************************************************
 struct               : PMIC_ERM_OPL_BRK_NUM_UNION
 struct description   : ERM_OPL_BRK_NUM Register structure definition
                        Address Offset:0x0D1 Initial:0x06 Width:8
 register description : 开环制动周期数配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  erm_opl_brk_n : 8;  /* bit[0-7]: ERM开环：制动周期数
                                                        约束：不允许配置为0 */
    } reg;
} PMIC_ERM_OPL_BRK_NUM_UNION;
#endif
#define PMIC_ERM_OPL_BRK_NUM_erm_opl_brk_n_START  (0)
#define PMIC_ERM_OPL_BRK_NUM_erm_opl_brk_n_END    (7)


/*****************************************************************************
 struct               : PMIC_ERM_ADCAVE_CFG_UNION
 struct description   : ERM_ADCAVE_CFG Register structure definition
                        Address Offset:0x0D2 Initial:0x02 Width:8
 register description : 异常检测ADC平均次数配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  erm_abn_adc_ave : 3;  /* bit[0-2]: 000:4次
                                                          001：8次
                                                          010:16次
                                                          011：32次
                                                          100:64次
                                                          101：128次
                                                          其它：16次 */
        unsigned char  reserved        : 5;  /* bit[3-7]: 保留 */
    } reg;
} PMIC_ERM_ADCAVE_CFG_UNION;
#endif
#define PMIC_ERM_ADCAVE_CFG_erm_abn_adc_ave_START  (0)
#define PMIC_ERM_ADCAVE_CFG_erm_abn_adc_ave_END    (2)


/*****************************************************************************
 struct               : PMIC_ERM_ABN_ONOFF_UNION
 struct description   : ERM_ABN_ONOFF Register structure definition
                        Address Offset:0x0D3 Initial:0x01 Width:8
 register description : 异常检测使能寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  erm_abn_dete_en : 1;  /* bit[0]  : 异常检测使能寄存器
                                                          0：不使能
                                                          1：使能（默认） */
        unsigned char  reserved        : 7;  /* bit[1-7]: 保留 */
    } reg;
} PMIC_ERM_ABN_ONOFF_UNION;
#endif
#define PMIC_ERM_ABN_ONOFF_erm_abn_dete_en_START  (0)
#define PMIC_ERM_ABN_ONOFF_erm_abn_dete_en_END    (0)


/*****************************************************************************
 struct               : PMIC_ERM_ABN_TH_L_UNION
 struct description   : ERM_ABN_TH_L Register structure definition
                        Address Offset:0x0D4 Initial:0x00 Width:8
 register description : 异常检测阈值寄存器低8比特
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  erm_abn_thre_l : 8;  /* bit[0-7]: 异常检测阈值低8位 */
    } reg;
} PMIC_ERM_ABN_TH_L_UNION;
#endif
#define PMIC_ERM_ABN_TH_L_erm_abn_thre_l_START  (0)
#define PMIC_ERM_ABN_TH_L_erm_abn_thre_l_END    (7)


/*****************************************************************************
 struct               : PMIC_ERM_ABN_TH_H_UNION
 struct description   : ERM_ABN_TH_H Register structure definition
                        Address Offset:0x0D5 Initial:0x00 Width:8
 register description : 异常检测阈值寄存器高4比特
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  erm_abn_thre_h : 5;  /* bit[0-4]: 异常检测阈值高5位 */
        unsigned char  reserved       : 3;  /* bit[5-7]: 保留 */
    } reg;
} PMIC_ERM_ABN_TH_H_UNION;
#endif
#define PMIC_ERM_ABN_TH_H_erm_abn_thre_h_START  (0)
#define PMIC_ERM_ABN_TH_H_erm_abn_thre_h_END    (4)


/*****************************************************************************
 struct               : PMIC_ERM_OFF_L_UNION
 struct description   : ERM_OFF_L Register structure definition
                        Address Offset:0x0D6 Initial:0xAD Width:8
 register description : ERM不在位阈值检测低8比特
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ebemf_dete_th_l : 8;  /* bit[0-7]: 马达不在位检测阈值，低8位 */
    } reg;
} PMIC_ERM_OFF_L_UNION;
#endif
#define PMIC_ERM_OFF_L_ebemf_dete_th_l_START  (0)
#define PMIC_ERM_OFF_L_ebemf_dete_th_l_END    (7)


/*****************************************************************************
 struct               : PMIC_ERM_OFF_H_UNION
 struct description   : ERM_OFF_H Register structure definition
                        Address Offset:0x0D7 Initial:0x0A Width:8
 register description : ERM不在位阈值检测高4比特
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ebemf_dete_th_h : 4;  /* bit[0-3]: 马达不在位检测阈值，高4位 */
        unsigned char  reserved        : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_ERM_OFF_H_UNION;
#endif
#define PMIC_ERM_OFF_H_ebemf_dete_th_h_START  (0)
#define PMIC_ERM_OFF_H_ebemf_dete_th_h_END    (3)


/*****************************************************************************
 struct               : PMIC_ERM_ANA_CFG0_UNION
 struct description   : ERM_ANA_CFG0 Register structure definition
                        Address Offset:0x0D8 Initial:0x05 Width:8
 register description : ERM模拟静态配置寄存器0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  erm_ocp_delay : 3;  /* bit[0-2]: ERM 模式 OCP上报打拍次数寄存器：
                                                        000：1次； 001: 2次；
                                                        010：4次； 011：8次；
                                                        100：16次 101：32次
                                                        110: 64次 111:128次 */
        unsigned char  reserved      : 5;  /* bit[3-7]: 保留 */
    } reg;
} PMIC_ERM_ANA_CFG0_UNION;
#endif
#define PMIC_ERM_ANA_CFG0_erm_ocp_delay_START  (0)
#define PMIC_ERM_ANA_CFG0_erm_ocp_delay_END    (2)


/*****************************************************************************
 struct               : PMIC_ERM_PRD_SMPL_EN_UNION
 struct description   : ERM_PRD_SMPL_EN Register structure definition
                        Address Offset:0x0D9 Initial:0x00 Width:8
 register description : ERM拍照使能寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  erm_smpl_en : 1;  /* bit[0]  : ERM拍照使能寄存器 */
        unsigned char  reserved    : 7;  /* bit[1-7]: 保留 */
    } reg;
} PMIC_ERM_PRD_SMPL_EN_UNION;
#endif
#define PMIC_ERM_PRD_SMPL_EN_erm_smpl_en_START  (0)
#define PMIC_ERM_PRD_SMPL_EN_erm_smpl_en_END    (0)


/*****************************************************************************
 struct               : PMIC_ERM_PRD_SMPL_VALID_UNION
 struct description   : ERM_PRD_SMPL_VALID Register structure definition
                        Address Offset:0x0DA Initial:0x01 Width:8
 register description : ERM拍照数据刷新完成状态寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  erm_smpl_valid : 1;  /* bit[0]  : ERM拍照刷新状态寄存器 */
        unsigned char  reserved       : 7;  /* bit[1-7]: 保留 */
    } reg;
} PMIC_ERM_PRD_SMPL_VALID_UNION;
#endif
#define PMIC_ERM_PRD_SMPL_VALID_erm_smpl_valid_START  (0)
#define PMIC_ERM_PRD_SMPL_VALID_erm_smpl_valid_END    (0)


/*****************************************************************************
 struct               : PMIC_ERM_PRD_BEMF_L_UNION
 struct description   : ERM_PRD_BEMF_L Register structure definition
                        Address Offset:0x0DB Initial:0x00 Width:8
 register description : 拍照当前周期bemf_ave低8位
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  erm_p_bemf_ave_l : 8;  /* bit[0-7]: 拍照寄存器：当前半周期bemf_ave低8位 */
    } reg;
} PMIC_ERM_PRD_BEMF_L_UNION;
#endif
#define PMIC_ERM_PRD_BEMF_L_erm_p_bemf_ave_l_START  (0)
#define PMIC_ERM_PRD_BEMF_L_erm_p_bemf_ave_l_END    (7)


/*****************************************************************************
 struct               : PMIC_ERM_PRD_BEMF_H_UNION
 struct description   : ERM_PRD_BEMF_H Register structure definition
                        Address Offset:0x0DC Initial:0x00 Width:8
 register description : 拍照当前周期bemf_ave高4位
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  erm_p_bemf_ave_h : 4;  /* bit[0-3]: 拍照寄存器：当前半周期bemf_ave高4位 */
        unsigned char  reserved         : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_ERM_PRD_BEMF_H_UNION;
#endif
#define PMIC_ERM_PRD_BEMF_H_erm_p_bemf_ave_h_START  (0)
#define PMIC_ERM_PRD_BEMF_H_erm_p_bemf_ave_h_END    (3)




/****************************************************************************
                     (16/17) SOH_CTRL
 ****************************************************************************/
/*****************************************************************************
 struct               : PMIC_ACRADC_CTRL_UNION
 struct description   : ACRADC_CTRL Register structure definition
                        Address Offset:0x0000 Initial:0x80 Width:8
 register description : ACRADC控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hkadc2_chanl_sel : 5;  /* bit[0-4]: HKADC2通道选择：
                                                           5'b00000：VACR通道；
                                                           5'b00001：IACR通道；
                                                           5'b00010：TDIE通道；
                                                           5'b00011：TBAT通道；
                                                           others：reserve。
                                                           默认为0 */
        unsigned char  reserved         : 2;  /* bit[5-6]: reserved */
        unsigned char  hkadc2_bypass    : 1;  /* bit[7]  : HKADC2 Bypass寄存器。
                                                           0：HKADC2正常工作；
                                                           1：HKADC2关闭。 */
    } reg;
} PMIC_ACRADC_CTRL_UNION;
#endif
#define PMIC_ACRADC_CTRL_hkadc2_chanl_sel_START  (0)
#define PMIC_ACRADC_CTRL_hkadc2_chanl_sel_END    (4)
#define PMIC_ACRADC_CTRL_hkadc2_bypass_START     (7)
#define PMIC_ACRADC_CTRL_hkadc2_bypass_END       (7)


/*****************************************************************************
 struct               : PMIC_ACRADC_START_UNION
 struct description   : ACRADC_START Register structure definition
                        Address Offset:0x0001 Initial:0x00 Width:8
 register description : ACRADC转换开始寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hkadc2_start_soft : 1;  /* bit[0]  : HKADC2启动设置寄存器；默认0，不启动转换；此脉冲宽度为hkadc2_clk_even/hkadc2_clk_odd的3个cycle。 
                                                            在软件配置完成一次HKADC转换之后被清除为0 */
        unsigned char  reserved          : 7;  /* bit[1-7]: HKADC2启动设置寄存器预留位。 */
    } reg;
} PMIC_ACRADC_START_UNION;
#endif
#define PMIC_ACRADC_START_hkadc2_start_soft_START  (0)
#define PMIC_ACRADC_START_hkadc2_start_soft_END    (0)


/*****************************************************************************
 struct               : PMIC_ACRCONV_STATUS_UNION
 struct description   : ACRCONV_STATUS Register structure definition
                        Address Offset:0x0002 Initial:0x01 Width:8
 register description : ACRADC转换状态指示寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hkadc2_valid : 1;  /* bit[0]  : HKADC2状态位。
                                                       0：转换过程中；
                                                       1：转换完毕。
                                                       (注：该bit在转换开始时，被拉低；在转换结束后，变成“1”，并且“1”一直持续到下一次转换开始)。 */
        unsigned char  reserved     : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_ACRCONV_STATUS_UNION;
#endif
#define PMIC_ACRCONV_STATUS_hkadc2_valid_START  (0)
#define PMIC_ACRCONV_STATUS_hkadc2_valid_END    (0)


/*****************************************************************************
 struct               : PMIC_ACRADC_DATA_L_UNION
 struct description   : ACRADC_DATA_L Register structure definition
                        Address Offset:0x0003 Initial:0x00 Width:8
 register description : ACRADC结果低位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hkadc2_data_l : 8;  /* bit[0-7]: HKADC2在normal模式下或chopper模式下的转换结果低8位bit */
    } reg;
} PMIC_ACRADC_DATA_L_UNION;
#endif
#define PMIC_ACRADC_DATA_L_hkadc2_data_l_START  (0)
#define PMIC_ACRADC_DATA_L_hkadc2_data_l_END    (7)


/*****************************************************************************
 struct               : PMIC_ACRADC_DATA_H_UNION
 struct description   : ACRADC_DATA_H Register structure definition
                        Address Offset:0x0004 Initial:0x00 Width:8
 register description : ACRADC结果高位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hkadc2_data_h : 4;  /* bit[0-3]: HKADC2在normal模式下或chopper模式下的转换结果高4位bit */
        unsigned char  reserved      : 4;  /* bit[4-7]: reserved */
    } reg;
} PMIC_ACRADC_DATA_H_UNION;
#endif
#define PMIC_ACRADC_DATA_H_hkadc2_data_h_START  (0)
#define PMIC_ACRADC_DATA_H_hkadc2_data_h_END    (3)


/*****************************************************************************
 struct               : PMIC_ACRADC_TDIE_DATA_L_UNION
 struct description   : ACRADC_TDIE_DATA_L Register structure definition
                        Address Offset:0x0005 Initial:0x00 Width:8
 register description : ACRADC TDIE通道转换结果低8bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hkadc2_tdie_data_l : 8;  /* bit[0-7]: ACRADC TDIE通道转换结果低8bit */
    } reg;
} PMIC_ACRADC_TDIE_DATA_L_UNION;
#endif
#define PMIC_ACRADC_TDIE_DATA_L_hkadc2_tdie_data_l_START  (0)
#define PMIC_ACRADC_TDIE_DATA_L_hkadc2_tdie_data_l_END    (7)


/*****************************************************************************
 struct               : PMIC_ACRADC_TDIE_DATA_H_UNION
 struct description   : ACRADC_TDIE_DATA_H Register structure definition
                        Address Offset:0x0006 Initial:0x00 Width:8
 register description : ACRADC TDIE通道转换结果高4bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hkadc2_tdie_data_h : 4;  /* bit[0-3]: ACRADC TDIE通道转换结果高4bit */
        unsigned char  reserved           : 4;  /* bit[4-7]: reserved */
    } reg;
} PMIC_ACRADC_TDIE_DATA_H_UNION;
#endif
#define PMIC_ACRADC_TDIE_DATA_H_hkadc2_tdie_data_h_START  (0)
#define PMIC_ACRADC_TDIE_DATA_H_hkadc2_tdie_data_h_END    (3)


/*****************************************************************************
 struct               : PMIC_ACRADC_TBAT_DATA_L_UNION
 struct description   : ACRADC_TBAT_DATA_L Register structure definition
                        Address Offset:0x0007 Initial:0x00 Width:8
 register description : ACRADC TBAT通道转换结果低8bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hkadc2_tbat_data_l : 8;  /* bit[0-7]: ACRADC TBAT通道转换结果低8bit */
    } reg;
} PMIC_ACRADC_TBAT_DATA_L_UNION;
#endif
#define PMIC_ACRADC_TBAT_DATA_L_hkadc2_tbat_data_l_START  (0)
#define PMIC_ACRADC_TBAT_DATA_L_hkadc2_tbat_data_l_END    (7)


/*****************************************************************************
 struct               : PMIC_ACRADC_TBAT_DATA_H_UNION
 struct description   : ACRADC_TBAT_DATA_H Register structure definition
                        Address Offset:0x0008 Initial:0x00 Width:8
 register description : ACRADC TBAT通道转换结果高4bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hkadc2_tbat_data_h : 4;  /* bit[0-3]: ACRADC TBAT通道转换结果高4bit */
        unsigned char  reserved           : 4;  /* bit[4-7]: reserved */
    } reg;
} PMIC_ACRADC_TBAT_DATA_H_UNION;
#endif
#define PMIC_ACRADC_TBAT_DATA_H_hkadc2_tbat_data_h_START  (0)
#define PMIC_ACRADC_TBAT_DATA_H_hkadc2_tbat_data_h_END    (3)


/*****************************************************************************
 struct               : PMIC_ACRADC_CONV_UNION
 struct description   : ACRADC_CONV Register structure definition
                        Address Offset:0x0009 Initial:0x00 Width:8
 register description : ACRADC转换使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reserved_0: 1;  /* bit[0]  : HKADC采样通道buffer选通寄存器。
                                                    0：选择通道buffer选通状态；
                                                    1：不开启通道buffer。 */
        unsigned char  reserved_1: 7;  /* bit[1-7]: bit[7]：HKADC2工作时钟选择寄存器：
                                                    0：选择hkadc2_clk_even；
                                                    1：选择hkadc2_clk_odd(默认)。
                                                    bit[6:1]：HKADC2工作设置寄存器；默认000000。（软件不可占用） */
    } reg;
} PMIC_ACRADC_CONV_UNION;
#endif


/*****************************************************************************
 struct               : PMIC_ACRADC_CURRENT_UNION
 struct description   : ACRADC_CURRENT Register structure definition
                        Address Offset:0x000A Initial:0x00 Width:8
 register description : ACRADCibas电流配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reserved : 8;  /* bit[0-7]: bit[7:6]：hkadc2_comp bias电流选择。
                                                   00：2uA；
                                                   01：4uA；
                                                   10：3uA；
                                                   11：1uA。
                                                   bit[5:4]：hkadc2_ref_buffer1电流选择。
                                                   00：2uA；
                                                   01：4uA；
                                                   10：3uA；
                                                   11：1uA。
                                                   bit[3:2]：hkadc2_ref_buffe2r电流选择。
                                                   00：2uA；
                                                   01：4uA；
                                                   10：3uA；
                                                   11：1uA。
                                                   bit[1:0]：hkadc2_input_buffer电流选择。
                                                   00：0.5uA；
                                                   01：1uA；
                                                   10：0.75uA；
                                                   11：0.25uA。 */
    } reg;
} PMIC_ACRADC_CURRENT_UNION;
#endif


/*****************************************************************************
 struct               : PMIC_ACRADC_CALI_CTRL_UNION
 struct description   : ACRADC_CALI_CTRL Register structure definition
                        Address Offset:0x000B Initial:0x00 Width:8
 register description : ACRADC校准配置控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hkadc2_cali_en  : 1;  /* bit[0]  : HKADC2校准使能。
                                                          0：HKADC2校准关闭；
                                                          1：HKADC2校准开启。
                                                          默认为0。
                                                          配置为校准模式（1'b1）模式之后，在完成一次转换之后会自动复位为校准关闭状态（1'b0） */
        unsigned char  hkadc2_cali_sel : 1;  /* bit[1]  : HKADC2校准值选择使能。
                                                          0：校准电路校准值；
                                                          1：软件配置校准值。 */
        unsigned char  reserved        : 6;  /* bit[2-7]: 保留。 */
    } reg;
} PMIC_ACRADC_CALI_CTRL_UNION;
#endif
#define PMIC_ACRADC_CALI_CTRL_hkadc2_cali_en_START   (0)
#define PMIC_ACRADC_CALI_CTRL_hkadc2_cali_en_END     (0)
#define PMIC_ACRADC_CALI_CTRL_hkadc2_cali_sel_START  (1)
#define PMIC_ACRADC_CALI_CTRL_hkadc2_cali_sel_END    (1)


/*****************************************************************************
 struct               : PMIC_ACRADC_CALI_VALUE_UNION
 struct description   : ACRADC_CALI_VALUE Register structure definition
                        Address Offset:0x000C Initial:0x00 Width:8
 register description : ACRADC校准值寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hkadc2_cali_data : 8;  /* bit[0-7]: HKADC2电路校准值。 */
    } reg;
} PMIC_ACRADC_CALI_VALUE_UNION;
#endif
#define PMIC_ACRADC_CALI_VALUE_hkadc2_cali_data_START  (0)
#define PMIC_ACRADC_CALI_VALUE_hkadc2_cali_data_END    (7)


/*****************************************************************************
 struct               : PMIC_ACRADC_CALI_CFG_UNION
 struct description   : ACRADC_CALI_CFG Register structure definition
                        Address Offset:0x000D Initial:0x00 Width:8
 register description : ACRADC校准配置值寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hkadc2_cali_cfg : 8;  /* bit[0-7]: HKADC2软件配置校准值。 */
    } reg;
} PMIC_ACRADC_CALI_CFG_UNION;
#endif
#define PMIC_ACRADC_CALI_CFG_hkadc2_cali_cfg_START  (0)
#define PMIC_ACRADC_CALI_CFG_hkadc2_cali_cfg_END    (7)


/*****************************************************************************
 struct               : PMIC_ACRADC_TDIE_CALI_DATA_UNION
 struct description   : ACRADC_TDIE_CALI_DATA Register structure definition
                        Address Offset:0x000E Initial:0x00 Width:8
 register description : ACR-ADC TDIE通道校准值寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hkadc2_tdie_cali_data : 8;  /* bit[0-7]: ACR-ADC TDIE通道校准值寄存器 */
    } reg;
} PMIC_ACRADC_TDIE_CALI_DATA_UNION;
#endif
#define PMIC_ACRADC_TDIE_CALI_DATA_hkadc2_tdie_cali_data_START  (0)
#define PMIC_ACRADC_TDIE_CALI_DATA_hkadc2_tdie_cali_data_END    (7)


/*****************************************************************************
 struct               : PMIC_ACRADC_TBAT_CALI_DATA_UNION
 struct description   : ACRADC_TBAT_CALI_DATA Register structure definition
                        Address Offset:0x000F Initial:0x00 Width:8
 register description : ACR-ADC TBAT通道校准值寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hkadc2_tbat_cali_data : 8;  /* bit[0-7]: ACR-ADC TBAT通道校准值寄存器 */
    } reg;
} PMIC_ACRADC_TBAT_CALI_DATA_UNION;
#endif
#define PMIC_ACRADC_TBAT_CALI_DATA_hkadc2_tbat_cali_data_START  (0)
#define PMIC_ACRADC_TBAT_CALI_DATA_hkadc2_tbat_cali_data_END    (7)


/*****************************************************************************
 struct               : PMIC_ACRADC_TDIE_CALI_CFG_UNION
 struct description   : ACRADC_TDIE_CALI_CFG Register structure definition
                        Address Offset:0x0010 Initial:0x00 Width:8
 register description : ACR-ADC TDIE通道校准值配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hkadc2_tdie_cali_cfg : 8;  /* bit[0-7]: ACR-ADC TDIE通道校准值配置寄存器 */
    } reg;
} PMIC_ACRADC_TDIE_CALI_CFG_UNION;
#endif
#define PMIC_ACRADC_TDIE_CALI_CFG_hkadc2_tdie_cali_cfg_START  (0)
#define PMIC_ACRADC_TDIE_CALI_CFG_hkadc2_tdie_cali_cfg_END    (7)


/*****************************************************************************
 struct               : PMIC_ACRADC_TBAT_CALI_CFG_UNION
 struct description   : ACRADC_TBAT_CALI_CFG Register structure definition
                        Address Offset:0x0011 Initial:0x00 Width:8
 register description : ACR-ADC TBAT通道校准值配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hkadc2_tbat_cali_cfg : 8;  /* bit[0-7]: ACR-ADC TBAT通道校准值配置寄存器 */
    } reg;
} PMIC_ACRADC_TBAT_CALI_CFG_UNION;
#endif
#define PMIC_ACRADC_TBAT_CALI_CFG_hkadc2_tbat_cali_cfg_START  (0)
#define PMIC_ACRADC_TBAT_CALI_CFG_hkadc2_tbat_cali_cfg_END    (7)


/*****************************************************************************
 struct               : PMIC_ACRADC_MODE_CFG_UNION
 struct description   : ACRADC_MODE_CFG Register structure definition
                        Address Offset:0x0012 Initial:0x01 Width:8
 register description : ACRADC模式配置。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hkadc2_chopper_en : 1;  /* bit[0]  : HKADC2 chopper模式使能信号。
                                                            1'b0：normal模式；
                                                            1'b1：chopper模式（默认）。 */
        unsigned char  reserved          : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_ACRADC_MODE_CFG_UNION;
#endif
#define PMIC_ACRADC_MODE_CFG_hkadc2_chopper_en_START  (0)
#define PMIC_ACRADC_MODE_CFG_hkadc2_chopper_en_END    (0)


/*****************************************************************************
 struct               : PMIC_ACRADC_CALIVALUE_CFG1_UNION
 struct description   : ACRADC_CALIVALUE_CFG1 Register structure definition
                        Address Offset:0x0013 Initial:0xFF Width:8
 register description : 校准模式下和采样值相减的配置值低8bit。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hkadc2_cali_offset_l : 8;  /* bit[0-7]: 校准模式下和采样值的平均值相减的值的低8bit。 */
    } reg;
} PMIC_ACRADC_CALIVALUE_CFG1_UNION;
#endif
#define PMIC_ACRADC_CALIVALUE_CFG1_hkadc2_cali_offset_l_START  (0)
#define PMIC_ACRADC_CALIVALUE_CFG1_hkadc2_cali_offset_l_END    (7)


/*****************************************************************************
 struct               : PMIC_ACRADC_CALIVALUE_CFG2_UNION
 struct description   : ACRADC_CALIVALUE_CFG2 Register structure definition
                        Address Offset:0x0014 Initial:0x00 Width:8
 register description : 校准模式下和采样值相减的配置值高4bit。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hkadc2_cali_offset_h : 4;  /* bit[0-3]: 校准模式下和采样值的平均值相减的值的低4bit。 */
        unsigned char  reserved             : 4;  /* bit[4-7]: reserved */
    } reg;
} PMIC_ACRADC_CALIVALUE_CFG2_UNION;
#endif
#define PMIC_ACRADC_CALIVALUE_CFG2_hkadc2_cali_offset_h_START  (0)
#define PMIC_ACRADC_CALIVALUE_CFG2_hkadc2_cali_offset_h_END    (3)


/*****************************************************************************
 struct               : PMIC_ACRADC_TDIE_OFFSET_CFGL_UNION
 struct description   : ACRADC_TDIE_OFFSET_CFGL Register structure definition
                        Address Offset:0x0015 Initial:0xFF Width:8
 register description : TDIE通道校准模式下和采样值相减的校准配置值低8bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hkadc2_tdie_offset_l : 8;  /* bit[0-7]: TDIE通道校准模式下和采样值相减的校准配置值低8bit */
    } reg;
} PMIC_ACRADC_TDIE_OFFSET_CFGL_UNION;
#endif
#define PMIC_ACRADC_TDIE_OFFSET_CFGL_hkadc2_tdie_offset_l_START  (0)
#define PMIC_ACRADC_TDIE_OFFSET_CFGL_hkadc2_tdie_offset_l_END    (7)


/*****************************************************************************
 struct               : PMIC_ACRADC_TDIE_OFFSET_CFGH_UNION
 struct description   : ACRADC_TDIE_OFFSET_CFGH Register structure definition
                        Address Offset:0x0016 Initial:0x00 Width:8
 register description : TDIE通道校准模式下和采样值相减的校准配置值高4bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hkadc2_tdie_offset_h : 4;  /* bit[0-3]: TDIE通道校准模式下和采样值相减的校准配置值高4bit */
        unsigned char  reserved             : 4;  /* bit[4-7]: reserved */
    } reg;
} PMIC_ACRADC_TDIE_OFFSET_CFGH_UNION;
#endif
#define PMIC_ACRADC_TDIE_OFFSET_CFGH_hkadc2_tdie_offset_h_START  (0)
#define PMIC_ACRADC_TDIE_OFFSET_CFGH_hkadc2_tdie_offset_h_END    (3)


/*****************************************************************************
 struct               : PMIC_ACRADC_TBAT_OFFSET_CFGL_UNION
 struct description   : ACRADC_TBAT_OFFSET_CFGL Register structure definition
                        Address Offset:0x0017 Initial:0xFF Width:8
 register description : TBAT通道校准模式下和采样值相减的校准配置值低8bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hkadc2_tbat_offset_l : 8;  /* bit[0-7]: TBAT通道校准模式下和采样值相减的校准配置值低8bit */
    } reg;
} PMIC_ACRADC_TBAT_OFFSET_CFGL_UNION;
#endif
#define PMIC_ACRADC_TBAT_OFFSET_CFGL_hkadc2_tbat_offset_l_START  (0)
#define PMIC_ACRADC_TBAT_OFFSET_CFGL_hkadc2_tbat_offset_l_END    (7)


/*****************************************************************************
 struct               : PMIC_ACRADC_TBAT_OFFSET_CFGH_UNION
 struct description   : ACRADC_TBAT_OFFSET_CFGH Register structure definition
                        Address Offset:0x0018 Initial:0x00 Width:8
 register description : TBAT通道校准模式下和采样值相减的校准配置值高4bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  hkadc2_tbat_offset_h : 4;  /* bit[0-3]: TBAT通道校准模式下和采样值相减的校准配置值高4bit */
        unsigned char  reserved             : 4;  /* bit[4-7]: reserved */
    } reg;
} PMIC_ACRADC_TBAT_OFFSET_CFGH_UNION;
#endif
#define PMIC_ACRADC_TBAT_OFFSET_CFGH_hkadc2_tbat_offset_h_START  (0)
#define PMIC_ACRADC_TBAT_OFFSET_CFGH_hkadc2_tbat_offset_h_END    (3)


/*****************************************************************************
 struct               : PMIC_SOH_VPTAT_EN_UNION
 struct description   : SOH_VPTAT_EN Register structure definition
                        Address Offset:0x0019 Initial:0x00 Width:8
 register description : SOH VPTAT使能寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  soh_vptat_en : 1;  /* bit[0-0]: 预留寄存器：
                                                       1'b0不打开VPTAT_SOH，1'b1打开VPTAT_SOH，默认不打开 */
        unsigned char  reserved     : 7;  /* bit[1-7]: reserved */
    } reg;
} PMIC_SOH_VPTAT_EN_UNION;
#endif
#define PMIC_SOH_VPTAT_EN_soh_vptat_en_START  (0)
#define PMIC_SOH_VPTAT_EN_soh_vptat_en_END    (0)


/*****************************************************************************
 struct               : PMIC_SOH_EN_UNION
 struct description   : SOH_EN Register structure definition
                        Address Offset:0x0030 Initial:0x00 Width:8
 register description : SOH功能使能寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sc_soh_en : 1;  /* bit[0]  : SOH功能使能寄存器：
                                                    1'b0：不使能
                                                    1'b1：使能 */
        unsigned char  reserved  : 7;  /* bit[1-7]: 保留 */
    } reg;
} PMIC_SOH_EN_UNION;
#endif
#define PMIC_SOH_EN_sc_soh_en_START  (0)
#define PMIC_SOH_EN_sc_soh_en_END    (0)


/*****************************************************************************
 struct               : PMIC_SOH_DET_TIMER_UNION
 struct description   : SOH_DET_TIMER Register structure definition
                        Address Offset:0x0031 Initial:0x00 Width:8
 register description : SOH温度检测周期控制寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sc_soh_det_timer : 2;  /* bit[0-1]: SOH功能温度检测周期控制寄存器：
                                                           2'b00:5s（默认）
                                                           2'b01:10s
                                                           2'b10:30s
                                                           2'b11:60s */
        unsigned char  reserved         : 6;  /* bit[2-7]: reserved */
    } reg;
} PMIC_SOH_DET_TIMER_UNION;
#endif
#define PMIC_SOH_DET_TIMER_sc_soh_det_timer_START  (0)
#define PMIC_SOH_DET_TIMER_sc_soh_det_timer_END    (1)


/*****************************************************************************
 struct               : PMIC_SOH_VBAT_UVP_L_UNION
 struct description   : SOH_VBAT_UVP_L Register structure definition
                        Address Offset:0x0032 Initial:0x29 Width:8
 register description : SOH功能VBAT低压检测阈值低8bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sc_soh_vbat_uvp_l : 8;  /* bit[0-7]: SOH功能VBAT低压检测阈值低8bit */
    } reg;
} PMIC_SOH_VBAT_UVP_L_UNION;
#endif
#define PMIC_SOH_VBAT_UVP_L_sc_soh_vbat_uvp_l_START  (0)
#define PMIC_SOH_VBAT_UVP_L_sc_soh_vbat_uvp_l_END    (7)


/*****************************************************************************
 struct               : PMIC_SOH_VBAT_UVP_H_UNION
 struct description   : SOH_VBAT_UVP_H Register structure definition
                        Address Offset:0x0033 Initial:0x0C Width:8
 register description : SOH功能VBAT低压检测阈值高4bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sc_soh_vbat_uvp_h : 4;  /* bit[0-3]: SOH功能VBAT低压检测阈值高4bit */
        unsigned char  reserved          : 4;  /* bit[4-7]: reserved */
    } reg;
} PMIC_SOH_VBAT_UVP_H_UNION;
#endif
#define PMIC_SOH_VBAT_UVP_H_sc_soh_vbat_uvp_h_START  (0)
#define PMIC_SOH_VBAT_UVP_H_sc_soh_vbat_uvp_h_END    (3)


/*****************************************************************************
 struct               : PMIC_OVP_EN_UNION
 struct description   : OVP_EN Register structure definition
                        Address Offset:0x0060 Initial:0x00 Width:8
 register description : OVP功能使能寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sc_ovp_en : 1;  /* bit[0-0]: OVP功能使能寄存器：
                                                    1'b0：不使能OVP功能；
                                                    1'b1：使能OVP功能；
                                                    注：OVP检测结束，该寄存器值变为默认值 */
        unsigned char  reserved  : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_OVP_EN_UNION;
#endif
#define PMIC_OVP_EN_sc_ovp_en_START  (0)
#define PMIC_OVP_EN_sc_ovp_en_END    (0)


/*****************************************************************************
 struct               : PMIC_OVP_CTRL_UNION
 struct description   : OVP_CTRL Register structure definition
                        Address Offset:0x0061 Initial:0x02 Width:8
 register description : OVP完成检测，不满足检测条件的连续检测次数配置
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sc_ovp_timer : 2;  /* bit[0-1]: OVP完成检测，不满足检测条件的检测的连续检测次数：
                                                       2'b00：1次
                                                       2'b01：4次
                                                       2'b10：8次
                                                       2'b11：16次 */
        unsigned char  reserved     : 6;  /* bit[2-7]: reserved */
    } reg;
} PMIC_OVP_CTRL_UNION;
#endif
#define PMIC_OVP_CTRL_sc_ovp_timer_START  (0)
#define PMIC_OVP_CTRL_sc_ovp_timer_END    (1)


/*****************************************************************************
 struct               : PMIC_OVP_VBAT_OVH_TH0_L_UNION
 struct description   : OVP_VBAT_OVH_TH0_L Register structure definition
                        Address Offset:0x0062 Initial:0x9A Width:8
 register description : 电池过压保护电压检测高阈值0的低8bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sc_ovp_vbat_th0_l : 8;  /* bit[0-7]: 电池过压保护电压检测高阈值0的低8bit */
    } reg;
} PMIC_OVP_VBAT_OVH_TH0_L_UNION;
#endif
#define PMIC_OVP_VBAT_OVH_TH0_L_sc_ovp_vbat_th0_l_START  (0)
#define PMIC_OVP_VBAT_OVH_TH0_L_sc_ovp_vbat_th0_l_END    (7)


/*****************************************************************************
 struct               : PMIC_OVP_VBAT_OVH_TH0_H_UNION
 struct description   : OVP_VBAT_OVH_TH0_H Register structure definition
                        Address Offset:0x0063 Initial:0x0D Width:8
 register description : 电池过压保护电压检测高阈值0的高4bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sc_ovp_vbat_th0_h : 4;  /* bit[0-3]: 电池过压保护电压检测高阈值0的高4bit */
        unsigned char  reserved          : 4;  /* bit[4-7]: reserved */
    } reg;
} PMIC_OVP_VBAT_OVH_TH0_H_UNION;
#endif
#define PMIC_OVP_VBAT_OVH_TH0_H_sc_ovp_vbat_th0_h_START  (0)
#define PMIC_OVP_VBAT_OVH_TH0_H_sc_ovp_vbat_th0_h_END    (3)


/*****************************************************************************
 struct               : PMIC_OVP_TBAT_OVH_TH0_L_UNION
 struct description   : OVP_TBAT_OVH_TH0_L Register structure definition
                        Address Offset:0x0064 Initial:0x87 Width:8
 register description : 电池过压保护温度检测高阈值0的低8bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sc_ovp_tbat_th0_l : 8;  /* bit[0-7]: 电池过压保护温度检测高阈值0的低8bit */
    } reg;
} PMIC_OVP_TBAT_OVH_TH0_L_UNION;
#endif
#define PMIC_OVP_TBAT_OVH_TH0_L_sc_ovp_tbat_th0_l_START  (0)
#define PMIC_OVP_TBAT_OVH_TH0_L_sc_ovp_tbat_th0_l_END    (7)


/*****************************************************************************
 struct               : PMIC_OVP_TBAT_OVH_TH0_H_UNION
 struct description   : OVP_TBAT_OVH_TH0_H Register structure definition
                        Address Offset:0x0065 Initial:0x03 Width:8
 register description : 电池过压保护温度检测高阈值0的高4bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sc_ovp_tbat_th0_h : 4;  /* bit[0-3]: 电池过压保护温度检测高阈值0的高4bit */
        unsigned char  reserved          : 4;  /* bit[4-7]: reserved */
    } reg;
} PMIC_OVP_TBAT_OVH_TH0_H_UNION;
#endif
#define PMIC_OVP_TBAT_OVH_TH0_H_sc_ovp_tbat_th0_h_START  (0)
#define PMIC_OVP_TBAT_OVH_TH0_H_sc_ovp_tbat_th0_h_END    (3)


/*****************************************************************************
 struct               : PMIC_OVP_VBAT_OVH_TH1_L_UNION
 struct description   : OVP_VBAT_OVH_TH1_L Register structure definition
                        Address Offset:0x0066 Initial:0x48 Width:8
 register description : 电池过压保护电压检测高阈值1的低8bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sc_ovp_vbat_th1_l : 8;  /* bit[0-7]: 电池过压保护电压检测高阈值1的低8bit */
    } reg;
} PMIC_OVP_VBAT_OVH_TH1_L_UNION;
#endif
#define PMIC_OVP_VBAT_OVH_TH1_L_sc_ovp_vbat_th1_l_START  (0)
#define PMIC_OVP_VBAT_OVH_TH1_L_sc_ovp_vbat_th1_l_END    (7)


/*****************************************************************************
 struct               : PMIC_OVP_VBAT_OVH_TH1_H_UNION
 struct description   : OVP_VBAT_OVH_TH1_H Register structure definition
                        Address Offset:0x0067 Initial:0x0D Width:8
 register description : 电池过压保护电压检测高阈值1的高4bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sc_ovp_vbat_th1_h : 4;  /* bit[0-3]: 电池过压保护电压检测高阈值1的高4bit */
        unsigned char  reserved          : 4;  /* bit[4-7]: reserved */
    } reg;
} PMIC_OVP_VBAT_OVH_TH1_H_UNION;
#endif
#define PMIC_OVP_VBAT_OVH_TH1_H_sc_ovp_vbat_th1_h_START  (0)
#define PMIC_OVP_VBAT_OVH_TH1_H_sc_ovp_vbat_th1_h_END    (3)


/*****************************************************************************
 struct               : PMIC_OVP_TBAT_OVH_TH1_L_UNION
 struct description   : OVP_TBAT_OVH_TH1_L Register structure definition
                        Address Offset:0x0068 Initial:0xD9 Width:8
 register description : 电池过压保护温度检测高阈值1的低8bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sc_ovp_tbat_th1_l : 8;  /* bit[0-7]: 电池过压保护温度检测高阈值1的低8bit */
    } reg;
} PMIC_OVP_TBAT_OVH_TH1_L_UNION;
#endif
#define PMIC_OVP_TBAT_OVH_TH1_L_sc_ovp_tbat_th1_l_START  (0)
#define PMIC_OVP_TBAT_OVH_TH1_L_sc_ovp_tbat_th1_l_END    (7)


/*****************************************************************************
 struct               : PMIC_OVP_TBAT_OVH_TH1_H_UNION
 struct description   : OVP_TBAT_OVH_TH1_H Register structure definition
                        Address Offset:0x0069 Initial:0x02 Width:8
 register description : 电池过压保护温度检测高阈值1的高4bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sc_ovp_tbat_th1_h : 4;  /* bit[0-3]: 电池过压保护温度检测高阈值1的高4bit */
        unsigned char  reserved          : 4;  /* bit[4-7]: reserved */
    } reg;
} PMIC_OVP_TBAT_OVH_TH1_H_UNION;
#endif
#define PMIC_OVP_TBAT_OVH_TH1_H_sc_ovp_tbat_th1_h_START  (0)
#define PMIC_OVP_TBAT_OVH_TH1_H_sc_ovp_tbat_th1_h_END    (3)


/*****************************************************************************
 struct               : PMIC_OVP_VBAT_OVH_TH2_L_UNION
 struct description   : OVP_VBAT_OVH_TH2_L Register structure definition
                        Address Offset:0x006A Initial:0x1F Width:8
 register description : 电池过压保护电压检测高阈值2的低8bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sc_ovp_vbat_th2_l : 8;  /* bit[0-7]: 电池过压保护电压检测高阈值2的低8bit */
    } reg;
} PMIC_OVP_VBAT_OVH_TH2_L_UNION;
#endif
#define PMIC_OVP_VBAT_OVH_TH2_L_sc_ovp_vbat_th2_l_START  (0)
#define PMIC_OVP_VBAT_OVH_TH2_L_sc_ovp_vbat_th2_l_END    (7)


/*****************************************************************************
 struct               : PMIC_OVP_VBAT_OVH_TH2_H_UNION
 struct description   : OVP_VBAT_OVH_TH2_H Register structure definition
                        Address Offset:0x006B Initial:0x0D Width:8
 register description : 电池过压保护电压检测高阈值2的高4bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sc_ovp_vbat_th2_h : 4;  /* bit[0-3]: 电池过压保护电压检测高阈值2的高4bit */
        unsigned char  reserved          : 4;  /* bit[4-7]: reserved */
    } reg;
} PMIC_OVP_VBAT_OVH_TH2_H_UNION;
#endif
#define PMIC_OVP_VBAT_OVH_TH2_H_sc_ovp_vbat_th2_h_START  (0)
#define PMIC_OVP_VBAT_OVH_TH2_H_sc_ovp_vbat_th2_h_END    (3)


/*****************************************************************************
 struct               : PMIC_OVP_TBAT_OVH_TH2_L_UNION
 struct description   : OVP_TBAT_OVH_TH2_L Register structure definition
                        Address Offset:0x006C Initial:0x4E Width:8
 register description : 电池过压保护温度检测高阈值2的低8bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sc_ovp_tbat_th2_l : 8;  /* bit[0-7]: 电池过压保护温度检测高阈值2的低8bit */
    } reg;
} PMIC_OVP_TBAT_OVH_TH2_L_UNION;
#endif
#define PMIC_OVP_TBAT_OVH_TH2_L_sc_ovp_tbat_th2_l_START  (0)
#define PMIC_OVP_TBAT_OVH_TH2_L_sc_ovp_tbat_th2_l_END    (7)


/*****************************************************************************
 struct               : PMIC_OVP_TBAT_OVH_TH2_H_UNION
 struct description   : OVP_TBAT_OVH_TH2_H Register structure definition
                        Address Offset:0x006D Initial:0x02 Width:8
 register description : 电池过压保护温度检测高阈值2的高4bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sc_ovp_tbat_th2_h : 4;  /* bit[0-3]: 电池过压保护温度检测高阈值2的高4bit */
        unsigned char  reserved          : 4;  /* bit[4-7]: reserved */
    } reg;
} PMIC_OVP_TBAT_OVH_TH2_H_UNION;
#endif
#define PMIC_OVP_TBAT_OVH_TH2_H_sc_ovp_tbat_th2_h_START  (0)
#define PMIC_OVP_TBAT_OVH_TH2_H_sc_ovp_tbat_th2_h_END    (3)


/*****************************************************************************
 struct               : PMIC_SOH_OVP_REAL_UNION
 struct description   : SOH_OVP_REAL Register structure definition
                        Address Offset:0x006E Initial:0x00 Width:8
 register description : SOH OVP 高/底阈值检测实时记录
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  st_soh_ovp   : 1;  /* bit[0]: 电池过温/过压三组检测结果：
                                                     1'b0：未过温/过压
                                                     1'b1：过温/过压 */
        unsigned char  st_tmp_ovh_2 : 1;  /* bit[1]: TBAT温度保护高阈值2检测结果：
                                                     1'b0：未过温
                                                     1'b1：过温 */
        unsigned char  st_soh_ovh_2 : 1;  /* bit[2]: 电池过压保护高压阈值2检测结果：
                                                     1'b0：未过压
                                                     1'b1：过压 */
        unsigned char  st_tmp_ovh_1 : 1;  /* bit[3]: TBAT温度保护高阈值1检测结果：
                                                     1'b0：未过温
                                                     1'b1：过温 */
        unsigned char  st_soh_ovh_1 : 1;  /* bit[4]: 电池过压保护高压阈值1检测结果：
                                                     1'b0：未过压
                                                     1'b1：过压 */
        unsigned char  st_tmp_ovh_0 : 1;  /* bit[5]: TBAT温度保护高阈值0检测结果：
                                                     1'b0：未过温
                                                     1'b1：过温 */
        unsigned char  st_soh_ovh_0 : 1;  /* bit[6]: 电池过压保护高压阈值0检测结果：
                                                     1'b0：未过压
                                                     1'b1：过压 */
        unsigned char  reserved     : 1;  /* bit[7]: reserved */
    } reg;
} PMIC_SOH_OVP_REAL_UNION;
#endif
#define PMIC_SOH_OVP_REAL_st_soh_ovp_START    (0)
#define PMIC_SOH_OVP_REAL_st_soh_ovp_END      (0)
#define PMIC_SOH_OVP_REAL_st_tmp_ovh_2_START  (1)
#define PMIC_SOH_OVP_REAL_st_tmp_ovh_2_END    (1)
#define PMIC_SOH_OVP_REAL_st_soh_ovh_2_START  (2)
#define PMIC_SOH_OVP_REAL_st_soh_ovh_2_END    (2)
#define PMIC_SOH_OVP_REAL_st_tmp_ovh_1_START  (3)
#define PMIC_SOH_OVP_REAL_st_tmp_ovh_1_END    (3)
#define PMIC_SOH_OVP_REAL_st_soh_ovh_1_START  (4)
#define PMIC_SOH_OVP_REAL_st_soh_ovh_1_END    (4)
#define PMIC_SOH_OVP_REAL_st_tmp_ovh_0_START  (5)
#define PMIC_SOH_OVP_REAL_st_tmp_ovh_0_END    (5)
#define PMIC_SOH_OVP_REAL_st_soh_ovh_0_START  (6)
#define PMIC_SOH_OVP_REAL_st_soh_ovh_0_END    (6)


/*****************************************************************************
 struct               : PMIC_SOH_SOFT_RST_UNION
 struct description   : SOH_SOFT_RST Register structure definition
                        Address Offset:0x00E0 Initial:0x5A Width:8
 register description : SOH模块软复位
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sc_soh_soft_rst : 8;  /* bit[0-7]: SOH模块软复位配置寄存器，写保护
                                                          当写入0x5A时候，软复位为高电平，不复位SOH数字逻辑；
                                                          当写入0xAC时候，软复位为低电平，复位SOH数字逻辑，SOH控制逻辑会从SOH重新回读一次数据。
                                                          当写入其他值，软复位不跳变，保持；
                                                          不对软件开放，debug使用 */
    } reg;
} PMIC_SOH_SOFT_RST_UNION;
#endif
#define PMIC_SOH_SOFT_RST_sc_soh_soft_rst_START  (0)
#define PMIC_SOH_SOFT_RST_sc_soh_soft_rst_END    (7)


/*****************************************************************************
 struct               : PMIC_TEST_BUS_SEL_UNION
 struct description   : TEST_BUS_SEL Register structure definition
                        Address Offset:0x00E1 Initial:0x00 Width:8
 register description : TEST BUS使能及选择信号配置
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sc_acr_tb_sel : 4;  /* bit[0-3]: ACR_CTRL模块Testbus选择信号 */
        unsigned char  sc_acr_tb_en  : 1;  /* bit[4]  : ACR_CTRL模块Testbus使能信号，高有效。 */
        unsigned char  reserved      : 3;  /* bit[5-7]: 保留 */
    } reg;
} PMIC_TEST_BUS_SEL_UNION;
#endif
#define PMIC_TEST_BUS_SEL_sc_acr_tb_sel_START  (0)
#define PMIC_TEST_BUS_SEL_sc_acr_tb_sel_END    (3)
#define PMIC_TEST_BUS_SEL_sc_acr_tb_en_START   (4)
#define PMIC_TEST_BUS_SEL_sc_acr_tb_en_END     (4)


/*****************************************************************************
 struct               : PMIC_ACR_TB_BUS_0_UNION
 struct description   : ACR_TB_BUS_0 Register structure definition
                        Address Offset:0x00E2 Initial:0x00 Width:8
 register description : ACR_CTRL模块TESTBUS数据
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  acr_tb_bus_0 : 8;  /* bit[0-7]: ACR_CTRL模块TESTBUS数据 */
    } reg;
} PMIC_ACR_TB_BUS_0_UNION;
#endif
#define PMIC_ACR_TB_BUS_0_acr_tb_bus_0_START  (0)
#define PMIC_ACR_TB_BUS_0_acr_tb_bus_0_END    (7)


/*****************************************************************************
 struct               : PMIC_ACR_TB_BUS_1_UNION
 struct description   : ACR_TB_BUS_1 Register structure definition
                        Address Offset:0x00E3 Initial:0x00 Width:8
 register description : ACR_CTRL模块TESTBUS数据
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  acr_tb_bus_1 : 8;  /* bit[0-7]: ACR_CTRL模块TESTBUS数据 */
    } reg;
} PMIC_ACR_TB_BUS_1_UNION;
#endif
#define PMIC_ACR_TB_BUS_1_acr_tb_bus_1_START  (0)
#define PMIC_ACR_TB_BUS_1_acr_tb_bus_1_END    (7)


/*****************************************************************************
 struct               : PMIC_ACR_CLK_GT_EN_UNION
 struct description   : ACR_CLK_GT_EN Register structure definition
                        Address Offset:0x00E4 Initial:0x00 Width:8
 register description : 时钟门控使能信号
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sc_debug_acr : 1;  /* bit[0]  : SOH模块ADC采样时钟及ACR控制时钟门控使能debug信号（时钟是否常开）：
                                                       1'b0：时钟受正常功能控制（默认）；
                                                       1'b1：有时钟，即时钟常在。 */
        unsigned char  reserved     : 7;  /* bit[1-7]: 保留 */
    } reg;
} PMIC_ACR_CLK_GT_EN_UNION;
#endif
#define PMIC_ACR_CLK_GT_EN_sc_debug_acr_START  (0)
#define PMIC_ACR_CLK_GT_EN_sc_debug_acr_END    (0)




/****************************************************************************
                     (17/17) EIS_CTRL
 ****************************************************************************/
/*****************************************************************************
 struct               : PMIC_EIS_ANA_CTRL0_UNION
 struct description   : EIS_ANA_CTRL0 Register structure definition
                        Address Offset:0xA000 Initial:0x30 Width:8
 register description : EIS模拟配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_disen_curr_chanel : 2;  /* bit[0-1]: 时域或频域法电流通道屏蔽
                                                                。 */
        unsigned char  eis_disen_volt_chanel : 2;  /* bit[2-3]: 时域或频域法电压通道屏蔽。 */
        unsigned char  eis_chopper2_en       : 1;  /* bit[4]  : 运放chopper使能，1使能。 */
        unsigned char  eis_chopper1_en       : 1;  /* bit[5]  : 运放chopper使能，1使能 */
        unsigned char  reserved              : 2;  /* bit[6-7]: 保留。 */
    } reg;
} PMIC_EIS_ANA_CTRL0_UNION;
#endif
#define PMIC_EIS_ANA_CTRL0_eis_disen_curr_chanel_START  (0)
#define PMIC_EIS_ANA_CTRL0_eis_disen_curr_chanel_END    (1)
#define PMIC_EIS_ANA_CTRL0_eis_disen_volt_chanel_START  (2)
#define PMIC_EIS_ANA_CTRL0_eis_disen_volt_chanel_END    (3)
#define PMIC_EIS_ANA_CTRL0_eis_chopper2_en_START        (4)
#define PMIC_EIS_ANA_CTRL0_eis_chopper2_en_END          (4)
#define PMIC_EIS_ANA_CTRL0_eis_chopper1_en_START        (5)
#define PMIC_EIS_ANA_CTRL0_eis_chopper1_en_END          (5)


/*****************************************************************************
 struct               : PMIC_EIS_ANA_CTRL1_UNION
 struct description   : EIS_ANA_CTRL1 Register structure definition
                        Address Offset:0xA001 Initial:0x34 Width:8
 register description : EIS模拟配置寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_curr_gain_set : 3;  /* bit[0-2]: 电流采样增益设置：
                                                            000:16 001:32
                                                            010:64 011:256
                                                            100:512  */
        unsigned char  eis_volt_gain_set : 3;  /* bit[3-5]: VBAT相对电压采样增益设置：
                                                            000:1 001:2
                                                            010:3 011:4
                                                            100:6 101:8
                                                            110:10 111:12 */
        unsigned char  eis_disc_curr_set : 2;  /* bit[6-7]: 拉载电流幅度设置：
                                                            00:200mA
                                                            01:100mA
                                                            10:150mA
                                                            11:50mA */
    } reg;
} PMIC_EIS_ANA_CTRL1_UNION;
#endif
#define PMIC_EIS_ANA_CTRL1_eis_curr_gain_set_START  (0)
#define PMIC_EIS_ANA_CTRL1_eis_curr_gain_set_END    (2)
#define PMIC_EIS_ANA_CTRL1_eis_volt_gain_set_START  (3)
#define PMIC_EIS_ANA_CTRL1_eis_volt_gain_set_END    (5)
#define PMIC_EIS_ANA_CTRL1_eis_disc_curr_set_START  (6)
#define PMIC_EIS_ANA_CTRL1_eis_disc_curr_set_END    (7)


/*****************************************************************************
 struct               : PMIC_EIS_ANA_CTRL2_UNION
 struct description   : EIS_ANA_CTRL2 Register structure definition
                        Address Offset:0xA002 Initial:0x21 Width:8
 register description : EIS模拟配置寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_cur_ampcap_sel  : 2;  /* bit[0-1]: eis电流通道运放补偿电容选择：
                                                              00：1C
                                                              01：2C
                                                              10：4C
                                                              11：8C */
        unsigned char  eis_cur_rescap_sel  : 2;  /* bit[2-3]: eis电流通道电阻补偿电容选择：
                                                              00：1C
                                                              01：2C
                                                              10：4C
                                                              11：8C */
        unsigned char  eis_volt_cap_sel    : 2;  /* bit[4-5]: eis电压通道运放补偿电容选择：
                                                              00：1C
                                                              01：2C
                                                              10：4C
                                                              11：8C */
        unsigned char  eis_volt_rescap_sel : 2;  /* bit[6-7]: eis电压通道电阻补偿电容选择：
                                                              00：1C
                                                              01：2C
                                                              10：4C
                                                              11：8C */
    } reg;
} PMIC_EIS_ANA_CTRL2_UNION;
#endif
#define PMIC_EIS_ANA_CTRL2_eis_cur_ampcap_sel_START   (0)
#define PMIC_EIS_ANA_CTRL2_eis_cur_ampcap_sel_END     (1)
#define PMIC_EIS_ANA_CTRL2_eis_cur_rescap_sel_START   (2)
#define PMIC_EIS_ANA_CTRL2_eis_cur_rescap_sel_END     (3)
#define PMIC_EIS_ANA_CTRL2_eis_volt_cap_sel_START     (4)
#define PMIC_EIS_ANA_CTRL2_eis_volt_cap_sel_END       (5)
#define PMIC_EIS_ANA_CTRL2_eis_volt_rescap_sel_START  (6)
#define PMIC_EIS_ANA_CTRL2_eis_volt_rescap_sel_END    (7)


/*****************************************************************************
 struct               : PMIC_EIS_IBIAS_SET_0_UNION
 struct description   : EIS_IBIAS_SET_0 Register structure definition
                        Address Offset:0xA003 Initial:0xFF Width:8
 register description : EIS优化配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_ibias_set_0 : 8;  /* bit[0-7]: 模拟各PGA偏置电流设置
                                                          1<1:0> 电流通道共模buf地电流配置：
                                                          2'b00：IB=0.5uA； 2'b01：IB=0.25uA； 
                                                          2'b10：IB=0.75uA； 2'b11：IB=1uA
                                                          2.<3:2>电压通道共模buf地电流配置：
                                                          2'b00：IB=0.5uA；2'b01：IB=0.25uA； 
                                                          2'b10：IB=0.75uA； 2'b11：IB=1uA
                                                          3.<5:4>电流通道PGA电流配置：
                                                          2'b00：IB=0.5uA； 2'b01：IB=0.25uA； 
                                                          2'b10：IB=0.75uA； 2'b11：IB=1uA
                                                          4.<7:6>电压通道PGA电流配置：
                                                          2'b00：IB=0.5uA； 2'b01：IB=0.25uA； 
                                                          2'b10：IB=0.75uA； 2'b11：IB=1uA */
    } reg;
} PMIC_EIS_IBIAS_SET_0_UNION;
#endif
#define PMIC_EIS_IBIAS_SET_0_eis_ibias_set_0_START  (0)
#define PMIC_EIS_IBIAS_SET_0_eis_ibias_set_0_END    (7)


/*****************************************************************************
 struct               : PMIC_EIS_IBIAS_SET_1_UNION
 struct description   : EIS_IBIAS_SET_1 Register structure definition
                        Address Offset:0xA004 Initial:0x00 Width:8
 register description : EIS优化配置寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_ibias_set_1 : 8;  /* bit[0-7]: 模拟各PGA偏置电流设置
                                                          1<1:0> 电流通道共模buf地电流配置：
                                                          2'b00：IB=0.5uA； 2'b01：IB=0.25uA； 
                                                          2'b10：IB=0.75uA； 2'b11：IB=1uA
                                                          2.<3:2>电压通道共模buf地电流配置：
                                                          2'b00：IB=0.5uA；2'b01：IB=0.25uA； 
                                                          2'b10：IB=0.75uA； 2'b11：IB=1uA
                                                          3.<5:4>电流通道PGA电流配置：
                                                          2'b00：IB=0.5uA； 2'b01：IB=0.25uA； 
                                                          2'b10：IB=0.75uA； 2'b11：IB=1uA
                                                          4.<7:6>电压通道PGA电流配置：
                                                          2'b00：IB=0.5uA； 2'b01：IB=0.25uA； 
                                                          2'b10：IB=0.75uA； 2'b11：IB=1uA */
    } reg;
} PMIC_EIS_IBIAS_SET_1_UNION;
#endif
#define PMIC_EIS_IBIAS_SET_1_eis_ibias_set_1_START  (0)
#define PMIC_EIS_IBIAS_SET_1_eis_ibias_set_1_END    (7)


/*****************************************************************************
 struct               : PMIC_EIS_TEST_CTRL_UNION
 struct description   : EIS_TEST_CTRL Register structure definition
                        Address Offset:0xA005 Initial:0x00 Width:8
 register description : EIS测试模式配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_testmode : 1;  /* bit[0]  : EIS测试模式：
                                                       0：不使能测试模式；
                                                       1：使能测试模式。 */
        unsigned char  reserved     : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_EIS_TEST_CTRL_UNION;
#endif
#define PMIC_EIS_TEST_CTRL_eis_testmode_START  (0)
#define PMIC_EIS_TEST_CTRL_eis_testmode_END    (0)


/*****************************************************************************
 struct               : PMIC_EIS_RESERVE0_UNION
 struct description   : EIS_RESERVE0 Register structure definition
                        Address Offset:0xA006 Initial:0x60 Width:8
 register description : EIS 模拟预留寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_ana_reserve0 : 8;  /* bit[0-7]: EIS 模拟预留寄存器0。
                                                           <7>: 电压通道运放补偿电容<2>，1：电容增加；
                                                           <6>: 电压通道电阻补偿电容<2>，1：电容增加；
                                                           <5>: 共模运放chop使能，1：开启；
                                                           <4:3>: 电压通道共模运放档位选择:
                                                           00：1.5V
                                                           01：1.4V
                                                           10：1.3V
                                                           11：1.2V
                                                           <2>: 电流通道共模运放档位选择
                                                           0：0.9V 1：1.3V */
    } reg;
} PMIC_EIS_RESERVE0_UNION;
#endif
#define PMIC_EIS_RESERVE0_eis_ana_reserve0_START  (0)
#define PMIC_EIS_RESERVE0_eis_ana_reserve0_END    (7)


/*****************************************************************************
 struct               : PMIC_EIS_RESERVE1_UNION
 struct description   : EIS_RESERVE1 Register structure definition
                        Address Offset:0xA007 Initial:0x00 Width:8
 register description : EIS 模拟预留寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_ana_reserve1 : 8;  /* bit[0-7]: EIS 模拟预留寄存器1。 */
    } reg;
} PMIC_EIS_RESERVE1_UNION;
#endif
#define PMIC_EIS_RESERVE1_eis_ana_reserve1_START  (0)
#define PMIC_EIS_RESERVE1_eis_ana_reserve1_END    (7)


/*****************************************************************************
 struct               : PMIC_EIS_RESERVE2_UNION
 struct description   : EIS_RESERVE2 Register structure definition
                        Address Offset:0xA008 Initial:0x00 Width:8
 register description : EIS 模拟预留寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_ana_reserve2 : 8;  /* bit[0-7]: EIS 模拟预留寄存器2。 */
    } reg;
} PMIC_EIS_RESERVE2_UNION;
#endif
#define PMIC_EIS_RESERVE2_eis_ana_reserve2_START  (0)
#define PMIC_EIS_RESERVE2_eis_ana_reserve2_END    (7)


/*****************************************************************************
 struct               : PMIC_EIS_CTRL0_UNION
 struct description   : EIS_CTRL0 Register structure definition
                        Address Offset:0xA010 Initial:0x00 Width:8
 register description : EIS模块配置寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_eis_en : 1;  /* bit[0]  : EIS使能配置寄存器。
                                                     0：不使能EIS功能；
                                                     1：使能EIS功能。 */
        unsigned char  reserved   : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_EIS_CTRL0_UNION;
#endif
#define PMIC_EIS_CTRL0_reg_eis_en_START  (0)
#define PMIC_EIS_CTRL0_reg_eis_en_END    (0)


/*****************************************************************************
 struct               : PMIC_EIS_CTRL1_UNION
 struct description   : EIS_CTRL1 Register structure definition
                        Address Offset:0xA011 Initial:0x00 Width:8
 register description : EIS模块配置寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_eis_dischg_mode : 1;  /* bit[0]  : EIS模块Discharge放电模式选择寄存器。
                                                              1'b0：按50%占空比周期放电（默认）；
                                                              1'b1：任意时间开启关断放电，由软件配置Discharge放电使能寄存器控制。
                                                              注：EIS使能前配置好，不能动态配置。 */
        unsigned char  reg_eis_dischg_en   : 1;  /* bit[1]  : EIS放电功能使能配置寄存器。
                                                              1'b0：Discharge功能关闭（默认）；
                                                              1'b1：软件模式开启Discharge功能，软件直接控制放电的开和关。 */
        unsigned char  reserved            : 6;  /* bit[2-7]: 保留。 */
    } reg;
} PMIC_EIS_CTRL1_UNION;
#endif
#define PMIC_EIS_CTRL1_reg_eis_dischg_mode_START  (0)
#define PMIC_EIS_CTRL1_reg_eis_dischg_mode_END    (0)
#define PMIC_EIS_CTRL1_reg_eis_dischg_en_START    (1)
#define PMIC_EIS_CTRL1_reg_eis_dischg_en_END      (1)


/*****************************************************************************
 struct               : PMIC_EIS_CTRL2_UNION
 struct description   : EIS_CTRL2 Register structure definition
                        Address Offset:0xA012 Initial:0x00 Width:8
 register description : EIS模块配置寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_eis_tw               : 2;  /* bit[0-1]: EIS检测Tw时间配置寄存器，默认0mS。
                                                                   00：0mS；
                                                                   01：20mS；
                                                                   10：100mS；
                                                                   11：200mS。 */
        unsigned char  reg_eis_init_chanl2start : 2;  /* bit[2-3]: EIS检测初始化采样过程切换采样通道后到发起eis_adc_start时间间隔配置寄存器。
                                                                   00：5us；
                                                                   01：10us；
                                                                   10：20us；
                                                                   11：30us。 */
        unsigned char  reg_eis_init_adc_average : 2;  /* bit[4-5]: EIS检测初始化过程ADC平均次数配置寄存器。
                                                                   00：4次；
                                                                   01：8次；
                                                                   10：16次；
                                                                   11：32次。 */
        unsigned char  reg_eis_init_start       : 1;  /* bit[6]  : EIS检测中送给模拟的EIS使能eis_ana_en拉高后到拉高eis_adc_start开始初始化过程时间间隔配置寄存器。
                                                                   0：20uS；
                                                                   1：50uS。 */
        unsigned char  reserved                 : 1;  /* bit[7]  : 保留 */
    } reg;
} PMIC_EIS_CTRL2_UNION;
#endif
#define PMIC_EIS_CTRL2_reg_eis_tw_START                (0)
#define PMIC_EIS_CTRL2_reg_eis_tw_END                  (1)
#define PMIC_EIS_CTRL2_reg_eis_init_chanl2start_START  (2)
#define PMIC_EIS_CTRL2_reg_eis_init_chanl2start_END    (3)
#define PMIC_EIS_CTRL2_reg_eis_init_adc_average_START  (4)
#define PMIC_EIS_CTRL2_reg_eis_init_adc_average_END    (5)
#define PMIC_EIS_CTRL2_reg_eis_init_start_START        (6)
#define PMIC_EIS_CTRL2_reg_eis_init_start_END          (6)


/*****************************************************************************
 struct               : PMIC_EISADC_INIT_V_OFFSET_DATA_L_UNION
 struct description   : EISADC_INIT_V_OFFSET_DATA_L Register structure definition
                        Address Offset:0xA013 Initial:0x00 Width:8
 register description : EISADC初始化过程电压offset校准结果低位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eisadc_init_v_offset_data_l : 8;  /* bit[0-7]: EISADC在初始化过程电压offset校准转换结果低8位bit。 */
    } reg;
} PMIC_EISADC_INIT_V_OFFSET_DATA_L_UNION;
#endif
#define PMIC_EISADC_INIT_V_OFFSET_DATA_L_eisadc_init_v_offset_data_l_START  (0)
#define PMIC_EISADC_INIT_V_OFFSET_DATA_L_eisadc_init_v_offset_data_l_END    (7)


/*****************************************************************************
 struct               : PMIC_EISADC_INIT_V_OFFSET_DATA_H_UNION
 struct description   : EISADC_INIT_V_OFFSET_DATA_H Register structure definition
                        Address Offset:0xA014 Initial:0x00 Width:8
 register description : EISADC初始化过程电压offset校准结果高位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eisadc_init_v_offset_data_h : 4;  /* bit[0-3]: EISADC在初始化过程电压offset校准转换结果高4位bit。 */
        unsigned char  reserved                    : 4;  /* bit[4-7]: reserved */
    } reg;
} PMIC_EISADC_INIT_V_OFFSET_DATA_H_UNION;
#endif
#define PMIC_EISADC_INIT_V_OFFSET_DATA_H_eisadc_init_v_offset_data_h_START  (0)
#define PMIC_EISADC_INIT_V_OFFSET_DATA_H_eisadc_init_v_offset_data_h_END    (3)


/*****************************************************************************
 struct               : PMIC_EISADC_INIT_I_OFFSET_DATA_L_UNION
 struct description   : EISADC_INIT_I_OFFSET_DATA_L Register structure definition
                        Address Offset:0xA015 Initial:0x00 Width:8
 register description : EISADC初始化过程电流offset校准结果低位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eisadc_init_i_offset_data_l : 8;  /* bit[0-7]: EISADC在初始化过程电流offset校准转换结果低8位bit。 */
    } reg;
} PMIC_EISADC_INIT_I_OFFSET_DATA_L_UNION;
#endif
#define PMIC_EISADC_INIT_I_OFFSET_DATA_L_eisadc_init_i_offset_data_l_START  (0)
#define PMIC_EISADC_INIT_I_OFFSET_DATA_L_eisadc_init_i_offset_data_l_END    (7)


/*****************************************************************************
 struct               : PMIC_EISADC_INIT_I_OFFSET_DATA_H_UNION
 struct description   : EISADC_INIT_I_OFFSET_DATA_H Register structure definition
                        Address Offset:0xA016 Initial:0x00 Width:8
 register description : EISADC初始化过程电流offset校准结果高位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eisadc_init_i_offset_data_h : 4;  /* bit[0-3]: EISADC在初始化过程电流offset校准转换结果高4位bit。 */
        unsigned char  reserved                    : 4;  /* bit[4-7]: reserved */
    } reg;
} PMIC_EISADC_INIT_I_OFFSET_DATA_H_UNION;
#endif
#define PMIC_EISADC_INIT_I_OFFSET_DATA_H_eisadc_init_i_offset_data_h_START  (0)
#define PMIC_EISADC_INIT_I_OFFSET_DATA_H_eisadc_init_i_offset_data_h_END    (3)


/*****************************************************************************
 struct               : PMIC_EISADC_INIT_I_DATA_L_UNION
 struct description   : EISADC_INIT_I_DATA_L Register structure definition
                        Address Offset:0xA017 Initial:0x00 Width:8
 register description : EISADC初始电流结果低位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eisadc_init_i_data_l : 8;  /* bit[0-7]: EISADC初始电流转换结果低8位bit。 */
    } reg;
} PMIC_EISADC_INIT_I_DATA_L_UNION;
#endif
#define PMIC_EISADC_INIT_I_DATA_L_eisadc_init_i_data_l_START  (0)
#define PMIC_EISADC_INIT_I_DATA_L_eisadc_init_i_data_l_END    (7)


/*****************************************************************************
 struct               : PMIC_EISADC_INIT_I_DATA_H_UNION
 struct description   : EISADC_INIT_I_DATA_H Register structure definition
                        Address Offset:0xA018 Initial:0x00 Width:8
 register description : EISADC初始电流结果高位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eisadc_init_i_data_h : 4;  /* bit[0-3]: EISADC初始电流转换结果高4位bit。 */
        unsigned char  reserved             : 4;  /* bit[4-7]: reserved */
    } reg;
} PMIC_EISADC_INIT_I_DATA_H_UNION;
#endif
#define PMIC_EISADC_INIT_I_DATA_H_eisadc_init_i_data_h_START  (0)
#define PMIC_EISADC_INIT_I_DATA_H_eisadc_init_i_data_h_END    (3)


/*****************************************************************************
 struct               : PMIC_EISADC_T_DATA_L_UNION
 struct description   : EISADC_T_DATA_L Register structure definition
                        Address Offset:0xA019 Initial:0x00 Width:8
 register description : EISADC温度结果低位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eisadc_t_data_l : 8;  /* bit[0-7]: EISADC温度转换结果低8位bit。 */
    } reg;
} PMIC_EISADC_T_DATA_L_UNION;
#endif
#define PMIC_EISADC_T_DATA_L_eisadc_t_data_l_START  (0)
#define PMIC_EISADC_T_DATA_L_eisadc_t_data_l_END    (7)


/*****************************************************************************
 struct               : PMIC_EISADC_T_DATA_H_UNION
 struct description   : EISADC_T_DATA_H Register structure definition
                        Address Offset:0xA01A Initial:0x00 Width:8
 register description : EISADC温度结果高位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eisadc_t_data_h : 4;  /* bit[0-3]: EISADC温度转换结果高4位bit。 */
        unsigned char  reserved        : 4;  /* bit[4-7]: reserved */
    } reg;
} PMIC_EISADC_T_DATA_H_UNION;
#endif
#define PMIC_EISADC_T_DATA_H_eisadc_t_data_h_START  (0)
#define PMIC_EISADC_T_DATA_H_eisadc_t_data_h_END    (3)


/*****************************************************************************
 struct               : PMIC_EISADC_INIT_V_ABS_DATA_L_UNION
 struct description   : EISADC_INIT_V_ABS_DATA_L Register structure definition
                        Address Offset:0xA01B Initial:0x00 Width:8
 register description : EISADC初始绝对电压结果低位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eisadc_init_v_abs_data_l : 8;  /* bit[0-7]: EISADC初始绝对电压转换结果低8位bit。 */
    } reg;
} PMIC_EISADC_INIT_V_ABS_DATA_L_UNION;
#endif
#define PMIC_EISADC_INIT_V_ABS_DATA_L_eisadc_init_v_abs_data_l_START  (0)
#define PMIC_EISADC_INIT_V_ABS_DATA_L_eisadc_init_v_abs_data_l_END    (7)


/*****************************************************************************
 struct               : PMIC_EISADC_INIT_V_ABS_DATA_H_UNION
 struct description   : EISADC_INIT_V_ABS_DATA_H Register structure definition
                        Address Offset:0xA01C Initial:0x00 Width:8
 register description : EISADC初始绝对电压结果高位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eisadc_init_v_abs_data_h : 4;  /* bit[0-3]: EISADC初始绝对电压转换结果高4位bit。 */
        unsigned char  reserved                 : 4;  /* bit[4-7]: reserved */
    } reg;
} PMIC_EISADC_INIT_V_ABS_DATA_H_UNION;
#endif
#define PMIC_EISADC_INIT_V_ABS_DATA_H_eisadc_init_v_abs_data_h_START  (0)
#define PMIC_EISADC_INIT_V_ABS_DATA_H_eisadc_init_v_abs_data_h_END    (3)


/*****************************************************************************
 struct               : PMIC_EISADC_INIT_V_RELA_DATA_L_UNION
 struct description   : EISADC_INIT_V_RELA_DATA_L Register structure definition
                        Address Offset:0xA01D Initial:0x00 Width:8
 register description : EISADC初始相对电压结果低位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eisadc_init_v_rela_data_l : 8;  /* bit[0-7]: EISADC初始相对电压转换结果低8位bit。 */
    } reg;
} PMIC_EISADC_INIT_V_RELA_DATA_L_UNION;
#endif
#define PMIC_EISADC_INIT_V_RELA_DATA_L_eisadc_init_v_rela_data_l_START  (0)
#define PMIC_EISADC_INIT_V_RELA_DATA_L_eisadc_init_v_rela_data_l_END    (7)


/*****************************************************************************
 struct               : PMIC_EISADC_INIT_V_RELA_DATA_H_UNION
 struct description   : EISADC_INIT_V_RELA_DATA_H Register structure definition
                        Address Offset:0xA01E Initial:0x00 Width:8
 register description : EISADC初始相对电压结果高位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eisadc_init_v_rela_data_h : 4;  /* bit[0-3]: EISADC初始相对电压转换结果高4位bit。 */
        unsigned char  reserved                  : 4;  /* bit[4-7]: reserved */
    } reg;
} PMIC_EISADC_INIT_V_RELA_DATA_H_UNION;
#endif
#define PMIC_EISADC_INIT_V_RELA_DATA_H_eisadc_init_v_rela_data_h_START  (0)
#define PMIC_EISADC_INIT_V_RELA_DATA_H_eisadc_init_v_rela_data_h_END    (3)


/*****************************************************************************
 struct               : PMIC_EISADC_INIT_VBAT0_DATA_L_UNION
 struct description   : EISADC_INIT_VBAT0_DATA_L Register structure definition
                        Address Offset:0xA01F Initial:0x00 Width:8
 register description : EISADC初始电压VBAT0结果低位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eisadc_init_vbat0_data_l : 8;  /* bit[0-7]: EISADC初始电压VBAT0转换结果低8位bit。 */
    } reg;
} PMIC_EISADC_INIT_VBAT0_DATA_L_UNION;
#endif
#define PMIC_EISADC_INIT_VBAT0_DATA_L_eisadc_init_vbat0_data_l_START  (0)
#define PMIC_EISADC_INIT_VBAT0_DATA_L_eisadc_init_vbat0_data_l_END    (7)


/*****************************************************************************
 struct               : PMIC_EISADC_INIT_VBAT0_DATA_H_UNION
 struct description   : EISADC_INIT_VBAT0_DATA_H Register structure definition
                        Address Offset:0xA020 Initial:0x00 Width:8
 register description : EISADC初始电压VBAT0结果高位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eisadc_init_vbat0_data_h : 4;  /* bit[0-3]: EISADC初始电压VBAT0转换结果高4位bit。 */
        unsigned char  reserved                 : 4;  /* bit[4-7]: reserved */
    } reg;
} PMIC_EISADC_INIT_VBAT0_DATA_H_UNION;
#endif
#define PMIC_EISADC_INIT_VBAT0_DATA_H_eisadc_init_vbat0_data_h_START  (0)
#define PMIC_EISADC_INIT_VBAT0_DATA_H_eisadc_init_vbat0_data_h_END    (3)


/*****************************************************************************
 struct               : PMIC_EIS_DET_TIMER_UNION
 struct description   : EIS_DET_TIMER Register structure definition
                        Address Offset:0xA021 Initial:0x00 Width:8
 register description : EIS检测周期配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_eis_det_timer : 4;  /* bit[0-3]: EIS检测周期配置寄存器。
                                                            4'b0000：1（默认）
                                                            4'b0001：2ms
                                                            4'b0010：4ms
                                                            4'b0011：5ms
                                                            4'b0100：10ms
                                                            4'b0101：16ms
                                                            4'b0110：20ms
                                                            4'b0111：50ms
                                                            4'b1000：100ms
                                                            4'b1001：200ms
                                                            4'b1010：500ms
                                                            4'b1011：1000ms
                                                            4'b1100：2000ms
                                                            4'b1101：5000ms
                                                            4'b1110：10000ms
                                                            4'b1111：20000ms */
        unsigned char  reserved          : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_EIS_DET_TIMER_UNION;
#endif
#define PMIC_EIS_DET_TIMER_reg_eis_det_timer_START  (0)
#define PMIC_EIS_DET_TIMER_reg_eis_det_timer_END    (3)


/*****************************************************************************
 struct               : PMIC_EIS_DET_TIMER_N_UNION
 struct description   : EIS_DET_TIMER_N Register structure definition
                        Address Offset:0xA022 Initial:0x00 Width:8
 register description : EIS检测等待周期数n配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_eis_det_timer_n : 4;  /* bit[0-3]: EIS检测等待周期数n配置寄存器。
                                                              4'b0000：0，表示无等待周期
                                                              4'b0001：1
                                                              4'b0010：2
                                                              4'b0011：3
                                                              4'b0100：4
                                                              4'b0101：5
                                                              4'b0110：6
                                                              4'b0111：7
                                                              4'b1000：8
                                                              4'b1001：9
                                                              4'b1010：10
                                                              4'b1011：11
                                                              4'b1100：12
                                                              4'b1101：13
                                                              4'b1110：14
                                                              4'b1111：15 */
        unsigned char  reserved            : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_EIS_DET_TIMER_N_UNION;
#endif
#define PMIC_EIS_DET_TIMER_N_reg_eis_det_timer_n_START  (0)
#define PMIC_EIS_DET_TIMER_N_reg_eis_det_timer_n_END    (3)


/*****************************************************************************
 struct               : PMIC_EIS_DET_TIMER_M_L_UNION
 struct description   : EIS_DET_TIMER_M_L Register structure definition
                        Address Offset:0xA023 Initial:0x00 Width:8
 register description : EIS检测测量周期数m低位配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_eis_det_timer_m_l : 8;  /* bit[0-7]: EIS检测测量周期数m低位配置寄存器，档位：0~1023，共1024档，默认10'h000，0代表测量周期数为1，依次类推，Step为1。
                                                                （与reg_eis_det_timer_m_h拼接起来使用） */
    } reg;
} PMIC_EIS_DET_TIMER_M_L_UNION;
#endif
#define PMIC_EIS_DET_TIMER_M_L_reg_eis_det_timer_m_l_START  (0)
#define PMIC_EIS_DET_TIMER_M_L_reg_eis_det_timer_m_l_END    (7)


/*****************************************************************************
 struct               : PMIC_EIS_DET_TIMER_M_H_UNION
 struct description   : EIS_DET_TIMER_M_H Register structure definition
                        Address Offset:0xA024 Initial:0x00 Width:8
 register description : EIS检测测量周期数m高位配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_eis_det_timer_m_h : 2;  /* bit[0-1]: EIS检测测量周期数m高位配置寄存器。
                                                                （与reg_eis_det_timer_m_l拼接起来使用）
                                                                10'h000：1
                                                                10'h001：2
                                                                10'h002：3
                                                                10'h003：4
                                                                10'h004：5
                                                                10'h005：6
                                                                10'h006：7
                                                                10'h007：8
                                                                10'h008：9
                                                                10'h009：10
                                                                10'h00A：11
                                                                10'h00B：12
                                                                ……
                                                                10'h3FE：1023
                                                                10'h3FF：1024 */
        unsigned char  reserved              : 6;  /* bit[2-7]: 保留 */
    } reg;
} PMIC_EIS_DET_TIMER_M_H_UNION;
#endif
#define PMIC_EIS_DET_TIMER_M_H_reg_eis_det_timer_m_h_START  (0)
#define PMIC_EIS_DET_TIMER_M_H_reg_eis_det_timer_m_h_END    (1)


/*****************************************************************************
 struct               : PMIC_EIS_IBAT_DET_CTRL_UNION
 struct description   : EIS_IBAT_DET_CTRL Register structure definition
                        Address Offset:0xA025 Initial:0x00 Width:8
 register description : EIS模块电流检测频率配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_eis_ibat_timer_k : 3;  /* bit[0-2]: EIS周期性IBAT电流检测频率系数k配置寄存器，t = (T/16)/(2^k)，其中t表示电流采样周期，T表示放电周期。
                                                               3'b000：0
                                                               3'b001：1
                                                               3'b010：2
                                                               3'b011：3
                                                               3'b100：4
                                                               3'b101：5
                                                               3'b110：6
                                                               3'b111：6
                                                               注：k=0时，不检测电流；k=1时，每个T周期内在0T~D1、T/2~D9之间没有电流采样，D1~D8、D9~D16相邻两个电压采样点之间有一次电流采样。 */
        unsigned char  reg_eis_ibat_timer_j : 2;  /* bit[3-4]: EIS检测在放电通道切换时，电流阈值门限判断起始点配置寄存器。
                                                               2'b00：t
                                                               2'b01：2t
                                                               2'b10：3t
                                                               2'b11：4t
                                                               注：在每个放电周期T的0T、1/2T电流会变化，按照电流采样周期t进行电流采样后，电流阈值判断暂停j次（j表示系数1/2/3/4，0T、1/2T后紧跟的j次电流检测只按照周期t采样，采样结果不进行判断，也不标记），之后再按照周期t进行电流采样并进行阈值比较。 */
        unsigned char  reserved             : 3;  /* bit[5-7]: 保留 */
    } reg;
} PMIC_EIS_IBAT_DET_CTRL_UNION;
#endif
#define PMIC_EIS_IBAT_DET_CTRL_reg_eis_ibat_timer_k_START  (0)
#define PMIC_EIS_IBAT_DET_CTRL_reg_eis_ibat_timer_k_END    (2)
#define PMIC_EIS_IBAT_DET_CTRL_reg_eis_ibat_timer_j_START  (3)
#define PMIC_EIS_IBAT_DET_CTRL_reg_eis_ibat_timer_j_END    (4)


/*****************************************************************************
 struct               : PMIC_EIS_ADC_AVERAGE_UNION
 struct description   : EIS_ADC_AVERAGE Register structure definition
                        Address Offset:0xA026 Initial:0x00 Width:8
 register description : EIS拉载过程电流、电压采样ADC平均次数配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_eis_i_average : 1;  /* bit[0]  : EIS拉载过程电流采样ADC平均次数配置寄存器。
                                                            1'b0：不平均（默认）；
                                                            1'b1：4次平均。 */
        unsigned char  reg_eis_v_average : 1;  /* bit[1]  : EIS拉载过程电压采样ADC平均次数配置寄存器。
                                                            1'b0：不平均（默认）；
                                                            1'b1：4次平均。 */
        unsigned char  reserved          : 6;  /* bit[2-7]: 保留。 */
    } reg;
} PMIC_EIS_ADC_AVERAGE_UNION;
#endif
#define PMIC_EIS_ADC_AVERAGE_reg_eis_i_average_START  (0)
#define PMIC_EIS_ADC_AVERAGE_reg_eis_i_average_END    (0)
#define PMIC_EIS_ADC_AVERAGE_reg_eis_v_average_START  (1)
#define PMIC_EIS_ADC_AVERAGE_reg_eis_v_average_END    (1)


/*****************************************************************************
 struct               : PMIC_EIS_VBAT0_OFFSET_L_UNION
 struct description   : EIS_VBAT0_OFFSET_L Register structure definition
                        Address Offset:0xA027 Initial:0x00 Width:8
 register description : EIS检测VBAT补偿低位配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_eis_vbat0_offset_l : 8;  /* bit[0-7]: EIS检测VBAT补偿（VBAT0 Offset）低8位配置寄存器，档位：0mV ~ 672.987mV，512 Step，1.317mV per Step，默认0mV。支持寄存器实时刷新。
                                                                 （与reg_eis_vbat0_offset_h拼接起来使用） */
    } reg;
} PMIC_EIS_VBAT0_OFFSET_L_UNION;
#endif
#define PMIC_EIS_VBAT0_OFFSET_L_reg_eis_vbat0_offset_l_START  (0)
#define PMIC_EIS_VBAT0_OFFSET_L_reg_eis_vbat0_offset_l_END    (7)


/*****************************************************************************
 struct               : PMIC_EIS_VBAT0_OFFSET_H_UNION
 struct description   : EIS_VBAT0_OFFSET_H Register structure definition
                        Address Offset:0xA028 Initial:0x00 Width:8
 register description : EIS检测VBAT补偿高位配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_eis_vbat0_offset_h : 1;  /* bit[0]  : EIS检测VBAT补偿（VBAT0 Offset）高1位配置寄存器。
                                                                 （与reg_eis_vbat0_offset_l拼接起来使用） */
        unsigned char  reserved               : 7;  /* bit[1-7]: 保留 */
    } reg;
} PMIC_EIS_VBAT0_OFFSET_H_UNION;
#endif
#define PMIC_EIS_VBAT0_OFFSET_H_reg_eis_vbat0_offset_h_START  (0)
#define PMIC_EIS_VBAT0_OFFSET_H_reg_eis_vbat0_offset_h_END    (0)


/*****************************************************************************
 struct               : PMIC_EIS_VBAT0_OFFSET_SEL_UNION
 struct description   : EIS_VBAT0_OFFSET_SEL Register structure definition
                        Address Offset:0xA029 Initial:0x00 Width:8
 register description : EIS检测VBAT补偿方式选择寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_eis_vbat0_offset_sel : 1;  /* bit[0]  : EIS检测初始化过程中初始绝对电压VBAT0补偿方式选择：
                                                                   0：在初始绝对电压运算结果的基础上加上VBAT补偿寄存器reg_eis_vbat0_offset_h、reg_eis_vbat0_offset_l的值；
                                                                   1：在初始绝对电压运算结果的基础上减去VBAT补偿寄存器reg_eis_vbat0_offset_h、reg_eis_vbat0_offset_l的值。 */
        unsigned char  reserved                 : 7;  /* bit[1-7]: 保留 */
    } reg;
} PMIC_EIS_VBAT0_OFFSET_SEL_UNION;
#endif
#define PMIC_EIS_VBAT0_OFFSET_SEL_reg_eis_vbat0_offset_sel_START  (0)
#define PMIC_EIS_VBAT0_OFFSET_SEL_reg_eis_vbat0_offset_sel_END    (0)


/*****************************************************************************
 struct               : PMIC_EIS_HTHRESHOLD_ERROR_UNION
 struct description   : EIS_HTHRESHOLD_ERROR Register structure definition
                        Address Offset:0xA02A Initial:0x00 Width:8
 register description : EIS检测电流比较高阈值误差门限配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_eis_hthreshold_err : 8;  /* bit[0-7]: EIS检测电流比较高阈值误差门限配置寄存器，档位：0~500mA, Step=2mA。
                                                                 计算公式：gain * Ierr *Rsense÷1.8 * 4095。 */
    } reg;
} PMIC_EIS_HTHRESHOLD_ERROR_UNION;
#endif
#define PMIC_EIS_HTHRESHOLD_ERROR_reg_eis_hthreshold_err_START  (0)
#define PMIC_EIS_HTHRESHOLD_ERROR_reg_eis_hthreshold_err_END    (7)


/*****************************************************************************
 struct               : PMIC_EIS_ICOMP_HTHRESHOLD_L_UNION
 struct description   : EIS_ICOMP_HTHRESHOLD_L Register structure definition
                        Address Offset:0xA02B Initial:0x00 Width:8
 register description : EIS检测电流比较高阈值门限低位配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_eis_icomp_hthreshold_l : 8;  /* bit[0-7]: EIS检测电流比较高阈值门限低8位配置寄存器，档位：-12A~12A，Step=25mA。
                                                                     （与reg_eis_icomp_hthreshold_h拼接起来使用）
                                                                     计算公式：VCOM÷1.8 *4095 ± gain*Ith *Rsense÷1.8 *4095。 */
    } reg;
} PMIC_EIS_ICOMP_HTHRESHOLD_L_UNION;
#endif
#define PMIC_EIS_ICOMP_HTHRESHOLD_L_reg_eis_icomp_hthreshold_l_START  (0)
#define PMIC_EIS_ICOMP_HTHRESHOLD_L_reg_eis_icomp_hthreshold_l_END    (7)


/*****************************************************************************
 struct               : PMIC_EIS_ICOMP_HTHRESHOLD_H_UNION
 struct description   : EIS_ICOMP_HTHRESHOLD_H Register structure definition
                        Address Offset:0xA02C Initial:0x00 Width:8
 register description : EIS检测电流比较高阈值门限高位配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_eis_icomp_hthreshold_h : 4;  /* bit[0-3]: EIS检测电流比较高阈值门限高2位配置寄存器。
                                                                     （与reg_eis_icomp_hthreshold_l拼接起来使用） */
        unsigned char  reserved                   : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_EIS_ICOMP_HTHRESHOLD_H_UNION;
#endif
#define PMIC_EIS_ICOMP_HTHRESHOLD_H_reg_eis_icomp_hthreshold_h_START  (0)
#define PMIC_EIS_ICOMP_HTHRESHOLD_H_reg_eis_icomp_hthreshold_h_END    (3)


/*****************************************************************************
 struct               : PMIC_EIS_LTHRESHOLD_ERROR_UNION
 struct description   : EIS_LTHRESHOLD_ERROR Register structure definition
                        Address Offset:0xA02D Initial:0x00 Width:8
 register description : EIS检测电流比较低阈值误差门限配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_eis_lthreshold_err : 8;  /* bit[0-7]: EIS检测电流比较低阈值误差门限配置寄存器，档位：0~500mA, Step=2mA。
                                                                 计算公式：gain * Ierr *Rsense÷1.8 * 4095。 */
    } reg;
} PMIC_EIS_LTHRESHOLD_ERROR_UNION;
#endif
#define PMIC_EIS_LTHRESHOLD_ERROR_reg_eis_lthreshold_err_START  (0)
#define PMIC_EIS_LTHRESHOLD_ERROR_reg_eis_lthreshold_err_END    (7)


/*****************************************************************************
 struct               : PMIC_EIS_ICOMP_LTHRESHOLD_L_UNION
 struct description   : EIS_ICOMP_LTHRESHOLD_L Register structure definition
                        Address Offset:0xA02E Initial:0x00 Width:8
 register description : EIS检测电流比较低阈值门限低位配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_eis_icomp_lthreshold_l : 8;  /* bit[0-7]: EIS检测电流比较低阈值门限低8位配置寄存器，档位：-12A~12A，Step=25mA。
                                                                     （与reg_eis_icomp_lthreshold_h拼接起来使用）
                                                                     计算公式：VCOM÷1.8 *4095 ± gain*Ith *Rsense÷1.8 *4095。 */
    } reg;
} PMIC_EIS_ICOMP_LTHRESHOLD_L_UNION;
#endif
#define PMIC_EIS_ICOMP_LTHRESHOLD_L_reg_eis_icomp_lthreshold_l_START  (0)
#define PMIC_EIS_ICOMP_LTHRESHOLD_L_reg_eis_icomp_lthreshold_l_END    (7)


/*****************************************************************************
 struct               : PMIC_EIS_ICOMP_LTHRESHOLD_H_UNION
 struct description   : EIS_ICOMP_LTHRESHOLD_H Register structure definition
                        Address Offset:0xA02F Initial:0x00 Width:8
 register description : EIS检测电流比较低阈值门限高位配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_eis_icomp_lthreshold_h : 4;  /* bit[0-3]: EIS检测电流比较低阈值门限高2位配置寄存器。
                                                                     （与reg_eis_icomp_lthreshold_l拼接起来使用） */
        unsigned char  reserved                   : 4;  /* bit[4-7]: 保留 */
    } reg;
} PMIC_EIS_ICOMP_LTHRESHOLD_H_UNION;
#endif
#define PMIC_EIS_ICOMP_LTHRESHOLD_H_reg_eis_icomp_lthreshold_h_START  (0)
#define PMIC_EIS_ICOMP_LTHRESHOLD_H_reg_eis_icomp_lthreshold_h_END    (3)


/*****************************************************************************
 struct               : PMIC_EIS_ICOMP_STATE_CLR_UNION
 struct description   : EIS_ICOMP_STATE_CLR Register structure definition
                        Address Offset:0xA030 Initial:0x00 Width:8
 register description : EIS检测过程中电流阈值判断标记状态清除寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_eis_icomp_state_clr : 1;  /* bit[0]  : EIS检测过程中电流阈值判断标记状态清除寄存器。
                                                                  软件对该寄存器写1后，数字内部清零之前的电流状态标记，之后重新判断电流是否异常并标记。软件不写1，电流状态标记不清零。 */
        unsigned char  reserved                : 7;  /* bit[1-7]: 保留 */
    } reg;
} PMIC_EIS_ICOMP_STATE_CLR_UNION;
#endif
#define PMIC_EIS_ICOMP_STATE_CLR_reg_eis_icomp_state_clr_START  (0)
#define PMIC_EIS_ICOMP_STATE_CLR_reg_eis_icomp_state_clr_END    (0)


/*****************************************************************************
 struct               : PMIC_EIS_I_CURRENT_L_UNION
 struct description   : EIS_I_CURRENT_L Register structure definition
                        Address Offset:0xA031 Initial:0x00 Width:8
 register description : EIS检测实时电流结果低位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_i_curr_data_l : 8;  /* bit[0-7]: EIS检测实时电流IBAT-CURRENT转换结果低8位bit。 */
    } reg;
} PMIC_EIS_I_CURRENT_L_UNION;
#endif
#define PMIC_EIS_I_CURRENT_L_eis_i_curr_data_l_START  (0)
#define PMIC_EIS_I_CURRENT_L_eis_i_curr_data_l_END    (7)


/*****************************************************************************
 struct               : PMIC_EIS_I_CURRENT_H_UNION
 struct description   : EIS_I_CURRENT_H Register structure definition
                        Address Offset:0xA032 Initial:0x00 Width:8
 register description : EIS检测实时电流结果高位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_i_curr_data_h : 4;  /* bit[0-3]: EIS检测实时电流IBAT-CURRENT转换结果高4位bit。 */
        unsigned char  reserved          : 4;  /* bit[4-7]: 保留。 */
    } reg;
} PMIC_EIS_I_CURRENT_H_UNION;
#endif
#define PMIC_EIS_I_CURRENT_H_eis_i_curr_data_h_START  (0)
#define PMIC_EIS_I_CURRENT_H_eis_i_curr_data_h_END    (3)


/*****************************************************************************
 struct               : PMIC_EIS_VBAT_D1_L_UNION
 struct description   : EIS_VBAT_D1_L Register structure definition
                        Address Offset:0xA033 Initial:0x00 Width:8
 register description : EIS检测D1点VBAT电压结果低位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_vbat_d1_data_l : 8;  /* bit[0-7]: EIS检测D1点VBAT电压转换结果低8位bit。 */
    } reg;
} PMIC_EIS_VBAT_D1_L_UNION;
#endif
#define PMIC_EIS_VBAT_D1_L_eis_vbat_d1_data_l_START  (0)
#define PMIC_EIS_VBAT_D1_L_eis_vbat_d1_data_l_END    (7)


/*****************************************************************************
 struct               : PMIC_EIS_VBAT_D1_H_UNION
 struct description   : EIS_VBAT_D1_H Register structure definition
                        Address Offset:0xA034 Initial:0x00 Width:8
 register description : EIS检测D1点VBAT电压结果高位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_vbat_d1_data_h  : 4;  /* bit[0-3]: EIS检测D1点VBAT电压转换结果高4位bit。 */
        unsigned char  eis_i_accu_state_d1 : 1;  /* bit[4]  : EIS检测D1点之前电流累计状态结果。 */
        unsigned char  reserved            : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_EIS_VBAT_D1_H_UNION;
#endif
#define PMIC_EIS_VBAT_D1_H_eis_vbat_d1_data_h_START   (0)
#define PMIC_EIS_VBAT_D1_H_eis_vbat_d1_data_h_END     (3)
#define PMIC_EIS_VBAT_D1_H_eis_i_accu_state_d1_START  (4)
#define PMIC_EIS_VBAT_D1_H_eis_i_accu_state_d1_END    (4)


/*****************************************************************************
 struct               : PMIC_EIS_VBAT_D2_L_UNION
 struct description   : EIS_VBAT_D2_L Register structure definition
                        Address Offset:0xA035 Initial:0x00 Width:8
 register description : EIS检测D2点VBAT电压结果低位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_vbat_d2_data_l : 8;  /* bit[0-7]: EIS检测D2点VBAT电压转换结果低8位bit。 */
    } reg;
} PMIC_EIS_VBAT_D2_L_UNION;
#endif
#define PMIC_EIS_VBAT_D2_L_eis_vbat_d2_data_l_START  (0)
#define PMIC_EIS_VBAT_D2_L_eis_vbat_d2_data_l_END    (7)


/*****************************************************************************
 struct               : PMIC_EIS_VBAT_D2_H_UNION
 struct description   : EIS_VBAT_D2_H Register structure definition
                        Address Offset:0xA036 Initial:0x00 Width:8
 register description : EIS检测D2点VBAT电压结果高位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_vbat_d2_data_h  : 4;  /* bit[0-3]: EIS检测D2点VBAT电压转换结果高4位bit。 */
        unsigned char  eis_i_accu_state_d2 : 1;  /* bit[4]  : EIS检测D1~D2阶段电流累计状态结果。 */
        unsigned char  reserved            : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_EIS_VBAT_D2_H_UNION;
#endif
#define PMIC_EIS_VBAT_D2_H_eis_vbat_d2_data_h_START   (0)
#define PMIC_EIS_VBAT_D2_H_eis_vbat_d2_data_h_END     (3)
#define PMIC_EIS_VBAT_D2_H_eis_i_accu_state_d2_START  (4)
#define PMIC_EIS_VBAT_D2_H_eis_i_accu_state_d2_END    (4)


/*****************************************************************************
 struct               : PMIC_EIS_VBAT_D3_L_UNION
 struct description   : EIS_VBAT_D3_L Register structure definition
                        Address Offset:0xA037 Initial:0x00 Width:8
 register description : EIS检测D3点VBAT电压结果低位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_vbat_d3_data_l : 8;  /* bit[0-7]: EIS检测D3点VBAT电压转换结果低8位bit。 */
    } reg;
} PMIC_EIS_VBAT_D3_L_UNION;
#endif
#define PMIC_EIS_VBAT_D3_L_eis_vbat_d3_data_l_START  (0)
#define PMIC_EIS_VBAT_D3_L_eis_vbat_d3_data_l_END    (7)


/*****************************************************************************
 struct               : PMIC_EIS_VBAT_D3_H_UNION
 struct description   : EIS_VBAT_D3_H Register structure definition
                        Address Offset:0xA038 Initial:0x00 Width:8
 register description : EIS检测D3点VBAT电压结果高位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_vbat_d3_data_h  : 4;  /* bit[0-3]: EIS检测D3点VBAT电压转换结果高4位bit。 */
        unsigned char  eis_i_accu_state_d3 : 1;  /* bit[4]  : EIS检测D2~D3阶段电流累计状态结果。 */
        unsigned char  reserved            : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_EIS_VBAT_D3_H_UNION;
#endif
#define PMIC_EIS_VBAT_D3_H_eis_vbat_d3_data_h_START   (0)
#define PMIC_EIS_VBAT_D3_H_eis_vbat_d3_data_h_END     (3)
#define PMIC_EIS_VBAT_D3_H_eis_i_accu_state_d3_START  (4)
#define PMIC_EIS_VBAT_D3_H_eis_i_accu_state_d3_END    (4)


/*****************************************************************************
 struct               : PMIC_EIS_VBAT_D4_L_UNION
 struct description   : EIS_VBAT_D4_L Register structure definition
                        Address Offset:0xA039 Initial:0x00 Width:8
 register description : EIS检测D4点VBAT电压结果低位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_vbat_d4_data_l : 8;  /* bit[0-7]: EIS检测D4点VBAT电压转换结果低8位bit。 */
    } reg;
} PMIC_EIS_VBAT_D4_L_UNION;
#endif
#define PMIC_EIS_VBAT_D4_L_eis_vbat_d4_data_l_START  (0)
#define PMIC_EIS_VBAT_D4_L_eis_vbat_d4_data_l_END    (7)


/*****************************************************************************
 struct               : PMIC_EIS_VBAT_D4_H_UNION
 struct description   : EIS_VBAT_D4_H Register structure definition
                        Address Offset:0xA03A Initial:0x00 Width:8
 register description : EIS检测D4点VBAT电压结果高位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_vbat_d4_data_h  : 4;  /* bit[0-3]: EIS检测D4点VBAT电压转换结果高4位bit。 */
        unsigned char  eis_i_accu_state_d4 : 1;  /* bit[4]  : EIS检测D3~D4阶段电流累计状态结果。 */
        unsigned char  reserved            : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_EIS_VBAT_D4_H_UNION;
#endif
#define PMIC_EIS_VBAT_D4_H_eis_vbat_d4_data_h_START   (0)
#define PMIC_EIS_VBAT_D4_H_eis_vbat_d4_data_h_END     (3)
#define PMIC_EIS_VBAT_D4_H_eis_i_accu_state_d4_START  (4)
#define PMIC_EIS_VBAT_D4_H_eis_i_accu_state_d4_END    (4)


/*****************************************************************************
 struct               : PMIC_EIS_VBAT_D5_L_UNION
 struct description   : EIS_VBAT_D5_L Register structure definition
                        Address Offset:0xA03B Initial:0x00 Width:8
 register description : EIS检测D5点VBAT电压结果低位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_vbat_d5_data_l : 8;  /* bit[0-7]: EIS检测D5点VBAT电压转换结果低8位bit。 */
    } reg;
} PMIC_EIS_VBAT_D5_L_UNION;
#endif
#define PMIC_EIS_VBAT_D5_L_eis_vbat_d5_data_l_START  (0)
#define PMIC_EIS_VBAT_D5_L_eis_vbat_d5_data_l_END    (7)


/*****************************************************************************
 struct               : PMIC_EIS_VBAT_D5_H_UNION
 struct description   : EIS_VBAT_D5_H Register structure definition
                        Address Offset:0xA03C Initial:0x00 Width:8
 register description : EIS检测D5点VBAT电压结果高位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_vbat_d5_data_h  : 4;  /* bit[0-3]: EIS检测D5点VBAT电压转换结果高4位bit。 */
        unsigned char  eis_i_accu_state_d5 : 1;  /* bit[4]  : EIS检测D4~D5阶段电流累计状态结果。 */
        unsigned char  reserved            : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_EIS_VBAT_D5_H_UNION;
#endif
#define PMIC_EIS_VBAT_D5_H_eis_vbat_d5_data_h_START   (0)
#define PMIC_EIS_VBAT_D5_H_eis_vbat_d5_data_h_END     (3)
#define PMIC_EIS_VBAT_D5_H_eis_i_accu_state_d5_START  (4)
#define PMIC_EIS_VBAT_D5_H_eis_i_accu_state_d5_END    (4)


/*****************************************************************************
 struct               : PMIC_EIS_VBAT_D6_L_UNION
 struct description   : EIS_VBAT_D6_L Register structure definition
                        Address Offset:0xA03D Initial:0x00 Width:8
 register description : EIS检测D6点VBAT电压结果低位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_vbat_d6_data_l : 8;  /* bit[0-7]: EIS检测D6点VBAT电压转换结果低8位bit。 */
    } reg;
} PMIC_EIS_VBAT_D6_L_UNION;
#endif
#define PMIC_EIS_VBAT_D6_L_eis_vbat_d6_data_l_START  (0)
#define PMIC_EIS_VBAT_D6_L_eis_vbat_d6_data_l_END    (7)


/*****************************************************************************
 struct               : PMIC_EIS_VBAT_D6_H_UNION
 struct description   : EIS_VBAT_D6_H Register structure definition
                        Address Offset:0xA03E Initial:0x00 Width:8
 register description : EIS检测D6点VBAT电压结果高位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_vbat_d6_data_h  : 4;  /* bit[0-3]: EIS检测D6点VBAT电压转换结果高4位bit。 */
        unsigned char  eis_i_accu_state_d6 : 1;  /* bit[4]  : EIS检测D5~D6阶段电流累计状态结果。 */
        unsigned char  reserved            : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_EIS_VBAT_D6_H_UNION;
#endif
#define PMIC_EIS_VBAT_D6_H_eis_vbat_d6_data_h_START   (0)
#define PMIC_EIS_VBAT_D6_H_eis_vbat_d6_data_h_END     (3)
#define PMIC_EIS_VBAT_D6_H_eis_i_accu_state_d6_START  (4)
#define PMIC_EIS_VBAT_D6_H_eis_i_accu_state_d6_END    (4)


/*****************************************************************************
 struct               : PMIC_EIS_VBAT_D7_L_UNION
 struct description   : EIS_VBAT_D7_L Register structure definition
                        Address Offset:0xA03F Initial:0x00 Width:8
 register description : EIS检测D7点VBAT电压结果低位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_vbat_d7_data_l : 8;  /* bit[0-7]: EIS检测D7点VBAT电压转换结果低8位bit。 */
    } reg;
} PMIC_EIS_VBAT_D7_L_UNION;
#endif
#define PMIC_EIS_VBAT_D7_L_eis_vbat_d7_data_l_START  (0)
#define PMIC_EIS_VBAT_D7_L_eis_vbat_d7_data_l_END    (7)


/*****************************************************************************
 struct               : PMIC_EIS_VBAT_D7_H_UNION
 struct description   : EIS_VBAT_D7_H Register structure definition
                        Address Offset:0xA040 Initial:0x00 Width:8
 register description : EIS检测D7点VBAT电压结果高位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_vbat_d7_data_h  : 4;  /* bit[0-3]: EIS检测D7点VBAT电压转换结果高4位bit。 */
        unsigned char  eis_i_accu_state_d7 : 1;  /* bit[4]  : EIS检测D6~D7阶段电流累计状态结果。 */
        unsigned char  reserved            : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_EIS_VBAT_D7_H_UNION;
#endif
#define PMIC_EIS_VBAT_D7_H_eis_vbat_d7_data_h_START   (0)
#define PMIC_EIS_VBAT_D7_H_eis_vbat_d7_data_h_END     (3)
#define PMIC_EIS_VBAT_D7_H_eis_i_accu_state_d7_START  (4)
#define PMIC_EIS_VBAT_D7_H_eis_i_accu_state_d7_END    (4)


/*****************************************************************************
 struct               : PMIC_EIS_VBAT_D8_L_UNION
 struct description   : EIS_VBAT_D8_L Register structure definition
                        Address Offset:0xA041 Initial:0x00 Width:8
 register description : EIS检测D8点VBAT电压结果低位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_vbat_d8_data_l : 8;  /* bit[0-7]: EIS检测D8点VBAT电压转换结果低8位bit。 */
    } reg;
} PMIC_EIS_VBAT_D8_L_UNION;
#endif
#define PMIC_EIS_VBAT_D8_L_eis_vbat_d8_data_l_START  (0)
#define PMIC_EIS_VBAT_D8_L_eis_vbat_d8_data_l_END    (7)


/*****************************************************************************
 struct               : PMIC_EIS_VBAT_D8_H_UNION
 struct description   : EIS_VBAT_D8_H Register structure definition
                        Address Offset:0xA042 Initial:0x00 Width:8
 register description : EIS检测D8点VBAT电压结果高位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_vbat_d8_data_h  : 4;  /* bit[0-3]: EIS检测D8点VBAT电压转换结果高4位bit。 */
        unsigned char  eis_i_accu_state_d8 : 1;  /* bit[4]  : EIS检测D7~D8阶段电流累计状态结果。 */
        unsigned char  reserved            : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_EIS_VBAT_D8_H_UNION;
#endif
#define PMIC_EIS_VBAT_D8_H_eis_vbat_d8_data_h_START   (0)
#define PMIC_EIS_VBAT_D8_H_eis_vbat_d8_data_h_END     (3)
#define PMIC_EIS_VBAT_D8_H_eis_i_accu_state_d8_START  (4)
#define PMIC_EIS_VBAT_D8_H_eis_i_accu_state_d8_END    (4)


/*****************************************************************************
 struct               : PMIC_EIS_VBAT_D9_L_UNION
 struct description   : EIS_VBAT_D9_L Register structure definition
                        Address Offset:0xA043 Initial:0x00 Width:8
 register description : EIS检测D9点VBAT电压结果低位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_vbat_d9_data_l : 8;  /* bit[0-7]: EIS检测D9点VBAT电压转换结果低8位bit。 */
    } reg;
} PMIC_EIS_VBAT_D9_L_UNION;
#endif
#define PMIC_EIS_VBAT_D9_L_eis_vbat_d9_data_l_START  (0)
#define PMIC_EIS_VBAT_D9_L_eis_vbat_d9_data_l_END    (7)


/*****************************************************************************
 struct               : PMIC_EIS_VBAT_D9_H_UNION
 struct description   : EIS_VBAT_D9_H Register structure definition
                        Address Offset:0xA044 Initial:0x00 Width:8
 register description : EIS检测D9点VBAT电压结果高位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_vbat_d9_data_h  : 4;  /* bit[0-3]: EIS检测D9点VBAT电压转换结果高4位bit。 */
        unsigned char  eis_i_accu_state_d9 : 1;  /* bit[4]  : EIS检测D8~D9阶段电流累计状态结果。 */
        unsigned char  reserved            : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_EIS_VBAT_D9_H_UNION;
#endif
#define PMIC_EIS_VBAT_D9_H_eis_vbat_d9_data_h_START   (0)
#define PMIC_EIS_VBAT_D9_H_eis_vbat_d9_data_h_END     (3)
#define PMIC_EIS_VBAT_D9_H_eis_i_accu_state_d9_START  (4)
#define PMIC_EIS_VBAT_D9_H_eis_i_accu_state_d9_END    (4)


/*****************************************************************************
 struct               : PMIC_EIS_VBAT_D10_L_UNION
 struct description   : EIS_VBAT_D10_L Register structure definition
                        Address Offset:0xA045 Initial:0x00 Width:8
 register description : EIS检测D10点VBAT电压结果低位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_vbat_d10_data_l : 8;  /* bit[0-7]: EIS检测D10点VBAT电压转换结果低8位bit。 */
    } reg;
} PMIC_EIS_VBAT_D10_L_UNION;
#endif
#define PMIC_EIS_VBAT_D10_L_eis_vbat_d10_data_l_START  (0)
#define PMIC_EIS_VBAT_D10_L_eis_vbat_d10_data_l_END    (7)


/*****************************************************************************
 struct               : PMIC_EIS_VBAT_D10_H_UNION
 struct description   : EIS_VBAT_D10_H Register structure definition
                        Address Offset:0xA046 Initial:0x00 Width:8
 register description : EIS检测D10点VBAT电压结果高位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_vbat_d10_data_h  : 4;  /* bit[0-3]: EIS检测D10点VBAT电压转换结果高4位bit。 */
        unsigned char  eis_i_accu_state_d10 : 1;  /* bit[4]  : EIS检测D9~D10阶段电流累计状态结果。 */
        unsigned char  reserved             : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_EIS_VBAT_D10_H_UNION;
#endif
#define PMIC_EIS_VBAT_D10_H_eis_vbat_d10_data_h_START   (0)
#define PMIC_EIS_VBAT_D10_H_eis_vbat_d10_data_h_END     (3)
#define PMIC_EIS_VBAT_D10_H_eis_i_accu_state_d10_START  (4)
#define PMIC_EIS_VBAT_D10_H_eis_i_accu_state_d10_END    (4)


/*****************************************************************************
 struct               : PMIC_EIS_VBAT_D11_L_UNION
 struct description   : EIS_VBAT_D11_L Register structure definition
                        Address Offset:0xA047 Initial:0x00 Width:8
 register description : EIS检测D11点VBAT电压结果低位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_vbat_d11_data_l : 8;  /* bit[0-7]: EIS检测D11点VBAT电压转换结果低8位bit。 */
    } reg;
} PMIC_EIS_VBAT_D11_L_UNION;
#endif
#define PMIC_EIS_VBAT_D11_L_eis_vbat_d11_data_l_START  (0)
#define PMIC_EIS_VBAT_D11_L_eis_vbat_d11_data_l_END    (7)


/*****************************************************************************
 struct               : PMIC_EIS_VBAT_D11_H_UNION
 struct description   : EIS_VBAT_D11_H Register structure definition
                        Address Offset:0xA048 Initial:0x00 Width:8
 register description : EIS检测D11点VBAT电压结果高位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_vbat_d11_data_h  : 4;  /* bit[0-3]: EIS检测D11点VBAT电压转换结果高4位bit。 */
        unsigned char  eis_i_accu_state_d11 : 1;  /* bit[4]  : EIS检测D10~D11阶段电流累计状态结果。 */
        unsigned char  reserved             : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_EIS_VBAT_D11_H_UNION;
#endif
#define PMIC_EIS_VBAT_D11_H_eis_vbat_d11_data_h_START   (0)
#define PMIC_EIS_VBAT_D11_H_eis_vbat_d11_data_h_END     (3)
#define PMIC_EIS_VBAT_D11_H_eis_i_accu_state_d11_START  (4)
#define PMIC_EIS_VBAT_D11_H_eis_i_accu_state_d11_END    (4)


/*****************************************************************************
 struct               : PMIC_EIS_VBAT_D12_L_UNION
 struct description   : EIS_VBAT_D12_L Register structure definition
                        Address Offset:0xA049 Initial:0x00 Width:8
 register description : EIS检测D12点VBAT电压结果低位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_vbat_d12_data_l : 8;  /* bit[0-7]: EIS检测D12点VBAT电压转换结果低8位bit。 */
    } reg;
} PMIC_EIS_VBAT_D12_L_UNION;
#endif
#define PMIC_EIS_VBAT_D12_L_eis_vbat_d12_data_l_START  (0)
#define PMIC_EIS_VBAT_D12_L_eis_vbat_d12_data_l_END    (7)


/*****************************************************************************
 struct               : PMIC_EIS_VBAT_D12_H_UNION
 struct description   : EIS_VBAT_D12_H Register structure definition
                        Address Offset:0xA04A Initial:0x00 Width:8
 register description : EIS检测D12点VBAT电压结果高位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_vbat_d12_data_h  : 4;  /* bit[0-3]: EIS检测D12点VBAT电压转换结果高4位bit。 */
        unsigned char  eis_i_accu_state_d12 : 1;  /* bit[4]  : EIS检测D11~D12阶段电流累计状态结果。 */
        unsigned char  reserved             : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_EIS_VBAT_D12_H_UNION;
#endif
#define PMIC_EIS_VBAT_D12_H_eis_vbat_d12_data_h_START   (0)
#define PMIC_EIS_VBAT_D12_H_eis_vbat_d12_data_h_END     (3)
#define PMIC_EIS_VBAT_D12_H_eis_i_accu_state_d12_START  (4)
#define PMIC_EIS_VBAT_D12_H_eis_i_accu_state_d12_END    (4)


/*****************************************************************************
 struct               : PMIC_EIS_VBAT_D13_L_UNION
 struct description   : EIS_VBAT_D13_L Register structure definition
                        Address Offset:0xA04B Initial:0x00 Width:8
 register description : EIS检测D13点VBAT电压结果低位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_vbat_d13_data_l : 8;  /* bit[0-7]: EIS检测D13点VBAT电压转换结果低8位bit。 */
    } reg;
} PMIC_EIS_VBAT_D13_L_UNION;
#endif
#define PMIC_EIS_VBAT_D13_L_eis_vbat_d13_data_l_START  (0)
#define PMIC_EIS_VBAT_D13_L_eis_vbat_d13_data_l_END    (7)


/*****************************************************************************
 struct               : PMIC_EIS_VBAT_D13_H_UNION
 struct description   : EIS_VBAT_D13_H Register structure definition
                        Address Offset:0xA04C Initial:0x00 Width:8
 register description : EIS检测D13点VBAT电压结果高位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_vbat_d13_data_h  : 4;  /* bit[0-3]: EIS检测D13点VBAT电压转换结果高4位bit。 */
        unsigned char  eis_i_accu_state_d13 : 1;  /* bit[4]  : EIS检测D12~D13阶段电流累计状态结果。 */
        unsigned char  reserved             : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_EIS_VBAT_D13_H_UNION;
#endif
#define PMIC_EIS_VBAT_D13_H_eis_vbat_d13_data_h_START   (0)
#define PMIC_EIS_VBAT_D13_H_eis_vbat_d13_data_h_END     (3)
#define PMIC_EIS_VBAT_D13_H_eis_i_accu_state_d13_START  (4)
#define PMIC_EIS_VBAT_D13_H_eis_i_accu_state_d13_END    (4)


/*****************************************************************************
 struct               : PMIC_EIS_VBAT_D14_L_UNION
 struct description   : EIS_VBAT_D14_L Register structure definition
                        Address Offset:0xA04D Initial:0x00 Width:8
 register description : EIS检测D14点VBAT电压结果低位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_vbat_d14_data_l : 8;  /* bit[0-7]: EIS检测D14点VBAT电压转换结果低8位bit。 */
    } reg;
} PMIC_EIS_VBAT_D14_L_UNION;
#endif
#define PMIC_EIS_VBAT_D14_L_eis_vbat_d14_data_l_START  (0)
#define PMIC_EIS_VBAT_D14_L_eis_vbat_d14_data_l_END    (7)


/*****************************************************************************
 struct               : PMIC_EIS_VBAT_D14_H_UNION
 struct description   : EIS_VBAT_D14_H Register structure definition
                        Address Offset:0xA04E Initial:0x00 Width:8
 register description : EIS检测D14点VBAT电压结果高位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_vbat_d14_data_h  : 4;  /* bit[0-3]: EIS检测D14点VBAT电压转换结果高4位bit。 */
        unsigned char  eis_i_accu_state_d14 : 1;  /* bit[4]  : EIS检测D13~D14阶段电流累计状态结果。 */
        unsigned char  reserved             : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_EIS_VBAT_D14_H_UNION;
#endif
#define PMIC_EIS_VBAT_D14_H_eis_vbat_d14_data_h_START   (0)
#define PMIC_EIS_VBAT_D14_H_eis_vbat_d14_data_h_END     (3)
#define PMIC_EIS_VBAT_D14_H_eis_i_accu_state_d14_START  (4)
#define PMIC_EIS_VBAT_D14_H_eis_i_accu_state_d14_END    (4)


/*****************************************************************************
 struct               : PMIC_EIS_VBAT_D15_L_UNION
 struct description   : EIS_VBAT_D15_L Register structure definition
                        Address Offset:0xA04F Initial:0x00 Width:8
 register description : EIS检测D15点VBAT电压结果低位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_vbat_d15_data_l : 8;  /* bit[0-7]: EIS检测D15点VBAT电压转换结果低8位bit。 */
    } reg;
} PMIC_EIS_VBAT_D15_L_UNION;
#endif
#define PMIC_EIS_VBAT_D15_L_eis_vbat_d15_data_l_START  (0)
#define PMIC_EIS_VBAT_D15_L_eis_vbat_d15_data_l_END    (7)


/*****************************************************************************
 struct               : PMIC_EIS_VBAT_D15_H_UNION
 struct description   : EIS_VBAT_D15_H Register structure definition
                        Address Offset:0xA050 Initial:0x00 Width:8
 register description : EIS检测D15点VBAT电压结果高位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_vbat_d15_data_h  : 4;  /* bit[0-3]: EIS检测D15点VBAT电压转换结果高4位bit。 */
        unsigned char  eis_i_accu_state_d15 : 1;  /* bit[4]  : EIS检测D14~D15阶段电流累计状态结果。 */
        unsigned char  reserved             : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_EIS_VBAT_D15_H_UNION;
#endif
#define PMIC_EIS_VBAT_D15_H_eis_vbat_d15_data_h_START   (0)
#define PMIC_EIS_VBAT_D15_H_eis_vbat_d15_data_h_END     (3)
#define PMIC_EIS_VBAT_D15_H_eis_i_accu_state_d15_START  (4)
#define PMIC_EIS_VBAT_D15_H_eis_i_accu_state_d15_END    (4)


/*****************************************************************************
 struct               : PMIC_EIS_VBAT_D16_L_UNION
 struct description   : EIS_VBAT_D16_L Register structure definition
                        Address Offset:0xA051 Initial:0x00 Width:8
 register description : EIS检测D16点VBAT电压结果低位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_vbat_d16_data_l : 8;  /* bit[0-7]: EIS检测D16点VBAT电压转换结果低8位bit。 */
    } reg;
} PMIC_EIS_VBAT_D16_L_UNION;
#endif
#define PMIC_EIS_VBAT_D16_L_eis_vbat_d16_data_l_START  (0)
#define PMIC_EIS_VBAT_D16_L_eis_vbat_d16_data_l_END    (7)


/*****************************************************************************
 struct               : PMIC_EIS_VBAT_D16_H_UNION
 struct description   : EIS_VBAT_D16_H Register structure definition
                        Address Offset:0xA052 Initial:0x00 Width:8
 register description : EIS检测D16点VBAT电压结果高位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_vbat_d16_data_h  : 4;  /* bit[0-3]: EIS检测D16点VBAT电压转换结果高4位bit。 */
        unsigned char  eis_i_accu_state_d16 : 1;  /* bit[4]  : EIS检测D15~D16阶段电流累计状态结果。 */
        unsigned char  reserved             : 3;  /* bit[5-7]: 保留。 */
    } reg;
} PMIC_EIS_VBAT_D16_H_UNION;
#endif
#define PMIC_EIS_VBAT_D16_H_eis_vbat_d16_data_h_START   (0)
#define PMIC_EIS_VBAT_D16_H_eis_vbat_d16_data_h_END     (3)
#define PMIC_EIS_VBAT_D16_H_eis_i_accu_state_d16_START  (4)
#define PMIC_EIS_VBAT_D16_H_eis_i_accu_state_d16_END    (4)


/*****************************************************************************
 struct               : PMIC_EIS_IBAT_P_D4_L_UNION
 struct description   : EIS_IBAT_P_D4_L Register structure definition
                        Address Offset:0xA053 Initial:0x00 Width:8
 register description : EIS检测D4点IBAT电流结果拍照低位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_ibat_p_d4_data_l : 8;  /* bit[0-7]: EIS检测D4点前一时刻IBAT电流转换结果拍照低8位bit。 */
    } reg;
} PMIC_EIS_IBAT_P_D4_L_UNION;
#endif
#define PMIC_EIS_IBAT_P_D4_L_eis_ibat_p_d4_data_l_START  (0)
#define PMIC_EIS_IBAT_P_D4_L_eis_ibat_p_d4_data_l_END    (7)


/*****************************************************************************
 struct               : PMIC_EIS_IBAT_P_D4_H_UNION
 struct description   : EIS_IBAT_P_D4_H Register structure definition
                        Address Offset:0xA054 Initial:0x00 Width:8
 register description : EIS检测D4点IBAT电流结果拍照高位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_ibat_p_d4_data_h : 4;  /* bit[0-3]: EIS检测D4点前一时刻IBAT电流转换结果拍照高4位bit。 */
        unsigned char  reserved             : 4;  /* bit[4-7]: 保留。 */
    } reg;
} PMIC_EIS_IBAT_P_D4_H_UNION;
#endif
#define PMIC_EIS_IBAT_P_D4_H_eis_ibat_p_d4_data_h_START  (0)
#define PMIC_EIS_IBAT_P_D4_H_eis_ibat_p_d4_data_h_END    (3)


/*****************************************************************************
 struct               : PMIC_EIS_IBAT_P_D8_L_UNION
 struct description   : EIS_IBAT_P_D8_L Register structure definition
                        Address Offset:0xA055 Initial:0x00 Width:8
 register description : EIS检测D8点IBAT电流结果拍照低位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_ibat_p_d8_data_l : 8;  /* bit[0-7]: EIS检测D8点前一时刻IBAT电流转换结果拍照低8位bit。 */
    } reg;
} PMIC_EIS_IBAT_P_D8_L_UNION;
#endif
#define PMIC_EIS_IBAT_P_D8_L_eis_ibat_p_d8_data_l_START  (0)
#define PMIC_EIS_IBAT_P_D8_L_eis_ibat_p_d8_data_l_END    (7)


/*****************************************************************************
 struct               : PMIC_EIS_IBAT_P_D8_H_UNION
 struct description   : EIS_IBAT_P_D8_H Register structure definition
                        Address Offset:0xA056 Initial:0x00 Width:8
 register description : EIS检测D8点IBAT电流结果拍照高位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_ibat_p_d8_data_h : 4;  /* bit[0-3]: EIS检测D8点前一时刻IBAT电流转换结果拍照高4位bit。 */
        unsigned char  reserved             : 4;  /* bit[4-7]: 保留。 */
    } reg;
} PMIC_EIS_IBAT_P_D8_H_UNION;
#endif
#define PMIC_EIS_IBAT_P_D8_H_eis_ibat_p_d8_data_h_START  (0)
#define PMIC_EIS_IBAT_P_D8_H_eis_ibat_p_d8_data_h_END    (3)


/*****************************************************************************
 struct               : PMIC_EIS_IBAT_P_D12_L_UNION
 struct description   : EIS_IBAT_P_D12_L Register structure definition
                        Address Offset:0xA057 Initial:0x00 Width:8
 register description : EIS检测D12点IBAT电流结果拍照低位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_ibat_p_d12_data_l : 8;  /* bit[0-7]: EIS检测D12点前一时刻IBAT电流转换结果拍照低8位bit。 */
    } reg;
} PMIC_EIS_IBAT_P_D12_L_UNION;
#endif
#define PMIC_EIS_IBAT_P_D12_L_eis_ibat_p_d12_data_l_START  (0)
#define PMIC_EIS_IBAT_P_D12_L_eis_ibat_p_d12_data_l_END    (7)


/*****************************************************************************
 struct               : PMIC_EIS_IBAT_P_D12_H_UNION
 struct description   : EIS_IBAT_P_D12_H Register structure definition
                        Address Offset:0xA058 Initial:0x00 Width:8
 register description : EIS检测D12点IBAT电流结果拍照高位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_ibat_p_d12_data_h : 4;  /* bit[0-3]: EIS检测D12点前一时刻IBAT电流转换结果拍照高4位bit。 */
        unsigned char  reserved              : 4;  /* bit[4-7]: 保留。 */
    } reg;
} PMIC_EIS_IBAT_P_D12_H_UNION;
#endif
#define PMIC_EIS_IBAT_P_D12_H_eis_ibat_p_d12_data_h_START  (0)
#define PMIC_EIS_IBAT_P_D12_H_eis_ibat_p_d12_data_h_END    (3)


/*****************************************************************************
 struct               : PMIC_EIS_IBAT_P_D16_L_UNION
 struct description   : EIS_IBAT_P_D16_L Register structure definition
                        Address Offset:0xA059 Initial:0x00 Width:8
 register description : EIS检测D16点IBAT电流结果拍照低位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_ibat_p_d16_data_l : 8;  /* bit[0-7]: EIS检测D16点前一时刻IBAT电流转换结果拍照低8位bit。 */
    } reg;
} PMIC_EIS_IBAT_P_D16_L_UNION;
#endif
#define PMIC_EIS_IBAT_P_D16_L_eis_ibat_p_d16_data_l_START  (0)
#define PMIC_EIS_IBAT_P_D16_L_eis_ibat_p_d16_data_l_END    (7)


/*****************************************************************************
 struct               : PMIC_EIS_IBAT_P_D16_H_UNION
 struct description   : EIS_IBAT_P_D16_H Register structure definition
                        Address Offset:0xA05A Initial:0x00 Width:8
 register description : EIS检测D16点IBAT电流结果拍照高位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_ibat_p_d16_data_h : 4;  /* bit[0-3]: EIS检测D16点前一时刻IBAT电流转换结果拍照高4位bit。 */
        unsigned char  reserved              : 4;  /* bit[4-7]: 保留。 */
    } reg;
} PMIC_EIS_IBAT_P_D16_H_UNION;
#endif
#define PMIC_EIS_IBAT_P_D16_H_eis_ibat_p_d16_data_h_START  (0)
#define PMIC_EIS_IBAT_P_D16_H_eis_ibat_p_d16_data_h_END    (3)


/*****************************************************************************
 struct               : PMIC_EIS_DET_T_NUM_L_UNION
 struct description   : EIS_DET_T_NUM_L Register structure definition
                        Address Offset:0xA05B Initial:0x00 Width:8
 register description : EIS检测当前采样周期数低位。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_det_t_num_l : 8;  /* bit[0-7]: EIS检测当前采样周期数低8位bit，默认0，从0开始，0~2047，Step 1，数据代表当前采样的周期数（当前周期序列k=1～n+m）。
                                                          （与eis_det_t_num_h拼接起来使用） */
    } reg;
} PMIC_EIS_DET_T_NUM_L_UNION;
#endif
#define PMIC_EIS_DET_T_NUM_L_eis_det_t_num_l_START  (0)
#define PMIC_EIS_DET_T_NUM_L_eis_det_t_num_l_END    (7)


/*****************************************************************************
 struct               : PMIC_EIS_DET_T_NUM_H_UNION
 struct description   : EIS_DET_T_NUM_H Register structure definition
                        Address Offset:0xA05C Initial:0x00 Width:8
 register description : EIS检测当前采样周期数高位。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_det_t_num_h : 3;  /* bit[0-2]: EIS检测当前采样周期数高3位bit。
                                                          （与eis_det_t_num_l拼接起来使用）
                                                          11'h000：1
                                                          11'h001：2
                                                          11'h002：3
                                                          11'h003：4
                                                          11'h004：5
                                                          11'h005：6
                                                          11'h006：7
                                                          11'h007：8
                                                          11'h008：9
                                                          11'h009：10
                                                          11'h00A：11
                                                          11'h00B：12
                                                          ……
                                                          11'h7FE：2047
                                                          11'h7FF：2048 */
        unsigned char  reserved        : 5;  /* bit[3-7]: 保留。 */
    } reg;
} PMIC_EIS_DET_T_NUM_H_UNION;
#endif
#define PMIC_EIS_DET_T_NUM_H_eis_det_t_num_h_START  (0)
#define PMIC_EIS_DET_T_NUM_H_eis_det_t_num_h_END    (2)


/*****************************************************************************
 struct               : PMIC_EIS_VBAT_DET_NUM_UNION
 struct description   : EIS_VBAT_DET_NUM Register structure definition
                        Address Offset:0xA05D Initial:0x00 Width:8
 register description : EIS检测一个周期T内电压采样顺序号。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_vbat_sample_num : 4;  /* bit[0-3]: 一个周期T内电压采样顺序号（电压FIFO的刷新进程）状态寄存器，顺序号对应D1~D16；默认0，从0开始，0~15。
                                                              4'b0000：当前采样阶段是t0~D1或0T~D1，包含D1点采样；或EIS功能未使能；
                                                              4'b0001：当前采样阶段是D1~D2之间，包含D2点采样；
                                                              4'b0010：当前采样阶段是D2~D3之间，包含D3点采样；
                                                              4'b0011：当前采样阶段是D3~D4之间，包含D4点采样；
                                                              4'b0100：当前采样阶段是D4~D5之间，包含D5点采样；
                                                              4'b0101：当前采样阶段是D5~D6之间，包含D6点采样；
                                                              4'b0110：当前采样阶段是D6~D7之间，包含D7点采样；
                                                              4'b0111：当前采样阶段是D7~D8之间，包含D8点采样；
                                                              4'b1000：当前采样阶段是D8~D9之间，包含D9点采样；
                                                              4'b1001：当前采样阶段是D9~D10之间，包含D10点采样；
                                                              4'b1010：当前采样阶段是D10~D11之间，包含D11点采样；
                                                              4'b1011：当前采样阶段是D11~D12之间，包含D12点采样；
                                                              4'b1100：当前采样阶段是D12~D13之间，包含D13点采样；
                                                              4'b1101：当前采样阶段是D13~D14之间，包含D14点采样；
                                                              4'b1110：当前采样阶段是D14~D15之间，包含D15点采样；
                                                              4'b1111：当前采样阶段是D15~D16之间，包含D16点采样。 */
        unsigned char  reserved            : 4;  /* bit[4-7]: 保留。 */
    } reg;
} PMIC_EIS_VBAT_DET_NUM_UNION;
#endif
#define PMIC_EIS_VBAT_DET_NUM_eis_vbat_sample_num_START  (0)
#define PMIC_EIS_VBAT_DET_NUM_eis_vbat_sample_num_END    (3)


/*****************************************************************************
 struct               : PMIC_EIS_DET_FLAG_UNION
 struct description   : EIS_DET_FLAG Register structure definition
                        Address Offset:0xA05E Initial:0x01 Width:8
 register description : EIS检测过程状态指示寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_flag : 1;  /* bit[0]  : EIS检测过程状态指示寄存器。
                                                   0：EIS检测过程中；
                                                   1：EIS检测结束或EIS功能未开启。
                                                   (注：该bit在EIS功能使能后，被拉低；在EIS检测结束后，变成“1”，并且“1”一直持续到下一次EIS功能启动) */
        unsigned char  reserved : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_EIS_DET_FLAG_UNION;
#endif
#define PMIC_EIS_DET_FLAG_eis_flag_START  (0)
#define PMIC_EIS_DET_FLAG_eis_flag_END    (0)


/*****************************************************************************
 struct               : PMIC_EIS_INIT_END_FLAG_UNION
 struct description   : EIS_INIT_END_FLAG Register structure definition
                        Address Offset:0xA05F Initial:0x01 Width:8
 register description : EIS检测初始化过程结束状态指示寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_initial_end_flag : 1;  /* bit[0]  : EIS检测过程初始化阶段结束状态指示寄存器。
                                                               0：EIS检测初始化采样过程中；
                                                               1：EIS检测初始化阶段结束或EIS功能未开启。
                                                               (注：该bit在EIS功能使能后，被拉低；在EIS检测初始化阶段结束后，变成“1”，并且“1”一直持续到下一次EIS功能启动) */
        unsigned char  reserved             : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_EIS_INIT_END_FLAG_UNION;
#endif
#define PMIC_EIS_INIT_END_FLAG_eis_initial_end_flag_START  (0)
#define PMIC_EIS_INIT_END_FLAG_eis_initial_end_flag_END    (0)


/*****************************************************************************
 struct               : PMIC_EISADC_RESERVE_UNION
 struct description   : EISADC_RESERVE Register structure definition
                        Address Offset:0xA070 Initial:0x00 Width:8
 register description : EISADC启动设置预留寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reserved        : 1;  /* bit[0]  : 保留。 */
        unsigned char  eis_adc_reserve : 7;  /* bit[1-7]: DEBUG模式eisadc启动设置寄存器预留位。 */
    } reg;
} PMIC_EISADC_RESERVE_UNION;
#endif
#define PMIC_EISADC_RESERVE_eis_adc_reserve_START  (1)
#define PMIC_EISADC_RESERVE_eis_adc_reserve_END    (7)


/*****************************************************************************
 struct               : PMIC_EISADC_CONV_STATUS_UNION
 struct description   : EISADC_CONV_STATUS Register structure definition
                        Address Offset:0xA071 Initial:0x01 Width:8
 register description : EISADC转换状态指示寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_adc_valid : 1;  /* bit[0]  : HKADC状态位。
                                                        0：转换过程中；
                                                        1：转换完毕。
                                                        (注：该bit在转换开始时，被拉低；在转换结束后，变成“1”，并且“1”一直持续到下一次转换开始)。 */
        unsigned char  reserved      : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_EISADC_CONV_STATUS_UNION;
#endif
#define PMIC_EISADC_CONV_STATUS_eis_adc_valid_START  (0)
#define PMIC_EISADC_CONV_STATUS_eis_adc_valid_END    (0)


/*****************************************************************************
 struct               : PMIC_EISADC_DATA_L_UNION
 struct description   : EISADC_DATA_L Register structure definition
                        Address Offset:0xA072 Initial:0x00 Width:8
 register description : EISADC结果低位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_adc_data_l : 8;  /* bit[0-7]: EIS ADC在normal模式下或chopper模式下的转换结果低8位bit */
    } reg;
} PMIC_EISADC_DATA_L_UNION;
#endif
#define PMIC_EISADC_DATA_L_eis_adc_data_l_START  (0)
#define PMIC_EISADC_DATA_L_eis_adc_data_l_END    (7)


/*****************************************************************************
 struct               : PMIC_EISADC_DATA_H_UNION
 struct description   : EISADC_DATA_H Register structure definition
                        Address Offset:0xA073 Initial:0x00 Width:8
 register description : EISADC结果高位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_adc_data_h : 4;  /* bit[0-3]: EIS ADC在normal模式下或chopper模式下的转换结果高4位bit */
        unsigned char  reserved       : 4;  /* bit[4-7]: reserved */
    } reg;
} PMIC_EISADC_DATA_H_UNION;
#endif
#define PMIC_EISADC_DATA_H_eis_adc_data_h_START  (0)
#define PMIC_EISADC_DATA_H_eis_adc_data_h_END    (3)


/*****************************************************************************
 struct               : PMIC_EISADC_CONV_UNION
 struct description   : EISADC_CONV Register structure definition
                        Address Offset:0xA074 Initial:0x80 Width:8
 register description : EISADC转换使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_adc_buffer_sel : 1;  /* bit[0]  : eisadc采样通道buffer选通寄存器。
                                                             0：选择通道buffer选通状态；
                                                             1：不开启通道buffer。 */
        unsigned char  eis_adc_config     : 7;  /* bit[1-7]: eisadc_config<6>：eisadc工作时钟选择寄存器；
                                                             0选择eis_adc_clk_even；
                                                             1（默认）选择eis_adc_clk_odd
                                                             eisadc_config<5:0>：
                                                             eisadc工作设置寄存器；默认000000；（软件不可占用） */
    } reg;
} PMIC_EISADC_CONV_UNION;
#endif
#define PMIC_EISADC_CONV_eis_adc_buffer_sel_START  (0)
#define PMIC_EISADC_CONV_eis_adc_buffer_sel_END    (0)
#define PMIC_EISADC_CONV_eis_adc_config_START      (1)
#define PMIC_EISADC_CONV_eis_adc_config_END        (7)


/*****************************************************************************
 struct               : PMIC_EIS_ADC_CURRENT_UNION
 struct description   : EIS_ADC_CURRENT Register structure definition
                        Address Offset:0xA075 Initial:0x4A Width:8
 register description : EISADC ibas电流配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_adc_ibias_sel : 8;  /* bit[0-7]: bit[7:6]：eisadc_comp bias电流选择。
                                                            00：2uA；
                                                            01：4uA；
                                                            10：3uA；
                                                            11：1uA。
                                                            bit[5:4]：eisadc_ref_buffer1电流选择。
                                                            00：2uA；
                                                            01：4uA；
                                                            10：3uA；
                                                            11：1uA。
                                                            bit[3:2]：eisadc_ref_buffe2r电流选择。
                                                            00：2uA；
                                                            01：4uA；
                                                            10：3uA；
                                                            11：1uA。
                                                            bit[1:0]：eisadc_input_buffer电流选择。
                                                            00：0.5uA；
                                                            01：1uA；
                                                            10：0.75uA；
                                                            11：0.25uA。 */
    } reg;
} PMIC_EIS_ADC_CURRENT_UNION;
#endif
#define PMIC_EIS_ADC_CURRENT_eis_adc_ibias_sel_START  (0)
#define PMIC_EIS_ADC_CURRENT_eis_adc_ibias_sel_END    (7)


/*****************************************************************************
 struct               : PMIC_EIS_SOFT_RST_UNION
 struct description   : EIS_SOFT_RST Register structure definition
                        Address Offset:0xA076 Initial:0x5A Width:8
 register description : EIS模块软复位。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_soft_rst_cfg : 8;  /* bit[0-7]: EIS模块软复位配置寄存器，写保护
                                                           当写入0x5A时候，软复位为高电平，不复位EIS数字逻辑；
                                                           当写入0xAC时候，软复位为低电平，复位EIS数字逻辑。
                                                           当写入其他值，软复位不跳变，保持；
                                                           不对软件开放，debug使用 */
    } reg;
} PMIC_EIS_SOFT_RST_UNION;
#endif
#define PMIC_EIS_SOFT_RST_eis_soft_rst_cfg_START  (0)
#define PMIC_EIS_SOFT_RST_eis_soft_rst_cfg_END    (7)


/*****************************************************************************
 struct               : PMIC_EIS_CLK_GT_CTRL_UNION
 struct description   : EIS_CLK_GT_CTRL Register structure definition
                        Address Offset:0xA077 Initial:0x00 Width:8
 register description : EIS时钟门控bypass寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_clk_gt_bypass : 1;  /* bit[0]  : EIS模块时钟门控bypass控制寄存器：
                                                            1'b0：使用eis_en对EIS模块时钟门控；
                                                            1'b1：有时钟，即时钟常在。 */
        unsigned char  reserved          : 7;  /* bit[1-7]: 保留 */
    } reg;
} PMIC_EIS_CLK_GT_CTRL_UNION;
#endif
#define PMIC_EIS_CLK_GT_CTRL_eis_clk_gt_bypass_START  (0)
#define PMIC_EIS_CLK_GT_CTRL_eis_clk_gt_bypass_END    (0)


/*****************************************************************************
 struct               : PMIC_EIS_DEBUG_EN_UNION
 struct description   : EIS_DEBUG_EN Register structure definition
                        Address Offset:0xA080 Initial:0x00 Width:8
 register description : EIS DEBUG使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_debug_en : 8;  /* bit[0-7]: 软件写0x5A，进入debug模式，数模接口由寄存器直接控制；写其它值，退出debug模式，数模接口由数字逻辑控制。(软件约束：处于debug模式时，只允许配置debug系列寄存器) */
    } reg;
} PMIC_EIS_DEBUG_EN_UNION;
#endif
#define PMIC_EIS_DEBUG_EN_eis_debug_en_START  (0)
#define PMIC_EIS_DEBUG_EN_eis_debug_en_END    (7)


/*****************************************************************************
 struct               : PMIC_DEBUG_EIS_EN_UNION
 struct description   : DEBUG_EIS_EN Register structure definition
                        Address Offset:0xA081 Initial:0x00 Width:8
 register description : DEBUG模式EIS检测功能使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  dbg_eis_ana_en : 1;  /* bit[0]  : DEBUG模式eis使能配置寄存器。
                                                         0：不使能EIS功能；
                                                         1：使能EIS功能。 */
        unsigned char  reserved       : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_DEBUG_EIS_EN_UNION;
#endif
#define PMIC_DEBUG_EIS_EN_dbg_eis_ana_en_START  (0)
#define PMIC_DEBUG_EIS_EN_dbg_eis_ana_en_END    (0)


/*****************************************************************************
 struct               : PMIC_DEBUG_EIS_DISCHG_EN_UNION
 struct description   : DEBUG_EIS_DISCHG_EN Register structure definition
                        Address Offset:0xA082 Initial:0x00 Width:8
 register description : DEBUG模式EIS放电使能寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  dbg_eis_dischg_en : 1;  /* bit[0]  : DEBUG模式eis放电使能寄存器。
                                                            1'b0：Discharge功能关闭（默认）；
                                                            1'b1：Discharge功能使能。 */
        unsigned char  reserved          : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_DEBUG_EIS_DISCHG_EN_UNION;
#endif
#define PMIC_DEBUG_EIS_DISCHG_EN_dbg_eis_dischg_en_START  (0)
#define PMIC_DEBUG_EIS_DISCHG_EN_dbg_eis_dischg_en_END    (0)


/*****************************************************************************
 struct               : PMIC_DEBUG_EIS_CHANL_UNION
 struct description   : DEBUG_EIS_CHANL Register structure definition
                        Address Offset:0xA083 Initial:0x00 Width:8
 register description : EIS通道DEBUG专用寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  dbg_eis_chanl_sel : 3;  /* bit[0-2]: ADCdebug专用：选择ADC采样通道：
                                                            000：ADC offset校准
                                                            001：VBAT绝对电压采样
                                                            010：VBAT相对电压采样
                                                            011：IBAT电流采样
                                                            100：电流通道offset校准
                                                            101：温度采样
                                                            其它：NC */
        unsigned char  reserved          : 5;  /* bit[3-7]: 保留。 */
    } reg;
} PMIC_DEBUG_EIS_CHANL_UNION;
#endif
#define PMIC_DEBUG_EIS_CHANL_dbg_eis_chanl_sel_START  (0)
#define PMIC_DEBUG_EIS_CHANL_dbg_eis_chanl_sel_END    (2)


/*****************************************************************************
 struct               : PMIC_DEBUG_EISADC_CTRL_UNION
 struct description   : DEBUG_EISADC_CTRL Register structure definition
                        Address Offset:0xA084 Initial:0x00 Width:8
 register description : EISADC DEBUG专用寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  dbg_eisadc_chanl_sel : 5;  /* bit[0-4]: DEBUG模式 eisadc 模拟输入通道选择寄存器：
                                                               5'b00000：前级通道；
                                                               5'b01111：ADC的offset校准通道；
                                                               
                                                               others：reserve。
                                                               默认为0 */
        unsigned char  reserved_0           : 2;  /* bit[5-6]: reserved */
        unsigned char  reserved_1           : 1;  /* bit[7]  : reserved */
    } reg;
} PMIC_DEBUG_EISADC_CTRL_UNION;
#endif
#define PMIC_DEBUG_EISADC_CTRL_dbg_eisadc_chanl_sel_START  (0)
#define PMIC_DEBUG_EISADC_CTRL_dbg_eisadc_chanl_sel_END    (4)


/*****************************************************************************
 struct               : PMIC_DEBUG_EISADC_START_UNION
 struct description   : DEBUG_EISADC_START Register structure definition
                        Address Offset:0xA085 Initial:0x00 Width:8
 register description : EISADC转换开始DEBUG寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  dbg_eis_adc_start : 1;  /* bit[0]  : DEBUG模式eisadc启动设置寄存器，默认0，不启动转换；此脉冲宽度为eis_adc_clk_even/eis_adc_clk_odd的3个cycle。 
                                                            在软件配置完成一次HKADC转换之后被清除为0 */
        unsigned char  reserved          : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_DEBUG_EISADC_START_UNION;
#endif
#define PMIC_DEBUG_EISADC_START_dbg_eis_adc_start_START  (0)
#define PMIC_DEBUG_EISADC_START_dbg_eis_adc_start_END    (0)


/*****************************************************************************
 struct               : PMIC_EISADC_MODE_CFG_UNION
 struct description   : EISADC_MODE_CFG Register structure definition
                        Address Offset:0xA086 Initial:0x01 Width:8
 register description : ACRADC模式配置。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  eis_adc_chopper_en : 1;  /* bit[0]  : EIS ADC chopper模式使能信号。
                                                             1'b0：normal模式；
                                                             1'b1：chopper模式（默认）。 */
        unsigned char  reserved           : 7;  /* bit[1-7]: 保留。 */
    } reg;
} PMIC_EISADC_MODE_CFG_UNION;
#endif
#define PMIC_EISADC_MODE_CFG_eis_adc_chopper_en_START  (0)
#define PMIC_EISADC_MODE_CFG_eis_adc_chopper_en_END    (0)


/*****************************************************************************
 struct               : PMIC_SPMI_TEST0_UNION
 struct description   : SPMI_TEST0 Register structure definition
                        Address Offset:0xD0AC Initial:0x00 Width:8
 register description : SPMI接口测试寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  spmi_test0 : 8;  /* bit[0-7]: SPMI接口测试寄存器。 */
    } reg;
} PMIC_SPMI_TEST0_UNION;
#endif
#define PMIC_SPMI_TEST0_spmi_test0_START  (0)
#define PMIC_SPMI_TEST0_spmi_test0_END    (7)






/*****************************************************************************
  8 others
*****************************************************************************/



/*****************************************************************************
  9 global values
*****************************************************************************/



/*****************************************************************************
  10 global functions
*****************************************************************************/


#ifdef __cplusplus
#if __cplusplus
    }
#endif
#endif

#endif /* end of soc_nmanager寄存器 */
