mnist_test_data.npz
quantized.tflite
quantized.npz
docs/_build

# Generated Verilog and VCD output.
*.v
*.vcd

# Verilator.
obj_dir

# Vivado.
fpga/NA
fpga/pyrtlnet_ip
fpga/pyrtlnet_ip_repo
fpga/pyrtlnet_pynq
fpga/pyrtlnet.bit
fpga/pyrtlnet.hwh
