[
 {
  "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/gowin_dpb/gowin_dpb0.v",
  "InstLine" : 9,
  "InstName" : "Gowin_DPB0",
  "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/gowin_dpb/gowin_dpb0.v",
  "ModuleLine" : 9,
  "ModuleName" : "Gowin_DPB0"
 },
 {
  "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/gowin_dpb/gowin_dpb1.v",
  "InstLine" : 9,
  "InstName" : "Gowin_DPB1",
  "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/gowin_dpb/gowin_dpb1.v",
  "ModuleLine" : 9,
  "ModuleName" : "Gowin_DPB1"
 },
 {
  "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/top.v",
  "InstLine" : 2,
  "InstName" : "top",
  "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/top.v",
  "ModuleLine" : 2,
  "ModuleName" : "top",
  "SubInsts" : [
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/top.v",
    "InstLine" : 57,
    "InstName" : "clk_wiz_0",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/gowin_rpll/gowin_rpll.v",
    "ModuleLine" : 9,
    "ModuleName" : "Gowin_rPLL"
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/top.v",
    "InstLine" : 131,
    "InstName" : "io",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/filter.v",
    "ModuleLine" : 3,
    "ModuleName" : "filter"
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/top.v",
    "InstLine" : 607,
    "InstName" : "pre_ram_access_check_trigger",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/trigger.v",
    "ModuleLine" : 3,
    "ModuleName" : "trigger"
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/top.v",
    "InstLine" : 765,
    "InstName" : "brama_read_trigger",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/trigger.v",
    "ModuleLine" : 3,
    "ModuleName" : "trigger"
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/top.v",
    "InstLine" : 773,
    "InstName" : "brama_write_trigger",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/trigger.v",
    "ModuleLine" : 3,
    "ModuleName" : "trigger"
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/top.v",
    "InstLine" : 891,
    "InstName" : "bram_poke_trigger",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/trigger.v",
    "ModuleLine" : 3,
    "ModuleName" : "trigger"
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/top.v",
    "InstLine" : 898,
    "InstName" : "bram_peek_trigger",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/trigger.v",
    "ModuleLine" : 3,
    "ModuleName" : "trigger"
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/top.v",
    "InstLine" : 994,
    "InstName" : "xrama_read_trigger",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/trigger.v",
    "ModuleLine" : 3,
    "ModuleName" : "trigger"
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/top.v",
    "InstLine" : 1002,
    "InstName" : "xrama_write_trigger",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/trigger.v",
    "ModuleLine" : 3,
    "ModuleName" : "trigger"
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/top.v",
    "InstLine" : 1018,
    "InstName" : "xram_poke_trigger",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/trigger.v",
    "ModuleLine" : 3,
    "ModuleName" : "trigger"
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/top.v",
    "InstLine" : 1025,
    "InstName" : "xram_peek_trigger",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/trigger.v",
    "ModuleLine" : 3,
    "ModuleName" : "trigger"
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/top.v",
    "InstLine" : 1100,
    "InstName" : "pll0",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/gowin_rpll/gowin_rpll0.v",
    "ModuleLine" : 9,
    "ModuleName" : "Gowin_rPLL0"
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/top.v",
    "InstLine" : 1105,
    "InstName" : "clkdiv0",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/gowin_clkdiv/gowin_clkdiv0.v",
    "ModuleLine" : 9,
    "ModuleName" : "Gowin_CLKDIV0"
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/top.v",
    "InstLine" : 1111,
    "InstName" : "clkdiv1",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/gowin_clkdiv/gowin_clkdiv1.v",
    "ModuleLine" : 9,
    "ModuleName" : "Gowin_CLKDIV1"
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/top.v",
    "InstLine" : 1144,
    "InstName" : "hdmi",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/hdmi/hdmi.sv",
    "ModuleLine" : 4,
    "ModuleName" : "hdmi",
    "SubInsts" : [
     {
      "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/hdmi/hdmi.sv",
      "InstLine" : 326,
      "InstName" : "true_hdmi_output.packet_picker",
      "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/hdmi/packet_picker.sv",
      "ModuleLine" : 4,
      "ModuleName" : "packet_picker",
      "SubInsts" : [
       {
        "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/hdmi/packet_picker.sv",
        "InstLine" : 51,
        "InstName" : "audio_clock_regeneration_packet",
        "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/hdmi/audio_clock_regeneration_packet.sv",
        "ModuleLine" : 5,
        "ModuleName" : "audio_clock_regeneration_packet"
       },
       {
        "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/hdmi/packet_picker.sv",
        "InstLine" : 131,
        "InstName" : "audio_sample_packet",
        "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/hdmi/audio_sample_packet.sv",
        "ModuleLine" : 8,
        "ModuleName" : "audio_sample_packet"
       },
       {
        "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/hdmi/packet_picker.sv",
        "InstLine" : 137,
        "InstName" : "auxiliary_video_information_info_frame",
        "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/hdmi/auxiliary_video_information_info_frame.sv",
        "ModuleLine" : 5,
        "ModuleName" : "auxiliary_video_information_info_frame"
       },
       {
        "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/hdmi/packet_picker.sv",
        "InstLine" : 140,
        "InstName" : "source_product_description_info_frame",
        "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/hdmi/source_product_description_info_frame.sv",
        "ModuleLine" : 5,
        "ModuleName" : "source_product_description_info_frame"
       },
       {
        "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/hdmi/packet_picker.sv",
        "InstLine" : 143,
        "InstName" : "audio_info_frame",
        "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/hdmi/audio_info_frame.sv",
        "ModuleLine" : 5,
        "ModuleName" : "audio_info_frame"
       }
      ]
     },
     {
      "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/hdmi/hdmi.sv",
      "InstLine" : 328,
      "InstName" : "true_hdmi_output.packet_assembler",
      "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/hdmi/packet_assembler.sv",
      "ModuleLine" : 4,
      "ModuleName" : "packet_assembler"
     },
     {
      "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/hdmi/hdmi.sv",
      "InstLine" : 379,
      "InstName" : "tmds_gen[0].tmds_channel",
      "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/hdmi/tmds_channel.sv",
      "ModuleLine" : 4,
      "ModuleName" : "tmds_channel"
     },
     {
      "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/hdmi/hdmi.sv",
      "InstLine" : 379,
      "InstName" : "tmds_gen[1].tmds_channel",
      "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/hdmi/tmds_channel.sv",
      "ModuleLine" : 4,
      "ModuleName" : "tmds_channel"
     },
     {
      "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/hdmi/hdmi.sv",
      "InstLine" : 379,
      "InstName" : "tmds_gen[2].tmds_channel",
      "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/hdmi/tmds_channel.sv",
      "ModuleLine" : 4,
      "ModuleName" : "tmds_channel"
     },
     {
      "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/hdmi/hdmi.sv",
      "InstLine" : 383,
      "InstName" : "serializer",
      "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/hdmi/serializer.sv",
      "ModuleLine" : 4,
      "ModuleName" : "serializer"
     }
    ]
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/top.v",
    "InstLine" : 1232,
    "InstName" : "mem",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/filter.v",
    "ModuleLine" : 3,
    "ModuleName" : "filter"
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/top.v",
    "InstLine" : 1257,
    "InstName" : "z80_clkdiv",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/gowin_clkdiv/gowin_clkdiv0.v",
    "ModuleLine" : 9,
    "ModuleName" : "Gowin_CLKDIV0"
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/top.v",
    "InstLine" : 1263,
    "InstName" : "z80_clkdiv1",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/gowin_clkdiv/gowin_clkdiv0.v",
    "ModuleLine" : 9,
    "ModuleName" : "Gowin_CLKDIV0"
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/top.v",
    "InstLine" : 1269,
    "InstName" : "z80_clkdiv2",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/gowin_clkdiv/gowin_clkdiv0.v",
    "ModuleLine" : 9,
    "ModuleName" : "Gowin_CLKDIV0"
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/top.v",
    "InstLine" : 1349,
    "InstName" : "NextZ80",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/NextZ80CPU.v",
    "ModuleLine" : 63,
    "ModuleName" : "NextZ80",
    "SubInsts" : [
     {
      "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/NextZ80CPU.v",
      "InstLine" : 119,
      "InstName" : "CPU_REGS",
      "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/NextZ80CPU.v",
      "ModuleLine" : 1504,
      "ModuleName" : "Z80Reg",
      "SubInsts" : [
       {
        "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/NextZ80CPU.v",
        "InstLine" : 1548,
        "InstName" : "regs_lo",
        "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/NextZ80CPU.v",
        "ModuleLine" : 1662,
        "ModuleName" : "RAM16X8D_regs"
       },
       {
        "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/NextZ80CPU.v",
        "InstLine" : 1560,
        "InstName" : "regs_hi",
        "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/NextZ80CPU.v",
        "ModuleLine" : 1662,
        "ModuleName" : "RAM16X8D_regs"
       },
       {
        "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/NextZ80CPU.v",
        "InstLine" : 1613,
        "InstName" : "WSelectW",
        "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/NextZ80CPU.v",
        "ModuleLine" : 1632,
        "ModuleName" : "RegSelect"
       },
       {
        "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/NextZ80CPU.v",
        "InstLine" : 1621,
        "InstName" : "WSelectR",
        "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/NextZ80CPU.v",
        "ModuleLine" : 1632,
        "ModuleName" : "RegSelect"
       }
      ]
     },
     {
      "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/NextZ80CPU.v",
      "InstLine" : 146,
      "InstName" : "CPU_ALU8",
      "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/NextZ80CPU.v",
      "ModuleLine" : 1725,
      "ModuleName" : "ALU8",
      "SubInsts" : [
       {
        "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/NextZ80CPU.v",
        "InstLine" : 1741,
        "InstName" : "daa_adjust",
        "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/NextZ80CPU.v",
        "ModuleLine" : 1966,
        "ModuleName" : "daa"
       }
      ]
     },
     {
      "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/NextZ80CPU.v",
      "InstLine" : 159,
      "InstName" : "CPU_ALU16",
      "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/NextZ80CPU.v",
      "ModuleLine" : 2001,
      "ModuleName" : "ALU16"
     }
    ]
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/top.v",
    "InstLine" : 1382,
    "InstName" : "z80_rom",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/gowin_prom/gowin_prom.v",
    "ModuleLine" : 10,
    "ModuleName" : "Gowin_pROM_M3"
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/top.v",
    "InstLine" : 1394,
    "InstName" : "z80_ram",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/gowin_sp/gowin_sp.v",
    "ModuleLine" : 9,
    "ModuleName" : "Gowin_SP_RAM"
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/top.v",
    "InstLine" : 1425,
    "InstName" : "vga",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/vga.v",
    "ModuleLine" : 5,
    "ModuleName" : "vga",
    "SubInsts" : [
     {
      "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/vga.v",
      "InstLine" : 79,
      "InstName" : "z80_dsp_wr_trigger",
      "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/trigger.v",
      "ModuleLine" : 3,
      "ModuleName" : "trigger"
     },
     {
      "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/vga.v",
      "InstLine" : 89,
      "InstName" : "z80_dsp_rd_trigger",
      "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/trigger.v",
      "ModuleLine" : 3,
      "ModuleName" : "trigger"
     },
     {
      "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/vga.v",
      "InstLine" : 105,
      "InstName" : "z80_dsp",
      "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/gowin_dpb/display_ram.v",
      "ModuleLine" : 9,
      "ModuleName" : "display_ram"
     },
     {
      "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/vga.v",
      "InstLine" : 166,
      "InstName" : "le18_rd_trigger",
      "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/trigger.v",
      "ModuleLine" : 3,
      "ModuleName" : "trigger"
     },
     {
      "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/vga.v",
      "InstLine" : 176,
      "InstName" : "le18_wr_trigger",
      "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/trigger.v",
      "ModuleLine" : 3,
      "ModuleName" : "trigger"
     },
     {
      "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/vga.v",
      "InstLine" : 192,
      "InstName" : "z80_le18",
      "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/gowin_dpb/blk_mem_gen_4.v",
      "ModuleLine" : 9,
      "ModuleName" : "blk_mem_gen_4"
     },
     {
      "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/vga.v",
      "InstLine" : 221,
      "InstName" : "char_rom",
      "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS/src/gowin_sp/blk_mem_gen_3.v",
      "ModuleLine" : 9,
      "ModuleName" : "blk_mem_gen_3"
     }
    ]
   }
  ]
 }
]