****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : top
Version: T-2022.03-SP5
Date   : Sun Feb 23 21:07:47 2025
****************************************


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: O[15] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  A[7] (in)                               0.000      0.000 r
  U73/ZN (NAND2_X4)                       0.002      0.002 f
  U72/ZN (INV_X4)                         0.002      0.004 r
  U84/ZN (AOI21_X4)                       0.002      0.007 f
  U58/ZN (OAI21_X4)                       0.006      0.012 r
  U51/ZN (NAND3_X2)                       0.004      0.016 f
  U112/ZN (NAND3_X1)                      0.003      0.019 r
  U114/ZN (XNOR2_X1)                      0.007      0.026 r
  O[15] (out)                             0.000      0.026 r
  data arrival time                                  0.026

  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock reconvergence pessimism           0.000      0.000
  output external delay                   0.000      0.000
  data required time                                 0.000
  ---------------------------------------------------------------
  data required time                                 0.000
  data arrival time                                 -0.026
  ---------------------------------------------------------------
  slack (VIOLATED)                                  -0.026


1
