

================================================================
== Vitis HLS Report for 'srcnn'
================================================================
* Date:           Mon Nov  6 16:29:24 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.705 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  349813011|  349861104|  3.498 sec|  3.499 sec|  349813012|  349861105|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +------------------+-------+-----------+-----------+-----------+-----------+-----------+-----------+---------+
        |                  |       |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
        |     Instance     | Module|    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
        +------------------+-------+-----------+-----------+-----------+-----------+-----------+-----------+---------+
        |grp_conv1_fu_264  |conv1  |   90698656|   90721504|  0.907 sec|  0.907 sec|   90698656|   90721504|       no|
        |grp_conv2_fu_300  |conv2  |  233807631|  233832111|  2.338 sec|  2.338 sec|  233807631|  233832111|       no|
        |grp_conv3_fu_330  |conv3  |   25306711|   25307476|  0.253 sec|  0.253 sec|   25306711|   25307476|       no|
        +------------------+-------+-----------+-----------+-----------+-----------+-----------+-----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |      356|   71|   37773|  68223|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    828|    -|
|Register         |        -|    -|     689|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      356|   71|   38462|  69051|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       82|   19|      27|     97|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |biases_m_axi_U                       |biases_m_axi                    |        4|   0|    830|    694|    0|
    |bundle_1_m_axi_U                     |bundle_1_m_axi                  |       16|   0|    838|    704|    0|
    |bundle_2_m_axi_U                     |bundle_2_m_axi                  |       16|   0|    838|    704|    0|
    |control_s_axi_U                      |control_s_axi                   |        0|   0|    736|   1320|    0|
    |grp_conv1_fu_264                     |conv1                           |       72|  38|  22200|  38764|    0|
    |grp_conv2_fu_300                     |conv2                           |       97|   9|   5577|   7760|    0|
    |grp_conv3_fu_330                     |conv3                           |      135|   7|   4624|  16312|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U499  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|    227|    214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U500  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|    227|    214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U501  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|    227|    214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U502  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|    227|    214|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U506     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|      0|      0|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U503   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|    128|    135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U504   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|    128|    135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U505   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|    128|    135|    0|
    |weights_m_axi_U                      |weights_m_axi                   |       16|   0|    838|    704|    0|
    +-------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |Total                                |                                |      356|  71|  37773|  68223|    0|
    +-------------------------------------+--------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         15|    1|         15|
    |biases_ARADDR      |  20|          4|   64|        256|
    |biases_ARLEN       |  20|          4|   32|        128|
    |biases_ARVALID     |  20|          4|    1|          4|
    |biases_RREADY      |  20|          4|    1|          4|
    |biases_blk_n_AR    |   9|          2|    1|          2|
    |biases_blk_n_R     |   9|          2|    1|          2|
    |bundle_1_ARADDR    |  14|          3|   64|        192|
    |bundle_1_ARLEN     |  14|          3|   32|         96|
    |bundle_1_ARVALID   |  14|          3|    1|          3|
    |bundle_1_AWVALID   |   9|          2|    1|          2|
    |bundle_1_BREADY    |   9|          2|    1|          2|
    |bundle_1_RREADY    |  14|          3|    1|          3|
    |bundle_1_WVALID    |   9|          2|    1|          2|
    |bundle_2_ARVALID   |   9|          2|    1|          2|
    |bundle_2_AWADDR    |  14|          3|   64|        192|
    |bundle_2_AWLEN     |  14|          3|   32|         96|
    |bundle_2_AWVALID   |  14|          3|    1|          3|
    |bundle_2_BREADY    |  14|          3|    1|          3|
    |bundle_2_RREADY    |   9|          2|    1|          2|
    |bundle_2_WDATA     |  14|          3|   32|         96|
    |bundle_2_WSTRB     |  14|          3|    4|         12|
    |bundle_2_WVALID    |  14|          3|    1|          3|
    |grp_fu_481_ce      |  20|          4|    1|          4|
    |grp_fu_481_p0      |  20|          4|   32|        128|
    |grp_fu_481_p1      |  20|          4|   32|        128|
    |grp_fu_485_ce      |  14|          3|    1|          3|
    |grp_fu_485_p0      |  14|          3|   32|         96|
    |grp_fu_485_p1      |  14|          3|   32|         96|
    |grp_fu_489_ce      |  14|          3|    1|          3|
    |grp_fu_489_p0      |  14|          3|   32|         96|
    |grp_fu_489_p1      |  14|          3|   32|         96|
    |grp_fu_493_ce      |  14|          3|    1|          3|
    |grp_fu_493_p0      |  14|          3|   32|         96|
    |grp_fu_493_p1      |  14|          3|   32|         96|
    |grp_fu_497_ce      |  20|          4|    1|          4|
    |grp_fu_497_p0      |  20|          4|   32|        128|
    |grp_fu_497_p1      |  20|          4|   32|        128|
    |grp_fu_501_ce      |  14|          3|    1|          3|
    |grp_fu_501_p0      |  14|          3|   32|         96|
    |grp_fu_501_p1      |  14|          3|   32|         96|
    |grp_fu_505_ce      |  14|          3|    1|          3|
    |grp_fu_505_p0      |  14|          3|   32|         96|
    |grp_fu_505_p1      |  14|          3|   32|         96|
    |grp_fu_509_ce      |  14|          3|    1|          3|
    |grp_fu_509_opcode  |  14|          3|    5|         15|
    |grp_fu_509_p0      |  14|          3|   32|         96|
    |grp_fu_509_p1      |  14|          3|   32|         96|
    |weights_ARADDR     |  20|          4|   64|        256|
    |weights_ARLEN      |  20|          4|   32|        128|
    |weights_ARVALID    |  20|          4|    1|          4|
    |weights_RREADY     |  20|          4|    1|          4|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 828|        175|  962|       3217|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |  14|   0|   14|          0|
    |biases_addr_reg_470              |  64|   0|   64|          0|
    |conv1_biases_read_reg_455        |  64|   0|   64|          0|
    |conv1_output_ftmap_read_reg_449  |  64|   0|   64|          0|
    |conv1_weights_read_reg_460       |  64|   0|   64|          0|
    |conv2_biases_read_reg_439        |  64|   0|   64|          0|
    |conv2_output_ftmap_read_reg_433  |  64|   0|   64|          0|
    |conv2_weights_read_reg_444       |  64|   0|   64|          0|
    |conv3_weights_read_reg_428       |  64|   0|   64|          0|
    |empty_reg_476                    |  32|   0|   32|          0|
    |grp_conv1_fu_264_ap_start_reg    |   1|   0|    1|          0|
    |grp_conv2_fu_300_ap_start_reg    |   1|   0|    1|          0|
    |grp_conv3_fu_330_ap_start_reg    |   1|   0|    1|          0|
    |input_ftmap_read_reg_465         |  64|   0|   64|          0|
    |output_ftmap_read_reg_423        |  64|   0|   64|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 689|   0|  689|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR     |   in|    8|       s_axi|       control|        scalar|
|s_axi_control_WVALID     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA      |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB      |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR     |   in|    8|       s_axi|       control|        scalar|
|s_axi_control_RVALID     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA      |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP      |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP      |  out|    2|       s_axi|       control|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|         srcnn|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|         srcnn|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|         srcnn|  return value|
|m_axi_bundle_1_AWVALID   |  out|    1|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_AWREADY   |   in|    1|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_AWADDR    |  out|   64|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_AWID      |  out|    1|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_AWLEN     |  out|    8|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_AWSIZE    |  out|    3|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_AWBURST   |  out|    2|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_AWLOCK    |  out|    2|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_AWCACHE   |  out|    4|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_AWPROT    |  out|    3|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_AWQOS     |  out|    4|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_AWREGION  |  out|    4|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_AWUSER    |  out|    1|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_WVALID    |  out|    1|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_WREADY    |   in|    1|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_WDATA     |  out|   32|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_WSTRB     |  out|    4|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_WLAST     |  out|    1|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_WID       |  out|    1|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_WUSER     |  out|    1|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_ARVALID   |  out|    1|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_ARREADY   |   in|    1|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_ARADDR    |  out|   64|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_ARID      |  out|    1|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_ARLEN     |  out|    8|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_ARSIZE    |  out|    3|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_ARBURST   |  out|    2|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_ARLOCK    |  out|    2|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_ARCACHE   |  out|    4|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_ARPROT    |  out|    3|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_ARQOS     |  out|    4|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_ARREGION  |  out|    4|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_ARUSER    |  out|    1|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_RVALID    |   in|    1|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_RREADY    |  out|    1|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_RDATA     |   in|   32|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_RLAST     |   in|    1|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_RID       |   in|    1|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_RUSER     |   in|    1|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_RRESP     |   in|    2|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_BVALID    |   in|    1|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_BREADY    |  out|    1|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_BRESP     |   in|    2|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_BID       |   in|    1|       m_axi|      bundle_1|       pointer|
|m_axi_bundle_1_BUSER     |   in|    1|       m_axi|      bundle_1|       pointer|
|m_axi_weights_AWVALID    |  out|    1|       m_axi|       weights|       pointer|
|m_axi_weights_AWREADY    |   in|    1|       m_axi|       weights|       pointer|
|m_axi_weights_AWADDR     |  out|   64|       m_axi|       weights|       pointer|
|m_axi_weights_AWID       |  out|    1|       m_axi|       weights|       pointer|
|m_axi_weights_AWLEN      |  out|    8|       m_axi|       weights|       pointer|
|m_axi_weights_AWSIZE     |  out|    3|       m_axi|       weights|       pointer|
|m_axi_weights_AWBURST    |  out|    2|       m_axi|       weights|       pointer|
|m_axi_weights_AWLOCK     |  out|    2|       m_axi|       weights|       pointer|
|m_axi_weights_AWCACHE    |  out|    4|       m_axi|       weights|       pointer|
|m_axi_weights_AWPROT     |  out|    3|       m_axi|       weights|       pointer|
|m_axi_weights_AWQOS      |  out|    4|       m_axi|       weights|       pointer|
|m_axi_weights_AWREGION   |  out|    4|       m_axi|       weights|       pointer|
|m_axi_weights_AWUSER     |  out|    1|       m_axi|       weights|       pointer|
|m_axi_weights_WVALID     |  out|    1|       m_axi|       weights|       pointer|
|m_axi_weights_WREADY     |   in|    1|       m_axi|       weights|       pointer|
|m_axi_weights_WDATA      |  out|   32|       m_axi|       weights|       pointer|
|m_axi_weights_WSTRB      |  out|    4|       m_axi|       weights|       pointer|
|m_axi_weights_WLAST      |  out|    1|       m_axi|       weights|       pointer|
|m_axi_weights_WID        |  out|    1|       m_axi|       weights|       pointer|
|m_axi_weights_WUSER      |  out|    1|       m_axi|       weights|       pointer|
|m_axi_weights_ARVALID    |  out|    1|       m_axi|       weights|       pointer|
|m_axi_weights_ARREADY    |   in|    1|       m_axi|       weights|       pointer|
|m_axi_weights_ARADDR     |  out|   64|       m_axi|       weights|       pointer|
|m_axi_weights_ARID       |  out|    1|       m_axi|       weights|       pointer|
|m_axi_weights_ARLEN      |  out|    8|       m_axi|       weights|       pointer|
|m_axi_weights_ARSIZE     |  out|    3|       m_axi|       weights|       pointer|
|m_axi_weights_ARBURST    |  out|    2|       m_axi|       weights|       pointer|
|m_axi_weights_ARLOCK     |  out|    2|       m_axi|       weights|       pointer|
|m_axi_weights_ARCACHE    |  out|    4|       m_axi|       weights|       pointer|
|m_axi_weights_ARPROT     |  out|    3|       m_axi|       weights|       pointer|
|m_axi_weights_ARQOS      |  out|    4|       m_axi|       weights|       pointer|
|m_axi_weights_ARREGION   |  out|    4|       m_axi|       weights|       pointer|
|m_axi_weights_ARUSER     |  out|    1|       m_axi|       weights|       pointer|
|m_axi_weights_RVALID     |   in|    1|       m_axi|       weights|       pointer|
|m_axi_weights_RREADY     |  out|    1|       m_axi|       weights|       pointer|
|m_axi_weights_RDATA      |   in|   32|       m_axi|       weights|       pointer|
|m_axi_weights_RLAST      |   in|    1|       m_axi|       weights|       pointer|
|m_axi_weights_RID        |   in|    1|       m_axi|       weights|       pointer|
|m_axi_weights_RUSER      |   in|    1|       m_axi|       weights|       pointer|
|m_axi_weights_RRESP      |   in|    2|       m_axi|       weights|       pointer|
|m_axi_weights_BVALID     |   in|    1|       m_axi|       weights|       pointer|
|m_axi_weights_BREADY     |  out|    1|       m_axi|       weights|       pointer|
|m_axi_weights_BRESP      |   in|    2|       m_axi|       weights|       pointer|
|m_axi_weights_BID        |   in|    1|       m_axi|       weights|       pointer|
|m_axi_weights_BUSER      |   in|    1|       m_axi|       weights|       pointer|
|m_axi_biases_AWVALID     |  out|    1|       m_axi|        biases|       pointer|
|m_axi_biases_AWREADY     |   in|    1|       m_axi|        biases|       pointer|
|m_axi_biases_AWADDR      |  out|   64|       m_axi|        biases|       pointer|
|m_axi_biases_AWID        |  out|    1|       m_axi|        biases|       pointer|
|m_axi_biases_AWLEN       |  out|    8|       m_axi|        biases|       pointer|
|m_axi_biases_AWSIZE      |  out|    3|       m_axi|        biases|       pointer|
|m_axi_biases_AWBURST     |  out|    2|       m_axi|        biases|       pointer|
|m_axi_biases_AWLOCK      |  out|    2|       m_axi|        biases|       pointer|
|m_axi_biases_AWCACHE     |  out|    4|       m_axi|        biases|       pointer|
|m_axi_biases_AWPROT      |  out|    3|       m_axi|        biases|       pointer|
|m_axi_biases_AWQOS       |  out|    4|       m_axi|        biases|       pointer|
|m_axi_biases_AWREGION    |  out|    4|       m_axi|        biases|       pointer|
|m_axi_biases_AWUSER      |  out|    1|       m_axi|        biases|       pointer|
|m_axi_biases_WVALID      |  out|    1|       m_axi|        biases|       pointer|
|m_axi_biases_WREADY      |   in|    1|       m_axi|        biases|       pointer|
|m_axi_biases_WDATA       |  out|   32|       m_axi|        biases|       pointer|
|m_axi_biases_WSTRB       |  out|    4|       m_axi|        biases|       pointer|
|m_axi_biases_WLAST       |  out|    1|       m_axi|        biases|       pointer|
|m_axi_biases_WID         |  out|    1|       m_axi|        biases|       pointer|
|m_axi_biases_WUSER       |  out|    1|       m_axi|        biases|       pointer|
|m_axi_biases_ARVALID     |  out|    1|       m_axi|        biases|       pointer|
|m_axi_biases_ARREADY     |   in|    1|       m_axi|        biases|       pointer|
|m_axi_biases_ARADDR      |  out|   64|       m_axi|        biases|       pointer|
|m_axi_biases_ARID        |  out|    1|       m_axi|        biases|       pointer|
|m_axi_biases_ARLEN       |  out|    8|       m_axi|        biases|       pointer|
|m_axi_biases_ARSIZE      |  out|    3|       m_axi|        biases|       pointer|
|m_axi_biases_ARBURST     |  out|    2|       m_axi|        biases|       pointer|
|m_axi_biases_ARLOCK      |  out|    2|       m_axi|        biases|       pointer|
|m_axi_biases_ARCACHE     |  out|    4|       m_axi|        biases|       pointer|
|m_axi_biases_ARPROT      |  out|    3|       m_axi|        biases|       pointer|
|m_axi_biases_ARQOS       |  out|    4|       m_axi|        biases|       pointer|
|m_axi_biases_ARREGION    |  out|    4|       m_axi|        biases|       pointer|
|m_axi_biases_ARUSER      |  out|    1|       m_axi|        biases|       pointer|
|m_axi_biases_RVALID      |   in|    1|       m_axi|        biases|       pointer|
|m_axi_biases_RREADY      |  out|    1|       m_axi|        biases|       pointer|
|m_axi_biases_RDATA       |   in|   32|       m_axi|        biases|       pointer|
|m_axi_biases_RLAST       |   in|    1|       m_axi|        biases|       pointer|
|m_axi_biases_RID         |   in|    1|       m_axi|        biases|       pointer|
|m_axi_biases_RUSER       |   in|    1|       m_axi|        biases|       pointer|
|m_axi_biases_RRESP       |   in|    2|       m_axi|        biases|       pointer|
|m_axi_biases_BVALID      |   in|    1|       m_axi|        biases|       pointer|
|m_axi_biases_BREADY      |  out|    1|       m_axi|        biases|       pointer|
|m_axi_biases_BRESP       |   in|    2|       m_axi|        biases|       pointer|
|m_axi_biases_BID         |   in|    1|       m_axi|        biases|       pointer|
|m_axi_biases_BUSER       |   in|    1|       m_axi|        biases|       pointer|
|m_axi_bundle_2_AWVALID   |  out|    1|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_AWREADY   |   in|    1|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_AWADDR    |  out|   64|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_AWID      |  out|    1|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_AWLEN     |  out|    8|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_AWSIZE    |  out|    3|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_AWBURST   |  out|    2|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_AWLOCK    |  out|    2|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_AWCACHE   |  out|    4|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_AWPROT    |  out|    3|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_AWQOS     |  out|    4|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_AWREGION  |  out|    4|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_AWUSER    |  out|    1|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_WVALID    |  out|    1|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_WREADY    |   in|    1|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_WDATA     |  out|   32|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_WSTRB     |  out|    4|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_WLAST     |  out|    1|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_WID       |  out|    1|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_WUSER     |  out|    1|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_ARVALID   |  out|    1|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_ARREADY   |   in|    1|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_ARADDR    |  out|   64|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_ARID      |  out|    1|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_ARLEN     |  out|    8|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_ARSIZE    |  out|    3|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_ARBURST   |  out|    2|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_ARLOCK    |  out|    2|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_ARCACHE   |  out|    4|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_ARPROT    |  out|    3|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_ARQOS     |  out|    4|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_ARREGION  |  out|    4|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_ARUSER    |  out|    1|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_RVALID    |   in|    1|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_RREADY    |  out|    1|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_RDATA     |   in|   32|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_RLAST     |   in|    1|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_RID       |   in|    1|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_RUSER     |   in|    1|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_RRESP     |   in|    2|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_BVALID    |   in|    1|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_BREADY    |  out|    1|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_BRESP     |   in|    2|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_BID       |   in|    1|       m_axi|      bundle_2|       pointer|
|m_axi_bundle_2_BUSER     |   in|    1|       m_axi|      bundle_2|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_ftmap" [src/srcnn.cpp:8]   --->   Operation 15 'read' 'output_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%conv3_biases_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv3_biases" [src/srcnn.cpp:8]   --->   Operation 16 'read' 'conv3_biases_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv3_weights" [src/srcnn.cpp:8]   --->   Operation 17 'read' 'conv3_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%conv2_output_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_output_ftmap" [src/srcnn.cpp:8]   --->   Operation 18 'read' 'conv2_output_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%conv2_biases_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_biases" [src/srcnn.cpp:8]   --->   Operation 19 'read' 'conv2_biases_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_weights" [src/srcnn.cpp:8]   --->   Operation 20 'read' 'conv2_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%conv1_output_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_output_ftmap" [src/srcnn.cpp:8]   --->   Operation 21 'read' 'conv1_output_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%conv1_biases_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_biases" [src/srcnn.cpp:8]   --->   Operation 22 'read' 'conv1_biases_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%conv1_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_weights" [src/srcnn.cpp:8]   --->   Operation 23 'read' 'conv1_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_ftmap" [src/srcnn.cpp:8]   --->   Operation 24 'read' 'input_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln44 = call void @conv1, i32 %bundle_1, i64 %input_ftmap_read, i32 %weights, i64 %conv1_weights_read, i32 %biases, i64 %conv1_biases_read, i32 %bundle_2, i64 %conv1_output_ftmap_read, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/srcnn.cpp:44]   --->   Operation 25 'call' 'call_ln44' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv3_biases_read, i32 2, i32 63" [src/srcnn.cpp:8]   --->   Operation 26 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i62 %p_cast" [src/srcnn.cpp:8]   --->   Operation 27 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%biases_addr = getelementptr i32 %biases, i64 %p_cast_cast" [src/srcnn.cpp:8]   --->   Operation 28 'getelementptr' 'biases_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln44 = call void @conv1, i32 %bundle_1, i64 %input_ftmap_read, i32 %weights, i64 %conv1_weights_read, i32 %biases, i64 %conv1_biases_read, i32 %bundle_2, i64 %conv1_output_ftmap_read, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/srcnn.cpp:44]   --->   Operation 29 'call' 'call_ln44' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln47 = call void @conv2, i32 %bundle_2, i64 %conv1_output_ftmap_read, i32 %weights, i64 %conv2_weights_read, i32 %biases, i64 %conv2_biases_read, i32 %bundle_1, i64 %conv2_output_ftmap_read, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i, i32 %weight_buffer, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/srcnn.cpp:47]   --->   Operation 30 'call' 'call_ln47' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln47 = call void @conv2, i32 %bundle_2, i64 %conv1_output_ftmap_read, i32 %weights, i64 %conv2_weights_read, i32 %biases, i64 %conv2_biases_read, i32 %bundle_1, i64 %conv2_output_ftmap_read, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i, i32 %weight_buffer, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/srcnn.cpp:47]   --->   Operation 31 'call' 'call_ln47' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 32 [8/8] (7.30ns)   --->   "%biases_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %biases_addr, i32 1" [src/srcnn.cpp:8]   --->   Operation 32 'readreq' 'biases_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 33 [7/8] (7.30ns)   --->   "%biases_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %biases_addr, i32 1" [src/srcnn.cpp:8]   --->   Operation 33 'readreq' 'biases_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 34 [6/8] (7.30ns)   --->   "%biases_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %biases_addr, i32 1" [src/srcnn.cpp:8]   --->   Operation 34 'readreq' 'biases_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 35 [5/8] (7.30ns)   --->   "%biases_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %biases_addr, i32 1" [src/srcnn.cpp:8]   --->   Operation 35 'readreq' 'biases_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 36 [4/8] (7.30ns)   --->   "%biases_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %biases_addr, i32 1" [src/srcnn.cpp:8]   --->   Operation 36 'readreq' 'biases_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 37 [3/8] (7.30ns)   --->   "%biases_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %biases_addr, i32 1" [src/srcnn.cpp:8]   --->   Operation 37 'readreq' 'biases_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 38 [2/8] (7.30ns)   --->   "%biases_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %biases_addr, i32 1" [src/srcnn.cpp:8]   --->   Operation 38 'readreq' 'biases_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 39 [1/8] (7.30ns)   --->   "%biases_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %biases_addr, i32 1" [src/srcnn.cpp:8]   --->   Operation 39 'readreq' 'biases_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 40 [1/1] (7.30ns)   --->   "%biases_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %biases_addr" [src/srcnn.cpp:8]   --->   Operation 40 'read' 'biases_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 41 [1/1] (0.00ns)   --->   "%empty = bitcast i32 %biases_addr_read" [src/srcnn.cpp:8]   --->   Operation 41 'bitcast' 'empty' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln50 = call void @conv3, i32 %bundle_1, i64 %conv2_output_ftmap_read, i32 %weights, i64 %conv3_weights_read, i32 %empty, i32 %bundle_2, i64 %output_ftmap_read, i32 %input_fm_buffer, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0, i32 %output_fm_buffer_0" [src/srcnn.cpp:50]   --->   Operation 42 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 43 [1/1] (0.00ns)   --->   "%spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_20" [src/srcnn.cpp:8]   --->   Operation 43 'spectopmodule' 'spectopmodule_ln8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bundle_1, void @empty_6, i32 0, i32 0, void @empty, i32 0, i32 512, void @empty_0, void @empty_28, void @empty, i32 16, i32 16, i32 256, i32 256, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bundle_1"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights, void @empty_6, i32 0, i32 0, void @empty, i32 0, i32 512, void @empty_21, void @empty_28, void @empty, i32 16, i32 16, i32 256, i32 256, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %weights"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %biases, void @empty_6, i32 0, i32 0, void @empty, i32 0, i32 512, void @empty_32, void @empty_28, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %biases"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bundle_2, void @empty_6, i32 0, i32 0, void @empty, i32 0, i32 512, void @empty_19, void @empty_28, void @empty, i32 16, i32 16, i32 256, i32 256, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bundle_2"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_ftmap, void @empty_18, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_17, void @empty_16, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_14, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_ftmap, void @empty_30, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_14, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_weights, void @empty_18, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_17, void @empty_13, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_14, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_weights, void @empty_30, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_14, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_biases, void @empty_18, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_17, void @empty_15, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_14, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_biases, void @empty_30, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_14, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_output_ftmap, void @empty_18, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_17, void @empty_12, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_14, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_output_ftmap, void @empty_30, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_14, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_weights, void @empty_18, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_17, void @empty_11, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_14, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_weights, void @empty_30, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_14, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_biases, void @empty_18, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_17, void @empty_10, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_14, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_biases, void @empty_30, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_14, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_output_ftmap, void @empty_18, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_17, void @empty_9, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_14, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_output_ftmap, void @empty_30, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_14, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_weights, void @empty_18, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_17, void @empty_26, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_14, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_weights, void @empty_30, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_14, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_biases, void @empty_18, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_17, void @empty_7, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_14, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_biases, void @empty_30, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_14, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @empty_18, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_17, void @empty_24, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_14, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @empty_30, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_14, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_18, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_17, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 73 [1/2] (0.00ns)   --->   "%call_ln50 = call void @conv3, i32 %bundle_1, i64 %conv2_output_ftmap_read, i32 %weights, i64 %conv3_weights_read, i32 %empty, i32 %bundle_2, i64 %output_ftmap_read, i32 %input_fm_buffer, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0, i32 %output_fm_buffer_0" [src/srcnn.cpp:50]   --->   Operation 73 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln51 = ret" [src/srcnn.cpp:51]   --->   Operation 74 'ret' 'ret_ln51' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bundle_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ bundle_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_in_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_in]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_in_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_i_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_i_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_i]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ weight_buffer]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_o_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_o_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_o]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ input_fm_buffer]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_fm_buffer_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_ftmap_read       (read         ) [ 001111111111111]
conv3_biases_read       (read         ) [ 000000000000000]
conv3_weights_read      (read         ) [ 001111111111111]
conv2_output_ftmap_read (read         ) [ 001111111111111]
conv2_biases_read       (read         ) [ 001110000000000]
conv2_weights_read      (read         ) [ 001110000000000]
conv1_output_ftmap_read (read         ) [ 001110000000000]
conv1_biases_read       (read         ) [ 001000000000000]
conv1_weights_read      (read         ) [ 001000000000000]
input_ftmap_read        (read         ) [ 001000000000000]
p_cast                  (partselect   ) [ 000000000000000]
p_cast_cast             (sext         ) [ 000000000000000]
biases_addr             (getelementptr) [ 001111111111110]
call_ln44               (call         ) [ 000000000000000]
call_ln47               (call         ) [ 000000000000000]
biases_load_req         (readreq      ) [ 000000000000000]
biases_addr_read        (read         ) [ 000000000000000]
empty                   (bitcast      ) [ 000000000000001]
spectopmodule_ln8       (spectopmodule) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
call_ln50               (call         ) [ 000000000000000]
ret_ln51                (ret          ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bundle_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="biases">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bundle_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_ftmap">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv1_weights">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv1_biases">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_biases"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv1_output_ftmap">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv2_weights">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv2_biases">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv2_output_ftmap">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv3_weights">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv3_biases">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_biases"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_ftmap">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_i_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_i_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_i_1">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_i_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_i">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_i"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="weight_buffer">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_2"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_1">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_o"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="input_fm_buffer">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="output_fm_buffer_0">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="192" class="1004" name="output_ftmap_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="0" index="1" bw="64" slack="0"/>
<pin id="195" dir="1" index="2" bw="64" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="conv3_biases_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="0"/>
<pin id="201" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_biases_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="conv3_weights_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="1" index="2" bw="64" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_weights_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="conv2_output_ftmap_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="conv2_biases_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="0"/>
<pin id="218" dir="0" index="1" bw="64" slack="0"/>
<pin id="219" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="conv2_weights_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="0"/>
<pin id="224" dir="0" index="1" bw="64" slack="0"/>
<pin id="225" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_weights_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="conv1_output_ftmap_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="conv1_biases_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="0"/>
<pin id="236" dir="0" index="1" bw="64" slack="0"/>
<pin id="237" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_biases_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="conv1_weights_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="0"/>
<pin id="242" dir="0" index="1" bw="64" slack="0"/>
<pin id="243" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weights_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="input_ftmap_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="0"/>
<pin id="248" dir="0" index="1" bw="64" slack="0"/>
<pin id="249" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_readreq_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="4"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="biases_load_req/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="biases_addr_read_read_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="12"/>
<pin id="262" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_addr_read/13 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_conv1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="0" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="0" index="2" bw="64" slack="0"/>
<pin id="268" dir="0" index="3" bw="32" slack="0"/>
<pin id="269" dir="0" index="4" bw="64" slack="0"/>
<pin id="270" dir="0" index="5" bw="32" slack="0"/>
<pin id="271" dir="0" index="6" bw="64" slack="0"/>
<pin id="272" dir="0" index="7" bw="32" slack="0"/>
<pin id="273" dir="0" index="8" bw="64" slack="0"/>
<pin id="274" dir="0" index="9" bw="32" slack="0"/>
<pin id="275" dir="0" index="10" bw="32" slack="0"/>
<pin id="276" dir="0" index="11" bw="32" slack="0"/>
<pin id="277" dir="0" index="12" bw="32" slack="0"/>
<pin id="278" dir="0" index="13" bw="32" slack="0"/>
<pin id="279" dir="0" index="14" bw="32" slack="0"/>
<pin id="280" dir="0" index="15" bw="32" slack="0"/>
<pin id="281" dir="0" index="16" bw="32" slack="0"/>
<pin id="282" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln44/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_conv2_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="0" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="0" index="2" bw="64" slack="2"/>
<pin id="304" dir="0" index="3" bw="32" slack="0"/>
<pin id="305" dir="0" index="4" bw="64" slack="2"/>
<pin id="306" dir="0" index="5" bw="32" slack="0"/>
<pin id="307" dir="0" index="6" bw="64" slack="2"/>
<pin id="308" dir="0" index="7" bw="32" slack="0"/>
<pin id="309" dir="0" index="8" bw="64" slack="2"/>
<pin id="310" dir="0" index="9" bw="32" slack="0"/>
<pin id="311" dir="0" index="10" bw="32" slack="0"/>
<pin id="312" dir="0" index="11" bw="32" slack="0"/>
<pin id="313" dir="0" index="12" bw="32" slack="0"/>
<pin id="314" dir="0" index="13" bw="32" slack="0"/>
<pin id="315" dir="0" index="14" bw="32" slack="0"/>
<pin id="316" dir="0" index="15" bw="32" slack="0"/>
<pin id="317" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln47/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_conv3_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="0" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="0" index="2" bw="64" slack="12"/>
<pin id="334" dir="0" index="3" bw="32" slack="0"/>
<pin id="335" dir="0" index="4" bw="64" slack="12"/>
<pin id="336" dir="0" index="5" bw="32" slack="0"/>
<pin id="337" dir="0" index="6" bw="32" slack="0"/>
<pin id="338" dir="0" index="7" bw="64" slack="12"/>
<pin id="339" dir="0" index="8" bw="32" slack="0"/>
<pin id="340" dir="0" index="9" bw="32" slack="0"/>
<pin id="341" dir="0" index="10" bw="32" slack="0"/>
<pin id="342" dir="0" index="11" bw="32" slack="0"/>
<pin id="343" dir="0" index="12" bw="32" slack="0"/>
<pin id="344" dir="0" index="13" bw="32" slack="0"/>
<pin id="345" dir="0" index="14" bw="32" slack="0"/>
<pin id="346" dir="0" index="15" bw="32" slack="0"/>
<pin id="347" dir="0" index="16" bw="32" slack="0"/>
<pin id="348" dir="0" index="17" bw="32" slack="0"/>
<pin id="349" dir="0" index="18" bw="32" slack="0"/>
<pin id="350" dir="0" index="19" bw="32" slack="0"/>
<pin id="351" dir="0" index="20" bw="32" slack="0"/>
<pin id="352" dir="0" index="21" bw="32" slack="0"/>
<pin id="353" dir="0" index="22" bw="32" slack="0"/>
<pin id="354" dir="0" index="23" bw="32" slack="0"/>
<pin id="355" dir="0" index="24" bw="32" slack="0"/>
<pin id="356" dir="0" index="25" bw="32" slack="0"/>
<pin id="357" dir="0" index="26" bw="32" slack="0"/>
<pin id="358" dir="0" index="27" bw="32" slack="0"/>
<pin id="359" dir="0" index="28" bw="32" slack="0"/>
<pin id="360" dir="0" index="29" bw="32" slack="0"/>
<pin id="361" dir="0" index="30" bw="32" slack="0"/>
<pin id="362" dir="0" index="31" bw="32" slack="0"/>
<pin id="363" dir="0" index="32" bw="32" slack="0"/>
<pin id="364" dir="0" index="33" bw="32" slack="0"/>
<pin id="365" dir="0" index="34" bw="32" slack="0"/>
<pin id="366" dir="1" index="35" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln50/13 "/>
</bind>
</comp>

<comp id="398" class="1004" name="p_cast_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="62" slack="0"/>
<pin id="400" dir="0" index="1" bw="64" slack="0"/>
<pin id="401" dir="0" index="2" bw="3" slack="0"/>
<pin id="402" dir="0" index="3" bw="7" slack="0"/>
<pin id="403" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="p_cast_cast_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="62" slack="0"/>
<pin id="410" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="biases_addr_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="64" slack="0"/>
<pin id="414" dir="0" index="1" bw="64" slack="0"/>
<pin id="415" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="biases_addr/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="empty_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty/13 "/>
</bind>
</comp>

<comp id="423" class="1005" name="output_ftmap_read_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="64" slack="12"/>
<pin id="425" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="428" class="1005" name="conv3_weights_read_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="12"/>
<pin id="430" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="conv3_weights_read "/>
</bind>
</comp>

<comp id="433" class="1005" name="conv2_output_ftmap_read_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="64" slack="2"/>
<pin id="435" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="conv2_output_ftmap_read "/>
</bind>
</comp>

<comp id="439" class="1005" name="conv2_biases_read_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="64" slack="2"/>
<pin id="441" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="conv2_biases_read "/>
</bind>
</comp>

<comp id="444" class="1005" name="conv2_weights_read_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="64" slack="2"/>
<pin id="446" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="conv2_weights_read "/>
</bind>
</comp>

<comp id="449" class="1005" name="conv1_output_ftmap_read_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="64" slack="1"/>
<pin id="451" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_ftmap_read "/>
</bind>
</comp>

<comp id="455" class="1005" name="conv1_biases_read_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="64" slack="1"/>
<pin id="457" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv1_biases_read "/>
</bind>
</comp>

<comp id="460" class="1005" name="conv1_weights_read_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="64" slack="1"/>
<pin id="462" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv1_weights_read "/>
</bind>
</comp>

<comp id="465" class="1005" name="input_ftmap_read_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="64" slack="1"/>
<pin id="467" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="470" class="1005" name="biases_addr_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="4"/>
<pin id="472" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="biases_addr "/>
</bind>
</comp>

<comp id="476" class="1005" name="empty_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="481" class="1004" name="grp_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="483" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="484" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_213/19 tmp_232/20 tmp_384/21 tmp_250/22 tmp_215/23 tmp_234/24 tmp_385/25 tmp_252/26 tmp_217/27 tmp_236/28 tmp_386/29 tmp_254/30 tmp_219/31 tmp_238/32 tmp_387/33 tmp_256/34 tmp_221/35 tmp_240/36 tmp_274/37 tmp_258/38 tmp_223/39 tmp_242/40 tmp_292/41 tmp_260/42 tmp_225/43 tmp_244/44 tmp_326/45 tmp_278/46 tmp_227/47 tmp_246/48 tmp_344/49 tmp_296/50 tmp_229/51 tmp_264/52 tmp_248/53 tmp_330/54 add/55 tmp_282/56 tmp_266/57 tmp_332/58 add53_s/59 tmp_284/60 tmp_507/61 tmp_334/62 add53_9/63 tmp_496/64 tmp_508/65 tmp_336/66 add53_3/67 tmp_503/68 tmp_509/69 tmp_136/19 tmp_159/20 tmp_310/21 tmp_177/22 tmp_140/23 tmp_161/24 tmp_311/25 tmp_179/26 tmp_144/27 tmp_163/28 tmp_312/29 tmp_181/30 tmp_146/31 tmp_165/32 tmp_313/33 tmp_183/34 tmp_148/35 tmp_167/36 tmp_201/37 tmp_185/38 tmp_150/39 tmp_169/40 tmp_219/41 tmp_187/42 tmp_152/43 tmp_171/44 tmp_253/45 tmp_205/46 tmp_154/47 tmp_173/48 tmp_271/49 tmp_223/50 tmp_156/51 tmp_191/52 tmp_175/53 tmp_257/54 add53_1/55 tmp_209/56 tmp_193/57 tmp_259/58 add53_1_s/59 tmp_211/60 tmp_433/61 tmp_261/62 add53_1_9/63 tmp_422/64 tmp_434/65 tmp_263/66 add53_1_3/67 tmp_429/68 tmp_435/69 add/18 add_1/19 add_2/20 add_3/30 add_4/31 add_5/32 add15_0_i/3 add15_1_i/3 tmp/6 tmp_5/7 tmp_31/8 tmp_25/9 tmp_1/10 tmp_6/11 tmp_14/12 tmp_10/13 tmp_2/14 tmp_7/15 tmp_15/16 tmp_11/17 tmp_3/18 tmp_8/19 tmp_16/20 tmp_12/21 tmp_4/22 tmp_9/23 tmp_17/24 add15_0_i/3 add15_1_i/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="grp_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="487" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="488" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_448/19 tmp_375/20 tmp_455/21 tmp_392/22 tmp_268/23 tmp_376/24 tmp_400/25 tmp_393/26 tmp_270/27 tmp_286/28 tmp_401/29 tmp_394/30 tmp_272/31 tmp_288/32 tmp_402/33 tmp_395/34 tmp_322/35 tmp_306/36 tmp_290/37 tmp_396/38 tmp_466/39 tmp_324/40 tmp_308/41 tmp_276/42 tmp_467/43 tmp_342/44 tmp_358/45 tmp_294/46 tmp_262/47 tmp_382/48 tmp_360/49 tmp_312/50 tmp_280/51 tmp_475/52 tmp_362/53 tmp_346/54 tmp_298/55 tmp_482/56 tmp_407/57 tmp_348/58 tmp_300/59 tmp_495/60 tmp_6/61 tmp_350/62 tmp_302/63 tmp_502/64 tmp_352/66 tmp_320/67 tmp_13/68 tmp_374/19 tmp_302/20 tmp_381/21 tmp_318/22 tmp_195/23 tmp_303/24 tmp_326/25 tmp_319/26 tmp_197/27 tmp_213/28 tmp_327/29 tmp_320/30 tmp_199/31 tmp_215/32 tmp_328/33 tmp_321/34 tmp_249/35 tmp_233/36 tmp_217/37 tmp_322/38 tmp_392/39 tmp_251/40 tmp_235/41 tmp_203/42 tmp_393/43 tmp_269/44 tmp_285/45 tmp_221/46 tmp_189/47 tmp_309/48 tmp_287/49 tmp_239/50 tmp_207/51 tmp_401/52 tmp_289/53 tmp_273/54 tmp_225/55 tmp_408/56 tmp_333/57 tmp_275/58 tmp_227/59 tmp_421/60 tmp_32/61 tmp_277/62 tmp_229/63 tmp_428/64 tmp_279/66 tmp_247/67 tmp_39/68 tmp_26/6 tmp_27/10 tmp_32/12 tmp_19/14 tmp_46/15 tmp_33/16 tmp_20/18 tmp_47/19 tmp_34/20 tmp_21/22 tmp_48/23 tmp_35/24 add/26 tmp_22/27 tmp_18/28 add53_0_1/30 tmp_50/32 "/>
</bind>
</comp>

<comp id="489" class="1004" name="grp_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="491" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="492" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_462/23 tmp_449/24 tmp_456/25 tmp_463/27 tmp_377/28 tmp_457/29 tmp_304/31 tmp_378/32 tmp_458/33 tmp_465/35 tmp_379/36 tmp_388/37 tmp_472/39 tmp_340/40 tmp_389/41 tmp_397/42 tmp_473/43 tmp_381/44 tmp_390/45 tmp_310/46 tmp_398/47 tmp_468/48 tmp_391/49 tmp_328/50 tmp_406/51 tmp_493/52 tmp_399/53 tmp_428/54 tmp_314/55 tmp_494/56 tmp_506/57 tmp_364/58 tmp_316/59 tmp_501/60 tmp_21/61 tmp_366/62 tmp_318/63 tmp_22/64 tmp_368/66 tmp_10/67 add53_140_3/68 tmp_354/70 add53_4/71 tmp_15/72 tmp_510/73 tmp_17/77 tmp_529/81 add53_8/89 tmp_388/23 tmp_375/24 tmp_382/25 tmp_389/27 tmp_304/28 tmp_383/29 tmp_231/31 tmp_305/32 tmp_384/33 tmp_391/35 tmp_306/36 tmp_314/37 tmp_398/39 tmp_267/40 tmp_315/41 tmp_323/42 tmp_399/43 tmp_308/44 tmp_316/45 tmp_237/46 tmp_324/47 tmp_394/48 tmp_317/49 tmp_255/50 tmp_332/51 tmp_419/52 tmp_325/53 tmp_354/54 tmp_241/55 tmp_420/56 tmp_432/57 tmp_291/58 tmp_243/59 tmp_427/60 tmp_47/61 tmp_293/62 tmp_245/63 tmp_48/64 tmp_295/66 tmp_36/67 add53_1_1_3/68 tmp_281/70 add53_1_4/71 tmp_41/72 tmp_436/73 tmp_43/77 tmp_455/81 add53_1_8/89 tmp_36/10 tmp_41/12 tmp_28/14 tmp_42/16 tmp_29/18 tmp_43/20 tmp_30/22 tmp_44/24 tmp_13/25 add53_1/26 tmp_49/27 tmp_45/28 add53_1_1/30 add53_0_2/34 add53_0_3/38 add53_0_4/42 "/>
</bind>
</comp>

<comp id="493" class="1004" name="grp_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="495" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="496" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_469/27 tmp_408/28 tmp_464/31 tmp_409/32 tmp_471/35 tmp_417/36 tmp_403/37 tmp_478/39 tmp_380/40 tmp_418/41 tmp_404/42 tmp_479/43 tmp_433/44 tmp_426/45 tmp_405/46 tmp_474/47 tmp_492/48 tmp_434/49 tmp_420/50 tmp_413/51 tmp_499/52 tmp_505/53 tmp_435/54 tmp_414/55 tmp_500/56 tmp_4/57 tmp_429/58 tmp_415/59 tmp_9/60 tmp_430/62 tmp_423/63 add53_140_2/64 tmp_431/66 tmp_23/67 add53_2_3/68 tmp_370/70 tmp_338/71 tmp_24/72 tmp_356/74 add53_5/75 tmp_25/76 add53_140_6/80 add53_7/84 add53_140_8/89 tmp_395/27 tmp_334/28 tmp_390/31 tmp_335/32 tmp_397/35 tmp_343/36 tmp_329/37 tmp_404/39 tmp_307/40 tmp_344/41 tmp_330/42 tmp_405/43 tmp_359/44 tmp_352/45 tmp_331/46 tmp_400/47 tmp_418/48 tmp_360/49 tmp_346/50 tmp_339/51 tmp_425/52 tmp_431/53 tmp_361/54 tmp_340/55 tmp_426/56 tmp_30/57 tmp_355/58 tmp_341/59 tmp_35/60 tmp_356/62 tmp_349/63 add53_1_1_2/64 tmp_357/66 tmp_49/67 add53_1_2_3/68 tmp_297/70 tmp_265/71 tmp_50/72 tmp_283/74 add53_1_5/75 tmp_51/76 add53_1_1_6/80 add53_1_7/84 add53_1_1_8/89 tmp_37/14 tmp_38/18 tmp_39/22 tmp_40/26 tmp_23/31 add53_1_2/34 add53_1_3/38 add53_1_4/42 "/>
</bind>
</comp>

<comp id="497" class="1004" name="grp_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="499" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="500" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/16 mul_s/17 mul_159_1/18 mul_159_2/19 mul_281_1/20 mul_1/21 mul_10/22 mul_159_3/23 mul_134_1_3/24 mul_11/25 mul_281_3/26 mul_134_1_4/27 mul_12/28 mul_281_4/29 mul_4_2/30 mul_134_2_4/31 mul_13/32 mul_281_5/33 mul_4_3/34 mul_134_1_6/35 mul_134_4_3/36 mul_14/37 mul_281_6/38 mul_5_3/39 mul_134_2_6/40 mul_134_5_3/41 mul_159_8/42 mul_281_7/43 mul_5_4/44 mul_134_2_7/45 mul_134_5_4/46 mul_281_8/47 mul_3_7/48 mul_6_4/49 mul_134_3_7/50 mul_134_6_4/51 mul_3_8/52 mul_5_6/53 mul_8_3/54 mul_134_6_5/55 mul_4_8/56 mul_6_6/57 mul_134_5_7/58 mul_5_8/59 mul_6_7/60 mul_134_7_6/61 mul_6_8/62 mul_134_7_7/63 mul_7_8/64 mul_8_8/65 mul_1/16 mul_1_s/17 mul_1_1259_1/18 mul_1_1259_2/19 mul_1_2281_1/20 mul_1_10/21 mul_1_11/22 mul_1_1259_3/23 mul_1_1_1_3/24 mul_1_12/25 mul_1_2281_3/26 mul_1_1_1_4/27 mul_1_13/28 mul_1_2281_4/29 mul_1_4_2/30 mul_1_1_2_4/31 mul_1_14/32 mul_1_2281_5/33 mul_1_4_3/34 mul_1_1_1_6/35 mul_1_1_4_3/36 mul_1_15/37 mul_1_2281_6/38 mul_1_5_3/39 mul_1_1_2_6/40 mul_1_1_5_3/41 mul_1_1259_8/42 mul_1_2281_7/43 mul_1_5_4/44 mul_1_1_2_7/45 mul_1_1_5_4/46 mul_1_2281_8/47 mul_1_3_7/48 mul_1_6_4/49 mul_1_1_3_7/50 mul_1_1_6_4/51 mul_1_3_8/52 mul_1_5_6/53 mul_1_8_3/54 mul_1_1_6_5/55 mul_1_4_8/56 mul_1_6_6/57 mul_1_1_5_7/58 mul_1_5_8/59 mul_1_6_7/60 mul_1_1_7_6/61 mul_1_6_8/62 mul_1_1_7_7/63 mul_1_7_8/64 mul_1_8_8/65 mul/15 mul_1/16 mul_2/17 mul_3/18 mul_4/19 mul_5/20 mul/3 mul_0_5/4 mul_0_1_1/5 mul_0_6/6 mul_0_1_2/7 mul_1_6/8 mul_0_7/9 mul_0_1_3/10 mul_0_4/11 mul_1_7/12 mul_0_1_4/13 mul_0_4_1/14 mul_0_2_4/15 mul_0_3_3/16 mul_0_3_4/17 mul_0_4_3/18 mul_0_4_4/19 "/>
</bind>
</comp>

<comp id="501" class="1004" name="grp_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="503" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="504" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_134_s/16 mul_9/17 mul_134_1/18 mul_16/19 mul_3/20 mul_134_9/21 mul_3_1/22 mul_281_2/23 mul_134_2_2/24 mul_159_4/25 mul_3_2/26 mul_134_2_3/27 mul_159_5/28 mul_3_3/29 mul_134_13/30 mul_134_3_3/31 mul_159_6/32 mul_3_4/33 mul_5_2/34 mul_134_2_5/35 mul_134_5_2/36 mul_159_7/37 mul_3_5/38 mul_6_2/39 mul_134_3_5/40 mul_134_6_2/41 mul_8/42 mul_3_6/43 mul_6_3/44 mul_134_3_6/45 mul_134_6_3/46 mul_134_8_1/47 mul_4_6/48 mul_7_3/49 mul_134_4_6/50 mul_134_7_3/51 mul_4_7/52 mul_6_5/53 mul_134_4_7/54 mul_134_7_4/55 mul_5_7/56 mul_7_5/57 mul_134_6_6/58 mul_2_7_5/59 mul_7_6/60 mul_134_8_5/61 mul_7_7/62 mul_134_8_6/63 mul_8_7/64 mul_134_8_8/65 mul_1_1_s/16 mul_1_9/17 mul_1_1_1/18 mul_1_17/19 mul_1_3/20 mul_1_1_9/21 mul_1_3_1/22 mul_1_2281_2/23 mul_1_1_2_2/24 mul_1_1259_4/25 mul_1_3_2/26 mul_1_1_2_3/27 mul_1_1259_5/28 mul_1_3_3/29 mul_1_1_13/30 mul_1_1_3_3/31 mul_1_1259_6/32 mul_1_3_4/33 mul_1_5_2/34 mul_1_1_2_5/35 mul_1_1_5_2/36 mul_1_1259_7/37 mul_1_3_5/38 mul_1_6_2/39 mul_1_1_3_5/40 mul_1_1_6_2/41 mul_1_8/42 mul_1_3_6/43 mul_1_6_3/44 mul_1_1_3_6/45 mul_1_1_6_3/46 mul_1_1_8_1/47 mul_1_4_6/48 mul_1_7_3/49 mul_1_1_4_6/50 mul_1_1_7_3/51 mul_1_4_7/52 mul_1_6_5/53 mul_1_1_4_7/54 mul_1_1_7_4/55 mul_1_5_7/56 mul_1_7_5/57 mul_1_1_6_6/58 mul_1_2_7_5/59 mul_1_7_6/60 mul_1_1_8_5/61 mul_1_7_7/62 mul_1_1_8_6/63 mul_1_8_7/64 mul_1_1_8_8/65 mul_0_s/3 mul_0_1/4 mul_1_5/5 mul_0_2/6 mul_0_2_1/7 mul_1_1_2/8 mul_0_3/9 mul_0_2_2/10 mul_1_1_3/11 mul_1_3_1/12 mul_0_2_3/13 mul_1_1_4/14 mul_1_3_2/15 mul_0_4_2/16 mul_1_3_3/17 mul_1_3_4/18 mul_1_4_4/19 "/>
</bind>
</comp>

<comp id="505" class="1004" name="grp_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="507" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="508" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_2/16 mul_15/17 mul_134_1_1/18 mul_134_2/19 mul_134_2_1/20 mul_134_1_2/21 mul_134_10/22 mul_134_11/23 mul_134_3_1/24 mul_4/25 mul_134_12/26 mul_134_3_2/27 mul_5/28 mul_5_1/29 mul_134_1_5/30 mul_134_4_2/31 mul_6/32 mul_6_1/33 mul_134_14/34 mul_134_3_4/35 mul_134_6_1/36 mul_7/37 mul_4_4/38 mul_134_1_7/39 mul_134_4_4/40 mul_134_7_1/41 mul_8_1/42 mul_4_5/43 mul_7_2/44 mul_134_4_5/45 mul_134_7_2/46 mul_2_3_6/47 mul_5_5/48 mul_8_2/49 mul_134_5_5/50 mul_134_8_2/51 mul_2_5_5/52 mul_7_4/53 mul_134_5_6/54 mul_134_8_3/55 mul_2_7_4/56 mul_8_4/57 mul_134_7_5/58 mul_2_8_4/59 mul_8_5/60 mul_2_7_6/61 mul_8_6/62 mul_2_8_6/63 mul_134_8_7/64 mul_2_8_7/65 mul_1_2/16 mul_1_16/17 mul_1_1_1_1/18 mul_1_1_2/19 mul_1_1_2_1/20 mul_1_1_1_2/21 mul_1_1_10/22 mul_1_1_11/23 mul_1_1_3_1/24 mul_1_4/25 mul_1_1_12/26 mul_1_1_3_2/27 mul_1_5/28 mul_1_5_1/29 mul_1_1_1_5/30 mul_1_1_4_2/31 mul_1_6/32 mul_1_6_1/33 mul_1_1_14/34 mul_1_1_3_4/35 mul_1_1_6_1/36 mul_1_7/37 mul_1_4_4/38 mul_1_1_1_7/39 mul_1_1_4_4/40 mul_1_1_7_1/41 mul_1_8_1/42 mul_1_4_5/43 mul_1_7_2/44 mul_1_1_4_5/45 mul_1_1_7_2/46 mul_1_2_3_6/47 mul_1_5_5/48 mul_1_8_2/49 mul_1_1_5_5/50 mul_1_1_8_2/51 mul_1_2_5_5/52 mul_1_7_4/53 mul_1_1_5_6/54 mul_1_1_8_3/55 mul_1_2_7_4/56 mul_1_8_4/57 mul_1_1_7_5/58 mul_1_2_8_4/59 mul_1_8_5/60 mul_1_2_7_6/61 mul_1_8_6/62 mul_1_2_8_6/63 mul_1_1_8_7/64 mul_1_2_8_7/65 mul_1/3 mul_1_s/4 mul_1_1/5 mul_1_1_1/6 mul_1_2/7 mul_1_2_1/8 mul_1_3/9 mul_0_3_1/10 mul_1_2_2/11 mul_1_4/12 mul_0_3_2/13 mul_1_2_3/14 mul_1_4_1/15 mul_1_2_4/16 mul_1_4_2/17 mul_1_4_3/18 "/>
</bind>
</comp>

<comp id="509" class="1004" name="grp_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="511" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="512" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_28/7 tmp_27/7 tmp_2/7 tmp_1/7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="196"><net_src comp="112" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="26" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="112" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="112" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="22" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="112" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="20" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="112" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="18" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="112" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="16" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="112" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="14" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="112" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="12" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="112" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="10" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="112" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="8" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="124" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="126" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="263"><net_src comp="128" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="283"><net_src comp="114" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="284"><net_src comp="0" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="285"><net_src comp="246" pin="2"/><net_sink comp="264" pin=2"/></net>

<net id="286"><net_src comp="2" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="287"><net_src comp="240" pin="2"/><net_sink comp="264" pin=4"/></net>

<net id="288"><net_src comp="4" pin="0"/><net_sink comp="264" pin=5"/></net>

<net id="289"><net_src comp="234" pin="2"/><net_sink comp="264" pin=6"/></net>

<net id="290"><net_src comp="6" pin="0"/><net_sink comp="264" pin=7"/></net>

<net id="291"><net_src comp="228" pin="2"/><net_sink comp="264" pin=8"/></net>

<net id="292"><net_src comp="28" pin="0"/><net_sink comp="264" pin=9"/></net>

<net id="293"><net_src comp="30" pin="0"/><net_sink comp="264" pin=10"/></net>

<net id="294"><net_src comp="32" pin="0"/><net_sink comp="264" pin=11"/></net>

<net id="295"><net_src comp="34" pin="0"/><net_sink comp="264" pin=12"/></net>

<net id="296"><net_src comp="36" pin="0"/><net_sink comp="264" pin=13"/></net>

<net id="297"><net_src comp="38" pin="0"/><net_sink comp="264" pin=14"/></net>

<net id="298"><net_src comp="40" pin="0"/><net_sink comp="264" pin=15"/></net>

<net id="299"><net_src comp="42" pin="0"/><net_sink comp="264" pin=16"/></net>

<net id="318"><net_src comp="122" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="319"><net_src comp="6" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="320"><net_src comp="2" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="321"><net_src comp="4" pin="0"/><net_sink comp="300" pin=5"/></net>

<net id="322"><net_src comp="0" pin="0"/><net_sink comp="300" pin=7"/></net>

<net id="323"><net_src comp="44" pin="0"/><net_sink comp="300" pin=9"/></net>

<net id="324"><net_src comp="46" pin="0"/><net_sink comp="300" pin=10"/></net>

<net id="325"><net_src comp="48" pin="0"/><net_sink comp="300" pin=11"/></net>

<net id="326"><net_src comp="50" pin="0"/><net_sink comp="300" pin=12"/></net>

<net id="327"><net_src comp="52" pin="0"/><net_sink comp="300" pin=13"/></net>

<net id="328"><net_src comp="54" pin="0"/><net_sink comp="300" pin=14"/></net>

<net id="329"><net_src comp="56" pin="0"/><net_sink comp="300" pin=15"/></net>

<net id="367"><net_src comp="130" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="368"><net_src comp="0" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="369"><net_src comp="2" pin="0"/><net_sink comp="330" pin=3"/></net>

<net id="370"><net_src comp="6" pin="0"/><net_sink comp="330" pin=6"/></net>

<net id="371"><net_src comp="58" pin="0"/><net_sink comp="330" pin=8"/></net>

<net id="372"><net_src comp="60" pin="0"/><net_sink comp="330" pin=9"/></net>

<net id="373"><net_src comp="62" pin="0"/><net_sink comp="330" pin=10"/></net>

<net id="374"><net_src comp="64" pin="0"/><net_sink comp="330" pin=11"/></net>

<net id="375"><net_src comp="66" pin="0"/><net_sink comp="330" pin=12"/></net>

<net id="376"><net_src comp="68" pin="0"/><net_sink comp="330" pin=13"/></net>

<net id="377"><net_src comp="70" pin="0"/><net_sink comp="330" pin=14"/></net>

<net id="378"><net_src comp="72" pin="0"/><net_sink comp="330" pin=15"/></net>

<net id="379"><net_src comp="74" pin="0"/><net_sink comp="330" pin=16"/></net>

<net id="380"><net_src comp="76" pin="0"/><net_sink comp="330" pin=17"/></net>

<net id="381"><net_src comp="78" pin="0"/><net_sink comp="330" pin=18"/></net>

<net id="382"><net_src comp="80" pin="0"/><net_sink comp="330" pin=19"/></net>

<net id="383"><net_src comp="82" pin="0"/><net_sink comp="330" pin=20"/></net>

<net id="384"><net_src comp="84" pin="0"/><net_sink comp="330" pin=21"/></net>

<net id="385"><net_src comp="86" pin="0"/><net_sink comp="330" pin=22"/></net>

<net id="386"><net_src comp="88" pin="0"/><net_sink comp="330" pin=23"/></net>

<net id="387"><net_src comp="90" pin="0"/><net_sink comp="330" pin=24"/></net>

<net id="388"><net_src comp="92" pin="0"/><net_sink comp="330" pin=25"/></net>

<net id="389"><net_src comp="94" pin="0"/><net_sink comp="330" pin=26"/></net>

<net id="390"><net_src comp="96" pin="0"/><net_sink comp="330" pin=27"/></net>

<net id="391"><net_src comp="98" pin="0"/><net_sink comp="330" pin=28"/></net>

<net id="392"><net_src comp="100" pin="0"/><net_sink comp="330" pin=29"/></net>

<net id="393"><net_src comp="102" pin="0"/><net_sink comp="330" pin=30"/></net>

<net id="394"><net_src comp="104" pin="0"/><net_sink comp="330" pin=31"/></net>

<net id="395"><net_src comp="106" pin="0"/><net_sink comp="330" pin=32"/></net>

<net id="396"><net_src comp="108" pin="0"/><net_sink comp="330" pin=33"/></net>

<net id="397"><net_src comp="110" pin="0"/><net_sink comp="330" pin=34"/></net>

<net id="404"><net_src comp="116" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="198" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="118" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="407"><net_src comp="120" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="411"><net_src comp="398" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="4" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="408" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="259" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="330" pin=5"/></net>

<net id="426"><net_src comp="192" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="330" pin=7"/></net>

<net id="431"><net_src comp="204" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="330" pin=4"/></net>

<net id="436"><net_src comp="210" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="300" pin=8"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="442"><net_src comp="216" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="300" pin=6"/></net>

<net id="447"><net_src comp="222" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="300" pin=4"/></net>

<net id="452"><net_src comp="228" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="264" pin=8"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="458"><net_src comp="234" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="264" pin=6"/></net>

<net id="463"><net_src comp="240" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="264" pin=4"/></net>

<net id="468"><net_src comp="246" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="473"><net_src comp="412" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="479"><net_src comp="418" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="330" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bundle_1 | {3 4 }
	Port: bundle_2 | {1 2 13 14 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_in_2 | {1 2 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_in | {1 2 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_in_1 | {1 2 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0 | {1 2 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0 | {1 2 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0 | {1 2 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {1 2 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {1 2 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_i_2 | {3 4 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_i_1 | {3 4 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_i | {3 4 }
	Port: weight_buffer | {3 4 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_o_2 | {3 4 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_o_1 | {3 4 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_o | {3 4 }
	Port: input_fm_buffer | {13 14 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0 | {13 14 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0 | {13 14 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0 | {13 14 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0 | {13 14 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0 | {13 14 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0 | {13 14 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0 | {13 14 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0 | {13 14 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0 | {13 14 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0 | {13 14 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0 | {13 14 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0 | {13 14 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0 | {13 14 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0 | {13 14 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0 | {13 14 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0 | {13 14 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0 | {13 14 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0 | {13 14 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0 | {13 14 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0 | {13 14 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0 | {13 14 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0 | {13 14 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0 | {13 14 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0 | {13 14 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0 | {13 14 }
	Port: output_fm_buffer_0 | {13 14 }
 - Input state : 
	Port: srcnn : bundle_1 | {1 2 13 14 }
	Port: srcnn : weights | {1 2 3 4 13 14 }
	Port: srcnn : biases | {1 2 3 4 5 6 7 8 9 10 11 12 13 }
	Port: srcnn : bundle_2 | {3 4 }
	Port: srcnn : input_ftmap | {1 }
	Port: srcnn : conv1_weights | {1 }
	Port: srcnn : conv1_biases | {1 }
	Port: srcnn : conv1_output_ftmap | {1 }
	Port: srcnn : conv2_weights | {1 }
	Port: srcnn : conv2_biases | {1 }
	Port: srcnn : conv2_output_ftmap | {1 }
	Port: srcnn : conv3_weights | {1 }
	Port: srcnn : conv3_biases | {1 }
	Port: srcnn : output_ftmap | {1 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_in_2 | {1 2 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_in | {1 2 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_in_1 | {1 2 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0 | {1 2 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0 | {1 2 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0 | {1 2 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {1 2 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {1 2 }
	Port: srcnn : conv2_float_255_255_float_64_1_1_float_float_255_255_i_2 | {3 4 }
	Port: srcnn : conv2_float_255_255_float_64_1_1_float_float_255_255_i_1 | {3 4 }
	Port: srcnn : conv2_float_255_255_float_64_1_1_float_float_255_255_i | {3 4 }
	Port: srcnn : weight_buffer | {3 4 }
	Port: srcnn : conv2_float_255_255_float_64_1_1_float_float_255_255_o_2 | {3 4 }
	Port: srcnn : conv2_float_255_255_float_64_1_1_float_float_255_255_o_1 | {3 4 }
	Port: srcnn : conv2_float_255_255_float_64_1_1_float_float_255_255_o | {3 4 }
	Port: srcnn : input_fm_buffer | {13 14 }
	Port: srcnn : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0 | {13 14 }
	Port: srcnn : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0 | {13 14 }
	Port: srcnn : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0 | {13 14 }
	Port: srcnn : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0 | {13 14 }
	Port: srcnn : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0 | {13 14 }
	Port: srcnn : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0 | {13 14 }
	Port: srcnn : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0 | {13 14 }
	Port: srcnn : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0 | {13 14 }
	Port: srcnn : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0 | {13 14 }
	Port: srcnn : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0 | {13 14 }
	Port: srcnn : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0 | {13 14 }
	Port: srcnn : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0 | {13 14 }
	Port: srcnn : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0 | {13 14 }
	Port: srcnn : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0 | {13 14 }
	Port: srcnn : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0 | {13 14 }
	Port: srcnn : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0 | {13 14 }
	Port: srcnn : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0 | {13 14 }
	Port: srcnn : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0 | {13 14 }
	Port: srcnn : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0 | {13 14 }
	Port: srcnn : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0 | {13 14 }
	Port: srcnn : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0 | {13 14 }
	Port: srcnn : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0 | {13 14 }
	Port: srcnn : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0 | {13 14 }
	Port: srcnn : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0 | {13 14 }
	Port: srcnn : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0 | {13 14 }
	Port: srcnn : output_fm_buffer_0 | {13 14 }
  - Chain level:
	State 1
		p_cast_cast : 1
		biases_addr : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		call_ln50 : 1
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|---------|
| Operation|           Functional Unit           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |           grp_conv1_fu_264          |   113   |  95.918 |  41437  |  47563  |
|   call   |           grp_conv2_fu_300          |    23   |  29.855 |   6173  |   5938  |
|          |           grp_conv3_fu_330          |    45   | 48.3568 |   9109  |  15666  |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |              grp_fu_481             |    2    |    0    |   227   |   214   |
|   fadd   |              grp_fu_485             |    2    |    0    |   227   |   214   |
|          |              grp_fu_489             |    2    |    0    |   227   |   214   |
|          |              grp_fu_493             |    2    |    0    |   227   |   214   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |              grp_fu_497             |    3    |    0    |   128   |   135   |
|   fmul   |              grp_fu_501             |    3    |    0    |   128   |   135   |
|          |              grp_fu_505             |    3    |    0    |   128   |   135   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |    output_ftmap_read_read_fu_192    |    0    |    0    |    0    |    0    |
|          |    conv3_biases_read_read_fu_198    |    0    |    0    |    0    |    0    |
|          |    conv3_weights_read_read_fu_204   |    0    |    0    |    0    |    0    |
|          | conv2_output_ftmap_read_read_fu_210 |    0    |    0    |    0    |    0    |
|          |    conv2_biases_read_read_fu_216    |    0    |    0    |    0    |    0    |
|   read   |    conv2_weights_read_read_fu_222   |    0    |    0    |    0    |    0    |
|          | conv1_output_ftmap_read_read_fu_228 |    0    |    0    |    0    |    0    |
|          |    conv1_biases_read_read_fu_234    |    0    |    0    |    0    |    0    |
|          |    conv1_weights_read_read_fu_240   |    0    |    0    |    0    |    0    |
|          |     input_ftmap_read_read_fu_246    |    0    |    0    |    0    |    0    |
|          |     biases_addr_read_read_fu_259    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|  readreq |          grp_readreq_fu_252         |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|partselect|            p_cast_fu_398            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   sext   |          p_cast_cast_fu_408         |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   fcmp   |              grp_fu_509             |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   Total  |                                     |   198   |  174.13 |  58011  |  70428  |
|----------|-------------------------------------|---------|---------|---------|---------|

Memories:
+-------------------------------------------------------------+--------+--------+--------+--------+
|                                                             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------------------------------------------------------+--------+--------+--------+--------+
|    conv1_float_255_255_float_1_9_9_float_float_255_255_in   |    4   |    0   |    0   |    0   |
|   conv1_float_255_255_float_1_9_9_float_float_255_255_in_1  |    4   |    0   |    0   |    0   |
|   conv1_float_255_255_float_1_9_9_float_float_255_255_in_2  |    4   |    0   |    0   |    0   |
|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou   |   30   |    0   |    0   |    0   |
|   conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1  |   30   |    0   |    0   |    0   |
|    conv2_float_255_255_float_64_1_1_float_float_255_255_i   |   30   |    0   |    0   |    0   |
|   conv2_float_255_255_float_64_1_1_float_float_255_255_i_1  |   30   |    0   |    0   |    0   |
|   conv2_float_255_255_float_64_1_1_float_float_255_255_i_2  |   30   |    0   |    0   |    0   |
|    conv2_float_255_255_float_64_1_1_float_float_255_255_o   |    2   |    0   |    0   |    0   |
|   conv2_float_255_255_float_64_1_1_float_float_255_255_o_1  |    2   |    0   |    0   |    0   |
|   conv2_float_255_255_float_64_1_1_float_float_255_255_o_2  |    2   |    0   |    0   |    0   |
|                       input_fm_buffer                       |   108  |    0   |    0   |    0   |
|                      output_fm_buffer_0                     |    2   |    0   |    0   |    0   |
|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0 |    -   |   64   |   122  |    -   |
|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0 |    -   |   64   |   122  |    -   |
|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0 |    -   |   64   |   122  |    -   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0|    1   |    0   |    0   |    0   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0|    1   |    0   |    0   |    0   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0|    1   |    0   |    0   |    0   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0|    1   |    0   |    0   |    0   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0|    1   |    0   |    0   |    0   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0|    1   |    0   |    0   |    0   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0|    1   |    0   |    0   |    0   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0|    1   |    0   |    0   |    0   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0|    1   |    0   |    0   |    0   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0|    1   |    0   |    0   |    0   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0|    1   |    0   |    0   |    0   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0|    1   |    0   |    0   |    0   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0|    1   |    0   |    0   |    0   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0|    1   |    0   |    0   |    0   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0|    1   |    0   |    0   |    0   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0|    1   |    0   |    0   |    0   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0|    1   |    0   |    0   |    0   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0|    1   |    0   |    0   |    0   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0|    1   |    0   |    0   |    0   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0|    1   |    0   |    0   |    0   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0|    1   |    0   |    0   |    0   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0|    1   |    0   |    0   |    0   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0|    1   |    0   |    0   |    0   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0|    1   |    0   |    0   |    0   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0|    1   |    0   |    0   |    0   |
|                        weight_buffer                        |    1   |    0   |    0   |    0   |
+-------------------------------------------------------------+--------+--------+--------+--------+
|                            Total                            |   304  |   192  |   366  |    0   |
+-------------------------------------------------------------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      biases_addr_reg_470      |   32   |
|   conv1_biases_read_reg_455   |   64   |
|conv1_output_ftmap_read_reg_449|   64   |
|   conv1_weights_read_reg_460  |   64   |
|   conv2_biases_read_reg_439   |   64   |
|conv2_output_ftmap_read_reg_433|   64   |
|   conv2_weights_read_reg_444  |   64   |
|   conv3_weights_read_reg_428  |   64   |
|         empty_reg_476         |   32   |
|    input_ftmap_read_reg_465   |   64   |
|   output_ftmap_read_reg_423   |   64   |
+-------------------------------+--------+
|             Total             |   640  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_conv1_fu_264 |  p2  |   2  |  64  |   128  ||    9    |
| grp_conv1_fu_264 |  p4  |   2  |  64  |   128  ||    9    |
| grp_conv1_fu_264 |  p6  |   2  |  64  |   128  ||    9    |
| grp_conv1_fu_264 |  p8  |   2  |  64  |   128  ||    9    |
| grp_conv3_fu_330 |  p5  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   576  ||  2.135  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   198  |   174  |  58011 |  70428 |    -   |
|   Memory  |   304  |    -   |    -   |   192  |   366  |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   45   |    -   |
|  Register |    -   |    -   |    -   |   640  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   304  |   198  |   176  |  58843 |  70839 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
