// Seed: 1074623725
module module_0 (
    input wire id_0,
    output wand id_1,
    input wand id_2,
    output uwire id_3,
    input supply0 id_4,
    input wor id_5,
    output tri id_6,
    input tri1 id_7,
    input uwire id_8,
    input uwire id_9,
    input uwire id_10,
    output tri1 id_11,
    output wire id_12,
    input wor void id_13
);
  tri id_15;
  assign module_1.id_35 = 0;
  wire id_16, id_17;
  assign id_15 = -1;
  logic [7:0][-1] id_18;
endmodule
module module_1 (
    output wand id_0,
    output uwire id_1,
    input uwire id_2,
    output wire void id_3,
    input tri1 id_4,
    input uwire id_5,
    input supply1 id_6,
    output wor id_7,
    output wor id_8,
    input supply1 id_9,
    input wire id_10,
    input supply1 id_11,
    input supply1 id_12,
    input tri0 id_13,
    input supply0 id_14,
    input wand id_15,
    input tri1 id_16,
    input tri0 id_17,
    input supply0 id_18,
    input supply0 id_19,
    input tri0 id_20,
    input wor id_21,
    output uwire id_22,
    input wire id_23,
    input tri id_24,
    input supply1 id_25,
    output tri id_26,
    input tri0 id_27,
    input tri id_28,
    input tri id_29,
    input supply1 id_30,
    input wand id_31,
    input tri id_32,
    input supply0 id_33,
    input wire id_34,
    input tri1 id_35
);
  wire id_37;
  module_0 modCall_1 (
      id_35,
      id_3,
      id_24,
      id_3,
      id_14,
      id_13,
      id_7,
      id_28,
      id_29,
      id_34,
      id_23,
      id_26,
      id_8,
      id_24
  );
endmodule
