
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//fallocate_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401300 <.init>:
  401300:	stp	x29, x30, [sp, #-16]!
  401304:	mov	x29, sp
  401308:	bl	401720 <ferror@plt+0x60>
  40130c:	ldp	x29, x30, [sp], #16
  401310:	ret

Disassembly of section .plt:

0000000000401320 <memcpy@plt-0x20>:
  401320:	stp	x16, x30, [sp, #-16]!
  401324:	adrp	x16, 416000 <ferror@plt+0x14940>
  401328:	ldr	x17, [x16, #4088]
  40132c:	add	x16, x16, #0xff8
  401330:	br	x17
  401334:	nop
  401338:	nop
  40133c:	nop

0000000000401340 <memcpy@plt>:
  401340:	adrp	x16, 417000 <ferror@plt+0x15940>
  401344:	ldr	x17, [x16]
  401348:	add	x16, x16, #0x0
  40134c:	br	x17

0000000000401350 <_exit@plt>:
  401350:	adrp	x16, 417000 <ferror@plt+0x15940>
  401354:	ldr	x17, [x16, #8]
  401358:	add	x16, x16, #0x8
  40135c:	br	x17

0000000000401360 <strtoul@plt>:
  401360:	adrp	x16, 417000 <ferror@plt+0x15940>
  401364:	ldr	x17, [x16, #16]
  401368:	add	x16, x16, #0x10
  40136c:	br	x17

0000000000401370 <strlen@plt>:
  401370:	adrp	x16, 417000 <ferror@plt+0x15940>
  401374:	ldr	x17, [x16, #24]
  401378:	add	x16, x16, #0x18
  40137c:	br	x17

0000000000401380 <fputs@plt>:
  401380:	adrp	x16, 417000 <ferror@plt+0x15940>
  401384:	ldr	x17, [x16, #32]
  401388:	add	x16, x16, #0x20
  40138c:	br	x17

0000000000401390 <exit@plt>:
  401390:	adrp	x16, 417000 <ferror@plt+0x15940>
  401394:	ldr	x17, [x16, #40]
  401398:	add	x16, x16, #0x28
  40139c:	br	x17

00000000004013a0 <dup@plt>:
  4013a0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4013a4:	ldr	x17, [x16, #48]
  4013a8:	add	x16, x16, #0x30
  4013ac:	br	x17

00000000004013b0 <posix_fallocate@plt>:
  4013b0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4013b4:	ldr	x17, [x16, #56]
  4013b8:	add	x16, x16, #0x38
  4013bc:	br	x17

00000000004013c0 <strtoimax@plt>:
  4013c0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4013c4:	ldr	x17, [x16, #64]
  4013c8:	add	x16, x16, #0x40
  4013cc:	br	x17

00000000004013d0 <strtod@plt>:
  4013d0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4013d4:	ldr	x17, [x16, #72]
  4013d8:	add	x16, x16, #0x48
  4013dc:	br	x17

00000000004013e0 <__cxa_atexit@plt>:
  4013e0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4013e4:	ldr	x17, [x16, #80]
  4013e8:	add	x16, x16, #0x50
  4013ec:	br	x17

00000000004013f0 <fputc@plt>:
  4013f0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4013f4:	ldr	x17, [x16, #88]
  4013f8:	add	x16, x16, #0x58
  4013fc:	br	x17

0000000000401400 <lseek@plt>:
  401400:	adrp	x16, 417000 <ferror@plt+0x15940>
  401404:	ldr	x17, [x16, #96]
  401408:	add	x16, x16, #0x60
  40140c:	br	x17

0000000000401410 <snprintf@plt>:
  401410:	adrp	x16, 417000 <ferror@plt+0x15940>
  401414:	ldr	x17, [x16, #104]
  401418:	add	x16, x16, #0x68
  40141c:	br	x17

0000000000401420 <localeconv@plt>:
  401420:	adrp	x16, 417000 <ferror@plt+0x15940>
  401424:	ldr	x17, [x16, #112]
  401428:	add	x16, x16, #0x70
  40142c:	br	x17

0000000000401430 <fileno@plt>:
  401430:	adrp	x16, 417000 <ferror@plt+0x15940>
  401434:	ldr	x17, [x16, #120]
  401438:	add	x16, x16, #0x78
  40143c:	br	x17

0000000000401440 <fsync@plt>:
  401440:	adrp	x16, 417000 <ferror@plt+0x15940>
  401444:	ldr	x17, [x16, #128]
  401448:	add	x16, x16, #0x80
  40144c:	br	x17

0000000000401450 <malloc@plt>:
  401450:	adrp	x16, 417000 <ferror@plt+0x15940>
  401454:	ldr	x17, [x16, #136]
  401458:	add	x16, x16, #0x88
  40145c:	br	x17

0000000000401460 <open@plt>:
  401460:	adrp	x16, 417000 <ferror@plt+0x15940>
  401464:	ldr	x17, [x16, #144]
  401468:	add	x16, x16, #0x90
  40146c:	br	x17

0000000000401470 <strncmp@plt>:
  401470:	adrp	x16, 417000 <ferror@plt+0x15940>
  401474:	ldr	x17, [x16, #152]
  401478:	add	x16, x16, #0x98
  40147c:	br	x17

0000000000401480 <bindtextdomain@plt>:
  401480:	adrp	x16, 417000 <ferror@plt+0x15940>
  401484:	ldr	x17, [x16, #160]
  401488:	add	x16, x16, #0xa0
  40148c:	br	x17

0000000000401490 <__libc_start_main@plt>:
  401490:	adrp	x16, 417000 <ferror@plt+0x15940>
  401494:	ldr	x17, [x16, #168]
  401498:	add	x16, x16, #0xa8
  40149c:	br	x17

00000000004014a0 <fgetc@plt>:
  4014a0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4014a4:	ldr	x17, [x16, #176]
  4014a8:	add	x16, x16, #0xb0
  4014ac:	br	x17

00000000004014b0 <memset@plt>:
  4014b0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4014b4:	ldr	x17, [x16, #184]
  4014b8:	add	x16, x16, #0xb8
  4014bc:	br	x17

00000000004014c0 <getpagesize@plt>:
  4014c0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4014c4:	ldr	x17, [x16, #192]
  4014c8:	add	x16, x16, #0xc0
  4014cc:	br	x17

00000000004014d0 <strdup@plt>:
  4014d0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4014d4:	ldr	x17, [x16, #200]
  4014d8:	add	x16, x16, #0xc8
  4014dc:	br	x17

00000000004014e0 <close@plt>:
  4014e0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4014e4:	ldr	x17, [x16, #208]
  4014e8:	add	x16, x16, #0xd0
  4014ec:	br	x17

00000000004014f0 <__gmon_start__@plt>:
  4014f0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4014f4:	ldr	x17, [x16, #216]
  4014f8:	add	x16, x16, #0xd8
  4014fc:	br	x17

0000000000401500 <strtoumax@plt>:
  401500:	adrp	x16, 417000 <ferror@plt+0x15940>
  401504:	ldr	x17, [x16, #224]
  401508:	add	x16, x16, #0xe0
  40150c:	br	x17

0000000000401510 <abort@plt>:
  401510:	adrp	x16, 417000 <ferror@plt+0x15940>
  401514:	ldr	x17, [x16, #232]
  401518:	add	x16, x16, #0xe8
  40151c:	br	x17

0000000000401520 <posix_fadvise@plt>:
  401520:	adrp	x16, 417000 <ferror@plt+0x15940>
  401524:	ldr	x17, [x16, #240]
  401528:	add	x16, x16, #0xf0
  40152c:	br	x17

0000000000401530 <textdomain@plt>:
  401530:	adrp	x16, 417000 <ferror@plt+0x15940>
  401534:	ldr	x17, [x16, #248]
  401538:	add	x16, x16, #0xf8
  40153c:	br	x17

0000000000401540 <getopt_long@plt>:
  401540:	adrp	x16, 417000 <ferror@plt+0x15940>
  401544:	ldr	x17, [x16, #256]
  401548:	add	x16, x16, #0x100
  40154c:	br	x17

0000000000401550 <strcmp@plt>:
  401550:	adrp	x16, 417000 <ferror@plt+0x15940>
  401554:	ldr	x17, [x16, #264]
  401558:	add	x16, x16, #0x108
  40155c:	br	x17

0000000000401560 <warn@plt>:
  401560:	adrp	x16, 417000 <ferror@plt+0x15940>
  401564:	ldr	x17, [x16, #272]
  401568:	add	x16, x16, #0x110
  40156c:	br	x17

0000000000401570 <__ctype_b_loc@plt>:
  401570:	adrp	x16, 417000 <ferror@plt+0x15940>
  401574:	ldr	x17, [x16, #280]
  401578:	add	x16, x16, #0x118
  40157c:	br	x17

0000000000401580 <strtol@plt>:
  401580:	adrp	x16, 417000 <ferror@plt+0x15940>
  401584:	ldr	x17, [x16, #288]
  401588:	add	x16, x16, #0x120
  40158c:	br	x17

0000000000401590 <free@plt>:
  401590:	adrp	x16, 417000 <ferror@plt+0x15940>
  401594:	ldr	x17, [x16, #296]
  401598:	add	x16, x16, #0x128
  40159c:	br	x17

00000000004015a0 <vasprintf@plt>:
  4015a0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4015a4:	ldr	x17, [x16, #304]
  4015a8:	add	x16, x16, #0x130
  4015ac:	br	x17

00000000004015b0 <strndup@plt>:
  4015b0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4015b4:	ldr	x17, [x16, #312]
  4015b8:	add	x16, x16, #0x138
  4015bc:	br	x17

00000000004015c0 <strspn@plt>:
  4015c0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4015c4:	ldr	x17, [x16, #320]
  4015c8:	add	x16, x16, #0x140
  4015cc:	br	x17

00000000004015d0 <strchr@plt>:
  4015d0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4015d4:	ldr	x17, [x16, #328]
  4015d8:	add	x16, x16, #0x148
  4015dc:	br	x17

00000000004015e0 <pread@plt>:
  4015e0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4015e4:	ldr	x17, [x16, #336]
  4015e8:	add	x16, x16, #0x150
  4015ec:	br	x17

00000000004015f0 <fflush@plt>:
  4015f0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4015f4:	ldr	x17, [x16, #344]
  4015f8:	add	x16, x16, #0x158
  4015fc:	br	x17

0000000000401600 <warnx@plt>:
  401600:	adrp	x16, 417000 <ferror@plt+0x15940>
  401604:	ldr	x17, [x16, #352]
  401608:	add	x16, x16, #0x160
  40160c:	br	x17

0000000000401610 <__fxstat@plt>:
  401610:	adrp	x16, 417000 <ferror@plt+0x15940>
  401614:	ldr	x17, [x16, #360]
  401618:	add	x16, x16, #0x168
  40161c:	br	x17

0000000000401620 <errx@plt>:
  401620:	adrp	x16, 417000 <ferror@plt+0x15940>
  401624:	ldr	x17, [x16, #368]
  401628:	add	x16, x16, #0x170
  40162c:	br	x17

0000000000401630 <fallocate@plt>:
  401630:	adrp	x16, 417000 <ferror@plt+0x15940>
  401634:	ldr	x17, [x16, #376]
  401638:	add	x16, x16, #0x178
  40163c:	br	x17

0000000000401640 <strcspn@plt>:
  401640:	adrp	x16, 417000 <ferror@plt+0x15940>
  401644:	ldr	x17, [x16, #384]
  401648:	add	x16, x16, #0x180
  40164c:	br	x17

0000000000401650 <printf@plt>:
  401650:	adrp	x16, 417000 <ferror@plt+0x15940>
  401654:	ldr	x17, [x16, #392]
  401658:	add	x16, x16, #0x188
  40165c:	br	x17

0000000000401660 <__assert_fail@plt>:
  401660:	adrp	x16, 417000 <ferror@plt+0x15940>
  401664:	ldr	x17, [x16, #400]
  401668:	add	x16, x16, #0x190
  40166c:	br	x17

0000000000401670 <__errno_location@plt>:
  401670:	adrp	x16, 417000 <ferror@plt+0x15940>
  401674:	ldr	x17, [x16, #408]
  401678:	add	x16, x16, #0x198
  40167c:	br	x17

0000000000401680 <gettext@plt>:
  401680:	adrp	x16, 417000 <ferror@plt+0x15940>
  401684:	ldr	x17, [x16, #416]
  401688:	add	x16, x16, #0x1a0
  40168c:	br	x17

0000000000401690 <fprintf@plt>:
  401690:	adrp	x16, 417000 <ferror@plt+0x15940>
  401694:	ldr	x17, [x16, #424]
  401698:	add	x16, x16, #0x1a8
  40169c:	br	x17

00000000004016a0 <err@plt>:
  4016a0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4016a4:	ldr	x17, [x16, #432]
  4016a8:	add	x16, x16, #0x1b0
  4016ac:	br	x17

00000000004016b0 <setlocale@plt>:
  4016b0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4016b4:	ldr	x17, [x16, #440]
  4016b8:	add	x16, x16, #0x1b8
  4016bc:	br	x17

00000000004016c0 <ferror@plt>:
  4016c0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4016c4:	ldr	x17, [x16, #448]
  4016c8:	add	x16, x16, #0x1c0
  4016cc:	br	x17

Disassembly of section .text:

00000000004016d0 <.text>:
  4016d0:	mov	x29, #0x0                   	// #0
  4016d4:	mov	x30, #0x0                   	// #0
  4016d8:	mov	x5, x0
  4016dc:	ldr	x1, [sp]
  4016e0:	add	x2, sp, #0x8
  4016e4:	mov	x6, sp
  4016e8:	movz	x0, #0x0, lsl #48
  4016ec:	movk	x0, #0x0, lsl #32
  4016f0:	movk	x0, #0x40, lsl #16
  4016f4:	movk	x0, #0x25b0
  4016f8:	movz	x3, #0x0, lsl #48
  4016fc:	movk	x3, #0x0, lsl #32
  401700:	movk	x3, #0x40, lsl #16
  401704:	movk	x3, #0x56a8
  401708:	movz	x4, #0x0, lsl #48
  40170c:	movk	x4, #0x0, lsl #32
  401710:	movk	x4, #0x40, lsl #16
  401714:	movk	x4, #0x5728
  401718:	bl	401490 <__libc_start_main@plt>
  40171c:	bl	401510 <abort@plt>
  401720:	adrp	x0, 416000 <ferror@plt+0x14940>
  401724:	ldr	x0, [x0, #4064]
  401728:	cbz	x0, 401730 <ferror@plt+0x70>
  40172c:	b	4014f0 <__gmon_start__@plt>
  401730:	ret
  401734:	stp	x29, x30, [sp, #-32]!
  401738:	mov	x29, sp
  40173c:	adrp	x0, 417000 <ferror@plt+0x15940>
  401740:	add	x0, x0, #0x1f0
  401744:	str	x0, [sp, #24]
  401748:	ldr	x0, [sp, #24]
  40174c:	str	x0, [sp, #24]
  401750:	ldr	x1, [sp, #24]
  401754:	adrp	x0, 417000 <ferror@plt+0x15940>
  401758:	add	x0, x0, #0x1f0
  40175c:	cmp	x1, x0
  401760:	b.eq	40179c <ferror@plt+0xdc>  // b.none
  401764:	adrp	x0, 405000 <ferror@plt+0x3940>
  401768:	add	x0, x0, #0x768
  40176c:	ldr	x0, [x0]
  401770:	str	x0, [sp, #16]
  401774:	ldr	x0, [sp, #16]
  401778:	str	x0, [sp, #16]
  40177c:	ldr	x0, [sp, #16]
  401780:	cmp	x0, #0x0
  401784:	b.eq	4017a0 <ferror@plt+0xe0>  // b.none
  401788:	ldr	x1, [sp, #16]
  40178c:	adrp	x0, 417000 <ferror@plt+0x15940>
  401790:	add	x0, x0, #0x1f0
  401794:	blr	x1
  401798:	b	4017a0 <ferror@plt+0xe0>
  40179c:	nop
  4017a0:	ldp	x29, x30, [sp], #32
  4017a4:	ret
  4017a8:	stp	x29, x30, [sp, #-48]!
  4017ac:	mov	x29, sp
  4017b0:	adrp	x0, 417000 <ferror@plt+0x15940>
  4017b4:	add	x0, x0, #0x1f0
  4017b8:	str	x0, [sp, #40]
  4017bc:	ldr	x0, [sp, #40]
  4017c0:	str	x0, [sp, #40]
  4017c4:	ldr	x1, [sp, #40]
  4017c8:	adrp	x0, 417000 <ferror@plt+0x15940>
  4017cc:	add	x0, x0, #0x1f0
  4017d0:	sub	x0, x1, x0
  4017d4:	asr	x0, x0, #3
  4017d8:	lsr	x1, x0, #63
  4017dc:	add	x0, x1, x0
  4017e0:	asr	x0, x0, #1
  4017e4:	str	x0, [sp, #32]
  4017e8:	ldr	x0, [sp, #32]
  4017ec:	cmp	x0, #0x0
  4017f0:	b.eq	401830 <ferror@plt+0x170>  // b.none
  4017f4:	adrp	x0, 405000 <ferror@plt+0x3940>
  4017f8:	add	x0, x0, #0x770
  4017fc:	ldr	x0, [x0]
  401800:	str	x0, [sp, #24]
  401804:	ldr	x0, [sp, #24]
  401808:	str	x0, [sp, #24]
  40180c:	ldr	x0, [sp, #24]
  401810:	cmp	x0, #0x0
  401814:	b.eq	401834 <ferror@plt+0x174>  // b.none
  401818:	ldr	x2, [sp, #24]
  40181c:	ldr	x1, [sp, #32]
  401820:	adrp	x0, 417000 <ferror@plt+0x15940>
  401824:	add	x0, x0, #0x1f0
  401828:	blr	x2
  40182c:	b	401834 <ferror@plt+0x174>
  401830:	nop
  401834:	ldp	x29, x30, [sp], #48
  401838:	ret
  40183c:	stp	x29, x30, [sp, #-16]!
  401840:	mov	x29, sp
  401844:	adrp	x0, 417000 <ferror@plt+0x15940>
  401848:	add	x0, x0, #0x218
  40184c:	ldrb	w0, [x0]
  401850:	and	x0, x0, #0xff
  401854:	cmp	x0, #0x0
  401858:	b.ne	401874 <ferror@plt+0x1b4>  // b.any
  40185c:	bl	401734 <ferror@plt+0x74>
  401860:	adrp	x0, 417000 <ferror@plt+0x15940>
  401864:	add	x0, x0, #0x218
  401868:	mov	w1, #0x1                   	// #1
  40186c:	strb	w1, [x0]
  401870:	b	401878 <ferror@plt+0x1b8>
  401874:	nop
  401878:	ldp	x29, x30, [sp], #16
  40187c:	ret
  401880:	stp	x29, x30, [sp, #-16]!
  401884:	mov	x29, sp
  401888:	bl	4017a8 <ferror@plt+0xe8>
  40188c:	nop
  401890:	ldp	x29, x30, [sp], #16
  401894:	ret
  401898:	stp	x29, x30, [sp, #-48]!
  40189c:	mov	x29, sp
  4018a0:	str	x0, [sp, #24]
  4018a4:	bl	401670 <__errno_location@plt>
  4018a8:	str	wzr, [x0]
  4018ac:	ldr	x0, [sp, #24]
  4018b0:	bl	4016c0 <ferror@plt>
  4018b4:	cmp	w0, #0x0
  4018b8:	b.ne	401914 <ferror@plt+0x254>  // b.any
  4018bc:	ldr	x0, [sp, #24]
  4018c0:	bl	4015f0 <fflush@plt>
  4018c4:	cmp	w0, #0x0
  4018c8:	b.ne	401914 <ferror@plt+0x254>  // b.any
  4018cc:	ldr	x0, [sp, #24]
  4018d0:	bl	401430 <fileno@plt>
  4018d4:	str	w0, [sp, #44]
  4018d8:	ldr	w0, [sp, #44]
  4018dc:	cmp	w0, #0x0
  4018e0:	b.lt	40191c <ferror@plt+0x25c>  // b.tstop
  4018e4:	ldr	w0, [sp, #44]
  4018e8:	bl	4013a0 <dup@plt>
  4018ec:	str	w0, [sp, #44]
  4018f0:	ldr	w0, [sp, #44]
  4018f4:	cmp	w0, #0x0
  4018f8:	b.lt	40191c <ferror@plt+0x25c>  // b.tstop
  4018fc:	ldr	w0, [sp, #44]
  401900:	bl	4014e0 <close@plt>
  401904:	cmp	w0, #0x0
  401908:	b.ne	40191c <ferror@plt+0x25c>  // b.any
  40190c:	mov	w0, #0x0                   	// #0
  401910:	b	40193c <ferror@plt+0x27c>
  401914:	nop
  401918:	b	401920 <ferror@plt+0x260>
  40191c:	nop
  401920:	bl	401670 <__errno_location@plt>
  401924:	ldr	w0, [x0]
  401928:	cmp	w0, #0x9
  40192c:	b.ne	401938 <ferror@plt+0x278>  // b.any
  401930:	mov	w0, #0x0                   	// #0
  401934:	b	40193c <ferror@plt+0x27c>
  401938:	mov	w0, #0xffffffff            	// #-1
  40193c:	ldp	x29, x30, [sp], #48
  401940:	ret
  401944:	stp	x29, x30, [sp, #-16]!
  401948:	mov	x29, sp
  40194c:	adrp	x0, 417000 <ferror@plt+0x15940>
  401950:	add	x0, x0, #0x208
  401954:	ldr	x0, [x0]
  401958:	bl	401898 <ferror@plt+0x1d8>
  40195c:	cmp	w0, #0x0
  401960:	b.eq	4019b0 <ferror@plt+0x2f0>  // b.none
  401964:	bl	401670 <__errno_location@plt>
  401968:	ldr	w0, [x0]
  40196c:	cmp	w0, #0x20
  401970:	b.eq	4019b0 <ferror@plt+0x2f0>  // b.none
  401974:	bl	401670 <__errno_location@plt>
  401978:	ldr	w0, [x0]
  40197c:	cmp	w0, #0x0
  401980:	b.eq	401998 <ferror@plt+0x2d8>  // b.none
  401984:	adrp	x0, 405000 <ferror@plt+0x3940>
  401988:	add	x0, x0, #0x778
  40198c:	bl	401680 <gettext@plt>
  401990:	bl	401560 <warn@plt>
  401994:	b	4019a8 <ferror@plt+0x2e8>
  401998:	adrp	x0, 405000 <ferror@plt+0x3940>
  40199c:	add	x0, x0, #0x778
  4019a0:	bl	401680 <gettext@plt>
  4019a4:	bl	401600 <warnx@plt>
  4019a8:	mov	w0, #0x1                   	// #1
  4019ac:	bl	401350 <_exit@plt>
  4019b0:	adrp	x0, 417000 <ferror@plt+0x15940>
  4019b4:	add	x0, x0, #0x1f0
  4019b8:	ldr	x0, [x0]
  4019bc:	bl	401898 <ferror@plt+0x1d8>
  4019c0:	cmp	w0, #0x0
  4019c4:	b.eq	4019d0 <ferror@plt+0x310>  // b.none
  4019c8:	mov	w0, #0x1                   	// #1
  4019cc:	bl	401350 <_exit@plt>
  4019d0:	nop
  4019d4:	ldp	x29, x30, [sp], #16
  4019d8:	ret
  4019dc:	stp	x29, x30, [sp, #-16]!
  4019e0:	mov	x29, sp
  4019e4:	adrp	x0, 401000 <memcpy@plt-0x340>
  4019e8:	add	x0, x0, #0x944
  4019ec:	bl	405730 <ferror@plt+0x4070>
  4019f0:	nop
  4019f4:	ldp	x29, x30, [sp], #16
  4019f8:	ret
  4019fc:	stp	x29, x30, [sp, #-48]!
  401a00:	mov	x29, sp
  401a04:	str	w0, [sp, #28]
  401a08:	ldr	w0, [sp, #28]
  401a0c:	bl	401440 <fsync@plt>
  401a10:	cmp	w0, #0x0
  401a14:	cset	w0, ne  // ne = any
  401a18:	and	w0, w0, #0xff
  401a1c:	str	w0, [sp, #44]
  401a20:	ldr	w0, [sp, #28]
  401a24:	bl	4014e0 <close@plt>
  401a28:	cmp	w0, #0x0
  401a2c:	cset	w0, ne  // ne = any
  401a30:	and	w0, w0, #0xff
  401a34:	str	w0, [sp, #40]
  401a38:	ldr	w0, [sp, #44]
  401a3c:	cmp	w0, #0x0
  401a40:	b.ne	401a50 <ferror@plt+0x390>  // b.any
  401a44:	ldr	w0, [sp, #40]
  401a48:	cmp	w0, #0x0
  401a4c:	b.eq	401a58 <ferror@plt+0x398>  // b.none
  401a50:	mov	w0, #0xffffffff            	// #-1
  401a54:	b	401a5c <ferror@plt+0x39c>
  401a58:	mov	w0, #0x0                   	// #0
  401a5c:	ldp	x29, x30, [sp], #48
  401a60:	ret
  401a64:	stp	x29, x30, [sp, #-48]!
  401a68:	mov	x29, sp
  401a6c:	str	x0, [sp, #24]
  401a70:	ldr	x0, [sp, #24]
  401a74:	bl	401450 <malloc@plt>
  401a78:	str	x0, [sp, #40]
  401a7c:	ldr	x0, [sp, #40]
  401a80:	cmp	x0, #0x0
  401a84:	b.ne	401aa8 <ferror@plt+0x3e8>  // b.any
  401a88:	ldr	x0, [sp, #24]
  401a8c:	cmp	x0, #0x0
  401a90:	b.eq	401aa8 <ferror@plt+0x3e8>  // b.none
  401a94:	ldr	x2, [sp, #24]
  401a98:	adrp	x0, 405000 <ferror@plt+0x3940>
  401a9c:	add	x1, x0, #0x788
  401aa0:	mov	w0, #0x1                   	// #1
  401aa4:	bl	4016a0 <err@plt>
  401aa8:	ldr	x0, [sp, #40]
  401aac:	ldp	x29, x30, [sp], #48
  401ab0:	ret
  401ab4:	sub	sp, sp, #0x10
  401ab8:	str	w0, [sp, #12]
  401abc:	ldr	w0, [sp, #12]
  401ac0:	sub	w0, w0, #0x21
  401ac4:	cmp	w0, #0x5d
  401ac8:	b.hi	401ad4 <ferror@plt+0x414>  // b.pmore
  401acc:	mov	w0, #0x1                   	// #1
  401ad0:	b	401ad8 <ferror@plt+0x418>
  401ad4:	mov	w0, #0x0                   	// #0
  401ad8:	add	sp, sp, #0x10
  401adc:	ret
  401ae0:	stp	x29, x30, [sp, #-48]!
  401ae4:	mov	x29, sp
  401ae8:	str	w0, [sp, #28]
  401aec:	str	x1, [sp, #16]
  401af0:	ldr	x0, [sp, #16]
  401af4:	cmp	x0, #0x0
  401af8:	b.ne	401b1c <ferror@plt+0x45c>  // b.any
  401afc:	adrp	x0, 406000 <ferror@plt+0x4940>
  401b00:	add	x3, x0, #0xb8
  401b04:	mov	w2, #0xe                   	// #14
  401b08:	adrp	x0, 405000 <ferror@plt+0x3940>
  401b0c:	add	x1, x0, #0x7a8
  401b10:	adrp	x0, 405000 <ferror@plt+0x3940>
  401b14:	add	x0, x0, #0x7c0
  401b18:	bl	401660 <__assert_fail@plt>
  401b1c:	ldr	x0, [sp, #16]
  401b20:	str	x0, [sp, #40]
  401b24:	b	401b54 <ferror@plt+0x494>
  401b28:	ldr	x0, [sp, #40]
  401b2c:	ldr	w0, [x0, #24]
  401b30:	ldr	w1, [sp, #28]
  401b34:	cmp	w1, w0
  401b38:	b.ne	401b48 <ferror@plt+0x488>  // b.any
  401b3c:	ldr	x0, [sp, #40]
  401b40:	ldr	x0, [x0]
  401b44:	b	401b68 <ferror@plt+0x4a8>
  401b48:	ldr	x0, [sp, #40]
  401b4c:	add	x0, x0, #0x20
  401b50:	str	x0, [sp, #40]
  401b54:	ldr	x0, [sp, #40]
  401b58:	ldr	x0, [x0]
  401b5c:	cmp	x0, #0x0
  401b60:	b.ne	401b28 <ferror@plt+0x468>  // b.any
  401b64:	mov	x0, #0x0                   	// #0
  401b68:	ldp	x29, x30, [sp], #48
  401b6c:	ret
  401b70:	stp	x29, x30, [sp, #-96]!
  401b74:	mov	x29, sp
  401b78:	str	x19, [sp, #16]
  401b7c:	str	w0, [sp, #60]
  401b80:	str	x1, [sp, #48]
  401b84:	str	x2, [sp, #40]
  401b88:	str	x3, [sp, #32]
  401b8c:	str	wzr, [sp, #92]
  401b90:	b	401d88 <ferror@plt+0x6c8>
  401b94:	ldrsw	x0, [sp, #92]
  401b98:	lsl	x0, x0, #6
  401b9c:	ldr	x1, [sp, #40]
  401ba0:	add	x0, x1, x0
  401ba4:	str	x0, [sp, #80]
  401ba8:	b	401d50 <ferror@plt+0x690>
  401bac:	ldr	x0, [sp, #80]
  401bb0:	ldr	w0, [x0]
  401bb4:	ldr	w1, [sp, #60]
  401bb8:	cmp	w1, w0
  401bbc:	b.eq	401bd0 <ferror@plt+0x510>  // b.none
  401bc0:	ldr	x0, [sp, #80]
  401bc4:	add	x0, x0, #0x4
  401bc8:	str	x0, [sp, #80]
  401bcc:	b	401d50 <ferror@plt+0x690>
  401bd0:	ldrsw	x0, [sp, #92]
  401bd4:	lsl	x0, x0, #2
  401bd8:	ldr	x1, [sp, #32]
  401bdc:	add	x0, x1, x0
  401be0:	ldr	w0, [x0]
  401be4:	cmp	w0, #0x0
  401be8:	b.ne	401c08 <ferror@plt+0x548>  // b.any
  401bec:	ldrsw	x0, [sp, #92]
  401bf0:	lsl	x0, x0, #2
  401bf4:	ldr	x1, [sp, #32]
  401bf8:	add	x0, x1, x0
  401bfc:	ldr	w1, [sp, #60]
  401c00:	str	w1, [x0]
  401c04:	b	401d78 <ferror@plt+0x6b8>
  401c08:	ldrsw	x0, [sp, #92]
  401c0c:	lsl	x0, x0, #2
  401c10:	ldr	x1, [sp, #32]
  401c14:	add	x0, x1, x0
  401c18:	ldr	w0, [x0]
  401c1c:	ldr	w1, [sp, #60]
  401c20:	cmp	w1, w0
  401c24:	b.eq	401d78 <ferror@plt+0x6b8>  // b.none
  401c28:	str	xzr, [sp, #72]
  401c2c:	adrp	x0, 417000 <ferror@plt+0x15940>
  401c30:	add	x0, x0, #0x1f0
  401c34:	ldr	x19, [x0]
  401c38:	adrp	x0, 405000 <ferror@plt+0x3940>
  401c3c:	add	x0, x0, #0x7d0
  401c40:	bl	401680 <gettext@plt>
  401c44:	mov	x1, x0
  401c48:	adrp	x0, 417000 <ferror@plt+0x15940>
  401c4c:	add	x0, x0, #0x210
  401c50:	ldr	x0, [x0]
  401c54:	mov	x2, x0
  401c58:	mov	x0, x19
  401c5c:	bl	401690 <fprintf@plt>
  401c60:	ldrsw	x0, [sp, #92]
  401c64:	lsl	x0, x0, #6
  401c68:	ldr	x1, [sp, #40]
  401c6c:	add	x0, x1, x0
  401c70:	str	x0, [sp, #80]
  401c74:	b	401d10 <ferror@plt+0x650>
  401c78:	ldr	x0, [sp, #80]
  401c7c:	ldr	w0, [x0]
  401c80:	ldr	x1, [sp, #48]
  401c84:	bl	401ae0 <ferror@plt+0x420>
  401c88:	str	x0, [sp, #64]
  401c8c:	ldr	x0, [sp, #64]
  401c90:	cmp	x0, #0x0
  401c94:	b.eq	401cbc <ferror@plt+0x5fc>  // b.none
  401c98:	adrp	x0, 417000 <ferror@plt+0x15940>
  401c9c:	add	x0, x0, #0x1f0
  401ca0:	ldr	x3, [x0]
  401ca4:	ldr	x2, [sp, #64]
  401ca8:	adrp	x0, 405000 <ferror@plt+0x3940>
  401cac:	add	x1, x0, #0x7f8
  401cb0:	mov	x0, x3
  401cb4:	bl	401690 <fprintf@plt>
  401cb8:	b	401cf8 <ferror@plt+0x638>
  401cbc:	ldr	x0, [sp, #80]
  401cc0:	ldr	w0, [x0]
  401cc4:	bl	401ab4 <ferror@plt+0x3f4>
  401cc8:	cmp	w0, #0x0
  401ccc:	b.eq	401cf8 <ferror@plt+0x638>  // b.none
  401cd0:	adrp	x0, 417000 <ferror@plt+0x15940>
  401cd4:	add	x0, x0, #0x1f0
  401cd8:	ldr	x3, [x0]
  401cdc:	ldr	x0, [sp, #80]
  401ce0:	ldr	w0, [x0]
  401ce4:	mov	w2, w0
  401ce8:	adrp	x0, 405000 <ferror@plt+0x3940>
  401cec:	add	x1, x0, #0x800
  401cf0:	mov	x0, x3
  401cf4:	bl	401690 <fprintf@plt>
  401cf8:	ldr	x0, [sp, #80]
  401cfc:	add	x0, x0, #0x4
  401d00:	str	x0, [sp, #80]
  401d04:	ldr	x0, [sp, #72]
  401d08:	add	x0, x0, #0x1
  401d0c:	str	x0, [sp, #72]
  401d10:	ldr	x0, [sp, #72]
  401d14:	add	x0, x0, #0x1
  401d18:	cmp	x0, #0xf
  401d1c:	b.hi	401d30 <ferror@plt+0x670>  // b.pmore
  401d20:	ldr	x0, [sp, #80]
  401d24:	ldr	w0, [x0]
  401d28:	cmp	w0, #0x0
  401d2c:	b.ne	401c78 <ferror@plt+0x5b8>  // b.any
  401d30:	adrp	x0, 417000 <ferror@plt+0x15940>
  401d34:	add	x0, x0, #0x1f0
  401d38:	ldr	x0, [x0]
  401d3c:	mov	x1, x0
  401d40:	mov	w0, #0xa                   	// #10
  401d44:	bl	4013f0 <fputc@plt>
  401d48:	mov	w0, #0x1                   	// #1
  401d4c:	bl	401390 <exit@plt>
  401d50:	ldr	x0, [sp, #80]
  401d54:	ldr	w0, [x0]
  401d58:	cmp	w0, #0x0
  401d5c:	b.eq	401d7c <ferror@plt+0x6bc>  // b.none
  401d60:	ldr	x0, [sp, #80]
  401d64:	ldr	w0, [x0]
  401d68:	ldr	w1, [sp, #60]
  401d6c:	cmp	w1, w0
  401d70:	b.ge	401bac <ferror@plt+0x4ec>  // b.tcont
  401d74:	b	401d7c <ferror@plt+0x6bc>
  401d78:	nop
  401d7c:	ldr	w0, [sp, #92]
  401d80:	add	w0, w0, #0x1
  401d84:	str	w0, [sp, #92]
  401d88:	ldrsw	x0, [sp, #92]
  401d8c:	lsl	x0, x0, #6
  401d90:	ldr	x1, [sp, #40]
  401d94:	add	x0, x1, x0
  401d98:	ldr	w0, [x0]
  401d9c:	cmp	w0, #0x0
  401da0:	b.eq	401dc4 <ferror@plt+0x704>  // b.none
  401da4:	ldrsw	x0, [sp, #92]
  401da8:	lsl	x0, x0, #6
  401dac:	ldr	x1, [sp, #40]
  401db0:	add	x0, x1, x0
  401db4:	ldr	w0, [x0]
  401db8:	ldr	w1, [sp, #60]
  401dbc:	cmp	w1, w0
  401dc0:	b.ge	401b94 <ferror@plt+0x4d4>  // b.tcont
  401dc4:	nop
  401dc8:	ldr	x19, [sp, #16]
  401dcc:	ldp	x29, x30, [sp], #96
  401dd0:	ret
  401dd4:	stp	x29, x30, [sp, #-48]!
  401dd8:	mov	x29, sp
  401ddc:	str	x19, [sp, #16]
  401de0:	adrp	x0, 417000 <ferror@plt+0x15940>
  401de4:	add	x0, x0, #0x208
  401de8:	ldr	x0, [x0]
  401dec:	str	x0, [sp, #40]
  401df0:	adrp	x0, 405000 <ferror@plt+0x3940>
  401df4:	add	x0, x0, #0x808
  401df8:	bl	401680 <gettext@plt>
  401dfc:	ldr	x1, [sp, #40]
  401e00:	bl	401380 <fputs@plt>
  401e04:	adrp	x0, 405000 <ferror@plt+0x3940>
  401e08:	add	x0, x0, #0x818
  401e0c:	bl	401680 <gettext@plt>
  401e10:	mov	x1, x0
  401e14:	adrp	x0, 417000 <ferror@plt+0x15940>
  401e18:	add	x0, x0, #0x210
  401e1c:	ldr	x0, [x0]
  401e20:	mov	x2, x0
  401e24:	ldr	x0, [sp, #40]
  401e28:	bl	401690 <fprintf@plt>
  401e2c:	ldr	x1, [sp, #40]
  401e30:	mov	w0, #0xa                   	// #10
  401e34:	bl	4013f0 <fputc@plt>
  401e38:	adrp	x0, 405000 <ferror@plt+0x3940>
  401e3c:	add	x0, x0, #0x838
  401e40:	bl	401680 <gettext@plt>
  401e44:	ldr	x1, [sp, #40]
  401e48:	bl	401380 <fputs@plt>
  401e4c:	adrp	x0, 405000 <ferror@plt+0x3940>
  401e50:	add	x0, x0, #0x870
  401e54:	bl	401680 <gettext@plt>
  401e58:	ldr	x1, [sp, #40]
  401e5c:	bl	401380 <fputs@plt>
  401e60:	adrp	x0, 405000 <ferror@plt+0x3940>
  401e64:	add	x0, x0, #0x880
  401e68:	bl	401680 <gettext@plt>
  401e6c:	ldr	x1, [sp, #40]
  401e70:	bl	401380 <fputs@plt>
  401e74:	adrp	x0, 405000 <ferror@plt+0x3940>
  401e78:	add	x0, x0, #0x8b8
  401e7c:	bl	401680 <gettext@plt>
  401e80:	ldr	x1, [sp, #40]
  401e84:	bl	401380 <fputs@plt>
  401e88:	adrp	x0, 405000 <ferror@plt+0x3940>
  401e8c:	add	x0, x0, #0x8f8
  401e90:	bl	401680 <gettext@plt>
  401e94:	ldr	x1, [sp, #40]
  401e98:	bl	401380 <fputs@plt>
  401e9c:	adrp	x0, 405000 <ferror@plt+0x3940>
  401ea0:	add	x0, x0, #0x940
  401ea4:	bl	401680 <gettext@plt>
  401ea8:	ldr	x1, [sp, #40]
  401eac:	bl	401380 <fputs@plt>
  401eb0:	adrp	x0, 405000 <ferror@plt+0x3940>
  401eb4:	add	x0, x0, #0x980
  401eb8:	bl	401680 <gettext@plt>
  401ebc:	ldr	x1, [sp, #40]
  401ec0:	bl	401380 <fputs@plt>
  401ec4:	adrp	x0, 405000 <ferror@plt+0x3940>
  401ec8:	add	x0, x0, #0x9c0
  401ecc:	bl	401680 <gettext@plt>
  401ed0:	ldr	x1, [sp, #40]
  401ed4:	bl	401380 <fputs@plt>
  401ed8:	adrp	x0, 405000 <ferror@plt+0x3940>
  401edc:	add	x0, x0, #0xa00
  401ee0:	bl	401680 <gettext@plt>
  401ee4:	ldr	x1, [sp, #40]
  401ee8:	bl	401380 <fputs@plt>
  401eec:	adrp	x0, 405000 <ferror@plt+0x3940>
  401ef0:	add	x0, x0, #0xa40
  401ef4:	bl	401680 <gettext@plt>
  401ef8:	ldr	x1, [sp, #40]
  401efc:	bl	401380 <fputs@plt>
  401f00:	adrp	x0, 405000 <ferror@plt+0x3940>
  401f04:	add	x0, x0, #0xa80
  401f08:	bl	401680 <gettext@plt>
  401f0c:	ldr	x1, [sp, #40]
  401f10:	bl	401380 <fputs@plt>
  401f14:	adrp	x0, 405000 <ferror@plt+0x3940>
  401f18:	add	x0, x0, #0xac8
  401f1c:	bl	401680 <gettext@plt>
  401f20:	ldr	x1, [sp, #40]
  401f24:	bl	401380 <fputs@plt>
  401f28:	ldr	x1, [sp, #40]
  401f2c:	mov	w0, #0xa                   	// #10
  401f30:	bl	4013f0 <fputc@plt>
  401f34:	adrp	x0, 405000 <ferror@plt+0x3940>
  401f38:	add	x0, x0, #0xaf0
  401f3c:	bl	401680 <gettext@plt>
  401f40:	mov	x19, x0
  401f44:	adrp	x0, 405000 <ferror@plt+0x3940>
  401f48:	add	x0, x0, #0xb08
  401f4c:	bl	401680 <gettext@plt>
  401f50:	mov	x4, x0
  401f54:	adrp	x0, 405000 <ferror@plt+0x3940>
  401f58:	add	x3, x0, #0xb18
  401f5c:	mov	x2, x19
  401f60:	adrp	x0, 405000 <ferror@plt+0x3940>
  401f64:	add	x1, x0, #0xb28
  401f68:	adrp	x0, 405000 <ferror@plt+0x3940>
  401f6c:	add	x0, x0, #0xb38
  401f70:	bl	401650 <printf@plt>
  401f74:	adrp	x0, 405000 <ferror@plt+0x3940>
  401f78:	add	x0, x0, #0xb50
  401f7c:	bl	401680 <gettext@plt>
  401f80:	mov	x2, x0
  401f84:	adrp	x0, 405000 <ferror@plt+0x3940>
  401f88:	add	x1, x0, #0xb70
  401f8c:	mov	x0, x2
  401f90:	bl	401650 <printf@plt>
  401f94:	mov	w0, #0x0                   	// #0
  401f98:	bl	401390 <exit@plt>
  401f9c:	stp	x29, x30, [sp, #-48]!
  401fa0:	mov	x29, sp
  401fa4:	str	x0, [sp, #24]
  401fa8:	add	x0, sp, #0x28
  401fac:	mov	x1, x0
  401fb0:	ldr	x0, [sp, #24]
  401fb4:	bl	40320c <ferror@plt+0x1b4c>
  401fb8:	cmp	w0, #0x0
  401fbc:	b.eq	401fc8 <ferror@plt+0x908>  // b.none
  401fc0:	mov	x0, #0xffffffffffffffff    	// #-1
  401fc4:	b	401fcc <ferror@plt+0x90c>
  401fc8:	ldr	x0, [sp, #40]
  401fcc:	ldp	x29, x30, [sp], #48
  401fd0:	ret
  401fd4:	stp	x29, x30, [sp, #-64]!
  401fd8:	mov	x29, sp
  401fdc:	str	w0, [sp, #44]
  401fe0:	str	w1, [sp, #40]
  401fe4:	str	x2, [sp, #32]
  401fe8:	str	x3, [sp, #24]
  401fec:	ldr	x3, [sp, #24]
  401ff0:	ldr	x2, [sp, #32]
  401ff4:	ldr	w1, [sp, #40]
  401ff8:	ldr	w0, [sp, #44]
  401ffc:	bl	401630 <fallocate@plt>
  402000:	str	w0, [sp, #60]
  402004:	ldr	w0, [sp, #60]
  402008:	cmp	w0, #0x0
  40200c:	b.ge	402060 <ferror@plt+0x9a0>  // b.tcont
  402010:	ldr	w0, [sp, #40]
  402014:	and	w0, w0, #0x1
  402018:	cmp	w0, #0x0
  40201c:	b.eq	402048 <ferror@plt+0x988>  // b.none
  402020:	bl	401670 <__errno_location@plt>
  402024:	ldr	w0, [x0]
  402028:	cmp	w0, #0x5f
  40202c:	b.ne	402048 <ferror@plt+0x988>  // b.any
  402030:	adrp	x0, 405000 <ferror@plt+0x3940>
  402034:	add	x0, x0, #0xb80
  402038:	bl	401680 <gettext@plt>
  40203c:	mov	x1, x0
  402040:	mov	w0, #0x1                   	// #1
  402044:	bl	401620 <errx@plt>
  402048:	adrp	x0, 405000 <ferror@plt+0x3940>
  40204c:	add	x0, x0, #0xbb0
  402050:	bl	401680 <gettext@plt>
  402054:	mov	x1, x0
  402058:	mov	w0, #0x1                   	// #1
  40205c:	bl	4016a0 <err@plt>
  402060:	nop
  402064:	ldp	x29, x30, [sp], #64
  402068:	ret
  40206c:	stp	x29, x30, [sp, #-64]!
  402070:	mov	x29, sp
  402074:	str	w0, [sp, #44]
  402078:	str	x1, [sp, #32]
  40207c:	str	x2, [sp, #24]
  402080:	ldr	x2, [sp, #24]
  402084:	ldr	x1, [sp, #32]
  402088:	ldr	w0, [sp, #44]
  40208c:	bl	4013b0 <posix_fallocate@plt>
  402090:	str	w0, [sp, #60]
  402094:	ldr	w0, [sp, #60]
  402098:	cmp	w0, #0x0
  40209c:	b.ge	4020b8 <ferror@plt+0x9f8>  // b.tcont
  4020a0:	adrp	x0, 405000 <ferror@plt+0x3940>
  4020a4:	add	x0, x0, #0xbb0
  4020a8:	bl	401680 <gettext@plt>
  4020ac:	mov	x1, x0
  4020b0:	mov	w0, #0x1                   	// #1
  4020b4:	bl	4016a0 <err@plt>
  4020b8:	nop
  4020bc:	ldp	x29, x30, [sp], #64
  4020c0:	ret
  4020c4:	stp	x29, x30, [sp, #-64]!
  4020c8:	mov	x29, sp
  4020cc:	str	x0, [sp, #24]
  4020d0:	str	x1, [sp, #16]
  4020d4:	ldr	x0, [sp, #24]
  4020d8:	str	x0, [sp, #40]
  4020dc:	ldr	x0, [sp, #24]
  4020e0:	str	x0, [sp, #48]
  4020e4:	ldr	x1, [sp, #24]
  4020e8:	ldr	x0, [sp, #16]
  4020ec:	add	x0, x1, x0
  4020f0:	mov	x2, #0x8                   	// #8
  4020f4:	mov	w1, #0x1                   	// #1
  4020f8:	bl	4014b0 <memset@plt>
  4020fc:	b	402104 <ferror@plt+0xa44>
  402100:	nop
  402104:	ldr	x0, [sp, #48]
  402108:	add	x1, x0, #0x8
  40210c:	str	x1, [sp, #48]
  402110:	ldr	x0, [x0]
  402114:	cmp	x0, #0x0
  402118:	b.eq	402100 <ferror@plt+0xa40>  // b.none
  40211c:	ldr	x0, [sp, #48]
  402120:	sub	x0, x0, #0x8
  402124:	str	x0, [sp, #32]
  402128:	ldr	x0, [sp, #32]
  40212c:	str	x0, [sp, #56]
  402130:	b	402138 <ferror@plt+0xa78>
  402134:	nop
  402138:	ldr	x0, [sp, #56]
  40213c:	add	x1, x0, #0x1
  402140:	str	x1, [sp, #56]
  402144:	ldrsb	w0, [x0]
  402148:	cmp	w0, #0x0
  40214c:	b.eq	402134 <ferror@plt+0xa74>  // b.none
  402150:	ldr	x1, [sp, #40]
  402154:	ldr	x0, [sp, #16]
  402158:	add	x0, x1, x0
  40215c:	ldr	x1, [sp, #56]
  402160:	cmp	x1, x0
  402164:	cset	w0, hi  // hi = pmore
  402168:	and	w0, w0, #0xff
  40216c:	ldp	x29, x30, [sp], #64
  402170:	ret
  402174:	stp	x29, x30, [sp, #-304]!
  402178:	mov	x29, sp
  40217c:	str	x19, [sp, #16]
  402180:	str	w0, [sp, #60]
  402184:	str	x1, [sp, #48]
  402188:	str	x2, [sp, #40]
  40218c:	ldr	x0, [sp, #40]
  402190:	cmp	x0, #0x0
  402194:	b.eq	4021a8 <ferror@plt+0xae8>  // b.none
  402198:	ldr	x1, [sp, #48]
  40219c:	ldr	x0, [sp, #40]
  4021a0:	add	x0, x1, x0
  4021a4:	b	4021ac <ferror@plt+0xaec>
  4021a8:	mov	x0, #0x0                   	// #0
  4021ac:	str	x0, [sp, #240]
  4021b0:	str	xzr, [sp, #296]
  4021b4:	str	xzr, [sp, #288]
  4021b8:	str	xzr, [sp, #280]
  4021bc:	ldr	x0, [sp, #48]
  4021c0:	str	x0, [sp, #272]
  4021c4:	bl	4014c0 <getpagesize@plt>
  4021c8:	lsl	w0, w0, #8
  4021cc:	sxtw	x0, w0
  4021d0:	str	x0, [sp, #232]
  4021d4:	add	x0, sp, #0x48
  4021d8:	mov	x1, x0
  4021dc:	ldr	w0, [sp, #60]
  4021e0:	bl	405740 <ferror@plt+0x4080>
  4021e4:	cmp	w0, #0x0
  4021e8:	b.eq	402214 <ferror@plt+0xb54>  // b.none
  4021ec:	adrp	x0, 405000 <ferror@plt+0x3940>
  4021f0:	add	x0, x0, #0xbc8
  4021f4:	bl	401680 <gettext@plt>
  4021f8:	mov	x1, x0
  4021fc:	adrp	x0, 417000 <ferror@plt+0x15940>
  402200:	add	x0, x0, #0x228
  402204:	ldr	x0, [x0]
  402208:	mov	x2, x0
  40220c:	mov	w0, #0x1                   	// #1
  402210:	bl	4016a0 <err@plt>
  402214:	ldr	w0, [sp, #128]
  402218:	sxtw	x0, w0
  40221c:	str	x0, [sp, #224]
  402220:	mov	w2, #0x0                   	// #0
  402224:	ldr	x1, [sp, #48]
  402228:	ldr	w0, [sp, #60]
  40222c:	bl	401400 <lseek@plt>
  402230:	cmp	x0, #0x0
  402234:	b.ge	402260 <ferror@plt+0xba0>  // b.tcont
  402238:	adrp	x0, 405000 <ferror@plt+0x3940>
  40223c:	add	x0, x0, #0xbe0
  402240:	bl	401680 <gettext@plt>
  402244:	mov	x1, x0
  402248:	adrp	x0, 417000 <ferror@plt+0x15940>
  40224c:	add	x0, x0, #0x228
  402250:	ldr	x0, [x0]
  402254:	mov	x2, x0
  402258:	mov	w0, #0x1                   	// #1
  40225c:	bl	4016a0 <err@plt>
  402260:	ldr	x0, [sp, #224]
  402264:	add	x0, x0, #0x8
  402268:	bl	401a64 <ferror@plt+0x3a4>
  40226c:	str	x0, [sp, #216]
  402270:	b	402514 <ferror@plt+0xe54>
  402274:	mov	w2, #0x3                   	// #3
  402278:	ldr	x1, [sp, #48]
  40227c:	ldr	w0, [sp, #60]
  402280:	bl	401400 <lseek@plt>
  402284:	str	x0, [sp, #256]
  402288:	ldr	x0, [sp, #256]
  40228c:	cmn	x0, #0x1
  402290:	b.ne	4022a4 <ferror@plt+0xbe4>  // b.any
  402294:	bl	401670 <__errno_location@plt>
  402298:	ldr	w0, [x0]
  40229c:	cmp	w0, #0x6
  4022a0:	b.eq	402530 <ferror@plt+0xe70>  // b.none
  4022a4:	ldr	x0, [sp, #240]
  4022a8:	cmp	x0, #0x0
  4022ac:	b.eq	4022c0 <ferror@plt+0xc00>  // b.none
  4022b0:	ldr	x1, [sp, #256]
  4022b4:	ldr	x0, [sp, #240]
  4022b8:	cmp	x1, x0
  4022bc:	b.ge	402530 <ferror@plt+0xe70>  // b.tcont
  4022c0:	mov	w2, #0x4                   	// #4
  4022c4:	ldr	x1, [sp, #256]
  4022c8:	ldr	w0, [sp, #60]
  4022cc:	bl	401400 <lseek@plt>
  4022d0:	str	x0, [sp, #264]
  4022d4:	ldr	x0, [sp, #240]
  4022d8:	cmp	x0, #0x0
  4022dc:	b.eq	4022f8 <ferror@plt+0xc38>  // b.none
  4022e0:	ldr	x1, [sp, #264]
  4022e4:	ldr	x0, [sp, #240]
  4022e8:	cmp	x1, x0
  4022ec:	b.le	4022f8 <ferror@plt+0xc38>
  4022f0:	ldr	x0, [sp, #240]
  4022f4:	str	x0, [sp, #264]
  4022f8:	ldr	x0, [sp, #256]
  4022fc:	cmp	x0, #0x0
  402300:	b.lt	402530 <ferror@plt+0xe70>  // b.tstop
  402304:	ldr	x0, [sp, #264]
  402308:	cmp	x0, #0x0
  40230c:	b.lt	402530 <ferror@plt+0xe70>  // b.tstop
  402310:	mov	w3, #0x2                   	// #2
  402314:	ldr	x2, [sp, #264]
  402318:	ldr	x1, [sp, #256]
  40231c:	ldr	w0, [sp, #60]
  402320:	bl	401520 <posix_fadvise@plt>
  402324:	b	4024c4 <ferror@plt+0xe04>
  402328:	ldr	x3, [sp, #256]
  40232c:	ldr	x2, [sp, #224]
  402330:	ldr	x1, [sp, #216]
  402334:	ldr	w0, [sp, #60]
  402338:	bl	4015e0 <pread@plt>
  40233c:	str	x0, [sp, #248]
  402340:	ldr	x0, [sp, #248]
  402344:	cmp	x0, #0x0
  402348:	b.ge	402384 <ferror@plt+0xcc4>  // b.tcont
  40234c:	bl	401670 <__errno_location@plt>
  402350:	ldr	w0, [x0]
  402354:	cmp	w0, #0x0
  402358:	b.eq	402384 <ferror@plt+0xcc4>  // b.none
  40235c:	adrp	x0, 405000 <ferror@plt+0x3940>
  402360:	add	x0, x0, #0xbf8
  402364:	bl	401680 <gettext@plt>
  402368:	mov	x1, x0
  40236c:	adrp	x0, 417000 <ferror@plt+0x15940>
  402370:	add	x0, x0, #0x228
  402374:	ldr	x0, [x0]
  402378:	mov	x2, x0
  40237c:	mov	w0, #0x1                   	// #1
  402380:	bl	4016a0 <err@plt>
  402384:	ldr	x0, [sp, #264]
  402388:	cmp	x0, #0x0
  40238c:	b.eq	4023c4 <ferror@plt+0xd04>  // b.none
  402390:	ldr	x0, [sp, #248]
  402394:	cmp	x0, #0x0
  402398:	b.le	4023c4 <ferror@plt+0xd04>
  40239c:	ldr	x1, [sp, #264]
  4023a0:	ldr	x0, [sp, #248]
  4023a4:	sub	x0, x1, x0
  4023a8:	ldr	x1, [sp, #256]
  4023ac:	cmp	x1, x0
  4023b0:	b.le	4023c4 <ferror@plt+0xd04>
  4023b4:	ldr	x1, [sp, #264]
  4023b8:	ldr	x0, [sp, #256]
  4023bc:	sub	x0, x1, x0
  4023c0:	str	x0, [sp, #248]
  4023c4:	ldr	x0, [sp, #248]
  4023c8:	cmp	x0, #0x0
  4023cc:	b.le	4024d8 <ferror@plt+0xe18>
  4023d0:	ldr	x0, [sp, #248]
  4023d4:	mov	x1, x0
  4023d8:	ldr	x0, [sp, #216]
  4023dc:	bl	4020c4 <ferror@plt+0xa04>
  4023e0:	cmp	w0, #0x0
  4023e4:	b.eq	402410 <ferror@plt+0xd50>  // b.none
  4023e8:	ldr	x0, [sp, #288]
  4023ec:	cmp	x0, #0x0
  4023f0:	b.ne	4023fc <ferror@plt+0xd3c>  // b.any
  4023f4:	ldr	x0, [sp, #256]
  4023f8:	str	x0, [sp, #296]
  4023fc:	ldr	x1, [sp, #288]
  402400:	ldr	x0, [sp, #248]
  402404:	add	x0, x1, x0
  402408:	str	x0, [sp, #288]
  40240c:	b	40244c <ferror@plt+0xd8c>
  402410:	ldr	x0, [sp, #288]
  402414:	cmp	x0, #0x0
  402418:	b.eq	40244c <ferror@plt+0xd8c>  // b.none
  40241c:	ldr	x3, [sp, #288]
  402420:	ldr	x2, [sp, #296]
  402424:	mov	w1, #0x3                   	// #3
  402428:	ldr	w0, [sp, #60]
  40242c:	bl	401fd4 <ferror@plt+0x914>
  402430:	ldr	x0, [sp, #288]
  402434:	ldr	x1, [sp, #280]
  402438:	add	x0, x1, x0
  40243c:	str	x0, [sp, #280]
  402440:	str	xzr, [sp, #296]
  402444:	ldr	x0, [sp, #296]
  402448:	str	x0, [sp, #288]
  40244c:	ldr	x1, [sp, #256]
  402450:	ldr	x0, [sp, #272]
  402454:	sub	x1, x1, x0
  402458:	ldr	x0, [sp, #232]
  40245c:	cmp	x1, x0
  402460:	b.le	4024b4 <ferror@plt+0xdf4>
  402464:	ldr	x1, [sp, #256]
  402468:	ldr	x0, [sp, #272]
  40246c:	sub	x0, x1, x0
  402470:	str	x0, [sp, #208]
  402474:	ldr	x1, [sp, #208]
  402478:	ldr	x0, [sp, #232]
  40247c:	udiv	x0, x1, x0
  402480:	ldr	x1, [sp, #232]
  402484:	mul	x0, x1, x0
  402488:	str	x0, [sp, #208]
  40248c:	ldr	x0, [sp, #208]
  402490:	mov	w3, #0x4                   	// #4
  402494:	mov	x2, x0
  402498:	ldr	x1, [sp, #272]
  40249c:	ldr	w0, [sp, #60]
  4024a0:	bl	401520 <posix_fadvise@plt>
  4024a4:	ldr	x1, [sp, #272]
  4024a8:	ldr	x0, [sp, #208]
  4024ac:	add	x0, x1, x0
  4024b0:	str	x0, [sp, #272]
  4024b4:	ldr	x1, [sp, #256]
  4024b8:	ldr	x0, [sp, #248]
  4024bc:	add	x0, x1, x0
  4024c0:	str	x0, [sp, #256]
  4024c4:	ldr	x1, [sp, #256]
  4024c8:	ldr	x0, [sp, #264]
  4024cc:	cmp	x1, x0
  4024d0:	b.lt	402328 <ferror@plt+0xc68>  // b.tstop
  4024d4:	b	4024dc <ferror@plt+0xe1c>
  4024d8:	nop
  4024dc:	ldr	x0, [sp, #288]
  4024e0:	cmp	x0, #0x0
  4024e4:	b.eq	40250c <ferror@plt+0xe4c>  // b.none
  4024e8:	ldr	x3, [sp, #288]
  4024ec:	ldr	x2, [sp, #296]
  4024f0:	mov	w1, #0x3                   	// #3
  4024f4:	ldr	w0, [sp, #60]
  4024f8:	bl	401fd4 <ferror@plt+0x914>
  4024fc:	ldr	x0, [sp, #288]
  402500:	ldr	x1, [sp, #280]
  402504:	add	x0, x1, x0
  402508:	str	x0, [sp, #280]
  40250c:	ldr	x0, [sp, #256]
  402510:	str	x0, [sp, #48]
  402514:	ldr	x0, [sp, #240]
  402518:	cmp	x0, #0x0
  40251c:	b.eq	402274 <ferror@plt+0xbb4>  // b.none
  402520:	ldr	x1, [sp, #48]
  402524:	ldr	x0, [sp, #240]
  402528:	cmp	x1, x0
  40252c:	b.lt	402274 <ferror@plt+0xbb4>  // b.tstop
  402530:	ldr	x0, [sp, #216]
  402534:	bl	401590 <free@plt>
  402538:	adrp	x0, 417000 <ferror@plt+0x15940>
  40253c:	add	x0, x0, #0x220
  402540:	ldr	w0, [x0]
  402544:	cmp	w0, #0x0
  402548:	b.eq	4025a0 <ferror@plt+0xee0>  // b.none
  40254c:	ldr	x1, [sp, #280]
  402550:	mov	w0, #0x3                   	// #3
  402554:	bl	404348 <ferror@plt+0x2c88>
  402558:	str	x0, [sp, #200]
  40255c:	adrp	x0, 417000 <ferror@plt+0x15940>
  402560:	add	x0, x0, #0x208
  402564:	ldr	x19, [x0]
  402568:	adrp	x0, 405000 <ferror@plt+0x3940>
  40256c:	add	x0, x0, #0xc08
  402570:	bl	401680 <gettext@plt>
  402574:	mov	x1, x0
  402578:	adrp	x0, 417000 <ferror@plt+0x15940>
  40257c:	add	x0, x0, #0x228
  402580:	ldr	x0, [x0]
  402584:	ldr	x4, [sp, #280]
  402588:	ldr	x3, [sp, #200]
  40258c:	mov	x2, x0
  402590:	mov	x0, x19
  402594:	bl	401690 <fprintf@plt>
  402598:	ldr	x0, [sp, #200]
  40259c:	bl	401590 <free@plt>
  4025a0:	nop
  4025a4:	ldr	x19, [sp, #16]
  4025a8:	ldp	x29, x30, [sp], #304
  4025ac:	ret
  4025b0:	stp	x29, x30, [sp, #-112]!
  4025b4:	mov	x29, sp
  4025b8:	str	x19, [sp, #16]
  4025bc:	str	w0, [sp, #44]
  4025c0:	str	x1, [sp, #32]
  4025c4:	str	wzr, [sp, #108]
  4025c8:	str	wzr, [sp, #104]
  4025cc:	str	wzr, [sp, #100]
  4025d0:	mov	x0, #0xfffffffffffffffe    	// #-2
  4025d4:	str	x0, [sp, #88]
  4025d8:	str	xzr, [sp, #80]
  4025dc:	stp	xzr, xzr, [sp, #56]
  4025e0:	adrp	x0, 405000 <ferror@plt+0x3940>
  4025e4:	add	x1, x0, #0xc38
  4025e8:	mov	w0, #0x6                   	// #6
  4025ec:	bl	4016b0 <setlocale@plt>
  4025f0:	adrp	x0, 405000 <ferror@plt+0x3940>
  4025f4:	add	x1, x0, #0xc40
  4025f8:	adrp	x0, 405000 <ferror@plt+0x3940>
  4025fc:	add	x0, x0, #0xc58
  402600:	bl	401480 <bindtextdomain@plt>
  402604:	adrp	x0, 405000 <ferror@plt+0x3940>
  402608:	add	x0, x0, #0xc58
  40260c:	bl	401530 <textdomain@plt>
  402610:	bl	4019dc <ferror@plt+0x31c>
  402614:	b	40286c <ferror@plt+0x11ac>
  402618:	add	x0, sp, #0x38
  40261c:	mov	x3, x0
  402620:	adrp	x0, 405000 <ferror@plt+0x3940>
  402624:	add	x2, x0, #0xfb8
  402628:	adrp	x0, 405000 <ferror@plt+0x3940>
  40262c:	add	x1, x0, #0xe18
  402630:	ldr	w0, [sp, #76]
  402634:	bl	401b70 <ferror@plt+0x4b0>
  402638:	ldr	w0, [sp, #76]
  40263c:	cmp	w0, #0x7a
  402640:	b.eq	4027bc <ferror@plt+0x10fc>  // b.none
  402644:	ldr	w0, [sp, #76]
  402648:	cmp	w0, #0x7a
  40264c:	b.gt	402830 <ferror@plt+0x1170>
  402650:	ldr	w0, [sp, #76]
  402654:	cmp	w0, #0x78
  402658:	b.eq	4027cc <ferror@plt+0x110c>  // b.none
  40265c:	ldr	w0, [sp, #76]
  402660:	cmp	w0, #0x78
  402664:	b.gt	402830 <ferror@plt+0x1170>
  402668:	ldr	w0, [sp, #76]
  40266c:	cmp	w0, #0x76
  402670:	b.eq	4027d8 <ferror@plt+0x1118>  // b.none
  402674:	ldr	w0, [sp, #76]
  402678:	cmp	w0, #0x76
  40267c:	b.gt	402830 <ferror@plt+0x1170>
  402680:	ldr	w0, [sp, #76]
  402684:	cmp	w0, #0x70
  402688:	b.eq	4027ac <ferror@plt+0x10ec>  // b.none
  40268c:	ldr	w0, [sp, #76]
  402690:	cmp	w0, #0x70
  402694:	b.gt	402830 <ferror@plt+0x1170>
  402698:	ldr	w0, [sp, #76]
  40269c:	cmp	w0, #0x6f
  4026a0:	b.eq	402794 <ferror@plt+0x10d4>  // b.none
  4026a4:	ldr	w0, [sp, #76]
  4026a8:	cmp	w0, #0x6f
  4026ac:	b.gt	402830 <ferror@plt+0x1170>
  4026b0:	ldr	w0, [sp, #76]
  4026b4:	cmp	w0, #0x6e
  4026b8:	b.eq	402784 <ferror@plt+0x10c4>  // b.none
  4026bc:	ldr	w0, [sp, #76]
  4026c0:	cmp	w0, #0x6e
  4026c4:	b.gt	402830 <ferror@plt+0x1170>
  4026c8:	ldr	w0, [sp, #76]
  4026cc:	cmp	w0, #0x6c
  4026d0:	b.eq	40276c <ferror@plt+0x10ac>  // b.none
  4026d4:	ldr	w0, [sp, #76]
  4026d8:	cmp	w0, #0x6c
  4026dc:	b.gt	402830 <ferror@plt+0x1170>
  4026e0:	ldr	w0, [sp, #76]
  4026e4:	cmp	w0, #0x69
  4026e8:	b.eq	40275c <ferror@plt+0x109c>  // b.none
  4026ec:	ldr	w0, [sp, #76]
  4026f0:	cmp	w0, #0x69
  4026f4:	b.gt	402830 <ferror@plt+0x1170>
  4026f8:	ldr	w0, [sp, #76]
  4026fc:	cmp	w0, #0x68
  402700:	b.eq	4027f8 <ferror@plt+0x1138>  // b.none
  402704:	ldr	w0, [sp, #76]
  402708:	cmp	w0, #0x68
  40270c:	b.gt	402830 <ferror@plt+0x1170>
  402710:	ldr	w0, [sp, #76]
  402714:	cmp	w0, #0x64
  402718:	b.eq	402750 <ferror@plt+0x1090>  // b.none
  40271c:	ldr	w0, [sp, #76]
  402720:	cmp	w0, #0x64
  402724:	b.gt	402830 <ferror@plt+0x1170>
  402728:	ldr	w0, [sp, #76]
  40272c:	cmp	w0, #0x56
  402730:	b.eq	4027fc <ferror@plt+0x113c>  // b.none
  402734:	ldr	w0, [sp, #76]
  402738:	cmp	w0, #0x63
  40273c:	b.ne	402830 <ferror@plt+0x1170>  // b.any
  402740:	ldr	w0, [sp, #108]
  402744:	orr	w0, w0, #0x8
  402748:	str	w0, [sp, #108]
  40274c:	b	40286c <ferror@plt+0x11ac>
  402750:	mov	w0, #0x1                   	// #1
  402754:	str	w0, [sp, #104]
  402758:	b	40286c <ferror@plt+0x11ac>
  40275c:	ldr	w0, [sp, #108]
  402760:	orr	w0, w0, #0x20
  402764:	str	w0, [sp, #108]
  402768:	b	40286c <ferror@plt+0x11ac>
  40276c:	adrp	x0, 417000 <ferror@plt+0x15940>
  402770:	add	x0, x0, #0x1f8
  402774:	ldr	x0, [x0]
  402778:	bl	401f9c <ferror@plt+0x8dc>
  40277c:	str	x0, [sp, #88]
  402780:	b	40286c <ferror@plt+0x11ac>
  402784:	ldr	w0, [sp, #108]
  402788:	orr	w0, w0, #0x1
  40278c:	str	w0, [sp, #108]
  402790:	b	40286c <ferror@plt+0x11ac>
  402794:	adrp	x0, 417000 <ferror@plt+0x15940>
  402798:	add	x0, x0, #0x1f8
  40279c:	ldr	x0, [x0]
  4027a0:	bl	401f9c <ferror@plt+0x8dc>
  4027a4:	str	x0, [sp, #80]
  4027a8:	b	40286c <ferror@plt+0x11ac>
  4027ac:	ldr	w0, [sp, #108]
  4027b0:	orr	w0, w0, #0x3
  4027b4:	str	w0, [sp, #108]
  4027b8:	b	40286c <ferror@plt+0x11ac>
  4027bc:	ldr	w0, [sp, #108]
  4027c0:	orr	w0, w0, #0x10
  4027c4:	str	w0, [sp, #108]
  4027c8:	b	40286c <ferror@plt+0x11ac>
  4027cc:	mov	w0, #0x1                   	// #1
  4027d0:	str	w0, [sp, #100]
  4027d4:	b	40286c <ferror@plt+0x11ac>
  4027d8:	adrp	x0, 417000 <ferror@plt+0x15940>
  4027dc:	add	x0, x0, #0x220
  4027e0:	ldr	w0, [x0]
  4027e4:	add	w1, w0, #0x1
  4027e8:	adrp	x0, 417000 <ferror@plt+0x15940>
  4027ec:	add	x0, x0, #0x220
  4027f0:	str	w1, [x0]
  4027f4:	b	40286c <ferror@plt+0x11ac>
  4027f8:	bl	401dd4 <ferror@plt+0x714>
  4027fc:	adrp	x0, 405000 <ferror@plt+0x3940>
  402800:	add	x0, x0, #0xc68
  402804:	bl	401680 <gettext@plt>
  402808:	mov	x3, x0
  40280c:	adrp	x0, 417000 <ferror@plt+0x15940>
  402810:	add	x0, x0, #0x210
  402814:	ldr	x1, [x0]
  402818:	adrp	x0, 405000 <ferror@plt+0x3940>
  40281c:	add	x2, x0, #0xc78
  402820:	mov	x0, x3
  402824:	bl	401650 <printf@plt>
  402828:	mov	w0, #0x0                   	// #0
  40282c:	bl	401390 <exit@plt>
  402830:	adrp	x0, 417000 <ferror@plt+0x15940>
  402834:	add	x0, x0, #0x1f0
  402838:	ldr	x19, [x0]
  40283c:	adrp	x0, 405000 <ferror@plt+0x3940>
  402840:	add	x0, x0, #0xc90
  402844:	bl	401680 <gettext@plt>
  402848:	mov	x1, x0
  40284c:	adrp	x0, 417000 <ferror@plt+0x15940>
  402850:	add	x0, x0, #0x210
  402854:	ldr	x0, [x0]
  402858:	mov	x2, x0
  40285c:	mov	x0, x19
  402860:	bl	401690 <fprintf@plt>
  402864:	mov	w0, #0x1                   	// #1
  402868:	bl	401390 <exit@plt>
  40286c:	mov	x4, #0x0                   	// #0
  402870:	adrp	x0, 405000 <ferror@plt+0x3940>
  402874:	add	x3, x0, #0xe18
  402878:	adrp	x0, 405000 <ferror@plt+0x3940>
  40287c:	add	x2, x0, #0xcb8
  402880:	ldr	x1, [sp, #32]
  402884:	ldr	w0, [sp, #44]
  402888:	bl	401540 <getopt_long@plt>
  40288c:	str	w0, [sp, #76]
  402890:	ldr	w0, [sp, #76]
  402894:	cmn	w0, #0x1
  402898:	b.ne	402618 <ferror@plt+0xf58>  // b.any
  40289c:	adrp	x0, 417000 <ferror@plt+0x15940>
  4028a0:	add	x0, x0, #0x200
  4028a4:	ldr	w0, [x0]
  4028a8:	ldr	w1, [sp, #44]
  4028ac:	cmp	w1, w0
  4028b0:	b.ne	4028cc <ferror@plt+0x120c>  // b.any
  4028b4:	adrp	x0, 405000 <ferror@plt+0x3940>
  4028b8:	add	x0, x0, #0xcc8
  4028bc:	bl	401680 <gettext@plt>
  4028c0:	mov	x1, x0
  4028c4:	mov	w0, #0x1                   	// #1
  4028c8:	bl	401620 <errx@plt>
  4028cc:	adrp	x0, 417000 <ferror@plt+0x15940>
  4028d0:	add	x0, x0, #0x200
  4028d4:	ldr	w0, [x0]
  4028d8:	add	w2, w0, #0x1
  4028dc:	adrp	x1, 417000 <ferror@plt+0x15940>
  4028e0:	add	x1, x1, #0x200
  4028e4:	str	w2, [x1]
  4028e8:	sxtw	x0, w0
  4028ec:	lsl	x0, x0, #3
  4028f0:	ldr	x1, [sp, #32]
  4028f4:	add	x0, x1, x0
  4028f8:	ldr	x1, [x0]
  4028fc:	adrp	x0, 417000 <ferror@plt+0x15940>
  402900:	add	x0, x0, #0x228
  402904:	str	x1, [x0]
  402908:	adrp	x0, 417000 <ferror@plt+0x15940>
  40290c:	add	x0, x0, #0x200
  402910:	ldr	w0, [x0]
  402914:	ldr	w1, [sp, #44]
  402918:	cmp	w1, w0
  40291c:	b.eq	402938 <ferror@plt+0x1278>  // b.none
  402920:	adrp	x0, 405000 <ferror@plt+0x3940>
  402924:	add	x0, x0, #0xce0
  402928:	bl	401680 <gettext@plt>
  40292c:	mov	x1, x0
  402930:	mov	w0, #0x1                   	// #1
  402934:	bl	401620 <errx@plt>
  402938:	ldr	w0, [sp, #104]
  40293c:	cmp	w0, #0x0
  402940:	b.eq	402978 <ferror@plt+0x12b8>  // b.none
  402944:	ldr	x0, [sp, #88]
  402948:	cmn	x0, #0x2
  40294c:	b.ne	402954 <ferror@plt+0x1294>  // b.any
  402950:	str	xzr, [sp, #88]
  402954:	ldr	x0, [sp, #88]
  402958:	cmp	x0, #0x0
  40295c:	b.ge	4029c0 <ferror@plt+0x1300>  // b.tcont
  402960:	adrp	x0, 405000 <ferror@plt+0x3940>
  402964:	add	x0, x0, #0xd00
  402968:	bl	401680 <gettext@plt>
  40296c:	mov	x1, x0
  402970:	mov	w0, #0x1                   	// #1
  402974:	bl	401620 <errx@plt>
  402978:	ldr	x0, [sp, #88]
  40297c:	cmn	x0, #0x2
  402980:	b.ne	40299c <ferror@plt+0x12dc>  // b.any
  402984:	adrp	x0, 405000 <ferror@plt+0x3940>
  402988:	add	x0, x0, #0xd20
  40298c:	bl	401680 <gettext@plt>
  402990:	mov	x1, x0
  402994:	mov	w0, #0x1                   	// #1
  402998:	bl	401620 <errx@plt>
  40299c:	ldr	x0, [sp, #88]
  4029a0:	cmp	x0, #0x0
  4029a4:	b.gt	4029c0 <ferror@plt+0x1300>
  4029a8:	adrp	x0, 405000 <ferror@plt+0x3940>
  4029ac:	add	x0, x0, #0xd00
  4029b0:	bl	401680 <gettext@plt>
  4029b4:	mov	x1, x0
  4029b8:	mov	w0, #0x1                   	// #1
  4029bc:	bl	401620 <errx@plt>
  4029c0:	ldr	x0, [sp, #80]
  4029c4:	cmp	x0, #0x0
  4029c8:	b.ge	4029e4 <ferror@plt+0x1324>  // b.tcont
  4029cc:	adrp	x0, 405000 <ferror@plt+0x3940>
  4029d0:	add	x0, x0, #0xd40
  4029d4:	bl	401680 <gettext@plt>
  4029d8:	mov	x1, x0
  4029dc:	mov	w0, #0x1                   	// #1
  4029e0:	bl	401620 <errx@plt>
  4029e4:	adrp	x0, 417000 <ferror@plt+0x15940>
  4029e8:	add	x0, x0, #0x228
  4029ec:	ldr	x3, [x0]
  4029f0:	ldr	w0, [sp, #104]
  4029f4:	cmp	w0, #0x0
  4029f8:	b.ne	402a10 <ferror@plt+0x1350>  // b.any
  4029fc:	ldr	w0, [sp, #108]
  402a00:	cmp	w0, #0x0
  402a04:	b.ne	402a10 <ferror@plt+0x1350>  // b.any
  402a08:	mov	w0, #0x42                  	// #66
  402a0c:	b	402a14 <ferror@plt+0x1354>
  402a10:	mov	w0, #0x2                   	// #2
  402a14:	mov	w2, #0x1b6                 	// #438
  402a18:	mov	w1, w0
  402a1c:	mov	x0, x3
  402a20:	bl	401460 <open@plt>
  402a24:	str	w0, [sp, #72]
  402a28:	ldr	w0, [sp, #72]
  402a2c:	cmp	w0, #0x0
  402a30:	b.ge	402a5c <ferror@plt+0x139c>  // b.tcont
  402a34:	adrp	x0, 405000 <ferror@plt+0x3940>
  402a38:	add	x0, x0, #0xd60
  402a3c:	bl	401680 <gettext@plt>
  402a40:	mov	x1, x0
  402a44:	adrp	x0, 417000 <ferror@plt+0x15940>
  402a48:	add	x0, x0, #0x228
  402a4c:	ldr	x0, [x0]
  402a50:	mov	x2, x0
  402a54:	mov	w0, #0x1                   	// #1
  402a58:	bl	4016a0 <err@plt>
  402a5c:	ldr	w0, [sp, #104]
  402a60:	cmp	w0, #0x0
  402a64:	b.eq	402a7c <ferror@plt+0x13bc>  // b.none
  402a68:	ldr	x2, [sp, #88]
  402a6c:	ldr	x1, [sp, #80]
  402a70:	ldr	w0, [sp, #72]
  402a74:	bl	402174 <ferror@plt+0xab4>
  402a78:	b	402ab0 <ferror@plt+0x13f0>
  402a7c:	ldr	w0, [sp, #100]
  402a80:	cmp	w0, #0x0
  402a84:	b.eq	402a9c <ferror@plt+0x13dc>  // b.none
  402a88:	ldr	x2, [sp, #88]
  402a8c:	ldr	x1, [sp, #80]
  402a90:	ldr	w0, [sp, #72]
  402a94:	bl	40206c <ferror@plt+0x9ac>
  402a98:	b	402ab0 <ferror@plt+0x13f0>
  402a9c:	ldr	x3, [sp, #88]
  402aa0:	ldr	x2, [sp, #80]
  402aa4:	ldr	w1, [sp, #108]
  402aa8:	ldr	w0, [sp, #72]
  402aac:	bl	401fd4 <ferror@plt+0x914>
  402ab0:	ldr	w0, [sp, #72]
  402ab4:	bl	4019fc <ferror@plt+0x33c>
  402ab8:	cmp	w0, #0x0
  402abc:	b.eq	402ae8 <ferror@plt+0x1428>  // b.none
  402ac0:	adrp	x0, 405000 <ferror@plt+0x3940>
  402ac4:	add	x0, x0, #0xd70
  402ac8:	bl	401680 <gettext@plt>
  402acc:	mov	x1, x0
  402ad0:	adrp	x0, 417000 <ferror@plt+0x15940>
  402ad4:	add	x0, x0, #0x228
  402ad8:	ldr	x0, [x0]
  402adc:	mov	x2, x0
  402ae0:	mov	w0, #0x1                   	// #1
  402ae4:	bl	4016a0 <err@plt>
  402ae8:	mov	w0, #0x0                   	// #0
  402aec:	ldr	x19, [sp, #16]
  402af0:	ldp	x29, x30, [sp], #112
  402af4:	ret
  402af8:	sub	sp, sp, #0x10
  402afc:	str	w0, [sp, #12]
  402b00:	adrp	x0, 417000 <ferror@plt+0x15940>
  402b04:	add	x0, x0, #0x1d8
  402b08:	ldr	w1, [sp, #12]
  402b0c:	str	w1, [x0]
  402b10:	nop
  402b14:	add	sp, sp, #0x10
  402b18:	ret
  402b1c:	sub	sp, sp, #0x10
  402b20:	str	x0, [sp, #8]
  402b24:	str	w1, [sp, #4]
  402b28:	str	w2, [sp]
  402b2c:	b	402b7c <ferror@plt+0x14bc>
  402b30:	ldr	x0, [sp, #8]
  402b34:	ldr	x1, [x0]
  402b38:	ldrsw	x0, [sp, #4]
  402b3c:	mov	x2, #0x0                   	// #0
  402b40:	umulh	x0, x1, x0
  402b44:	cmp	x0, #0x0
  402b48:	b.eq	402b50 <ferror@plt+0x1490>  // b.none
  402b4c:	mov	x2, #0x1                   	// #1
  402b50:	mov	x0, x2
  402b54:	cmp	x0, #0x0
  402b58:	b.eq	402b64 <ferror@plt+0x14a4>  // b.none
  402b5c:	mov	w0, #0xffffffde            	// #-34
  402b60:	b	402b94 <ferror@plt+0x14d4>
  402b64:	ldr	x0, [sp, #8]
  402b68:	ldr	x1, [x0]
  402b6c:	ldrsw	x0, [sp, #4]
  402b70:	mul	x1, x1, x0
  402b74:	ldr	x0, [sp, #8]
  402b78:	str	x1, [x0]
  402b7c:	ldr	w0, [sp]
  402b80:	sub	w1, w0, #0x1
  402b84:	str	w1, [sp]
  402b88:	cmp	w0, #0x0
  402b8c:	b.ne	402b30 <ferror@plt+0x1470>  // b.any
  402b90:	mov	w0, #0x0                   	// #0
  402b94:	add	sp, sp, #0x10
  402b98:	ret
  402b9c:	stp	x29, x30, [sp, #-192]!
  402ba0:	mov	x29, sp
  402ba4:	str	x0, [sp, #40]
  402ba8:	str	x1, [sp, #32]
  402bac:	str	x2, [sp, #24]
  402bb0:	str	xzr, [sp, #176]
  402bb4:	mov	w0, #0x400                 	// #1024
  402bb8:	str	w0, [sp, #172]
  402bbc:	str	wzr, [sp, #168]
  402bc0:	str	wzr, [sp, #164]
  402bc4:	str	wzr, [sp, #160]
  402bc8:	ldr	x0, [sp, #32]
  402bcc:	str	xzr, [x0]
  402bd0:	ldr	x0, [sp, #40]
  402bd4:	cmp	x0, #0x0
  402bd8:	b.eq	402bec <ferror@plt+0x152c>  // b.none
  402bdc:	ldr	x0, [sp, #40]
  402be0:	ldrsb	w0, [x0]
  402be4:	cmp	w0, #0x0
  402be8:	b.ne	402bf8 <ferror@plt+0x1538>  // b.any
  402bec:	mov	w0, #0xffffffea            	// #-22
  402bf0:	str	w0, [sp, #168]
  402bf4:	b	4031e0 <ferror@plt+0x1b20>
  402bf8:	ldr	x0, [sp, #40]
  402bfc:	str	x0, [sp, #184]
  402c00:	b	402c10 <ferror@plt+0x1550>
  402c04:	ldr	x0, [sp, #184]
  402c08:	add	x0, x0, #0x1
  402c0c:	str	x0, [sp, #184]
  402c10:	bl	401570 <__ctype_b_loc@plt>
  402c14:	ldr	x1, [x0]
  402c18:	ldr	x0, [sp, #184]
  402c1c:	ldrsb	w0, [x0]
  402c20:	and	w0, w0, #0xff
  402c24:	and	x0, x0, #0xff
  402c28:	lsl	x0, x0, #1
  402c2c:	add	x0, x1, x0
  402c30:	ldrh	w0, [x0]
  402c34:	and	w0, w0, #0x2000
  402c38:	cmp	w0, #0x0
  402c3c:	b.ne	402c04 <ferror@plt+0x1544>  // b.any
  402c40:	ldr	x0, [sp, #184]
  402c44:	ldrsb	w0, [x0]
  402c48:	cmp	w0, #0x2d
  402c4c:	b.ne	402c5c <ferror@plt+0x159c>  // b.any
  402c50:	mov	w0, #0xffffffea            	// #-22
  402c54:	str	w0, [sp, #168]
  402c58:	b	4031e0 <ferror@plt+0x1b20>
  402c5c:	bl	401670 <__errno_location@plt>
  402c60:	str	wzr, [x0]
  402c64:	str	xzr, [sp, #72]
  402c68:	add	x0, sp, #0x48
  402c6c:	mov	w2, #0x0                   	// #0
  402c70:	mov	x1, x0
  402c74:	ldr	x0, [sp, #40]
  402c78:	bl	401500 <strtoumax@plt>
  402c7c:	str	x0, [sp, #64]
  402c80:	ldr	x0, [sp, #72]
  402c84:	ldr	x1, [sp, #40]
  402c88:	cmp	x1, x0
  402c8c:	b.eq	402cb8 <ferror@plt+0x15f8>  // b.none
  402c90:	bl	401670 <__errno_location@plt>
  402c94:	ldr	w0, [x0]
  402c98:	cmp	w0, #0x0
  402c9c:	b.eq	402ce4 <ferror@plt+0x1624>  // b.none
  402ca0:	ldr	x0, [sp, #64]
  402ca4:	cmn	x0, #0x1
  402ca8:	b.eq	402cb8 <ferror@plt+0x15f8>  // b.none
  402cac:	ldr	x0, [sp, #64]
  402cb0:	cmp	x0, #0x0
  402cb4:	b.ne	402ce4 <ferror@plt+0x1624>  // b.any
  402cb8:	bl	401670 <__errno_location@plt>
  402cbc:	ldr	w0, [x0]
  402cc0:	cmp	w0, #0x0
  402cc4:	b.eq	402cd8 <ferror@plt+0x1618>  // b.none
  402cc8:	bl	401670 <__errno_location@plt>
  402ccc:	ldr	w0, [x0]
  402cd0:	neg	w0, w0
  402cd4:	b	402cdc <ferror@plt+0x161c>
  402cd8:	mov	w0, #0xffffffea            	// #-22
  402cdc:	str	w0, [sp, #168]
  402ce0:	b	4031e0 <ferror@plt+0x1b20>
  402ce4:	ldr	x0, [sp, #72]
  402ce8:	cmp	x0, #0x0
  402cec:	b.eq	4031c8 <ferror@plt+0x1b08>  // b.none
  402cf0:	ldr	x0, [sp, #72]
  402cf4:	ldrsb	w0, [x0]
  402cf8:	cmp	w0, #0x0
  402cfc:	b.eq	4031c8 <ferror@plt+0x1b08>  // b.none
  402d00:	ldr	x0, [sp, #72]
  402d04:	str	x0, [sp, #184]
  402d08:	ldr	x0, [sp, #184]
  402d0c:	add	x0, x0, #0x1
  402d10:	ldrsb	w0, [x0]
  402d14:	cmp	w0, #0x69
  402d18:	b.ne	402d64 <ferror@plt+0x16a4>  // b.any
  402d1c:	ldr	x0, [sp, #184]
  402d20:	add	x0, x0, #0x2
  402d24:	ldrsb	w0, [x0]
  402d28:	cmp	w0, #0x42
  402d2c:	b.eq	402d44 <ferror@plt+0x1684>  // b.none
  402d30:	ldr	x0, [sp, #184]
  402d34:	add	x0, x0, #0x2
  402d38:	ldrsb	w0, [x0]
  402d3c:	cmp	w0, #0x62
  402d40:	b.ne	402d64 <ferror@plt+0x16a4>  // b.any
  402d44:	ldr	x0, [sp, #184]
  402d48:	add	x0, x0, #0x3
  402d4c:	ldrsb	w0, [x0]
  402d50:	cmp	w0, #0x0
  402d54:	b.ne	402d64 <ferror@plt+0x16a4>  // b.any
  402d58:	mov	w0, #0x400                 	// #1024
  402d5c:	str	w0, [sp, #172]
  402d60:	b	402f9c <ferror@plt+0x18dc>
  402d64:	ldr	x0, [sp, #184]
  402d68:	add	x0, x0, #0x1
  402d6c:	ldrsb	w0, [x0]
  402d70:	cmp	w0, #0x42
  402d74:	b.eq	402d8c <ferror@plt+0x16cc>  // b.none
  402d78:	ldr	x0, [sp, #184]
  402d7c:	add	x0, x0, #0x1
  402d80:	ldrsb	w0, [x0]
  402d84:	cmp	w0, #0x62
  402d88:	b.ne	402dac <ferror@plt+0x16ec>  // b.any
  402d8c:	ldr	x0, [sp, #184]
  402d90:	add	x0, x0, #0x2
  402d94:	ldrsb	w0, [x0]
  402d98:	cmp	w0, #0x0
  402d9c:	b.ne	402dac <ferror@plt+0x16ec>  // b.any
  402da0:	mov	w0, #0x3e8                 	// #1000
  402da4:	str	w0, [sp, #172]
  402da8:	b	402f9c <ferror@plt+0x18dc>
  402dac:	ldr	x0, [sp, #184]
  402db0:	add	x0, x0, #0x1
  402db4:	ldrsb	w0, [x0]
  402db8:	cmp	w0, #0x0
  402dbc:	b.eq	402f9c <ferror@plt+0x18dc>  // b.none
  402dc0:	bl	401420 <localeconv@plt>
  402dc4:	str	x0, [sp, #128]
  402dc8:	ldr	x0, [sp, #128]
  402dcc:	cmp	x0, #0x0
  402dd0:	b.eq	402de0 <ferror@plt+0x1720>  // b.none
  402dd4:	ldr	x0, [sp, #128]
  402dd8:	ldr	x0, [x0]
  402ddc:	b	402de4 <ferror@plt+0x1724>
  402de0:	mov	x0, #0x0                   	// #0
  402de4:	str	x0, [sp, #120]
  402de8:	ldr	x0, [sp, #120]
  402dec:	cmp	x0, #0x0
  402df0:	b.eq	402e00 <ferror@plt+0x1740>  // b.none
  402df4:	ldr	x0, [sp, #120]
  402df8:	bl	401370 <strlen@plt>
  402dfc:	b	402e04 <ferror@plt+0x1744>
  402e00:	mov	x0, #0x0                   	// #0
  402e04:	str	x0, [sp, #112]
  402e08:	ldr	x0, [sp, #176]
  402e0c:	cmp	x0, #0x0
  402e10:	b.ne	402f90 <ferror@plt+0x18d0>  // b.any
  402e14:	ldr	x0, [sp, #184]
  402e18:	ldrsb	w0, [x0]
  402e1c:	cmp	w0, #0x0
  402e20:	b.eq	402f90 <ferror@plt+0x18d0>  // b.none
  402e24:	ldr	x0, [sp, #120]
  402e28:	cmp	x0, #0x0
  402e2c:	b.eq	402f90 <ferror@plt+0x18d0>  // b.none
  402e30:	ldr	x2, [sp, #112]
  402e34:	ldr	x1, [sp, #184]
  402e38:	ldr	x0, [sp, #120]
  402e3c:	bl	401470 <strncmp@plt>
  402e40:	cmp	w0, #0x0
  402e44:	b.ne	402f90 <ferror@plt+0x18d0>  // b.any
  402e48:	ldr	x1, [sp, #184]
  402e4c:	ldr	x0, [sp, #112]
  402e50:	add	x0, x1, x0
  402e54:	str	x0, [sp, #104]
  402e58:	ldr	x0, [sp, #104]
  402e5c:	str	x0, [sp, #184]
  402e60:	b	402e7c <ferror@plt+0x17bc>
  402e64:	ldr	w0, [sp, #160]
  402e68:	add	w0, w0, #0x1
  402e6c:	str	w0, [sp, #160]
  402e70:	ldr	x0, [sp, #184]
  402e74:	add	x0, x0, #0x1
  402e78:	str	x0, [sp, #184]
  402e7c:	ldr	x0, [sp, #184]
  402e80:	ldrsb	w0, [x0]
  402e84:	cmp	w0, #0x30
  402e88:	b.eq	402e64 <ferror@plt+0x17a4>  // b.none
  402e8c:	ldr	x0, [sp, #184]
  402e90:	str	x0, [sp, #104]
  402e94:	bl	401570 <__ctype_b_loc@plt>
  402e98:	ldr	x1, [x0]
  402e9c:	ldr	x0, [sp, #104]
  402ea0:	ldrsb	w0, [x0]
  402ea4:	sxtb	x0, w0
  402ea8:	lsl	x0, x0, #1
  402eac:	add	x0, x1, x0
  402eb0:	ldrh	w0, [x0]
  402eb4:	and	w0, w0, #0x800
  402eb8:	cmp	w0, #0x0
  402ebc:	b.eq	402f48 <ferror@plt+0x1888>  // b.none
  402ec0:	bl	401670 <__errno_location@plt>
  402ec4:	str	wzr, [x0]
  402ec8:	str	xzr, [sp, #72]
  402ecc:	add	x0, sp, #0x48
  402ed0:	mov	w2, #0x0                   	// #0
  402ed4:	mov	x1, x0
  402ed8:	ldr	x0, [sp, #104]
  402edc:	bl	401500 <strtoumax@plt>
  402ee0:	str	x0, [sp, #176]
  402ee4:	ldr	x0, [sp, #72]
  402ee8:	ldr	x1, [sp, #104]
  402eec:	cmp	x1, x0
  402ef0:	b.eq	402f1c <ferror@plt+0x185c>  // b.none
  402ef4:	bl	401670 <__errno_location@plt>
  402ef8:	ldr	w0, [x0]
  402efc:	cmp	w0, #0x0
  402f00:	b.eq	402f50 <ferror@plt+0x1890>  // b.none
  402f04:	ldr	x0, [sp, #176]
  402f08:	cmn	x0, #0x1
  402f0c:	b.eq	402f1c <ferror@plt+0x185c>  // b.none
  402f10:	ldr	x0, [sp, #176]
  402f14:	cmp	x0, #0x0
  402f18:	b.ne	402f50 <ferror@plt+0x1890>  // b.any
  402f1c:	bl	401670 <__errno_location@plt>
  402f20:	ldr	w0, [x0]
  402f24:	cmp	w0, #0x0
  402f28:	b.eq	402f3c <ferror@plt+0x187c>  // b.none
  402f2c:	bl	401670 <__errno_location@plt>
  402f30:	ldr	w0, [x0]
  402f34:	neg	w0, w0
  402f38:	b	402f40 <ferror@plt+0x1880>
  402f3c:	mov	w0, #0xffffffea            	// #-22
  402f40:	str	w0, [sp, #168]
  402f44:	b	4031e0 <ferror@plt+0x1b20>
  402f48:	ldr	x0, [sp, #184]
  402f4c:	str	x0, [sp, #72]
  402f50:	ldr	x0, [sp, #176]
  402f54:	cmp	x0, #0x0
  402f58:	b.eq	402f84 <ferror@plt+0x18c4>  // b.none
  402f5c:	ldr	x0, [sp, #72]
  402f60:	cmp	x0, #0x0
  402f64:	b.eq	402f78 <ferror@plt+0x18b8>  // b.none
  402f68:	ldr	x0, [sp, #72]
  402f6c:	ldrsb	w0, [x0]
  402f70:	cmp	w0, #0x0
  402f74:	b.ne	402f84 <ferror@plt+0x18c4>  // b.any
  402f78:	mov	w0, #0xffffffea            	// #-22
  402f7c:	str	w0, [sp, #168]
  402f80:	b	4031e0 <ferror@plt+0x1b20>
  402f84:	ldr	x0, [sp, #72]
  402f88:	str	x0, [sp, #184]
  402f8c:	b	402d08 <ferror@plt+0x1648>
  402f90:	mov	w0, #0xffffffea            	// #-22
  402f94:	str	w0, [sp, #168]
  402f98:	b	4031e0 <ferror@plt+0x1b20>
  402f9c:	adrp	x0, 417000 <ferror@plt+0x15940>
  402fa0:	add	x0, x0, #0x1e0
  402fa4:	ldr	x2, [x0]
  402fa8:	ldr	x0, [sp, #184]
  402fac:	ldrsb	w0, [x0]
  402fb0:	mov	w1, w0
  402fb4:	mov	x0, x2
  402fb8:	bl	4015d0 <strchr@plt>
  402fbc:	str	x0, [sp, #96]
  402fc0:	ldr	x0, [sp, #96]
  402fc4:	cmp	x0, #0x0
  402fc8:	b.eq	402fec <ferror@plt+0x192c>  // b.none
  402fcc:	adrp	x0, 417000 <ferror@plt+0x15940>
  402fd0:	add	x0, x0, #0x1e0
  402fd4:	ldr	x0, [x0]
  402fd8:	ldr	x1, [sp, #96]
  402fdc:	sub	x0, x1, x0
  402fe0:	add	w0, w0, #0x1
  402fe4:	str	w0, [sp, #164]
  402fe8:	b	403048 <ferror@plt+0x1988>
  402fec:	adrp	x0, 417000 <ferror@plt+0x15940>
  402ff0:	add	x0, x0, #0x1e8
  402ff4:	ldr	x2, [x0]
  402ff8:	ldr	x0, [sp, #184]
  402ffc:	ldrsb	w0, [x0]
  403000:	mov	w1, w0
  403004:	mov	x0, x2
  403008:	bl	4015d0 <strchr@plt>
  40300c:	str	x0, [sp, #96]
  403010:	ldr	x0, [sp, #96]
  403014:	cmp	x0, #0x0
  403018:	b.eq	40303c <ferror@plt+0x197c>  // b.none
  40301c:	adrp	x0, 417000 <ferror@plt+0x15940>
  403020:	add	x0, x0, #0x1e8
  403024:	ldr	x0, [x0]
  403028:	ldr	x1, [sp, #96]
  40302c:	sub	x0, x1, x0
  403030:	add	w0, w0, #0x1
  403034:	str	w0, [sp, #164]
  403038:	b	403048 <ferror@plt+0x1988>
  40303c:	mov	w0, #0xffffffea            	// #-22
  403040:	str	w0, [sp, #168]
  403044:	b	4031e0 <ferror@plt+0x1b20>
  403048:	add	x0, sp, #0x40
  40304c:	ldr	w2, [sp, #164]
  403050:	ldr	w1, [sp, #172]
  403054:	bl	402b1c <ferror@plt+0x145c>
  403058:	str	w0, [sp, #168]
  40305c:	ldr	x0, [sp, #24]
  403060:	cmp	x0, #0x0
  403064:	b.eq	403074 <ferror@plt+0x19b4>  // b.none
  403068:	ldr	x0, [sp, #24]
  40306c:	ldr	w1, [sp, #164]
  403070:	str	w1, [x0]
  403074:	ldr	x0, [sp, #176]
  403078:	cmp	x0, #0x0
  40307c:	b.eq	4031d0 <ferror@plt+0x1b10>  // b.none
  403080:	ldr	w0, [sp, #164]
  403084:	cmp	w0, #0x0
  403088:	b.eq	4031d0 <ferror@plt+0x1b10>  // b.none
  40308c:	mov	x0, #0xa                   	// #10
  403090:	str	x0, [sp, #144]
  403094:	mov	x0, #0x1                   	// #1
  403098:	str	x0, [sp, #136]
  40309c:	mov	x0, #0x1                   	// #1
  4030a0:	str	x0, [sp, #56]
  4030a4:	add	x0, sp, #0x38
  4030a8:	ldr	w2, [sp, #164]
  4030ac:	ldr	w1, [sp, #172]
  4030b0:	bl	402b1c <ferror@plt+0x145c>
  4030b4:	b	4030d0 <ferror@plt+0x1a10>
  4030b8:	ldr	x1, [sp, #144]
  4030bc:	mov	x0, x1
  4030c0:	lsl	x0, x0, #2
  4030c4:	add	x0, x0, x1
  4030c8:	lsl	x0, x0, #1
  4030cc:	str	x0, [sp, #144]
  4030d0:	ldr	x1, [sp, #144]
  4030d4:	ldr	x0, [sp, #176]
  4030d8:	cmp	x1, x0
  4030dc:	b.cc	4030b8 <ferror@plt+0x19f8>  // b.lo, b.ul, b.last
  4030e0:	str	wzr, [sp, #156]
  4030e4:	b	40310c <ferror@plt+0x1a4c>
  4030e8:	ldr	x1, [sp, #144]
  4030ec:	mov	x0, x1
  4030f0:	lsl	x0, x0, #2
  4030f4:	add	x0, x0, x1
  4030f8:	lsl	x0, x0, #1
  4030fc:	str	x0, [sp, #144]
  403100:	ldr	w0, [sp, #156]
  403104:	add	w0, w0, #0x1
  403108:	str	w0, [sp, #156]
  40310c:	ldr	w1, [sp, #156]
  403110:	ldr	w0, [sp, #160]
  403114:	cmp	w1, w0
  403118:	b.lt	4030e8 <ferror@plt+0x1a28>  // b.tstop
  40311c:	ldr	x2, [sp, #176]
  403120:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403124:	movk	x0, #0xcccd
  403128:	umulh	x0, x2, x0
  40312c:	lsr	x1, x0, #3
  403130:	mov	x0, x1
  403134:	lsl	x0, x0, #2
  403138:	add	x0, x0, x1
  40313c:	lsl	x0, x0, #1
  403140:	sub	x1, x2, x0
  403144:	mov	w0, w1
  403148:	str	w0, [sp, #92]
  40314c:	ldr	x1, [sp, #144]
  403150:	ldr	x0, [sp, #136]
  403154:	udiv	x0, x1, x0
  403158:	str	x0, [sp, #80]
  40315c:	ldr	x1, [sp, #176]
  403160:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403164:	movk	x0, #0xcccd
  403168:	umulh	x0, x1, x0
  40316c:	lsr	x0, x0, #3
  403170:	str	x0, [sp, #176]
  403174:	ldr	x1, [sp, #136]
  403178:	mov	x0, x1
  40317c:	lsl	x0, x0, #2
  403180:	add	x0, x0, x1
  403184:	lsl	x0, x0, #1
  403188:	str	x0, [sp, #136]
  40318c:	ldr	w0, [sp, #92]
  403190:	cmp	w0, #0x0
  403194:	b.eq	4031b8 <ferror@plt+0x1af8>  // b.none
  403198:	ldr	x1, [sp, #56]
  40319c:	ldr	w0, [sp, #92]
  4031a0:	ldr	x2, [sp, #80]
  4031a4:	udiv	x0, x2, x0
  4031a8:	udiv	x1, x1, x0
  4031ac:	ldr	x0, [sp, #64]
  4031b0:	add	x0, x1, x0
  4031b4:	str	x0, [sp, #64]
  4031b8:	ldr	x0, [sp, #176]
  4031bc:	cmp	x0, #0x0
  4031c0:	b.ne	40311c <ferror@plt+0x1a5c>  // b.any
  4031c4:	b	4031d4 <ferror@plt+0x1b14>
  4031c8:	nop
  4031cc:	b	4031d4 <ferror@plt+0x1b14>
  4031d0:	nop
  4031d4:	ldr	x1, [sp, #64]
  4031d8:	ldr	x0, [sp, #32]
  4031dc:	str	x1, [x0]
  4031e0:	ldr	w0, [sp, #168]
  4031e4:	cmp	w0, #0x0
  4031e8:	b.ge	403200 <ferror@plt+0x1b40>  // b.tcont
  4031ec:	bl	401670 <__errno_location@plt>
  4031f0:	mov	x1, x0
  4031f4:	ldr	w0, [sp, #168]
  4031f8:	neg	w0, w0
  4031fc:	str	w0, [x1]
  403200:	ldr	w0, [sp, #168]
  403204:	ldp	x29, x30, [sp], #192
  403208:	ret
  40320c:	stp	x29, x30, [sp, #-32]!
  403210:	mov	x29, sp
  403214:	str	x0, [sp, #24]
  403218:	str	x1, [sp, #16]
  40321c:	mov	x2, #0x0                   	// #0
  403220:	ldr	x1, [sp, #16]
  403224:	ldr	x0, [sp, #24]
  403228:	bl	402b9c <ferror@plt+0x14dc>
  40322c:	ldp	x29, x30, [sp], #32
  403230:	ret
  403234:	stp	x29, x30, [sp, #-48]!
  403238:	mov	x29, sp
  40323c:	str	x0, [sp, #24]
  403240:	str	x1, [sp, #16]
  403244:	ldr	x0, [sp, #24]
  403248:	str	x0, [sp, #40]
  40324c:	b	40325c <ferror@plt+0x1b9c>
  403250:	ldr	x0, [sp, #40]
  403254:	add	x0, x0, #0x1
  403258:	str	x0, [sp, #40]
  40325c:	ldr	x0, [sp, #40]
  403260:	cmp	x0, #0x0
  403264:	b.eq	4032a8 <ferror@plt+0x1be8>  // b.none
  403268:	ldr	x0, [sp, #40]
  40326c:	ldrsb	w0, [x0]
  403270:	cmp	w0, #0x0
  403274:	b.eq	4032a8 <ferror@plt+0x1be8>  // b.none
  403278:	bl	401570 <__ctype_b_loc@plt>
  40327c:	ldr	x1, [x0]
  403280:	ldr	x0, [sp, #40]
  403284:	ldrsb	w0, [x0]
  403288:	and	w0, w0, #0xff
  40328c:	and	x0, x0, #0xff
  403290:	lsl	x0, x0, #1
  403294:	add	x0, x1, x0
  403298:	ldrh	w0, [x0]
  40329c:	and	w0, w0, #0x800
  4032a0:	cmp	w0, #0x0
  4032a4:	b.ne	403250 <ferror@plt+0x1b90>  // b.any
  4032a8:	ldr	x0, [sp, #16]
  4032ac:	cmp	x0, #0x0
  4032b0:	b.eq	4032c0 <ferror@plt+0x1c00>  // b.none
  4032b4:	ldr	x0, [sp, #16]
  4032b8:	ldr	x1, [sp, #40]
  4032bc:	str	x1, [x0]
  4032c0:	ldr	x0, [sp, #40]
  4032c4:	cmp	x0, #0x0
  4032c8:	b.eq	4032f4 <ferror@plt+0x1c34>  // b.none
  4032cc:	ldr	x1, [sp, #40]
  4032d0:	ldr	x0, [sp, #24]
  4032d4:	cmp	x1, x0
  4032d8:	b.ls	4032f4 <ferror@plt+0x1c34>  // b.plast
  4032dc:	ldr	x0, [sp, #40]
  4032e0:	ldrsb	w0, [x0]
  4032e4:	cmp	w0, #0x0
  4032e8:	b.ne	4032f4 <ferror@plt+0x1c34>  // b.any
  4032ec:	mov	w0, #0x1                   	// #1
  4032f0:	b	4032f8 <ferror@plt+0x1c38>
  4032f4:	mov	w0, #0x0                   	// #0
  4032f8:	ldp	x29, x30, [sp], #48
  4032fc:	ret
  403300:	stp	x29, x30, [sp, #-48]!
  403304:	mov	x29, sp
  403308:	str	x0, [sp, #24]
  40330c:	str	x1, [sp, #16]
  403310:	ldr	x0, [sp, #24]
  403314:	str	x0, [sp, #40]
  403318:	b	403328 <ferror@plt+0x1c68>
  40331c:	ldr	x0, [sp, #40]
  403320:	add	x0, x0, #0x1
  403324:	str	x0, [sp, #40]
  403328:	ldr	x0, [sp, #40]
  40332c:	cmp	x0, #0x0
  403330:	b.eq	403374 <ferror@plt+0x1cb4>  // b.none
  403334:	ldr	x0, [sp, #40]
  403338:	ldrsb	w0, [x0]
  40333c:	cmp	w0, #0x0
  403340:	b.eq	403374 <ferror@plt+0x1cb4>  // b.none
  403344:	bl	401570 <__ctype_b_loc@plt>
  403348:	ldr	x1, [x0]
  40334c:	ldr	x0, [sp, #40]
  403350:	ldrsb	w0, [x0]
  403354:	and	w0, w0, #0xff
  403358:	and	x0, x0, #0xff
  40335c:	lsl	x0, x0, #1
  403360:	add	x0, x1, x0
  403364:	ldrh	w0, [x0]
  403368:	and	w0, w0, #0x1000
  40336c:	cmp	w0, #0x0
  403370:	b.ne	40331c <ferror@plt+0x1c5c>  // b.any
  403374:	ldr	x0, [sp, #16]
  403378:	cmp	x0, #0x0
  40337c:	b.eq	40338c <ferror@plt+0x1ccc>  // b.none
  403380:	ldr	x0, [sp, #16]
  403384:	ldr	x1, [sp, #40]
  403388:	str	x1, [x0]
  40338c:	ldr	x0, [sp, #40]
  403390:	cmp	x0, #0x0
  403394:	b.eq	4033c0 <ferror@plt+0x1d00>  // b.none
  403398:	ldr	x1, [sp, #40]
  40339c:	ldr	x0, [sp, #24]
  4033a0:	cmp	x1, x0
  4033a4:	b.ls	4033c0 <ferror@plt+0x1d00>  // b.plast
  4033a8:	ldr	x0, [sp, #40]
  4033ac:	ldrsb	w0, [x0]
  4033b0:	cmp	w0, #0x0
  4033b4:	b.ne	4033c0 <ferror@plt+0x1d00>  // b.any
  4033b8:	mov	w0, #0x1                   	// #1
  4033bc:	b	4033c4 <ferror@plt+0x1d04>
  4033c0:	mov	w0, #0x0                   	// #0
  4033c4:	ldp	x29, x30, [sp], #48
  4033c8:	ret
  4033cc:	stp	x29, x30, [sp, #-256]!
  4033d0:	mov	x29, sp
  4033d4:	str	x0, [sp, #24]
  4033d8:	str	x1, [sp, #16]
  4033dc:	str	x2, [sp, #208]
  4033e0:	str	x3, [sp, #216]
  4033e4:	str	x4, [sp, #224]
  4033e8:	str	x5, [sp, #232]
  4033ec:	str	x6, [sp, #240]
  4033f0:	str	x7, [sp, #248]
  4033f4:	str	q0, [sp, #80]
  4033f8:	str	q1, [sp, #96]
  4033fc:	str	q2, [sp, #112]
  403400:	str	q3, [sp, #128]
  403404:	str	q4, [sp, #144]
  403408:	str	q5, [sp, #160]
  40340c:	str	q6, [sp, #176]
  403410:	str	q7, [sp, #192]
  403414:	add	x0, sp, #0x100
  403418:	str	x0, [sp, #32]
  40341c:	add	x0, sp, #0x100
  403420:	str	x0, [sp, #40]
  403424:	add	x0, sp, #0xd0
  403428:	str	x0, [sp, #48]
  40342c:	mov	w0, #0xffffffd0            	// #-48
  403430:	str	w0, [sp, #56]
  403434:	mov	w0, #0xffffff80            	// #-128
  403438:	str	w0, [sp, #60]
  40343c:	ldr	w1, [sp, #56]
  403440:	ldr	x0, [sp, #32]
  403444:	cmp	w1, #0x0
  403448:	b.lt	40345c <ferror@plt+0x1d9c>  // b.tstop
  40344c:	add	x1, x0, #0xf
  403450:	and	x1, x1, #0xfffffffffffffff8
  403454:	str	x1, [sp, #32]
  403458:	b	40348c <ferror@plt+0x1dcc>
  40345c:	add	w2, w1, #0x8
  403460:	str	w2, [sp, #56]
  403464:	ldr	w2, [sp, #56]
  403468:	cmp	w2, #0x0
  40346c:	b.le	403480 <ferror@plt+0x1dc0>
  403470:	add	x1, x0, #0xf
  403474:	and	x1, x1, #0xfffffffffffffff8
  403478:	str	x1, [sp, #32]
  40347c:	b	40348c <ferror@plt+0x1dcc>
  403480:	ldr	x2, [sp, #40]
  403484:	sxtw	x0, w1
  403488:	add	x0, x2, x0
  40348c:	ldr	x0, [x0]
  403490:	str	x0, [sp, #72]
  403494:	ldr	x0, [sp, #72]
  403498:	cmp	x0, #0x0
  40349c:	b.eq	40353c <ferror@plt+0x1e7c>  // b.none
  4034a0:	ldr	w1, [sp, #56]
  4034a4:	ldr	x0, [sp, #32]
  4034a8:	cmp	w1, #0x0
  4034ac:	b.lt	4034c0 <ferror@plt+0x1e00>  // b.tstop
  4034b0:	add	x1, x0, #0xf
  4034b4:	and	x1, x1, #0xfffffffffffffff8
  4034b8:	str	x1, [sp, #32]
  4034bc:	b	4034f0 <ferror@plt+0x1e30>
  4034c0:	add	w2, w1, #0x8
  4034c4:	str	w2, [sp, #56]
  4034c8:	ldr	w2, [sp, #56]
  4034cc:	cmp	w2, #0x0
  4034d0:	b.le	4034e4 <ferror@plt+0x1e24>
  4034d4:	add	x1, x0, #0xf
  4034d8:	and	x1, x1, #0xfffffffffffffff8
  4034dc:	str	x1, [sp, #32]
  4034e0:	b	4034f0 <ferror@plt+0x1e30>
  4034e4:	ldr	x2, [sp, #40]
  4034e8:	sxtw	x0, w1
  4034ec:	add	x0, x2, x0
  4034f0:	ldr	x0, [x0]
  4034f4:	str	x0, [sp, #64]
  4034f8:	ldr	x0, [sp, #64]
  4034fc:	cmp	x0, #0x0
  403500:	b.eq	403544 <ferror@plt+0x1e84>  // b.none
  403504:	ldr	x1, [sp, #72]
  403508:	ldr	x0, [sp, #24]
  40350c:	bl	401550 <strcmp@plt>
  403510:	cmp	w0, #0x0
  403514:	b.ne	403520 <ferror@plt+0x1e60>  // b.any
  403518:	mov	w0, #0x1                   	// #1
  40351c:	b	40356c <ferror@plt+0x1eac>
  403520:	ldr	x1, [sp, #64]
  403524:	ldr	x0, [sp, #24]
  403528:	bl	401550 <strcmp@plt>
  40352c:	cmp	w0, #0x0
  403530:	b.ne	40343c <ferror@plt+0x1d7c>  // b.any
  403534:	mov	w0, #0x0                   	// #0
  403538:	b	40356c <ferror@plt+0x1eac>
  40353c:	nop
  403540:	b	403548 <ferror@plt+0x1e88>
  403544:	nop
  403548:	adrp	x0, 417000 <ferror@plt+0x15940>
  40354c:	add	x0, x0, #0x1d8
  403550:	ldr	w4, [x0]
  403554:	ldr	x3, [sp, #24]
  403558:	ldr	x2, [sp, #16]
  40355c:	adrp	x0, 406000 <ferror@plt+0x4940>
  403560:	add	x1, x0, #0xd0
  403564:	mov	w0, w4
  403568:	bl	401620 <errx@plt>
  40356c:	ldp	x29, x30, [sp], #256
  403570:	ret
  403574:	sub	sp, sp, #0x20
  403578:	str	x0, [sp, #24]
  40357c:	str	x1, [sp, #16]
  403580:	str	w2, [sp, #12]
  403584:	b	4035b4 <ferror@plt+0x1ef4>
  403588:	ldr	x0, [sp, #24]
  40358c:	ldrsb	w1, [x0]
  403590:	ldr	w0, [sp, #12]
  403594:	sxtb	w0, w0
  403598:	cmp	w1, w0
  40359c:	b.ne	4035a8 <ferror@plt+0x1ee8>  // b.any
  4035a0:	ldr	x0, [sp, #24]
  4035a4:	b	4035dc <ferror@plt+0x1f1c>
  4035a8:	ldr	x0, [sp, #24]
  4035ac:	add	x0, x0, #0x1
  4035b0:	str	x0, [sp, #24]
  4035b4:	ldr	x0, [sp, #16]
  4035b8:	sub	x1, x0, #0x1
  4035bc:	str	x1, [sp, #16]
  4035c0:	cmp	x0, #0x0
  4035c4:	b.eq	4035d8 <ferror@plt+0x1f18>  // b.none
  4035c8:	ldr	x0, [sp, #24]
  4035cc:	ldrsb	w0, [x0]
  4035d0:	cmp	w0, #0x0
  4035d4:	b.ne	403588 <ferror@plt+0x1ec8>  // b.any
  4035d8:	mov	x0, #0x0                   	// #0
  4035dc:	add	sp, sp, #0x20
  4035e0:	ret
  4035e4:	stp	x29, x30, [sp, #-48]!
  4035e8:	mov	x29, sp
  4035ec:	str	x0, [sp, #24]
  4035f0:	str	x1, [sp, #16]
  4035f4:	ldr	x1, [sp, #16]
  4035f8:	ldr	x0, [sp, #24]
  4035fc:	bl	403738 <ferror@plt+0x2078>
  403600:	str	w0, [sp, #44]
  403604:	ldr	w0, [sp, #44]
  403608:	cmn	w0, #0x8, lsl #12
  40360c:	b.lt	403620 <ferror@plt+0x1f60>  // b.tstop
  403610:	ldr	w1, [sp, #44]
  403614:	mov	w0, #0x7fff                	// #32767
  403618:	cmp	w1, w0
  40361c:	b.le	403654 <ferror@plt+0x1f94>
  403620:	bl	401670 <__errno_location@plt>
  403624:	mov	x1, x0
  403628:	mov	w0, #0x22                  	// #34
  40362c:	str	w0, [x1]
  403630:	adrp	x0, 417000 <ferror@plt+0x15940>
  403634:	add	x0, x0, #0x1d8
  403638:	ldr	w4, [x0]
  40363c:	ldr	x3, [sp, #24]
  403640:	ldr	x2, [sp, #16]
  403644:	adrp	x0, 406000 <ferror@plt+0x4940>
  403648:	add	x1, x0, #0xd0
  40364c:	mov	w0, w4
  403650:	bl	4016a0 <err@plt>
  403654:	ldr	w0, [sp, #44]
  403658:	sxth	w0, w0
  40365c:	ldp	x29, x30, [sp], #48
  403660:	ret
  403664:	stp	x29, x30, [sp, #-64]!
  403668:	mov	x29, sp
  40366c:	str	x0, [sp, #40]
  403670:	str	x1, [sp, #32]
  403674:	str	w2, [sp, #28]
  403678:	ldr	w2, [sp, #28]
  40367c:	ldr	x1, [sp, #32]
  403680:	ldr	x0, [sp, #40]
  403684:	bl	4037b8 <ferror@plt+0x20f8>
  403688:	str	w0, [sp, #60]
  40368c:	ldr	w1, [sp, #60]
  403690:	mov	w0, #0xffff                	// #65535
  403694:	cmp	w1, w0
  403698:	b.ls	4036d0 <ferror@plt+0x2010>  // b.plast
  40369c:	bl	401670 <__errno_location@plt>
  4036a0:	mov	x1, x0
  4036a4:	mov	w0, #0x22                  	// #34
  4036a8:	str	w0, [x1]
  4036ac:	adrp	x0, 417000 <ferror@plt+0x15940>
  4036b0:	add	x0, x0, #0x1d8
  4036b4:	ldr	w4, [x0]
  4036b8:	ldr	x3, [sp, #40]
  4036bc:	ldr	x2, [sp, #32]
  4036c0:	adrp	x0, 406000 <ferror@plt+0x4940>
  4036c4:	add	x1, x0, #0xd0
  4036c8:	mov	w0, w4
  4036cc:	bl	4016a0 <err@plt>
  4036d0:	ldr	w0, [sp, #60]
  4036d4:	and	w0, w0, #0xffff
  4036d8:	ldp	x29, x30, [sp], #64
  4036dc:	ret
  4036e0:	stp	x29, x30, [sp, #-32]!
  4036e4:	mov	x29, sp
  4036e8:	str	x0, [sp, #24]
  4036ec:	str	x1, [sp, #16]
  4036f0:	mov	w2, #0xa                   	// #10
  4036f4:	ldr	x1, [sp, #16]
  4036f8:	ldr	x0, [sp, #24]
  4036fc:	bl	403664 <ferror@plt+0x1fa4>
  403700:	and	w0, w0, #0xffff
  403704:	ldp	x29, x30, [sp], #32
  403708:	ret
  40370c:	stp	x29, x30, [sp, #-32]!
  403710:	mov	x29, sp
  403714:	str	x0, [sp, #24]
  403718:	str	x1, [sp, #16]
  40371c:	mov	w2, #0x10                  	// #16
  403720:	ldr	x1, [sp, #16]
  403724:	ldr	x0, [sp, #24]
  403728:	bl	403664 <ferror@plt+0x1fa4>
  40372c:	and	w0, w0, #0xffff
  403730:	ldp	x29, x30, [sp], #32
  403734:	ret
  403738:	stp	x29, x30, [sp, #-48]!
  40373c:	mov	x29, sp
  403740:	str	x0, [sp, #24]
  403744:	str	x1, [sp, #16]
  403748:	ldr	x1, [sp, #16]
  40374c:	ldr	x0, [sp, #24]
  403750:	bl	403880 <ferror@plt+0x21c0>
  403754:	str	x0, [sp, #40]
  403758:	ldr	x1, [sp, #40]
  40375c:	mov	x0, #0xffffffff80000000    	// #-2147483648
  403760:	cmp	x1, x0
  403764:	b.lt	403778 <ferror@plt+0x20b8>  // b.tstop
  403768:	ldr	x1, [sp, #40]
  40376c:	mov	x0, #0x7fffffff            	// #2147483647
  403770:	cmp	x1, x0
  403774:	b.le	4037ac <ferror@plt+0x20ec>
  403778:	bl	401670 <__errno_location@plt>
  40377c:	mov	x1, x0
  403780:	mov	w0, #0x22                  	// #34
  403784:	str	w0, [x1]
  403788:	adrp	x0, 417000 <ferror@plt+0x15940>
  40378c:	add	x0, x0, #0x1d8
  403790:	ldr	w4, [x0]
  403794:	ldr	x3, [sp, #24]
  403798:	ldr	x2, [sp, #16]
  40379c:	adrp	x0, 406000 <ferror@plt+0x4940>
  4037a0:	add	x1, x0, #0xd0
  4037a4:	mov	w0, w4
  4037a8:	bl	4016a0 <err@plt>
  4037ac:	ldr	x0, [sp, #40]
  4037b0:	ldp	x29, x30, [sp], #48
  4037b4:	ret
  4037b8:	stp	x29, x30, [sp, #-64]!
  4037bc:	mov	x29, sp
  4037c0:	str	x0, [sp, #40]
  4037c4:	str	x1, [sp, #32]
  4037c8:	str	w2, [sp, #28]
  4037cc:	ldr	w2, [sp, #28]
  4037d0:	ldr	x1, [sp, #32]
  4037d4:	ldr	x0, [sp, #40]
  4037d8:	bl	403980 <ferror@plt+0x22c0>
  4037dc:	str	x0, [sp, #56]
  4037e0:	ldr	x1, [sp, #56]
  4037e4:	mov	x0, #0xffffffff            	// #4294967295
  4037e8:	cmp	x1, x0
  4037ec:	b.ls	403824 <ferror@plt+0x2164>  // b.plast
  4037f0:	bl	401670 <__errno_location@plt>
  4037f4:	mov	x1, x0
  4037f8:	mov	w0, #0x22                  	// #34
  4037fc:	str	w0, [x1]
  403800:	adrp	x0, 417000 <ferror@plt+0x15940>
  403804:	add	x0, x0, #0x1d8
  403808:	ldr	w4, [x0]
  40380c:	ldr	x3, [sp, #40]
  403810:	ldr	x2, [sp, #32]
  403814:	adrp	x0, 406000 <ferror@plt+0x4940>
  403818:	add	x1, x0, #0xd0
  40381c:	mov	w0, w4
  403820:	bl	4016a0 <err@plt>
  403824:	ldr	x0, [sp, #56]
  403828:	ldp	x29, x30, [sp], #64
  40382c:	ret
  403830:	stp	x29, x30, [sp, #-32]!
  403834:	mov	x29, sp
  403838:	str	x0, [sp, #24]
  40383c:	str	x1, [sp, #16]
  403840:	mov	w2, #0xa                   	// #10
  403844:	ldr	x1, [sp, #16]
  403848:	ldr	x0, [sp, #24]
  40384c:	bl	4037b8 <ferror@plt+0x20f8>
  403850:	ldp	x29, x30, [sp], #32
  403854:	ret
  403858:	stp	x29, x30, [sp, #-32]!
  40385c:	mov	x29, sp
  403860:	str	x0, [sp, #24]
  403864:	str	x1, [sp, #16]
  403868:	mov	w2, #0x10                  	// #16
  40386c:	ldr	x1, [sp, #16]
  403870:	ldr	x0, [sp, #24]
  403874:	bl	4037b8 <ferror@plt+0x20f8>
  403878:	ldp	x29, x30, [sp], #32
  40387c:	ret
  403880:	stp	x29, x30, [sp, #-48]!
  403884:	mov	x29, sp
  403888:	str	x0, [sp, #24]
  40388c:	str	x1, [sp, #16]
  403890:	str	xzr, [sp, #32]
  403894:	bl	401670 <__errno_location@plt>
  403898:	str	wzr, [x0]
  40389c:	ldr	x0, [sp, #24]
  4038a0:	cmp	x0, #0x0
  4038a4:	b.eq	403914 <ferror@plt+0x2254>  // b.none
  4038a8:	ldr	x0, [sp, #24]
  4038ac:	ldrsb	w0, [x0]
  4038b0:	cmp	w0, #0x0
  4038b4:	b.eq	403914 <ferror@plt+0x2254>  // b.none
  4038b8:	add	x0, sp, #0x20
  4038bc:	mov	w2, #0xa                   	// #10
  4038c0:	mov	x1, x0
  4038c4:	ldr	x0, [sp, #24]
  4038c8:	bl	4013c0 <strtoimax@plt>
  4038cc:	str	x0, [sp, #40]
  4038d0:	bl	401670 <__errno_location@plt>
  4038d4:	ldr	w0, [x0]
  4038d8:	cmp	w0, #0x0
  4038dc:	b.ne	40391c <ferror@plt+0x225c>  // b.any
  4038e0:	ldr	x0, [sp, #32]
  4038e4:	ldr	x1, [sp, #24]
  4038e8:	cmp	x1, x0
  4038ec:	b.eq	40391c <ferror@plt+0x225c>  // b.none
  4038f0:	ldr	x0, [sp, #32]
  4038f4:	cmp	x0, #0x0
  4038f8:	b.eq	40390c <ferror@plt+0x224c>  // b.none
  4038fc:	ldr	x0, [sp, #32]
  403900:	ldrsb	w0, [x0]
  403904:	cmp	w0, #0x0
  403908:	b.ne	40391c <ferror@plt+0x225c>  // b.any
  40390c:	ldr	x0, [sp, #40]
  403910:	b	403978 <ferror@plt+0x22b8>
  403914:	nop
  403918:	b	403920 <ferror@plt+0x2260>
  40391c:	nop
  403920:	bl	401670 <__errno_location@plt>
  403924:	ldr	w0, [x0]
  403928:	cmp	w0, #0x22
  40392c:	b.ne	403954 <ferror@plt+0x2294>  // b.any
  403930:	adrp	x0, 417000 <ferror@plt+0x15940>
  403934:	add	x0, x0, #0x1d8
  403938:	ldr	w4, [x0]
  40393c:	ldr	x3, [sp, #24]
  403940:	ldr	x2, [sp, #16]
  403944:	adrp	x0, 406000 <ferror@plt+0x4940>
  403948:	add	x1, x0, #0xd0
  40394c:	mov	w0, w4
  403950:	bl	4016a0 <err@plt>
  403954:	adrp	x0, 417000 <ferror@plt+0x15940>
  403958:	add	x0, x0, #0x1d8
  40395c:	ldr	w4, [x0]
  403960:	ldr	x3, [sp, #24]
  403964:	ldr	x2, [sp, #16]
  403968:	adrp	x0, 406000 <ferror@plt+0x4940>
  40396c:	add	x1, x0, #0xd0
  403970:	mov	w0, w4
  403974:	bl	401620 <errx@plt>
  403978:	ldp	x29, x30, [sp], #48
  40397c:	ret
  403980:	stp	x29, x30, [sp, #-64]!
  403984:	mov	x29, sp
  403988:	str	x0, [sp, #40]
  40398c:	str	x1, [sp, #32]
  403990:	str	w2, [sp, #28]
  403994:	str	xzr, [sp, #48]
  403998:	bl	401670 <__errno_location@plt>
  40399c:	str	wzr, [x0]
  4039a0:	ldr	x0, [sp, #40]
  4039a4:	cmp	x0, #0x0
  4039a8:	b.eq	403a18 <ferror@plt+0x2358>  // b.none
  4039ac:	ldr	x0, [sp, #40]
  4039b0:	ldrsb	w0, [x0]
  4039b4:	cmp	w0, #0x0
  4039b8:	b.eq	403a18 <ferror@plt+0x2358>  // b.none
  4039bc:	add	x0, sp, #0x30
  4039c0:	ldr	w2, [sp, #28]
  4039c4:	mov	x1, x0
  4039c8:	ldr	x0, [sp, #40]
  4039cc:	bl	401500 <strtoumax@plt>
  4039d0:	str	x0, [sp, #56]
  4039d4:	bl	401670 <__errno_location@plt>
  4039d8:	ldr	w0, [x0]
  4039dc:	cmp	w0, #0x0
  4039e0:	b.ne	403a20 <ferror@plt+0x2360>  // b.any
  4039e4:	ldr	x0, [sp, #48]
  4039e8:	ldr	x1, [sp, #40]
  4039ec:	cmp	x1, x0
  4039f0:	b.eq	403a20 <ferror@plt+0x2360>  // b.none
  4039f4:	ldr	x0, [sp, #48]
  4039f8:	cmp	x0, #0x0
  4039fc:	b.eq	403a10 <ferror@plt+0x2350>  // b.none
  403a00:	ldr	x0, [sp, #48]
  403a04:	ldrsb	w0, [x0]
  403a08:	cmp	w0, #0x0
  403a0c:	b.ne	403a20 <ferror@plt+0x2360>  // b.any
  403a10:	ldr	x0, [sp, #56]
  403a14:	b	403a7c <ferror@plt+0x23bc>
  403a18:	nop
  403a1c:	b	403a24 <ferror@plt+0x2364>
  403a20:	nop
  403a24:	bl	401670 <__errno_location@plt>
  403a28:	ldr	w0, [x0]
  403a2c:	cmp	w0, #0x22
  403a30:	b.ne	403a58 <ferror@plt+0x2398>  // b.any
  403a34:	adrp	x0, 417000 <ferror@plt+0x15940>
  403a38:	add	x0, x0, #0x1d8
  403a3c:	ldr	w4, [x0]
  403a40:	ldr	x3, [sp, #40]
  403a44:	ldr	x2, [sp, #32]
  403a48:	adrp	x0, 406000 <ferror@plt+0x4940>
  403a4c:	add	x1, x0, #0xd0
  403a50:	mov	w0, w4
  403a54:	bl	4016a0 <err@plt>
  403a58:	adrp	x0, 417000 <ferror@plt+0x15940>
  403a5c:	add	x0, x0, #0x1d8
  403a60:	ldr	w4, [x0]
  403a64:	ldr	x3, [sp, #40]
  403a68:	ldr	x2, [sp, #32]
  403a6c:	adrp	x0, 406000 <ferror@plt+0x4940>
  403a70:	add	x1, x0, #0xd0
  403a74:	mov	w0, w4
  403a78:	bl	401620 <errx@plt>
  403a7c:	ldp	x29, x30, [sp], #64
  403a80:	ret
  403a84:	stp	x29, x30, [sp, #-32]!
  403a88:	mov	x29, sp
  403a8c:	str	x0, [sp, #24]
  403a90:	str	x1, [sp, #16]
  403a94:	mov	w2, #0xa                   	// #10
  403a98:	ldr	x1, [sp, #16]
  403a9c:	ldr	x0, [sp, #24]
  403aa0:	bl	403980 <ferror@plt+0x22c0>
  403aa4:	ldp	x29, x30, [sp], #32
  403aa8:	ret
  403aac:	stp	x29, x30, [sp, #-32]!
  403ab0:	mov	x29, sp
  403ab4:	str	x0, [sp, #24]
  403ab8:	str	x1, [sp, #16]
  403abc:	mov	w2, #0x10                  	// #16
  403ac0:	ldr	x1, [sp, #16]
  403ac4:	ldr	x0, [sp, #24]
  403ac8:	bl	403980 <ferror@plt+0x22c0>
  403acc:	ldp	x29, x30, [sp], #32
  403ad0:	ret
  403ad4:	stp	x29, x30, [sp, #-48]!
  403ad8:	mov	x29, sp
  403adc:	str	x0, [sp, #24]
  403ae0:	str	x1, [sp, #16]
  403ae4:	str	xzr, [sp, #32]
  403ae8:	bl	401670 <__errno_location@plt>
  403aec:	str	wzr, [x0]
  403af0:	ldr	x0, [sp, #24]
  403af4:	cmp	x0, #0x0
  403af8:	b.eq	403b64 <ferror@plt+0x24a4>  // b.none
  403afc:	ldr	x0, [sp, #24]
  403b00:	ldrsb	w0, [x0]
  403b04:	cmp	w0, #0x0
  403b08:	b.eq	403b64 <ferror@plt+0x24a4>  // b.none
  403b0c:	add	x0, sp, #0x20
  403b10:	mov	x1, x0
  403b14:	ldr	x0, [sp, #24]
  403b18:	bl	4013d0 <strtod@plt>
  403b1c:	str	d0, [sp, #40]
  403b20:	bl	401670 <__errno_location@plt>
  403b24:	ldr	w0, [x0]
  403b28:	cmp	w0, #0x0
  403b2c:	b.ne	403b6c <ferror@plt+0x24ac>  // b.any
  403b30:	ldr	x0, [sp, #32]
  403b34:	ldr	x1, [sp, #24]
  403b38:	cmp	x1, x0
  403b3c:	b.eq	403b6c <ferror@plt+0x24ac>  // b.none
  403b40:	ldr	x0, [sp, #32]
  403b44:	cmp	x0, #0x0
  403b48:	b.eq	403b5c <ferror@plt+0x249c>  // b.none
  403b4c:	ldr	x0, [sp, #32]
  403b50:	ldrsb	w0, [x0]
  403b54:	cmp	w0, #0x0
  403b58:	b.ne	403b6c <ferror@plt+0x24ac>  // b.any
  403b5c:	ldr	d0, [sp, #40]
  403b60:	b	403bc8 <ferror@plt+0x2508>
  403b64:	nop
  403b68:	b	403b70 <ferror@plt+0x24b0>
  403b6c:	nop
  403b70:	bl	401670 <__errno_location@plt>
  403b74:	ldr	w0, [x0]
  403b78:	cmp	w0, #0x22
  403b7c:	b.ne	403ba4 <ferror@plt+0x24e4>  // b.any
  403b80:	adrp	x0, 417000 <ferror@plt+0x15940>
  403b84:	add	x0, x0, #0x1d8
  403b88:	ldr	w4, [x0]
  403b8c:	ldr	x3, [sp, #24]
  403b90:	ldr	x2, [sp, #16]
  403b94:	adrp	x0, 406000 <ferror@plt+0x4940>
  403b98:	add	x1, x0, #0xd0
  403b9c:	mov	w0, w4
  403ba0:	bl	4016a0 <err@plt>
  403ba4:	adrp	x0, 417000 <ferror@plt+0x15940>
  403ba8:	add	x0, x0, #0x1d8
  403bac:	ldr	w4, [x0]
  403bb0:	ldr	x3, [sp, #24]
  403bb4:	ldr	x2, [sp, #16]
  403bb8:	adrp	x0, 406000 <ferror@plt+0x4940>
  403bbc:	add	x1, x0, #0xd0
  403bc0:	mov	w0, w4
  403bc4:	bl	401620 <errx@plt>
  403bc8:	ldp	x29, x30, [sp], #48
  403bcc:	ret
  403bd0:	stp	x29, x30, [sp, #-48]!
  403bd4:	mov	x29, sp
  403bd8:	str	x0, [sp, #24]
  403bdc:	str	x1, [sp, #16]
  403be0:	str	xzr, [sp, #32]
  403be4:	bl	401670 <__errno_location@plt>
  403be8:	str	wzr, [x0]
  403bec:	ldr	x0, [sp, #24]
  403bf0:	cmp	x0, #0x0
  403bf4:	b.eq	403c64 <ferror@plt+0x25a4>  // b.none
  403bf8:	ldr	x0, [sp, #24]
  403bfc:	ldrsb	w0, [x0]
  403c00:	cmp	w0, #0x0
  403c04:	b.eq	403c64 <ferror@plt+0x25a4>  // b.none
  403c08:	add	x0, sp, #0x20
  403c0c:	mov	w2, #0xa                   	// #10
  403c10:	mov	x1, x0
  403c14:	ldr	x0, [sp, #24]
  403c18:	bl	401580 <strtol@plt>
  403c1c:	str	x0, [sp, #40]
  403c20:	bl	401670 <__errno_location@plt>
  403c24:	ldr	w0, [x0]
  403c28:	cmp	w0, #0x0
  403c2c:	b.ne	403c6c <ferror@plt+0x25ac>  // b.any
  403c30:	ldr	x0, [sp, #32]
  403c34:	ldr	x1, [sp, #24]
  403c38:	cmp	x1, x0
  403c3c:	b.eq	403c6c <ferror@plt+0x25ac>  // b.none
  403c40:	ldr	x0, [sp, #32]
  403c44:	cmp	x0, #0x0
  403c48:	b.eq	403c5c <ferror@plt+0x259c>  // b.none
  403c4c:	ldr	x0, [sp, #32]
  403c50:	ldrsb	w0, [x0]
  403c54:	cmp	w0, #0x0
  403c58:	b.ne	403c6c <ferror@plt+0x25ac>  // b.any
  403c5c:	ldr	x0, [sp, #40]
  403c60:	b	403cc8 <ferror@plt+0x2608>
  403c64:	nop
  403c68:	b	403c70 <ferror@plt+0x25b0>
  403c6c:	nop
  403c70:	bl	401670 <__errno_location@plt>
  403c74:	ldr	w0, [x0]
  403c78:	cmp	w0, #0x22
  403c7c:	b.ne	403ca4 <ferror@plt+0x25e4>  // b.any
  403c80:	adrp	x0, 417000 <ferror@plt+0x15940>
  403c84:	add	x0, x0, #0x1d8
  403c88:	ldr	w4, [x0]
  403c8c:	ldr	x3, [sp, #24]
  403c90:	ldr	x2, [sp, #16]
  403c94:	adrp	x0, 406000 <ferror@plt+0x4940>
  403c98:	add	x1, x0, #0xd0
  403c9c:	mov	w0, w4
  403ca0:	bl	4016a0 <err@plt>
  403ca4:	adrp	x0, 417000 <ferror@plt+0x15940>
  403ca8:	add	x0, x0, #0x1d8
  403cac:	ldr	w4, [x0]
  403cb0:	ldr	x3, [sp, #24]
  403cb4:	ldr	x2, [sp, #16]
  403cb8:	adrp	x0, 406000 <ferror@plt+0x4940>
  403cbc:	add	x1, x0, #0xd0
  403cc0:	mov	w0, w4
  403cc4:	bl	401620 <errx@plt>
  403cc8:	ldp	x29, x30, [sp], #48
  403ccc:	ret
  403cd0:	stp	x29, x30, [sp, #-48]!
  403cd4:	mov	x29, sp
  403cd8:	str	x0, [sp, #24]
  403cdc:	str	x1, [sp, #16]
  403ce0:	str	xzr, [sp, #32]
  403ce4:	bl	401670 <__errno_location@plt>
  403ce8:	str	wzr, [x0]
  403cec:	ldr	x0, [sp, #24]
  403cf0:	cmp	x0, #0x0
  403cf4:	b.eq	403d64 <ferror@plt+0x26a4>  // b.none
  403cf8:	ldr	x0, [sp, #24]
  403cfc:	ldrsb	w0, [x0]
  403d00:	cmp	w0, #0x0
  403d04:	b.eq	403d64 <ferror@plt+0x26a4>  // b.none
  403d08:	add	x0, sp, #0x20
  403d0c:	mov	w2, #0xa                   	// #10
  403d10:	mov	x1, x0
  403d14:	ldr	x0, [sp, #24]
  403d18:	bl	401360 <strtoul@plt>
  403d1c:	str	x0, [sp, #40]
  403d20:	bl	401670 <__errno_location@plt>
  403d24:	ldr	w0, [x0]
  403d28:	cmp	w0, #0x0
  403d2c:	b.ne	403d6c <ferror@plt+0x26ac>  // b.any
  403d30:	ldr	x0, [sp, #32]
  403d34:	ldr	x1, [sp, #24]
  403d38:	cmp	x1, x0
  403d3c:	b.eq	403d6c <ferror@plt+0x26ac>  // b.none
  403d40:	ldr	x0, [sp, #32]
  403d44:	cmp	x0, #0x0
  403d48:	b.eq	403d5c <ferror@plt+0x269c>  // b.none
  403d4c:	ldr	x0, [sp, #32]
  403d50:	ldrsb	w0, [x0]
  403d54:	cmp	w0, #0x0
  403d58:	b.ne	403d6c <ferror@plt+0x26ac>  // b.any
  403d5c:	ldr	x0, [sp, #40]
  403d60:	b	403dc8 <ferror@plt+0x2708>
  403d64:	nop
  403d68:	b	403d70 <ferror@plt+0x26b0>
  403d6c:	nop
  403d70:	bl	401670 <__errno_location@plt>
  403d74:	ldr	w0, [x0]
  403d78:	cmp	w0, #0x22
  403d7c:	b.ne	403da4 <ferror@plt+0x26e4>  // b.any
  403d80:	adrp	x0, 417000 <ferror@plt+0x15940>
  403d84:	add	x0, x0, #0x1d8
  403d88:	ldr	w4, [x0]
  403d8c:	ldr	x3, [sp, #24]
  403d90:	ldr	x2, [sp, #16]
  403d94:	adrp	x0, 406000 <ferror@plt+0x4940>
  403d98:	add	x1, x0, #0xd0
  403d9c:	mov	w0, w4
  403da0:	bl	4016a0 <err@plt>
  403da4:	adrp	x0, 417000 <ferror@plt+0x15940>
  403da8:	add	x0, x0, #0x1d8
  403dac:	ldr	w4, [x0]
  403db0:	ldr	x3, [sp, #24]
  403db4:	ldr	x2, [sp, #16]
  403db8:	adrp	x0, 406000 <ferror@plt+0x4940>
  403dbc:	add	x1, x0, #0xd0
  403dc0:	mov	w0, w4
  403dc4:	bl	401620 <errx@plt>
  403dc8:	ldp	x29, x30, [sp], #48
  403dcc:	ret
  403dd0:	stp	x29, x30, [sp, #-48]!
  403dd4:	mov	x29, sp
  403dd8:	str	x0, [sp, #24]
  403ddc:	str	x1, [sp, #16]
  403de0:	add	x0, sp, #0x28
  403de4:	mov	x1, x0
  403de8:	ldr	x0, [sp, #24]
  403dec:	bl	40320c <ferror@plt+0x1b4c>
  403df0:	cmp	w0, #0x0
  403df4:	b.ne	403e00 <ferror@plt+0x2740>  // b.any
  403df8:	ldr	x0, [sp, #40]
  403dfc:	b	403e58 <ferror@plt+0x2798>
  403e00:	bl	401670 <__errno_location@plt>
  403e04:	ldr	w0, [x0]
  403e08:	cmp	w0, #0x0
  403e0c:	b.eq	403e34 <ferror@plt+0x2774>  // b.none
  403e10:	adrp	x0, 417000 <ferror@plt+0x15940>
  403e14:	add	x0, x0, #0x1d8
  403e18:	ldr	w4, [x0]
  403e1c:	ldr	x3, [sp, #24]
  403e20:	ldr	x2, [sp, #16]
  403e24:	adrp	x0, 406000 <ferror@plt+0x4940>
  403e28:	add	x1, x0, #0xd0
  403e2c:	mov	w0, w4
  403e30:	bl	4016a0 <err@plt>
  403e34:	adrp	x0, 417000 <ferror@plt+0x15940>
  403e38:	add	x0, x0, #0x1d8
  403e3c:	ldr	w4, [x0]
  403e40:	ldr	x3, [sp, #24]
  403e44:	ldr	x2, [sp, #16]
  403e48:	adrp	x0, 406000 <ferror@plt+0x4940>
  403e4c:	add	x1, x0, #0xd0
  403e50:	mov	w0, w4
  403e54:	bl	401620 <errx@plt>
  403e58:	ldp	x29, x30, [sp], #48
  403e5c:	ret
  403e60:	stp	x29, x30, [sp, #-64]!
  403e64:	mov	x29, sp
  403e68:	str	x0, [sp, #40]
  403e6c:	str	x1, [sp, #32]
  403e70:	str	x2, [sp, #24]
  403e74:	ldr	x1, [sp, #24]
  403e78:	ldr	x0, [sp, #40]
  403e7c:	bl	403ad4 <ferror@plt+0x2414>
  403e80:	str	d0, [sp, #56]
  403e84:	ldr	d0, [sp, #56]
  403e88:	fcvtzs	d0, d0
  403e8c:	ldr	x0, [sp, #32]
  403e90:	str	d0, [x0]
  403e94:	ldr	x0, [sp, #32]
  403e98:	ldr	d0, [x0]
  403e9c:	scvtf	d0, d0
  403ea0:	ldr	d1, [sp, #56]
  403ea4:	fsub	d0, d1, d0
  403ea8:	mov	x0, #0x848000000000        	// #145685290680320
  403eac:	movk	x0, #0x412e, lsl #48
  403eb0:	fmov	d1, x0
  403eb4:	fmul	d0, d0, d1
  403eb8:	fcvtzs	d0, d0
  403ebc:	ldr	x0, [sp, #32]
  403ec0:	str	d0, [x0, #8]
  403ec4:	nop
  403ec8:	ldp	x29, x30, [sp], #64
  403ecc:	ret
  403ed0:	sub	sp, sp, #0x20
  403ed4:	str	w0, [sp, #12]
  403ed8:	str	x1, [sp]
  403edc:	strh	wzr, [sp, #30]
  403ee0:	ldr	w0, [sp, #12]
  403ee4:	and	w0, w0, #0xf000
  403ee8:	cmp	w0, #0x4, lsl #12
  403eec:	b.ne	403f14 <ferror@plt+0x2854>  // b.any
  403ef0:	ldrh	w0, [sp, #30]
  403ef4:	add	w1, w0, #0x1
  403ef8:	strh	w1, [sp, #30]
  403efc:	and	x0, x0, #0xffff
  403f00:	ldr	x1, [sp]
  403f04:	add	x0, x1, x0
  403f08:	mov	w1, #0x64                  	// #100
  403f0c:	strb	w1, [x0]
  403f10:	b	404048 <ferror@plt+0x2988>
  403f14:	ldr	w0, [sp, #12]
  403f18:	and	w0, w0, #0xf000
  403f1c:	cmp	w0, #0xa, lsl #12
  403f20:	b.ne	403f48 <ferror@plt+0x2888>  // b.any
  403f24:	ldrh	w0, [sp, #30]
  403f28:	add	w1, w0, #0x1
  403f2c:	strh	w1, [sp, #30]
  403f30:	and	x0, x0, #0xffff
  403f34:	ldr	x1, [sp]
  403f38:	add	x0, x1, x0
  403f3c:	mov	w1, #0x6c                  	// #108
  403f40:	strb	w1, [x0]
  403f44:	b	404048 <ferror@plt+0x2988>
  403f48:	ldr	w0, [sp, #12]
  403f4c:	and	w0, w0, #0xf000
  403f50:	cmp	w0, #0x2, lsl #12
  403f54:	b.ne	403f7c <ferror@plt+0x28bc>  // b.any
  403f58:	ldrh	w0, [sp, #30]
  403f5c:	add	w1, w0, #0x1
  403f60:	strh	w1, [sp, #30]
  403f64:	and	x0, x0, #0xffff
  403f68:	ldr	x1, [sp]
  403f6c:	add	x0, x1, x0
  403f70:	mov	w1, #0x63                  	// #99
  403f74:	strb	w1, [x0]
  403f78:	b	404048 <ferror@plt+0x2988>
  403f7c:	ldr	w0, [sp, #12]
  403f80:	and	w0, w0, #0xf000
  403f84:	cmp	w0, #0x6, lsl #12
  403f88:	b.ne	403fb0 <ferror@plt+0x28f0>  // b.any
  403f8c:	ldrh	w0, [sp, #30]
  403f90:	add	w1, w0, #0x1
  403f94:	strh	w1, [sp, #30]
  403f98:	and	x0, x0, #0xffff
  403f9c:	ldr	x1, [sp]
  403fa0:	add	x0, x1, x0
  403fa4:	mov	w1, #0x62                  	// #98
  403fa8:	strb	w1, [x0]
  403fac:	b	404048 <ferror@plt+0x2988>
  403fb0:	ldr	w0, [sp, #12]
  403fb4:	and	w0, w0, #0xf000
  403fb8:	cmp	w0, #0xc, lsl #12
  403fbc:	b.ne	403fe4 <ferror@plt+0x2924>  // b.any
  403fc0:	ldrh	w0, [sp, #30]
  403fc4:	add	w1, w0, #0x1
  403fc8:	strh	w1, [sp, #30]
  403fcc:	and	x0, x0, #0xffff
  403fd0:	ldr	x1, [sp]
  403fd4:	add	x0, x1, x0
  403fd8:	mov	w1, #0x73                  	// #115
  403fdc:	strb	w1, [x0]
  403fe0:	b	404048 <ferror@plt+0x2988>
  403fe4:	ldr	w0, [sp, #12]
  403fe8:	and	w0, w0, #0xf000
  403fec:	cmp	w0, #0x1, lsl #12
  403ff0:	b.ne	404018 <ferror@plt+0x2958>  // b.any
  403ff4:	ldrh	w0, [sp, #30]
  403ff8:	add	w1, w0, #0x1
  403ffc:	strh	w1, [sp, #30]
  404000:	and	x0, x0, #0xffff
  404004:	ldr	x1, [sp]
  404008:	add	x0, x1, x0
  40400c:	mov	w1, #0x70                  	// #112
  404010:	strb	w1, [x0]
  404014:	b	404048 <ferror@plt+0x2988>
  404018:	ldr	w0, [sp, #12]
  40401c:	and	w0, w0, #0xf000
  404020:	cmp	w0, #0x8, lsl #12
  404024:	b.ne	404048 <ferror@plt+0x2988>  // b.any
  404028:	ldrh	w0, [sp, #30]
  40402c:	add	w1, w0, #0x1
  404030:	strh	w1, [sp, #30]
  404034:	and	x0, x0, #0xffff
  404038:	ldr	x1, [sp]
  40403c:	add	x0, x1, x0
  404040:	mov	w1, #0x2d                  	// #45
  404044:	strb	w1, [x0]
  404048:	ldr	w0, [sp, #12]
  40404c:	and	w0, w0, #0x100
  404050:	cmp	w0, #0x0
  404054:	b.eq	404060 <ferror@plt+0x29a0>  // b.none
  404058:	mov	w0, #0x72                  	// #114
  40405c:	b	404064 <ferror@plt+0x29a4>
  404060:	mov	w0, #0x2d                  	// #45
  404064:	ldrh	w1, [sp, #30]
  404068:	add	w2, w1, #0x1
  40406c:	strh	w2, [sp, #30]
  404070:	and	x1, x1, #0xffff
  404074:	ldr	x2, [sp]
  404078:	add	x1, x2, x1
  40407c:	strb	w0, [x1]
  404080:	ldr	w0, [sp, #12]
  404084:	and	w0, w0, #0x80
  404088:	cmp	w0, #0x0
  40408c:	b.eq	404098 <ferror@plt+0x29d8>  // b.none
  404090:	mov	w0, #0x77                  	// #119
  404094:	b	40409c <ferror@plt+0x29dc>
  404098:	mov	w0, #0x2d                  	// #45
  40409c:	ldrh	w1, [sp, #30]
  4040a0:	add	w2, w1, #0x1
  4040a4:	strh	w2, [sp, #30]
  4040a8:	and	x1, x1, #0xffff
  4040ac:	ldr	x2, [sp]
  4040b0:	add	x1, x2, x1
  4040b4:	strb	w0, [x1]
  4040b8:	ldr	w0, [sp, #12]
  4040bc:	and	w0, w0, #0x800
  4040c0:	cmp	w0, #0x0
  4040c4:	b.eq	4040e8 <ferror@plt+0x2a28>  // b.none
  4040c8:	ldr	w0, [sp, #12]
  4040cc:	and	w0, w0, #0x40
  4040d0:	cmp	w0, #0x0
  4040d4:	b.eq	4040e0 <ferror@plt+0x2a20>  // b.none
  4040d8:	mov	w0, #0x73                  	// #115
  4040dc:	b	404104 <ferror@plt+0x2a44>
  4040e0:	mov	w0, #0x53                  	// #83
  4040e4:	b	404104 <ferror@plt+0x2a44>
  4040e8:	ldr	w0, [sp, #12]
  4040ec:	and	w0, w0, #0x40
  4040f0:	cmp	w0, #0x0
  4040f4:	b.eq	404100 <ferror@plt+0x2a40>  // b.none
  4040f8:	mov	w0, #0x78                  	// #120
  4040fc:	b	404104 <ferror@plt+0x2a44>
  404100:	mov	w0, #0x2d                  	// #45
  404104:	ldrh	w1, [sp, #30]
  404108:	add	w2, w1, #0x1
  40410c:	strh	w2, [sp, #30]
  404110:	and	x1, x1, #0xffff
  404114:	ldr	x2, [sp]
  404118:	add	x1, x2, x1
  40411c:	strb	w0, [x1]
  404120:	ldr	w0, [sp, #12]
  404124:	and	w0, w0, #0x20
  404128:	cmp	w0, #0x0
  40412c:	b.eq	404138 <ferror@plt+0x2a78>  // b.none
  404130:	mov	w0, #0x72                  	// #114
  404134:	b	40413c <ferror@plt+0x2a7c>
  404138:	mov	w0, #0x2d                  	// #45
  40413c:	ldrh	w1, [sp, #30]
  404140:	add	w2, w1, #0x1
  404144:	strh	w2, [sp, #30]
  404148:	and	x1, x1, #0xffff
  40414c:	ldr	x2, [sp]
  404150:	add	x1, x2, x1
  404154:	strb	w0, [x1]
  404158:	ldr	w0, [sp, #12]
  40415c:	and	w0, w0, #0x10
  404160:	cmp	w0, #0x0
  404164:	b.eq	404170 <ferror@plt+0x2ab0>  // b.none
  404168:	mov	w0, #0x77                  	// #119
  40416c:	b	404174 <ferror@plt+0x2ab4>
  404170:	mov	w0, #0x2d                  	// #45
  404174:	ldrh	w1, [sp, #30]
  404178:	add	w2, w1, #0x1
  40417c:	strh	w2, [sp, #30]
  404180:	and	x1, x1, #0xffff
  404184:	ldr	x2, [sp]
  404188:	add	x1, x2, x1
  40418c:	strb	w0, [x1]
  404190:	ldr	w0, [sp, #12]
  404194:	and	w0, w0, #0x400
  404198:	cmp	w0, #0x0
  40419c:	b.eq	4041c0 <ferror@plt+0x2b00>  // b.none
  4041a0:	ldr	w0, [sp, #12]
  4041a4:	and	w0, w0, #0x8
  4041a8:	cmp	w0, #0x0
  4041ac:	b.eq	4041b8 <ferror@plt+0x2af8>  // b.none
  4041b0:	mov	w0, #0x73                  	// #115
  4041b4:	b	4041dc <ferror@plt+0x2b1c>
  4041b8:	mov	w0, #0x53                  	// #83
  4041bc:	b	4041dc <ferror@plt+0x2b1c>
  4041c0:	ldr	w0, [sp, #12]
  4041c4:	and	w0, w0, #0x8
  4041c8:	cmp	w0, #0x0
  4041cc:	b.eq	4041d8 <ferror@plt+0x2b18>  // b.none
  4041d0:	mov	w0, #0x78                  	// #120
  4041d4:	b	4041dc <ferror@plt+0x2b1c>
  4041d8:	mov	w0, #0x2d                  	// #45
  4041dc:	ldrh	w1, [sp, #30]
  4041e0:	add	w2, w1, #0x1
  4041e4:	strh	w2, [sp, #30]
  4041e8:	and	x1, x1, #0xffff
  4041ec:	ldr	x2, [sp]
  4041f0:	add	x1, x2, x1
  4041f4:	strb	w0, [x1]
  4041f8:	ldr	w0, [sp, #12]
  4041fc:	and	w0, w0, #0x4
  404200:	cmp	w0, #0x0
  404204:	b.eq	404210 <ferror@plt+0x2b50>  // b.none
  404208:	mov	w0, #0x72                  	// #114
  40420c:	b	404214 <ferror@plt+0x2b54>
  404210:	mov	w0, #0x2d                  	// #45
  404214:	ldrh	w1, [sp, #30]
  404218:	add	w2, w1, #0x1
  40421c:	strh	w2, [sp, #30]
  404220:	and	x1, x1, #0xffff
  404224:	ldr	x2, [sp]
  404228:	add	x1, x2, x1
  40422c:	strb	w0, [x1]
  404230:	ldr	w0, [sp, #12]
  404234:	and	w0, w0, #0x2
  404238:	cmp	w0, #0x0
  40423c:	b.eq	404248 <ferror@plt+0x2b88>  // b.none
  404240:	mov	w0, #0x77                  	// #119
  404244:	b	40424c <ferror@plt+0x2b8c>
  404248:	mov	w0, #0x2d                  	// #45
  40424c:	ldrh	w1, [sp, #30]
  404250:	add	w2, w1, #0x1
  404254:	strh	w2, [sp, #30]
  404258:	and	x1, x1, #0xffff
  40425c:	ldr	x2, [sp]
  404260:	add	x1, x2, x1
  404264:	strb	w0, [x1]
  404268:	ldr	w0, [sp, #12]
  40426c:	and	w0, w0, #0x200
  404270:	cmp	w0, #0x0
  404274:	b.eq	404298 <ferror@plt+0x2bd8>  // b.none
  404278:	ldr	w0, [sp, #12]
  40427c:	and	w0, w0, #0x1
  404280:	cmp	w0, #0x0
  404284:	b.eq	404290 <ferror@plt+0x2bd0>  // b.none
  404288:	mov	w0, #0x74                  	// #116
  40428c:	b	4042b4 <ferror@plt+0x2bf4>
  404290:	mov	w0, #0x54                  	// #84
  404294:	b	4042b4 <ferror@plt+0x2bf4>
  404298:	ldr	w0, [sp, #12]
  40429c:	and	w0, w0, #0x1
  4042a0:	cmp	w0, #0x0
  4042a4:	b.eq	4042b0 <ferror@plt+0x2bf0>  // b.none
  4042a8:	mov	w0, #0x78                  	// #120
  4042ac:	b	4042b4 <ferror@plt+0x2bf4>
  4042b0:	mov	w0, #0x2d                  	// #45
  4042b4:	ldrh	w1, [sp, #30]
  4042b8:	add	w2, w1, #0x1
  4042bc:	strh	w2, [sp, #30]
  4042c0:	and	x1, x1, #0xffff
  4042c4:	ldr	x2, [sp]
  4042c8:	add	x1, x2, x1
  4042cc:	strb	w0, [x1]
  4042d0:	ldrh	w0, [sp, #30]
  4042d4:	ldr	x1, [sp]
  4042d8:	add	x0, x1, x0
  4042dc:	strb	wzr, [x0]
  4042e0:	ldr	x0, [sp]
  4042e4:	add	sp, sp, #0x20
  4042e8:	ret
  4042ec:	sub	sp, sp, #0x20
  4042f0:	str	x0, [sp, #8]
  4042f4:	mov	w0, #0xa                   	// #10
  4042f8:	str	w0, [sp, #28]
  4042fc:	b	404324 <ferror@plt+0x2c64>
  404300:	ldr	w0, [sp, #28]
  404304:	mov	x1, #0x1                   	// #1
  404308:	lsl	x0, x1, x0
  40430c:	ldr	x1, [sp, #8]
  404310:	cmp	x1, x0
  404314:	b.cc	404334 <ferror@plt+0x2c74>  // b.lo, b.ul, b.last
  404318:	ldr	w0, [sp, #28]
  40431c:	add	w0, w0, #0xa
  404320:	str	w0, [sp, #28]
  404324:	ldr	w0, [sp, #28]
  404328:	cmp	w0, #0x3c
  40432c:	b.le	404300 <ferror@plt+0x2c40>
  404330:	b	404338 <ferror@plt+0x2c78>
  404334:	nop
  404338:	ldr	w0, [sp, #28]
  40433c:	sub	w0, w0, #0xa
  404340:	add	sp, sp, #0x20
  404344:	ret
  404348:	stp	x29, x30, [sp, #-128]!
  40434c:	mov	x29, sp
  404350:	str	w0, [sp, #28]
  404354:	str	x1, [sp, #16]
  404358:	adrp	x0, 406000 <ferror@plt+0x4940>
  40435c:	add	x0, x0, #0xe0
  404360:	str	x0, [sp, #88]
  404364:	add	x0, sp, #0x20
  404368:	str	x0, [sp, #104]
  40436c:	ldr	w0, [sp, #28]
  404370:	and	w0, w0, #0x2
  404374:	cmp	w0, #0x0
  404378:	b.eq	404390 <ferror@plt+0x2cd0>  // b.none
  40437c:	ldr	x0, [sp, #104]
  404380:	add	x1, x0, #0x1
  404384:	str	x1, [sp, #104]
  404388:	mov	w1, #0x20                  	// #32
  40438c:	strb	w1, [x0]
  404390:	ldr	x0, [sp, #16]
  404394:	bl	4042ec <ferror@plt+0x2c2c>
  404398:	str	w0, [sp, #84]
  40439c:	ldr	w0, [sp, #84]
  4043a0:	cmp	w0, #0x0
  4043a4:	b.eq	4043d0 <ferror@plt+0x2d10>  // b.none
  4043a8:	ldr	w0, [sp, #84]
  4043ac:	mov	w1, #0x6667                	// #26215
  4043b0:	movk	w1, #0x6666, lsl #16
  4043b4:	smull	x1, w0, w1
  4043b8:	lsr	x1, x1, #32
  4043bc:	asr	w1, w1, #2
  4043c0:	asr	w0, w0, #31
  4043c4:	sub	w0, w1, w0
  4043c8:	sxtw	x0, w0
  4043cc:	b	4043d4 <ferror@plt+0x2d14>
  4043d0:	mov	x0, #0x0                   	// #0
  4043d4:	ldr	x1, [sp, #88]
  4043d8:	add	x0, x1, x0
  4043dc:	ldrb	w0, [x0]
  4043e0:	strb	w0, [sp, #83]
  4043e4:	ldr	w0, [sp, #84]
  4043e8:	cmp	w0, #0x0
  4043ec:	b.eq	404400 <ferror@plt+0x2d40>  // b.none
  4043f0:	ldr	w0, [sp, #84]
  4043f4:	ldr	x1, [sp, #16]
  4043f8:	lsr	x0, x1, x0
  4043fc:	b	404404 <ferror@plt+0x2d44>
  404400:	ldr	x0, [sp, #16]
  404404:	str	w0, [sp, #124]
  404408:	ldr	w0, [sp, #84]
  40440c:	cmp	w0, #0x0
  404410:	b.eq	404430 <ferror@plt+0x2d70>  // b.none
  404414:	ldr	w0, [sp, #84]
  404418:	mov	x1, #0xffffffffffffffff    	// #-1
  40441c:	lsl	x0, x1, x0
  404420:	mvn	x1, x0
  404424:	ldr	x0, [sp, #16]
  404428:	and	x0, x1, x0
  40442c:	b	404434 <ferror@plt+0x2d74>
  404430:	mov	x0, #0x0                   	// #0
  404434:	str	x0, [sp, #112]
  404438:	ldr	x0, [sp, #104]
  40443c:	add	x1, x0, #0x1
  404440:	str	x1, [sp, #104]
  404444:	ldrb	w1, [sp, #83]
  404448:	strb	w1, [x0]
  40444c:	ldr	w0, [sp, #28]
  404450:	and	w0, w0, #0x1
  404454:	cmp	w0, #0x0
  404458:	b.eq	404490 <ferror@plt+0x2dd0>  // b.none
  40445c:	ldrsb	w0, [sp, #83]
  404460:	cmp	w0, #0x42
  404464:	b.eq	404490 <ferror@plt+0x2dd0>  // b.none
  404468:	ldr	x0, [sp, #104]
  40446c:	add	x1, x0, #0x1
  404470:	str	x1, [sp, #104]
  404474:	mov	w1, #0x69                  	// #105
  404478:	strb	w1, [x0]
  40447c:	ldr	x0, [sp, #104]
  404480:	add	x1, x0, #0x1
  404484:	str	x1, [sp, #104]
  404488:	mov	w1, #0x42                  	// #66
  40448c:	strb	w1, [x0]
  404490:	ldr	x0, [sp, #104]
  404494:	strb	wzr, [x0]
  404498:	ldr	x0, [sp, #112]
  40449c:	cmp	x0, #0x0
  4044a0:	b.eq	404578 <ferror@plt+0x2eb8>  // b.none
  4044a4:	ldr	w0, [sp, #28]
  4044a8:	and	w0, w0, #0x4
  4044ac:	cmp	w0, #0x0
  4044b0:	b.eq	404528 <ferror@plt+0x2e68>  // b.none
  4044b4:	ldr	w0, [sp, #84]
  4044b8:	sub	w0, w0, #0xa
  4044bc:	ldr	x1, [sp, #112]
  4044c0:	lsr	x0, x1, x0
  4044c4:	add	x1, x0, #0x5
  4044c8:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4044cc:	movk	x0, #0xcccd
  4044d0:	umulh	x0, x1, x0
  4044d4:	lsr	x0, x0, #3
  4044d8:	str	x0, [sp, #112]
  4044dc:	ldr	x2, [sp, #112]
  4044e0:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4044e4:	movk	x0, #0xcccd
  4044e8:	umulh	x0, x2, x0
  4044ec:	lsr	x1, x0, #3
  4044f0:	mov	x0, x1
  4044f4:	lsl	x0, x0, #2
  4044f8:	add	x0, x0, x1
  4044fc:	lsl	x0, x0, #1
  404500:	sub	x1, x2, x0
  404504:	cmp	x1, #0x0
  404508:	b.ne	404578 <ferror@plt+0x2eb8>  // b.any
  40450c:	ldr	x1, [sp, #112]
  404510:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404514:	movk	x0, #0xcccd
  404518:	umulh	x0, x1, x0
  40451c:	lsr	x0, x0, #3
  404520:	str	x0, [sp, #112]
  404524:	b	404578 <ferror@plt+0x2eb8>
  404528:	ldr	w0, [sp, #84]
  40452c:	sub	w0, w0, #0xa
  404530:	ldr	x1, [sp, #112]
  404534:	lsr	x0, x1, x0
  404538:	add	x0, x0, #0x32
  40453c:	lsr	x1, x0, #2
  404540:	mov	x0, #0xf5c3                	// #62915
  404544:	movk	x0, #0x5c28, lsl #16
  404548:	movk	x0, #0xc28f, lsl #32
  40454c:	movk	x0, #0x28f5, lsl #48
  404550:	umulh	x0, x1, x0
  404554:	lsr	x0, x0, #2
  404558:	str	x0, [sp, #112]
  40455c:	ldr	x0, [sp, #112]
  404560:	cmp	x0, #0xa
  404564:	b.ne	404578 <ferror@plt+0x2eb8>  // b.any
  404568:	ldr	w0, [sp, #124]
  40456c:	add	w0, w0, #0x1
  404570:	str	w0, [sp, #124]
  404574:	str	xzr, [sp, #112]
  404578:	ldr	x0, [sp, #112]
  40457c:	cmp	x0, #0x0
  404580:	b.eq	404604 <ferror@plt+0x2f44>  // b.none
  404584:	bl	401420 <localeconv@plt>
  404588:	str	x0, [sp, #72]
  40458c:	ldr	x0, [sp, #72]
  404590:	cmp	x0, #0x0
  404594:	b.eq	4045a4 <ferror@plt+0x2ee4>  // b.none
  404598:	ldr	x0, [sp, #72]
  40459c:	ldr	x0, [x0]
  4045a0:	b	4045a8 <ferror@plt+0x2ee8>
  4045a4:	mov	x0, #0x0                   	// #0
  4045a8:	str	x0, [sp, #96]
  4045ac:	ldr	x0, [sp, #96]
  4045b0:	cmp	x0, #0x0
  4045b4:	b.eq	4045c8 <ferror@plt+0x2f08>  // b.none
  4045b8:	ldr	x0, [sp, #96]
  4045bc:	ldrsb	w0, [x0]
  4045c0:	cmp	w0, #0x0
  4045c4:	b.ne	4045d4 <ferror@plt+0x2f14>  // b.any
  4045c8:	adrp	x0, 406000 <ferror@plt+0x4940>
  4045cc:	add	x0, x0, #0xe8
  4045d0:	str	x0, [sp, #96]
  4045d4:	add	x0, sp, #0x20
  4045d8:	add	x7, sp, #0x28
  4045dc:	mov	x6, x0
  4045e0:	ldr	x5, [sp, #112]
  4045e4:	ldr	x4, [sp, #96]
  4045e8:	ldr	w3, [sp, #124]
  4045ec:	adrp	x0, 406000 <ferror@plt+0x4940>
  4045f0:	add	x2, x0, #0xf0
  4045f4:	mov	x1, #0x20                  	// #32
  4045f8:	mov	x0, x7
  4045fc:	bl	401410 <snprintf@plt>
  404600:	b	404628 <ferror@plt+0x2f68>
  404604:	add	x0, sp, #0x20
  404608:	add	x5, sp, #0x28
  40460c:	mov	x4, x0
  404610:	ldr	w3, [sp, #124]
  404614:	adrp	x0, 406000 <ferror@plt+0x4940>
  404618:	add	x2, x0, #0x100
  40461c:	mov	x1, #0x20                  	// #32
  404620:	mov	x0, x5
  404624:	bl	401410 <snprintf@plt>
  404628:	add	x0, sp, #0x28
  40462c:	bl	4014d0 <strdup@plt>
  404630:	ldp	x29, x30, [sp], #128
  404634:	ret
  404638:	stp	x29, x30, [sp, #-96]!
  40463c:	mov	x29, sp
  404640:	str	x0, [sp, #40]
  404644:	str	x1, [sp, #32]
  404648:	str	x2, [sp, #24]
  40464c:	str	x3, [sp, #16]
  404650:	str	xzr, [sp, #88]
  404654:	str	xzr, [sp, #72]
  404658:	ldr	x0, [sp, #40]
  40465c:	cmp	x0, #0x0
  404660:	b.eq	404698 <ferror@plt+0x2fd8>  // b.none
  404664:	ldr	x0, [sp, #40]
  404668:	ldrsb	w0, [x0]
  40466c:	cmp	w0, #0x0
  404670:	b.eq	404698 <ferror@plt+0x2fd8>  // b.none
  404674:	ldr	x0, [sp, #32]
  404678:	cmp	x0, #0x0
  40467c:	b.eq	404698 <ferror@plt+0x2fd8>  // b.none
  404680:	ldr	x0, [sp, #24]
  404684:	cmp	x0, #0x0
  404688:	b.eq	404698 <ferror@plt+0x2fd8>  // b.none
  40468c:	ldr	x0, [sp, #16]
  404690:	cmp	x0, #0x0
  404694:	b.ne	4046a0 <ferror@plt+0x2fe0>  // b.any
  404698:	mov	w0, #0xffffffff            	// #-1
  40469c:	b	4047f4 <ferror@plt+0x3134>
  4046a0:	ldr	x0, [sp, #40]
  4046a4:	str	x0, [sp, #80]
  4046a8:	b	4047cc <ferror@plt+0x310c>
  4046ac:	str	xzr, [sp, #64]
  4046b0:	ldr	x1, [sp, #72]
  4046b4:	ldr	x0, [sp, #24]
  4046b8:	cmp	x1, x0
  4046bc:	b.cc	4046c8 <ferror@plt+0x3008>  // b.lo, b.ul, b.last
  4046c0:	mov	w0, #0xfffffffe            	// #-2
  4046c4:	b	4047f4 <ferror@plt+0x3134>
  4046c8:	ldr	x0, [sp, #88]
  4046cc:	cmp	x0, #0x0
  4046d0:	b.ne	4046dc <ferror@plt+0x301c>  // b.any
  4046d4:	ldr	x0, [sp, #80]
  4046d8:	str	x0, [sp, #88]
  4046dc:	ldr	x0, [sp, #80]
  4046e0:	ldrsb	w0, [x0]
  4046e4:	cmp	w0, #0x2c
  4046e8:	b.ne	4046f4 <ferror@plt+0x3034>  // b.any
  4046ec:	ldr	x0, [sp, #80]
  4046f0:	str	x0, [sp, #64]
  4046f4:	ldr	x0, [sp, #80]
  4046f8:	add	x0, x0, #0x1
  4046fc:	ldrsb	w0, [x0]
  404700:	cmp	w0, #0x0
  404704:	b.ne	404714 <ferror@plt+0x3054>  // b.any
  404708:	ldr	x0, [sp, #80]
  40470c:	add	x0, x0, #0x1
  404710:	str	x0, [sp, #64]
  404714:	ldr	x0, [sp, #88]
  404718:	cmp	x0, #0x0
  40471c:	b.eq	4047bc <ferror@plt+0x30fc>  // b.none
  404720:	ldr	x0, [sp, #64]
  404724:	cmp	x0, #0x0
  404728:	b.eq	4047bc <ferror@plt+0x30fc>  // b.none
  40472c:	ldr	x1, [sp, #64]
  404730:	ldr	x0, [sp, #88]
  404734:	cmp	x1, x0
  404738:	b.hi	404744 <ferror@plt+0x3084>  // b.pmore
  40473c:	mov	w0, #0xffffffff            	// #-1
  404740:	b	4047f4 <ferror@plt+0x3134>
  404744:	ldr	x1, [sp, #64]
  404748:	ldr	x0, [sp, #88]
  40474c:	sub	x0, x1, x0
  404750:	ldr	x2, [sp, #16]
  404754:	mov	x1, x0
  404758:	ldr	x0, [sp, #88]
  40475c:	blr	x2
  404760:	str	w0, [sp, #60]
  404764:	ldr	w0, [sp, #60]
  404768:	cmn	w0, #0x1
  40476c:	b.ne	404778 <ferror@plt+0x30b8>  // b.any
  404770:	mov	w0, #0xffffffff            	// #-1
  404774:	b	4047f4 <ferror@plt+0x3134>
  404778:	ldr	x0, [sp, #72]
  40477c:	add	x1, x0, #0x1
  404780:	str	x1, [sp, #72]
  404784:	lsl	x0, x0, #2
  404788:	ldr	x1, [sp, #32]
  40478c:	add	x0, x1, x0
  404790:	ldr	w1, [sp, #60]
  404794:	str	w1, [x0]
  404798:	str	xzr, [sp, #88]
  40479c:	ldr	x0, [sp, #64]
  4047a0:	cmp	x0, #0x0
  4047a4:	b.eq	4047c0 <ferror@plt+0x3100>  // b.none
  4047a8:	ldr	x0, [sp, #64]
  4047ac:	ldrsb	w0, [x0]
  4047b0:	cmp	w0, #0x0
  4047b4:	b.eq	4047ec <ferror@plt+0x312c>  // b.none
  4047b8:	b	4047c0 <ferror@plt+0x3100>
  4047bc:	nop
  4047c0:	ldr	x0, [sp, #80]
  4047c4:	add	x0, x0, #0x1
  4047c8:	str	x0, [sp, #80]
  4047cc:	ldr	x0, [sp, #80]
  4047d0:	cmp	x0, #0x0
  4047d4:	b.eq	4047f0 <ferror@plt+0x3130>  // b.none
  4047d8:	ldr	x0, [sp, #80]
  4047dc:	ldrsb	w0, [x0]
  4047e0:	cmp	w0, #0x0
  4047e4:	b.ne	4046ac <ferror@plt+0x2fec>  // b.any
  4047e8:	b	4047f0 <ferror@plt+0x3130>
  4047ec:	nop
  4047f0:	ldr	x0, [sp, #72]
  4047f4:	ldp	x29, x30, [sp], #96
  4047f8:	ret
  4047fc:	stp	x29, x30, [sp, #-80]!
  404800:	mov	x29, sp
  404804:	str	x0, [sp, #56]
  404808:	str	x1, [sp, #48]
  40480c:	str	x2, [sp, #40]
  404810:	str	x3, [sp, #32]
  404814:	str	x4, [sp, #24]
  404818:	ldr	x0, [sp, #56]
  40481c:	cmp	x0, #0x0
  404820:	b.eq	404854 <ferror@plt+0x3194>  // b.none
  404824:	ldr	x0, [sp, #56]
  404828:	ldrsb	w0, [x0]
  40482c:	cmp	w0, #0x0
  404830:	b.eq	404854 <ferror@plt+0x3194>  // b.none
  404834:	ldr	x0, [sp, #32]
  404838:	cmp	x0, #0x0
  40483c:	b.eq	404854 <ferror@plt+0x3194>  // b.none
  404840:	ldr	x0, [sp, #32]
  404844:	ldr	x0, [x0]
  404848:	ldr	x1, [sp, #40]
  40484c:	cmp	x1, x0
  404850:	b.cs	40485c <ferror@plt+0x319c>  // b.hs, b.nlast
  404854:	mov	w0, #0xffffffff            	// #-1
  404858:	b	4048f0 <ferror@plt+0x3230>
  40485c:	ldr	x0, [sp, #56]
  404860:	ldrsb	w0, [x0]
  404864:	cmp	w0, #0x2b
  404868:	b.ne	40487c <ferror@plt+0x31bc>  // b.any
  40486c:	ldr	x0, [sp, #56]
  404870:	add	x0, x0, #0x1
  404874:	str	x0, [sp, #72]
  404878:	b	40488c <ferror@plt+0x31cc>
  40487c:	ldr	x0, [sp, #56]
  404880:	str	x0, [sp, #72]
  404884:	ldr	x0, [sp, #32]
  404888:	str	xzr, [x0]
  40488c:	ldr	x0, [sp, #32]
  404890:	ldr	x0, [x0]
  404894:	lsl	x0, x0, #2
  404898:	ldr	x1, [sp, #48]
  40489c:	add	x4, x1, x0
  4048a0:	ldr	x0, [sp, #32]
  4048a4:	ldr	x0, [x0]
  4048a8:	ldr	x1, [sp, #40]
  4048ac:	sub	x0, x1, x0
  4048b0:	ldr	x3, [sp, #24]
  4048b4:	mov	x2, x0
  4048b8:	mov	x1, x4
  4048bc:	ldr	x0, [sp, #72]
  4048c0:	bl	404638 <ferror@plt+0x2f78>
  4048c4:	str	w0, [sp, #68]
  4048c8:	ldr	w0, [sp, #68]
  4048cc:	cmp	w0, #0x0
  4048d0:	b.le	4048ec <ferror@plt+0x322c>
  4048d4:	ldr	x0, [sp, #32]
  4048d8:	ldr	x1, [x0]
  4048dc:	ldrsw	x0, [sp, #68]
  4048e0:	add	x1, x1, x0
  4048e4:	ldr	x0, [sp, #32]
  4048e8:	str	x1, [x0]
  4048ec:	ldr	w0, [sp, #68]
  4048f0:	ldp	x29, x30, [sp], #80
  4048f4:	ret
  4048f8:	stp	x29, x30, [sp, #-80]!
  4048fc:	mov	x29, sp
  404900:	str	x0, [sp, #40]
  404904:	str	x1, [sp, #32]
  404908:	str	x2, [sp, #24]
  40490c:	str	xzr, [sp, #72]
  404910:	ldr	x0, [sp, #40]
  404914:	cmp	x0, #0x0
  404918:	b.eq	404934 <ferror@plt+0x3274>  // b.none
  40491c:	ldr	x0, [sp, #24]
  404920:	cmp	x0, #0x0
  404924:	b.eq	404934 <ferror@plt+0x3274>  // b.none
  404928:	ldr	x0, [sp, #32]
  40492c:	cmp	x0, #0x0
  404930:	b.ne	40493c <ferror@plt+0x327c>  // b.any
  404934:	mov	w0, #0xffffffea            	// #-22
  404938:	b	404ab8 <ferror@plt+0x33f8>
  40493c:	ldr	x0, [sp, #40]
  404940:	str	x0, [sp, #64]
  404944:	b	404a90 <ferror@plt+0x33d0>
  404948:	str	xzr, [sp, #56]
  40494c:	ldr	x0, [sp, #72]
  404950:	cmp	x0, #0x0
  404954:	b.ne	404960 <ferror@plt+0x32a0>  // b.any
  404958:	ldr	x0, [sp, #64]
  40495c:	str	x0, [sp, #72]
  404960:	ldr	x0, [sp, #64]
  404964:	ldrsb	w0, [x0]
  404968:	cmp	w0, #0x2c
  40496c:	b.ne	404978 <ferror@plt+0x32b8>  // b.any
  404970:	ldr	x0, [sp, #64]
  404974:	str	x0, [sp, #56]
  404978:	ldr	x0, [sp, #64]
  40497c:	add	x0, x0, #0x1
  404980:	ldrsb	w0, [x0]
  404984:	cmp	w0, #0x0
  404988:	b.ne	404998 <ferror@plt+0x32d8>  // b.any
  40498c:	ldr	x0, [sp, #64]
  404990:	add	x0, x0, #0x1
  404994:	str	x0, [sp, #56]
  404998:	ldr	x0, [sp, #72]
  40499c:	cmp	x0, #0x0
  4049a0:	b.eq	404a80 <ferror@plt+0x33c0>  // b.none
  4049a4:	ldr	x0, [sp, #56]
  4049a8:	cmp	x0, #0x0
  4049ac:	b.eq	404a80 <ferror@plt+0x33c0>  // b.none
  4049b0:	ldr	x1, [sp, #56]
  4049b4:	ldr	x0, [sp, #72]
  4049b8:	cmp	x1, x0
  4049bc:	b.hi	4049c8 <ferror@plt+0x3308>  // b.pmore
  4049c0:	mov	w0, #0xffffffff            	// #-1
  4049c4:	b	404ab8 <ferror@plt+0x33f8>
  4049c8:	ldr	x1, [sp, #56]
  4049cc:	ldr	x0, [sp, #72]
  4049d0:	sub	x0, x1, x0
  4049d4:	ldr	x2, [sp, #24]
  4049d8:	mov	x1, x0
  4049dc:	ldr	x0, [sp, #72]
  4049e0:	blr	x2
  4049e4:	str	w0, [sp, #52]
  4049e8:	ldr	w0, [sp, #52]
  4049ec:	cmp	w0, #0x0
  4049f0:	b.ge	4049fc <ferror@plt+0x333c>  // b.tcont
  4049f4:	ldr	w0, [sp, #52]
  4049f8:	b	404ab8 <ferror@plt+0x33f8>
  4049fc:	ldr	w0, [sp, #52]
  404a00:	add	w1, w0, #0x7
  404a04:	cmp	w0, #0x0
  404a08:	csel	w0, w1, w0, lt  // lt = tstop
  404a0c:	asr	w0, w0, #3
  404a10:	mov	w3, w0
  404a14:	sxtw	x0, w3
  404a18:	ldr	x1, [sp, #32]
  404a1c:	add	x0, x1, x0
  404a20:	ldrsb	w2, [x0]
  404a24:	ldr	w0, [sp, #52]
  404a28:	negs	w1, w0
  404a2c:	and	w0, w0, #0x7
  404a30:	and	w1, w1, #0x7
  404a34:	csneg	w0, w0, w1, mi  // mi = first
  404a38:	mov	w1, #0x1                   	// #1
  404a3c:	lsl	w0, w1, w0
  404a40:	sxtb	w1, w0
  404a44:	sxtw	x0, w3
  404a48:	ldr	x3, [sp, #32]
  404a4c:	add	x0, x3, x0
  404a50:	orr	w1, w2, w1
  404a54:	sxtb	w1, w1
  404a58:	strb	w1, [x0]
  404a5c:	str	xzr, [sp, #72]
  404a60:	ldr	x0, [sp, #56]
  404a64:	cmp	x0, #0x0
  404a68:	b.eq	404a84 <ferror@plt+0x33c4>  // b.none
  404a6c:	ldr	x0, [sp, #56]
  404a70:	ldrsb	w0, [x0]
  404a74:	cmp	w0, #0x0
  404a78:	b.eq	404ab0 <ferror@plt+0x33f0>  // b.none
  404a7c:	b	404a84 <ferror@plt+0x33c4>
  404a80:	nop
  404a84:	ldr	x0, [sp, #64]
  404a88:	add	x0, x0, #0x1
  404a8c:	str	x0, [sp, #64]
  404a90:	ldr	x0, [sp, #64]
  404a94:	cmp	x0, #0x0
  404a98:	b.eq	404ab4 <ferror@plt+0x33f4>  // b.none
  404a9c:	ldr	x0, [sp, #64]
  404aa0:	ldrsb	w0, [x0]
  404aa4:	cmp	w0, #0x0
  404aa8:	b.ne	404948 <ferror@plt+0x3288>  // b.any
  404aac:	b	404ab4 <ferror@plt+0x33f4>
  404ab0:	nop
  404ab4:	mov	w0, #0x0                   	// #0
  404ab8:	ldp	x29, x30, [sp], #80
  404abc:	ret
  404ac0:	stp	x29, x30, [sp, #-80]!
  404ac4:	mov	x29, sp
  404ac8:	str	x0, [sp, #40]
  404acc:	str	x1, [sp, #32]
  404ad0:	str	x2, [sp, #24]
  404ad4:	str	xzr, [sp, #72]
  404ad8:	ldr	x0, [sp, #40]
  404adc:	cmp	x0, #0x0
  404ae0:	b.eq	404afc <ferror@plt+0x343c>  // b.none
  404ae4:	ldr	x0, [sp, #24]
  404ae8:	cmp	x0, #0x0
  404aec:	b.eq	404afc <ferror@plt+0x343c>  // b.none
  404af0:	ldr	x0, [sp, #32]
  404af4:	cmp	x0, #0x0
  404af8:	b.ne	404b04 <ferror@plt+0x3444>  // b.any
  404afc:	mov	w0, #0xffffffea            	// #-22
  404b00:	b	404c38 <ferror@plt+0x3578>
  404b04:	ldr	x0, [sp, #40]
  404b08:	str	x0, [sp, #64]
  404b0c:	b	404c10 <ferror@plt+0x3550>
  404b10:	str	xzr, [sp, #56]
  404b14:	ldr	x0, [sp, #72]
  404b18:	cmp	x0, #0x0
  404b1c:	b.ne	404b28 <ferror@plt+0x3468>  // b.any
  404b20:	ldr	x0, [sp, #64]
  404b24:	str	x0, [sp, #72]
  404b28:	ldr	x0, [sp, #64]
  404b2c:	ldrsb	w0, [x0]
  404b30:	cmp	w0, #0x2c
  404b34:	b.ne	404b40 <ferror@plt+0x3480>  // b.any
  404b38:	ldr	x0, [sp, #64]
  404b3c:	str	x0, [sp, #56]
  404b40:	ldr	x0, [sp, #64]
  404b44:	add	x0, x0, #0x1
  404b48:	ldrsb	w0, [x0]
  404b4c:	cmp	w0, #0x0
  404b50:	b.ne	404b60 <ferror@plt+0x34a0>  // b.any
  404b54:	ldr	x0, [sp, #64]
  404b58:	add	x0, x0, #0x1
  404b5c:	str	x0, [sp, #56]
  404b60:	ldr	x0, [sp, #72]
  404b64:	cmp	x0, #0x0
  404b68:	b.eq	404c00 <ferror@plt+0x3540>  // b.none
  404b6c:	ldr	x0, [sp, #56]
  404b70:	cmp	x0, #0x0
  404b74:	b.eq	404c00 <ferror@plt+0x3540>  // b.none
  404b78:	ldr	x1, [sp, #56]
  404b7c:	ldr	x0, [sp, #72]
  404b80:	cmp	x1, x0
  404b84:	b.hi	404b90 <ferror@plt+0x34d0>  // b.pmore
  404b88:	mov	w0, #0xffffffff            	// #-1
  404b8c:	b	404c38 <ferror@plt+0x3578>
  404b90:	ldr	x1, [sp, #56]
  404b94:	ldr	x0, [sp, #72]
  404b98:	sub	x0, x1, x0
  404b9c:	ldr	x2, [sp, #24]
  404ba0:	mov	x1, x0
  404ba4:	ldr	x0, [sp, #72]
  404ba8:	blr	x2
  404bac:	str	x0, [sp, #48]
  404bb0:	ldr	x0, [sp, #48]
  404bb4:	cmp	x0, #0x0
  404bb8:	b.ge	404bc4 <ferror@plt+0x3504>  // b.tcont
  404bbc:	ldr	x0, [sp, #48]
  404bc0:	b	404c38 <ferror@plt+0x3578>
  404bc4:	ldr	x0, [sp, #32]
  404bc8:	ldr	x1, [x0]
  404bcc:	ldr	x0, [sp, #48]
  404bd0:	orr	x1, x1, x0
  404bd4:	ldr	x0, [sp, #32]
  404bd8:	str	x1, [x0]
  404bdc:	str	xzr, [sp, #72]
  404be0:	ldr	x0, [sp, #56]
  404be4:	cmp	x0, #0x0
  404be8:	b.eq	404c04 <ferror@plt+0x3544>  // b.none
  404bec:	ldr	x0, [sp, #56]
  404bf0:	ldrsb	w0, [x0]
  404bf4:	cmp	w0, #0x0
  404bf8:	b.eq	404c30 <ferror@plt+0x3570>  // b.none
  404bfc:	b	404c04 <ferror@plt+0x3544>
  404c00:	nop
  404c04:	ldr	x0, [sp, #64]
  404c08:	add	x0, x0, #0x1
  404c0c:	str	x0, [sp, #64]
  404c10:	ldr	x0, [sp, #64]
  404c14:	cmp	x0, #0x0
  404c18:	b.eq	404c34 <ferror@plt+0x3574>  // b.none
  404c1c:	ldr	x0, [sp, #64]
  404c20:	ldrsb	w0, [x0]
  404c24:	cmp	w0, #0x0
  404c28:	b.ne	404b10 <ferror@plt+0x3450>  // b.any
  404c2c:	b	404c34 <ferror@plt+0x3574>
  404c30:	nop
  404c34:	mov	w0, #0x0                   	// #0
  404c38:	ldp	x29, x30, [sp], #80
  404c3c:	ret
  404c40:	stp	x29, x30, [sp, #-64]!
  404c44:	mov	x29, sp
  404c48:	str	x0, [sp, #40]
  404c4c:	str	x1, [sp, #32]
  404c50:	str	x2, [sp, #24]
  404c54:	str	w3, [sp, #20]
  404c58:	str	xzr, [sp, #56]
  404c5c:	ldr	x0, [sp, #40]
  404c60:	cmp	x0, #0x0
  404c64:	b.ne	404c70 <ferror@plt+0x35b0>  // b.any
  404c68:	mov	w0, #0x0                   	// #0
  404c6c:	b	404e4c <ferror@plt+0x378c>
  404c70:	ldr	x0, [sp, #32]
  404c74:	ldr	w1, [sp, #20]
  404c78:	str	w1, [x0]
  404c7c:	ldr	x0, [sp, #32]
  404c80:	ldr	w1, [x0]
  404c84:	ldr	x0, [sp, #24]
  404c88:	str	w1, [x0]
  404c8c:	bl	401670 <__errno_location@plt>
  404c90:	str	wzr, [x0]
  404c94:	ldr	x0, [sp, #40]
  404c98:	ldrsb	w0, [x0]
  404c9c:	cmp	w0, #0x3a
  404ca0:	b.ne	404d14 <ferror@plt+0x3654>  // b.any
  404ca4:	ldr	x0, [sp, #40]
  404ca8:	add	x0, x0, #0x1
  404cac:	str	x0, [sp, #40]
  404cb0:	add	x0, sp, #0x38
  404cb4:	mov	w2, #0xa                   	// #10
  404cb8:	mov	x1, x0
  404cbc:	ldr	x0, [sp, #40]
  404cc0:	bl	401580 <strtol@plt>
  404cc4:	mov	w1, w0
  404cc8:	ldr	x0, [sp, #24]
  404ccc:	str	w1, [x0]
  404cd0:	bl	401670 <__errno_location@plt>
  404cd4:	ldr	w0, [x0]
  404cd8:	cmp	w0, #0x0
  404cdc:	b.ne	404d0c <ferror@plt+0x364c>  // b.any
  404ce0:	ldr	x0, [sp, #56]
  404ce4:	cmp	x0, #0x0
  404ce8:	b.eq	404d0c <ferror@plt+0x364c>  // b.none
  404cec:	ldr	x0, [sp, #56]
  404cf0:	ldrsb	w0, [x0]
  404cf4:	cmp	w0, #0x0
  404cf8:	b.ne	404d0c <ferror@plt+0x364c>  // b.any
  404cfc:	ldr	x0, [sp, #56]
  404d00:	ldr	x1, [sp, #40]
  404d04:	cmp	x1, x0
  404d08:	b.ne	404e48 <ferror@plt+0x3788>  // b.any
  404d0c:	mov	w0, #0xffffffff            	// #-1
  404d10:	b	404e4c <ferror@plt+0x378c>
  404d14:	add	x0, sp, #0x38
  404d18:	mov	w2, #0xa                   	// #10
  404d1c:	mov	x1, x0
  404d20:	ldr	x0, [sp, #40]
  404d24:	bl	401580 <strtol@plt>
  404d28:	mov	w1, w0
  404d2c:	ldr	x0, [sp, #32]
  404d30:	str	w1, [x0]
  404d34:	ldr	x0, [sp, #32]
  404d38:	ldr	w1, [x0]
  404d3c:	ldr	x0, [sp, #24]
  404d40:	str	w1, [x0]
  404d44:	bl	401670 <__errno_location@plt>
  404d48:	ldr	w0, [x0]
  404d4c:	cmp	w0, #0x0
  404d50:	b.ne	404d70 <ferror@plt+0x36b0>  // b.any
  404d54:	ldr	x0, [sp, #56]
  404d58:	cmp	x0, #0x0
  404d5c:	b.eq	404d70 <ferror@plt+0x36b0>  // b.none
  404d60:	ldr	x0, [sp, #56]
  404d64:	ldr	x1, [sp, #40]
  404d68:	cmp	x1, x0
  404d6c:	b.ne	404d78 <ferror@plt+0x36b8>  // b.any
  404d70:	mov	w0, #0xffffffff            	// #-1
  404d74:	b	404e4c <ferror@plt+0x378c>
  404d78:	ldr	x0, [sp, #56]
  404d7c:	ldrsb	w0, [x0]
  404d80:	cmp	w0, #0x3a
  404d84:	b.ne	404dac <ferror@plt+0x36ec>  // b.any
  404d88:	ldr	x0, [sp, #56]
  404d8c:	add	x0, x0, #0x1
  404d90:	ldrsb	w0, [x0]
  404d94:	cmp	w0, #0x0
  404d98:	b.ne	404dac <ferror@plt+0x36ec>  // b.any
  404d9c:	ldr	x0, [sp, #24]
  404da0:	ldr	w1, [sp, #20]
  404da4:	str	w1, [x0]
  404da8:	b	404e48 <ferror@plt+0x3788>
  404dac:	ldr	x0, [sp, #56]
  404db0:	ldrsb	w0, [x0]
  404db4:	cmp	w0, #0x2d
  404db8:	b.eq	404dcc <ferror@plt+0x370c>  // b.none
  404dbc:	ldr	x0, [sp, #56]
  404dc0:	ldrsb	w0, [x0]
  404dc4:	cmp	w0, #0x3a
  404dc8:	b.ne	404e48 <ferror@plt+0x3788>  // b.any
  404dcc:	ldr	x0, [sp, #56]
  404dd0:	add	x0, x0, #0x1
  404dd4:	str	x0, [sp, #40]
  404dd8:	str	xzr, [sp, #56]
  404ddc:	bl	401670 <__errno_location@plt>
  404de0:	str	wzr, [x0]
  404de4:	add	x0, sp, #0x38
  404de8:	mov	w2, #0xa                   	// #10
  404dec:	mov	x1, x0
  404df0:	ldr	x0, [sp, #40]
  404df4:	bl	401580 <strtol@plt>
  404df8:	mov	w1, w0
  404dfc:	ldr	x0, [sp, #24]
  404e00:	str	w1, [x0]
  404e04:	bl	401670 <__errno_location@plt>
  404e08:	ldr	w0, [x0]
  404e0c:	cmp	w0, #0x0
  404e10:	b.ne	404e40 <ferror@plt+0x3780>  // b.any
  404e14:	ldr	x0, [sp, #56]
  404e18:	cmp	x0, #0x0
  404e1c:	b.eq	404e40 <ferror@plt+0x3780>  // b.none
  404e20:	ldr	x0, [sp, #56]
  404e24:	ldrsb	w0, [x0]
  404e28:	cmp	w0, #0x0
  404e2c:	b.ne	404e40 <ferror@plt+0x3780>  // b.any
  404e30:	ldr	x0, [sp, #56]
  404e34:	ldr	x1, [sp, #40]
  404e38:	cmp	x1, x0
  404e3c:	b.ne	404e48 <ferror@plt+0x3788>  // b.any
  404e40:	mov	w0, #0xffffffff            	// #-1
  404e44:	b	404e4c <ferror@plt+0x378c>
  404e48:	mov	w0, #0x0                   	// #0
  404e4c:	ldp	x29, x30, [sp], #64
  404e50:	ret
  404e54:	sub	sp, sp, #0x20
  404e58:	str	x0, [sp, #8]
  404e5c:	str	x1, [sp]
  404e60:	ldr	x0, [sp, #8]
  404e64:	str	x0, [sp, #24]
  404e68:	ldr	x0, [sp]
  404e6c:	str	xzr, [x0]
  404e70:	b	404e80 <ferror@plt+0x37c0>
  404e74:	ldr	x0, [sp, #24]
  404e78:	add	x0, x0, #0x1
  404e7c:	str	x0, [sp, #24]
  404e80:	ldr	x0, [sp, #24]
  404e84:	cmp	x0, #0x0
  404e88:	b.eq	404eb0 <ferror@plt+0x37f0>  // b.none
  404e8c:	ldr	x0, [sp, #24]
  404e90:	ldrsb	w0, [x0]
  404e94:	cmp	w0, #0x2f
  404e98:	b.ne	404eb0 <ferror@plt+0x37f0>  // b.any
  404e9c:	ldr	x0, [sp, #24]
  404ea0:	add	x0, x0, #0x1
  404ea4:	ldrsb	w0, [x0]
  404ea8:	cmp	w0, #0x2f
  404eac:	b.eq	404e74 <ferror@plt+0x37b4>  // b.none
  404eb0:	ldr	x0, [sp, #24]
  404eb4:	cmp	x0, #0x0
  404eb8:	b.eq	404ecc <ferror@plt+0x380c>  // b.none
  404ebc:	ldr	x0, [sp, #24]
  404ec0:	ldrsb	w0, [x0]
  404ec4:	cmp	w0, #0x0
  404ec8:	b.ne	404ed4 <ferror@plt+0x3814>  // b.any
  404ecc:	mov	x0, #0x0                   	// #0
  404ed0:	b	404f34 <ferror@plt+0x3874>
  404ed4:	ldr	x0, [sp]
  404ed8:	mov	x1, #0x1                   	// #1
  404edc:	str	x1, [x0]
  404ee0:	ldr	x0, [sp, #24]
  404ee4:	add	x0, x0, #0x1
  404ee8:	str	x0, [sp, #16]
  404eec:	b	404f10 <ferror@plt+0x3850>
  404ef0:	ldr	x0, [sp]
  404ef4:	ldr	x0, [x0]
  404ef8:	add	x1, x0, #0x1
  404efc:	ldr	x0, [sp]
  404f00:	str	x1, [x0]
  404f04:	ldr	x0, [sp, #16]
  404f08:	add	x0, x0, #0x1
  404f0c:	str	x0, [sp, #16]
  404f10:	ldr	x0, [sp, #16]
  404f14:	ldrsb	w0, [x0]
  404f18:	cmp	w0, #0x0
  404f1c:	b.eq	404f30 <ferror@plt+0x3870>  // b.none
  404f20:	ldr	x0, [sp, #16]
  404f24:	ldrsb	w0, [x0]
  404f28:	cmp	w0, #0x2f
  404f2c:	b.ne	404ef0 <ferror@plt+0x3830>  // b.any
  404f30:	ldr	x0, [sp, #24]
  404f34:	add	sp, sp, #0x20
  404f38:	ret
  404f3c:	stp	x29, x30, [sp, #-64]!
  404f40:	mov	x29, sp
  404f44:	str	x0, [sp, #24]
  404f48:	str	x1, [sp, #16]
  404f4c:	b	40504c <ferror@plt+0x398c>
  404f50:	add	x0, sp, #0x28
  404f54:	mov	x1, x0
  404f58:	ldr	x0, [sp, #24]
  404f5c:	bl	404e54 <ferror@plt+0x3794>
  404f60:	str	x0, [sp, #56]
  404f64:	add	x0, sp, #0x20
  404f68:	mov	x1, x0
  404f6c:	ldr	x0, [sp, #16]
  404f70:	bl	404e54 <ferror@plt+0x3794>
  404f74:	str	x0, [sp, #48]
  404f78:	ldr	x1, [sp, #40]
  404f7c:	ldr	x0, [sp, #32]
  404f80:	add	x0, x1, x0
  404f84:	cmp	x0, #0x0
  404f88:	b.ne	404f94 <ferror@plt+0x38d4>  // b.any
  404f8c:	mov	w0, #0x1                   	// #1
  404f90:	b	405068 <ferror@plt+0x39a8>
  404f94:	ldr	x1, [sp, #40]
  404f98:	ldr	x0, [sp, #32]
  404f9c:	add	x0, x1, x0
  404fa0:	cmp	x0, #0x1
  404fa4:	b.ne	404fe8 <ferror@plt+0x3928>  // b.any
  404fa8:	ldr	x0, [sp, #56]
  404fac:	cmp	x0, #0x0
  404fb0:	b.eq	404fc4 <ferror@plt+0x3904>  // b.none
  404fb4:	ldr	x0, [sp, #56]
  404fb8:	ldrsb	w0, [x0]
  404fbc:	cmp	w0, #0x2f
  404fc0:	b.eq	404fe0 <ferror@plt+0x3920>  // b.none
  404fc4:	ldr	x0, [sp, #48]
  404fc8:	cmp	x0, #0x0
  404fcc:	b.eq	404fe8 <ferror@plt+0x3928>  // b.none
  404fd0:	ldr	x0, [sp, #48]
  404fd4:	ldrsb	w0, [x0]
  404fd8:	cmp	w0, #0x2f
  404fdc:	b.ne	404fe8 <ferror@plt+0x3928>  // b.any
  404fe0:	mov	w0, #0x1                   	// #1
  404fe4:	b	405068 <ferror@plt+0x39a8>
  404fe8:	ldr	x0, [sp, #56]
  404fec:	cmp	x0, #0x0
  404ff0:	b.eq	405064 <ferror@plt+0x39a4>  // b.none
  404ff4:	ldr	x0, [sp, #48]
  404ff8:	cmp	x0, #0x0
  404ffc:	b.eq	405064 <ferror@plt+0x39a4>  // b.none
  405000:	ldr	x1, [sp, #40]
  405004:	ldr	x0, [sp, #32]
  405008:	cmp	x1, x0
  40500c:	b.ne	405064 <ferror@plt+0x39a4>  // b.any
  405010:	ldr	x0, [sp, #40]
  405014:	mov	x2, x0
  405018:	ldr	x1, [sp, #48]
  40501c:	ldr	x0, [sp, #56]
  405020:	bl	401470 <strncmp@plt>
  405024:	cmp	w0, #0x0
  405028:	b.ne	405064 <ferror@plt+0x39a4>  // b.any
  40502c:	ldr	x0, [sp, #40]
  405030:	ldr	x1, [sp, #56]
  405034:	add	x0, x1, x0
  405038:	str	x0, [sp, #24]
  40503c:	ldr	x0, [sp, #32]
  405040:	ldr	x1, [sp, #48]
  405044:	add	x0, x1, x0
  405048:	str	x0, [sp, #16]
  40504c:	ldr	x0, [sp, #24]
  405050:	cmp	x0, #0x0
  405054:	b.eq	405064 <ferror@plt+0x39a4>  // b.none
  405058:	ldr	x0, [sp, #16]
  40505c:	cmp	x0, #0x0
  405060:	b.ne	404f50 <ferror@plt+0x3890>  // b.any
  405064:	mov	w0, #0x0                   	// #0
  405068:	ldp	x29, x30, [sp], #64
  40506c:	ret
  405070:	stp	x29, x30, [sp, #-64]!
  405074:	mov	x29, sp
  405078:	str	x0, [sp, #40]
  40507c:	str	x1, [sp, #32]
  405080:	str	x2, [sp, #24]
  405084:	ldr	x0, [sp, #40]
  405088:	cmp	x0, #0x0
  40508c:	b.ne	4050ac <ferror@plt+0x39ec>  // b.any
  405090:	ldr	x0, [sp, #32]
  405094:	cmp	x0, #0x0
  405098:	b.ne	4050ac <ferror@plt+0x39ec>  // b.any
  40509c:	adrp	x0, 406000 <ferror@plt+0x4940>
  4050a0:	add	x0, x0, #0x108
  4050a4:	bl	4014d0 <strdup@plt>
  4050a8:	b	4051d0 <ferror@plt+0x3b10>
  4050ac:	ldr	x0, [sp, #40]
  4050b0:	cmp	x0, #0x0
  4050b4:	b.ne	4050c8 <ferror@plt+0x3a08>  // b.any
  4050b8:	ldr	x1, [sp, #24]
  4050bc:	ldr	x0, [sp, #32]
  4050c0:	bl	4015b0 <strndup@plt>
  4050c4:	b	4051d0 <ferror@plt+0x3b10>
  4050c8:	ldr	x0, [sp, #32]
  4050cc:	cmp	x0, #0x0
  4050d0:	b.ne	4050e0 <ferror@plt+0x3a20>  // b.any
  4050d4:	ldr	x0, [sp, #40]
  4050d8:	bl	4014d0 <strdup@plt>
  4050dc:	b	4051d0 <ferror@plt+0x3b10>
  4050e0:	ldr	x0, [sp, #40]
  4050e4:	cmp	x0, #0x0
  4050e8:	b.ne	40510c <ferror@plt+0x3a4c>  // b.any
  4050ec:	adrp	x0, 406000 <ferror@plt+0x4940>
  4050f0:	add	x3, x0, #0x168
  4050f4:	mov	w2, #0x383                 	// #899
  4050f8:	adrp	x0, 406000 <ferror@plt+0x4940>
  4050fc:	add	x1, x0, #0x110
  405100:	adrp	x0, 406000 <ferror@plt+0x4940>
  405104:	add	x0, x0, #0x120
  405108:	bl	401660 <__assert_fail@plt>
  40510c:	ldr	x0, [sp, #32]
  405110:	cmp	x0, #0x0
  405114:	b.ne	405138 <ferror@plt+0x3a78>  // b.any
  405118:	adrp	x0, 406000 <ferror@plt+0x4940>
  40511c:	add	x3, x0, #0x168
  405120:	mov	w2, #0x384                 	// #900
  405124:	adrp	x0, 406000 <ferror@plt+0x4940>
  405128:	add	x1, x0, #0x110
  40512c:	adrp	x0, 406000 <ferror@plt+0x4940>
  405130:	add	x0, x0, #0x128
  405134:	bl	401660 <__assert_fail@plt>
  405138:	ldr	x0, [sp, #40]
  40513c:	bl	401370 <strlen@plt>
  405140:	str	x0, [sp, #56]
  405144:	ldr	x0, [sp, #56]
  405148:	mvn	x0, x0
  40514c:	ldr	x1, [sp, #24]
  405150:	cmp	x1, x0
  405154:	b.ls	405160 <ferror@plt+0x3aa0>  // b.plast
  405158:	mov	x0, #0x0                   	// #0
  40515c:	b	4051d0 <ferror@plt+0x3b10>
  405160:	ldr	x1, [sp, #56]
  405164:	ldr	x0, [sp, #24]
  405168:	add	x0, x1, x0
  40516c:	add	x0, x0, #0x1
  405170:	bl	401450 <malloc@plt>
  405174:	str	x0, [sp, #48]
  405178:	ldr	x0, [sp, #48]
  40517c:	cmp	x0, #0x0
  405180:	b.ne	40518c <ferror@plt+0x3acc>  // b.any
  405184:	mov	x0, #0x0                   	// #0
  405188:	b	4051d0 <ferror@plt+0x3b10>
  40518c:	ldr	x2, [sp, #56]
  405190:	ldr	x1, [sp, #40]
  405194:	ldr	x0, [sp, #48]
  405198:	bl	401340 <memcpy@plt>
  40519c:	ldr	x1, [sp, #48]
  4051a0:	ldr	x0, [sp, #56]
  4051a4:	add	x0, x1, x0
  4051a8:	ldr	x2, [sp, #24]
  4051ac:	ldr	x1, [sp, #32]
  4051b0:	bl	401340 <memcpy@plt>
  4051b4:	ldr	x1, [sp, #56]
  4051b8:	ldr	x0, [sp, #24]
  4051bc:	add	x0, x1, x0
  4051c0:	ldr	x1, [sp, #48]
  4051c4:	add	x0, x1, x0
  4051c8:	strb	wzr, [x0]
  4051cc:	ldr	x0, [sp, #48]
  4051d0:	ldp	x29, x30, [sp], #64
  4051d4:	ret
  4051d8:	stp	x29, x30, [sp, #-32]!
  4051dc:	mov	x29, sp
  4051e0:	str	x0, [sp, #24]
  4051e4:	str	x1, [sp, #16]
  4051e8:	ldr	x0, [sp, #16]
  4051ec:	cmp	x0, #0x0
  4051f0:	b.eq	405200 <ferror@plt+0x3b40>  // b.none
  4051f4:	ldr	x0, [sp, #16]
  4051f8:	bl	401370 <strlen@plt>
  4051fc:	b	405204 <ferror@plt+0x3b44>
  405200:	mov	x0, #0x0                   	// #0
  405204:	mov	x2, x0
  405208:	ldr	x1, [sp, #16]
  40520c:	ldr	x0, [sp, #24]
  405210:	bl	405070 <ferror@plt+0x39b0>
  405214:	ldp	x29, x30, [sp], #32
  405218:	ret
  40521c:	stp	x29, x30, [sp, #-304]!
  405220:	mov	x29, sp
  405224:	str	x0, [sp, #56]
  405228:	str	x1, [sp, #48]
  40522c:	str	x2, [sp, #256]
  405230:	str	x3, [sp, #264]
  405234:	str	x4, [sp, #272]
  405238:	str	x5, [sp, #280]
  40523c:	str	x6, [sp, #288]
  405240:	str	x7, [sp, #296]
  405244:	str	q0, [sp, #128]
  405248:	str	q1, [sp, #144]
  40524c:	str	q2, [sp, #160]
  405250:	str	q3, [sp, #176]
  405254:	str	q4, [sp, #192]
  405258:	str	q5, [sp, #208]
  40525c:	str	q6, [sp, #224]
  405260:	str	q7, [sp, #240]
  405264:	add	x0, sp, #0x130
  405268:	str	x0, [sp, #80]
  40526c:	add	x0, sp, #0x130
  405270:	str	x0, [sp, #88]
  405274:	add	x0, sp, #0x100
  405278:	str	x0, [sp, #96]
  40527c:	mov	w0, #0xffffffd0            	// #-48
  405280:	str	w0, [sp, #104]
  405284:	mov	w0, #0xffffff80            	// #-128
  405288:	str	w0, [sp, #108]
  40528c:	add	x2, sp, #0x10
  405290:	add	x3, sp, #0x50
  405294:	ldp	x0, x1, [x3]
  405298:	stp	x0, x1, [x2]
  40529c:	ldp	x0, x1, [x3, #16]
  4052a0:	stp	x0, x1, [x2, #16]
  4052a4:	add	x1, sp, #0x10
  4052a8:	add	x0, sp, #0x48
  4052ac:	mov	x2, x1
  4052b0:	ldr	x1, [sp, #48]
  4052b4:	bl	4015a0 <vasprintf@plt>
  4052b8:	str	w0, [sp, #124]
  4052bc:	ldr	w0, [sp, #124]
  4052c0:	cmp	w0, #0x0
  4052c4:	b.ge	4052d0 <ferror@plt+0x3c10>  // b.tcont
  4052c8:	mov	x0, #0x0                   	// #0
  4052cc:	b	4052f8 <ferror@plt+0x3c38>
  4052d0:	ldr	x0, [sp, #72]
  4052d4:	ldrsw	x1, [sp, #124]
  4052d8:	mov	x2, x1
  4052dc:	mov	x1, x0
  4052e0:	ldr	x0, [sp, #56]
  4052e4:	bl	405070 <ferror@plt+0x39b0>
  4052e8:	str	x0, [sp, #112]
  4052ec:	ldr	x0, [sp, #72]
  4052f0:	bl	401590 <free@plt>
  4052f4:	ldr	x0, [sp, #112]
  4052f8:	ldp	x29, x30, [sp], #304
  4052fc:	ret
  405300:	stp	x29, x30, [sp, #-48]!
  405304:	mov	x29, sp
  405308:	str	x0, [sp, #24]
  40530c:	str	x1, [sp, #16]
  405310:	str	wzr, [sp, #44]
  405314:	str	wzr, [sp, #40]
  405318:	b	405384 <ferror@plt+0x3cc4>
  40531c:	ldr	w0, [sp, #44]
  405320:	cmp	w0, #0x0
  405324:	b.eq	405330 <ferror@plt+0x3c70>  // b.none
  405328:	str	wzr, [sp, #44]
  40532c:	b	405378 <ferror@plt+0x3cb8>
  405330:	ldrsw	x0, [sp, #40]
  405334:	ldr	x1, [sp, #24]
  405338:	add	x0, x1, x0
  40533c:	ldrsb	w0, [x0]
  405340:	cmp	w0, #0x5c
  405344:	b.ne	405354 <ferror@plt+0x3c94>  // b.any
  405348:	mov	w0, #0x1                   	// #1
  40534c:	str	w0, [sp, #44]
  405350:	b	405378 <ferror@plt+0x3cb8>
  405354:	ldrsw	x0, [sp, #40]
  405358:	ldr	x1, [sp, #24]
  40535c:	add	x0, x1, x0
  405360:	ldrsb	w0, [x0]
  405364:	mov	w1, w0
  405368:	ldr	x0, [sp, #16]
  40536c:	bl	4015d0 <strchr@plt>
  405370:	cmp	x0, #0x0
  405374:	b.ne	4053a0 <ferror@plt+0x3ce0>  // b.any
  405378:	ldr	w0, [sp, #40]
  40537c:	add	w0, w0, #0x1
  405380:	str	w0, [sp, #40]
  405384:	ldrsw	x0, [sp, #40]
  405388:	ldr	x1, [sp, #24]
  40538c:	add	x0, x1, x0
  405390:	ldrsb	w0, [x0]
  405394:	cmp	w0, #0x0
  405398:	b.ne	40531c <ferror@plt+0x3c5c>  // b.any
  40539c:	b	4053a4 <ferror@plt+0x3ce4>
  4053a0:	nop
  4053a4:	ldr	w1, [sp, #40]
  4053a8:	ldr	w0, [sp, #44]
  4053ac:	sub	w0, w1, w0
  4053b0:	sxtw	x0, w0
  4053b4:	ldp	x29, x30, [sp], #48
  4053b8:	ret
  4053bc:	stp	x29, x30, [sp, #-64]!
  4053c0:	mov	x29, sp
  4053c4:	str	x0, [sp, #40]
  4053c8:	str	x1, [sp, #32]
  4053cc:	str	x2, [sp, #24]
  4053d0:	str	w3, [sp, #20]
  4053d4:	ldr	x0, [sp, #40]
  4053d8:	ldr	x0, [x0]
  4053dc:	str	x0, [sp, #56]
  4053e0:	ldr	x0, [sp, #56]
  4053e4:	ldrsb	w0, [x0]
  4053e8:	cmp	w0, #0x0
  4053ec:	b.ne	40542c <ferror@plt+0x3d6c>  // b.any
  4053f0:	ldr	x0, [sp, #40]
  4053f4:	ldr	x0, [x0]
  4053f8:	ldrsb	w0, [x0]
  4053fc:	cmp	w0, #0x0
  405400:	b.eq	405424 <ferror@plt+0x3d64>  // b.none
  405404:	adrp	x0, 406000 <ferror@plt+0x4940>
  405408:	add	x3, x0, #0x178
  40540c:	mov	w2, #0x3c6                 	// #966
  405410:	adrp	x0, 406000 <ferror@plt+0x4940>
  405414:	add	x1, x0, #0x110
  405418:	adrp	x0, 406000 <ferror@plt+0x4940>
  40541c:	add	x0, x0, #0x130
  405420:	bl	401660 <__assert_fail@plt>
  405424:	mov	x0, #0x0                   	// #0
  405428:	b	40565c <ferror@plt+0x3f9c>
  40542c:	ldr	x1, [sp, #24]
  405430:	ldr	x0, [sp, #56]
  405434:	bl	4015c0 <strspn@plt>
  405438:	mov	x1, x0
  40543c:	ldr	x0, [sp, #56]
  405440:	add	x0, x0, x1
  405444:	str	x0, [sp, #56]
  405448:	ldr	x0, [sp, #56]
  40544c:	ldrsb	w0, [x0]
  405450:	cmp	w0, #0x0
  405454:	b.ne	40546c <ferror@plt+0x3dac>  // b.any
  405458:	ldr	x0, [sp, #40]
  40545c:	ldr	x1, [sp, #56]
  405460:	str	x1, [x0]
  405464:	mov	x0, #0x0                   	// #0
  405468:	b	40565c <ferror@plt+0x3f9c>
  40546c:	ldr	w0, [sp, #20]
  405470:	cmp	w0, #0x0
  405474:	b.eq	405590 <ferror@plt+0x3ed0>  // b.none
  405478:	ldr	x0, [sp, #56]
  40547c:	ldrsb	w0, [x0]
  405480:	mov	w1, w0
  405484:	adrp	x0, 406000 <ferror@plt+0x4940>
  405488:	add	x0, x0, #0x140
  40548c:	bl	4015d0 <strchr@plt>
  405490:	cmp	x0, #0x0
  405494:	b.eq	405590 <ferror@plt+0x3ed0>  // b.none
  405498:	ldr	x0, [sp, #56]
  40549c:	ldrsb	w0, [x0]
  4054a0:	strb	w0, [sp, #48]
  4054a4:	strb	wzr, [sp, #49]
  4054a8:	ldr	x0, [sp, #56]
  4054ac:	add	x0, x0, #0x1
  4054b0:	add	x1, sp, #0x30
  4054b4:	bl	405300 <ferror@plt+0x3c40>
  4054b8:	mov	x1, x0
  4054bc:	ldr	x0, [sp, #32]
  4054c0:	str	x1, [x0]
  4054c4:	ldr	x0, [sp, #32]
  4054c8:	ldr	x0, [x0]
  4054cc:	add	x0, x0, #0x1
  4054d0:	ldr	x1, [sp, #56]
  4054d4:	add	x0, x1, x0
  4054d8:	ldrsb	w0, [x0]
  4054dc:	cmp	w0, #0x0
  4054e0:	b.eq	405554 <ferror@plt+0x3e94>  // b.none
  4054e4:	ldr	x0, [sp, #32]
  4054e8:	ldr	x0, [x0]
  4054ec:	add	x0, x0, #0x1
  4054f0:	ldr	x1, [sp, #56]
  4054f4:	add	x0, x1, x0
  4054f8:	ldrsb	w1, [x0]
  4054fc:	ldrsb	w0, [sp, #48]
  405500:	cmp	w1, w0
  405504:	b.ne	405554 <ferror@plt+0x3e94>  // b.any
  405508:	ldr	x0, [sp, #32]
  40550c:	ldr	x0, [x0]
  405510:	add	x0, x0, #0x2
  405514:	ldr	x1, [sp, #56]
  405518:	add	x0, x1, x0
  40551c:	ldrsb	w0, [x0]
  405520:	cmp	w0, #0x0
  405524:	b.eq	405568 <ferror@plt+0x3ea8>  // b.none
  405528:	ldr	x0, [sp, #32]
  40552c:	ldr	x0, [x0]
  405530:	add	x0, x0, #0x2
  405534:	ldr	x1, [sp, #56]
  405538:	add	x0, x1, x0
  40553c:	ldrsb	w0, [x0]
  405540:	mov	w1, w0
  405544:	ldr	x0, [sp, #24]
  405548:	bl	4015d0 <strchr@plt>
  40554c:	cmp	x0, #0x0
  405550:	b.ne	405568 <ferror@plt+0x3ea8>  // b.any
  405554:	ldr	x0, [sp, #40]
  405558:	ldr	x1, [sp, #56]
  40555c:	str	x1, [x0]
  405560:	mov	x0, #0x0                   	// #0
  405564:	b	40565c <ferror@plt+0x3f9c>
  405568:	ldr	x0, [sp, #56]
  40556c:	add	x1, x0, #0x1
  405570:	str	x1, [sp, #56]
  405574:	ldr	x1, [sp, #32]
  405578:	ldr	x1, [x1]
  40557c:	add	x1, x1, #0x2
  405580:	add	x1, x0, x1
  405584:	ldr	x0, [sp, #40]
  405588:	str	x1, [x0]
  40558c:	b	405658 <ferror@plt+0x3f98>
  405590:	ldr	w0, [sp, #20]
  405594:	cmp	w0, #0x0
  405598:	b.eq	405628 <ferror@plt+0x3f68>  // b.none
  40559c:	ldr	x1, [sp, #24]
  4055a0:	ldr	x0, [sp, #56]
  4055a4:	bl	405300 <ferror@plt+0x3c40>
  4055a8:	mov	x1, x0
  4055ac:	ldr	x0, [sp, #32]
  4055b0:	str	x1, [x0]
  4055b4:	ldr	x0, [sp, #32]
  4055b8:	ldr	x0, [x0]
  4055bc:	ldr	x1, [sp, #56]
  4055c0:	add	x0, x1, x0
  4055c4:	ldrsb	w0, [x0]
  4055c8:	cmp	w0, #0x0
  4055cc:	b.eq	40560c <ferror@plt+0x3f4c>  // b.none
  4055d0:	ldr	x0, [sp, #32]
  4055d4:	ldr	x0, [x0]
  4055d8:	ldr	x1, [sp, #56]
  4055dc:	add	x0, x1, x0
  4055e0:	ldrsb	w0, [x0]
  4055e4:	mov	w1, w0
  4055e8:	ldr	x0, [sp, #24]
  4055ec:	bl	4015d0 <strchr@plt>
  4055f0:	cmp	x0, #0x0
  4055f4:	b.ne	40560c <ferror@plt+0x3f4c>  // b.any
  4055f8:	ldr	x0, [sp, #40]
  4055fc:	ldr	x1, [sp, #56]
  405600:	str	x1, [x0]
  405604:	mov	x0, #0x0                   	// #0
  405608:	b	40565c <ferror@plt+0x3f9c>
  40560c:	ldr	x0, [sp, #32]
  405610:	ldr	x0, [x0]
  405614:	ldr	x1, [sp, #56]
  405618:	add	x1, x1, x0
  40561c:	ldr	x0, [sp, #40]
  405620:	str	x1, [x0]
  405624:	b	405658 <ferror@plt+0x3f98>
  405628:	ldr	x1, [sp, #24]
  40562c:	ldr	x0, [sp, #56]
  405630:	bl	401640 <strcspn@plt>
  405634:	mov	x1, x0
  405638:	ldr	x0, [sp, #32]
  40563c:	str	x1, [x0]
  405640:	ldr	x0, [sp, #32]
  405644:	ldr	x0, [x0]
  405648:	ldr	x1, [sp, #56]
  40564c:	add	x1, x1, x0
  405650:	ldr	x0, [sp, #40]
  405654:	str	x1, [x0]
  405658:	ldr	x0, [sp, #56]
  40565c:	ldp	x29, x30, [sp], #64
  405660:	ret
  405664:	stp	x29, x30, [sp, #-48]!
  405668:	mov	x29, sp
  40566c:	str	x0, [sp, #24]
  405670:	ldr	x0, [sp, #24]
  405674:	bl	4014a0 <fgetc@plt>
  405678:	str	w0, [sp, #44]
  40567c:	ldr	w0, [sp, #44]
  405680:	cmn	w0, #0x1
  405684:	b.ne	405690 <ferror@plt+0x3fd0>  // b.any
  405688:	mov	w0, #0x1                   	// #1
  40568c:	b	4056a0 <ferror@plt+0x3fe0>
  405690:	ldr	w0, [sp, #44]
  405694:	cmp	w0, #0xa
  405698:	b.ne	405670 <ferror@plt+0x3fb0>  // b.any
  40569c:	mov	w0, #0x0                   	// #0
  4056a0:	ldp	x29, x30, [sp], #48
  4056a4:	ret
  4056a8:	stp	x29, x30, [sp, #-64]!
  4056ac:	mov	x29, sp
  4056b0:	stp	x19, x20, [sp, #16]
  4056b4:	adrp	x20, 416000 <ferror@plt+0x14940>
  4056b8:	add	x20, x20, #0xdf0
  4056bc:	stp	x21, x22, [sp, #32]
  4056c0:	adrp	x21, 416000 <ferror@plt+0x14940>
  4056c4:	add	x21, x21, #0xde8
  4056c8:	sub	x20, x20, x21
  4056cc:	mov	w22, w0
  4056d0:	stp	x23, x24, [sp, #48]
  4056d4:	mov	x23, x1
  4056d8:	mov	x24, x2
  4056dc:	bl	401300 <memcpy@plt-0x40>
  4056e0:	cmp	xzr, x20, asr #3
  4056e4:	b.eq	405710 <ferror@plt+0x4050>  // b.none
  4056e8:	asr	x20, x20, #3
  4056ec:	mov	x19, #0x0                   	// #0
  4056f0:	ldr	x3, [x21, x19, lsl #3]
  4056f4:	mov	x2, x24
  4056f8:	add	x19, x19, #0x1
  4056fc:	mov	x1, x23
  405700:	mov	w0, w22
  405704:	blr	x3
  405708:	cmp	x20, x19
  40570c:	b.ne	4056f0 <ferror@plt+0x4030>  // b.any
  405710:	ldp	x19, x20, [sp, #16]
  405714:	ldp	x21, x22, [sp, #32]
  405718:	ldp	x23, x24, [sp, #48]
  40571c:	ldp	x29, x30, [sp], #64
  405720:	ret
  405724:	nop
  405728:	ret
  40572c:	nop
  405730:	adrp	x2, 417000 <ferror@plt+0x15940>
  405734:	mov	x1, #0x0                   	// #0
  405738:	ldr	x2, [x2, #464]
  40573c:	b	4013e0 <__cxa_atexit@plt>
  405740:	mov	x2, x1
  405744:	mov	w1, w0
  405748:	mov	w0, #0x0                   	// #0
  40574c:	b	401610 <__fxstat@plt>

Disassembly of section .fini:

0000000000405750 <.fini>:
  405750:	stp	x29, x30, [sp, #-16]!
  405754:	mov	x29, sp
  405758:	ldp	x29, x30, [sp], #16
  40575c:	ret
