/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [15:0] _01_;
  reg [6:0] _02_;
  wire [23:0] _03_;
  reg [23:0] _04_;
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [5:0] celloutsig_0_20z;
  wire [32:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [13:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [8:0] celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [6:0] celloutsig_0_31z;
  wire [17:0] celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire [12:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire [12:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_18z;
  wire [13:0] celloutsig_1_19z;
  wire [38:0] celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(celloutsig_1_4z[7] & celloutsig_1_2z[3]);
  assign celloutsig_0_22z = ~(celloutsig_0_2z[8] & celloutsig_0_10z[1]);
  assign celloutsig_1_6z = !(celloutsig_1_3z ? in_data[111] : celloutsig_1_1z[35]);
  assign celloutsig_1_9z = !(celloutsig_1_6z ? celloutsig_1_1z[38] : celloutsig_1_5z);
  assign celloutsig_0_19z = !(_00_ ? celloutsig_0_6z : celloutsig_0_15z);
  assign celloutsig_0_32z = { celloutsig_0_7z[6:0], celloutsig_0_14z, celloutsig_0_16z } + { celloutsig_0_23z[5:4], celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_30z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_30z };
  assign celloutsig_1_14z = { celloutsig_1_4z[9:5], celloutsig_1_5z, celloutsig_1_8z } + { celloutsig_1_11z[6:5], celloutsig_1_4z[9:1], celloutsig_1_4z[1], celloutsig_1_6z };
  assign celloutsig_0_14z = celloutsig_0_10z[9:0] + { celloutsig_0_2z[8:3], celloutsig_0_13z, celloutsig_0_9z };
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 7'h00;
    else _02_ <= { in_data[82:77], celloutsig_0_0z };
  always_ff @(negedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _01_ <= 16'h0000;
    else _01_ <= { celloutsig_1_4z[8:3], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_0z };
  reg [4:0] _15_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _15_ <= 5'h00;
    else _15_ <= in_data[71:67];
  assign { _03_[5:3], _00_, _03_[1] } = _15_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _04_ <= 24'h000000;
    else _04_ <= { celloutsig_0_10z[9:6], _02_, _02_, _03_[5:3], _00_, _03_[1], celloutsig_0_5z };
  assign celloutsig_0_31z = { celloutsig_0_7z[1:0], celloutsig_0_28z, celloutsig_0_25z } & { celloutsig_0_3z, celloutsig_0_20z };
  assign celloutsig_1_1z = in_data[152:114] & in_data[135:97];
  assign celloutsig_1_10z = celloutsig_1_2z[6:4] & celloutsig_1_2z[6:4];
  assign celloutsig_1_18z = celloutsig_1_4z[5:3] & { _01_[12:11], celloutsig_1_9z };
  assign celloutsig_1_19z = { celloutsig_1_3z, celloutsig_1_14z } & { _01_[8:1], celloutsig_1_10z, celloutsig_1_18z };
  assign celloutsig_1_2z = celloutsig_1_1z[10:2] / { 1'h1, in_data[107:100] };
  assign celloutsig_0_11z = { celloutsig_0_10z[9:4], celloutsig_0_6z } / { 1'h1, celloutsig_0_9z, _03_[5:3], _00_, _03_[1] };
  assign celloutsig_0_0z = in_data[72:42] >= in_data[41:11];
  assign celloutsig_0_6z = in_data[91:86] >= celloutsig_0_2z[9:4];
  assign celloutsig_0_15z = { celloutsig_0_7z[7:1], celloutsig_0_5z, celloutsig_0_9z } >= { _02_[2], celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_3z };
  assign celloutsig_1_3z = { celloutsig_1_1z[34:31], celloutsig_1_2z } || { in_data[120:112], celloutsig_1_0z };
  assign celloutsig_1_15z = celloutsig_1_14z[10:3] || { celloutsig_1_8z[3:0], celloutsig_1_0z };
  assign celloutsig_0_9z = celloutsig_0_2z[7:5] || celloutsig_0_8z[8:6];
  assign celloutsig_0_30z = { celloutsig_0_27z[1:0], celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_16z } || celloutsig_0_2z[6:2];
  assign celloutsig_1_8z = { celloutsig_1_4z[8:3], celloutsig_1_6z } % { 1'h1, celloutsig_1_1z[5], celloutsig_1_0z, in_data[96] };
  assign celloutsig_0_21z = { celloutsig_0_7z[5:1], celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_0z, _02_, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_15z } % { 1'h1, _02_[5:0], celloutsig_0_2z, celloutsig_0_10z, _03_[5:3], _00_, _03_[1] };
  assign celloutsig_0_8z = celloutsig_0_3z ? in_data[79:67] : { _03_[3], _00_, _03_[1], celloutsig_0_7z, 1'h0, celloutsig_0_0z };
  assign celloutsig_0_17z = celloutsig_0_0z ? { _00_, _03_[1], celloutsig_0_16z } : { celloutsig_0_11z[1:0], celloutsig_0_15z };
  assign celloutsig_0_23z = celloutsig_0_5z ? { celloutsig_0_21z[10:3], celloutsig_0_22z, _03_[5:3], _00_, _03_[1] } : { in_data[83:80], celloutsig_0_17z, _02_ };
  assign celloutsig_0_27z = celloutsig_0_17z[1] ? { celloutsig_0_11z[3], celloutsig_0_7z } : _04_[11:3];
  assign celloutsig_1_0z = in_data[181:178] | in_data[132:129];
  assign celloutsig_0_3z = | celloutsig_0_2z[9:2];
  assign celloutsig_0_5z = | { _02_, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_16z = | { _00_, _03_[5:3], _03_[1], celloutsig_0_9z };
  assign celloutsig_0_18z = | { _00_, _03_[5:3], _03_[1], celloutsig_0_7z, _02_[4:0], celloutsig_0_2z[9:2] };
  assign celloutsig_0_25z = | celloutsig_0_20z[2:0];
  assign celloutsig_1_11z = { in_data[126:119], celloutsig_1_6z } << { celloutsig_1_2z[8:6], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_0_2z = in_data[57:48] << in_data[14:5];
  assign celloutsig_0_7z = in_data[94:87] ~^ { in_data[12:11], _03_[5:3], _00_, _03_[1], celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_0z, _03_[5:3], _00_, _03_[1], celloutsig_0_9z } ~^ { in_data[29:20], celloutsig_0_3z };
  assign celloutsig_0_13z = { celloutsig_0_7z[6], celloutsig_0_0z, celloutsig_0_0z } ~^ in_data[77:75];
  assign celloutsig_0_20z = celloutsig_0_8z[8:3] ~^ { celloutsig_0_2z[6:4], celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_28z = celloutsig_0_27z[6:3] ~^ celloutsig_0_27z[8:5];
  assign { celloutsig_1_4z[1], celloutsig_1_4z[5:2], celloutsig_1_4z[9:6] } = { celloutsig_1_3z, celloutsig_1_0z, in_data[146:143] } & { celloutsig_1_3z, celloutsig_1_1z[31:28], celloutsig_1_1z[35:32] };
  assign { _03_[23:6], _03_[2], _03_[0] } = { celloutsig_0_10z[9:6], _02_, _02_, _00_, celloutsig_0_5z };
  assign celloutsig_1_4z[0] = celloutsig_1_4z[1];
  assign { out_data[130:128], out_data[109:96], out_data[38:32], out_data[17:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
