Classic Timing Analyzer report for ProjetoCPU
Wed Oct 16 16:07:32 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                          ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------+--------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                           ; To                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------+--------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 17.959 ns                        ; Registrador:A_Control|Saida[0] ; S[31]                          ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 86.04 MHz ( period = 11.623 ns ) ; Registrador:A_Control|Saida[0] ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                ;                                ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------+--------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S60F1020C3      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                   ; To                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 86.04 MHz ( period = 11.623 ns )                    ; Registrador:A_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg15[0]      ; clk        ; clk      ; None                        ; None                      ; 11.418 ns               ;
; N/A                                     ; 88.09 MHz ( period = 11.352 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg15[0]      ; clk        ; clk      ; None                        ; None                      ; 11.151 ns               ;
; N/A                                     ; 88.67 MHz ( period = 11.278 ns )                    ; Registrador:A_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg10[0]      ; clk        ; clk      ; None                        ; None                      ; 11.069 ns               ;
; N/A                                     ; 89.01 MHz ( period = 11.235 ns )                    ; Registrador:PCWrite|Saida[0]           ; Banco_reg:Reg_Control|Reg15[0]      ; clk        ; clk      ; None                        ; None                      ; 11.023 ns               ;
; N/A                                     ; 89.02 MHz ( period = 11.234 ns )                    ; Controle:inst4|ALUControl[1]           ; Banco_reg:Reg_Control|Reg15[0]      ; clk        ; clk      ; None                        ; None                      ; 11.033 ns               ;
; N/A                                     ; 89.22 MHz ( period = 11.208 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg15[0]      ; clk        ; clk      ; None                        ; None                      ; 10.998 ns               ;
; N/A                                     ; 89.41 MHz ( period = 11.184 ns )                    ; Controle:inst4|ALUControl[2]           ; Banco_reg:Reg_Control|Reg15[0]      ; clk        ; clk      ; None                        ; None                      ; 10.983 ns               ;
; N/A                                     ; 90.05 MHz ( period = 11.105 ns )                    ; Registrador:A_Control|Saida[1]         ; Banco_reg:Reg_Control|Reg15[0]      ; clk        ; clk      ; None                        ; None                      ; 10.896 ns               ;
; N/A                                     ; 90.56 MHz ( period = 11.043 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg15[0]      ; clk        ; clk      ; None                        ; None                      ; 10.838 ns               ;
; N/A                                     ; 90.58 MHz ( period = 11.040 ns )                    ; Controle:inst4|ALUControl[0]           ; Banco_reg:Reg_Control|Reg15[0]      ; clk        ; clk      ; None                        ; None                      ; 10.839 ns               ;
; N/A                                     ; 90.65 MHz ( period = 11.032 ns )                    ; Registrador:A_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg11[0]      ; clk        ; clk      ; None                        ; None                      ; 10.830 ns               ;
; N/A                                     ; 90.71 MHz ( period = 11.024 ns )                    ; Controle:inst4|ALUControl[2]~DUPLICATE ; Banco_reg:Reg_Control|Reg15[0]      ; clk        ; clk      ; None                        ; None                      ; 10.823 ns               ;
; N/A                                     ; 90.71 MHz ( period = 11.024 ns )                    ; Registrador:B_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg15[0]      ; clk        ; clk      ; None                        ; None                      ; 10.819 ns               ;
; N/A                                     ; 90.79 MHz ( period = 11.015 ns )                    ; Registrador:B_Control|Saida[1]         ; Banco_reg:Reg_Control|Reg15[0]      ; clk        ; clk      ; None                        ; None                      ; 10.806 ns               ;
; N/A                                     ; 90.85 MHz ( period = 11.007 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg10[0]      ; clk        ; clk      ; None                        ; None                      ; 10.802 ns               ;
; N/A                                     ; 90.88 MHz ( period = 11.004 ns )                    ; Registrador:A_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg14[0]      ; clk        ; clk      ; None                        ; None                      ; 10.795 ns               ;
; N/A                                     ; 90.96 MHz ( period = 10.994 ns )                    ; Registrador:A_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg6[0]       ; clk        ; clk      ; None                        ; None                      ; 10.785 ns               ;
; N/A                                     ; 91.01 MHz ( period = 10.988 ns )                    ; Registrador:A_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg22[0]      ; clk        ; clk      ; None                        ; None                      ; 10.779 ns               ;
; N/A                                     ; 91.32 MHz ( period = 10.951 ns )                    ; Registrador:A_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg28[0]      ; clk        ; clk      ; None                        ; None                      ; 10.742 ns               ;
; N/A                                     ; 91.53 MHz ( period = 10.925 ns )                    ; Registrador:A_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg12[0]      ; clk        ; clk      ; None                        ; None                      ; 10.727 ns               ;
; N/A                                     ; 91.54 MHz ( period = 10.924 ns )                    ; Registrador:PCWrite|Saida[2]           ; Banco_reg:Reg_Control|Reg15[0]      ; clk        ; clk      ; None                        ; None                      ; 10.724 ns               ;
; N/A                                     ; 91.59 MHz ( period = 10.918 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]         ; Banco_reg:Reg_Control|Reg15[0]      ; clk        ; clk      ; None                        ; None                      ; 10.713 ns               ;
; N/A                                     ; 91.83 MHz ( period = 10.890 ns )                    ; Registrador:PCWrite|Saida[0]           ; Banco_reg:Reg_Control|Reg10[0]      ; clk        ; clk      ; None                        ; None                      ; 10.674 ns               ;
; N/A                                     ; 91.84 MHz ( period = 10.889 ns )                    ; Controle:inst4|ALUControl[1]           ; Banco_reg:Reg_Control|Reg10[0]      ; clk        ; clk      ; None                        ; None                      ; 10.684 ns               ;
; N/A                                     ; 92.06 MHz ( period = 10.863 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg10[0]      ; clk        ; clk      ; None                        ; None                      ; 10.649 ns               ;
; N/A                                     ; 92.08 MHz ( period = 10.860 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]         ; Banco_reg:Reg_Control|Reg15[0]      ; clk        ; clk      ; None                        ; None                      ; 10.655 ns               ;
; N/A                                     ; 92.19 MHz ( period = 10.847 ns )                    ; Registrador:PCWrite|Saida[1]           ; Banco_reg:Reg_Control|Reg15[0]      ; clk        ; clk      ; None                        ; None                      ; 10.647 ns               ;
; N/A                                     ; 92.19 MHz ( period = 10.847 ns )                    ; Registrador:B_Control|Saida[2]         ; Banco_reg:Reg_Control|Reg15[0]      ; clk        ; clk      ; None                        ; None                      ; 10.638 ns               ;
; N/A                                     ; 92.22 MHz ( period = 10.844 ns )                    ; Registrador:A_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg26[0]      ; clk        ; clk      ; None                        ; None                      ; 10.646 ns               ;
; N/A                                     ; 92.26 MHz ( period = 10.839 ns )                    ; Controle:inst4|ALUControl[2]           ; Banco_reg:Reg_Control|Reg10[0]      ; clk        ; clk      ; None                        ; None                      ; 10.634 ns               ;
; N/A                                     ; 92.28 MHz ( period = 10.837 ns )                    ; Registrador:A_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg3[0]       ; clk        ; clk      ; None                        ; None                      ; 10.628 ns               ;
; N/A                                     ; 92.28 MHz ( period = 10.837 ns )                    ; Registrador:A_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg1[0]       ; clk        ; clk      ; None                        ; None                      ; 10.628 ns               ;
; N/A                                     ; 92.30 MHz ( period = 10.834 ns )                    ; Registrador:A_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg0[0]       ; clk        ; clk      ; None                        ; None                      ; 10.636 ns               ;
; N/A                                     ; 92.32 MHz ( period = 10.832 ns )                    ; Registrador:A_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg5[0]       ; clk        ; clk      ; None                        ; None                      ; 10.623 ns               ;
; N/A                                     ; 92.32 MHz ( period = 10.832 ns )                    ; Registrador:A_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg18[0]      ; clk        ; clk      ; None                        ; None                      ; 10.623 ns               ;
; N/A                                     ; 92.32 MHz ( period = 10.832 ns )                    ; Registrador:A_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg2[0]       ; clk        ; clk      ; None                        ; None                      ; 10.623 ns               ;
; N/A                                     ; 92.32 MHz ( period = 10.832 ns )                    ; Registrador:A_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg16[0]      ; clk        ; clk      ; None                        ; None                      ; 10.634 ns               ;
; N/A                                     ; 92.43 MHz ( period = 10.819 ns )                    ; Registrador:A_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg25[0]      ; clk        ; clk      ; None                        ; None                      ; 10.617 ns               ;
; N/A                                     ; 92.61 MHz ( period = 10.798 ns )                    ; Registrador:A_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg31[0]      ; clk        ; clk      ; None                        ; None                      ; 10.596 ns               ;
; N/A                                     ; 92.80 MHz ( period = 10.776 ns )                    ; Registrador:A_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg4[0]       ; clk        ; clk      ; None                        ; None                      ; 10.567 ns               ;
; N/A                                     ; 92.82 MHz ( period = 10.773 ns )                    ; Instr_Reg:IRWrite|Instr15_0[1]         ; Banco_reg:Reg_Control|Reg15[0]      ; clk        ; clk      ; None                        ; None                      ; 10.568 ns               ;
; N/A                                     ; 92.84 MHz ( period = 10.771 ns )                    ; Registrador:A_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg20[0]      ; clk        ; clk      ; None                        ; None                      ; 10.562 ns               ;
; N/A                                     ; 92.93 MHz ( period = 10.761 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg11[0]      ; clk        ; clk      ; None                        ; None                      ; 10.563 ns               ;
; N/A                                     ; 92.93 MHz ( period = 10.761 ns )                    ; Registrador:A_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg17[0]      ; clk        ; clk      ; None                        ; None                      ; 10.555 ns               ;
; N/A                                     ; 92.94 MHz ( period = 10.760 ns )                    ; Registrador:A_Control|Saida[1]         ; Banco_reg:Reg_Control|Reg10[0]      ; clk        ; clk      ; None                        ; None                      ; 10.547 ns               ;
; N/A                                     ; 93.05 MHz ( period = 10.747 ns )                    ; Registrador:A_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg21[0]      ; clk        ; clk      ; None                        ; None                      ; 10.541 ns               ;
; N/A                                     ; 93.06 MHz ( period = 10.746 ns )                    ; Registrador:A_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg7[0]       ; clk        ; clk      ; None                        ; None                      ; 10.540 ns               ;
; N/A                                     ; 93.17 MHz ( period = 10.733 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg14[0]      ; clk        ; clk      ; None                        ; None                      ; 10.528 ns               ;
; N/A                                     ; 93.19 MHz ( period = 10.731 ns )                    ; Registrador:A_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg27[0]      ; clk        ; clk      ; None                        ; None                      ; 10.529 ns               ;
; N/A                                     ; 93.20 MHz ( period = 10.730 ns )                    ; Registrador:A_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg29[0]      ; clk        ; clk      ; None                        ; None                      ; 10.528 ns               ;
; N/A                                     ; 93.23 MHz ( period = 10.726 ns )                    ; Registrador:A_Control|Saida[2]         ; Banco_reg:Reg_Control|Reg15[0]      ; clk        ; clk      ; None                        ; None                      ; 10.545 ns               ;
; N/A                                     ; 93.26 MHz ( period = 10.723 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg6[0]       ; clk        ; clk      ; None                        ; None                      ; 10.518 ns               ;
; N/A                                     ; 93.27 MHz ( period = 10.721 ns )                    ; Registrador:A_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg8[0]       ; clk        ; clk      ; None                        ; None                      ; 10.523 ns               ;
; N/A                                     ; 93.28 MHz ( period = 10.720 ns )                    ; Registrador:A_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg24[0]      ; clk        ; clk      ; None                        ; None                      ; 10.522 ns               ;
; N/A                                     ; 93.31 MHz ( period = 10.717 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg22[0]      ; clk        ; clk      ; None                        ; None                      ; 10.512 ns               ;
; N/A                                     ; 93.48 MHz ( period = 10.698 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg10[0]      ; clk        ; clk      ; None                        ; None                      ; 10.489 ns               ;
; N/A                                     ; 93.50 MHz ( period = 10.695 ns )                    ; Controle:inst4|ALUControl[0]           ; Banco_reg:Reg_Control|Reg10[0]      ; clk        ; clk      ; None                        ; None                      ; 10.490 ns               ;
; N/A                                     ; 93.63 MHz ( period = 10.680 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg28[0]      ; clk        ; clk      ; None                        ; None                      ; 10.475 ns               ;
; N/A                                     ; 93.64 MHz ( period = 10.679 ns )                    ; Controle:inst4|ALUControl[2]~DUPLICATE ; Banco_reg:Reg_Control|Reg10[0]      ; clk        ; clk      ; None                        ; None                      ; 10.474 ns               ;
; N/A                                     ; 93.64 MHz ( period = 10.679 ns )                    ; Registrador:B_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg10[0]      ; clk        ; clk      ; None                        ; None                      ; 10.470 ns               ;
; N/A                                     ; 93.72 MHz ( period = 10.670 ns )                    ; Registrador:B_Control|Saida[1]         ; Banco_reg:Reg_Control|Reg10[0]      ; clk        ; clk      ; None                        ; None                      ; 10.457 ns               ;
; N/A                                     ; 93.72 MHz ( period = 10.670 ns )                    ; Registrador:A_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg30[0]      ; clk        ; clk      ; None                        ; None                      ; 10.462 ns               ;
; N/A                                     ; 93.81 MHz ( period = 10.660 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3]         ; Banco_reg:Reg_Control|Reg15[0]      ; clk        ; clk      ; None                        ; None                      ; 10.449 ns               ;
; N/A                                     ; 93.86 MHz ( period = 10.654 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg12[0]      ; clk        ; clk      ; None                        ; None                      ; 10.460 ns               ;
; N/A                                     ; 93.95 MHz ( period = 10.644 ns )                    ; Registrador:PCWrite|Saida[0]           ; Banco_reg:Reg_Control|Reg11[0]      ; clk        ; clk      ; None                        ; None                      ; 10.435 ns               ;
; N/A                                     ; 93.96 MHz ( period = 10.643 ns )                    ; Controle:inst4|ALUControl[1]           ; Banco_reg:Reg_Control|Reg11[0]      ; clk        ; clk      ; None                        ; None                      ; 10.445 ns               ;
; N/A                                     ; 94.07 MHz ( period = 10.630 ns )                    ; Registrador:A_Control|Saida[0]         ; Registrador:ALUOutControl|Saida[31] ; clk        ; clk      ; None                        ; None                      ; 10.449 ns               ;
; N/A                                     ; 94.19 MHz ( period = 10.617 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg11[0]      ; clk        ; clk      ; None                        ; None                      ; 10.410 ns               ;
; N/A                                     ; 94.20 MHz ( period = 10.616 ns )                    ; Registrador:PCWrite|Saida[0]           ; Banco_reg:Reg_Control|Reg14[0]      ; clk        ; clk      ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 94.21 MHz ( period = 10.615 ns )                    ; Controle:inst4|ALUControl[1]           ; Banco_reg:Reg_Control|Reg14[0]      ; clk        ; clk      ; None                        ; None                      ; 10.410 ns               ;
; N/A                                     ; 94.29 MHz ( period = 10.606 ns )                    ; Registrador:PCWrite|Saida[0]           ; Banco_reg:Reg_Control|Reg6[0]       ; clk        ; clk      ; None                        ; None                      ; 10.390 ns               ;
; N/A                                     ; 94.30 MHz ( period = 10.605 ns )                    ; Controle:inst4|ALUControl[1]           ; Banco_reg:Reg_Control|Reg6[0]       ; clk        ; clk      ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 94.34 MHz ( period = 10.600 ns )                    ; Registrador:PCWrite|Saida[0]           ; Banco_reg:Reg_Control|Reg22[0]      ; clk        ; clk      ; None                        ; None                      ; 10.384 ns               ;
; N/A                                     ; 94.35 MHz ( period = 10.599 ns )                    ; Controle:inst4|ALUControl[1]           ; Banco_reg:Reg_Control|Reg22[0]      ; clk        ; clk      ; None                        ; None                      ; 10.394 ns               ;
; N/A                                     ; 94.40 MHz ( period = 10.593 ns )                    ; Controle:inst4|ALUControl[2]           ; Banco_reg:Reg_Control|Reg11[0]      ; clk        ; clk      ; None                        ; None                      ; 10.395 ns               ;
; N/A                                     ; 94.44 MHz ( period = 10.589 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg14[0]      ; clk        ; clk      ; None                        ; None                      ; 10.375 ns               ;
; N/A                                     ; 94.53 MHz ( period = 10.579 ns )                    ; Registrador:PCWrite|Saida[2]           ; Banco_reg:Reg_Control|Reg10[0]      ; clk        ; clk      ; None                        ; None                      ; 10.375 ns               ;
; N/A                                     ; 94.53 MHz ( period = 10.579 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg6[0]       ; clk        ; clk      ; None                        ; None                      ; 10.365 ns               ;
; N/A                                     ; 94.58 MHz ( period = 10.573 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]         ; Banco_reg:Reg_Control|Reg10[0]      ; clk        ; clk      ; None                        ; None                      ; 10.364 ns               ;
; N/A                                     ; 94.58 MHz ( period = 10.573 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg26[0]      ; clk        ; clk      ; None                        ; None                      ; 10.379 ns               ;
; N/A                                     ; 94.58 MHz ( period = 10.573 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg22[0]      ; clk        ; clk      ; None                        ; None                      ; 10.359 ns               ;
; N/A                                     ; 94.64 MHz ( period = 10.566 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg3[0]       ; clk        ; clk      ; None                        ; None                      ; 10.361 ns               ;
; N/A                                     ; 94.64 MHz ( period = 10.566 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg1[0]       ; clk        ; clk      ; None                        ; None                      ; 10.361 ns               ;
; N/A                                     ; 94.65 MHz ( period = 10.565 ns )                    ; Controle:inst4|ALUControl[2]           ; Banco_reg:Reg_Control|Reg14[0]      ; clk        ; clk      ; None                        ; None                      ; 10.360 ns               ;
; N/A                                     ; 94.67 MHz ( period = 10.563 ns )                    ; Registrador:PCWrite|Saida[0]           ; Banco_reg:Reg_Control|Reg28[0]      ; clk        ; clk      ; None                        ; None                      ; 10.347 ns               ;
; N/A                                     ; 94.67 MHz ( period = 10.563 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg0[0]       ; clk        ; clk      ; None                        ; None                      ; 10.369 ns               ;
; N/A                                     ; 94.68 MHz ( period = 10.562 ns )                    ; Controle:inst4|ALUControl[1]           ; Banco_reg:Reg_Control|Reg28[0]      ; clk        ; clk      ; None                        ; None                      ; 10.357 ns               ;
; N/A                                     ; 94.69 MHz ( period = 10.561 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg5[0]       ; clk        ; clk      ; None                        ; None                      ; 10.356 ns               ;
; N/A                                     ; 94.69 MHz ( period = 10.561 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg18[0]      ; clk        ; clk      ; None                        ; None                      ; 10.356 ns               ;
; N/A                                     ; 94.69 MHz ( period = 10.561 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg2[0]       ; clk        ; clk      ; None                        ; None                      ; 10.356 ns               ;
; N/A                                     ; 94.69 MHz ( period = 10.561 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg16[0]      ; clk        ; clk      ; None                        ; None                      ; 10.367 ns               ;
; N/A                                     ; 94.74 MHz ( period = 10.555 ns )                    ; Controle:inst4|ALUControl[2]           ; Banco_reg:Reg_Control|Reg6[0]       ; clk        ; clk      ; None                        ; None                      ; 10.350 ns               ;
; N/A                                     ; 94.80 MHz ( period = 10.549 ns )                    ; Controle:inst4|ALUControl[2]           ; Banco_reg:Reg_Control|Reg22[0]      ; clk        ; clk      ; None                        ; None                      ; 10.344 ns               ;
; N/A                                     ; 94.80 MHz ( period = 10.548 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg25[0]      ; clk        ; clk      ; None                        ; None                      ; 10.350 ns               ;
; N/A                                     ; 94.85 MHz ( period = 10.543 ns )                    ; ShiftLeft2de32pra32:inst|outputSL[2]   ; Banco_reg:Reg_Control|Reg15[0]      ; clk        ; clk      ; None                        ; None                      ; 10.338 ns               ;
; N/A                                     ; 94.90 MHz ( period = 10.537 ns )                    ; Registrador:PCWrite|Saida[0]           ; Banco_reg:Reg_Control|Reg12[0]      ; clk        ; clk      ; None                        ; None                      ; 10.332 ns               ;
; N/A                                     ; 94.91 MHz ( period = 10.536 ns )                    ; Controle:inst4|ALUControl[1]           ; Banco_reg:Reg_Control|Reg12[0]      ; clk        ; clk      ; None                        ; None                      ; 10.342 ns               ;
; N/A                                     ; 94.91 MHz ( period = 10.536 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg28[0]      ; clk        ; clk      ; None                        ; None                      ; 10.322 ns               ;
; N/A                                     ; 94.96 MHz ( period = 10.531 ns )                    ; Registrador:B_Control|Saida[3]         ; Banco_reg:Reg_Control|Reg15[0]      ; clk        ; clk      ; None                        ; None                      ; 10.320 ns               ;
; N/A                                     ; 94.99 MHz ( period = 10.527 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg31[0]      ; clk        ; clk      ; None                        ; None                      ; 10.329 ns               ;
; N/A                                     ; 95.10 MHz ( period = 10.515 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]         ; Banco_reg:Reg_Control|Reg10[0]      ; clk        ; clk      ; None                        ; None                      ; 10.306 ns               ;
; N/A                                     ; 95.11 MHz ( period = 10.514 ns )                    ; Registrador:A_Control|Saida[1]         ; Banco_reg:Reg_Control|Reg11[0]      ; clk        ; clk      ; None                        ; None                      ; 10.308 ns               ;
; N/A                                     ; 95.13 MHz ( period = 10.512 ns )                    ; Controle:inst4|ALUControl[2]           ; Banco_reg:Reg_Control|Reg28[0]      ; clk        ; clk      ; None                        ; None                      ; 10.307 ns               ;
; N/A                                     ; 95.14 MHz ( period = 10.511 ns )                    ; Registrador:A_Control|Saida[3]         ; Banco_reg:Reg_Control|Reg15[0]      ; clk        ; clk      ; None                        ; None                      ; 10.330 ns               ;
; N/A                                     ; 95.15 MHz ( period = 10.510 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg12[0]      ; clk        ; clk      ; None                        ; None                      ; 10.307 ns               ;
; N/A                                     ; 95.19 MHz ( period = 10.505 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg4[0]       ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 95.20 MHz ( period = 10.504 ns )                    ; Registrador:A_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg9[0]       ; clk        ; clk      ; None                        ; None                      ; 10.299 ns               ;
; N/A                                     ; 95.22 MHz ( period = 10.502 ns )                    ; Registrador:A_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg13[0]      ; clk        ; clk      ; None                        ; None                      ; 10.297 ns               ;
; N/A                                     ; 95.22 MHz ( period = 10.502 ns )                    ; Registrador:PCWrite|Saida[1]           ; Banco_reg:Reg_Control|Reg10[0]      ; clk        ; clk      ; None                        ; None                      ; 10.298 ns               ;
; N/A                                     ; 95.22 MHz ( period = 10.502 ns )                    ; Registrador:B_Control|Saida[2]         ; Banco_reg:Reg_Control|Reg10[0]      ; clk        ; clk      ; None                        ; None                      ; 10.289 ns               ;
; N/A                                     ; 95.24 MHz ( period = 10.500 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg20[0]      ; clk        ; clk      ; None                        ; None                      ; 10.295 ns               ;
; N/A                                     ; 95.26 MHz ( period = 10.498 ns )                    ; Registrador:A_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg19[0]      ; clk        ; clk      ; None                        ; None                      ; 10.293 ns               ;
; N/A                                     ; 95.33 MHz ( period = 10.490 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg17[0]      ; clk        ; clk      ; None                        ; None                      ; 10.288 ns               ;
; N/A                                     ; 95.37 MHz ( period = 10.486 ns )                    ; Controle:inst4|ALUControl[2]           ; Banco_reg:Reg_Control|Reg12[0]      ; clk        ; clk      ; None                        ; None                      ; 10.292 ns               ;
; N/A                                     ; 95.37 MHz ( period = 10.486 ns )                    ; Registrador:A_Control|Saida[1]         ; Banco_reg:Reg_Control|Reg14[0]      ; clk        ; clk      ; None                        ; None                      ; 10.273 ns               ;
; N/A                                     ; 95.46 MHz ( period = 10.476 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg21[0]      ; clk        ; clk      ; None                        ; None                      ; 10.274 ns               ;
; N/A                                     ; 95.46 MHz ( period = 10.476 ns )                    ; Registrador:A_Control|Saida[1]         ; Banco_reg:Reg_Control|Reg6[0]       ; clk        ; clk      ; None                        ; None                      ; 10.263 ns               ;
; N/A                                     ; 95.47 MHz ( period = 10.475 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg7[0]       ; clk        ; clk      ; None                        ; None                      ; 10.273 ns               ;
; N/A                                     ; 95.51 MHz ( period = 10.470 ns )                    ; Registrador:A_Control|Saida[1]         ; Banco_reg:Reg_Control|Reg22[0]      ; clk        ; clk      ; None                        ; None                      ; 10.257 ns               ;
; N/A                                     ; 95.60 MHz ( period = 10.460 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg27[0]      ; clk        ; clk      ; None                        ; None                      ; 10.262 ns               ;
; N/A                                     ; 95.61 MHz ( period = 10.459 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg29[0]      ; clk        ; clk      ; None                        ; None                      ; 10.261 ns               ;
; N/A                                     ; 95.63 MHz ( period = 10.457 ns )                    ; Registrador:A_Control|Saida[0]         ; Registrador:EPCWrite|Saida[30]      ; clk        ; clk      ; None                        ; None                      ; 10.280 ns               ;
; N/A                                     ; 95.64 MHz ( period = 10.456 ns )                    ; Registrador:PCWrite|Saida[0]           ; Banco_reg:Reg_Control|Reg26[0]      ; clk        ; clk      ; None                        ; None                      ; 10.251 ns               ;
; N/A                                     ; 95.65 MHz ( period = 10.455 ns )                    ; Controle:inst4|ALUControl[1]           ; Banco_reg:Reg_Control|Reg26[0]      ; clk        ; clk      ; None                        ; None                      ; 10.261 ns               ;
; N/A                                     ; 95.68 MHz ( period = 10.452 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg11[0]      ; clk        ; clk      ; None                        ; None                      ; 10.250 ns               ;
; N/A                                     ; 95.69 MHz ( period = 10.450 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg8[0]       ; clk        ; clk      ; None                        ; None                      ; 10.256 ns               ;
; N/A                                     ; 95.70 MHz ( period = 10.449 ns )                    ; Controle:inst4|ALUControl[0]           ; Banco_reg:Reg_Control|Reg11[0]      ; clk        ; clk      ; None                        ; None                      ; 10.251 ns               ;
; N/A                                     ; 95.70 MHz ( period = 10.449 ns )                    ; Registrador:PCWrite|Saida[0]           ; Banco_reg:Reg_Control|Reg3[0]       ; clk        ; clk      ; None                        ; None                      ; 10.233 ns               ;
; N/A                                     ; 95.70 MHz ( period = 10.449 ns )                    ; Registrador:PCWrite|Saida[0]           ; Banco_reg:Reg_Control|Reg1[0]       ; clk        ; clk      ; None                        ; None                      ; 10.233 ns               ;
; N/A                                     ; 95.70 MHz ( period = 10.449 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg24[0]      ; clk        ; clk      ; None                        ; None                      ; 10.255 ns               ;
; N/A                                     ; 95.71 MHz ( period = 10.448 ns )                    ; Controle:inst4|ALUControl[1]           ; Banco_reg:Reg_Control|Reg3[0]       ; clk        ; clk      ; None                        ; None                      ; 10.243 ns               ;
; N/A                                     ; 95.71 MHz ( period = 10.448 ns )                    ; Controle:inst4|ALUControl[1]           ; Banco_reg:Reg_Control|Reg1[0]       ; clk        ; clk      ; None                        ; None                      ; 10.243 ns               ;
; N/A                                     ; 95.73 MHz ( period = 10.446 ns )                    ; Registrador:PCWrite|Saida[0]           ; Banco_reg:Reg_Control|Reg0[0]       ; clk        ; clk      ; None                        ; None                      ; 10.241 ns               ;
; N/A                                     ; 95.74 MHz ( period = 10.445 ns )                    ; Controle:inst4|ALUControl[1]           ; Banco_reg:Reg_Control|Reg0[0]       ; clk        ; clk      ; None                        ; None                      ; 10.251 ns               ;
; N/A                                     ; 95.75 MHz ( period = 10.444 ns )                    ; Registrador:PCWrite|Saida[0]           ; Banco_reg:Reg_Control|Reg5[0]       ; clk        ; clk      ; None                        ; None                      ; 10.228 ns               ;
; N/A                                     ; 95.75 MHz ( period = 10.444 ns )                    ; Registrador:PCWrite|Saida[0]           ; Banco_reg:Reg_Control|Reg18[0]      ; clk        ; clk      ; None                        ; None                      ; 10.228 ns               ;
; N/A                                     ; 95.75 MHz ( period = 10.444 ns )                    ; Registrador:PCWrite|Saida[0]           ; Banco_reg:Reg_Control|Reg2[0]       ; clk        ; clk      ; None                        ; None                      ; 10.228 ns               ;
; N/A                                     ; 95.75 MHz ( period = 10.444 ns )                    ; Registrador:PCWrite|Saida[0]           ; Banco_reg:Reg_Control|Reg16[0]      ; clk        ; clk      ; None                        ; None                      ; 10.239 ns               ;
; N/A                                     ; 95.76 MHz ( period = 10.443 ns )                    ; Controle:inst4|ALUControl[1]           ; Banco_reg:Reg_Control|Reg5[0]       ; clk        ; clk      ; None                        ; None                      ; 10.238 ns               ;
; N/A                                     ; 95.76 MHz ( period = 10.443 ns )                    ; Controle:inst4|ALUControl[1]           ; Banco_reg:Reg_Control|Reg18[0]      ; clk        ; clk      ; None                        ; None                      ; 10.238 ns               ;
; N/A                                     ; 95.76 MHz ( period = 10.443 ns )                    ; Controle:inst4|ALUControl[1]           ; Banco_reg:Reg_Control|Reg2[0]       ; clk        ; clk      ; None                        ; None                      ; 10.238 ns               ;
; N/A                                     ; 95.76 MHz ( period = 10.443 ns )                    ; Controle:inst4|ALUControl[1]           ; Banco_reg:Reg_Control|Reg16[0]      ; clk        ; clk      ; None                        ; None                      ; 10.249 ns               ;
; N/A                                     ; 95.78 MHz ( period = 10.441 ns )                    ; Registrador:PCWrite|Saida[3]           ; Banco_reg:Reg_Control|Reg15[0]      ; clk        ; clk      ; None                        ; None                      ; 10.260 ns               ;
; N/A                                     ; 95.85 MHz ( period = 10.433 ns )                    ; Controle:inst4|ALUControl[2]~DUPLICATE ; Banco_reg:Reg_Control|Reg11[0]      ; clk        ; clk      ; None                        ; None                      ; 10.235 ns               ;
; N/A                                     ; 95.85 MHz ( period = 10.433 ns )                    ; Registrador:B_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg11[0]      ; clk        ; clk      ; None                        ; None                      ; 10.231 ns               ;
; N/A                                     ; 95.85 MHz ( period = 10.433 ns )                    ; Registrador:A_Control|Saida[1]         ; Banco_reg:Reg_Control|Reg28[0]      ; clk        ; clk      ; None                        ; None                      ; 10.220 ns               ;
; N/A                                     ; 95.87 MHz ( period = 10.431 ns )                    ; Registrador:PCWrite|Saida[0]           ; Banco_reg:Reg_Control|Reg25[0]      ; clk        ; clk      ; None                        ; None                      ; 10.222 ns               ;
; N/A                                     ; 95.88 MHz ( period = 10.430 ns )                    ; Controle:inst4|ALUControl[1]           ; Banco_reg:Reg_Control|Reg25[0]      ; clk        ; clk      ; None                        ; None                      ; 10.232 ns               ;
; N/A                                     ; 95.89 MHz ( period = 10.429 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg26[0]      ; clk        ; clk      ; None                        ; None                      ; 10.226 ns               ;
; N/A                                     ; 95.90 MHz ( period = 10.428 ns )                    ; Instr_Reg:IRWrite|Instr15_0[1]         ; Banco_reg:Reg_Control|Reg10[0]      ; clk        ; clk      ; None                        ; None                      ; 10.219 ns               ;
; N/A                                     ; 95.93 MHz ( period = 10.424 ns )                    ; Registrador:B_Control|Saida[1]         ; Banco_reg:Reg_Control|Reg11[0]      ; clk        ; clk      ; None                        ; None                      ; 10.218 ns               ;
; N/A                                     ; 95.93 MHz ( period = 10.424 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg14[0]      ; clk        ; clk      ; None                        ; None                      ; 10.215 ns               ;
; N/A                                     ; 95.95 MHz ( period = 10.422 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg3[0]       ; clk        ; clk      ; None                        ; None                      ; 10.208 ns               ;
; N/A                                     ; 95.95 MHz ( period = 10.422 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg1[0]       ; clk        ; clk      ; None                        ; None                      ; 10.208 ns               ;
; N/A                                     ; 95.96 MHz ( period = 10.421 ns )                    ; Controle:inst4|ALUControl[0]           ; Banco_reg:Reg_Control|Reg14[0]      ; clk        ; clk      ; None                        ; None                      ; 10.216 ns               ;
; N/A                                     ; 95.98 MHz ( period = 10.419 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg0[0]       ; clk        ; clk      ; None                        ; None                      ; 10.216 ns               ;
; N/A                                     ; 96.00 MHz ( period = 10.417 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg5[0]       ; clk        ; clk      ; None                        ; None                      ; 10.203 ns               ;
; N/A                                     ; 96.00 MHz ( period = 10.417 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg18[0]      ; clk        ; clk      ; None                        ; None                      ; 10.203 ns               ;
; N/A                                     ; 96.00 MHz ( period = 10.417 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg2[0]       ; clk        ; clk      ; None                        ; None                      ; 10.203 ns               ;
; N/A                                     ; 96.00 MHz ( period = 10.417 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg16[0]      ; clk        ; clk      ; None                        ; None                      ; 10.214 ns               ;
; N/A                                     ; 96.02 MHz ( period = 10.414 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg6[0]       ; clk        ; clk      ; None                        ; None                      ; 10.205 ns               ;
; N/A                                     ; 96.05 MHz ( period = 10.411 ns )                    ; Controle:inst4|ALUControl[0]           ; Banco_reg:Reg_Control|Reg6[0]       ; clk        ; clk      ; None                        ; None                      ; 10.206 ns               ;
; N/A                                     ; 96.06 MHz ( period = 10.410 ns )                    ; Registrador:PCWrite|Saida[0]           ; Banco_reg:Reg_Control|Reg31[0]      ; clk        ; clk      ; None                        ; None                      ; 10.201 ns               ;
; N/A                                     ; 96.07 MHz ( period = 10.409 ns )                    ; Controle:inst4|ALUControl[1]           ; Banco_reg:Reg_Control|Reg31[0]      ; clk        ; clk      ; None                        ; None                      ; 10.211 ns               ;
; N/A                                     ; 96.08 MHz ( period = 10.408 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg22[0]      ; clk        ; clk      ; None                        ; None                      ; 10.199 ns               ;
; N/A                                     ; 96.09 MHz ( period = 10.407 ns )                    ; Registrador:A_Control|Saida[1]         ; Banco_reg:Reg_Control|Reg12[0]      ; clk        ; clk      ; None                        ; None                      ; 10.205 ns               ;
; N/A                                     ; 96.11 MHz ( period = 10.405 ns )                    ; Controle:inst4|ALUControl[2]           ; Banco_reg:Reg_Control|Reg26[0]      ; clk        ; clk      ; None                        ; None                      ; 10.211 ns               ;
; N/A                                     ; 96.11 MHz ( period = 10.405 ns )                    ; Controle:inst4|ALUControl[2]~DUPLICATE ; Banco_reg:Reg_Control|Reg14[0]      ; clk        ; clk      ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 96.11 MHz ( period = 10.405 ns )                    ; Registrador:B_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg14[0]      ; clk        ; clk      ; None                        ; None                      ; 10.196 ns               ;
; N/A                                     ; 96.11 MHz ( period = 10.405 ns )                    ; Controle:inst4|ALUControl[0]           ; Banco_reg:Reg_Control|Reg22[0]      ; clk        ; clk      ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 96.12 MHz ( period = 10.404 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg25[0]      ; clk        ; clk      ; None                        ; None                      ; 10.197 ns               ;
; N/A                                     ; 96.16 MHz ( period = 10.399 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg30[0]      ; clk        ; clk      ; None                        ; None                      ; 10.195 ns               ;
; N/A                                     ; 96.17 MHz ( period = 10.398 ns )                    ; Controle:inst4|ALUControl[2]           ; Banco_reg:Reg_Control|Reg3[0]       ; clk        ; clk      ; None                        ; None                      ; 10.193 ns               ;
; N/A                                     ; 96.17 MHz ( period = 10.398 ns )                    ; Controle:inst4|ALUControl[2]           ; Banco_reg:Reg_Control|Reg1[0]       ; clk        ; clk      ; None                        ; None                      ; 10.193 ns               ;
; N/A                                     ; 96.19 MHz ( period = 10.396 ns )                    ; Registrador:B_Control|Saida[1]         ; Banco_reg:Reg_Control|Reg14[0]      ; clk        ; clk      ; None                        ; None                      ; 10.183 ns               ;
; N/A                                     ; 96.20 MHz ( period = 10.395 ns )                    ; Controle:inst4|ALUControl[2]~DUPLICATE ; Banco_reg:Reg_Control|Reg6[0]       ; clk        ; clk      ; None                        ; None                      ; 10.190 ns               ;
; N/A                                     ; 96.20 MHz ( period = 10.395 ns )                    ; Registrador:B_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg6[0]       ; clk        ; clk      ; None                        ; None                      ; 10.186 ns               ;
; N/A                                     ; 96.20 MHz ( period = 10.395 ns )                    ; Controle:inst4|ALUControl[2]           ; Banco_reg:Reg_Control|Reg0[0]       ; clk        ; clk      ; None                        ; None                      ; 10.201 ns               ;
; N/A                                     ; 96.22 MHz ( period = 10.393 ns )                    ; Controle:inst4|ALUControl[2]           ; Banco_reg:Reg_Control|Reg5[0]       ; clk        ; clk      ; None                        ; None                      ; 10.188 ns               ;
; N/A                                     ; 96.22 MHz ( period = 10.393 ns )                    ; Controle:inst4|ALUControl[2]           ; Banco_reg:Reg_Control|Reg18[0]      ; clk        ; clk      ; None                        ; None                      ; 10.188 ns               ;
; N/A                                     ; 96.22 MHz ( period = 10.393 ns )                    ; Controle:inst4|ALUControl[2]           ; Banco_reg:Reg_Control|Reg2[0]       ; clk        ; clk      ; None                        ; None                      ; 10.188 ns               ;
; N/A                                     ; 96.22 MHz ( period = 10.393 ns )                    ; Controle:inst4|ALUControl[2]           ; Banco_reg:Reg_Control|Reg16[0]      ; clk        ; clk      ; None                        ; None                      ; 10.199 ns               ;
; N/A                                     ; 96.26 MHz ( period = 10.389 ns )                    ; Controle:inst4|ALUControl[2]~DUPLICATE ; Banco_reg:Reg_Control|Reg22[0]      ; clk        ; clk      ; None                        ; None                      ; 10.184 ns               ;
; N/A                                     ; 96.26 MHz ( period = 10.389 ns )                    ; Registrador:B_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg22[0]      ; clk        ; clk      ; None                        ; None                      ; 10.180 ns               ;
; N/A                                     ; 96.26 MHz ( period = 10.388 ns )                    ; Registrador:PCWrite|Saida[0]           ; Banco_reg:Reg_Control|Reg4[0]       ; clk        ; clk      ; None                        ; None                      ; 10.172 ns               ;
; N/A                                     ; 96.27 MHz ( period = 10.387 ns )                    ; Controle:inst4|ALUControl[1]           ; Banco_reg:Reg_Control|Reg4[0]       ; clk        ; clk      ; None                        ; None                      ; 10.182 ns               ;
; N/A                                     ; 96.28 MHz ( period = 10.386 ns )                    ; Registrador:B_Control|Saida[1]         ; Banco_reg:Reg_Control|Reg6[0]       ; clk        ; clk      ; None                        ; None                      ; 10.173 ns               ;
; N/A                                     ; 96.31 MHz ( period = 10.383 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg31[0]      ; clk        ; clk      ; None                        ; None                      ; 10.176 ns               ;
; N/A                                     ; 96.31 MHz ( period = 10.383 ns )                    ; Registrador:PCWrite|Saida[0]           ; Banco_reg:Reg_Control|Reg20[0]      ; clk        ; clk      ; None                        ; None                      ; 10.167 ns               ;
; N/A                                     ; 96.32 MHz ( period = 10.382 ns )                    ; Controle:inst4|ALUControl[1]           ; Banco_reg:Reg_Control|Reg20[0]      ; clk        ; clk      ; None                        ; None                      ; 10.177 ns               ;
; N/A                                     ; 96.33 MHz ( period = 10.381 ns )                    ; Registrador:B_Control|Saida[5]         ; Banco_reg:Reg_Control|Reg15[0]      ; clk        ; clk      ; None                        ; None                      ; 10.176 ns               ;
; N/A                                     ; 96.33 MHz ( period = 10.381 ns )                    ; Registrador:A_Control|Saida[2]         ; Banco_reg:Reg_Control|Reg10[0]      ; clk        ; clk      ; None                        ; None                      ; 10.196 ns               ;
; N/A                                     ; 96.34 MHz ( period = 10.380 ns )                    ; Controle:inst4|ALUControl[2]           ; Banco_reg:Reg_Control|Reg25[0]      ; clk        ; clk      ; None                        ; None                      ; 10.182 ns               ;
; N/A                                     ; 96.34 MHz ( period = 10.380 ns )                    ; Registrador:B_Control|Saida[1]         ; Banco_reg:Reg_Control|Reg22[0]      ; clk        ; clk      ; None                        ; None                      ; 10.167 ns               ;
; N/A                                     ; 96.40 MHz ( period = 10.373 ns )                    ; Registrador:PCWrite|Saida[0]           ; Banco_reg:Reg_Control|Reg17[0]      ; clk        ; clk      ; None                        ; None                      ; 10.160 ns               ;
; N/A                                     ; 96.41 MHz ( period = 10.372 ns )                    ; Controle:inst4|ALUControl[1]           ; Banco_reg:Reg_Control|Reg17[0]      ; clk        ; clk      ; None                        ; None                      ; 10.170 ns               ;
; N/A                                     ; 96.42 MHz ( period = 10.371 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg28[0]      ; clk        ; clk      ; None                        ; None                      ; 10.162 ns               ;
; N/A                                     ; 96.45 MHz ( period = 10.368 ns )                    ; Controle:inst4|ALUControl[0]           ; Banco_reg:Reg_Control|Reg28[0]      ; clk        ; clk      ; None                        ; None                      ; 10.163 ns               ;
; N/A                                     ; 96.46 MHz ( period = 10.367 ns )                    ; Registrador:A_Control|Saida[5]         ; Banco_reg:Reg_Control|Reg15[0]      ; clk        ; clk      ; None                        ; None                      ; 10.162 ns               ;
; N/A                                     ; 96.52 MHz ( period = 10.361 ns )                    ; ShiftLeft2de32pra32:inst|outputSL[3]   ; Banco_reg:Reg_Control|Reg15[0]      ; clk        ; clk      ; None                        ; None                      ; 10.150 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                        ;                                     ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------+-------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                      ; To    ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------+-------+------------+
; N/A                                     ; None                                                ; 17.959 ns  ; Registrador:A_Control|Saida[0]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.688 ns  ; Controle:inst4|ALUSrcA[0]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.571 ns  ; Registrador:PCWrite|Saida[0]              ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.570 ns  ; Controle:inst4|ALUControl[1]              ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.544 ns  ; Controle:inst4|ALUSrcB[0]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.520 ns  ; Controle:inst4|ALUControl[2]              ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.441 ns  ; Registrador:A_Control|Saida[1]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.379 ns  ; Controle:inst4|ALUSrcB[1]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.376 ns  ; Controle:inst4|ALUControl[0]              ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.360 ns  ; Controle:inst4|ALUControl[2]~DUPLICATE    ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.360 ns  ; Registrador:B_Control|Saida[0]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.351 ns  ; Registrador:B_Control|Saida[1]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.260 ns  ; Registrador:PCWrite|Saida[2]              ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.254 ns  ; Instr_Reg:IRWrite|Instr15_0[0]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.196 ns  ; Instr_Reg:IRWrite|Instr15_0[2]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.183 ns  ; Registrador:PCWrite|Saida[1]              ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.183 ns  ; Registrador:B_Control|Saida[2]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.148 ns  ; Registrador:A_Control|Saida[0]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.109 ns  ; Instr_Reg:IRWrite|Instr15_0[1]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.062 ns  ; Registrador:A_Control|Saida[2]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.996 ns  ; Instr_Reg:IRWrite|Instr15_0[3]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.879 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]      ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.877 ns  ; Controle:inst4|ALUSrcA[0]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.867 ns  ; Registrador:B_Control|Saida[3]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.847 ns  ; Registrador:A_Control|Saida[3]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.777 ns  ; Registrador:PCWrite|Saida[3]              ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.760 ns  ; Registrador:PCWrite|Saida[0]              ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.759 ns  ; Controle:inst4|ALUControl[1]              ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.733 ns  ; Controle:inst4|ALUSrcB[0]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.717 ns  ; Registrador:B_Control|Saida[5]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.709 ns  ; Controle:inst4|ALUControl[2]              ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.703 ns  ; Registrador:A_Control|Saida[5]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.697 ns  ; Instr_Reg:IRWrite|Instr15_0[5]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.697 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]      ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.681 ns  ; Registrador:A_Control|Saida[4]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.630 ns  ; Registrador:A_Control|Saida[1]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.611 ns  ; Registrador:A_Control|Saida[0]            ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 16.568 ns  ; Controle:inst4|ALUSrcB[1]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.565 ns  ; Controle:inst4|ALUControl[0]              ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.559 ns  ; Registrador:PCWrite|Saida[4]              ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.549 ns  ; Controle:inst4|ALUControl[2]~DUPLICATE    ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.549 ns  ; Registrador:B_Control|Saida[0]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.540 ns  ; Registrador:B_Control|Saida[1]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.463 ns  ; Registrador:A_Control|Saida[0]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.449 ns  ; Registrador:PCWrite|Saida[2]              ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.443 ns  ; Instr_Reg:IRWrite|Instr15_0[0]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.425 ns  ; Instr_Reg:IRWrite|Instr15_0[4]~DUPLICATE  ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.398 ns  ; Registrador:B_Control|Saida[4]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.391 ns  ; Registrador:PCWrite|Saida[5]              ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.385 ns  ; Instr_Reg:IRWrite|Instr15_0[2]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.372 ns  ; Registrador:PCWrite|Saida[1]              ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.372 ns  ; Registrador:B_Control|Saida[2]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.340 ns  ; Controle:inst4|ALUSrcA[0]                 ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 16.318 ns  ; Registrador:B_Control|Saida[6]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.315 ns  ; Instr_Reg:IRWrite|Instr15_0[7]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.298 ns  ; Instr_Reg:IRWrite|Instr15_0[1]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.289 ns  ; Instr_Reg:IRWrite|Instr15_0[6]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.251 ns  ; Registrador:A_Control|Saida[2]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.223 ns  ; Registrador:PCWrite|Saida[0]              ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 16.222 ns  ; Controle:inst4|ALUControl[1]              ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 16.196 ns  ; Controle:inst4|ALUSrcB[0]                 ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 16.192 ns  ; Controle:inst4|ALUSrcA[0]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.185 ns  ; Instr_Reg:IRWrite|Instr15_0[3]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.172 ns  ; Controle:inst4|ALUControl[2]              ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 16.153 ns  ; Registrador:A_Control|Saida[0]            ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 16.145 ns  ; Instr_Reg:IRWrite|Instr15_0[8]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.107 ns  ; Instr_Reg:IRWrite|Instr15_0[12]~DUPLICATE ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.093 ns  ; Registrador:A_Control|Saida[1]            ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 16.083 ns  ; Registrador:B_Control|Saida[12]           ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.075 ns  ; Registrador:PCWrite|Saida[0]              ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.074 ns  ; Controle:inst4|ALUControl[1]              ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.068 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]      ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.056 ns  ; Registrador:B_Control|Saida[3]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.048 ns  ; Controle:inst4|ALUSrcB[0]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.044 ns  ; Registrador:B_Control|Saida[7]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.036 ns  ; Registrador:A_Control|Saida[3]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.031 ns  ; Controle:inst4|ALUSrcB[1]                 ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 16.028 ns  ; Controle:inst4|ALUControl[0]              ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 16.024 ns  ; Controle:inst4|ALUControl[2]              ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.024 ns  ; ShiftLeft2de32pra32:inst|outputSL[5]      ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.016 ns  ; Instr_Reg:IRWrite|Instr15_0[9]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.012 ns  ; Controle:inst4|ALUControl[2]~DUPLICATE    ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 16.012 ns  ; Registrador:B_Control|Saida[0]            ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 16.003 ns  ; Registrador:B_Control|Saida[1]            ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.997 ns  ; Registrador:A_Control|Saida[0]            ; S[16] ; clk        ;
; N/A                                     ; None                                                ; 15.966 ns  ; Registrador:PCWrite|Saida[3]              ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.945 ns  ; Registrador:A_Control|Saida[1]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.923 ns  ; Registrador:B_Control|Saida[8]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.912 ns  ; Registrador:PCWrite|Saida[2]              ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.908 ns  ; Registrador:B_Control|Saida[9]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.906 ns  ; Instr_Reg:IRWrite|Instr15_0[0]            ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.906 ns  ; Registrador:B_Control|Saida[5]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.892 ns  ; Registrador:A_Control|Saida[5]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.886 ns  ; Instr_Reg:IRWrite|Instr15_0[5]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.886 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]      ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.883 ns  ; Controle:inst4|ALUSrcB[1]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.882 ns  ; Controle:inst4|ALUSrcA[0]                 ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.880 ns  ; Controle:inst4|ALUControl[0]              ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.870 ns  ; Registrador:A_Control|Saida[4]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.864 ns  ; Controle:inst4|ALUControl[2]~DUPLICATE    ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.864 ns  ; Registrador:B_Control|Saida[0]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.855 ns  ; Registrador:B_Control|Saida[1]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.848 ns  ; Instr_Reg:IRWrite|Instr15_0[2]            ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.835 ns  ; Registrador:PCWrite|Saida[1]              ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.835 ns  ; Registrador:B_Control|Saida[2]            ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.818 ns  ; Registrador:A_Control|Saida[0]            ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 15.765 ns  ; Registrador:PCWrite|Saida[0]              ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.764 ns  ; Controle:inst4|ALUControl[1]              ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.764 ns  ; Registrador:PCWrite|Saida[2]              ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.761 ns  ; Instr_Reg:IRWrite|Instr15_0[1]            ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.758 ns  ; Instr_Reg:IRWrite|Instr15_0[0]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.753 ns  ; Registrador:PCWrite|Saida[7]              ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.751 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]      ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.750 ns  ; ShiftLeft2de32pra32:inst|outputSL[7]      ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.748 ns  ; Registrador:PCWrite|Saida[4]              ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.738 ns  ; Controle:inst4|ALUSrcB[0]                 ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.726 ns  ; Controle:inst4|ALUSrcA[0]                 ; S[16] ; clk        ;
; N/A                                     ; None                                                ; 15.720 ns  ; Instr_Reg:IRWrite|Instr15_0[11]~DUPLICATE ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.714 ns  ; Registrador:A_Control|Saida[2]            ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.714 ns  ; Controle:inst4|ALUControl[2]              ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.711 ns  ; Registrador:A_Control|Saida[0]            ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.711 ns  ; Registrador:PCWrite|Saida[6]              ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.705 ns  ; Registrador:A_Control|Saida[7]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.700 ns  ; Instr_Reg:IRWrite|Instr15_0[2]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.693 ns  ; Registrador:A_Control|Saida[0]            ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.687 ns  ; Registrador:PCWrite|Saida[1]              ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.687 ns  ; Registrador:B_Control|Saida[2]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.673 ns  ; Instr_Reg:IRWrite|Instr15_0[13]~DUPLICATE ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.648 ns  ; Instr_Reg:IRWrite|Instr15_0[3]            ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.636 ns  ; Registrador:A_Control|Saida[0]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.635 ns  ; Registrador:A_Control|Saida[1]            ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.614 ns  ; Instr_Reg:IRWrite|Instr15_0[4]~DUPLICATE  ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.613 ns  ; Instr_Reg:IRWrite|Instr15_0[1]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.609 ns  ; Registrador:PCWrite|Saida[0]              ; S[16] ; clk        ;
; N/A                                     ; None                                                ; 15.608 ns  ; Controle:inst4|ALUControl[1]              ; S[16] ; clk        ;
; N/A                                     ; None                                                ; 15.594 ns  ; Registrador:B_Control|Saida[11]           ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.587 ns  ; Registrador:B_Control|Saida[4]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.582 ns  ; Controle:inst4|ALUSrcB[0]                 ; S[16] ; clk        ;
; N/A                                     ; None                                                ; 15.580 ns  ; Registrador:PCWrite|Saida[5]              ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.573 ns  ; Controle:inst4|ALUSrcB[1]                 ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.570 ns  ; Controle:inst4|ALUControl[0]              ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.569 ns  ; ShiftLeft2de32pra32:inst|outputSL[6]      ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.566 ns  ; Registrador:A_Control|Saida[2]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.558 ns  ; Controle:inst4|ALUControl[2]              ; S[16] ; clk        ;
; N/A                                     ; None                                                ; 15.554 ns  ; Controle:inst4|ALUControl[2]~DUPLICATE    ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.554 ns  ; Registrador:B_Control|Saida[0]            ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.549 ns  ; Registrador:A_Control|Saida[0]            ; S[15] ; clk        ;
; N/A                                     ; None                                                ; 15.547 ns  ; Controle:inst4|ALUSrcA[0]                 ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 15.545 ns  ; Registrador:B_Control|Saida[1]            ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.533 ns  ; Registrador:PCWrite|Saida[9]              ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.531 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]      ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.519 ns  ; Registrador:B_Control|Saida[3]            ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.507 ns  ; Registrador:B_Control|Saida[6]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.504 ns  ; Instr_Reg:IRWrite|Instr15_0[7]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.500 ns  ; Instr_Reg:IRWrite|Instr15_0[3]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.499 ns  ; Registrador:A_Control|Saida[3]            ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.479 ns  ; Registrador:A_Control|Saida[1]            ; S[16] ; clk        ;
; N/A                                     ; None                                                ; 15.478 ns  ; Instr_Reg:IRWrite|Instr15_0[6]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.474 ns  ; Registrador:A_Control|Saida[13]           ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.454 ns  ; Registrador:PCWrite|Saida[2]              ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.448 ns  ; Instr_Reg:IRWrite|Instr15_0[0]            ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.440 ns  ; Controle:inst4|ALUSrcA[0]                 ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.430 ns  ; Registrador:PCWrite|Saida[0]              ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 15.429 ns  ; Registrador:PCWrite|Saida[3]              ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.429 ns  ; Controle:inst4|ALUControl[1]              ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 15.422 ns  ; Controle:inst4|ALUSrcA[0]                 ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.417 ns  ; Controle:inst4|ALUSrcB[1]                 ; S[16] ; clk        ;
; N/A                                     ; None                                                ; 15.414 ns  ; Controle:inst4|ALUControl[0]              ; S[16] ; clk        ;
; N/A                                     ; None                                                ; 15.403 ns  ; Registrador:A_Control|Saida[0]            ; S[20] ; clk        ;
; N/A                                     ; None                                                ; 15.403 ns  ; Controle:inst4|ALUSrcB[0]                 ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 15.398 ns  ; Controle:inst4|ALUControl[2]~DUPLICATE    ; S[16] ; clk        ;
; N/A                                     ; None                                                ; 15.398 ns  ; Registrador:B_Control|Saida[0]            ; S[16] ; clk        ;
; N/A                                     ; None                                                ; 15.390 ns  ; Instr_Reg:IRWrite|Instr15_0[2]            ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.389 ns  ; Registrador:B_Control|Saida[1]            ; S[16] ; clk        ;
; N/A                                     ; None                                                ; 15.388 ns  ; Registrador:A_Control|Saida[8]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.383 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]      ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.379 ns  ; Controle:inst4|ALUControl[2]              ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 15.377 ns  ; Registrador:PCWrite|Saida[1]              ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.377 ns  ; Registrador:B_Control|Saida[2]            ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.371 ns  ; Registrador:B_Control|Saida[3]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.369 ns  ; Registrador:B_Control|Saida[5]            ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.365 ns  ; Controle:inst4|ALUSrcA[0]                 ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.363 ns  ; ShiftLeft2de32pra32:inst|outputSL[17]     ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.355 ns  ; Registrador:A_Control|Saida[5]            ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.351 ns  ; Registrador:A_Control|Saida[3]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.349 ns  ; Instr_Reg:IRWrite|Instr15_0[5]            ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.349 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]      ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.349 ns  ; Registrador:A_Control|Saida[9]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.349 ns  ; ShiftLeft2de32pra32:inst|outputSL[9]      ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.343 ns  ; Instr_Reg:IRWrite|Instr15_0[10]~DUPLICATE ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.334 ns  ; Instr_Reg:IRWrite|Instr15_0[8]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.333 ns  ; Registrador:A_Control|Saida[4]            ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.323 ns  ; Registrador:PCWrite|Saida[0]              ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.322 ns  ; Controle:inst4|ALUControl[1]              ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.309 ns  ; ShiftLeft2de32pra32:inst|outputSL[11]     ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.305 ns  ; Registrador:PCWrite|Saida[0]              ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.304 ns  ; Controle:inst4|ALUControl[1]              ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.303 ns  ; Instr_Reg:IRWrite|Instr15_0[1]            ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.300 ns  ; Registrador:A_Control|Saida[1]            ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 15.298 ns  ; Registrador:PCWrite|Saida[2]              ; S[16] ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                           ;       ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------+-------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Wed Oct 16 16:07:31 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 86.04 MHz between source register "Registrador:A_Control|Saida[0]" and destination register "Banco_reg:Reg_Control|Reg15[0]" (period= 11.623 ns)
    Info: + Longest register to register delay is 11.418 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y33_N29; Fanout = 4; REG Node = 'Registrador:A_Control|Saida[0]'
        Info: 2: + IC(0.808 ns) + CELL(0.228 ns) = 1.036 ns; Loc. = LCCOMB_X42_Y32_N4; Fanout = 4; COMB Node = 'ALUSrcA:inst5|Mux31~0'
        Info: 3: + IC(0.249 ns) + CELL(0.228 ns) = 1.513 ns; Loc. = LCCOMB_X42_Y32_N10; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[0]~1'
        Info: 4: + IC(0.254 ns) + CELL(0.272 ns) = 2.039 ns; Loc. = LCCOMB_X42_Y32_N30; Fanout = 2; COMB Node = 'Ula32:ALUControl|carry_temp[2]~4'
        Info: 5: + IC(0.351 ns) + CELL(0.228 ns) = 2.618 ns; Loc. = LCCOMB_X41_Y32_N4; Fanout = 6; COMB Node = 'Ula32:ALUControl|carry_temp[3]~5'
        Info: 6: + IC(0.252 ns) + CELL(0.272 ns) = 3.142 ns; Loc. = LCCOMB_X41_Y32_N30; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[5]~80'
        Info: 7: + IC(0.244 ns) + CELL(0.228 ns) = 3.614 ns; Loc. = LCCOMB_X41_Y32_N8; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[5]~82'
        Info: 8: + IC(0.305 ns) + CELL(0.053 ns) = 3.972 ns; Loc. = LCCOMB_X41_Y32_N12; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[7]~76'
        Info: 9: + IC(0.373 ns) + CELL(0.053 ns) = 4.398 ns; Loc. = LCCOMB_X41_Y32_N24; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[9]~72'
        Info: 10: + IC(0.308 ns) + CELL(0.053 ns) = 4.759 ns; Loc. = LCCOMB_X41_Y32_N20; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[11]~68'
        Info: 11: + IC(0.227 ns) + CELL(0.053 ns) = 5.039 ns; Loc. = LCCOMB_X41_Y32_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[13]~64'
        Info: 12: + IC(0.636 ns) + CELL(0.225 ns) = 5.900 ns; Loc. = LCCOMB_X40_Y28_N26; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[14]~17'
        Info: 13: + IC(0.581 ns) + CELL(0.053 ns) = 6.534 ns; Loc. = LCCOMB_X41_Y30_N4; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[16]~18'
        Info: 14: + IC(0.236 ns) + CELL(0.228 ns) = 6.998 ns; Loc. = LCCOMB_X41_Y30_N26; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[18]~20'
        Info: 15: + IC(0.202 ns) + CELL(0.053 ns) = 7.253 ns; Loc. = LCCOMB_X41_Y30_N12; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[20]~22'
        Info: 16: + IC(0.786 ns) + CELL(0.053 ns) = 8.092 ns; Loc. = LCCOMB_X37_Y29_N0; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[22]~24'
        Info: 17: + IC(0.209 ns) + CELL(0.053 ns) = 8.354 ns; Loc. = LCCOMB_X37_Y29_N4; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[24]~26'
        Info: 18: + IC(0.201 ns) + CELL(0.053 ns) = 8.608 ns; Loc. = LCCOMB_X37_Y29_N26; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[26]~28'
        Info: 19: + IC(0.201 ns) + CELL(0.053 ns) = 8.862 ns; Loc. = LCCOMB_X37_Y29_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[29]~30'
        Info: 20: + IC(0.224 ns) + CELL(0.053 ns) = 9.139 ns; Loc. = LCCOMB_X37_Y29_N10; Fanout = 1; COMB Node = 'Ula32:ALUControl|Menor~0'
        Info: 21: + IC(0.199 ns) + CELL(0.053 ns) = 9.391 ns; Loc. = LCCOMB_X37_Y29_N30; Fanout = 1; COMB Node = 'DataSrc:inst3|Mux31~1'
        Info: 22: + IC(0.201 ns) + CELL(0.053 ns) = 9.645 ns; Loc. = LCCOMB_X37_Y29_N20; Fanout = 32; COMB Node = 'DataSrc:inst3|Mux31~2'
        Info: 23: + IC(1.464 ns) + CELL(0.309 ns) = 11.418 ns; Loc. = LCFF_X38_Y29_N29; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg15[0]'
        Info: Total cell delay = 2.907 ns ( 25.46 % )
        Info: Total interconnect delay = 8.511 ns ( 74.54 % )
    Info: - Smallest clock skew is -0.021 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.939 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1436; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.114 ns) + CELL(0.618 ns) = 2.939 ns; Loc. = LCFF_X38_Y29_N29; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg15[0]'
            Info: Total cell delay = 1.482 ns ( 50.43 % )
            Info: Total interconnect delay = 1.457 ns ( 49.57 % )
        Info: - Longest clock path from clock "clk" to source register is 2.960 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1436; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.135 ns) + CELL(0.618 ns) = 2.960 ns; Loc. = LCFF_X42_Y33_N29; Fanout = 4; REG Node = 'Registrador:A_Control|Saida[0]'
            Info: Total cell delay = 1.482 ns ( 50.07 % )
            Info: Total interconnect delay = 1.478 ns ( 49.93 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: tco from clock "clk" to destination pin "S[31]" through register "Registrador:A_Control|Saida[0]" is 17.959 ns
    Info: + Longest clock path from clock "clk" to source register is 2.960 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1436; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.135 ns) + CELL(0.618 ns) = 2.960 ns; Loc. = LCFF_X42_Y33_N29; Fanout = 4; REG Node = 'Registrador:A_Control|Saida[0]'
        Info: Total cell delay = 1.482 ns ( 50.07 % )
        Info: Total interconnect delay = 1.478 ns ( 49.93 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 14.905 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y33_N29; Fanout = 4; REG Node = 'Registrador:A_Control|Saida[0]'
        Info: 2: + IC(0.808 ns) + CELL(0.228 ns) = 1.036 ns; Loc. = LCCOMB_X42_Y32_N4; Fanout = 4; COMB Node = 'ALUSrcA:inst5|Mux31~0'
        Info: 3: + IC(0.249 ns) + CELL(0.228 ns) = 1.513 ns; Loc. = LCCOMB_X42_Y32_N10; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[0]~1'
        Info: 4: + IC(0.254 ns) + CELL(0.272 ns) = 2.039 ns; Loc. = LCCOMB_X42_Y32_N30; Fanout = 2; COMB Node = 'Ula32:ALUControl|carry_temp[2]~4'
        Info: 5: + IC(0.351 ns) + CELL(0.228 ns) = 2.618 ns; Loc. = LCCOMB_X41_Y32_N4; Fanout = 6; COMB Node = 'Ula32:ALUControl|carry_temp[3]~5'
        Info: 6: + IC(0.252 ns) + CELL(0.272 ns) = 3.142 ns; Loc. = LCCOMB_X41_Y32_N30; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[5]~80'
        Info: 7: + IC(0.244 ns) + CELL(0.228 ns) = 3.614 ns; Loc. = LCCOMB_X41_Y32_N8; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[5]~82'
        Info: 8: + IC(0.305 ns) + CELL(0.053 ns) = 3.972 ns; Loc. = LCCOMB_X41_Y32_N12; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[7]~76'
        Info: 9: + IC(0.373 ns) + CELL(0.053 ns) = 4.398 ns; Loc. = LCCOMB_X41_Y32_N24; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[9]~72'
        Info: 10: + IC(0.308 ns) + CELL(0.053 ns) = 4.759 ns; Loc. = LCCOMB_X41_Y32_N20; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[11]~68'
        Info: 11: + IC(0.227 ns) + CELL(0.053 ns) = 5.039 ns; Loc. = LCCOMB_X41_Y32_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[13]~64'
        Info: 12: + IC(0.636 ns) + CELL(0.225 ns) = 5.900 ns; Loc. = LCCOMB_X40_Y28_N26; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[14]~17'
        Info: 13: + IC(0.581 ns) + CELL(0.053 ns) = 6.534 ns; Loc. = LCCOMB_X41_Y30_N4; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[16]~18'
        Info: 14: + IC(0.236 ns) + CELL(0.228 ns) = 6.998 ns; Loc. = LCCOMB_X41_Y30_N26; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[18]~20'
        Info: 15: + IC(0.202 ns) + CELL(0.053 ns) = 7.253 ns; Loc. = LCCOMB_X41_Y30_N12; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[20]~22'
        Info: 16: + IC(0.786 ns) + CELL(0.053 ns) = 8.092 ns; Loc. = LCCOMB_X37_Y29_N0; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[22]~24'
        Info: 17: + IC(0.209 ns) + CELL(0.053 ns) = 8.354 ns; Loc. = LCCOMB_X37_Y29_N4; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[24]~26'
        Info: 18: + IC(0.201 ns) + CELL(0.053 ns) = 8.608 ns; Loc. = LCCOMB_X37_Y29_N26; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[26]~28'
        Info: 19: + IC(0.201 ns) + CELL(0.053 ns) = 8.862 ns; Loc. = LCCOMB_X37_Y29_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[29]~30'
        Info: 20: + IC(0.741 ns) + CELL(0.053 ns) = 9.656 ns; Loc. = LCCOMB_X45_Y29_N4; Fanout = 4; COMB Node = 'Ula32:ALUControl|Mux0~1'
        Info: 21: + IC(3.267 ns) + CELL(1.982 ns) = 14.905 ns; Loc. = PIN_C9; Fanout = 0; PIN Node = 'S[31]'
        Info: Total cell delay = 4.474 ns ( 30.02 % )
        Info: Total interconnect delay = 10.431 ns ( 69.98 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4400 megabytes
    Info: Processing ended: Wed Oct 16 16:07:32 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


