{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635875666471 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635875666472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 02 21:54:26 2021 " "Processing started: Tue Nov 02 21:54:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635875666472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1635875666472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdsubus -c sdsubus --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdsubus -c sdsubus --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1635875666472 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1635875666841 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1635875666841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "C:/Users/user/Desktop/Verilog/sdsubus3/tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635875678867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635875678867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdsubus.v 1 1 " "Found 1 design units, including 1 entities, in source file sdsubus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "sdsubus.v" "" { Text "C:/Users/user/Desktop/Verilog/sdsubus3/sdsubus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635875678869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635875678869 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb " "Elaborating entity \"tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1635875678893 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data tb.v(8) " "Verilog HDL or VHDL warning at tb.v(8): object \"data\" assigned a value but never read" {  } { { "tb.v" "" { Text "C:/Users/user/Desktop/Verilog/sdsubus3/tb.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1635875678894 "|tb"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk tb.v(12) " "Verilog HDL warning at tb.v(12): assignments to clk create a combinational loop" {  } { { "tb.v" "" { Text "C:/Users/user/Desktop/Verilog/sdsubus3/tb.v" 12 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1635875678895 "|tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus bus:sdsubus " "Elaborating entity \"bus\" for hierarchy \"bus:sdsubus\"" {  } { { "tb.v" "sdsubus" { Text "C:/Users/user/Desktop/Verilog/sdsubus3/tb.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1635875678901 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "result sdsubus.v(6) " "Output port \"result\" at sdsubus.v(6) has no driver" {  } { { "sdsubus.v" "" { Text "C:/Users/user/Desktop/Verilog/sdsubus3/sdsubus.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1635875678906 "|tb|bus:sdsubus"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635875679353 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 02 21:54:39 2021 " "Processing ended: Tue Nov 02 21:54:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635875679353 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635875679353 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635875679353 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1635875679353 ""}
