From f1e72c94e00a33197a1f69c105e74ee1c40b7dce Mon Sep 17 00:00:00 2001
From: "Tom.zheng" <haidong.zheng@nxp.com>
Date: Mon, 20 May 2019 13:48:07 +0800
Subject: [PATCH 2/2] restore optee trust zone configuration from DSM

---
 plat/imx/imx8mm/gpc.c                  | 31 +++++++++++++++++++++++++++++--
 plat/imx/imx8mm/include/platform_def.h |  2 ++
 2 files changed, 31 insertions(+), 2 deletions(-)

diff --git a/plat/imx/imx8mm/gpc.c b/plat/imx/imx8mm/gpc.c
index 4067c8773..39b1730ff 100644
--- a/plat/imx/imx8mm/gpc.c
+++ b/plat/imx/imx8mm/gpc.c
@@ -585,6 +585,14 @@ void imx_anamix_post_resume(void)
 #define GPR_TZASC_EN		(1 << 0)
 #define GPR_TZASC_EN_LOCK	(1 << 16)
 
+#define CFG_TEE_RESERVED_SIZE 0x02000000
+
+#define  CFG_SHMEM_SIZE 0x100000
+
+#define  CFG_TZDRAM_SIZE  (CFG_TEE_RESERVED_SIZE - CFG_SHMEM_SIZE)
+
+#define  CFG_SHMEM_START (BL32_BASE + CFG_TZDRAM_SIZE)
+
 static void imx8mm_tz380_init(void)
 {
 	unsigned int val;
@@ -595,8 +603,27 @@ static void imx8mm_tz380_init(void)
 
 	tzc380_init(IMX_TZASC_BASE);
 
-	/* Enable 1G-5G S/NS RW */
-	tzc380_configure_region(0, 0x00000000, TZC_ATTR_REGION_SIZE(TZC_REGION_SIZE_4G) | TZC_ATTR_REGION_EN_MASK | TZC_ATTR_SP_ALL);
+        tzc380_configure_region(1, 0x00000000,
+                        TZC_ATTR_REGION_SIZE(TZC_REGION_SIZE_8G) |
+                        TZC_ATTR_REGION_EN_MASK | TZC_ATTR_SP_NS_RW);
+
+        tzc380_configure_region(2, (BL32_BASE - IMX_DDR_BASE),
+                        TZC_ATTR_REGION_SIZE(TZC_REGION_SIZE_32M) |
+                        TZC_ATTR_REGION_EN_MASK | TZC_ATTR_SP_S_RW);
+        tzc380_configure_region(3, (CFG_SHMEM_START - IMX_DDR_BASE),
+                        TZC_ATTR_REGION_SIZE(TZC_REGION_SIZE_4M) |
+                        TZC_ATTR_REGION_EN_MASK | TZC_ATTR_SP_ALL);
+
+#ifdef CFG_DRM_SECURE_DATA_PATH
+        tzc380_configure_region(4, CFG_TEE_SDP_MEM_BASE - IMX_DDR_BASE,
+                        TZC_ATTR_REGION_SIZE(TZC_REGION_SIZE_32M) |
+                        TZC_ATTR_REGION_EN_MASK | TZC_ATTR_SP_ALL);
+        /* Decoded buffer size is 128MB */
+        tzc380_configure_region(5, CFG_RDC_DECODED_BUFFER - IMX_DDR_BASE,
+                        TZC_ATTR_REGION_SIZE(TZC_REGION_SIZE_128M) |
+                        TZC_ATTR_REGION_EN_MASK | TZC_ATTR_SP_ALL);
+#endif
+
 }
 
 #define CCGR(x)		(0x4000 + (x) * 16)
diff --git a/plat/imx/imx8mm/include/platform_def.h b/plat/imx/imx8mm/include/platform_def.h
index a14971851..8acc393aa 100644
--- a/plat/imx/imx8mm/include/platform_def.h
+++ b/plat/imx/imx8mm/include/platform_def.h
@@ -29,6 +29,8 @@
 #define PLAT_WAIT_RET_STATE		1
 #define PLAT_STOP_OFF_STATE		3
 
+#define IMX_DDR_BASE 0x40000000
+
 #define BL31_BASE			0x920000
 #define BL31_LIMIT			0x940000
 
-- 
2.11.0

