#+title: Adder/Subtractor
#+property: header-args :tangle Adder_Subtractor.v
#+auto-tangle: t
#+startup: showeverything


* DESCRPTION :
SAP-1 uses a 2's-complement adder-subtracter. When S_U is low, the sum otu of the adder-subtracter is \[S = A + B\]
When S_U is high, the difference appear:
\[S = A + B'\]
Where \(B'\) is the 2's-complement of \(B\). The adder-subtracter is asynchronous (unclocked); this means it's contents can change as soon as the input words change. When E_U is high, these contents apear on the W bus. For SAP-1 this result is put back into the accumulator.
* LOGIC DIAGRAM :
* TRUTH TABLE :
* PIN CONFIGURATION :
* VERILOG CODE :
** Module :
#+begin_src verilog
module Adder_Subtractor(a_input, b_input, S_U, E_U, bus_output);
    input [7:0] a_input;
    input [7:0] b_input;
    input  S_U;
    input  E_U;
    output [7:0] bus_output;
endmodule
#+end_src
** Testbench
#+begin_src verilog
module Adder_Subtractor_tb;
endmodule
#+end_src
