verilog xil_defaultlib "../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v" --include "../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v" --include "../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ipshared/a0ef/apb_interface.v" --include "../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ipshared/a0ef/div_clk.v" --include "../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ipshared/a0ef/fifo_generator.v" --include "../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ipshared/a0ef/i2c_master.v" --include "../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ipshared/a0ef/top_core_i2c.v" --include "../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_top_core_i2c_0_0/sim/design_1_top_core_i2c_0_0.v" --include "../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" --include "../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" --include "../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/hdl/design_1.v" --include "../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "glbl.v"
nosort
