onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -divider CONSTANTS
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/CLK_FREQ
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/MAIN_COUNTER_BITWIDTH
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/MAIN_COUNTER_MAX
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/DEBOUNCER_BITWIDTH
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/DEBOUNCER_MAX
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/N_FF
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/N_CHANNELS
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/MAX_CLIPPING_VALUE
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/MIN_CLIPPING_VALUE
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/D_MAX_LIM
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/D_MIN_LIM
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/WEYLSD_BITS
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/DELTA_STEPS_BITWIDTH
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/TIME_COUNTER_BITWIDTH
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/TIME_COUNTER_MAX
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/DAC_SETTLING_CLKS
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/DAC_BITWIDTH
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/TRIGGER_COUNTER_BITWIDTH
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/TRIGGER_COUNTER_MAX
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/SC_NOC_COUNTER_BITWIDTH
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/SC_NOC_COUNTER_MAX
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/ADDR_BITWIDTH
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/DATA_BITWIDTH
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/UART_BAUD_COUNTER_BITWIDTH
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/UART_BAUD_COUNTER_MAX
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/UART_DATA_LENGTH
add wave -noupdate -divider INPUTS
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/clock_i
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/reset_n_i
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/comp_upper_i
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/comp_lower_i
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/trigger_start_sampling_i
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/trigger_start_mode_i
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/adaptive_mode_i
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/control_mode_i
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/signal_select_in_i
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/enable_i
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/select_tbs_delta_steps_i
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/uart_rx_i
add wave -noupdate -divider INTERNAL
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/reset_i
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/reset_entity
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/comp_upper_sync
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/comp_lower_sync
add wave -noupdate -divider {MAIN Counter}
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/main_counter_value
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/reset_main_counter_strb
add wave -noupdate -divider {MAIN FSM}
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/dac_control_0/state
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/state
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/detection_en
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/select_enable_write
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/clear_dac
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/dac_init_strb
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/enable_read
add wave -noupdate -divider {SIGNAL Path}
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_detector_0/spike
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_detector_0/spike_strb
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_detector_0/lock_detection
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/update_dac_upper_strb
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/delta_steps_upper
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/dac_counter_value_upper
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/dac_finished_upper_strb
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/update_dac_lower_strb
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/delta_steps_lower
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/dac_counter_value_lower
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/dac_finished_lower_strb
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/increasing_en
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/decreasing_en
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/tbs_increasing_en
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/tbs_decreasing_en
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/adaptive_increasing_en
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/adaptive_decreasing_en
add wave -noupdate -divider {COM Path}
add wave -noupdate -divider time_measurement
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/time_measurement_0/overflow_strb_o
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/time_measurement_0/curr_time_o
add wave -noupdate -divider spike_encoder
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_encoder_0/encoded_spike_strb_o
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_encoder_0/encoded_spike_o
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/enable_write_mux
add wave -noupdate -divider spike_memory
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/enable_read_i
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/tx_strb_i
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/head
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/tail
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/fifo_full
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/fifo_empty
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/fifo_fill_count
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/tx_active
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/write_delayed_strb
add wave -noupdate -radix unsigned -childformat {{/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(255) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(254) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(253) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(252) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(251) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(250) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(249) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(248) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(247) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(246) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(245) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(244) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(243) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(242) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(241) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(240) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(239) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(238) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(237) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(236) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(235) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(234) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(233) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(232) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(231) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(230) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(229) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(228) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(227) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(226) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(225) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(224) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(223) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(222) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(221) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(220) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(219) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(218) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217) -radix unsigned -childformat {{/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(15) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(14) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(13) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(12) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(11) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(10) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(9) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(8) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(7) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(6) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(5) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(4) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(3) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(2) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(1) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(0) -radix unsigned}}} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(216) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(215) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(214) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(213) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(212) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(211) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(210) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(209) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(208) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(207) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(206) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(205) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(204) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(203) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(202) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(201) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(200) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(199) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(198) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(197) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(196) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(195) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(194) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(193) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(192) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(191) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(190) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(189) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(188) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(187) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(186) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(185) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(184) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(183) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(182) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(181) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(180) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(179) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(178) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(177) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(176) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(175) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(174) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(173) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(172) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(171) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(170) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(169) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(168) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(167) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(166) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(165) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(164) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(163) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(162) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(161) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(160) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(159) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(158) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(157) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(156) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(155) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(154) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(153) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(152) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(151) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(150) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(149) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(148) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(147) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(146) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(145) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(144) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(143) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(142) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(141) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(140) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(139) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(138) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(137) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(136) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(135) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(134) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(133) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(132) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(131) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(130) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(129) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(128) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(127) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(126) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(125) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(124) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(123) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(122) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(121) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(120) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(119) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(118) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(117) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(116) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(115) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(114) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(113) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(112) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(111) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(110) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(109) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(108) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(107) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(106) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(105) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(104) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(103) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(102) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(101) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(100) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(99) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(98) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(97) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(96) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(95) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(94) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(93) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(92) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(91) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(90) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(89) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(88) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(87) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(86) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(85) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(84) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(83) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(82) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(81) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(80) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(79) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(78) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(77) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(76) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(75) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(74) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(73) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(72) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(71) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(70) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(69) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(68) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(67) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(66) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(65) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(64) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(63) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(62) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(61) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(60) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(59) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(58) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(57) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(56) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(55) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(54) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(53) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(52) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(51) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(50) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(49) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(48) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(47) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(46) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(45) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(44) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(43) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(42) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(41) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(40) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(39) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(38) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(37) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(36) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(35) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(34) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(33) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(32) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(31) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(30) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(29) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(28) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(27) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(26) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(25) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(24) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(23) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(22) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(21) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(20) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(19) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(18) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(17) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(16) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(15) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(14) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(13) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(12) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(11) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(10) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(9) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(8) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(7) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(6) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(5) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(4) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(3) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(2) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(1) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(0) -radix unsigned}} -subitemconfig {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(255) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(254) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(253) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(252) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(251) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(250) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(249) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(248) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(247) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(246) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(245) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(244) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(243) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(242) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(241) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(240) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(239) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(238) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(237) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(236) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(235) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(234) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(233) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(232) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(231) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(230) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(229) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(228) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(227) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(226) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(225) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(224) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(223) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(222) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(221) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(220) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(219) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(218) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217) {-height 15 -radix unsigned -childformat {{/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(15) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(14) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(13) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(12) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(11) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(10) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(9) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(8) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(7) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(6) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(5) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(4) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(3) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(2) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(1) -radix unsigned} {/atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(0) -radix unsigned}}} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(15) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(14) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(13) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(12) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(11) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(10) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(9) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(8) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(7) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(6) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(5) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(4) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(3) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(2) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(1) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(217)(0) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(216) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(215) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(214) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(213) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(212) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(211) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(210) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(209) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(208) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(207) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(206) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(205) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(204) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(203) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(202) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(201) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(200) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(199) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(198) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(197) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(196) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(195) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(194) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(193) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(192) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(191) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(190) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(189) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(188) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(187) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(186) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(185) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(184) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(183) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(182) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(181) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(180) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(179) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(178) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(177) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(176) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(175) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(174) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(173) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(172) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(171) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(170) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(169) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(168) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(167) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(166) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(165) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(164) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(163) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(162) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(161) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(160) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(159) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(158) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(157) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(156) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(155) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(154) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(153) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(152) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(151) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(150) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(149) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(148) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(147) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(146) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(145) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(144) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(143) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(142) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(141) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(140) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(139) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(138) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(137) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(136) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(135) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(134) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(133) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(132) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(131) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(130) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(129) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(128) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(127) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(126) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(125) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(124) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(123) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(122) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(121) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(120) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(119) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(118) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(117) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(116) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(115) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(114) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(113) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(112) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(111) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(110) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(109) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(108) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(107) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(106) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(105) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(104) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(103) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(102) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(101) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(100) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(99) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(98) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(97) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(96) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(95) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(94) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(93) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(92) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(91) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(90) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(89) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(88) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(87) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(86) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(85) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(84) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(83) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(82) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(81) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(80) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(79) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(78) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(77) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(76) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(75) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(74) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(73) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(72) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(71) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(70) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(69) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(68) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(67) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(66) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(65) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(64) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(63) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(62) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(61) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(60) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(59) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(58) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(57) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(56) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(55) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(54) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(53) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(52) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(51) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(50) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(49) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(48) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(47) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(46) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(45) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(44) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(43) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(42) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(41) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(40) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(39) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(38) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(37) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(36) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(35) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(34) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(33) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(32) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(31) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(30) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(29) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(28) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(27) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(26) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(25) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(24) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(23) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(22) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(21) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(20) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(19) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(18) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(17) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(16) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(15) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(14) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(13) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(12) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(11) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(10) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(9) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(8) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(7) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(6) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(5) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(4) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(3) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(2) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(1) {-height 15 -radix unsigned} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg(0) {-height 15 -radix unsigned}} /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/srg
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/read_strb_o
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/spike_memory_0/b_data_o
add wave -noupdate -divider memory2uart
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/memory2uart_0/tx_start_strb_o
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/memory2uart_0/UART_data_o
add wave -noupdate -divider uart
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/uart_0/baudrate_adj_i
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/uart_0/uart_tx_0/tx_state
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/uart_0/uart_tx_0/transmit_counter_value
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/uart_0/uart_tx_0/baud_counter_value
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/uart_0/tx_strb_o
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/uart_0/tx_o
add wave -noupdate -divider {UART/Switch Control}
add wave -noupdate -radix ascii /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/uart_rx_data
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/uart_rx_data_strb
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/analog_trigger_uart
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/analog_trigger_period_adj_uart
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/analog_trigger_duty_cycle_adj_uart
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/sc_noc_generator_uart
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/sc_noc_generator_period_adj_uart
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/sc_noc_generator_duty_cycle_adj_uart
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/sc_noc_generator_overlap_adj_uart
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/baudrate_uart
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/baudrate_adj_uart
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/tbs_virtual_delta_steps_uart
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/tbs_virtual_delta_steps_adj_uart
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/tbs_delta_steps_upper
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/tbs_delta_steps_lower
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/input_changed_strb
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/input_changed_reset_strb
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/uart_changed_strb
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/uart_changed_reset_strb
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/trigger_start_mode
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/adaptive_mode
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/signal_select_in
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/enable_analog
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/atbs_core_0/select_tbs_delta_steps
add wave -noupdate -divider OUTPUTS
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/dac_upper_o
add wave -noupdate -format Analog-Step -height 74 -max 254.99999999999997 -radix unsigned /atbs_core_floating_window_tb/dut_atbs/dac_upper_o
add wave -noupdate -radix unsigned /atbs_core_floating_window_tb/dut_atbs/dac_lower_o
add wave -noupdate -format Analog-Step -height 74 -max 224.0 -radix unsigned /atbs_core_floating_window_tb/dut_atbs/dac_lower_o
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/idle_led_o
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/overflow_led_o
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/underflow_led_o
add wave -noupdate /atbs_core_floating_window_tb/dut_atbs/uart_tx_o
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {0 ps} 0} {{Cursor 2} {0 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 233
configure wave -valuecolwidth 143
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits us
update
WaveRestoreZoom {0 ps} {16971773438 ps}
