{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 21:53:47 2015 " "Info: Processing started: Thu Dec 03 21:53:47 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off shift_reg_str -c shift_reg_str --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off shift_reg_str -c shift_reg_str --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CL " "Info: Assuming node \"CL\" is an undefined clock" {  } { { "shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 33 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "CL" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CL register register D_FF:\\X:2:DFF\|Q D_FF:\\X:1:DFF\|Q 420.17 MHz Internal " "Info: Clock \"CL\" Internal fmax is restricted to 420.17 MHz between source register \"D_FF:\\X:2:DFF\|Q\" and destination register \"D_FF:\\X:1:DFF\|Q\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.555 ns + Longest register register " "Info: + Longest register to register delay is 0.555 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns D_FF:\\X:2:DFF\|Q 1 REG LCFF_X1_Y34_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y34_N1; Fanout = 2; REG Node = 'D_FF:\\X:2:DFF\|Q'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_FF:\X:2:DFF|Q } "NODE_NAME" } } { "shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.150 ns) 0.471 ns D_FF:\\X:1:DFF\|Q~13 2 COMB LCCOMB_X1_Y34_N2 1 " "Info: 2: + IC(0.321 ns) + CELL(0.150 ns) = 0.471 ns; Loc. = LCCOMB_X1_Y34_N2; Fanout = 1; COMB Node = 'D_FF:\\X:1:DFF\|Q~13'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { D_FF:\X:2:DFF|Q D_FF:\X:1:DFF|Q~13 } "NODE_NAME" } } { "shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.555 ns D_FF:\\X:1:DFF\|Q 3 REG LCFF_X1_Y34_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.555 ns; Loc. = LCFF_X1_Y34_N3; Fanout = 2; REG Node = 'D_FF:\\X:1:DFF\|Q'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { D_FF:\X:1:DFF|Q~13 D_FF:\X:1:DFF|Q } "NODE_NAME" } } { "shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.16 % ) " "Info: Total cell delay = 0.234 ns ( 42.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.321 ns ( 57.84 % ) " "Info: Total interconnect delay = 0.321 ns ( 57.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.555 ns" { D_FF:\X:2:DFF|Q D_FF:\X:1:DFF|Q~13 D_FF:\X:1:DFF|Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.555 ns" { D_FF:\X:2:DFF|Q {} D_FF:\X:1:DFF|Q~13 {} D_FF:\X:1:DFF|Q {} } { 0.000ns 0.321ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CL destination 2.676 ns + Shortest register " "Info: + Shortest clock path from clock \"CL\" to destination register is 2.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CL 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CL'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CL } "NODE_NAME" } } { "shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CL~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'CL~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CL CL~clkctrl } "NODE_NAME" } } { "shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.676 ns D_FF:\\X:1:DFF\|Q 3 REG LCFF_X1_Y34_N3 2 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X1_Y34_N3; Fanout = 2; REG Node = 'D_FF:\\X:1:DFF\|Q'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { CL~clkctrl D_FF:\X:1:DFF|Q } "NODE_NAME" } } { "shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.40 % ) " "Info: Total cell delay = 1.536 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.140 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { CL CL~clkctrl D_FF:\X:1:DFF|Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { CL {} CL~combout {} CL~clkctrl {} D_FF:\X:1:DFF|Q {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CL source 2.676 ns - Longest register " "Info: - Longest clock path from clock \"CL\" to source register is 2.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CL 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CL'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CL } "NODE_NAME" } } { "shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CL~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'CL~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CL CL~clkctrl } "NODE_NAME" } } { "shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.676 ns D_FF:\\X:2:DFF\|Q 3 REG LCFF_X1_Y34_N1 2 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X1_Y34_N1; Fanout = 2; REG Node = 'D_FF:\\X:2:DFF\|Q'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { CL~clkctrl D_FF:\X:2:DFF|Q } "NODE_NAME" } } { "shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.40 % ) " "Info: Total cell delay = 1.536 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.140 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { CL CL~clkctrl D_FF:\X:2:DFF|Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { CL {} CL~combout {} CL~clkctrl {} D_FF:\X:2:DFF|Q {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { CL CL~clkctrl D_FF:\X:1:DFF|Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { CL {} CL~combout {} CL~clkctrl {} D_FF:\X:1:DFF|Q {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { CL CL~clkctrl D_FF:\X:2:DFF|Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { CL {} CL~combout {} CL~clkctrl {} D_FF:\X:2:DFF|Q {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.555 ns" { D_FF:\X:2:DFF|Q D_FF:\X:1:DFF|Q~13 D_FF:\X:1:DFF|Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.555 ns" { D_FF:\X:2:DFF|Q {} D_FF:\X:1:DFF|Q~13 {} D_FF:\X:1:DFF|Q {} } { 0.000ns 0.321ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { CL CL~clkctrl D_FF:\X:1:DFF|Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { CL {} CL~combout {} CL~clkctrl {} D_FF:\X:1:DFF|Q {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { CL CL~clkctrl D_FF:\X:2:DFF|Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { CL {} CL~combout {} CL~clkctrl {} D_FF:\X:2:DFF|Q {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_FF:\X:1:DFF|Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { D_FF:\X:1:DFF|Q {} } {  } {  } "" } } { "shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 7 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "D_FF:\\X:1:DFF\|Q L CL 3.507 ns register " "Info: tsu for register \"D_FF:\\X:1:DFF\|Q\" (data pin = \"L\", clock pin = \"CL\") is 3.507 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.219 ns + Longest pin register " "Info: + Longest pin to register delay is 6.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns L 1 PIN PIN_C6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 4; PIN Node = 'L'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { L } "NODE_NAME" } } { "shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.856 ns) + CELL(0.419 ns) 6.135 ns D_FF:\\X:1:DFF\|Q~13 2 COMB LCCOMB_X1_Y34_N2 1 " "Info: 2: + IC(4.856 ns) + CELL(0.419 ns) = 6.135 ns; Loc. = LCCOMB_X1_Y34_N2; Fanout = 1; COMB Node = 'D_FF:\\X:1:DFF\|Q~13'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.275 ns" { L D_FF:\X:1:DFF|Q~13 } "NODE_NAME" } } { "shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.219 ns D_FF:\\X:1:DFF\|Q 3 REG LCFF_X1_Y34_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.219 ns; Loc. = LCFF_X1_Y34_N3; Fanout = 2; REG Node = 'D_FF:\\X:1:DFF\|Q'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { D_FF:\X:1:DFF|Q~13 D_FF:\X:1:DFF|Q } "NODE_NAME" } } { "shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.363 ns ( 21.92 % ) " "Info: Total cell delay = 1.363 ns ( 21.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.856 ns ( 78.08 % ) " "Info: Total interconnect delay = 4.856 ns ( 78.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.219 ns" { L D_FF:\X:1:DFF|Q~13 D_FF:\X:1:DFF|Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.219 ns" { L {} L~combout {} D_FF:\X:1:DFF|Q~13 {} D_FF:\X:1:DFF|Q {} } { 0.000ns 0.000ns 4.856ns 0.000ns } { 0.000ns 0.860ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CL destination 2.676 ns - Shortest register " "Info: - Shortest clock path from clock \"CL\" to destination register is 2.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CL 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CL'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CL } "NODE_NAME" } } { "shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CL~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'CL~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CL CL~clkctrl } "NODE_NAME" } } { "shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.676 ns D_FF:\\X:1:DFF\|Q 3 REG LCFF_X1_Y34_N3 2 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X1_Y34_N3; Fanout = 2; REG Node = 'D_FF:\\X:1:DFF\|Q'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { CL~clkctrl D_FF:\X:1:DFF|Q } "NODE_NAME" } } { "shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.40 % ) " "Info: Total cell delay = 1.536 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.140 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { CL CL~clkctrl D_FF:\X:1:DFF|Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { CL {} CL~combout {} CL~clkctrl {} D_FF:\X:1:DFF|Q {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.219 ns" { L D_FF:\X:1:DFF|Q~13 D_FF:\X:1:DFF|Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.219 ns" { L {} L~combout {} D_FF:\X:1:DFF|Q~13 {} D_FF:\X:1:DFF|Q {} } { 0.000ns 0.000ns 4.856ns 0.000ns } { 0.000ns 0.860ns 0.419ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { CL CL~clkctrl D_FF:\X:1:DFF|Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { CL {} CL~combout {} CL~clkctrl {} D_FF:\X:1:DFF|Q {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CL d\[1\] D_FF:\\X:1:DFF\|Q 6.610 ns register " "Info: tco from clock \"CL\" to destination pin \"d\[1\]\" through register \"D_FF:\\X:1:DFF\|Q\" is 6.610 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CL source 2.676 ns + Longest register " "Info: + Longest clock path from clock \"CL\" to source register is 2.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CL 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CL'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CL } "NODE_NAME" } } { "shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CL~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'CL~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CL CL~clkctrl } "NODE_NAME" } } { "shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.676 ns D_FF:\\X:1:DFF\|Q 3 REG LCFF_X1_Y34_N3 2 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X1_Y34_N3; Fanout = 2; REG Node = 'D_FF:\\X:1:DFF\|Q'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { CL~clkctrl D_FF:\X:1:DFF|Q } "NODE_NAME" } } { "shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.40 % ) " "Info: Total cell delay = 1.536 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.140 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { CL CL~clkctrl D_FF:\X:1:DFF|Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { CL {} CL~combout {} CL~clkctrl {} D_FF:\X:1:DFF|Q {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.684 ns + Longest register pin " "Info: + Longest register to pin delay is 3.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns D_FF:\\X:1:DFF\|Q 1 REG LCFF_X1_Y34_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y34_N3; Fanout = 2; REG Node = 'D_FF:\\X:1:DFF\|Q'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_FF:\X:1:DFF|Q } "NODE_NAME" } } { "shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(2.808 ns) 3.684 ns d\[1\] 2 PIN PIN_B6 0 " "Info: 2: + IC(0.876 ns) + CELL(2.808 ns) = 3.684 ns; Loc. = PIN_B6; Fanout = 0; PIN Node = 'd\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.684 ns" { D_FF:\X:1:DFF|Q d[1] } "NODE_NAME" } } { "shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 76.22 % ) " "Info: Total cell delay = 2.808 ns ( 76.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.876 ns ( 23.78 % ) " "Info: Total interconnect delay = 0.876 ns ( 23.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.684 ns" { D_FF:\X:1:DFF|Q d[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.684 ns" { D_FF:\X:1:DFF|Q {} d[1] {} } { 0.000ns 0.876ns } { 0.000ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { CL CL~clkctrl D_FF:\X:1:DFF|Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { CL {} CL~combout {} CL~clkctrl {} D_FF:\X:1:DFF|Q {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.684 ns" { D_FF:\X:1:DFF|Q d[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.684 ns" { D_FF:\X:1:DFF|Q {} d[1] {} } { 0.000ns 0.876ns } { 0.000ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "D_FF:\\X:0:DFF\|Q D_In\[0\] CL -0.199 ns register " "Info: th for register \"D_FF:\\X:0:DFF\|Q\" (data pin = \"D_In\[0\]\", clock pin = \"CL\") is -0.199 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CL destination 2.676 ns + Longest register " "Info: + Longest clock path from clock \"CL\" to destination register is 2.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CL 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CL'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CL } "NODE_NAME" } } { "shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CL~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'CL~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CL CL~clkctrl } "NODE_NAME" } } { "shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.676 ns D_FF:\\X:0:DFF\|Q 3 REG LCFF_X1_Y34_N13 2 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X1_Y34_N13; Fanout = 2; REG Node = 'D_FF:\\X:0:DFF\|Q'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { CL~clkctrl D_FF:\X:0:DFF|Q } "NODE_NAME" } } { "shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.40 % ) " "Info: Total cell delay = 1.536 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.140 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { CL CL~clkctrl D_FF:\X:0:DFF|Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { CL {} CL~combout {} CL~clkctrl {} D_FF:\X:0:DFF|Q {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.141 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns D_In\[0\] 1 PIN PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; PIN Node = 'D_In\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_In[0] } "NODE_NAME" } } { "shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.807 ns) + CELL(0.271 ns) 3.057 ns D_FF:\\X:0:DFF\|Q~13 2 COMB LCCOMB_X1_Y34_N12 1 " "Info: 2: + IC(1.807 ns) + CELL(0.271 ns) = 3.057 ns; Loc. = LCCOMB_X1_Y34_N12; Fanout = 1; COMB Node = 'D_FF:\\X:0:DFF\|Q~13'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.078 ns" { D_In[0] D_FF:\X:0:DFF|Q~13 } "NODE_NAME" } } { "shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.141 ns D_FF:\\X:0:DFF\|Q 3 REG LCFF_X1_Y34_N13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.141 ns; Loc. = LCFF_X1_Y34_N13; Fanout = 2; REG Node = 'D_FF:\\X:0:DFF\|Q'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { D_FF:\X:0:DFF|Q~13 D_FF:\X:0:DFF|Q } "NODE_NAME" } } { "shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.334 ns ( 42.47 % ) " "Info: Total cell delay = 1.334 ns ( 42.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.807 ns ( 57.53 % ) " "Info: Total interconnect delay = 1.807 ns ( 57.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.141 ns" { D_In[0] D_FF:\X:0:DFF|Q~13 D_FF:\X:0:DFF|Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.141 ns" { D_In[0] {} D_In[0]~combout {} D_FF:\X:0:DFF|Q~13 {} D_FF:\X:0:DFF|Q {} } { 0.000ns 0.000ns 1.807ns 0.000ns } { 0.000ns 0.979ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { CL CL~clkctrl D_FF:\X:0:DFF|Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { CL {} CL~combout {} CL~clkctrl {} D_FF:\X:0:DFF|Q {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.141 ns" { D_In[0] D_FF:\X:0:DFF|Q~13 D_FF:\X:0:DFF|Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.141 ns" { D_In[0] {} D_In[0]~combout {} D_FF:\X:0:DFF|Q~13 {} D_FF:\X:0:DFF|Q {} } { 0.000ns 0.000ns 1.807ns 0.000ns } { 0.000ns 0.979ns 0.271ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Allocated 180 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 03 21:54:08 2015 " "Info: Processing ended: Thu Dec 03 21:54:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Info: Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
