// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 12.1 Build 177 11/07/2012 SJ Web Edition"

// DATE "04/28/2013 17:32:15"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module LCM_VGA (
	VGA_CLK,
	CLOCK_27,
	VGA_HS,
	KEY,
	CLOCK_50,
	GPIO_0,
	GPIO_1,
	LEDG,
	EXT_CLOCK,
	SW,
	VGA_VS,
	VGA_BLANK,
	VGA_SYNC,
	LCD_ON,
	LCD_BLON,
	LCD_RW,
	LCD_EN,
	LCD_RS,
	LCD_DATA,
	LEDR,
	VGA_B,
	VGA_G,
	VGA_R);
output 	VGA_CLK;
input 	CLOCK_27;
output 	VGA_HS;
input 	[0:0] KEY;
input 	CLOCK_50;
inout 	[35:0] GPIO_0;
inout 	[35:0] GPIO_1;
output 	[7:0] LEDG;
input 	EXT_CLOCK;
input 	[17:0] SW;
output 	VGA_VS;
output 	VGA_BLANK;
output 	VGA_SYNC;
output 	LCD_ON;
output 	LCD_BLON;
output 	LCD_RW;
output 	LCD_EN;
output 	LCD_RS;
inout 	[7:0] LCD_DATA;
output 	[17:0] LEDR;
output 	[9:0] VGA_B;
output 	[9:0] VGA_G;
output 	[9:0] VGA_R;

// Design Ports Information
// GPIO_0[35]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[34]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[33]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[32]	=>  Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[31]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[30]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[29]	=>  Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[28]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[27]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[26]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[25]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[24]	=>  Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[23]	=>  Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[22]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[21]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[20]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[19]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[18]	=>  Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[17]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[16]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[15]	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[14]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[13]	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[12]	=>  Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[11]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[10]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[9]	=>  Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[8]	=>  Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[7]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[6]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[5]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[4]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[3]	=>  Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[2]	=>  Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[1]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[0]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[35]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[34]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[33]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[32]	=>  Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[31]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[30]	=>  Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[29]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[28]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[27]	=>  Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[26]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[25]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[24]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[23]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[22]	=>  Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[21]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[20]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[19]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[18]	=>  Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[17]	=>  Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[16]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[15]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[14]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[13]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[12]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[11]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[10]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[9]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[8]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[7]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[6]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[5]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[4]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[3]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[2]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[1]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[0]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_DATA[7]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_DATA[6]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_DATA[5]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_DATA[4]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_DATA[3]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_DATA[2]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_DATA[1]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_DATA[0]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_CLK	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_HS	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[7]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[6]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[5]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[4]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[2]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[1]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[0]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_VS	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLANK	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_SYNC	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_ON	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_BLON	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_RW	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_EN	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_RS	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[17]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[16]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[14]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[13]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[12]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[11]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[10]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[8]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[9]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[8]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[7]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[6]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[5]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[4]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[3]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[2]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[1]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[0]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[9]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[8]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[7]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[6]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[5]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[4]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[3]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[2]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[0]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[9]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[8]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[7]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[6]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[5]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[4]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[3]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[2]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[1]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[0]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// EXT_CLOCK	=>  Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_27	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("LCM_VGA_v.sdo");
// synopsys translate_on

wire \inst6|altpll_component|pll~CLK2 ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \inst|Add7~6_combout ;
wire \inst|Add7~18_combout ;
wire \inst10|Add1~4_combout ;
wire \inst7|write_en~regout ;
wire \inst1|altpll_component|pll~CLK2 ;
wire \inst10|u0|Add0~0_combout ;
wire \inst10|u0|Add0~4_combout ;
wire \inst10|mDLY[3]~24_combout ;
wire \inst10|mDLY[12]~43_combout ;
wire \inst10|mDLY[14]~47_combout ;
wire \inst10|mDLY[16]~52 ;
wire \inst10|mDLY[17]~53_combout ;
wire \inst|Add0~0_combout ;
wire \inst|Add0~2_combout ;
wire \inst|Add0~12_combout ;
wire \inst|Add11~4_combout ;
wire \inst|Add11~10_combout ;
wire \inst7|Add3~0_combout ;
wire \inst7|Add3~10_combout ;
wire \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a2 ;
wire \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a7 ;
wire \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a2 ;
wire \inst|VGA_V_PIXEL[7]~9_combout ;
wire \inst|VGA_V_PIXEL[9]~14 ;
wire \inst|VGA_V_PIXEL[10]~15_combout ;
wire \inst|Add8~0_combout ;
wire \inst|Add8~4_combout ;
wire \inst|Add8~8_combout ;
wire \inst|Add8~15 ;
wire \inst|Add8~17 ;
wire \inst|Add8~16_combout ;
wire \inst|Add8~19 ;
wire \inst|Add8~18_combout ;
wire \inst|Add8~20_combout ;
wire \inst7|Add0~0_combout ;
wire \inst5|Add9~0_combout ;
wire \inst5|Add9~2_combout ;
wire \inst5|Add9~4_combout ;
wire \inst5|Add9~6_combout ;
wire \inst5|Add9~8_combout ;
wire \inst5|Add1~12_combout ;
wire \inst5|Add1~14_combout ;
wire \inst5|Add1~16_combout ;
wire \inst5|Add1~18_combout ;
wire \inst5|Add1~21 ;
wire \inst5|Add1~22_combout ;
wire \inst5|Add3~0_combout ;
wire \inst5|Add3~2_combout ;
wire \inst5|Add3~4_combout ;
wire \inst5|Add3~6_combout ;
wire \inst5|Add11~0_combout ;
wire \inst5|Add11~2_combout ;
wire \inst5|Add11~4_combout ;
wire \inst5|Add11~6_combout ;
wire \inst5|Add11~9 ;
wire \inst5|Add11~10_combout ;
wire \inst5|Add7~0_combout ;
wire \inst5|Add7~2_combout ;
wire \inst5|Add7~4_combout ;
wire \inst5|Add7~6_combout ;
wire \inst5|Add13~0_combout ;
wire \inst5|Add13~2_combout ;
wire \inst5|Add13~4_combout ;
wire \inst5|Add13~6_combout ;
wire \inst8|Add3~2_combout ;
wire \inst8|Add3~4_combout ;
wire \inst8|Add3~6_combout ;
wire \inst8|Add11~0_combout ;
wire \inst8|Add11~4_combout ;
wire \inst8|Add11~6_combout ;
wire \inst8|Add7~0_combout ;
wire \inst8|Add7~4_combout ;
wire \inst8|Add7~6_combout ;
wire \inst8|Add7~9 ;
wire \inst8|Add7~10_combout ;
wire \inst8|Add13~3 ;
wire \inst8|Add13~5 ;
wire \inst8|Add13~4_combout ;
wire \inst8|Add13~7 ;
wire \inst8|Add13~6_combout ;
wire \inst8|Add13~9 ;
wire \inst8|Add13~8_combout ;
wire \inst8|Add13~10_combout ;
wire \inst8|Add9~0_combout ;
wire \inst8|Add9~4_combout ;
wire \inst8|Add9~7 ;
wire \inst8|Add9~9 ;
wire \inst8|Add9~8_combout ;
wire \inst8|Add9~10_combout ;
wire \inst8|Add1~0_combout ;
wire \inst8|Add1~3 ;
wire \inst8|Add1~5 ;
wire \inst8|Add1~4_combout ;
wire \inst8|Add1~7 ;
wire \inst8|Add1~6_combout ;
wire \inst8|Add1~9 ;
wire \inst8|Add1~8_combout ;
wire \inst8|Add1~10_combout ;
wire \inst8|temp_y2[2]~6_combout ;
wire \inst|VGA_VSYNC~0_combout ;
wire \inst|VGA_VSYNC~1_combout ;
wire \inst10|WideOr14~0_combout ;
wire \inst10|WideOr14~1_combout ;
wire \inst10|mLCD_ST.000000~regout ;
wire \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1191w[0]~0_combout ;
wire \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1143w[0]~0_combout ;
wire \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1143w[0]~1_combout ;
wire \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1047w[0]~0_combout ;
wire \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1047w[0]~1_combout ;
wire \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs951w[0]~0_combout ;
wire \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs951w[0]~1_combout ;
wire \inst|LessThan6~0_combout ;
wire \inst|Equal2~0_combout ;
wire \inst|Equal2~3_combout ;
wire \inst|LessThan7~0_combout ;
wire \inst|LessThan7~1_combout ;
wire \inst|LessThan7~2_combout ;
wire \inst|LessThan10~1_combout ;
wire \inst|Selector10~1_combout ;
wire \inst10|mLCD_ST.000001~regout ;
wire \inst10|mLCD_ST~18_combout ;
wire \inst10|LessThan1~0_combout ;
wire \inst10|mLCD_ST~19_combout ;
wire \inst10|mLCD_ST.000000~0_combout ;
wire \inst10|u0|Selector4~0_combout ;
wire \inst10|always0~0_combout ;
wire \inst10|always0~1_combout ;
wire \inst10|always0~2_combout ;
wire \inst10|always0~3_combout ;
wire \inst10|always0~4_combout ;
wire \inst10|mLCD_ST.000001~0_combout ;
wire \inst7|Equal5~0_combout ;
wire \inst7|Selector77~0_combout ;
wire \inst7|Selector77~1_combout ;
wire \inst7|always1~1_combout ;
wire \inst7|always1~2_combout ;
wire \inst7|always1~3_combout ;
wire \inst7|always1~4_combout ;
wire \inst7|always1~5_combout ;
wire \inst7|always1~6_combout ;
wire \inst7|always1~7_combout ;
wire \inst10|WideOr15~0_combout ;
wire \inst10|WideOr16~1_combout ;
wire \inst10|WideOr17~0_combout ;
wire \inst10|WideOr17~1_combout ;
wire \inst10|WideOr17~2_combout ;
wire \inst10|WideOr18~0_combout ;
wire \inst10|Mux0~2_combout ;
wire \inst10|Mux0~3_combout ;
wire \inst10|Mux0~4_combout ;
wire \inst10|Mux0~5_combout ;
wire \inst10|Mux0~6_combout ;
wire \inst10|Mux0~7_combout ;
wire \inst10|Mux0~8_combout ;
wire \inst10|Mux0~9_combout ;
wire \inst10|Mux0~10_combout ;
wire \inst10|Mux0~11_combout ;
wire \inst10|Mux0~12_combout ;
wire \inst10|Mux0~13_combout ;
wire \inst10|Mux0~14_combout ;
wire \inst10|Mux0~15_combout ;
wire \inst10|Mux0~16_combout ;
wire \inst10|Mux0~17_combout ;
wire \inst10|Mux0~18_combout ;
wire \inst10|Mux0~19_combout ;
wire \inst10|Mux0~21_combout ;
wire \inst10|Mux0~22_combout ;
wire \inst10|Mux0~23_combout ;
wire \inst10|Mux0~24_combout ;
wire \inst10|Mux0~25_combout ;
wire \inst10|Mux0~26_combout ;
wire \inst10|Mux0~27_combout ;
wire \inst10|Mux0~28_combout ;
wire \inst10|Mux0~29_combout ;
wire \inst10|Decoder6~0_combout ;
wire \inst10|Mux0~30_combout ;
wire \inst10|Mux0~31_combout ;
wire \inst10|Mux0~32_combout ;
wire \inst10|Mux0~33_combout ;
wire \inst10|Mux1~2_combout ;
wire \inst10|Mux0~34_combout ;
wire \inst10|Mux0~35_combout ;
wire \inst10|Mux0~36_combout ;
wire \inst10|Mux0~37_combout ;
wire \inst10|Mux0~38_combout ;
wire \inst10|Mux1~3_combout ;
wire \inst10|Mux0~39_combout ;
wire \inst10|Mux0~40_combout ;
wire \inst10|Mux0~41_combout ;
wire \inst10|Mux0~42_combout ;
wire \inst10|WideOr6~0_combout ;
wire \inst10|Mux0~43_combout ;
wire \inst10|Mux0~44_combout ;
wire \inst10|Mux0~45_combout ;
wire \inst10|Mux0~46_combout ;
wire \inst10|Mux0~47_combout ;
wire \inst10|Mux0~48_combout ;
wire \inst10|Mux0~49_combout ;
wire \inst10|Mux0~50_combout ;
wire \inst10|Mux2~2_combout ;
wire \inst10|Mux0~51_combout ;
wire \inst10|Mux0~52_combout ;
wire \inst10|Mux0~53_combout ;
wire \inst10|Mux0~54_combout ;
wire \inst10|Mux2~3_combout ;
wire \inst7|read_addr~7_combout ;
wire \inst3|trigger_flag_ext~regout ;
wire \inst3|trigger_flag~regout ;
wire \inst3|trigger_out~0_combout ;
wire \inst7|Selector50~0_combout ;
wire \inst7|Selector50~1_combout ;
wire \inst7|Selector70~0_combout ;
wire \inst7|Selector71~0_combout ;
wire \inst|Add8~22_combout ;
wire \inst|Add8~23_combout ;
wire \inst|Add8~24_combout ;
wire \inst5|Add1~26_combout ;
wire \inst5|Add0~8_combout ;
wire \inst5|Add0~9_combout ;
wire \inst5|Add1~27_combout ;
wire \inst5|Add0~10_combout ;
wire \inst5|Add0~11_combout ;
wire \inst5|Add1~28_combout ;
wire \inst5|Add0~12_combout ;
wire \inst5|Add0~13_combout ;
wire \inst5|Add1~29_combout ;
wire \inst5|Add0~14_combout ;
wire \inst5|Add0~15_combout ;
wire \inst7|downsample_counter~3_combout ;
wire \inst8|Decoder1~0_combout ;
wire \inst8|Add1~12_combout ;
wire \inst8|Add1~14_combout ;
wire \inst8|Add0~6_combout ;
wire \inst8|Add0~7_combout ;
wire \inst8|Add0~8_combout ;
wire \inst8|Add0~9_combout ;
wire \inst8|Add1~18_combout ;
wire \inst8|Add1~19_combout ;
wire \inst8|Add0~12_combout ;
wire \inst8|Add1~22_combout ;
wire \inst5|Mux2~0_combout ;
wire \inst5|Mux2~1_combout ;
wire \inst5|Mux2~2_combout ;
wire \inst5|Mux8~1_combout ;
wire \inst5|Mux8~3_combout ;
wire \inst5|temp_y~3_combout ;
wire \inst5|Mux8~6_combout ;
wire \inst5|Mux8~7_combout ;
wire \inst8|Mux8~1_combout ;
wire \inst8|Mux8~3_combout ;
wire \inst8|temp_y~2_combout ;
wire \inst8|Mux8~9_combout ;
wire \inst5|Mux8~10_combout ;
wire \inst8|Mux8~13_combout ;
wire \inst5|Add1~32_combout ;
wire \inst5|Add1~33_combout ;
wire \inst5|Add1~34_combout ;
wire \inst5|Add1~35_combout ;
wire \inst|VGA_V_PIXEL[4]~feeder_combout ;
wire \inst3|trigger_flag_ext~feeder_combout ;
wire \inst10|B_Sel_X_temp[2]~feeder_combout ;
wire \inst10|B_Sel_X_temp[1]~feeder_combout ;
wire \inst10|A_Sel_X_temp[1]~feeder_combout ;
wire \inst10|B_Sel_Y_temp[2]~feeder_combout ;
wire \inst2|GPIO_0_TEMP[31]~4 ;
wire \inst2|GPIO_0_TEMP[30]~5 ;
wire \inst2|GPIO_0_TEMP[29]~6 ;
wire \inst2|GPIO_0_TEMP[28]~7 ;
wire \inst2|GPIO_0_TEMP[27]~8 ;
wire \inst2|GPIO_0_TEMP[26]~9 ;
wire \inst2|GPIO_0_TEMP[25]~10 ;
wire \inst2|GPIO_0_TEMP[24]~11 ;
wire \inst2|GPIO_0_TEMP[23]~12 ;
wire \inst2|GPIO_0_TEMP[22]~13 ;
wire \inst2|GPIO_0_TEMP[21]~14 ;
wire \inst2|GPIO_0_TEMP[20]~15 ;
wire \inst2|GPIO_0_TEMP[19]~16 ;
wire \inst2|GPIO_0_TEMP[17]~18 ;
wire \inst2|GPIO_0_TEMP[15]~20 ;
wire \inst2|GPIO_0_TEMP[14]~21 ;
wire \inst2|GPIO_0_TEMP[13]~22 ;
wire \inst2|GPIO_0_TEMP[12]~23 ;
wire \inst2|GPIO_0_TEMP[11]~24 ;
wire \inst2|GPIO_0_TEMP[10]~25 ;
wire \inst2|GPIO_0_TEMP[9]~26 ;
wire \inst2|GPIO_0_TEMP[8]~27 ;
wire \inst2|GPIO_0_TEMP[7]~28 ;
wire \inst2|GPIO_0_TEMP[5]~30 ;
wire \CLOCK_50~combout ;
wire \inst1|altpll_component|_clk1 ;
wire \inst1|altpll_component|_clk1~clkctrl_outclk ;
wire \inst1|altpll_component|_clk0 ;
wire \inst1|altpll_component|_clk0~clkctrl_outclk ;
wire \CLOCK_50~clkctrl_outclk ;
wire \inst10|always0~6_combout ;
wire \inst10|always0~5_combout ;
wire \inst10|always0~7_combout ;
wire \inst10|refresh~regout ;
wire \inst10|mDLY[0]~18_combout ;
wire \inst10|WideOr16~0_combout ;
wire \inst10|Add1~0_combout ;
wire \inst10|LUT_INDEX[0]~6_combout ;
wire \inst10|Add1~1 ;
wire \inst10|Add1~2_combout ;
wire \inst10|LUT_INDEX[1]~3_combout ;
wire \inst10|LessThan0~0_combout ;
wire \inst10|mDLY[17]~26_combout ;
wire \inst10|mDLY[0]~19 ;
wire \inst10|mDLY[1]~21 ;
wire \inst10|mDLY[2]~22_combout ;
wire \inst10|mDLY[2]~23 ;
wire \inst10|mDLY[3]~25 ;
wire \inst10|mDLY[4]~27_combout ;
wire \inst10|mDLY[4]~28 ;
wire \inst10|mDLY[5]~30 ;
wire \inst10|mDLY[6]~31_combout ;
wire \inst10|mDLY[6]~32 ;
wire \inst10|mDLY[7]~33_combout ;
wire \inst10|mDLY[7]~34 ;
wire \inst10|mDLY[8]~35_combout ;
wire \inst10|mDLY[8]~36 ;
wire \inst10|mDLY[9]~37_combout ;
wire \inst10|mDLY[9]~38 ;
wire \inst10|mDLY[10]~39_combout ;
wire \inst10|mDLY[10]~40 ;
wire \inst10|mDLY[11]~41_combout ;
wire \inst10|mDLY[11]~42 ;
wire \inst10|mDLY[12]~44 ;
wire \inst10|mDLY[13]~45_combout ;
wire \inst10|mDLY[13]~46 ;
wire \inst10|mDLY[14]~48 ;
wire \inst10|mDLY[15]~50 ;
wire \inst10|mDLY[16]~51_combout ;
wire \inst10|mDLY[15]~49_combout ;
wire \inst10|LessThan1~4_combout ;
wire \inst10|mDLY[1]~20_combout ;
wire \inst10|mDLY[5]~29_combout ;
wire \inst10|LessThan1~1_combout ;
wire \inst10|LessThan1~2_combout ;
wire \inst10|LessThan1~3_combout ;
wire \inst10|LessThan1~5_combout ;
wire \inst10|Selector4~0_combout ;
wire \inst10|LessThan0~1_combout ;
wire \inst10|mLCD_ST.000011~regout ;
wire \inst10|LUT_INDEX[5]~0_combout ;
wire \inst10|Add1~3 ;
wire \inst10|Add1~5 ;
wire \inst10|Add1~6_combout ;
wire \inst10|LUT_INDEX[3]~5_combout ;
wire \inst10|Add1~7 ;
wire \inst10|Add1~8_combout ;
wire \inst10|LUT_INDEX[4]~4_combout ;
wire \inst10|Add1~9 ;
wire \inst10|Add1~10_combout ;
wire \inst10|LUT_INDEX[5]~1_combout ;
wire \inst10|LUT_INDEX[2]~2_combout ;
wire \inst10|LUT_DATA~0_combout ;
wire \inst10|LUT_DATA~1_combout ;
wire \inst10|mLCD_RS~0_combout ;
wire \inst10|WideOr15~1_combout ;
wire \inst10|WideOr15~2_combout ;
wire \inst10|WideOr16~2_combout ;
wire \inst10|WideOr16~3_combout ;
wire \inst10|WideOr16~4_combout ;
wire \inst10|WideOr16~5_combout ;
wire \inst10|WideOr17~3_combout ;
wire \inst10|WideOr17~4_combout ;
wire \inst10|WideOr18~1_combout ;
wire \inst10|WideOr18~2_combout ;
wire \inst10|Mux0~0_combout ;
wire \inst10|Mux0~1_combout ;
wire \inst10|Mux0~20_combout ;
wire \inst10|Mux1~0_combout ;
wire \inst10|Mux1~1_combout ;
wire \inst10|Mux1~4_combout ;
wire \inst10|Mux2~0_combout ;
wire \inst10|Mux2~1_combout ;
wire \inst10|Mux2~4_combout ;
wire \CLOCK_27~combout ;
wire \inst6|altpll_component|_clk1 ;
wire \inst6|altpll_component|_clk1~clkctrl_outclk ;
wire \inst6|altpll_component|_clk0 ;
wire \inst6|altpll_component|_clk0~clkctrl_outclk ;
wire \inst|VGA_H_STATE.IDLE~feeder_combout ;
wire \inst|VGA_H_STATE.IDLE~regout ;
wire \inst|Add6~15 ;
wire \inst|Add6~18 ;
wire \inst|Add6~20 ;
wire \inst|Add6~21_combout ;
wire \inst|Add6~23_combout ;
wire \inst|Add6~1_cout ;
wire \inst|Add6~2_combout ;
wire \inst|Add6~32_combout ;
wire \inst|Add6~3 ;
wire \inst|Add6~4_combout ;
wire \inst|Add6~30_combout ;
wire \inst|Equal2~1_combout ;
wire \inst|Selector8~0_combout ;
wire \inst|Selector6~4_combout ;
wire \inst|VGA_H_STATE.BACK~regout ;
wire \inst|Selector7~0_combout ;
wire \inst|VGA_H_STATE.DISP~regout ;
wire \inst|Selector8~1_combout ;
wire \inst|VGA_H_STATE.FRONT~regout ;
wire \inst|Add6~31_combout ;
wire \inst|Add6~19_combout ;
wire \inst|Add6~24_combout ;
wire \inst|Add6~17_combout ;
wire \inst|Add6~25_combout ;
wire \inst|Equal2~2_combout ;
wire \inst|LessThan8~0_combout ;
wire \inst|Selector6~3_combout ;
wire \inst|Add6~5 ;
wire \inst|Add6~6_combout ;
wire \inst|Add6~29_combout ;
wire \inst|Add6~7 ;
wire \inst|Add6~8_combout ;
wire \inst|Add6~28_combout ;
wire \inst|Add6~9 ;
wire \inst|Add6~10_combout ;
wire \inst|Add6~27_combout ;
wire \inst|LessThan6~1_combout ;
wire \inst|LessThan6~2_combout ;
wire \inst|Selector6~2_combout ;
wire \inst|Add6~11 ;
wire \inst|Add6~12_combout ;
wire \inst|Add6~26_combout ;
wire \inst|Add6~13 ;
wire \inst|Add6~14_combout ;
wire \inst|Add6~16_combout ;
wire \inst|VGA_HSYNC~0_combout ;
wire \inst|VGA_HSYNC~1_combout ;
wire \inst|VGA_HSYNC~regout ;
wire \EXT_CLOCK~combout ;
wire \inst|Selector14~0_combout ;
wire \inst|Equal2~4_combout ;
wire \inst|Add7~9 ;
wire \inst|Add7~11 ;
wire \inst|Add7~13 ;
wire \inst|Add7~14_combout ;
wire \inst|Selector16~0_combout ;
wire \inst|Add7~15 ;
wire \inst|Add7~17 ;
wire \inst|Add7~19 ;
wire \inst|Add7~20_combout ;
wire \inst|Selector13~0_combout ;
wire \inst|Selector10~0_combout ;
wire \inst|Add7~16_combout ;
wire \inst|Selector15~0_combout ;
wire \inst|Add7~12_combout ;
wire \inst|Selector17~0_combout ;
wire \inst|LessThan9~0_combout ;
wire \inst|LessThan9~1_combout ;
wire \inst|Selector10~2_combout ;
wire \inst|VGA_V_STATE.DISP~regout ;
wire \inst|Selector11~0_combout ;
wire \inst|VGA_V_STATE.FRONT~regout ;
wire \inst|Selector20~0_combout ;
wire \inst|Add7~0_combout ;
wire \inst|Selector23~0_combout ;
wire \inst|Add7~1 ;
wire \inst|Add7~3 ;
wire \inst|Add7~4_combout ;
wire \inst|Selector21~0_combout ;
wire \inst|Add7~5 ;
wire \inst|Add7~7 ;
wire \inst|Add7~8_combout ;
wire \inst|Selector19~0_combout ;
wire \inst|Add7~2_combout ;
wire \inst|Selector22~0_combout ;
wire \inst|LessThan10~0_combout ;
wire \inst|LessThan11~0_combout ;
wire \inst|LessThan11~1_combout ;
wire \inst|Selector9~0_combout ;
wire \inst|VGA_V_STATE.BACK~regout ;
wire \inst|VGA_VSYNC~2_combout ;
wire \inst|VGA_VSYNC~3_combout ;
wire \inst|VGA_VSYNC~regout ;
wire \inst|always4~0_combout ;
wire \inst|VGA_BLANK~feeder_combout ;
wire \inst|VGA_BLANK~regout ;
wire \inst10|u0|Selector2~1_combout ;
wire \inst10|u0|Selector5~0_combout ;
wire \inst10|u0|Selector6~0_combout ;
wire \inst10|u0|oDone~0_combout ;
wire \inst10|u0|oDone~1_combout ;
wire \inst10|u0|oDone~regout ;
wire \inst10|Selector0~0_combout ;
wire \inst10|Selector3~0_combout ;
wire \inst10|mLCD_ST.000010~regout ;
wire \inst10|Selector0~1_combout ;
wire \inst10|mLCD_Start~regout ;
wire \inst10|u0|preStart~regout ;
wire \inst10|u0|mStart~0_combout ;
wire \inst10|u0|mStart~regout ;
wire \inst10|u0|Selector8~0_combout ;
wire \inst10|u0|Add0~1 ;
wire \inst10|u0|Add0~2_combout ;
wire \inst10|u0|Selector7~0_combout ;
wire \inst10|u0|Add0~3 ;
wire \inst10|u0|Add0~5 ;
wire \inst10|u0|Add0~6_combout ;
wire \inst10|u0|Selector5~1_combout ;
wire \inst10|u0|Add0~7 ;
wire \inst10|u0|Add0~8_combout ;
wire \inst10|u0|Selector4~1_combout ;
wire \inst10|u0|ST~14_combout ;
wire \inst10|u0|ST.11~regout ;
wire \inst10|u0|ST.00~0_combout ;
wire \inst10|u0|ST.00~regout ;
wire \inst10|u0|ST.01~0_combout ;
wire \inst10|u0|ST.01~regout ;
wire \inst10|u0|Selector2~0_combout ;
wire \inst10|u0|ST.10~regout ;
wire \inst10|u0|Selector3~0_combout ;
wire \inst10|u0|LCD_EN~regout ;
wire \inst10|WideOr14~2_combout ;
wire \inst10|mLCD_RS~regout ;
wire \inst|Add7~10_combout ;
wire \inst|Selector18~0_combout ;
wire \inst|VGA_V_PIXEL[6]~6_cout ;
wire \inst|VGA_V_PIXEL[6]~8 ;
wire \inst|VGA_V_PIXEL[7]~10 ;
wire \inst|VGA_V_PIXEL[8]~11_combout ;
wire \inst|VGA_V_PIXEL[8]~12 ;
wire \inst|VGA_V_PIXEL[9]~13_combout ;
wire \inst|VGA_V_PIXEL[6]~7_combout ;
wire \inst|VGA_V_PIXEL[5]~feeder_combout ;
wire \inst|VGA_V_PIXEL[2]~feeder_combout ;
wire \inst|Add11~1 ;
wire \inst|Add11~3 ;
wire \inst|Add11~5 ;
wire \inst|Add11~7 ;
wire \inst|Add11~9 ;
wire \inst|Add11~11 ;
wire \inst|Add11~12_combout ;
wire \inst|Add11~8_combout ;
wire \inst|Add11~6_combout ;
wire \inst|Add11~2_combout ;
wire \inst|Add11~0_combout ;
wire \inst|VGA_V_PIXEL[3]~feeder_combout ;
wire \inst|Selector24~0_combout ;
wire \inst|Add8~1 ;
wire \inst|Add8~2_combout ;
wire \inst|Add8~31_combout ;
wire \inst|Add8~3 ;
wire \inst|Add8~5 ;
wire \inst|Add8~6_combout ;
wire \inst|Add8~27_combout ;
wire \inst|Add8~7 ;
wire \inst|Add8~9 ;
wire \inst|Add8~11 ;
wire \inst|Add8~13 ;
wire \inst|Add8~14_combout ;
wire \inst|Add8~25_combout ;
wire \inst|VGA_PIXEL_ADDRESS[5]~11 ;
wire \inst|VGA_PIXEL_ADDRESS[6]~13 ;
wire \inst|VGA_PIXEL_ADDRESS[7]~15 ;
wire \inst|VGA_PIXEL_ADDRESS[8]~17 ;
wire \inst|VGA_PIXEL_ADDRESS[9]~19 ;
wire \inst|VGA_PIXEL_ADDRESS[10]~21 ;
wire \inst|VGA_PIXEL_ADDRESS[11]~23 ;
wire \inst|VGA_PIXEL_ADDRESS[12]~25 ;
wire \inst|VGA_PIXEL_ADDRESS[13]~26_combout ;
wire \inst|SB|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ;
wire \inst7|Selector0~0_combout ;
wire \inst7|Selector24~0_combout ;
wire \inst7|Equal0~0_combout ;
wire \inst7|downsample_counter~4_combout ;
wire \inst7|downsample_counter[2]~0_combout ;
wire \inst7|downsample_counter[2]~1_combout ;
wire \inst7|downsample_counter~2_combout ;
wire \inst4|trigger_flag~regout ;
wire \inst4|trigger_flag_ext~feeder_combout ;
wire \inst4|trigger_flag_ext~regout ;
wire \inst4|trigger_out~0_combout ;
wire \inst7|state~15_combout ;
wire \inst7|state~12_combout ;
wire \inst7|state.END~regout ;
wire \inst7|second_channel~0_combout ;
wire \inst7|second_channel~1_combout ;
wire \inst7|second_channel~feeder_combout ;
wire \inst7|second_channel~regout ;
wire \inst7|write_addr~1_combout ;
wire \inst7|downsample_counter_second~2_combout ;
wire \inst7|downsample_counter_second[2]~0_combout ;
wire \inst7|downsample_counter_second~4_combout ;
wire \inst7|downsample_counter_second[2]~1_combout ;
wire \inst7|downsample_counter_second~3_combout ;
wire \inst7|write_addr~0_combout ;
wire \inst7|write_addr~2_combout ;
wire \inst7|Add0~1 ;
wire \inst7|Add0~3 ;
wire \inst7|Add0~4_combout ;
wire \inst7|Selector22~0_combout ;
wire \inst7|Add0~5 ;
wire \inst7|Add0~6_combout ;
wire \inst7|Selector21~0_combout ;
wire \inst7|Add0~7 ;
wire \inst7|Add0~8_combout ;
wire \inst7|Selector20~0_combout ;
wire \inst7|Add0~9 ;
wire \inst7|Add0~11 ;
wire \inst7|Add0~12_combout ;
wire \inst7|Selector18~0_combout ;
wire \inst7|Add0~13 ;
wire \inst7|Add0~14_combout ;
wire \inst7|Selector17~0_combout ;
wire \inst7|Equal0~1_combout ;
wire \inst7|Selector0~1_combout ;
wire \inst7|buffer_full~regout ;
wire \inst7|state~14_combout ;
wire \inst7|state.FILL~regout ;
wire \inst7|state~11_combout ;
wire \inst7|state.DISPLAY~regout ;
wire \inst7|Selector62~0_combout ;
wire \inst7|Add3~1 ;
wire \inst7|Add3~2_combout ;
wire \inst7|read_addr~4_combout ;
wire \inst7|Add3~3 ;
wire \inst7|Add3~5 ;
wire \inst7|Add3~6_combout ;
wire \inst7|state~13_combout ;
wire \inst7|state.CLEAN~regout ;
wire \inst7|Selector69~0_combout ;
wire \inst7|read_addr~6_combout ;
wire \inst7|Add3~7 ;
wire \inst7|Add3~8_combout ;
wire \inst7|read_addr~9_combout ;
wire \inst7|read_addr~8_combout ;
wire \inst7|Add3~9 ;
wire \inst7|Add3~11 ;
wire \inst7|Add3~13 ;
wire \inst7|Add3~14_combout ;
wire \inst7|read_addr~12_combout ;
wire \inst7|read_addr[7]~feeder_combout ;
wire \inst7|Add3~12_combout ;
wire \inst7|read_addr~13_combout ;
wire \inst7|always1~0_combout ;
wire \inst7|Equal5~1_combout ;
wire \inst7|read_addr~10_combout ;
wire \inst7|read_addr~11_combout ;
wire \inst7|read_addr[0]~feeder_combout ;
wire \inst7|Equal22~0_combout ;
wire \inst7|state~10_combout ;
wire \inst7|ram_y2~0_combout ;
wire \inst7|ram_y~0_combout ;
wire \inst7|ram_y2~1_combout ;
wire \inst7|Add3~4_combout ;
wire \inst7|read_addr~5_combout ;
wire \inst8|Mux8~11_combout ;
wire \inst8|Mux8~10_combout ;
wire \inst8|Mux8~14_combout ;
wire \inst8|Mux8~12_combout ;
wire \inst8|Mux8~15_combout ;
wire \inst8|Mux1~0_combout ;
wire \inst8|Mux1~1_combout ;
wire \inst8|Mux8~2_combout ;
wire \inst8|Mux8~0_combout ;
wire \inst8|temp_y~0_combout ;
wire \inst8|temp_y~1_combout ;
wire \inst8|Mux8~4_combout ;
wire \inst8|temp_y~3_combout ;
wire \inst8|Mux8~7_combout ;
wire \inst8|Mux8~6_combout ;
wire \inst8|temp_y~6_combout ;
wire \inst8|temp_y~7_combout ;
wire \inst8|Add3~1 ;
wire \inst8|Add3~3 ;
wire \inst8|Add3~5 ;
wire \inst8|Add3~7 ;
wire \inst8|Add3~9 ;
wire \inst8|Add3~10_combout ;
wire \inst8|Add0~1_combout ;
wire \inst8|Mux2~1_combout ;
wire \inst8|Mux2~0_combout ;
wire \inst8|Mux2~2_combout ;
wire \inst8|Mux8~5_combout ;
wire \inst8|temp_y~4_combout ;
wire \inst8|temp_y~5_combout ;
wire \inst8|Add11~1 ;
wire \inst8|Add11~3 ;
wire \inst8|Add11~5 ;
wire \inst8|Add11~7 ;
wire \inst8|Add11~9 ;
wire \inst8|Add11~10_combout ;
wire \inst10|Decoder6~1_combout ;
wire \inst8|Add0~2_combout ;
wire \inst8|Add0~3_combout ;
wire \inst8|Add1~13_combout ;
wire \inst8|Add11~8_combout ;
wire \inst8|Add7~1 ;
wire \inst8|Add7~3 ;
wire \inst8|Add7~5 ;
wire \inst8|Add7~7 ;
wire \inst8|Add7~8_combout ;
wire \inst8|Add3~8_combout ;
wire \inst8|Add0~4_combout ;
wire \inst8|Add0~5_combout ;
wire \inst8|Add1~15_combout ;
wire \inst8|Add9~1 ;
wire \inst8|Add9~3 ;
wire \inst8|Add9~5 ;
wire \inst8|Add9~6_combout ;
wire \inst8|Add1~16_combout ;
wire \inst8|Add1~17_combout ;
wire \inst8|Decoder1~1_combout ;
wire \inst8|Add1~1 ;
wire \inst8|Add1~2_combout ;
wire \inst8|Add9~2_combout ;
wire \inst8|Add1~20_combout ;
wire \inst8|Add13~1 ;
wire \inst8|Add13~2_combout ;
wire \inst8|Add11~2_combout ;
wire \inst8|Add7~2_combout ;
wire \inst8|Add0~10_combout ;
wire \inst8|Add0~11_combout ;
wire \inst8|Add1~21_combout ;
wire \inst8|Add3~0_combout ;
wire \inst8|Add13~0_combout ;
wire \inst8|Add0~13_combout ;
wire \inst8|Add1~23_combout ;
wire \inst8|temp_y2[2]~7 ;
wire \inst8|temp_y2[3]~9 ;
wire \inst8|temp_y2[4]~11 ;
wire \inst8|temp_y2[5]~13 ;
wire \inst8|temp_y2[6]~15 ;
wire \inst8|temp_y2[7]~16_combout ;
wire \inst7|ram_y2~8_combout ;
wire \inst7|Add0~2_combout ;
wire \inst7|Selector23~0_combout ;
wire \inst7|Add0~10_combout ;
wire \inst7|Selector19~0_combout ;
wire \inst8|Mux8~8_combout ;
wire \inst8|temp_y~8_combout ;
wire \inst8|temp_y~9_combout ;
wire \inst7|ram_y2~7_combout ;
wire \inst7|ram_y2~6_combout ;
wire \inst8|temp_y2[3]~8_combout ;
wire \inst7|ram_y2~5_combout ;
wire \inst8|temp_y2[4]~10_combout ;
wire \inst7|ram_y2~4_combout ;
wire \inst8|temp_y2[5]~12_combout ;
wire \inst7|ram_y2~3_combout ;
wire \inst8|temp_y2[6]~14_combout ;
wire \inst7|ram_y2~2_combout ;
wire \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a5 ;
wire \inst7|ram_y~1_combout ;
wire \inst7|ram_y~2_combout ;
wire \inst5|Mux8~9_combout ;
wire \inst5|Mux8~8_combout ;
wire \inst5|Mux8~11_combout ;
wire \inst5|Mux8~12_combout ;
wire \inst5|Mux8~13_combout ;
wire \inst5|Add0~2_combout ;
wire \inst5|Mux8~2_combout ;
wire \inst5|Mux8~4_combout ;
wire \inst5|Mux8~5_combout ;
wire \inst5|temp_y~5_combout ;
wire \inst5|temp_y~6_combout ;
wire \inst5|temp_y~7_combout ;
wire \inst5|temp_y~8_combout ;
wire \inst5|Add9~1 ;
wire \inst5|Add9~3 ;
wire \inst5|Add9~5 ;
wire \inst5|Add9~7 ;
wire \inst5|Add9~9 ;
wire \inst5|Add9~10_combout ;
wire \inst5|Add1~24_combout ;
wire \inst5|Mux8~0_combout ;
wire \inst5|temp_y~0_combout ;
wire \inst5|temp_y~1_combout ;
wire \inst5|temp_y~2_combout ;
wire \inst5|Add3~1 ;
wire \inst5|Add3~3 ;
wire \inst5|Add3~5 ;
wire \inst5|Add3~7 ;
wire \inst5|Add3~9 ;
wire \inst5|Add3~10_combout ;
wire \inst5|Add0~3_combout ;
wire \inst5|Add0~1_combout ;
wire \inst5|Mux1~0_combout ;
wire \inst5|Mux1~1_combout ;
wire \inst5|temp_y~4_combout ;
wire \inst5|Add7~1 ;
wire \inst5|Add7~3 ;
wire \inst5|Add7~5 ;
wire \inst5|Add7~7 ;
wire \inst5|Add7~9 ;
wire \inst5|Add7~10_combout ;
wire \inst5|Add0~4_combout ;
wire \inst5|Add13~1 ;
wire \inst5|Add13~3 ;
wire \inst5|Add13~5 ;
wire \inst5|Add13~7 ;
wire \inst5|Add13~9 ;
wire \inst5|Add13~10_combout ;
wire \inst5|Add0~5_combout ;
wire \inst5|Add1~30_combout ;
wire \inst5|Decoder1~0_combout ;
wire \inst5|Add1~13 ;
wire \inst5|Add1~15 ;
wire \inst5|Add1~17 ;
wire \inst5|Add1~19 ;
wire \inst5|Add1~20_combout ;
wire \inst5|Add1~25_combout ;
wire \inst5|Add3~8_combout ;
wire \inst5|Add7~8_combout ;
wire \inst5|Add0~6_combout ;
wire \inst5|Add11~1 ;
wire \inst5|Add11~3 ;
wire \inst5|Add11~5 ;
wire \inst5|Add11~7 ;
wire \inst5|Add11~8_combout ;
wire \inst5|Add13~8_combout ;
wire \inst5|Add0~7_combout ;
wire \inst5|Add1~31_combout ;
wire \inst5|Decoder1~1_combout ;
wire \inst5|temp_y2[2]~7 ;
wire \inst5|temp_y2[3]~9 ;
wire \inst5|temp_y2[4]~11 ;
wire \inst5|temp_y2[5]~13 ;
wire \inst5|temp_y2[6]~15 ;
wire \inst5|temp_y2[7]~16_combout ;
wire \inst7|ram_y~9_combout ;
wire \inst5|temp_y~9_combout ;
wire \inst5|temp_y~10_combout ;
wire \inst7|ram_y~8_combout ;
wire \inst5|temp_y2[2]~6_combout ;
wire \inst7|ram_y~7_combout ;
wire \inst5|temp_y2[3]~8_combout ;
wire \inst7|ram_y~6_combout ;
wire \inst5|temp_y2[4]~10_combout ;
wire \inst7|ram_y~5_combout ;
wire \inst5|temp_y2[5]~12_combout ;
wire \inst7|ram_y~4_combout ;
wire \inst5|temp_y2[6]~14_combout ;
wire \inst7|ram_y~3_combout ;
wire \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a5 ;
wire \inst7|Selector47~0_combout ;
wire \inst7|Selector47~1_combout ;
wire \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a6 ;
wire \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a6 ;
wire \inst7|Selector46~0_combout ;
wire \inst7|Selector46~1_combout ;
wire \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a4 ;
wire \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a4 ;
wire \inst7|Selector48~0_combout ;
wire \inst7|Selector48~1_combout ;
wire \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a3 ;
wire \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a3 ;
wire \inst7|Selector49~0_combout ;
wire \inst7|Selector49~1_combout ;
wire \inst7|Selector76~0_combout ;
wire \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ;
wire \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ;
wire \inst7|Selector52~0_combout ;
wire \inst7|Selector52~1_combout ;
wire \inst|Add0~1 ;
wire \inst|Add0~3 ;
wire \inst|Add0~5 ;
wire \inst|Add0~7 ;
wire \inst|Add0~9 ;
wire \inst|Add0~10_combout ;
wire \inst|Add0~8_combout ;
wire \inst|Add0~6_combout ;
wire \inst|Add0~4_combout ;
wire \inst7|Selector69~1_combout ;
wire \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a1 ;
wire \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a1 ;
wire \inst7|Selector51~0_combout ;
wire \inst7|Selector51~1_combout ;
wire \inst|WRITE_PIXEL_ADDRESS[5]~11 ;
wire \inst|WRITE_PIXEL_ADDRESS[6]~13 ;
wire \inst|WRITE_PIXEL_ADDRESS[7]~15 ;
wire \inst|WRITE_PIXEL_ADDRESS[8]~17 ;
wire \inst|WRITE_PIXEL_ADDRESS[9]~19 ;
wire \inst|WRITE_PIXEL_ADDRESS[10]~21 ;
wire \inst|WRITE_PIXEL_ADDRESS[11]~23 ;
wire \inst|WRITE_PIXEL_ADDRESS[12]~25 ;
wire \inst|WRITE_PIXEL_ADDRESS[13]~26_combout ;
wire \inst|Add0~11 ;
wire \inst|Add0~13 ;
wire \inst|Add0~14_combout ;
wire \inst|WRITE_PIXEL_ADDRESS[13]~27 ;
wire \inst|WRITE_PIXEL_ADDRESS[14]~28_combout ;
wire \inst|WRITE_PIXEL_ADDRESS[12]~24_combout ;
wire \inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~0_combout ;
wire \inst|Add11~13 ;
wire \inst|Add11~14_combout ;
wire \inst|VGA_PIXEL_ADDRESS[13]~27 ;
wire \inst|VGA_PIXEL_ADDRESS[14]~28_combout ;
wire \inst|VGA_PIXEL_ADDRESS[12]~24_combout ;
wire \inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~0_combout ;
wire \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a7 ;
wire \inst7|Selector45~0_combout ;
wire \inst7|Selector45~1_combout ;
wire \inst7|always1~9_combout ;
wire \inst7|always1~10_combout ;
wire \inst7|always1~8_combout ;
wire \inst7|always1~11_combout ;
wire \inst7|Selector78~0_combout ;
wire \inst7|Selector78~1_combout ;
wire \inst7|RGB[11]~feeder_combout ;
wire \inst7|RGB[11]~0_combout ;
wire \inst7|Selector76~1_combout ;
wire \inst7|Selector76~2_combout ;
wire \inst|WRITE_PIXEL_ADDRESS[0]~feeder_combout ;
wire \inst7|Selector75~0_combout ;
wire \inst|WRITE_PIXEL_ADDRESS[1]~feeder_combout ;
wire \inst7|Selector74~0_combout ;
wire \inst|WRITE_PIXEL_ADDRESS[2]~feeder_combout ;
wire \inst7|Selector73~0_combout ;
wire \inst|WRITE_PIXEL_ADDRESS[3]~feeder_combout ;
wire \inst7|Selector72~0_combout ;
wire \inst|WRITE_PIXEL_ADDRESS[4]~feeder_combout ;
wire \inst|WRITE_PIXEL_ADDRESS[5]~10_combout ;
wire \inst|WRITE_PIXEL_ADDRESS[6]~12_combout ;
wire \inst|WRITE_PIXEL_ADDRESS[7]~14_combout ;
wire \inst|WRITE_PIXEL_ADDRESS[8]~16_combout ;
wire \inst|WRITE_PIXEL_ADDRESS[9]~18_combout ;
wire \inst|WRITE_PIXEL_ADDRESS[10]~20_combout ;
wire \inst|WRITE_PIXEL_ADDRESS[11]~22_combout ;
wire \~GND~combout ;
wire \inst|Add8~26_combout ;
wire \inst|VGA_PIXEL_ADDRESS[0]~feeder_combout ;
wire \inst|Add8~28_combout ;
wire \inst|VGA_PIXEL_ADDRESS[2]~feeder_combout ;
wire \inst|Add8~10_combout ;
wire \inst|Add8~29_combout ;
wire \inst|VGA_PIXEL_ADDRESS[3]~feeder_combout ;
wire \inst|Add8~12_combout ;
wire \inst|Add8~30_combout ;
wire \inst|VGA_PIXEL_ADDRESS[4]~feeder_combout ;
wire \inst|VGA_PIXEL_ADDRESS[5]~10_combout ;
wire \inst|VGA_PIXEL_ADDRESS[6]~12_combout ;
wire \inst|VGA_PIXEL_ADDRESS[7]~14_combout ;
wire \inst|VGA_PIXEL_ADDRESS[8]~16_combout ;
wire \inst|VGA_PIXEL_ADDRESS[9]~18_combout ;
wire \inst|VGA_PIXEL_ADDRESS[10]~20_combout ;
wire \inst|VGA_PIXEL_ADDRESS[11]~22_combout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~1_combout ;
wire \inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~1_combout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ;
wire \inst|SB|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout ;
wire \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1431w[0]~0_combout ;
wire \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1431w[0]~1_combout ;
wire \inst|SB|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0_combout ;
wire \inst|SB|altsyncram_component|auto_generated|decode_b|w_anode840w[3]~0_combout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ;
wire \inst|VGA_B~0_combout ;
wire \inst7|RGB[10]~feeder_combout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1383w[0]~0_combout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1383w[0]~1_combout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ;
wire \inst|VGA_B~1_combout ;
wire \inst7|RGB[9]~feeder_combout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1335w[0]~0_combout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1335w[0]~1_combout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 ;
wire \inst|VGA_B~2_combout ;
wire \inst7|RGB[8]~feeder_combout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1287w[0]~0_combout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1287w[0]~1_combout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 ;
wire \inst|VGA_B~3_combout ;
wire \inst|VGA_B[5]~feeder_combout ;
wire \inst|VGA_B[4]~feeder_combout ;
wire \inst|VGA_B[3]~feeder_combout ;
wire \inst|VGA_B[2]~feeder_combout ;
wire \inst|VGA_B[1]~feeder_combout ;
wire \inst|VGA_B[0]~feeder_combout ;
wire \inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~2_combout ;
wire \inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~2_combout ;
wire \inst7|RGB[7]~feeder_combout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1239w[0]~0_combout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1239w[0]~1_combout ;
wire \inst|SB|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout ;
wire \inst|SB|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout ;
wire \inst|VGA_G~0_combout ;
wire \inst7|RGB[6]~feeder_combout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1191w[0]~1_combout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ;
wire \inst|VGA_G~1_combout ;
wire \inst7|Selector84~0_combout ;
wire \inst7|RGB[5]~feeder_combout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 ;
wire \inst|VGA_G~2_combout ;
wire \inst7|RGB[4]~feeder_combout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1095w[0]~0_combout ;
wire \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1095w[0]~1_combout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 ;
wire \inst|VGA_G~3_combout ;
wire \inst|VGA_G[5]~feeder_combout ;
wire \inst|VGA_G[4]~feeder_combout ;
wire \inst|VGA_G[3]~feeder_combout ;
wire \inst|VGA_G[2]~feeder_combout ;
wire \inst|VGA_G[1]~feeder_combout ;
wire \inst|VGA_G[0]~feeder_combout ;
wire \inst7|RGB[3]~feeder_combout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ;
wire \inst|VGA_R~0_combout ;
wire \inst7|RGB[2]~feeder_combout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs999w[0]~0_combout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs999w[0]~1_combout ;
wire \inst|VGA_R~1_combout ;
wire \inst7|RGB[1]~feeder_combout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ;
wire \inst|VGA_R~2_combout ;
wire \inst7|RGB[0]~feeder_combout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs903w[0]~0_combout ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ;
wire \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs903w[0]~1_combout ;
wire \inst|VGA_R~3_combout ;
wire \inst|VGA_R[5]~feeder_combout ;
wire \inst|VGA_R[4]~feeder_combout ;
wire \inst|VGA_R[3]~feeder_combout ;
wire \inst|VGA_R[2]~feeder_combout ;
wire \inst|VGA_R[1]~feeder_combout ;
wire \inst|VGA_R[0]~feeder_combout ;
wire [14:0] \inst|WRITE_PIXEL_ADDRESS ;
wire [10:0] \inst|VGA_V_PIXEL ;
wire [10:0] \inst|VGA_V_COUNT ;
wire [9:0] \inst|VGA_R ;
wire [16:0] \inst|VGA_PIXEL_ADDRESS ;
wire [10:0] \inst|VGA_H_PIXEL ;
wire [10:0] \inst|VGA_H_COUNT ;
wire [9:0] \inst|VGA_G ;
wire [9:0] \inst|VGA_B ;
wire [2:0] \inst|SB|altsyncram_component|auto_generated|out_address_reg_b ;
wire [2:0] \inst|SB|altsyncram_component|auto_generated|address_reg_b ;
wire [3:0] \inst|SB|altsyncram_component|auto_generated|decode2|w_anode840w ;
wire [3:0] \inst|SB|altsyncram_component|auto_generated|decode2|w_anode830w ;
wire [3:0] \inst|SB|altsyncram_component|auto_generated|decode2|w_anode820w ;
wire [3:0] \inst|SB|altsyncram_component|auto_generated|decode2|w_anode810w ;
wire [3:0] \inst|SB|altsyncram_component|auto_generated|decode2|w_anode793w ;
wire [3:0] \inst|SB|altsyncram_component|auto_generated|decode_a|w_anode793w ;
wire [7:0] \inst7|write_addr ;
wire [7:0] \inst7|read_addr ;
wire [7:0] \inst7|out_y ;
wire [7:0] \inst7|out_x ;
wire [2:0] \inst7|downsample_counter_second ;
wire [2:0] \inst7|downsample_counter ;
wire [11:0] \inst7|RGB ;
wire [13:0] \inst5|temp_y2 ;
wire [13:0] \inst5|temp_y ;
wire [7:0] \inst10|mLCD_DATA ;
wire [17:0] \inst10|mDLY ;
wire [5:0] \inst10|LUT_INDEX ;
wire [2:0] \inst10|B_Sel_Y_temp ;
wire [2:0] \inst10|B_Sel_X_temp ;
wire [2:0] \inst10|A_Sel_Y_temp ;
wire [2:0] \inst10|A_Sel_X_temp ;
wire [4:0] \inst10|u0|Cont ;
wire [17:0] \SW~combout ;
wire [0:0] \KEY~combout ;
wire [3:0] \inst|SB|altsyncram_component|auto_generated|decode_b|w_anode793w ;
wire [13:0] \inst8|temp_y2 ;
wire [13:0] \inst8|temp_y ;

wire [2:0] \inst6|altpll_component|pll_CLK_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \inst|SB|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [2:0] \inst1|altpll_component|pll_CLK_bus ;
wire [7:0] \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ;
wire [7:0] \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ;

assign \inst6|altpll_component|_clk0  = \inst6|altpll_component|pll_CLK_bus [0];
assign \inst6|altpll_component|_clk1  = \inst6|altpll_component|pll_CLK_bus [1];
assign \inst6|altpll_component|pll~CLK2  = \inst6|altpll_component|pll_CLK_bus [2];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \inst|SB|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \inst|SB|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0  = \inst|SB|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \inst1|altpll_component|_clk0  = \inst1|altpll_component|pll_CLK_bus [0];
assign \inst1|altpll_component|_clk1  = \inst1|altpll_component|pll_CLK_bus [1];
assign \inst1|altpll_component|pll~CLK2  = \inst1|altpll_component|pll_CLK_bus [2];

assign \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout  = \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [0];
assign \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a1  = \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [1];
assign \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a2  = \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [2];
assign \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a3  = \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [3];
assign \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a4  = \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [4];
assign \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a5  = \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [5];
assign \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a6  = \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [6];
assign \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a7  = \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [7];

assign \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout  = \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [0];
assign \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a1  = \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [1];
assign \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a2  = \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [2];
assign \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a3  = \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [3];
assign \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a4  = \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [4];
assign \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a5  = \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [5];
assign \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a6  = \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [6];
assign \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a7  = \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [7];

// Location: M4K_X26_Y23
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode793w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode793w [3]),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode793w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [11]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h0080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X26_Y19
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode830w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~2_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~2_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [11]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 11;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 11;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = 2048'h080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = 2048'h000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000800008000080000800008000080001800008000080000800008000080000800008000180000800;
// synopsys translate_on

// Location: M4K_X26_Y10
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode830w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~2_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~2_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [10]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 10;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 10;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = 2048'h080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = 2048'h000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000800008000080000800008000080001800008000080000800008000080000800008000180000800;
// synopsys translate_on

// Location: M4K_X52_Y19
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode810w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~1_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~1_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [9]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 9;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 9;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h0008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000008000080000800008000;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h08000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008;
// synopsys translate_on

// Location: M4K_X26_Y18
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode830w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~2_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~2_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [9]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 9;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 9;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = 2048'h080000800008000100000800008000080000800008000080000800010000180001800018000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = 2048'h000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000180000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000080000800008000080000800008000080001000008000080000800008000080000800008000100000800;
// synopsys translate_on

// Location: M4K_X13_Y19
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode793w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode793w [3]),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode793w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [8]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800018000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001800008000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h0180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X13_Y17
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode830w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~2_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~2_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [8]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 8;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 8;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = 2048'h08000080000800018000180000800008000080000800008000080001BFFFCBFFFCBFFFEBFFFFBFFFFBFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000080000800008000080000800008000080001800018000180001800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = 2048'h00008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180000800008000080000800008000080001A0004A0005A0005A0005A0005A0005A0001A0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000080000800008000080000800008000080001800018000180001800008000080000800008000180001800;
// synopsys translate_on

// Location: M4K_X13_Y14
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode840w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [7]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = 2048'h00080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000;
// synopsys translate_on

// Location: M4K_X26_Y15
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode820w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~0_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [6]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h8000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080;
// synopsys translate_on

// Location: M4K_X13_Y11
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode793w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode793w [3]),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode793w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [6]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h0080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X26_Y16
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode820w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~0_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [5]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h00800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h0000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080;
// synopsys translate_on

// Location: M4K_X52_Y13
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode810w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~1_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~1_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [5]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 5;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 5;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h0008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000008000080000800008000;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h08000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008;
// synopsys translate_on

// Location: M4K_X52_Y15
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode793w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode793w [3]),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode793w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [5]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h0080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X26_Y11
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode830w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~2_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~2_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [5]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 5;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 5;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = 2048'h080000800008000100000800008000080000800008000080000800010000180001800018000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = 2048'h000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000180000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000080000800008000080000800008000080001000008000080000800008000080000800008000100000800;
// synopsys translate_on

// Location: M4K_X13_Y26
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode810w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~1_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~1_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [4]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 4;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 4;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h0008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800008000080000800008000080000800018000180001800018000180000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800008000080000800008000;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h08000080000800018000180001800018000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008;
// synopsys translate_on

// Location: M4K_X52_Y16
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode820w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~0_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [3]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h00800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h8000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080;
// synopsys translate_on

// Location: M4K_X52_Y22
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode810w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~1_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~1_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [3]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 3;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 3;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h0008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800008000080000800008000;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h08000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008;
// synopsys translate_on

// Location: M4K_X13_Y21
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode793w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode793w [3]),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode793w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [3]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h0080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X13_Y20
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode830w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~2_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~2_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [3]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 3;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 3;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'h080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'h000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000800008000080000800008000080001800008000080000800008000080000800008000180000800;
// synopsys translate_on

// Location: M4K_X26_Y27
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode840w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [2]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = 2048'h00080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000;
// synopsys translate_on

// Location: M4K_X26_Y25
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode820w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~0_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [1]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h00800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h0000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080;
// synopsys translate_on

// Location: M4K_X13_Y25
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode810w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~1_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~1_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [1]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h0008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000008000080000800008000;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h08000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008;
// synopsys translate_on

// Location: M4K_X26_Y28
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode793w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode793w [3]),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode793w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [1]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h0080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X13_Y22
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode830w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~2_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~2_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [1]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'h080000800008000100000800008000080000800008000080000800010000180001800018000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'h000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000180000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000080000800008000080000800008000080001000008000080000800008000080000800008000100000800;
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N10
cycloneii_lcell_comb \inst|Add7~6 (
// Equation(s):
// \inst|Add7~6_combout  = (\inst|VGA_V_COUNT [3] & (!\inst|Add7~5 )) # (!\inst|VGA_V_COUNT [3] & ((\inst|Add7~5 ) # (GND)))
// \inst|Add7~7  = CARRY((!\inst|Add7~5 ) # (!\inst|VGA_V_COUNT [3]))

	.dataa(vcc),
	.datab(\inst|VGA_V_COUNT [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add7~5 ),
	.combout(\inst|Add7~6_combout ),
	.cout(\inst|Add7~7 ));
// synopsys translate_off
defparam \inst|Add7~6 .lut_mask = 16'h3C3F;
defparam \inst|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N22
cycloneii_lcell_comb \inst|Add7~18 (
// Equation(s):
// \inst|Add7~18_combout  = (\inst|VGA_V_COUNT [9] & (!\inst|Add7~17 )) # (!\inst|VGA_V_COUNT [9] & ((\inst|Add7~17 ) # (GND)))
// \inst|Add7~19  = CARRY((!\inst|Add7~17 ) # (!\inst|VGA_V_COUNT [9]))

	.dataa(vcc),
	.datab(\inst|VGA_V_COUNT [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add7~17 ),
	.combout(\inst|Add7~18_combout ),
	.cout(\inst|Add7~19 ));
// synopsys translate_off
defparam \inst|Add7~18 .lut_mask = 16'h3C3F;
defparam \inst|Add7~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N4
cycloneii_lcell_comb \inst10|Add1~4 (
// Equation(s):
// \inst10|Add1~4_combout  = (\inst10|LUT_INDEX [2] & (\inst10|Add1~3  $ (GND))) # (!\inst10|LUT_INDEX [2] & (!\inst10|Add1~3  & VCC))
// \inst10|Add1~5  = CARRY((\inst10|LUT_INDEX [2] & !\inst10|Add1~3 ))

	.dataa(\inst10|LUT_INDEX [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst10|Add1~3 ),
	.combout(\inst10|Add1~4_combout ),
	.cout(\inst10|Add1~5 ));
// synopsys translate_off
defparam \inst10|Add1~4 .lut_mask = 16'hA50A;
defparam \inst10|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X51_Y20_N21
cycloneii_lcell_ff \inst10|mDLY[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|mDLY[3]~24_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\inst10|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\inst10|mDLY[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|mDLY [3]));

// Location: LCFF_X51_Y19_N7
cycloneii_lcell_ff \inst10|mDLY[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|mDLY[12]~43_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\inst10|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\inst10|mDLY[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|mDLY [12]));

// Location: LCFF_X51_Y19_N11
cycloneii_lcell_ff \inst10|mDLY[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|mDLY[14]~47_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\inst10|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\inst10|mDLY[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|mDLY [14]));

// Location: LCFF_X51_Y19_N17
cycloneii_lcell_ff \inst10|mDLY[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|mDLY[17]~53_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\inst10|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\inst10|mDLY[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|mDLY [17]));

// Location: LCFF_X49_Y9_N5
cycloneii_lcell_ff \inst7|write_en (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|Selector77~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|write_en~regout ));

// Location: LCCOMB_X50_Y20_N20
cycloneii_lcell_comb \inst10|u0|Add0~0 (
// Equation(s):
// \inst10|u0|Add0~0_combout  = \inst10|u0|Cont [0] $ (VCC)
// \inst10|u0|Add0~1  = CARRY(\inst10|u0|Cont [0])

	.dataa(vcc),
	.datab(\inst10|u0|Cont [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst10|u0|Add0~0_combout ),
	.cout(\inst10|u0|Add0~1 ));
// synopsys translate_off
defparam \inst10|u0|Add0~0 .lut_mask = 16'h33CC;
defparam \inst10|u0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N24
cycloneii_lcell_comb \inst10|u0|Add0~4 (
// Equation(s):
// \inst10|u0|Add0~4_combout  = (\inst10|u0|Cont [2] & (\inst10|u0|Add0~3  $ (GND))) # (!\inst10|u0|Cont [2] & (!\inst10|u0|Add0~3  & VCC))
// \inst10|u0|Add0~5  = CARRY((\inst10|u0|Cont [2] & !\inst10|u0|Add0~3 ))

	.dataa(vcc),
	.datab(\inst10|u0|Cont [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst10|u0|Add0~3 ),
	.combout(\inst10|u0|Add0~4_combout ),
	.cout(\inst10|u0|Add0~5 ));
// synopsys translate_off
defparam \inst10|u0|Add0~4 .lut_mask = 16'hC30C;
defparam \inst10|u0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N20
cycloneii_lcell_comb \inst10|mDLY[3]~24 (
// Equation(s):
// \inst10|mDLY[3]~24_combout  = (\inst10|mDLY [3] & (!\inst10|mDLY[2]~23 )) # (!\inst10|mDLY [3] & ((\inst10|mDLY[2]~23 ) # (GND)))
// \inst10|mDLY[3]~25  = CARRY((!\inst10|mDLY[2]~23 ) # (!\inst10|mDLY [3]))

	.dataa(\inst10|mDLY [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst10|mDLY[2]~23 ),
	.combout(\inst10|mDLY[3]~24_combout ),
	.cout(\inst10|mDLY[3]~25 ));
// synopsys translate_off
defparam \inst10|mDLY[3]~24 .lut_mask = 16'h5A5F;
defparam \inst10|mDLY[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N6
cycloneii_lcell_comb \inst10|mDLY[12]~43 (
// Equation(s):
// \inst10|mDLY[12]~43_combout  = (\inst10|mDLY [12] & (\inst10|mDLY[11]~42  $ (GND))) # (!\inst10|mDLY [12] & (!\inst10|mDLY[11]~42  & VCC))
// \inst10|mDLY[12]~44  = CARRY((\inst10|mDLY [12] & !\inst10|mDLY[11]~42 ))

	.dataa(\inst10|mDLY [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst10|mDLY[11]~42 ),
	.combout(\inst10|mDLY[12]~43_combout ),
	.cout(\inst10|mDLY[12]~44 ));
// synopsys translate_off
defparam \inst10|mDLY[12]~43 .lut_mask = 16'hA50A;
defparam \inst10|mDLY[12]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N10
cycloneii_lcell_comb \inst10|mDLY[14]~47 (
// Equation(s):
// \inst10|mDLY[14]~47_combout  = (\inst10|mDLY [14] & (\inst10|mDLY[13]~46  $ (GND))) # (!\inst10|mDLY [14] & (!\inst10|mDLY[13]~46  & VCC))
// \inst10|mDLY[14]~48  = CARRY((\inst10|mDLY [14] & !\inst10|mDLY[13]~46 ))

	.dataa(\inst10|mDLY [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst10|mDLY[13]~46 ),
	.combout(\inst10|mDLY[14]~47_combout ),
	.cout(\inst10|mDLY[14]~48 ));
// synopsys translate_off
defparam \inst10|mDLY[14]~47 .lut_mask = 16'hA50A;
defparam \inst10|mDLY[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N14
cycloneii_lcell_comb \inst10|mDLY[16]~51 (
// Equation(s):
// \inst10|mDLY[16]~51_combout  = (\inst10|mDLY [16] & (\inst10|mDLY[15]~50  $ (GND))) # (!\inst10|mDLY [16] & (!\inst10|mDLY[15]~50  & VCC))
// \inst10|mDLY[16]~52  = CARRY((\inst10|mDLY [16] & !\inst10|mDLY[15]~50 ))

	.dataa(vcc),
	.datab(\inst10|mDLY [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst10|mDLY[15]~50 ),
	.combout(\inst10|mDLY[16]~51_combout ),
	.cout(\inst10|mDLY[16]~52 ));
// synopsys translate_off
defparam \inst10|mDLY[16]~51 .lut_mask = 16'hC30C;
defparam \inst10|mDLY[16]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N16
cycloneii_lcell_comb \inst10|mDLY[17]~53 (
// Equation(s):
// \inst10|mDLY[17]~53_combout  = \inst10|mDLY [17] $ (\inst10|mDLY[16]~52 )

	.dataa(\inst10|mDLY [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst10|mDLY[16]~52 ),
	.combout(\inst10|mDLY[17]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|mDLY[17]~53 .lut_mask = 16'h5A5A;
defparam \inst10|mDLY[17]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X51_Y9_N21
cycloneii_lcell_ff \inst7|out_y[2] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|Selector50~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|out_y [2]));

// Location: LCCOMB_X51_Y10_N4
cycloneii_lcell_comb \inst|Add0~0 (
// Equation(s):
// \inst|Add0~0_combout  = (\inst7|out_y [2] & (\inst7|out_y [0] $ (VCC))) # (!\inst7|out_y [2] & (\inst7|out_y [0] & VCC))
// \inst|Add0~1  = CARRY((\inst7|out_y [2] & \inst7|out_y [0]))

	.dataa(\inst7|out_y [2]),
	.datab(\inst7|out_y [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add0~0_combout ),
	.cout(\inst|Add0~1 ));
// synopsys translate_off
defparam \inst|Add0~0 .lut_mask = 16'h6688;
defparam \inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y10_N6
cycloneii_lcell_comb \inst|Add0~2 (
// Equation(s):
// \inst|Add0~2_combout  = (\inst7|out_y [1] & ((\inst7|out_y [3] & (\inst|Add0~1  & VCC)) # (!\inst7|out_y [3] & (!\inst|Add0~1 )))) # (!\inst7|out_y [1] & ((\inst7|out_y [3] & (!\inst|Add0~1 )) # (!\inst7|out_y [3] & ((\inst|Add0~1 ) # (GND)))))
// \inst|Add0~3  = CARRY((\inst7|out_y [1] & (!\inst7|out_y [3] & !\inst|Add0~1 )) # (!\inst7|out_y [1] & ((!\inst|Add0~1 ) # (!\inst7|out_y [3]))))

	.dataa(\inst7|out_y [1]),
	.datab(\inst7|out_y [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add0~1 ),
	.combout(\inst|Add0~2_combout ),
	.cout(\inst|Add0~3 ));
// synopsys translate_off
defparam \inst|Add0~2 .lut_mask = 16'h9617;
defparam \inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y10_N16
cycloneii_lcell_comb \inst|Add0~12 (
// Equation(s):
// \inst|Add0~12_combout  = (\inst7|out_y [6] & (\inst|Add0~11  $ (GND))) # (!\inst7|out_y [6] & (!\inst|Add0~11  & VCC))
// \inst|Add0~13  = CARRY((\inst7|out_y [6] & !\inst|Add0~11 ))

	.dataa(vcc),
	.datab(\inst7|out_y [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add0~11 ),
	.combout(\inst|Add0~12_combout ),
	.cout(\inst|Add0~13 ));
// synopsys translate_off
defparam \inst|Add0~12 .lut_mask = 16'hC30C;
defparam \inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X50_Y9_N15
cycloneii_lcell_ff \inst7|out_x[6] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|Selector70~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|out_x [6]));

// Location: LCFF_X50_Y9_N21
cycloneii_lcell_ff \inst7|out_x[5] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|Selector71~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|out_x [5]));

// Location: LCFF_X29_Y28_N27
cycloneii_lcell_ff \inst|VGA_V_PIXEL[10] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_V_PIXEL[10]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_V_PIXEL [10]));

// Location: LCFF_X29_Y28_N21
cycloneii_lcell_ff \inst|VGA_V_PIXEL[7] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_V_PIXEL[7]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_V_PIXEL [7]));

// Location: LCCOMB_X28_Y28_N16
cycloneii_lcell_comb \inst|Add11~4 (
// Equation(s):
// \inst|Add11~4_combout  = ((\inst|VGA_V_PIXEL [4] $ (\inst|VGA_V_PIXEL [6] $ (!\inst|Add11~3 )))) # (GND)
// \inst|Add11~5  = CARRY((\inst|VGA_V_PIXEL [4] & ((\inst|VGA_V_PIXEL [6]) # (!\inst|Add11~3 ))) # (!\inst|VGA_V_PIXEL [4] & (\inst|VGA_V_PIXEL [6] & !\inst|Add11~3 )))

	.dataa(\inst|VGA_V_PIXEL [4]),
	.datab(\inst|VGA_V_PIXEL [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add11~3 ),
	.combout(\inst|Add11~4_combout ),
	.cout(\inst|Add11~5 ));
// synopsys translate_off
defparam \inst|Add11~4 .lut_mask = 16'h698E;
defparam \inst|Add11~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N22
cycloneii_lcell_comb \inst|Add11~10 (
// Equation(s):
// \inst|Add11~10_combout  = (\inst|VGA_V_PIXEL [7] & ((\inst|VGA_V_PIXEL [9] & (\inst|Add11~9  & VCC)) # (!\inst|VGA_V_PIXEL [9] & (!\inst|Add11~9 )))) # (!\inst|VGA_V_PIXEL [7] & ((\inst|VGA_V_PIXEL [9] & (!\inst|Add11~9 )) # (!\inst|VGA_V_PIXEL [9] & 
// ((\inst|Add11~9 ) # (GND)))))
// \inst|Add11~11  = CARRY((\inst|VGA_V_PIXEL [7] & (!\inst|VGA_V_PIXEL [9] & !\inst|Add11~9 )) # (!\inst|VGA_V_PIXEL [7] & ((!\inst|Add11~9 ) # (!\inst|VGA_V_PIXEL [9]))))

	.dataa(\inst|VGA_V_PIXEL [7]),
	.datab(\inst|VGA_V_PIXEL [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add11~9 ),
	.combout(\inst|Add11~10_combout ),
	.cout(\inst|Add11~11 ));
// synopsys translate_off
defparam \inst|Add11~10 .lut_mask = 16'h9617;
defparam \inst|Add11~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N14
cycloneii_lcell_comb \inst7|Add3~0 (
// Equation(s):
// \inst7|Add3~0_combout  = \inst7|read_addr [0] $ (VCC)
// \inst7|Add3~1  = CARRY(\inst7|read_addr [0])

	.dataa(vcc),
	.datab(\inst7|read_addr [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|Add3~0_combout ),
	.cout(\inst7|Add3~1 ));
// synopsys translate_off
defparam \inst7|Add3~0 .lut_mask = 16'h33CC;
defparam \inst7|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N24
cycloneii_lcell_comb \inst7|Add3~10 (
// Equation(s):
// \inst7|Add3~10_combout  = (\inst7|read_addr [5] & (!\inst7|Add3~9 )) # (!\inst7|read_addr [5] & ((\inst7|Add3~9 ) # (GND)))
// \inst7|Add3~11  = CARRY((!\inst7|Add3~9 ) # (!\inst7|read_addr [5]))

	.dataa(vcc),
	.datab(\inst7|read_addr [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|Add3~9 ),
	.combout(\inst7|Add3~10_combout ),
	.cout(\inst7|Add3~11 ));
// synopsys translate_off
defparam \inst7|Add3~10 .lut_mask = 16'h3C3F;
defparam \inst7|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X52_Y9
cycloneii_ram_block \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst7|ram_y~2_combout ),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\inst7|ram_y~2_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\inst7|read_addr~12_combout ,\inst7|read_addr~13_combout ,\inst7|read_addr~8_combout ,\inst7|read_addr~9_combout ,\inst7|read_addr~6_combout ,\inst7|read_addr~5_combout ,\inst7|read_addr~4_combout ,\inst7|read_addr~11_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst5|temp_y2 [7],\inst7|ram_y~3_combout ,\inst7|ram_y~4_combout ,\inst7|ram_y~5_combout ,\inst7|ram_y~6_combout ,\inst7|ram_y~7_combout ,\inst7|ram_y~8_combout ,\inst7|ram_y~9_combout }),
	.portbaddr({\inst7|write_addr [7],\inst7|write_addr [6],\inst7|write_addr [5],\inst7|write_addr [4],\inst7|write_addr [3],\inst7|write_addr [2],\inst7|write_addr [1],\inst7|write_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0 .logical_ram_name = "oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ALTSYNCRAM";
defparam \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0 .operation_mode = "bidir_dual_port";
defparam \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_address_width = 8;
defparam \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clear = "none";
defparam \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_in_clear = "none";
defparam \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_width = 8;
defparam \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_last_address = 255;
defparam \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 160;
defparam \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 8;
defparam \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_write_enable_clear = "none";
defparam \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_width = 8;
defparam \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_byte_enable_clear = "none";
defparam \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clear = "none";
defparam \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clock = "clock1";
defparam \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_width = 8;
defparam \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_last_address = 255;
defparam \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 160;
defparam \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 8;
defparam \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clear = "none";
defparam \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0 .ram_block_type = "M4K";
defparam \inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y8
cycloneii_ram_block \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst7|ram_y2~1_combout ),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\inst7|ram_y2~1_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\inst7|read_addr~12_combout ,\inst7|read_addr~13_combout ,\inst7|read_addr~8_combout ,\inst7|read_addr~9_combout ,\inst7|read_addr~6_combout ,\inst7|read_addr~5_combout ,\inst7|read_addr~4_combout ,\inst7|read_addr~11_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst8|temp_y2 [7],\inst7|ram_y2~2_combout ,\inst7|ram_y2~3_combout ,\inst7|ram_y2~4_combout ,\inst7|ram_y2~5_combout ,\inst7|ram_y2~6_combout ,\inst7|ram_y2~7_combout ,\inst7|ram_y2~8_combout }),
	.portbaddr({\inst7|write_addr [7],\inst7|write_addr [6],\inst7|write_addr [5],\inst7|write_addr [4],\inst7|write_addr [3],\inst7|write_addr [2],\inst7|write_addr [1],\inst7|write_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0 .logical_ram_name = "oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ALTSYNCRAM";
defparam \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0 .operation_mode = "bidir_dual_port";
defparam \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_address_width = 8;
defparam \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clear = "none";
defparam \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_in_clear = "none";
defparam \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_width = 8;
defparam \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_last_address = 255;
defparam \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 160;
defparam \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 8;
defparam \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_write_enable_clear = "none";
defparam \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_width = 8;
defparam \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_byte_enable_clear = "none";
defparam \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clear = "none";
defparam \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clock = "clock1";
defparam \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_width = 8;
defparam \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_last_address = 255;
defparam \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 160;
defparam \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 8;
defparam \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clear = "none";
defparam \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0 .ram_block_type = "M4K";
defparam \inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N20
cycloneii_lcell_comb \inst|VGA_V_PIXEL[7]~9 (
// Equation(s):
// \inst|VGA_V_PIXEL[7]~9_combout  = (\inst|VGA_V_COUNT [7] & ((GND) # (!\inst|VGA_V_PIXEL[6]~8 ))) # (!\inst|VGA_V_COUNT [7] & (\inst|VGA_V_PIXEL[6]~8  $ (GND)))
// \inst|VGA_V_PIXEL[7]~10  = CARRY((\inst|VGA_V_COUNT [7]) # (!\inst|VGA_V_PIXEL[6]~8 ))

	.dataa(vcc),
	.datab(\inst|VGA_V_COUNT [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|VGA_V_PIXEL[6]~8 ),
	.combout(\inst|VGA_V_PIXEL[7]~9_combout ),
	.cout(\inst|VGA_V_PIXEL[7]~10 ));
// synopsys translate_off
defparam \inst|VGA_V_PIXEL[7]~9 .lut_mask = 16'h3CCF;
defparam \inst|VGA_V_PIXEL[7]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N24
cycloneii_lcell_comb \inst|VGA_V_PIXEL[9]~13 (
// Equation(s):
// \inst|VGA_V_PIXEL[9]~13_combout  = (\inst|VGA_V_COUNT [9] & ((GND) # (!\inst|VGA_V_PIXEL[8]~12 ))) # (!\inst|VGA_V_COUNT [9] & (\inst|VGA_V_PIXEL[8]~12  $ (GND)))
// \inst|VGA_V_PIXEL[9]~14  = CARRY((\inst|VGA_V_COUNT [9]) # (!\inst|VGA_V_PIXEL[8]~12 ))

	.dataa(vcc),
	.datab(\inst|VGA_V_COUNT [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|VGA_V_PIXEL[8]~12 ),
	.combout(\inst|VGA_V_PIXEL[9]~13_combout ),
	.cout(\inst|VGA_V_PIXEL[9]~14 ));
// synopsys translate_off
defparam \inst|VGA_V_PIXEL[9]~13 .lut_mask = 16'h3CCF;
defparam \inst|VGA_V_PIXEL[9]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N26
cycloneii_lcell_comb \inst|VGA_V_PIXEL[10]~15 (
// Equation(s):
// \inst|VGA_V_PIXEL[10]~15_combout  = \inst|VGA_V_PIXEL[9]~14  $ (!\inst|VGA_V_COUNT [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|VGA_V_COUNT [10]),
	.cin(\inst|VGA_V_PIXEL[9]~14 ),
	.combout(\inst|VGA_V_PIXEL[10]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_V_PIXEL[10]~15 .lut_mask = 16'hF00F;
defparam \inst|VGA_V_PIXEL[10]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N2
cycloneii_lcell_comb \inst|Add8~0 (
// Equation(s):
// \inst|Add8~0_combout  = \inst|VGA_H_PIXEL [0] $ (VCC)
// \inst|Add8~1  = CARRY(\inst|VGA_H_PIXEL [0])

	.dataa(vcc),
	.datab(\inst|VGA_H_PIXEL [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add8~0_combout ),
	.cout(\inst|Add8~1 ));
// synopsys translate_off
defparam \inst|Add8~0 .lut_mask = 16'h33CC;
defparam \inst|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N6
cycloneii_lcell_comb \inst|Add8~4 (
// Equation(s):
// \inst|Add8~4_combout  = (\inst|VGA_H_PIXEL [2] & (\inst|Add8~3  $ (GND))) # (!\inst|VGA_H_PIXEL [2] & (!\inst|Add8~3  & VCC))
// \inst|Add8~5  = CARRY((\inst|VGA_H_PIXEL [2] & !\inst|Add8~3 ))

	.dataa(\inst|VGA_H_PIXEL [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add8~3 ),
	.combout(\inst|Add8~4_combout ),
	.cout(\inst|Add8~5 ));
// synopsys translate_off
defparam \inst|Add8~4 .lut_mask = 16'hA50A;
defparam \inst|Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N10
cycloneii_lcell_comb \inst|Add8~8 (
// Equation(s):
// \inst|Add8~8_combout  = (\inst|VGA_H_PIXEL [4] & (\inst|Add8~7  $ (GND))) # (!\inst|VGA_H_PIXEL [4] & (!\inst|Add8~7  & VCC))
// \inst|Add8~9  = CARRY((\inst|VGA_H_PIXEL [4] & !\inst|Add8~7 ))

	.dataa(\inst|VGA_H_PIXEL [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add8~7 ),
	.combout(\inst|Add8~8_combout ),
	.cout(\inst|Add8~9 ));
// synopsys translate_off
defparam \inst|Add8~8 .lut_mask = 16'hA50A;
defparam \inst|Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N16
cycloneii_lcell_comb \inst|Add8~14 (
// Equation(s):
// \inst|Add8~14_combout  = (\inst|VGA_H_PIXEL [7] & (!\inst|Add8~13 )) # (!\inst|VGA_H_PIXEL [7] & ((\inst|Add8~13 ) # (GND)))
// \inst|Add8~15  = CARRY((!\inst|Add8~13 ) # (!\inst|VGA_H_PIXEL [7]))

	.dataa(vcc),
	.datab(\inst|VGA_H_PIXEL [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add8~13 ),
	.combout(\inst|Add8~14_combout ),
	.cout(\inst|Add8~15 ));
// synopsys translate_off
defparam \inst|Add8~14 .lut_mask = 16'h3C3F;
defparam \inst|Add8~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N18
cycloneii_lcell_comb \inst|Add8~16 (
// Equation(s):
// \inst|Add8~16_combout  = (\inst|VGA_H_PIXEL [8] & (\inst|Add8~15  $ (GND))) # (!\inst|VGA_H_PIXEL [8] & (!\inst|Add8~15  & VCC))
// \inst|Add8~17  = CARRY((\inst|VGA_H_PIXEL [8] & !\inst|Add8~15 ))

	.dataa(vcc),
	.datab(\inst|VGA_H_PIXEL [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add8~15 ),
	.combout(\inst|Add8~16_combout ),
	.cout(\inst|Add8~17 ));
// synopsys translate_off
defparam \inst|Add8~16 .lut_mask = 16'hC30C;
defparam \inst|Add8~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N20
cycloneii_lcell_comb \inst|Add8~18 (
// Equation(s):
// \inst|Add8~18_combout  = (\inst|VGA_H_PIXEL [9] & (!\inst|Add8~17 )) # (!\inst|VGA_H_PIXEL [9] & ((\inst|Add8~17 ) # (GND)))
// \inst|Add8~19  = CARRY((!\inst|Add8~17 ) # (!\inst|VGA_H_PIXEL [9]))

	.dataa(vcc),
	.datab(\inst|VGA_H_PIXEL [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add8~17 ),
	.combout(\inst|Add8~18_combout ),
	.cout(\inst|Add8~19 ));
// synopsys translate_off
defparam \inst|Add8~18 .lut_mask = 16'h3C3F;
defparam \inst|Add8~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N22
cycloneii_lcell_comb \inst|Add8~20 (
// Equation(s):
// \inst|Add8~20_combout  = \inst|VGA_H_PIXEL [10] $ (!\inst|Add8~19 )

	.dataa(\inst|VGA_H_PIXEL [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add8~19 ),
	.combout(\inst|Add8~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~20 .lut_mask = 16'hA5A5;
defparam \inst|Add8~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X56_Y18_N1
cycloneii_lcell_ff \inst8|temp_y2[2] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst8|temp_y2[2]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|temp_y2 [2]));

// Location: LCCOMB_X48_Y8_N0
cycloneii_lcell_comb \inst7|Add0~0 (
// Equation(s):
// \inst7|Add0~0_combout  = (\inst7|write_addr [0] & (\inst7|write_addr~2_combout  $ (GND))) # (!\inst7|write_addr [0] & (!\inst7|write_addr~2_combout  & VCC))
// \inst7|Add0~1  = CARRY((\inst7|write_addr [0] & !\inst7|write_addr~2_combout ))

	.dataa(\inst7|write_addr [0]),
	.datab(\inst7|write_addr~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|Add0~0_combout ),
	.cout(\inst7|Add0~1 ));
// synopsys translate_off
defparam \inst7|Add0~0 .lut_mask = 16'h9922;
defparam \inst7|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y13_N31
cycloneii_lcell_ff \inst5|temp_y[6] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst5|Mux2~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|temp_y [6]));

// Location: LCCOMB_X57_Y13_N2
cycloneii_lcell_comb \inst5|Add9~0 (
// Equation(s):
// \inst5|Add9~0_combout  = \inst5|temp_y [2] $ (VCC)
// \inst5|Add9~1  = CARRY(\inst5|temp_y [2])

	.dataa(vcc),
	.datab(\inst5|temp_y [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|Add9~0_combout ),
	.cout(\inst5|Add9~1 ));
// synopsys translate_off
defparam \inst5|Add9~0 .lut_mask = 16'h33CC;
defparam \inst5|Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y13_N4
cycloneii_lcell_comb \inst5|Add9~2 (
// Equation(s):
// \inst5|Add9~2_combout  = (\inst5|temp_y [3] & (\inst5|Add9~1  & VCC)) # (!\inst5|temp_y [3] & (!\inst5|Add9~1 ))
// \inst5|Add9~3  = CARRY((!\inst5|temp_y [3] & !\inst5|Add9~1 ))

	.dataa(vcc),
	.datab(\inst5|temp_y [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add9~1 ),
	.combout(\inst5|Add9~2_combout ),
	.cout(\inst5|Add9~3 ));
// synopsys translate_off
defparam \inst5|Add9~2 .lut_mask = 16'hC303;
defparam \inst5|Add9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y13_N6
cycloneii_lcell_comb \inst5|Add9~4 (
// Equation(s):
// \inst5|Add9~4_combout  = (\inst5|temp_y [4] & ((GND) # (!\inst5|Add9~3 ))) # (!\inst5|temp_y [4] & (\inst5|Add9~3  $ (GND)))
// \inst5|Add9~5  = CARRY((\inst5|temp_y [4]) # (!\inst5|Add9~3 ))

	.dataa(\inst5|temp_y [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add9~3 ),
	.combout(\inst5|Add9~4_combout ),
	.cout(\inst5|Add9~5 ));
// synopsys translate_off
defparam \inst5|Add9~4 .lut_mask = 16'h5AAF;
defparam \inst5|Add9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y13_N8
cycloneii_lcell_comb \inst5|Add9~6 (
// Equation(s):
// \inst5|Add9~6_combout  = (\inst5|temp_y [5] & (!\inst5|Add9~5 )) # (!\inst5|temp_y [5] & ((\inst5|Add9~5 ) # (GND)))
// \inst5|Add9~7  = CARRY((!\inst5|Add9~5 ) # (!\inst5|temp_y [5]))

	.dataa(\inst5|temp_y [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add9~5 ),
	.combout(\inst5|Add9~6_combout ),
	.cout(\inst5|Add9~7 ));
// synopsys translate_off
defparam \inst5|Add9~6 .lut_mask = 16'h5A5F;
defparam \inst5|Add9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y13_N10
cycloneii_lcell_comb \inst5|Add9~8 (
// Equation(s):
// \inst5|Add9~8_combout  = (\inst5|temp_y [6] & (\inst5|Add9~7  $ (GND))) # (!\inst5|temp_y [6] & (!\inst5|Add9~7  & VCC))
// \inst5|Add9~9  = CARRY((\inst5|temp_y [6] & !\inst5|Add9~7 ))

	.dataa(\inst5|temp_y [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add9~7 ),
	.combout(\inst5|Add9~8_combout ),
	.cout(\inst5|Add9~9 ));
// synopsys translate_off
defparam \inst5|Add9~8 .lut_mask = 16'hA50A;
defparam \inst5|Add9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y13_N14
cycloneii_lcell_comb \inst5|Add1~12 (
// Equation(s):
// \inst5|Add1~12_combout  = \inst5|temp_y [2] $ (VCC)
// \inst5|Add1~13  = CARRY(\inst5|temp_y [2])

	.dataa(vcc),
	.datab(\inst5|temp_y [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|Add1~12_combout ),
	.cout(\inst5|Add1~13 ));
// synopsys translate_off
defparam \inst5|Add1~12 .lut_mask = 16'h33CC;
defparam \inst5|Add1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y13_N16
cycloneii_lcell_comb \inst5|Add1~14 (
// Equation(s):
// \inst5|Add1~14_combout  = (\inst5|temp_y [3] & (\inst5|Add1~13  & VCC)) # (!\inst5|temp_y [3] & (!\inst5|Add1~13 ))
// \inst5|Add1~15  = CARRY((!\inst5|temp_y [3] & !\inst5|Add1~13 ))

	.dataa(vcc),
	.datab(\inst5|temp_y [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add1~13 ),
	.combout(\inst5|Add1~14_combout ),
	.cout(\inst5|Add1~15 ));
// synopsys translate_off
defparam \inst5|Add1~14 .lut_mask = 16'hC303;
defparam \inst5|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y13_N18
cycloneii_lcell_comb \inst5|Add1~16 (
// Equation(s):
// \inst5|Add1~16_combout  = (\inst5|temp_y [4] & ((GND) # (!\inst5|Add1~15 ))) # (!\inst5|temp_y [4] & (\inst5|Add1~15  $ (GND)))
// \inst5|Add1~17  = CARRY((\inst5|temp_y [4]) # (!\inst5|Add1~15 ))

	.dataa(\inst5|temp_y [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add1~15 ),
	.combout(\inst5|Add1~16_combout ),
	.cout(\inst5|Add1~17 ));
// synopsys translate_off
defparam \inst5|Add1~16 .lut_mask = 16'h5AAF;
defparam \inst5|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y13_N20
cycloneii_lcell_comb \inst5|Add1~18 (
// Equation(s):
// \inst5|Add1~18_combout  = (\inst5|temp_y [5] & (\inst5|Add1~17  & VCC)) # (!\inst5|temp_y [5] & (!\inst5|Add1~17 ))
// \inst5|Add1~19  = CARRY((!\inst5|temp_y [5] & !\inst5|Add1~17 ))

	.dataa(\inst5|temp_y [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add1~17 ),
	.combout(\inst5|Add1~18_combout ),
	.cout(\inst5|Add1~19 ));
// synopsys translate_off
defparam \inst5|Add1~18 .lut_mask = 16'hA505;
defparam \inst5|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y13_N22
cycloneii_lcell_comb \inst5|Add1~20 (
// Equation(s):
// \inst5|Add1~20_combout  = (\inst5|temp_y [6] & (\inst5|Add1~19  $ (GND))) # (!\inst5|temp_y [6] & (!\inst5|Add1~19  & VCC))
// \inst5|Add1~21  = CARRY((\inst5|temp_y [6] & !\inst5|Add1~19 ))

	.dataa(\inst5|temp_y [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add1~19 ),
	.combout(\inst5|Add1~20_combout ),
	.cout(\inst5|Add1~21 ));
// synopsys translate_off
defparam \inst5|Add1~20 .lut_mask = 16'hA50A;
defparam \inst5|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y13_N24
cycloneii_lcell_comb \inst5|Add1~22 (
// Equation(s):
// \inst5|Add1~22_combout  = \inst5|temp_y [7] $ (!\inst5|Add1~21 )

	.dataa(\inst5|temp_y [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add1~21 ),
	.combout(\inst5|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add1~22 .lut_mask = 16'hA5A5;
defparam \inst5|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y13_N4
cycloneii_lcell_comb \inst5|Add3~0 (
// Equation(s):
// \inst5|Add3~0_combout  = \inst5|temp_y [2] $ (VCC)
// \inst5|Add3~1  = CARRY(\inst5|temp_y [2])

	.dataa(\inst5|temp_y [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|Add3~0_combout ),
	.cout(\inst5|Add3~1 ));
// synopsys translate_off
defparam \inst5|Add3~0 .lut_mask = 16'h55AA;
defparam \inst5|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y13_N6
cycloneii_lcell_comb \inst5|Add3~2 (
// Equation(s):
// \inst5|Add3~2_combout  = (\inst5|temp_y [3] & (\inst5|Add3~1  & VCC)) # (!\inst5|temp_y [3] & (!\inst5|Add3~1 ))
// \inst5|Add3~3  = CARRY((!\inst5|temp_y [3] & !\inst5|Add3~1 ))

	.dataa(vcc),
	.datab(\inst5|temp_y [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add3~1 ),
	.combout(\inst5|Add3~2_combout ),
	.cout(\inst5|Add3~3 ));
// synopsys translate_off
defparam \inst5|Add3~2 .lut_mask = 16'hC303;
defparam \inst5|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y13_N8
cycloneii_lcell_comb \inst5|Add3~4 (
// Equation(s):
// \inst5|Add3~4_combout  = (\inst5|temp_y [4] & ((GND) # (!\inst5|Add3~3 ))) # (!\inst5|temp_y [4] & (\inst5|Add3~3  $ (GND)))
// \inst5|Add3~5  = CARRY((\inst5|temp_y [4]) # (!\inst5|Add3~3 ))

	.dataa(\inst5|temp_y [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add3~3 ),
	.combout(\inst5|Add3~4_combout ),
	.cout(\inst5|Add3~5 ));
// synopsys translate_off
defparam \inst5|Add3~4 .lut_mask = 16'h5AAF;
defparam \inst5|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y13_N10
cycloneii_lcell_comb \inst5|Add3~6 (
// Equation(s):
// \inst5|Add3~6_combout  = (\inst5|temp_y [5] & (\inst5|Add3~5  & VCC)) # (!\inst5|temp_y [5] & (!\inst5|Add3~5 ))
// \inst5|Add3~7  = CARRY((!\inst5|temp_y [5] & !\inst5|Add3~5 ))

	.dataa(vcc),
	.datab(\inst5|temp_y [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add3~5 ),
	.combout(\inst5|Add3~6_combout ),
	.cout(\inst5|Add3~7 ));
// synopsys translate_off
defparam \inst5|Add3~6 .lut_mask = 16'hC303;
defparam \inst5|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y13_N0
cycloneii_lcell_comb \inst5|Add11~0 (
// Equation(s):
// \inst5|Add11~0_combout  = \inst5|temp_y [2] $ (VCC)
// \inst5|Add11~1  = CARRY(\inst5|temp_y [2])

	.dataa(vcc),
	.datab(\inst5|temp_y [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|Add11~0_combout ),
	.cout(\inst5|Add11~1 ));
// synopsys translate_off
defparam \inst5|Add11~0 .lut_mask = 16'h33CC;
defparam \inst5|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y13_N2
cycloneii_lcell_comb \inst5|Add11~2 (
// Equation(s):
// \inst5|Add11~2_combout  = (\inst5|temp_y [3] & (\inst5|Add11~1  & VCC)) # (!\inst5|temp_y [3] & (!\inst5|Add11~1 ))
// \inst5|Add11~3  = CARRY((!\inst5|temp_y [3] & !\inst5|Add11~1 ))

	.dataa(\inst5|temp_y [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add11~1 ),
	.combout(\inst5|Add11~2_combout ),
	.cout(\inst5|Add11~3 ));
// synopsys translate_off
defparam \inst5|Add11~2 .lut_mask = 16'hA505;
defparam \inst5|Add11~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y13_N4
cycloneii_lcell_comb \inst5|Add11~4 (
// Equation(s):
// \inst5|Add11~4_combout  = (\inst5|temp_y [4] & (\inst5|Add11~3  $ (GND))) # (!\inst5|temp_y [4] & (!\inst5|Add11~3  & VCC))
// \inst5|Add11~5  = CARRY((\inst5|temp_y [4] & !\inst5|Add11~3 ))

	.dataa(vcc),
	.datab(\inst5|temp_y [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add11~3 ),
	.combout(\inst5|Add11~4_combout ),
	.cout(\inst5|Add11~5 ));
// synopsys translate_off
defparam \inst5|Add11~4 .lut_mask = 16'hC30C;
defparam \inst5|Add11~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y13_N6
cycloneii_lcell_comb \inst5|Add11~6 (
// Equation(s):
// \inst5|Add11~6_combout  = (\inst5|temp_y [5] & (\inst5|Add11~5  & VCC)) # (!\inst5|temp_y [5] & (!\inst5|Add11~5 ))
// \inst5|Add11~7  = CARRY((!\inst5|temp_y [5] & !\inst5|Add11~5 ))

	.dataa(vcc),
	.datab(\inst5|temp_y [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add11~5 ),
	.combout(\inst5|Add11~6_combout ),
	.cout(\inst5|Add11~7 ));
// synopsys translate_off
defparam \inst5|Add11~6 .lut_mask = 16'hC303;
defparam \inst5|Add11~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y13_N8
cycloneii_lcell_comb \inst5|Add11~8 (
// Equation(s):
// \inst5|Add11~8_combout  = (\inst5|temp_y [6] & (\inst5|Add11~7  $ (GND))) # (!\inst5|temp_y [6] & (!\inst5|Add11~7  & VCC))
// \inst5|Add11~9  = CARRY((\inst5|temp_y [6] & !\inst5|Add11~7 ))

	.dataa(\inst5|temp_y [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add11~7 ),
	.combout(\inst5|Add11~8_combout ),
	.cout(\inst5|Add11~9 ));
// synopsys translate_off
defparam \inst5|Add11~8 .lut_mask = 16'hA50A;
defparam \inst5|Add11~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y13_N10
cycloneii_lcell_comb \inst5|Add11~10 (
// Equation(s):
// \inst5|Add11~10_combout  = \inst5|Add11~9  $ (\inst5|temp_y [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst5|temp_y [7]),
	.cin(\inst5|Add11~9 ),
	.combout(\inst5|Add11~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add11~10 .lut_mask = 16'h0FF0;
defparam \inst5|Add11~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y13_N16
cycloneii_lcell_comb \inst5|Add7~0 (
// Equation(s):
// \inst5|Add7~0_combout  = \inst5|temp_y [2] $ (VCC)
// \inst5|Add7~1  = CARRY(\inst5|temp_y [2])

	.dataa(vcc),
	.datab(\inst5|temp_y [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|Add7~0_combout ),
	.cout(\inst5|Add7~1 ));
// synopsys translate_off
defparam \inst5|Add7~0 .lut_mask = 16'h33CC;
defparam \inst5|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y13_N18
cycloneii_lcell_comb \inst5|Add7~2 (
// Equation(s):
// \inst5|Add7~2_combout  = (\inst5|temp_y [3] & (\inst5|Add7~1  & VCC)) # (!\inst5|temp_y [3] & (!\inst5|Add7~1 ))
// \inst5|Add7~3  = CARRY((!\inst5|temp_y [3] & !\inst5|Add7~1 ))

	.dataa(\inst5|temp_y [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add7~1 ),
	.combout(\inst5|Add7~2_combout ),
	.cout(\inst5|Add7~3 ));
// synopsys translate_off
defparam \inst5|Add7~2 .lut_mask = 16'hA505;
defparam \inst5|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y13_N20
cycloneii_lcell_comb \inst5|Add7~4 (
// Equation(s):
// \inst5|Add7~4_combout  = (\inst5|temp_y [4] & ((GND) # (!\inst5|Add7~3 ))) # (!\inst5|temp_y [4] & (\inst5|Add7~3  $ (GND)))
// \inst5|Add7~5  = CARRY((\inst5|temp_y [4]) # (!\inst5|Add7~3 ))

	.dataa(vcc),
	.datab(\inst5|temp_y [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add7~3 ),
	.combout(\inst5|Add7~4_combout ),
	.cout(\inst5|Add7~5 ));
// synopsys translate_off
defparam \inst5|Add7~4 .lut_mask = 16'h3CCF;
defparam \inst5|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y13_N22
cycloneii_lcell_comb \inst5|Add7~6 (
// Equation(s):
// \inst5|Add7~6_combout  = (\inst5|temp_y [5] & (\inst5|Add7~5  & VCC)) # (!\inst5|temp_y [5] & (!\inst5|Add7~5 ))
// \inst5|Add7~7  = CARRY((!\inst5|temp_y [5] & !\inst5|Add7~5 ))

	.dataa(vcc),
	.datab(\inst5|temp_y [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add7~5 ),
	.combout(\inst5|Add7~6_combout ),
	.cout(\inst5|Add7~7 ));
// synopsys translate_off
defparam \inst5|Add7~6 .lut_mask = 16'hC303;
defparam \inst5|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y13_N16
cycloneii_lcell_comb \inst5|Add13~0 (
// Equation(s):
// \inst5|Add13~0_combout  = \inst5|temp_y [2] $ (VCC)
// \inst5|Add13~1  = CARRY(\inst5|temp_y [2])

	.dataa(\inst5|temp_y [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|Add13~0_combout ),
	.cout(\inst5|Add13~1 ));
// synopsys translate_off
defparam \inst5|Add13~0 .lut_mask = 16'h55AA;
defparam \inst5|Add13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y13_N18
cycloneii_lcell_comb \inst5|Add13~2 (
// Equation(s):
// \inst5|Add13~2_combout  = (\inst5|temp_y [3] & (!\inst5|Add13~1 )) # (!\inst5|temp_y [3] & ((\inst5|Add13~1 ) # (GND)))
// \inst5|Add13~3  = CARRY((!\inst5|Add13~1 ) # (!\inst5|temp_y [3]))

	.dataa(vcc),
	.datab(\inst5|temp_y [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add13~1 ),
	.combout(\inst5|Add13~2_combout ),
	.cout(\inst5|Add13~3 ));
// synopsys translate_off
defparam \inst5|Add13~2 .lut_mask = 16'h3C3F;
defparam \inst5|Add13~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y13_N20
cycloneii_lcell_comb \inst5|Add13~4 (
// Equation(s):
// \inst5|Add13~4_combout  = (\inst5|temp_y [4] & ((GND) # (!\inst5|Add13~3 ))) # (!\inst5|temp_y [4] & (\inst5|Add13~3  $ (GND)))
// \inst5|Add13~5  = CARRY((\inst5|temp_y [4]) # (!\inst5|Add13~3 ))

	.dataa(\inst5|temp_y [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add13~3 ),
	.combout(\inst5|Add13~4_combout ),
	.cout(\inst5|Add13~5 ));
// synopsys translate_off
defparam \inst5|Add13~4 .lut_mask = 16'h5AAF;
defparam \inst5|Add13~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y13_N22
cycloneii_lcell_comb \inst5|Add13~6 (
// Equation(s):
// \inst5|Add13~6_combout  = (\inst5|temp_y [5] & (\inst5|Add13~5  & VCC)) # (!\inst5|temp_y [5] & (!\inst5|Add13~5 ))
// \inst5|Add13~7  = CARRY((!\inst5|temp_y [5] & !\inst5|Add13~5 ))

	.dataa(vcc),
	.datab(\inst5|temp_y [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add13~5 ),
	.combout(\inst5|Add13~6_combout ),
	.cout(\inst5|Add13~7 ));
// synopsys translate_off
defparam \inst5|Add13~6 .lut_mask = 16'hC303;
defparam \inst5|Add13~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N20
cycloneii_lcell_comb \inst8|Add3~2 (
// Equation(s):
// \inst8|Add3~2_combout  = (\inst8|temp_y [3] & (\inst8|Add3~1  & VCC)) # (!\inst8|temp_y [3] & (!\inst8|Add3~1 ))
// \inst8|Add3~3  = CARRY((!\inst8|temp_y [3] & !\inst8|Add3~1 ))

	.dataa(\inst8|temp_y [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst8|Add3~1 ),
	.combout(\inst8|Add3~2_combout ),
	.cout(\inst8|Add3~3 ));
// synopsys translate_off
defparam \inst8|Add3~2 .lut_mask = 16'hA505;
defparam \inst8|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N22
cycloneii_lcell_comb \inst8|Add3~4 (
// Equation(s):
// \inst8|Add3~4_combout  = (\inst8|temp_y [4] & ((GND) # (!\inst8|Add3~3 ))) # (!\inst8|temp_y [4] & (\inst8|Add3~3  $ (GND)))
// \inst8|Add3~5  = CARRY((\inst8|temp_y [4]) # (!\inst8|Add3~3 ))

	.dataa(vcc),
	.datab(\inst8|temp_y [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst8|Add3~3 ),
	.combout(\inst8|Add3~4_combout ),
	.cout(\inst8|Add3~5 ));
// synopsys translate_off
defparam \inst8|Add3~4 .lut_mask = 16'h3CCF;
defparam \inst8|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N24
cycloneii_lcell_comb \inst8|Add3~6 (
// Equation(s):
// \inst8|Add3~6_combout  = (\inst8|temp_y [5] & (\inst8|Add3~5  & VCC)) # (!\inst8|temp_y [5] & (!\inst8|Add3~5 ))
// \inst8|Add3~7  = CARRY((!\inst8|temp_y [5] & !\inst8|Add3~5 ))

	.dataa(vcc),
	.datab(\inst8|temp_y [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst8|Add3~5 ),
	.combout(\inst8|Add3~6_combout ),
	.cout(\inst8|Add3~7 ));
// synopsys translate_off
defparam \inst8|Add3~6 .lut_mask = 16'hC303;
defparam \inst8|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N12
cycloneii_lcell_comb \inst8|Add11~0 (
// Equation(s):
// \inst8|Add11~0_combout  = \inst8|temp_y [2] $ (VCC)
// \inst8|Add11~1  = CARRY(\inst8|temp_y [2])

	.dataa(vcc),
	.datab(\inst8|temp_y [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst8|Add11~0_combout ),
	.cout(\inst8|Add11~1 ));
// synopsys translate_off
defparam \inst8|Add11~0 .lut_mask = 16'h33CC;
defparam \inst8|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N16
cycloneii_lcell_comb \inst8|Add11~4 (
// Equation(s):
// \inst8|Add11~4_combout  = (\inst8|temp_y [4] & (\inst8|Add11~3  $ (GND))) # (!\inst8|temp_y [4] & (!\inst8|Add11~3  & VCC))
// \inst8|Add11~5  = CARRY((\inst8|temp_y [4] & !\inst8|Add11~3 ))

	.dataa(\inst8|temp_y [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst8|Add11~3 ),
	.combout(\inst8|Add11~4_combout ),
	.cout(\inst8|Add11~5 ));
// synopsys translate_off
defparam \inst8|Add11~4 .lut_mask = 16'hA50A;
defparam \inst8|Add11~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N18
cycloneii_lcell_comb \inst8|Add11~6 (
// Equation(s):
// \inst8|Add11~6_combout  = (\inst8|temp_y [5] & (\inst8|Add11~5  & VCC)) # (!\inst8|temp_y [5] & (!\inst8|Add11~5 ))
// \inst8|Add11~7  = CARRY((!\inst8|temp_y [5] & !\inst8|Add11~5 ))

	.dataa(vcc),
	.datab(\inst8|temp_y [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst8|Add11~5 ),
	.combout(\inst8|Add11~6_combout ),
	.cout(\inst8|Add11~7 ));
// synopsys translate_off
defparam \inst8|Add11~6 .lut_mask = 16'hC303;
defparam \inst8|Add11~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N0
cycloneii_lcell_comb \inst8|Add7~0 (
// Equation(s):
// \inst8|Add7~0_combout  = \inst8|temp_y [2] $ (VCC)
// \inst8|Add7~1  = CARRY(\inst8|temp_y [2])

	.dataa(vcc),
	.datab(\inst8|temp_y [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst8|Add7~0_combout ),
	.cout(\inst8|Add7~1 ));
// synopsys translate_off
defparam \inst8|Add7~0 .lut_mask = 16'h33CC;
defparam \inst8|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N4
cycloneii_lcell_comb \inst8|Add7~4 (
// Equation(s):
// \inst8|Add7~4_combout  = (\inst8|temp_y [4] & ((GND) # (!\inst8|Add7~3 ))) # (!\inst8|temp_y [4] & (\inst8|Add7~3  $ (GND)))
// \inst8|Add7~5  = CARRY((\inst8|temp_y [4]) # (!\inst8|Add7~3 ))

	.dataa(\inst8|temp_y [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst8|Add7~3 ),
	.combout(\inst8|Add7~4_combout ),
	.cout(\inst8|Add7~5 ));
// synopsys translate_off
defparam \inst8|Add7~4 .lut_mask = 16'h5AAF;
defparam \inst8|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N6
cycloneii_lcell_comb \inst8|Add7~6 (
// Equation(s):
// \inst8|Add7~6_combout  = (\inst8|temp_y [5] & (\inst8|Add7~5  & VCC)) # (!\inst8|temp_y [5] & (!\inst8|Add7~5 ))
// \inst8|Add7~7  = CARRY((!\inst8|temp_y [5] & !\inst8|Add7~5 ))

	.dataa(vcc),
	.datab(\inst8|temp_y [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst8|Add7~5 ),
	.combout(\inst8|Add7~6_combout ),
	.cout(\inst8|Add7~7 ));
// synopsys translate_off
defparam \inst8|Add7~6 .lut_mask = 16'hC303;
defparam \inst8|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N8
cycloneii_lcell_comb \inst8|Add7~8 (
// Equation(s):
// \inst8|Add7~8_combout  = (\inst8|temp_y [6] & ((GND) # (!\inst8|Add7~7 ))) # (!\inst8|temp_y [6] & (\inst8|Add7~7  $ (GND)))
// \inst8|Add7~9  = CARRY((\inst8|temp_y [6]) # (!\inst8|Add7~7 ))

	.dataa(vcc),
	.datab(\inst8|temp_y [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst8|Add7~7 ),
	.combout(\inst8|Add7~8_combout ),
	.cout(\inst8|Add7~9 ));
// synopsys translate_off
defparam \inst8|Add7~8 .lut_mask = 16'h3CCF;
defparam \inst8|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N10
cycloneii_lcell_comb \inst8|Add7~10 (
// Equation(s):
// \inst8|Add7~10_combout  = \inst8|Add7~9  $ (!\inst8|temp_y [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|temp_y [7]),
	.cin(\inst8|Add7~9 ),
	.combout(\inst8|Add7~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Add7~10 .lut_mask = 16'hF00F;
defparam \inst8|Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N4
cycloneii_lcell_comb \inst8|Add13~2 (
// Equation(s):
// \inst8|Add13~2_combout  = (\inst8|temp_y [3] & (!\inst8|Add13~1 )) # (!\inst8|temp_y [3] & ((\inst8|Add13~1 ) # (GND)))
// \inst8|Add13~3  = CARRY((!\inst8|Add13~1 ) # (!\inst8|temp_y [3]))

	.dataa(\inst8|temp_y [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst8|Add13~1 ),
	.combout(\inst8|Add13~2_combout ),
	.cout(\inst8|Add13~3 ));
// synopsys translate_off
defparam \inst8|Add13~2 .lut_mask = 16'h5A5F;
defparam \inst8|Add13~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N6
cycloneii_lcell_comb \inst8|Add13~4 (
// Equation(s):
// \inst8|Add13~4_combout  = (\inst8|temp_y [4] & ((GND) # (!\inst8|Add13~3 ))) # (!\inst8|temp_y [4] & (\inst8|Add13~3  $ (GND)))
// \inst8|Add13~5  = CARRY((\inst8|temp_y [4]) # (!\inst8|Add13~3 ))

	.dataa(vcc),
	.datab(\inst8|temp_y [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst8|Add13~3 ),
	.combout(\inst8|Add13~4_combout ),
	.cout(\inst8|Add13~5 ));
// synopsys translate_off
defparam \inst8|Add13~4 .lut_mask = 16'h3CCF;
defparam \inst8|Add13~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N8
cycloneii_lcell_comb \inst8|Add13~6 (
// Equation(s):
// \inst8|Add13~6_combout  = (\inst8|temp_y [5] & (\inst8|Add13~5  & VCC)) # (!\inst8|temp_y [5] & (!\inst8|Add13~5 ))
// \inst8|Add13~7  = CARRY((!\inst8|temp_y [5] & !\inst8|Add13~5 ))

	.dataa(vcc),
	.datab(\inst8|temp_y [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst8|Add13~5 ),
	.combout(\inst8|Add13~6_combout ),
	.cout(\inst8|Add13~7 ));
// synopsys translate_off
defparam \inst8|Add13~6 .lut_mask = 16'hC303;
defparam \inst8|Add13~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N10
cycloneii_lcell_comb \inst8|Add13~8 (
// Equation(s):
// \inst8|Add13~8_combout  = (\inst8|temp_y [6] & (\inst8|Add13~7  $ (GND))) # (!\inst8|temp_y [6] & (!\inst8|Add13~7  & VCC))
// \inst8|Add13~9  = CARRY((\inst8|temp_y [6] & !\inst8|Add13~7 ))

	.dataa(\inst8|temp_y [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst8|Add13~7 ),
	.combout(\inst8|Add13~8_combout ),
	.cout(\inst8|Add13~9 ));
// synopsys translate_off
defparam \inst8|Add13~8 .lut_mask = 16'hA50A;
defparam \inst8|Add13~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N12
cycloneii_lcell_comb \inst8|Add13~10 (
// Equation(s):
// \inst8|Add13~10_combout  = \inst8|Add13~9  $ (\inst8|temp_y [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|temp_y [7]),
	.cin(\inst8|Add13~9 ),
	.combout(\inst8|Add13~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Add13~10 .lut_mask = 16'h0FF0;
defparam \inst8|Add13~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N20
cycloneii_lcell_comb \inst8|Add9~0 (
// Equation(s):
// \inst8|Add9~0_combout  = \inst8|temp_y [2] $ (VCC)
// \inst8|Add9~1  = CARRY(\inst8|temp_y [2])

	.dataa(vcc),
	.datab(\inst8|temp_y [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst8|Add9~0_combout ),
	.cout(\inst8|Add9~1 ));
// synopsys translate_off
defparam \inst8|Add9~0 .lut_mask = 16'h33CC;
defparam \inst8|Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N24
cycloneii_lcell_comb \inst8|Add9~4 (
// Equation(s):
// \inst8|Add9~4_combout  = (\inst8|temp_y [4] & ((GND) # (!\inst8|Add9~3 ))) # (!\inst8|temp_y [4] & (\inst8|Add9~3  $ (GND)))
// \inst8|Add9~5  = CARRY((\inst8|temp_y [4]) # (!\inst8|Add9~3 ))

	.dataa(\inst8|temp_y [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst8|Add9~3 ),
	.combout(\inst8|Add9~4_combout ),
	.cout(\inst8|Add9~5 ));
// synopsys translate_off
defparam \inst8|Add9~4 .lut_mask = 16'h5AAF;
defparam \inst8|Add9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N26
cycloneii_lcell_comb \inst8|Add9~6 (
// Equation(s):
// \inst8|Add9~6_combout  = (\inst8|temp_y [5] & (!\inst8|Add9~5 )) # (!\inst8|temp_y [5] & ((\inst8|Add9~5 ) # (GND)))
// \inst8|Add9~7  = CARRY((!\inst8|Add9~5 ) # (!\inst8|temp_y [5]))

	.dataa(\inst8|temp_y [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst8|Add9~5 ),
	.combout(\inst8|Add9~6_combout ),
	.cout(\inst8|Add9~7 ));
// synopsys translate_off
defparam \inst8|Add9~6 .lut_mask = 16'h5A5F;
defparam \inst8|Add9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N28
cycloneii_lcell_comb \inst8|Add9~8 (
// Equation(s):
// \inst8|Add9~8_combout  = (\inst8|temp_y [6] & (\inst8|Add9~7  $ (GND))) # (!\inst8|temp_y [6] & (!\inst8|Add9~7  & VCC))
// \inst8|Add9~9  = CARRY((\inst8|temp_y [6] & !\inst8|Add9~7 ))

	.dataa(\inst8|temp_y [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst8|Add9~7 ),
	.combout(\inst8|Add9~8_combout ),
	.cout(\inst8|Add9~9 ));
// synopsys translate_off
defparam \inst8|Add9~8 .lut_mask = 16'hA50A;
defparam \inst8|Add9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N30
cycloneii_lcell_comb \inst8|Add9~10 (
// Equation(s):
// \inst8|Add9~10_combout  = \inst8|Add9~9  $ (\inst8|temp_y [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|temp_y [7]),
	.cin(\inst8|Add9~9 ),
	.combout(\inst8|Add9~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Add9~10 .lut_mask = 16'h0FF0;
defparam \inst8|Add9~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N6
cycloneii_lcell_comb \inst8|Add1~0 (
// Equation(s):
// \inst8|Add1~0_combout  = \inst8|temp_y [2] $ (VCC)
// \inst8|Add1~1  = CARRY(\inst8|temp_y [2])

	.dataa(vcc),
	.datab(\inst8|temp_y [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst8|Add1~0_combout ),
	.cout(\inst8|Add1~1 ));
// synopsys translate_off
defparam \inst8|Add1~0 .lut_mask = 16'h33CC;
defparam \inst8|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N8
cycloneii_lcell_comb \inst8|Add1~2 (
// Equation(s):
// \inst8|Add1~2_combout  = (\inst8|temp_y [3] & (\inst8|Add1~1  & VCC)) # (!\inst8|temp_y [3] & (!\inst8|Add1~1 ))
// \inst8|Add1~3  = CARRY((!\inst8|temp_y [3] & !\inst8|Add1~1 ))

	.dataa(vcc),
	.datab(\inst8|temp_y [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst8|Add1~1 ),
	.combout(\inst8|Add1~2_combout ),
	.cout(\inst8|Add1~3 ));
// synopsys translate_off
defparam \inst8|Add1~2 .lut_mask = 16'hC303;
defparam \inst8|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N10
cycloneii_lcell_comb \inst8|Add1~4 (
// Equation(s):
// \inst8|Add1~4_combout  = (\inst8|temp_y [4] & ((GND) # (!\inst8|Add1~3 ))) # (!\inst8|temp_y [4] & (\inst8|Add1~3  $ (GND)))
// \inst8|Add1~5  = CARRY((\inst8|temp_y [4]) # (!\inst8|Add1~3 ))

	.dataa(\inst8|temp_y [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst8|Add1~3 ),
	.combout(\inst8|Add1~4_combout ),
	.cout(\inst8|Add1~5 ));
// synopsys translate_off
defparam \inst8|Add1~4 .lut_mask = 16'h5AAF;
defparam \inst8|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N12
cycloneii_lcell_comb \inst8|Add1~6 (
// Equation(s):
// \inst8|Add1~6_combout  = (\inst8|temp_y [5] & (\inst8|Add1~5  & VCC)) # (!\inst8|temp_y [5] & (!\inst8|Add1~5 ))
// \inst8|Add1~7  = CARRY((!\inst8|temp_y [5] & !\inst8|Add1~5 ))

	.dataa(\inst8|temp_y [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst8|Add1~5 ),
	.combout(\inst8|Add1~6_combout ),
	.cout(\inst8|Add1~7 ));
// synopsys translate_off
defparam \inst8|Add1~6 .lut_mask = 16'hA505;
defparam \inst8|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N14
cycloneii_lcell_comb \inst8|Add1~8 (
// Equation(s):
// \inst8|Add1~8_combout  = (\inst8|temp_y [6] & (\inst8|Add1~7  $ (GND))) # (!\inst8|temp_y [6] & (!\inst8|Add1~7  & VCC))
// \inst8|Add1~9  = CARRY((\inst8|temp_y [6] & !\inst8|Add1~7 ))

	.dataa(\inst8|temp_y [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst8|Add1~7 ),
	.combout(\inst8|Add1~8_combout ),
	.cout(\inst8|Add1~9 ));
// synopsys translate_off
defparam \inst8|Add1~8 .lut_mask = 16'hA50A;
defparam \inst8|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N16
cycloneii_lcell_comb \inst8|Add1~10 (
// Equation(s):
// \inst8|Add1~10_combout  = \inst8|Add1~9  $ (!\inst8|temp_y [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|temp_y [7]),
	.cin(\inst8|Add1~9 ),
	.combout(\inst8|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Add1~10 .lut_mask = 16'hF00F;
defparam \inst8|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N0
cycloneii_lcell_comb \inst8|temp_y2[2]~6 (
// Equation(s):
// \inst8|temp_y2[2]~6_combout  = (\SW~combout [14] & (\inst8|Add1~23_combout  $ (VCC))) # (!\SW~combout [14] & (\inst8|Add1~23_combout  & VCC))
// \inst8|temp_y2[2]~7  = CARRY((\SW~combout [14] & \inst8|Add1~23_combout ))

	.dataa(\SW~combout [14]),
	.datab(\inst8|Add1~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst8|temp_y2[2]~6_combout ),
	.cout(\inst8|temp_y2[2]~7 ));
// synopsys translate_off
defparam \inst8|temp_y2[2]~6 .lut_mask = 16'h6688;
defparam \inst8|temp_y2[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N26
cycloneii_lcell_comb \inst|VGA_VSYNC~0 (
// Equation(s):
// \inst|VGA_VSYNC~0_combout  = (!\inst|VGA_H_COUNT [10] & (((!\inst|VGA_H_COUNT [6]) # (!\inst|VGA_H_COUNT [8])) # (!\inst|VGA_H_COUNT [7])))

	.dataa(\inst|VGA_H_COUNT [7]),
	.datab(\inst|VGA_H_COUNT [10]),
	.datac(\inst|VGA_H_COUNT [8]),
	.datad(\inst|VGA_H_COUNT [6]),
	.cin(gnd),
	.combout(\inst|VGA_VSYNC~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_VSYNC~0 .lut_mask = 16'h1333;
defparam \inst|VGA_VSYNC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N10
cycloneii_lcell_comb \inst|VGA_VSYNC~1 (
// Equation(s):
// \inst|VGA_VSYNC~1_combout  = (((\inst|VGA_VSYNC~0_combout  & !\inst|VGA_H_COUNT [9])) # (!\inst|LessThan9~0_combout )) # (!\inst|Selector10~0_combout )

	.dataa(\inst|VGA_VSYNC~0_combout ),
	.datab(\inst|VGA_H_COUNT [9]),
	.datac(\inst|Selector10~0_combout ),
	.datad(\inst|LessThan9~0_combout ),
	.cin(gnd),
	.combout(\inst|VGA_VSYNC~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_VSYNC~1 .lut_mask = 16'h2FFF;
defparam \inst|VGA_VSYNC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N20
cycloneii_lcell_comb \inst10|WideOr14~0 (
// Equation(s):
// \inst10|WideOr14~0_combout  = \inst10|LUT_INDEX [4] $ (((\inst10|LUT_INDEX [0] & \inst10|LUT_INDEX [2])))

	.dataa(\inst10|LUT_INDEX [0]),
	.datab(vcc),
	.datac(\inst10|LUT_INDEX [2]),
	.datad(\inst10|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\inst10|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|WideOr14~0 .lut_mask = 16'h5FA0;
defparam \inst10|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N2
cycloneii_lcell_comb \inst10|WideOr14~1 (
// Equation(s):
// \inst10|WideOr14~1_combout  = (\inst10|WideOr14~0_combout ) # ((\inst10|LUT_INDEX [3]) # ((\inst10|LUT_INDEX [2] & \inst10|LUT_INDEX [1])))

	.dataa(\inst10|WideOr14~0_combout ),
	.datab(\inst10|LUT_INDEX [3]),
	.datac(\inst10|LUT_INDEX [2]),
	.datad(\inst10|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\inst10|WideOr14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|WideOr14~1 .lut_mask = 16'hFEEE;
defparam \inst10|WideOr14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y20_N15
cycloneii_lcell_ff \inst10|mLCD_ST.000000 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|mLCD_ST.000000~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|mLCD_ST.000000~regout ));

// Location: LCCOMB_X25_Y15_N20
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1191w[0]~0 (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1191w[0]~0_combout  = (\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// ((\inst|SB|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 )))) # (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\inst|SB|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 )))

	.dataa(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\inst|SB|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.datad(\inst|SB|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1191w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1191w[0]~0 .lut_mask = 16'hBA98;
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1191w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1143w[0]~0 (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1143w[0]~0_combout  = (\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & (\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0])) # 
// (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst|SB|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 ))) # 
// (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & (\inst|SB|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ))))

	.dataa(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\inst|SB|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.datad(\inst|SB|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1143w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1143w[0]~0 .lut_mask = 16'hDC98;
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1143w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1143w[0]~1 (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1143w[0]~1_combout  = (\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1143w[0]~0_combout  & 
// ((\inst|SB|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 ))) # (!\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1143w[0]~0_combout  & (\inst|SB|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 )))) # 
// (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1143w[0]~0_combout ))))

	.dataa(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\inst|SB|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 ),
	.datac(\inst|SB|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 ),
	.datad(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1143w[0]~0_combout ),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1143w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1143w[0]~1 .lut_mask = 16'hF588;
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1143w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N20
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1047w[0]~0 (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1047w[0]~0_combout  = (\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\inst|SB|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ) # 
// (\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & (\inst|SB|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0  & 
// ((!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1]))))

	.dataa(\inst|SB|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.datab(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\inst|SB|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ),
	.datad(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1047w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1047w[0]~0 .lut_mask = 16'hCCE2;
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1047w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N10
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1047w[0]~1 (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1047w[0]~1_combout  = (\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1047w[0]~0_combout  & 
// (\inst|SB|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 )) # (!\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1047w[0]~0_combout  & ((\inst|SB|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0 ))))) # 
// (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1047w[0]~0_combout ))))

	.dataa(\inst|SB|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ),
	.datab(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1047w[0]~0_combout ),
	.datad(\inst|SB|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1047w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1047w[0]~1 .lut_mask = 16'hBCB0;
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1047w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N12
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs951w[0]~0 (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs951w[0]~0_combout  = (\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1]) # 
// ((\inst|SB|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 )))) # (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\inst|SB|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 )))

	.dataa(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\inst|SB|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.datad(\inst|SB|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs951w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs951w[0]~0 .lut_mask = 16'hBA98;
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs951w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N10
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs951w[0]~1 (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs951w[0]~1_combout  = (\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs951w[0]~0_combout  & (((\inst|SB|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 )) # 
// (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1]))) # (!\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs951w[0]~0_combout  & (\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\inst|SB|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 ))))

	.dataa(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs951w[0]~0_combout ),
	.datab(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\inst|SB|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ),
	.datad(\inst|SB|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs951w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs951w[0]~1 .lut_mask = 16'hE6A2;
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs951w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N2
cycloneii_lcell_comb \inst|LessThan6~0 (
// Equation(s):
// \inst|LessThan6~0_combout  = (\inst|VGA_H_COUNT [9] & (\inst|VGA_H_COUNT [10] & \inst|VGA_H_COUNT [8]))

	.dataa(\inst|VGA_H_COUNT [9]),
	.datab(vcc),
	.datac(\inst|VGA_H_COUNT [10]),
	.datad(\inst|VGA_H_COUNT [8]),
	.cin(gnd),
	.combout(\inst|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan6~0 .lut_mask = 16'hA000;
defparam \inst|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N10
cycloneii_lcell_comb \inst|Equal2~0 (
// Equation(s):
// \inst|Equal2~0_combout  = (\inst|VGA_H_COUNT [5] & (\inst|VGA_H_COUNT [7] & \inst|VGA_H_COUNT [6]))

	.dataa(vcc),
	.datab(\inst|VGA_H_COUNT [5]),
	.datac(\inst|VGA_H_COUNT [7]),
	.datad(\inst|VGA_H_COUNT [6]),
	.cin(gnd),
	.combout(\inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal2~0 .lut_mask = 16'hC000;
defparam \inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N6
cycloneii_lcell_comb \inst|Equal2~3 (
// Equation(s):
// \inst|Equal2~3_combout  = (\inst|VGA_H_COUNT [5] & (\inst|VGA_H_COUNT [10] & (\inst|VGA_H_COUNT [7] & \inst|VGA_H_COUNT [6])))

	.dataa(\inst|VGA_H_COUNT [5]),
	.datab(\inst|VGA_H_COUNT [10]),
	.datac(\inst|VGA_H_COUNT [7]),
	.datad(\inst|VGA_H_COUNT [6]),
	.cin(gnd),
	.combout(\inst|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal2~3 .lut_mask = 16'h8000;
defparam \inst|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N22
cycloneii_lcell_comb \inst|LessThan7~0 (
// Equation(s):
// \inst|LessThan7~0_combout  = (!\inst|VGA_H_COUNT [3] & (!\inst|VGA_H_COUNT [2] & !\inst|VGA_H_COUNT [1]))

	.dataa(\inst|VGA_H_COUNT [3]),
	.datab(vcc),
	.datac(\inst|VGA_H_COUNT [2]),
	.datad(\inst|VGA_H_COUNT [1]),
	.cin(gnd),
	.combout(\inst|LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan7~0 .lut_mask = 16'h0005;
defparam \inst|LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N20
cycloneii_lcell_comb \inst|LessThan7~1 (
// Equation(s):
// \inst|LessThan7~1_combout  = (((!\inst|VGA_H_COUNT [4]) # (!\inst|VGA_H_COUNT [5])) # (!\inst|VGA_H_COUNT [7])) # (!\inst|VGA_H_COUNT [6])

	.dataa(\inst|VGA_H_COUNT [6]),
	.datab(\inst|VGA_H_COUNT [7]),
	.datac(\inst|VGA_H_COUNT [5]),
	.datad(\inst|VGA_H_COUNT [4]),
	.cin(gnd),
	.combout(\inst|LessThan7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan7~1 .lut_mask = 16'h7FFF;
defparam \inst|LessThan7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N14
cycloneii_lcell_comb \inst|LessThan7~2 (
// Equation(s):
// \inst|LessThan7~2_combout  = ((\inst|Equal2~2_combout  & ((\inst|LessThan7~1_combout ) # (\inst|LessThan7~0_combout )))) # (!\inst|VGA_H_COUNT [10])

	.dataa(\inst|LessThan7~1_combout ),
	.datab(\inst|LessThan7~0_combout ),
	.datac(\inst|VGA_H_COUNT [10]),
	.datad(\inst|Equal2~2_combout ),
	.cin(gnd),
	.combout(\inst|LessThan7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan7~2 .lut_mask = 16'hEF0F;
defparam \inst|LessThan7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N2
cycloneii_lcell_comb \inst|LessThan10~1 (
// Equation(s):
// \inst|LessThan10~1_combout  = (\inst|VGA_V_COUNT [5]) # (((!\inst|VGA_V_COUNT [6]) # (!\inst|VGA_V_COUNT [8])) # (!\inst|VGA_V_COUNT [7]))

	.dataa(\inst|VGA_V_COUNT [5]),
	.datab(\inst|VGA_V_COUNT [7]),
	.datac(\inst|VGA_V_COUNT [8]),
	.datad(\inst|VGA_V_COUNT [6]),
	.cin(gnd),
	.combout(\inst|LessThan10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan10~1 .lut_mask = 16'hBFFF;
defparam \inst|LessThan10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N6
cycloneii_lcell_comb \inst|Selector10~1 (
// Equation(s):
// \inst|Selector10~1_combout  = (\inst|Selector10~0_combout  & (((\inst|LessThan10~0_combout ) # (\inst|LessThan10~1_combout )) # (!\inst|VGA_V_COUNT [4])))

	.dataa(\inst|Selector10~0_combout ),
	.datab(\inst|VGA_V_COUNT [4]),
	.datac(\inst|LessThan10~0_combout ),
	.datad(\inst|LessThan10~1_combout ),
	.cin(gnd),
	.combout(\inst|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector10~1 .lut_mask = 16'hAAA2;
defparam \inst|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y20_N7
cycloneii_lcell_ff \inst10|mLCD_ST.000001 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|mLCD_ST.000001~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|mLCD_ST.000001~regout ));

// Location: LCCOMB_X53_Y20_N22
cycloneii_lcell_comb \inst10|mLCD_ST~18 (
// Equation(s):
// \inst10|mLCD_ST~18_combout  = (\inst10|mLCD_ST.000001~regout  & !\inst10|u0|oDone~regout )

	.dataa(\inst10|mLCD_ST.000001~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst10|u0|oDone~regout ),
	.cin(gnd),
	.combout(\inst10|mLCD_ST~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|mLCD_ST~18 .lut_mask = 16'h00AA;
defparam \inst10|mLCD_ST~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N12
cycloneii_lcell_comb \inst10|LessThan1~0 (
// Equation(s):
// \inst10|LessThan1~0_combout  = (!\inst10|mDLY [4]) # (!\inst10|mDLY [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst10|mDLY [3]),
	.datad(\inst10|mDLY [4]),
	.cin(gnd),
	.combout(\inst10|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LessThan1~0 .lut_mask = 16'h0FFF;
defparam \inst10|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N18
cycloneii_lcell_comb \inst10|mLCD_ST~19 (
// Equation(s):
// \inst10|mLCD_ST~19_combout  = (\inst10|mLCD_ST~18_combout ) # (((\inst10|mLCD_ST.000010~regout  & !\inst10|LessThan1~5_combout )) # (!\inst10|LessThan0~1_combout ))

	.dataa(\inst10|mLCD_ST.000010~regout ),
	.datab(\inst10|mLCD_ST~18_combout ),
	.datac(\inst10|LessThan1~5_combout ),
	.datad(\inst10|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\inst10|mLCD_ST~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|mLCD_ST~19 .lut_mask = 16'hCEFF;
defparam \inst10|mLCD_ST~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N14
cycloneii_lcell_comb \inst10|mLCD_ST.000000~0 (
// Equation(s):
// \inst10|mLCD_ST.000000~0_combout  = (\inst10|mLCD_ST~19_combout  & (\inst10|mLCD_ST.000000~regout )) # (!\inst10|mLCD_ST~19_combout  & ((!\inst10|mLCD_ST.000011~regout )))

	.dataa(vcc),
	.datab(\inst10|mLCD_ST~19_combout ),
	.datac(\inst10|mLCD_ST.000000~regout ),
	.datad(\inst10|mLCD_ST.000011~regout ),
	.cin(gnd),
	.combout(\inst10|mLCD_ST.000000~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|mLCD_ST.000000~0 .lut_mask = 16'hC0F3;
defparam \inst10|mLCD_ST.000000~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N0
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|decode2|w_anode840w[3] (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|decode2|w_anode840w [3] = (\inst7|write_en~regout  & (!\inst|WRITE_PIXEL_ADDRESS [13] & (\inst|WRITE_PIXEL_ADDRESS [14] & !\inst|WRITE_PIXEL_ADDRESS [12])))

	.dataa(\inst7|write_en~regout ),
	.datab(\inst|WRITE_PIXEL_ADDRESS [13]),
	.datac(\inst|WRITE_PIXEL_ADDRESS [14]),
	.datad(\inst|WRITE_PIXEL_ADDRESS [12]),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|decode2|w_anode840w[3] .lut_mask = 16'h0020;
defparam \inst|SB|altsyncram_component|auto_generated|decode2|w_anode840w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N8
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|decode2|w_anode820w[3] (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|decode2|w_anode820w [3] = (\inst7|write_en~regout  & (\inst|WRITE_PIXEL_ADDRESS [13] & (!\inst|WRITE_PIXEL_ADDRESS [14] & !\inst|WRITE_PIXEL_ADDRESS [12])))

	.dataa(\inst7|write_en~regout ),
	.datab(\inst|WRITE_PIXEL_ADDRESS [13]),
	.datac(\inst|WRITE_PIXEL_ADDRESS [14]),
	.datad(\inst|WRITE_PIXEL_ADDRESS [12]),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode820w [3]),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|decode2|w_anode820w[3] .lut_mask = 16'h0008;
defparam \inst|SB|altsyncram_component|auto_generated|decode2|w_anode820w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N12
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|decode2|w_anode810w[3] (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|decode2|w_anode810w [3] = (\inst7|write_en~regout  & (!\inst|WRITE_PIXEL_ADDRESS [13] & (!\inst|WRITE_PIXEL_ADDRESS [14] & \inst|WRITE_PIXEL_ADDRESS [12])))

	.dataa(\inst7|write_en~regout ),
	.datab(\inst|WRITE_PIXEL_ADDRESS [13]),
	.datac(\inst|WRITE_PIXEL_ADDRESS [14]),
	.datad(\inst|WRITE_PIXEL_ADDRESS [12]),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode810w [3]),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|decode2|w_anode810w[3] .lut_mask = 16'h0200;
defparam \inst|SB|altsyncram_component|auto_generated|decode2|w_anode810w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N28
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|decode2|w_anode793w[3] (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|decode2|w_anode793w [3] = (\inst7|write_en~regout  & (!\inst|WRITE_PIXEL_ADDRESS [13] & (!\inst|WRITE_PIXEL_ADDRESS [14] & !\inst|WRITE_PIXEL_ADDRESS [12])))

	.dataa(\inst7|write_en~regout ),
	.datab(\inst|WRITE_PIXEL_ADDRESS [13]),
	.datac(\inst|WRITE_PIXEL_ADDRESS [14]),
	.datad(\inst|WRITE_PIXEL_ADDRESS [12]),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode793w [3]),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|decode2|w_anode793w[3] .lut_mask = 16'h0002;
defparam \inst|SB|altsyncram_component|auto_generated|decode2|w_anode793w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N4
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|decode2|w_anode830w[3] (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|decode2|w_anode830w [3] = (\inst7|write_en~regout  & (\inst|WRITE_PIXEL_ADDRESS [13] & (!\inst|WRITE_PIXEL_ADDRESS [14] & \inst|WRITE_PIXEL_ADDRESS [12])))

	.dataa(\inst7|write_en~regout ),
	.datab(\inst|WRITE_PIXEL_ADDRESS [13]),
	.datac(\inst|WRITE_PIXEL_ADDRESS [14]),
	.datad(\inst|WRITE_PIXEL_ADDRESS [12]),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode830w [3]),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|decode2|w_anode830w[3] .lut_mask = 16'h0800;
defparam \inst|SB|altsyncram_component|auto_generated|decode2|w_anode830w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N16
cycloneii_lcell_comb \inst10|u0|Selector4~0 (
// Equation(s):
// \inst10|u0|Selector4~0_combout  = (\inst10|u0|Cont [4] & ((\inst10|u0|ST.01~regout ) # ((\inst10|u0|ST.10~regout ) # (!\inst10|u0|ST.00~regout ))))

	.dataa(\inst10|u0|Cont [4]),
	.datab(\inst10|u0|ST.01~regout ),
	.datac(\inst10|u0|ST.10~regout ),
	.datad(\inst10|u0|ST.00~regout ),
	.cin(gnd),
	.combout(\inst10|u0|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|u0|Selector4~0 .lut_mask = 16'hA8AA;
defparam \inst10|u0|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y19_N3
cycloneii_lcell_ff \inst10|A_Sel_X_temp[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|A_Sel_X_temp[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|A_Sel_X_temp [1]));

// Location: LCFF_X53_Y19_N17
cycloneii_lcell_ff \inst10|A_Sel_X_temp[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|A_Sel_X_temp [0]));

// Location: LCCOMB_X53_Y19_N16
cycloneii_lcell_comb \inst10|always0~0 (
// Equation(s):
// \inst10|always0~0_combout  = (\SW~combout [6] & ((\inst10|A_Sel_X_temp [1] $ (\SW~combout [7])) # (!\inst10|A_Sel_X_temp [0]))) # (!\SW~combout [6] & ((\inst10|A_Sel_X_temp [0]) # (\inst10|A_Sel_X_temp [1] $ (\SW~combout [7]))))

	.dataa(\SW~combout [6]),
	.datab(\inst10|A_Sel_X_temp [1]),
	.datac(\inst10|A_Sel_X_temp [0]),
	.datad(\SW~combout [7]),
	.cin(gnd),
	.combout(\inst10|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|always0~0 .lut_mask = 16'h7BDE;
defparam \inst10|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y19_N11
cycloneii_lcell_ff \inst10|A_Sel_X_temp[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|A_Sel_X_temp [2]));

// Location: LCFF_X53_Y19_N21
cycloneii_lcell_ff \inst10|A_Sel_Y_temp[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|A_Sel_Y_temp [0]));

// Location: LCCOMB_X53_Y19_N20
cycloneii_lcell_comb \inst10|always0~1 (
// Equation(s):
// \inst10|always0~1_combout  = (\SW~combout [0] & ((\SW~combout [8] $ (\inst10|A_Sel_X_temp [2])) # (!\inst10|A_Sel_Y_temp [0]))) # (!\SW~combout [0] & ((\inst10|A_Sel_Y_temp [0]) # (\SW~combout [8] $ (\inst10|A_Sel_X_temp [2]))))

	.dataa(\SW~combout [0]),
	.datab(\SW~combout [8]),
	.datac(\inst10|A_Sel_Y_temp [0]),
	.datad(\inst10|A_Sel_X_temp [2]),
	.cin(gnd),
	.combout(\inst10|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|always0~1 .lut_mask = 16'h7BDE;
defparam \inst10|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y19_N31
cycloneii_lcell_ff \inst10|A_Sel_Y_temp[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|A_Sel_Y_temp [2]));

// Location: LCFF_X54_Y19_N17
cycloneii_lcell_ff \inst10|A_Sel_Y_temp[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|A_Sel_Y_temp [1]));

// Location: LCCOMB_X54_Y19_N16
cycloneii_lcell_comb \inst10|always0~2 (
// Equation(s):
// \inst10|always0~2_combout  = (\SW~combout [2] & ((\SW~combout [1] $ (\inst10|A_Sel_Y_temp [1])) # (!\inst10|A_Sel_Y_temp [2]))) # (!\SW~combout [2] & ((\inst10|A_Sel_Y_temp [2]) # (\SW~combout [1] $ (\inst10|A_Sel_Y_temp [1]))))

	.dataa(\SW~combout [2]),
	.datab(\SW~combout [1]),
	.datac(\inst10|A_Sel_Y_temp [1]),
	.datad(\inst10|A_Sel_Y_temp [2]),
	.cin(gnd),
	.combout(\inst10|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|always0~2 .lut_mask = 16'h7DBE;
defparam \inst10|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y20_N23
cycloneii_lcell_ff \inst10|B_Sel_X_temp[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|B_Sel_X_temp[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|B_Sel_X_temp [1]));

// Location: LCFF_X55_Y20_N21
cycloneii_lcell_ff \inst10|B_Sel_X_temp[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|B_Sel_X_temp [0]));

// Location: LCCOMB_X55_Y20_N20
cycloneii_lcell_comb \inst10|always0~3 (
// Equation(s):
// \inst10|always0~3_combout  = (\SW~combout [9] & ((\inst10|B_Sel_X_temp [1] $ (\SW~combout [10])) # (!\inst10|B_Sel_X_temp [0]))) # (!\SW~combout [9] & ((\inst10|B_Sel_X_temp [0]) # (\inst10|B_Sel_X_temp [1] $ (\SW~combout [10]))))

	.dataa(\SW~combout [9]),
	.datab(\inst10|B_Sel_X_temp [1]),
	.datac(\inst10|B_Sel_X_temp [0]),
	.datad(\SW~combout [10]),
	.cin(gnd),
	.combout(\inst10|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|always0~3 .lut_mask = 16'h7BDE;
defparam \inst10|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N10
cycloneii_lcell_comb \inst10|always0~4 (
// Equation(s):
// \inst10|always0~4_combout  = (\inst10|always0~2_combout ) # ((\inst10|always0~0_combout ) # ((\inst10|always0~1_combout ) # (\inst10|always0~3_combout )))

	.dataa(\inst10|always0~2_combout ),
	.datab(\inst10|always0~0_combout ),
	.datac(\inst10|always0~1_combout ),
	.datad(\inst10|always0~3_combout ),
	.cin(gnd),
	.combout(\inst10|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|always0~4 .lut_mask = 16'hFFFE;
defparam \inst10|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y20_N31
cycloneii_lcell_ff \inst10|B_Sel_X_temp[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|B_Sel_X_temp[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|B_Sel_X_temp [2]));

// Location: LCFF_X53_Y19_N7
cycloneii_lcell_ff \inst10|B_Sel_Y_temp[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|B_Sel_Y_temp[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|B_Sel_Y_temp [2]));

// Location: LCCOMB_X53_Y20_N6
cycloneii_lcell_comb \inst10|mLCD_ST.000001~0 (
// Equation(s):
// \inst10|mLCD_ST.000001~0_combout  = (\inst10|mLCD_ST~19_combout  & (((\inst10|mLCD_ST.000001~regout )))) # (!\inst10|mLCD_ST~19_combout  & (!\inst10|mLCD_ST.000010~regout  & (!\inst10|mLCD_ST.000001~regout  & !\inst10|mLCD_ST.000011~regout )))

	.dataa(\inst10|mLCD_ST.000010~regout ),
	.datab(\inst10|mLCD_ST~19_combout ),
	.datac(\inst10|mLCD_ST.000001~regout ),
	.datad(\inst10|mLCD_ST.000011~regout ),
	.cin(gnd),
	.combout(\inst10|mLCD_ST.000001~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|mLCD_ST.000001~0 .lut_mask = 16'hC0C1;
defparam \inst10|mLCD_ST.000001~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N6
cycloneii_lcell_comb \inst7|Equal5~0 (
// Equation(s):
// \inst7|Equal5~0_combout  = (\inst7|read_addr [3] & (\inst7|read_addr [2] & (!\inst7|read_addr [5] & \inst7|read_addr [1])))

	.dataa(\inst7|read_addr [3]),
	.datab(\inst7|read_addr [2]),
	.datac(\inst7|read_addr [5]),
	.datad(\inst7|read_addr [1]),
	.cin(gnd),
	.combout(\inst7|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Equal5~0 .lut_mask = 16'h0800;
defparam \inst7|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N6
cycloneii_lcell_comb \inst7|Selector77~0 (
// Equation(s):
// \inst7|Selector77~0_combout  = (\inst7|state.DISPLAY~regout  & ((\inst7|write_en~regout ) # (!\inst7|Equal22~0_combout )))

	.dataa(vcc),
	.datab(\inst7|state.DISPLAY~regout ),
	.datac(\inst7|Equal22~0_combout ),
	.datad(\inst7|write_en~regout ),
	.cin(gnd),
	.combout(\inst7|Selector77~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector77~0 .lut_mask = 16'hCC0C;
defparam \inst7|Selector77~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N4
cycloneii_lcell_comb \inst7|Selector77~1 (
// Equation(s):
// \inst7|Selector77~1_combout  = (\inst7|Selector77~0_combout ) # ((!\inst7|state.CLEAN~regout  & ((\inst7|write_en~regout ) # (!\inst7|Equal5~1_combout ))))

	.dataa(\inst7|Equal5~1_combout ),
	.datab(\inst7|state.CLEAN~regout ),
	.datac(\inst7|write_en~regout ),
	.datad(\inst7|Selector77~0_combout ),
	.cin(gnd),
	.combout(\inst7|Selector77~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector77~1 .lut_mask = 16'hFF31;
defparam \inst7|Selector77~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y28_N5
cycloneii_lcell_ff \inst|VGA_V_PIXEL[4] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_V_PIXEL[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_V_PIXEL [4]));

// Location: LCFF_X28_Y29_N25
cycloneii_lcell_ff \inst|VGA_H_PIXEL[10] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|Add8~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_H_PIXEL [10]));

// Location: LCFF_X28_Y29_N1
cycloneii_lcell_ff \inst|VGA_H_PIXEL[9] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|Add8~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_H_PIXEL [9]));

// Location: LCFF_X28_Y29_N27
cycloneii_lcell_ff \inst|VGA_H_PIXEL[8] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|Add8~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_H_PIXEL [8]));

// Location: LCCOMB_X49_Y9_N8
cycloneii_lcell_comb \inst7|always1~1 (
// Equation(s):
// \inst7|always1~1_combout  = (!\inst7|read_addr [0] & !\inst7|read_addr [1])

	.dataa(vcc),
	.datab(\inst7|read_addr [0]),
	.datac(vcc),
	.datad(\inst7|read_addr [1]),
	.cin(gnd),
	.combout(\inst7|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|always1~1 .lut_mask = 16'h0033;
defparam \inst7|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N26
cycloneii_lcell_comb \inst7|always1~2 (
// Equation(s):
// \inst7|always1~2_combout  = (\inst7|read_addr [6] & (\inst7|read_addr [4] & !\inst7|read_addr [2])) # (!\inst7|read_addr [6] & (\inst7|read_addr [4] $ (!\inst7|read_addr [2])))

	.dataa(vcc),
	.datab(\inst7|read_addr [6]),
	.datac(\inst7|read_addr [4]),
	.datad(\inst7|read_addr [2]),
	.cin(gnd),
	.combout(\inst7|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|always1~2 .lut_mask = 16'h30C3;
defparam \inst7|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N8
cycloneii_lcell_comb \inst7|always1~3 (
// Equation(s):
// \inst7|always1~3_combout  = (!\inst7|read_addr [7] & (\inst7|always1~2_combout  & (\inst7|read_addr [3] $ (!\inst7|read_addr [5]))))

	.dataa(\inst7|read_addr [3]),
	.datab(\inst7|read_addr [5]),
	.datac(\inst7|read_addr [7]),
	.datad(\inst7|always1~2_combout ),
	.cin(gnd),
	.combout(\inst7|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|always1~3 .lut_mask = 16'h0900;
defparam \inst7|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N10
cycloneii_lcell_comb \inst7|always1~4 (
// Equation(s):
// \inst7|always1~4_combout  = (\inst7|read_addr [6] & (!\inst7|read_addr [3] & (!\inst7|read_addr [7] & \inst7|read_addr [2]))) # (!\inst7|read_addr [6] & (\inst7|read_addr [7] & (\inst7|read_addr [3] $ (!\inst7|read_addr [2]))))

	.dataa(\inst7|read_addr [3]),
	.datab(\inst7|read_addr [6]),
	.datac(\inst7|read_addr [7]),
	.datad(\inst7|read_addr [2]),
	.cin(gnd),
	.combout(\inst7|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|always1~4 .lut_mask = 16'h2410;
defparam \inst7|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N12
cycloneii_lcell_comb \inst7|always1~5 (
// Equation(s):
// \inst7|always1~5_combout  = (\inst7|always1~4_combout  & (\inst7|read_addr [3] $ (\inst7|read_addr [5])))

	.dataa(\inst7|read_addr [3]),
	.datab(vcc),
	.datac(\inst7|read_addr [5]),
	.datad(\inst7|always1~4_combout ),
	.cin(gnd),
	.combout(\inst7|always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|always1~5 .lut_mask = 16'h5A00;
defparam \inst7|always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N18
cycloneii_lcell_comb \inst7|always1~6 (
// Equation(s):
// \inst7|always1~6_combout  = (\inst7|always1~1_combout  & ((\inst7|always1~3_combout ) # ((!\inst7|read_addr [4] & \inst7|always1~5_combout ))))

	.dataa(\inst7|always1~1_combout ),
	.datab(\inst7|always1~3_combout ),
	.datac(\inst7|read_addr [4]),
	.datad(\inst7|always1~5_combout ),
	.cin(gnd),
	.combout(\inst7|always1~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|always1~6 .lut_mask = 16'h8A88;
defparam \inst7|always1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y10_N24
cycloneii_lcell_comb \inst7|always1~7 (
// Equation(s):
// \inst7|always1~7_combout  = (\inst7|out_y [2] & ((\inst7|out_y [3] & (!\inst7|out_y [4] & \inst7|out_y [6])) # (!\inst7|out_y [3] & (\inst7|out_y [4] $ (!\inst7|out_y [6]))))) # (!\inst7|out_y [2] & (!\inst7|out_y [3] & (!\inst7|out_y [4] & \inst7|out_y 
// [6])))

	.dataa(\inst7|out_y [2]),
	.datab(\inst7|out_y [3]),
	.datac(\inst7|out_y [4]),
	.datad(\inst7|out_y [6]),
	.cin(gnd),
	.combout(\inst7|always1~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|always1~7 .lut_mask = 16'h2902;
defparam \inst7|always1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N24
cycloneii_lcell_comb \inst10|WideOr15~0 (
// Equation(s):
// \inst10|WideOr15~0_combout  = (!\inst10|LUT_INDEX [5] & ((\inst10|LUT_INDEX [1] & ((\inst10|LUT_INDEX [4]))) # (!\inst10|LUT_INDEX [1] & (\inst10|LUT_INDEX [0] & !\inst10|LUT_INDEX [4]))))

	.dataa(\inst10|LUT_INDEX [5]),
	.datab(\inst10|LUT_INDEX [1]),
	.datac(\inst10|LUT_INDEX [0]),
	.datad(\inst10|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\inst10|WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|WideOr15~0 .lut_mask = 16'h4410;
defparam \inst10|WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N12
cycloneii_lcell_comb \inst10|WideOr16~1 (
// Equation(s):
// \inst10|WideOr16~1_combout  = (\inst10|LUT_INDEX [4] & ((\inst10|LUT_INDEX [0] & ((\inst10|LUT_INDEX [3]) # (\inst10|LUT_INDEX [1]))) # (!\inst10|LUT_INDEX [0] & ((!\inst10|LUT_INDEX [1]))))) # (!\inst10|LUT_INDEX [4] & ((\inst10|LUT_INDEX [1]) # 
// ((\inst10|LUT_INDEX [3] & !\inst10|LUT_INDEX [0]))))

	.dataa(\inst10|LUT_INDEX [4]),
	.datab(\inst10|LUT_INDEX [3]),
	.datac(\inst10|LUT_INDEX [0]),
	.datad(\inst10|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\inst10|WideOr16~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|WideOr16~1 .lut_mask = 16'hF58E;
defparam \inst10|WideOr16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N22
cycloneii_lcell_comb \inst10|WideOr17~0 (
// Equation(s):
// \inst10|WideOr17~0_combout  = (\inst10|LUT_INDEX [0] & ((\inst10|LUT_INDEX [3] & (\inst10|LUT_INDEX [1] $ (\inst10|LUT_INDEX [2]))) # (!\inst10|LUT_INDEX [3] & ((\inst10|LUT_INDEX [1]) # (!\inst10|LUT_INDEX [2]))))) # (!\inst10|LUT_INDEX [0] & 
// ((\inst10|LUT_INDEX [3]) # (\inst10|LUT_INDEX [1] $ (\inst10|LUT_INDEX [2]))))

	.dataa(\inst10|LUT_INDEX [0]),
	.datab(\inst10|LUT_INDEX [3]),
	.datac(\inst10|LUT_INDEX [1]),
	.datad(\inst10|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\inst10|WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|WideOr17~0 .lut_mask = 16'h6DF6;
defparam \inst10|WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N24
cycloneii_lcell_comb \inst10|WideOr17~1 (
// Equation(s):
// \inst10|WideOr17~1_combout  = (\inst10|LUT_INDEX [0] & (!\inst10|LUT_INDEX [3] & ((!\inst10|LUT_INDEX [2]) # (!\inst10|LUT_INDEX [1])))) # (!\inst10|LUT_INDEX [0] & (\inst10|LUT_INDEX [3] $ (\inst10|LUT_INDEX [1] $ (\inst10|LUT_INDEX [2]))))

	.dataa(\inst10|LUT_INDEX [0]),
	.datab(\inst10|LUT_INDEX [3]),
	.datac(\inst10|LUT_INDEX [1]),
	.datad(\inst10|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\inst10|WideOr17~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|WideOr17~1 .lut_mask = 16'h4336;
defparam \inst10|WideOr17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N10
cycloneii_lcell_comb \inst10|WideOr17~2 (
// Equation(s):
// \inst10|WideOr17~2_combout  = (!\inst10|LUT_INDEX [5] & ((\inst10|LUT_INDEX [4] & ((\inst10|WideOr17~0_combout ))) # (!\inst10|LUT_INDEX [4] & (!\inst10|WideOr17~1_combout ))))

	.dataa(\inst10|WideOr17~1_combout ),
	.datab(\inst10|WideOr17~0_combout ),
	.datac(\inst10|LUT_INDEX [5]),
	.datad(\inst10|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\inst10|WideOr17~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|WideOr17~2 .lut_mask = 16'h0C05;
defparam \inst10|WideOr17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N24
cycloneii_lcell_comb \inst10|WideOr18~0 (
// Equation(s):
// \inst10|WideOr18~0_combout  = (\inst10|LUT_INDEX [3]) # ((\inst10|LUT_INDEX [5]) # (\inst10|LUT_INDEX [0] $ (\inst10|LUT_INDEX [4])))

	.dataa(\inst10|LUT_INDEX [0]),
	.datab(\inst10|LUT_INDEX [3]),
	.datac(\inst10|LUT_INDEX [5]),
	.datad(\inst10|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\inst10|WideOr18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|WideOr18~0 .lut_mask = 16'hFDFE;
defparam \inst10|WideOr18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N12
cycloneii_lcell_comb \inst10|Mux0~2 (
// Equation(s):
// \inst10|Mux0~2_combout  = (!\inst10|LUT_INDEX [4] & (\SW~combout [1] & (!\SW~combout [2] & !\SW~combout [0])))

	.dataa(\inst10|LUT_INDEX [4]),
	.datab(\SW~combout [1]),
	.datac(\SW~combout [2]),
	.datad(\SW~combout [0]),
	.cin(gnd),
	.combout(\inst10|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~2 .lut_mask = 16'h0004;
defparam \inst10|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N2
cycloneii_lcell_comb \inst10|Mux0~3 (
// Equation(s):
// \inst10|Mux0~3_combout  = (\inst10|LUT_INDEX [1]) # ((!\SW~combout [5] & (!\SW~combout [4] & \SW~combout [3])))

	.dataa(\SW~combout [5]),
	.datab(\SW~combout [4]),
	.datac(\inst10|LUT_INDEX [1]),
	.datad(\SW~combout [3]),
	.cin(gnd),
	.combout(\inst10|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~3 .lut_mask = 16'hF1F0;
defparam \inst10|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N24
cycloneii_lcell_comb \inst10|Mux0~4 (
// Equation(s):
// \inst10|Mux0~4_combout  = (\SW~combout [4] & (!\SW~combout [5] & !\SW~combout [3]))

	.dataa(vcc),
	.datab(\SW~combout [4]),
	.datac(\SW~combout [5]),
	.datad(\SW~combout [3]),
	.cin(gnd),
	.combout(\inst10|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~4 .lut_mask = 16'h000C;
defparam \inst10|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N18
cycloneii_lcell_comb \inst10|Mux0~5 (
// Equation(s):
// \inst10|Mux0~5_combout  = (\inst10|LUT_INDEX [4] & ((\inst10|LUT_INDEX [0] & (!\inst10|Mux0~4_combout )) # (!\inst10|LUT_INDEX [0] & ((\inst10|Mux0~3_combout )))))

	.dataa(\inst10|Mux0~4_combout ),
	.datab(\inst10|Mux0~3_combout ),
	.datac(\inst10|LUT_INDEX [0]),
	.datad(\inst10|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\inst10|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~5 .lut_mask = 16'h5C00;
defparam \inst10|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N28
cycloneii_lcell_comb \inst10|Mux0~6 (
// Equation(s):
// \inst10|Mux0~6_combout  = (\inst10|Mux0~5_combout ) # ((\inst10|LUT_INDEX [0] & ((\inst10|LUT_INDEX [1]))) # (!\inst10|LUT_INDEX [0] & (\inst10|Mux0~2_combout  & !\inst10|LUT_INDEX [1])))

	.dataa(\inst10|Mux0~2_combout ),
	.datab(\inst10|LUT_INDEX [0]),
	.datac(\inst10|LUT_INDEX [1]),
	.datad(\inst10|Mux0~5_combout ),
	.cin(gnd),
	.combout(\inst10|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~6 .lut_mask = 16'hFFC2;
defparam \inst10|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N0
cycloneii_lcell_comb \inst10|Mux0~7 (
// Equation(s):
// \inst10|Mux0~7_combout  = (\inst10|LUT_INDEX [1] & \inst10|LUT_INDEX [4])

	.dataa(vcc),
	.datab(\inst10|LUT_INDEX [1]),
	.datac(vcc),
	.datad(\inst10|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\inst10|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~7 .lut_mask = 16'hCC00;
defparam \inst10|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N28
cycloneii_lcell_comb \inst10|Mux0~8 (
// Equation(s):
// \inst10|Mux0~8_combout  = (\inst10|Mux0~7_combout  & (!\SW~combout [3] & ((!\SW~combout [5]) # (!\SW~combout [4]))))

	.dataa(\inst10|Mux0~7_combout ),
	.datab(\SW~combout [3]),
	.datac(\SW~combout [4]),
	.datad(\SW~combout [5]),
	.cin(gnd),
	.combout(\inst10|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~8 .lut_mask = 16'h0222;
defparam \inst10|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y19_N26
cycloneii_lcell_comb \inst10|Mux0~9 (
// Equation(s):
// \inst10|Mux0~9_combout  = (\SW~combout [8] & (\SW~combout [6] $ (!\SW~combout [7]))) # (!\SW~combout [8] & (\SW~combout [6] & !\SW~combout [7]))

	.dataa(vcc),
	.datab(\SW~combout [8]),
	.datac(\SW~combout [6]),
	.datad(\SW~combout [7]),
	.cin(gnd),
	.combout(\inst10|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~9 .lut_mask = 16'hC03C;
defparam \inst10|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N30
cycloneii_lcell_comb \inst10|Mux0~10 (
// Equation(s):
// \inst10|Mux0~10_combout  = (\inst10|LUT_INDEX [4] & (((\inst10|LUT_INDEX [1])))) # (!\inst10|LUT_INDEX [4] & (\SW~combout [0] & (\inst10|LUT_INDEX [1] $ (\SW~combout [2]))))

	.dataa(\SW~combout [0]),
	.datab(\inst10|LUT_INDEX [4]),
	.datac(\inst10|LUT_INDEX [1]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\inst10|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~10 .lut_mask = 16'hC2E0;
defparam \inst10|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N20
cycloneii_lcell_comb \inst10|Mux0~11 (
// Equation(s):
// \inst10|Mux0~11_combout  = (\inst10|Mux0~10_combout  & (\inst10|LUT_INDEX [3] & (!\SW~combout [1] & !\inst10|LUT_INDEX [4]))) # (!\inst10|Mux0~10_combout  & (((\inst10|LUT_INDEX [4]))))

	.dataa(\inst10|LUT_INDEX [3]),
	.datab(\inst10|Mux0~10_combout ),
	.datac(\SW~combout [1]),
	.datad(\inst10|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\inst10|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~11 .lut_mask = 16'h3308;
defparam \inst10|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N30
cycloneii_lcell_comb \inst10|Mux0~12 (
// Equation(s):
// \inst10|Mux0~12_combout  = (\inst10|Mux0~8_combout ) # ((\inst10|Mux0~11_combout  & ((\inst10|Mux0~9_combout ) # (\inst10|LUT_INDEX [3]))) # (!\inst10|Mux0~11_combout  & ((!\inst10|LUT_INDEX [3]))))

	.dataa(\inst10|Mux0~11_combout ),
	.datab(\inst10|Mux0~9_combout ),
	.datac(\inst10|LUT_INDEX [3]),
	.datad(\inst10|Mux0~8_combout ),
	.cin(gnd),
	.combout(\inst10|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~12 .lut_mask = 16'hFFAD;
defparam \inst10|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N22
cycloneii_lcell_comb \inst10|Mux0~13 (
// Equation(s):
// \inst10|Mux0~13_combout  = (\SW~combout [0]) # ((\SW~combout [2] & \SW~combout [1]))

	.dataa(\SW~combout [2]),
	.datab(\SW~combout [1]),
	.datac(\SW~combout [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst10|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~13 .lut_mask = 16'hF8F8;
defparam \inst10|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N4
cycloneii_lcell_comb \inst10|Mux0~14 (
// Equation(s):
// \inst10|Mux0~14_combout  = (\inst10|LUT_INDEX [1] & ((\inst10|Mux0~13_combout ) # (\inst10|LUT_INDEX [4])))

	.dataa(vcc),
	.datab(\inst10|Mux0~13_combout ),
	.datac(\inst10|LUT_INDEX [1]),
	.datad(\inst10|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\inst10|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~14 .lut_mask = 16'hF0C0;
defparam \inst10|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N0
cycloneii_lcell_comb \inst10|Mux0~15 (
// Equation(s):
// \inst10|Mux0~15_combout  = (\SW~combout [3] & (!\SW~combout [4] & \SW~combout [5]))

	.dataa(vcc),
	.datab(\SW~combout [3]),
	.datac(\SW~combout [4]),
	.datad(\SW~combout [5]),
	.cin(gnd),
	.combout(\inst10|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~15 .lut_mask = 16'h0C00;
defparam \inst10|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N6
cycloneii_lcell_comb \inst10|Mux0~16 (
// Equation(s):
// \inst10|Mux0~16_combout  = (\inst10|LUT_INDEX [3] & ((\inst10|Mux0~15_combout ))) # (!\inst10|LUT_INDEX [3] & (\inst10|Mux0~9_combout ))

	.dataa(vcc),
	.datab(\inst10|Mux0~9_combout ),
	.datac(\inst10|LUT_INDEX [3]),
	.datad(\inst10|Mux0~15_combout ),
	.cin(gnd),
	.combout(\inst10|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~16 .lut_mask = 16'hFC0C;
defparam \inst10|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N22
cycloneii_lcell_comb \inst10|Mux0~17 (
// Equation(s):
// \inst10|Mux0~17_combout  = (\inst10|Mux0~14_combout  & (((\inst10|LUT_INDEX [4] & \inst10|Mux0~16_combout )))) # (!\inst10|Mux0~14_combout  & (\inst10|LUT_INDEX [3] $ ((\inst10|LUT_INDEX [4]))))

	.dataa(\inst10|LUT_INDEX [3]),
	.datab(\inst10|LUT_INDEX [4]),
	.datac(\inst10|Mux0~14_combout ),
	.datad(\inst10|Mux0~16_combout ),
	.cin(gnd),
	.combout(\inst10|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~17 .lut_mask = 16'hC606;
defparam \inst10|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N8
cycloneii_lcell_comb \inst10|Mux0~18 (
// Equation(s):
// \inst10|Mux0~18_combout  = (\inst10|LUT_INDEX [0] & (((\inst10|LUT_INDEX [2]) # (\inst10|Mux0~12_combout )))) # (!\inst10|LUT_INDEX [0] & (\inst10|Mux0~17_combout  & (!\inst10|LUT_INDEX [2])))

	.dataa(\inst10|LUT_INDEX [0]),
	.datab(\inst10|Mux0~17_combout ),
	.datac(\inst10|LUT_INDEX [2]),
	.datad(\inst10|Mux0~12_combout ),
	.cin(gnd),
	.combout(\inst10|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~18 .lut_mask = 16'hAEA4;
defparam \inst10|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N2
cycloneii_lcell_comb \inst10|Mux0~19 (
// Equation(s):
// \inst10|Mux0~19_combout  = (\inst10|LUT_INDEX [2] & (\inst10|LUT_INDEX [3] & (\inst10|Mux0~18_combout  $ (\inst10|Mux0~6_combout )))) # (!\inst10|LUT_INDEX [2] & (\inst10|Mux0~18_combout ))

	.dataa(\inst10|LUT_INDEX [2]),
	.datab(\inst10|Mux0~18_combout ),
	.datac(\inst10|LUT_INDEX [3]),
	.datad(\inst10|Mux0~6_combout ),
	.cin(gnd),
	.combout(\inst10|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~19 .lut_mask = 16'h64C4;
defparam \inst10|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y19_N24
cycloneii_lcell_comb \inst10|Mux0~21 (
// Equation(s):
// \inst10|Mux0~21_combout  = (\inst10|LUT_INDEX [4]) # ((!\SW~combout [0] & !\SW~combout [1]))

	.dataa(\inst10|LUT_INDEX [4]),
	.datab(vcc),
	.datac(\SW~combout [0]),
	.datad(\SW~combout [1]),
	.cin(gnd),
	.combout(\inst10|Mux0~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~21 .lut_mask = 16'hAAAF;
defparam \inst10|Mux0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y19_N22
cycloneii_lcell_comb \inst10|Mux0~22 (
// Equation(s):
// \inst10|Mux0~22_combout  = (\inst10|LUT_INDEX [4] & ((\SW~combout [7] & ((\SW~combout [8]) # (\SW~combout [6]))) # (!\SW~combout [7] & ((!\SW~combout [6]) # (!\SW~combout [8])))))

	.dataa(\SW~combout [7]),
	.datab(\SW~combout [8]),
	.datac(\SW~combout [6]),
	.datad(\inst10|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\inst10|Mux0~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~22 .lut_mask = 16'hBD00;
defparam \inst10|Mux0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y19_N12
cycloneii_lcell_comb \inst10|Mux0~23 (
// Equation(s):
// \inst10|Mux0~23_combout  = (\inst10|LUT_INDEX [1] & (((\inst10|LUT_INDEX [3])))) # (!\inst10|LUT_INDEX [1] & ((\inst10|LUT_INDEX [3] & ((\inst10|Mux0~21_combout ))) # (!\inst10|LUT_INDEX [3] & (\inst10|Mux0~22_combout ))))

	.dataa(\inst10|LUT_INDEX [1]),
	.datab(\inst10|Mux0~22_combout ),
	.datac(\inst10|Mux0~21_combout ),
	.datad(\inst10|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\inst10|Mux0~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~23 .lut_mask = 16'hFA44;
defparam \inst10|Mux0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N6
cycloneii_lcell_comb \inst10|Mux0~24 (
// Equation(s):
// \inst10|Mux0~24_combout  = (!\SW~combout [5] & (\inst10|LUT_INDEX [4] & ((\SW~combout [3]) # (\SW~combout [4]))))

	.dataa(\SW~combout [5]),
	.datab(\SW~combout [3]),
	.datac(\SW~combout [4]),
	.datad(\inst10|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\inst10|Mux0~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~24 .lut_mask = 16'h5400;
defparam \inst10|Mux0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N8
cycloneii_lcell_comb \inst10|Mux0~25 (
// Equation(s):
// \inst10|Mux0~25_combout  = (\inst10|Mux0~24_combout ) # (\inst10|Mux0~2_combout )

	.dataa(\inst10|Mux0~24_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst10|Mux0~2_combout ),
	.cin(gnd),
	.combout(\inst10|Mux0~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~25 .lut_mask = 16'hFFAA;
defparam \inst10|Mux0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N20
cycloneii_lcell_comb \inst10|Mux0~26 (
// Equation(s):
// \inst10|Mux0~26_combout  = (\inst10|LUT_INDEX [1] & ((\inst10|Mux0~23_combout  & ((\inst10|Mux0~25_combout ))) # (!\inst10|Mux0~23_combout  & (!\inst10|LUT_INDEX [4])))) # (!\inst10|LUT_INDEX [1] & (((\inst10|Mux0~23_combout ))))

	.dataa(\inst10|LUT_INDEX [4]),
	.datab(\inst10|LUT_INDEX [1]),
	.datac(\inst10|Mux0~25_combout ),
	.datad(\inst10|Mux0~23_combout ),
	.cin(gnd),
	.combout(\inst10|Mux0~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~26 .lut_mask = 16'hF344;
defparam \inst10|Mux0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N18
cycloneii_lcell_comb \inst10|Mux0~27 (
// Equation(s):
// \inst10|Mux0~27_combout  = (\inst10|LUT_INDEX [4] & ((\inst10|LUT_INDEX [1]) # ((!\inst10|LUT_INDEX [3])))) # (!\inst10|LUT_INDEX [4] & ((\inst10|LUT_INDEX [1] & ((!\inst10|LUT_INDEX [3]))) # (!\inst10|LUT_INDEX [1] & (!\SW~combout [2] & \inst10|LUT_INDEX 
// [3]))))

	.dataa(\inst10|LUT_INDEX [4]),
	.datab(\inst10|LUT_INDEX [1]),
	.datac(\SW~combout [2]),
	.datad(\inst10|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\inst10|Mux0~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~27 .lut_mask = 16'h89EE;
defparam \inst10|Mux0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y19_N30
cycloneii_lcell_comb \inst10|Mux0~28 (
// Equation(s):
// \inst10|Mux0~28_combout  = ((\SW~combout [0] & \SW~combout [1])) # (!\inst10|LUT_INDEX [3])

	.dataa(vcc),
	.datab(\inst10|LUT_INDEX [3]),
	.datac(\SW~combout [0]),
	.datad(\SW~combout [1]),
	.cin(gnd),
	.combout(\inst10|Mux0~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~28 .lut_mask = 16'hF333;
defparam \inst10|Mux0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N8
cycloneii_lcell_comb \inst10|Mux0~29 (
// Equation(s):
// \inst10|Mux0~29_combout  = (\inst10|LUT_INDEX [4] & ((\inst10|Mux0~27_combout ) # ((\inst10|Mux0~4_combout )))) # (!\inst10|LUT_INDEX [4] & (\inst10|Mux0~27_combout  & (\inst10|Mux0~28_combout )))

	.dataa(\inst10|LUT_INDEX [4]),
	.datab(\inst10|Mux0~27_combout ),
	.datac(\inst10|Mux0~28_combout ),
	.datad(\inst10|Mux0~4_combout ),
	.cin(gnd),
	.combout(\inst10|Mux0~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~29 .lut_mask = 16'hEAC8;
defparam \inst10|Mux0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N30
cycloneii_lcell_comb \inst10|Decoder6~0 (
// Equation(s):
// \inst10|Decoder6~0_combout  = (\SW~combout [4] & (\SW~combout [5] & \SW~combout [3]))

	.dataa(vcc),
	.datab(\SW~combout [4]),
	.datac(\SW~combout [5]),
	.datad(\SW~combout [3]),
	.cin(gnd),
	.combout(\inst10|Decoder6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Decoder6~0 .lut_mask = 16'hC000;
defparam \inst10|Decoder6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N2
cycloneii_lcell_comb \inst10|Mux0~30 (
// Equation(s):
// \inst10|Mux0~30_combout  = (\inst10|LUT_INDEX [4] & ((\inst10|LUT_INDEX [3] & ((\inst10|LUT_INDEX [1]) # (\inst10|Decoder6~0_combout ))) # (!\inst10|LUT_INDEX [3] & (!\inst10|LUT_INDEX [1])))) # (!\inst10|LUT_INDEX [4] & (\inst10|LUT_INDEX [3]))

	.dataa(\inst10|LUT_INDEX [4]),
	.datab(\inst10|LUT_INDEX [3]),
	.datac(\inst10|LUT_INDEX [1]),
	.datad(\inst10|Decoder6~0_combout ),
	.cin(gnd),
	.combout(\inst10|Mux0~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~30 .lut_mask = 16'hCEC6;
defparam \inst10|Mux0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N20
cycloneii_lcell_comb \inst10|Mux0~31 (
// Equation(s):
// \inst10|Mux0~31_combout  = (!\inst10|LUT_INDEX [4] & ((\SW~combout [2]) # ((!\SW~combout [1] & !\SW~combout [0]))))

	.dataa(\inst10|LUT_INDEX [4]),
	.datab(\SW~combout [1]),
	.datac(\SW~combout [2]),
	.datad(\SW~combout [0]),
	.cin(gnd),
	.combout(\inst10|Mux0~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~31 .lut_mask = 16'h5051;
defparam \inst10|Mux0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N10
cycloneii_lcell_comb \inst10|Mux0~32 (
// Equation(s):
// \inst10|Mux0~32_combout  = (\inst10|Mux0~31_combout ) # ((\inst10|LUT_INDEX [4] & ((\SW~combout [3]) # (\SW~combout [4]))))

	.dataa(\inst10|Mux0~31_combout ),
	.datab(\SW~combout [3]),
	.datac(\SW~combout [4]),
	.datad(\inst10|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\inst10|Mux0~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~32 .lut_mask = 16'hFEAA;
defparam \inst10|Mux0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N28
cycloneii_lcell_comb \inst10|Mux0~33 (
// Equation(s):
// \inst10|Mux0~33_combout  = (\inst10|LUT_INDEX [1] & ((\inst10|Mux0~30_combout  & ((!\inst10|Mux0~32_combout ))) # (!\inst10|Mux0~30_combout  & (\inst10|Mux0~22_combout )))) # (!\inst10|LUT_INDEX [1] & (((\inst10|Mux0~30_combout ))))

	.dataa(\inst10|Mux0~22_combout ),
	.datab(\inst10|LUT_INDEX [1]),
	.datac(\inst10|Mux0~32_combout ),
	.datad(\inst10|Mux0~30_combout ),
	.cin(gnd),
	.combout(\inst10|Mux0~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~33 .lut_mask = 16'h3F88;
defparam \inst10|Mux0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N22
cycloneii_lcell_comb \inst10|Mux1~2 (
// Equation(s):
// \inst10|Mux1~2_combout  = (\inst10|LUT_INDEX [0] & (((\inst10|LUT_INDEX [2])))) # (!\inst10|LUT_INDEX [0] & ((\inst10|LUT_INDEX [2] & ((\inst10|Mux0~29_combout ))) # (!\inst10|LUT_INDEX [2] & (\inst10|Mux0~33_combout ))))

	.dataa(\inst10|LUT_INDEX [0]),
	.datab(\inst10|Mux0~33_combout ),
	.datac(\inst10|Mux0~29_combout ),
	.datad(\inst10|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\inst10|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux1~2 .lut_mask = 16'hFA44;
defparam \inst10|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N8
cycloneii_lcell_comb \inst10|Mux0~34 (
// Equation(s):
// \inst10|Mux0~34_combout  = (\SW~combout [4] & (\SW~combout [3] & (!\inst10|LUT_INDEX [1] & !\SW~combout [5])))

	.dataa(\SW~combout [4]),
	.datab(\SW~combout [3]),
	.datac(\inst10|LUT_INDEX [1]),
	.datad(\SW~combout [5]),
	.cin(gnd),
	.combout(\inst10|Mux0~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~34 .lut_mask = 16'h0008;
defparam \inst10|Mux0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y19_N8
cycloneii_lcell_comb \inst10|Mux0~35 (
// Equation(s):
// \inst10|Mux0~35_combout  = ((\SW~combout [8] & ((\SW~combout [7]) # (\SW~combout [6])))) # (!\inst10|LUT_INDEX [1])

	.dataa(\SW~combout [7]),
	.datab(\SW~combout [8]),
	.datac(\SW~combout [6]),
	.datad(\inst10|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\inst10|Mux0~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~35 .lut_mask = 16'hC8FF;
defparam \inst10|Mux0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y19_N14
cycloneii_lcell_comb \inst10|Mux0~36 (
// Equation(s):
// \inst10|Mux0~36_combout  = (\inst10|LUT_INDEX [3] & ((\inst10|Mux0~34_combout ) # ((!\inst10|LUT_INDEX [4] & \inst10|Mux0~35_combout ))))

	.dataa(\inst10|LUT_INDEX [4]),
	.datab(\inst10|LUT_INDEX [3]),
	.datac(\inst10|Mux0~35_combout ),
	.datad(\inst10|Mux0~34_combout ),
	.cin(gnd),
	.combout(\inst10|Mux0~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~36 .lut_mask = 16'hCC40;
defparam \inst10|Mux0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N0
cycloneii_lcell_comb \inst10|Mux0~37 (
// Equation(s):
// \inst10|Mux0~37_combout  = (\inst10|LUT_INDEX [4]) # ((\SW~combout [1] & (\SW~combout [2] & \SW~combout [0])))

	.dataa(\inst10|LUT_INDEX [4]),
	.datab(\SW~combout [1]),
	.datac(\SW~combout [2]),
	.datad(\SW~combout [0]),
	.cin(gnd),
	.combout(\inst10|Mux0~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~37 .lut_mask = 16'hEAAA;
defparam \inst10|Mux0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N4
cycloneii_lcell_comb \inst10|Mux0~38 (
// Equation(s):
// \inst10|Mux0~38_combout  = (\inst10|Mux0~36_combout ) # ((\inst10|Mux0~37_combout  & (\inst10|LUT_INDEX [1] & !\inst10|LUT_INDEX [3])))

	.dataa(\inst10|Mux0~36_combout ),
	.datab(\inst10|Mux0~37_combout ),
	.datac(\inst10|LUT_INDEX [1]),
	.datad(\inst10|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\inst10|Mux0~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~38 .lut_mask = 16'hAAEA;
defparam \inst10|Mux0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N6
cycloneii_lcell_comb \inst10|Mux1~3 (
// Equation(s):
// \inst10|Mux1~3_combout  = (\inst10|LUT_INDEX [0] & ((\inst10|Mux1~2_combout  & ((\inst10|Mux0~38_combout ))) # (!\inst10|Mux1~2_combout  & (\inst10|Mux0~26_combout )))) # (!\inst10|LUT_INDEX [0] & (((\inst10|Mux1~2_combout ))))

	.dataa(\inst10|Mux0~26_combout ),
	.datab(\inst10|Mux0~38_combout ),
	.datac(\inst10|LUT_INDEX [0]),
	.datad(\inst10|Mux1~2_combout ),
	.cin(gnd),
	.combout(\inst10|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux1~3 .lut_mask = 16'hCFA0;
defparam \inst10|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N26
cycloneii_lcell_comb \inst10|Mux0~39 (
// Equation(s):
// \inst10|Mux0~39_combout  = (\inst10|LUT_INDEX [4] & (((!\SW~combout [5] & \SW~combout [3])) # (!\inst10|LUT_INDEX [3])))

	.dataa(\SW~combout [5]),
	.datab(\SW~combout [3]),
	.datac(\inst10|LUT_INDEX [4]),
	.datad(\inst10|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\inst10|Mux0~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~39 .lut_mask = 16'h40F0;
defparam \inst10|Mux0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N16
cycloneii_lcell_comb \inst10|Mux0~40 (
// Equation(s):
// \inst10|Mux0~40_combout  = (!\inst10|LUT_INDEX [1] & ((\inst10|Mux0~39_combout ) # ((\inst10|Mux0~2_combout  & \inst10|LUT_INDEX [3]))))

	.dataa(\inst10|Mux0~2_combout ),
	.datab(\inst10|Mux0~39_combout ),
	.datac(\inst10|LUT_INDEX [1]),
	.datad(\inst10|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\inst10|Mux0~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~40 .lut_mask = 16'h0E0C;
defparam \inst10|Mux0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N28
cycloneii_lcell_comb \inst10|Mux0~41 (
// Equation(s):
// \inst10|Mux0~41_combout  = (\SW~combout [0] & ((\inst10|LUT_INDEX [1] & ((!\SW~combout [2]))) # (!\inst10|LUT_INDEX [1] & (!\SW~combout [1]))))

	.dataa(\SW~combout [0]),
	.datab(\inst10|LUT_INDEX [1]),
	.datac(\SW~combout [1]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\inst10|Mux0~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~41 .lut_mask = 16'h028A;
defparam \inst10|Mux0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N14
cycloneii_lcell_comb \inst10|Mux0~42 (
// Equation(s):
// \inst10|Mux0~42_combout  = (\inst10|LUT_INDEX [3] & (!\inst10|LUT_INDEX [4] & \inst10|Mux0~41_combout ))

	.dataa(\inst10|LUT_INDEX [3]),
	.datab(\inst10|LUT_INDEX [4]),
	.datac(vcc),
	.datad(\inst10|Mux0~41_combout ),
	.cin(gnd),
	.combout(\inst10|Mux0~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~42 .lut_mask = 16'h2200;
defparam \inst10|Mux0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y19_N0
cycloneii_lcell_comb \inst10|WideOr6~0 (
// Equation(s):
// \inst10|WideOr6~0_combout  = (\SW~combout [8] & (!\SW~combout [6] & \SW~combout [7])) # (!\SW~combout [8] & (\SW~combout [6] $ (!\SW~combout [7])))

	.dataa(vcc),
	.datab(\SW~combout [8]),
	.datac(\SW~combout [6]),
	.datad(\SW~combout [7]),
	.cin(gnd),
	.combout(\inst10|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|WideOr6~0 .lut_mask = 16'h3C03;
defparam \inst10|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N4
cycloneii_lcell_comb \inst10|Mux0~43 (
// Equation(s):
// \inst10|Mux0~43_combout  = (!\inst10|LUT_INDEX [3] & (!\inst10|LUT_INDEX [1] & (\inst10|WideOr6~0_combout  & \inst10|LUT_INDEX [4])))

	.dataa(\inst10|LUT_INDEX [3]),
	.datab(\inst10|LUT_INDEX [1]),
	.datac(\inst10|WideOr6~0_combout ),
	.datad(\inst10|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\inst10|Mux0~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~43 .lut_mask = 16'h1000;
defparam \inst10|Mux0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N26
cycloneii_lcell_comb \inst10|Mux0~44 (
// Equation(s):
// \inst10|Mux0~44_combout  = ((\SW~combout [4] & (\SW~combout [3] & !\SW~combout [5])) # (!\SW~combout [4] & (!\SW~combout [3]))) # (!\inst10|LUT_INDEX [3])

	.dataa(\SW~combout [4]),
	.datab(\SW~combout [3]),
	.datac(\inst10|LUT_INDEX [3]),
	.datad(\SW~combout [5]),
	.cin(gnd),
	.combout(\inst10|Mux0~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~44 .lut_mask = 16'h1F9F;
defparam \inst10|Mux0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N24
cycloneii_lcell_comb \inst10|Mux0~45 (
// Equation(s):
// \inst10|Mux0~45_combout  = (\inst10|Mux0~43_combout ) # ((\inst10|Mux0~42_combout ) # ((\inst10|Mux0~7_combout  & \inst10|Mux0~44_combout )))

	.dataa(\inst10|Mux0~7_combout ),
	.datab(\inst10|Mux0~44_combout ),
	.datac(\inst10|Mux0~43_combout ),
	.datad(\inst10|Mux0~42_combout ),
	.cin(gnd),
	.combout(\inst10|Mux0~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~45 .lut_mask = 16'hFFF8;
defparam \inst10|Mux0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N26
cycloneii_lcell_comb \inst10|Mux0~46 (
// Equation(s):
// \inst10|Mux0~46_combout  = (\inst10|LUT_INDEX [1] & ((\SW~combout [0] & (\SW~combout [1] & !\SW~combout [2])) # (!\SW~combout [0] & (!\SW~combout [1]))))

	.dataa(\SW~combout [0]),
	.datab(\inst10|LUT_INDEX [1]),
	.datac(\SW~combout [1]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\inst10|Mux0~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~46 .lut_mask = 16'h0484;
defparam \inst10|Mux0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N24
cycloneii_lcell_comb \inst10|Mux0~47 (
// Equation(s):
// \inst10|Mux0~47_combout  = (\inst10|LUT_INDEX [3] & (\inst10|Mux0~46_combout )) # (!\inst10|LUT_INDEX [3] & (((\inst10|WideOr6~0_combout  & \inst10|Mux0~7_combout ))))

	.dataa(\inst10|LUT_INDEX [3]),
	.datab(\inst10|Mux0~46_combout ),
	.datac(\inst10|WideOr6~0_combout ),
	.datad(\inst10|Mux0~7_combout ),
	.cin(gnd),
	.combout(\inst10|Mux0~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~47 .lut_mask = 16'hD888;
defparam \inst10|Mux0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N2
cycloneii_lcell_comb \inst10|Mux0~48 (
// Equation(s):
// \inst10|Mux0~48_combout  = (\SW~combout [4] & (!\SW~combout [3] & !\inst10|LUT_INDEX [1])) # (!\SW~combout [4] & (\SW~combout [3] & \inst10|LUT_INDEX [1]))

	.dataa(\SW~combout [4]),
	.datab(\SW~combout [3]),
	.datac(\inst10|LUT_INDEX [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst10|Mux0~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~48 .lut_mask = 16'h4242;
defparam \inst10|Mux0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N4
cycloneii_lcell_comb \inst10|Mux0~49 (
// Equation(s):
// \inst10|Mux0~49_combout  = (\inst10|LUT_INDEX [3] & (\inst10|Mux0~48_combout  & ((\SW~combout [5]) # (\inst10|LUT_INDEX [1])))) # (!\inst10|LUT_INDEX [3] & (((\inst10|LUT_INDEX [1]))))

	.dataa(\inst10|LUT_INDEX [3]),
	.datab(\SW~combout [5]),
	.datac(\inst10|LUT_INDEX [1]),
	.datad(\inst10|Mux0~48_combout ),
	.cin(gnd),
	.combout(\inst10|Mux0~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~49 .lut_mask = 16'hF850;
defparam \inst10|Mux0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N18
cycloneii_lcell_comb \inst10|Mux0~50 (
// Equation(s):
// \inst10|Mux0~50_combout  = (\inst10|LUT_INDEX [3] & ((\inst10|LUT_INDEX [4] & ((\inst10|Mux0~49_combout ))) # (!\inst10|LUT_INDEX [4] & (\inst10|Mux0~47_combout )))) # (!\inst10|LUT_INDEX [3] & ((\inst10|Mux0~47_combout ) # ((!\inst10|LUT_INDEX [4] & 
// \inst10|Mux0~49_combout ))))

	.dataa(\inst10|LUT_INDEX [3]),
	.datab(\inst10|LUT_INDEX [4]),
	.datac(\inst10|Mux0~47_combout ),
	.datad(\inst10|Mux0~49_combout ),
	.cin(gnd),
	.combout(\inst10|Mux0~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~50 .lut_mask = 16'hF970;
defparam \inst10|Mux0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N12
cycloneii_lcell_comb \inst10|Mux2~2 (
// Equation(s):
// \inst10|Mux2~2_combout  = (\inst10|LUT_INDEX [0] & (((\inst10|LUT_INDEX [2]) # (\inst10|Mux0~45_combout )))) # (!\inst10|LUT_INDEX [0] & (\inst10|Mux0~50_combout  & (!\inst10|LUT_INDEX [2])))

	.dataa(\inst10|LUT_INDEX [0]),
	.datab(\inst10|Mux0~50_combout ),
	.datac(\inst10|LUT_INDEX [2]),
	.datad(\inst10|Mux0~45_combout ),
	.cin(gnd),
	.combout(\inst10|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux2~2 .lut_mask = 16'hAEA4;
defparam \inst10|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N14
cycloneii_lcell_comb \inst10|Mux0~51 (
// Equation(s):
// \inst10|Mux0~51_combout  = (!\inst10|LUT_INDEX [1] & ((\inst10|LUT_INDEX [3] & (\inst10|Mux0~4_combout  & \inst10|LUT_INDEX [4])) # (!\inst10|LUT_INDEX [3] & ((!\inst10|LUT_INDEX [4])))))

	.dataa(\inst10|Mux0~4_combout ),
	.datab(\inst10|LUT_INDEX [3]),
	.datac(\inst10|LUT_INDEX [1]),
	.datad(\inst10|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\inst10|Mux0~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~51 .lut_mask = 16'h0803;
defparam \inst10|Mux0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y19_N18
cycloneii_lcell_comb \inst10|Mux0~52 (
// Equation(s):
// \inst10|Mux0~52_combout  = (\inst10|LUT_INDEX [3] & ((\SW~combout [7] & (!\SW~combout [8])) # (!\SW~combout [7] & (\SW~combout [8] & !\SW~combout [6]))))

	.dataa(\SW~combout [7]),
	.datab(\SW~combout [8]),
	.datac(\SW~combout [6]),
	.datad(\inst10|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\inst10|Mux0~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~52 .lut_mask = 16'h2600;
defparam \inst10|Mux0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N6
cycloneii_lcell_comb \inst10|Mux0~53 (
// Equation(s):
// \inst10|Mux0~53_combout  = (\inst10|Mux0~52_combout ) # ((!\inst10|LUT_INDEX [3] & (\inst5|Add0~1_combout  & !\SW~combout [0])))

	.dataa(\inst10|LUT_INDEX [3]),
	.datab(\inst5|Add0~1_combout ),
	.datac(\SW~combout [0]),
	.datad(\inst10|Mux0~52_combout ),
	.cin(gnd),
	.combout(\inst10|Mux0~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~53 .lut_mask = 16'hFF04;
defparam \inst10|Mux0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N16
cycloneii_lcell_comb \inst10|Mux0~54 (
// Equation(s):
// \inst10|Mux0~54_combout  = (\inst10|Mux0~51_combout ) # ((!\inst10|LUT_INDEX [4] & (\inst10|LUT_INDEX [1] & \inst10|Mux0~53_combout )))

	.dataa(\inst10|Mux0~51_combout ),
	.datab(\inst10|LUT_INDEX [4]),
	.datac(\inst10|LUT_INDEX [1]),
	.datad(\inst10|Mux0~53_combout ),
	.cin(gnd),
	.combout(\inst10|Mux0~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~54 .lut_mask = 16'hBAAA;
defparam \inst10|Mux0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N10
cycloneii_lcell_comb \inst10|Mux2~3 (
// Equation(s):
// \inst10|Mux2~3_combout  = (\inst10|LUT_INDEX [2] & ((\inst10|Mux2~2_combout  & (\inst10|Mux0~54_combout )) # (!\inst10|Mux2~2_combout  & ((\inst10|Mux0~40_combout ))))) # (!\inst10|LUT_INDEX [2] & (((\inst10|Mux2~2_combout ))))

	.dataa(\inst10|Mux0~54_combout ),
	.datab(\inst10|Mux0~40_combout ),
	.datac(\inst10|LUT_INDEX [2]),
	.datad(\inst10|Mux2~2_combout ),
	.cin(gnd),
	.combout(\inst10|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux2~3 .lut_mask = 16'hAFC0;
defparam \inst10|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N12
cycloneii_lcell_comb \inst7|read_addr~7 (
// Equation(s):
// \inst7|read_addr~7_combout  = (\inst7|Add3~10_combout  & \KEY~combout [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst7|Add3~10_combout ),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\inst7|read_addr~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|read_addr~7 .lut_mask = 16'hF000;
defparam \inst7|read_addr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y9_N29
cycloneii_lcell_ff \inst3|trigger_flag_ext (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst3|trigger_flag_ext~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|trigger_flag_ext~regout ));

// Location: LCFF_X48_Y9_N11
cycloneii_lcell_ff \inst3|trigger_flag (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\KEY~combout [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|trigger_flag~regout ));

// Location: LCCOMB_X48_Y9_N10
cycloneii_lcell_comb \inst3|trigger_out~0 (
// Equation(s):
// \inst3|trigger_out~0_combout  = (\SW~combout [17] & ((\inst3|trigger_flag_ext~regout ))) # (!\SW~combout [17] & (\inst3|trigger_flag~regout ))

	.dataa(vcc),
	.datab(\SW~combout [17]),
	.datac(\inst3|trigger_flag~regout ),
	.datad(\inst3|trigger_flag_ext~regout ),
	.cin(gnd),
	.combout(\inst3|trigger_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|trigger_out~0 .lut_mask = 16'hFC30;
defparam \inst3|trigger_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y9_N18
cycloneii_lcell_comb \inst7|Selector50~0 (
// Equation(s):
// \inst7|Selector50~0_combout  = (\inst7|second_channel~regout  & ((\inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a2 ))) # (!\inst7|second_channel~regout  & (\inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a2 ))

	.dataa(vcc),
	.datab(\inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a2 ),
	.datac(\inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a2 ),
	.datad(\inst7|second_channel~regout ),
	.cin(gnd),
	.combout(\inst7|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector50~0 .lut_mask = 16'hF0CC;
defparam \inst7|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y9_N20
cycloneii_lcell_comb \inst7|Selector50~1 (
// Equation(s):
// \inst7|Selector50~1_combout  = (\inst7|Selector76~0_combout  & ((\inst7|out_y [2]) # ((!\inst7|state~10_combout  & \inst7|Selector50~0_combout )))) # (!\inst7|Selector76~0_combout  & (!\inst7|state~10_combout  & ((\inst7|Selector50~0_combout ))))

	.dataa(\inst7|Selector76~0_combout ),
	.datab(\inst7|state~10_combout ),
	.datac(\inst7|out_y [2]),
	.datad(\inst7|Selector50~0_combout ),
	.cin(gnd),
	.combout(\inst7|Selector50~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector50~1 .lut_mask = 16'hB3A0;
defparam \inst7|Selector50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N14
cycloneii_lcell_comb \inst7|Selector70~0 (
// Equation(s):
// \inst7|Selector70~0_combout  = (\inst7|Selector62~0_combout  & ((\inst7|read_addr [6]) # ((\inst7|Selector76~0_combout  & \inst7|out_x [6])))) # (!\inst7|Selector62~0_combout  & (\inst7|Selector76~0_combout  & (\inst7|out_x [6])))

	.dataa(\inst7|Selector62~0_combout ),
	.datab(\inst7|Selector76~0_combout ),
	.datac(\inst7|out_x [6]),
	.datad(\inst7|read_addr [6]),
	.cin(gnd),
	.combout(\inst7|Selector70~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector70~0 .lut_mask = 16'hEAC0;
defparam \inst7|Selector70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N20
cycloneii_lcell_comb \inst7|Selector71~0 (
// Equation(s):
// \inst7|Selector71~0_combout  = (\inst7|Selector62~0_combout  & ((\inst7|read_addr [5]) # ((\inst7|out_x [5] & \inst7|Selector76~0_combout )))) # (!\inst7|Selector62~0_combout  & (((\inst7|out_x [5] & \inst7|Selector76~0_combout ))))

	.dataa(\inst7|Selector62~0_combout ),
	.datab(\inst7|read_addr [5]),
	.datac(\inst7|out_x [5]),
	.datad(\inst7|Selector76~0_combout ),
	.cin(gnd),
	.combout(\inst7|Selector71~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector71~0 .lut_mask = 16'hF888;
defparam \inst7|Selector71~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N24
cycloneii_lcell_comb \inst|Add8~22 (
// Equation(s):
// \inst|Add8~22_combout  = (\inst|Add8~20_combout  & \inst|VGA_H_STATE.DISP~regout )

	.dataa(vcc),
	.datab(\inst|Add8~20_combout ),
	.datac(vcc),
	.datad(\inst|VGA_H_STATE.DISP~regout ),
	.cin(gnd),
	.combout(\inst|Add8~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~22 .lut_mask = 16'hCC00;
defparam \inst|Add8~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N0
cycloneii_lcell_comb \inst|Add8~23 (
// Equation(s):
// \inst|Add8~23_combout  = (\inst|Add8~18_combout  & \inst|VGA_H_STATE.DISP~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|Add8~18_combout ),
	.datad(\inst|VGA_H_STATE.DISP~regout ),
	.cin(gnd),
	.combout(\inst|Add8~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~23 .lut_mask = 16'hF000;
defparam \inst|Add8~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N26
cycloneii_lcell_comb \inst|Add8~24 (
// Equation(s):
// \inst|Add8~24_combout  = (\inst|Add8~16_combout  & \inst|VGA_H_STATE.DISP~regout )

	.dataa(vcc),
	.datab(\inst|Add8~16_combout ),
	.datac(vcc),
	.datad(\inst|VGA_H_STATE.DISP~regout ),
	.cin(gnd),
	.combout(\inst|Add8~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~24 .lut_mask = 16'hCC00;
defparam \inst|Add8~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y8_N17
cycloneii_lcell_ff \inst7|downsample_counter[1] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst7|downsample_counter~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|downsample_counter [1]));

// Location: LCCOMB_X57_Y13_N26
cycloneii_lcell_comb \inst5|Add1~26 (
// Equation(s):
// \inst5|Add1~26_combout  = (\inst5|Add0~2_combout  & ((\SW~combout [2] & ((\inst5|Add9~6_combout ))) # (!\SW~combout [2] & (\inst5|Add1~18_combout ))))

	.dataa(\inst5|Add1~18_combout ),
	.datab(\inst5|Add0~2_combout ),
	.datac(\SW~combout [2]),
	.datad(\inst5|Add9~6_combout ),
	.cin(gnd),
	.combout(\inst5|Add1~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add1~26 .lut_mask = 16'hC808;
defparam \inst5|Add1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y13_N30
cycloneii_lcell_comb \inst5|Add0~8 (
// Equation(s):
// \inst5|Add0~8_combout  = (\inst5|Add0~3_combout  & (((\inst5|Add0~1_combout )))) # (!\inst5|Add0~3_combout  & ((\inst5|Add0~1_combout  & (\inst5|Add11~6_combout )) # (!\inst5|Add0~1_combout  & ((\inst5|Add7~6_combout )))))

	.dataa(\inst5|Add11~6_combout ),
	.datab(\inst5|Add0~3_combout ),
	.datac(\inst5|Add0~1_combout ),
	.datad(\inst5|Add7~6_combout ),
	.cin(gnd),
	.combout(\inst5|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add0~8 .lut_mask = 16'hE3E0;
defparam \inst5|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y13_N2
cycloneii_lcell_comb \inst5|Add0~9 (
// Equation(s):
// \inst5|Add0~9_combout  = (\inst5|Add0~3_combout  & ((\inst5|Add0~8_combout  & ((\inst5|Add13~6_combout ))) # (!\inst5|Add0~8_combout  & (\inst5|Add3~6_combout )))) # (!\inst5|Add0~3_combout  & (((\inst5|Add0~8_combout ))))

	.dataa(\inst5|Add3~6_combout ),
	.datab(\inst5|Add13~6_combout ),
	.datac(\inst5|Add0~3_combout ),
	.datad(\inst5|Add0~8_combout ),
	.cin(gnd),
	.combout(\inst5|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add0~9 .lut_mask = 16'hCFA0;
defparam \inst5|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y13_N0
cycloneii_lcell_comb \inst5|Add1~27 (
// Equation(s):
// \inst5|Add1~27_combout  = (\inst5|Add0~2_combout  & ((\SW~combout [2] & (\inst5|Add9~4_combout )) # (!\SW~combout [2] & ((\inst5|Add1~16_combout )))))

	.dataa(\inst5|Add9~4_combout ),
	.datab(\inst5|Add0~2_combout ),
	.datac(\SW~combout [2]),
	.datad(\inst5|Add1~16_combout ),
	.cin(gnd),
	.combout(\inst5|Add1~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add1~27 .lut_mask = 16'h8C80;
defparam \inst5|Add1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y13_N4
cycloneii_lcell_comb \inst5|Add0~10 (
// Equation(s):
// \inst5|Add0~10_combout  = (\inst5|Add0~1_combout  & (\inst5|Add0~3_combout )) # (!\inst5|Add0~1_combout  & ((\inst5|Add0~3_combout  & (\inst5|Add3~4_combout )) # (!\inst5|Add0~3_combout  & ((\inst5|Add7~4_combout )))))

	.dataa(\inst5|Add0~1_combout ),
	.datab(\inst5|Add0~3_combout ),
	.datac(\inst5|Add3~4_combout ),
	.datad(\inst5|Add7~4_combout ),
	.cin(gnd),
	.combout(\inst5|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add0~10 .lut_mask = 16'hD9C8;
defparam \inst5|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y13_N22
cycloneii_lcell_comb \inst5|Add0~11 (
// Equation(s):
// \inst5|Add0~11_combout  = (\inst5|Add0~1_combout  & ((\inst5|Add0~10_combout  & (\inst5|Add13~4_combout )) # (!\inst5|Add0~10_combout  & ((\inst5|Add11~4_combout ))))) # (!\inst5|Add0~1_combout  & (((\inst5|Add0~10_combout ))))

	.dataa(\inst5|Add0~1_combout ),
	.datab(\inst5|Add13~4_combout ),
	.datac(\inst5|Add0~10_combout ),
	.datad(\inst5|Add11~4_combout ),
	.cin(gnd),
	.combout(\inst5|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add0~11 .lut_mask = 16'hDAD0;
defparam \inst5|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y13_N30
cycloneii_lcell_comb \inst5|Add1~28 (
// Equation(s):
// \inst5|Add1~28_combout  = (\inst5|Add0~2_combout  & ((\SW~combout [2] & ((\inst5|Add9~2_combout ))) # (!\SW~combout [2] & (\inst5|Add1~14_combout ))))

	.dataa(\inst5|Add1~14_combout ),
	.datab(\inst5|Add0~2_combout ),
	.datac(\SW~combout [2]),
	.datad(\inst5|Add9~2_combout ),
	.cin(gnd),
	.combout(\inst5|Add1~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add1~28 .lut_mask = 16'hC808;
defparam \inst5|Add1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y13_N28
cycloneii_lcell_comb \inst5|Add0~12 (
// Equation(s):
// \inst5|Add0~12_combout  = (\inst5|Add0~1_combout  & (((\inst5|Add0~3_combout ) # (\inst5|Add11~2_combout )))) # (!\inst5|Add0~1_combout  & (\inst5|Add7~2_combout  & (!\inst5|Add0~3_combout )))

	.dataa(\inst5|Add0~1_combout ),
	.datab(\inst5|Add7~2_combout ),
	.datac(\inst5|Add0~3_combout ),
	.datad(\inst5|Add11~2_combout ),
	.cin(gnd),
	.combout(\inst5|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add0~12 .lut_mask = 16'hAEA4;
defparam \inst5|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y13_N0
cycloneii_lcell_comb \inst5|Add0~13 (
// Equation(s):
// \inst5|Add0~13_combout  = (\inst5|Add0~3_combout  & ((\inst5|Add0~12_combout  & ((\inst5|Add13~2_combout ))) # (!\inst5|Add0~12_combout  & (\inst5|Add3~2_combout )))) # (!\inst5|Add0~3_combout  & (((\inst5|Add0~12_combout ))))

	.dataa(\inst5|Add3~2_combout ),
	.datab(\inst5|Add13~2_combout ),
	.datac(\inst5|Add0~3_combout ),
	.datad(\inst5|Add0~12_combout ),
	.cin(gnd),
	.combout(\inst5|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add0~13 .lut_mask = 16'hCFA0;
defparam \inst5|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y13_N24
cycloneii_lcell_comb \inst5|Add1~29 (
// Equation(s):
// \inst5|Add1~29_combout  = (\inst5|Add0~2_combout  & ((\SW~combout [2] & (\inst5|Add9~0_combout )) # (!\SW~combout [2] & ((\inst5|Add1~12_combout )))))

	.dataa(\inst5|Add9~0_combout ),
	.datab(\SW~combout [2]),
	.datac(\inst5|Add0~2_combout ),
	.datad(\inst5|Add1~12_combout ),
	.cin(gnd),
	.combout(\inst5|Add1~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add1~29 .lut_mask = 16'hB080;
defparam \inst5|Add1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y13_N14
cycloneii_lcell_comb \inst5|Add0~14 (
// Equation(s):
// \inst5|Add0~14_combout  = (\inst5|Add0~1_combout  & (((\inst5|Add0~3_combout ) # (\inst5|Add11~0_combout )))) # (!\inst5|Add0~1_combout  & (\inst5|Add7~0_combout  & (!\inst5|Add0~3_combout )))

	.dataa(\inst5|Add7~0_combout ),
	.datab(\inst5|Add0~1_combout ),
	.datac(\inst5|Add0~3_combout ),
	.datad(\inst5|Add11~0_combout ),
	.cin(gnd),
	.combout(\inst5|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add0~14 .lut_mask = 16'hCEC2;
defparam \inst5|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y13_N30
cycloneii_lcell_comb \inst5|Add0~15 (
// Equation(s):
// \inst5|Add0~15_combout  = (\inst5|Add0~14_combout  & ((\inst5|Add13~0_combout ) # ((!\inst5|Add0~3_combout )))) # (!\inst5|Add0~14_combout  & (((\inst5|Add3~0_combout  & \inst5|Add0~3_combout ))))

	.dataa(\inst5|Add13~0_combout ),
	.datab(\inst5|Add3~0_combout ),
	.datac(\inst5|Add0~14_combout ),
	.datad(\inst5|Add0~3_combout ),
	.cin(gnd),
	.combout(\inst5|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add0~15 .lut_mask = 16'hACF0;
defparam \inst5|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N16
cycloneii_lcell_comb \inst7|downsample_counter~3 (
// Equation(s):
// \inst7|downsample_counter~3_combout  = (\inst7|downsample_counter[2]~1_combout  & (\inst7|downsample_counter [0] $ (\inst7|downsample_counter [1])))

	.dataa(vcc),
	.datab(\inst7|downsample_counter [0]),
	.datac(\inst7|downsample_counter [1]),
	.datad(\inst7|downsample_counter[2]~1_combout ),
	.cin(gnd),
	.combout(\inst7|downsample_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|downsample_counter~3 .lut_mask = 16'h3C00;
defparam \inst7|downsample_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N12
cycloneii_lcell_comb \inst8|Decoder1~0 (
// Equation(s):
// \inst8|Decoder1~0_combout  = (\SW~combout [15] & \SW~combout [14])

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [15]),
	.datad(\SW~combout [14]),
	.cin(gnd),
	.combout(\inst8|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Decoder1~0 .lut_mask = 16'hF000;
defparam \inst8|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N12
cycloneii_lcell_comb \inst8|Add1~12 (
// Equation(s):
// \inst8|Add1~12_combout  = (\SW~combout [5] & ((\inst8|Add9~10_combout ))) # (!\SW~combout [5] & (\inst8|Add1~10_combout ))

	.dataa(vcc),
	.datab(\SW~combout [5]),
	.datac(\inst8|Add1~10_combout ),
	.datad(\inst8|Add9~10_combout ),
	.cin(gnd),
	.combout(\inst8|Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Add1~12 .lut_mask = 16'hFC30;
defparam \inst8|Add1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N4
cycloneii_lcell_comb \inst8|Add1~14 (
// Equation(s):
// \inst8|Add1~14_combout  = (\SW~combout [5] & ((\inst8|Add9~8_combout ))) # (!\SW~combout [5] & (\inst8|Add1~8_combout ))

	.dataa(\SW~combout [5]),
	.datab(vcc),
	.datac(\inst8|Add1~8_combout ),
	.datad(\inst8|Add9~8_combout ),
	.cin(gnd),
	.combout(\inst8|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Add1~14 .lut_mask = 16'hFA50;
defparam \inst8|Add1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N30
cycloneii_lcell_comb \inst8|Add0~6 (
// Equation(s):
// \inst8|Add0~6_combout  = (\inst10|Decoder6~1_combout  & (((\inst8|Add11~6_combout ) # (\inst8|Add0~1_combout )))) # (!\inst10|Decoder6~1_combout  & (\inst8|Add7~6_combout  & ((!\inst8|Add0~1_combout ))))

	.dataa(\inst8|Add7~6_combout ),
	.datab(\inst8|Add11~6_combout ),
	.datac(\inst10|Decoder6~1_combout ),
	.datad(\inst8|Add0~1_combout ),
	.cin(gnd),
	.combout(\inst8|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Add0~6 .lut_mask = 16'hF0CA;
defparam \inst8|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N10
cycloneii_lcell_comb \inst8|Add0~7 (
// Equation(s):
// \inst8|Add0~7_combout  = (\inst8|Add0~1_combout  & ((\inst8|Add0~6_combout  & (\inst8|Add13~6_combout )) # (!\inst8|Add0~6_combout  & ((\inst8|Add3~6_combout ))))) # (!\inst8|Add0~1_combout  & (((\inst8|Add0~6_combout ))))

	.dataa(\inst8|Add13~6_combout ),
	.datab(\inst8|Add3~6_combout ),
	.datac(\inst8|Add0~1_combout ),
	.datad(\inst8|Add0~6_combout ),
	.cin(gnd),
	.combout(\inst8|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Add0~7 .lut_mask = 16'hAFC0;
defparam \inst8|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N0
cycloneii_lcell_comb \inst8|Add0~8 (
// Equation(s):
// \inst8|Add0~8_combout  = (\inst10|Decoder6~1_combout  & (((\inst8|Add0~1_combout )))) # (!\inst10|Decoder6~1_combout  & ((\inst8|Add0~1_combout  & (\inst8|Add3~4_combout )) # (!\inst8|Add0~1_combout  & ((\inst8|Add7~4_combout )))))

	.dataa(\inst10|Decoder6~1_combout ),
	.datab(\inst8|Add3~4_combout ),
	.datac(\inst8|Add0~1_combout ),
	.datad(\inst8|Add7~4_combout ),
	.cin(gnd),
	.combout(\inst8|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Add0~8 .lut_mask = 16'hE5E0;
defparam \inst8|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N26
cycloneii_lcell_comb \inst8|Add0~9 (
// Equation(s):
// \inst8|Add0~9_combout  = (\inst10|Decoder6~1_combout  & ((\inst8|Add0~8_combout  & (\inst8|Add13~4_combout )) # (!\inst8|Add0~8_combout  & ((\inst8|Add11~4_combout ))))) # (!\inst10|Decoder6~1_combout  & (((\inst8|Add0~8_combout ))))

	.dataa(\inst10|Decoder6~1_combout ),
	.datab(\inst8|Add13~4_combout ),
	.datac(\inst8|Add11~4_combout ),
	.datad(\inst8|Add0~8_combout ),
	.cin(gnd),
	.combout(\inst8|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Add0~9 .lut_mask = 16'hDDA0;
defparam \inst8|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N0
cycloneii_lcell_comb \inst8|Add1~18 (
// Equation(s):
// \inst8|Add1~18_combout  = (\SW~combout [5] & (\inst8|Add9~4_combout )) # (!\SW~combout [5] & ((\inst8|Add1~4_combout )))

	.dataa(\SW~combout [5]),
	.datab(vcc),
	.datac(\inst8|Add9~4_combout ),
	.datad(\inst8|Add1~4_combout ),
	.cin(gnd),
	.combout(\inst8|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Add1~18 .lut_mask = 16'hF5A0;
defparam \inst8|Add1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N16
cycloneii_lcell_comb \inst8|Add1~19 (
// Equation(s):
// \inst8|Add1~19_combout  = (\SW~combout [4] & (\inst8|Add0~9_combout )) # (!\SW~combout [4] & ((\SW~combout [3] & ((\inst8|Add1~18_combout ))) # (!\SW~combout [3] & (\inst8|Add0~9_combout ))))

	.dataa(\inst8|Add0~9_combout ),
	.datab(\SW~combout [4]),
	.datac(\SW~combout [3]),
	.datad(\inst8|Add1~18_combout ),
	.cin(gnd),
	.combout(\inst8|Add1~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Add1~19 .lut_mask = 16'hBA8A;
defparam \inst8|Add1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N26
cycloneii_lcell_comb \inst8|Add0~12 (
// Equation(s):
// \inst8|Add0~12_combout  = (\inst10|Decoder6~1_combout  & ((\inst8|Add11~0_combout ) # ((\inst8|Add0~1_combout )))) # (!\inst10|Decoder6~1_combout  & (((\inst8|Add7~0_combout  & !\inst8|Add0~1_combout ))))

	.dataa(\inst8|Add11~0_combout ),
	.datab(\inst8|Add7~0_combout ),
	.datac(\inst10|Decoder6~1_combout ),
	.datad(\inst8|Add0~1_combout ),
	.cin(gnd),
	.combout(\inst8|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Add0~12 .lut_mask = 16'hF0AC;
defparam \inst8|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N20
cycloneii_lcell_comb \inst8|Add1~22 (
// Equation(s):
// \inst8|Add1~22_combout  = (\SW~combout [5] & ((\inst8|Add9~0_combout ))) # (!\SW~combout [5] & (\inst8|Add1~0_combout ))

	.dataa(\inst8|Add1~0_combout ),
	.datab(vcc),
	.datac(\SW~combout [5]),
	.datad(\inst8|Add9~0_combout ),
	.cin(gnd),
	.combout(\inst8|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Add1~22 .lut_mask = 16'hFA0A;
defparam \inst8|Add1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N12
cycloneii_lcell_comb \inst5|Mux2~0 (
// Equation(s):
// \inst5|Mux2~0_combout  = (!\SW~combout [2] & ((\SW~combout [1] & ((\inst2|GPIO_0_TEMP[28]~7 ))) # (!\SW~combout [1] & (\inst2|GPIO_0_TEMP[29]~6 ))))

	.dataa(\inst2|GPIO_0_TEMP[29]~6 ),
	.datab(\SW~combout [2]),
	.datac(\inst2|GPIO_0_TEMP[28]~7 ),
	.datad(\SW~combout [1]),
	.cin(gnd),
	.combout(\inst5|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux2~0 .lut_mask = 16'h3022;
defparam \inst5|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N26
cycloneii_lcell_comb \inst5|Mux2~1 (
// Equation(s):
// \inst5|Mux2~1_combout  = (\SW~combout [1] & (!\SW~combout [2] & (\inst2|GPIO_0_TEMP[30]~5 ))) # (!\SW~combout [1] & (((\inst2|GPIO_0_TEMP[31]~4 ))))

	.dataa(\SW~combout [1]),
	.datab(\SW~combout [2]),
	.datac(\inst2|GPIO_0_TEMP[30]~5 ),
	.datad(\inst2|GPIO_0_TEMP[31]~4 ),
	.cin(gnd),
	.combout(\inst5|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux2~1 .lut_mask = 16'h7520;
defparam \inst5|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N30
cycloneii_lcell_comb \inst5|Mux2~2 (
// Equation(s):
// \inst5|Mux2~2_combout  = (\SW~combout [0] & (\inst5|Mux2~0_combout )) # (!\SW~combout [0] & ((\inst5|Mux2~1_combout )))

	.dataa(\inst5|Mux2~0_combout ),
	.datab(\inst5|Mux2~1_combout ),
	.datac(\SW~combout [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux2~2 .lut_mask = 16'hACAC;
defparam \inst5|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N10
cycloneii_lcell_comb \inst5|Mux8~1 (
// Equation(s):
// \inst5|Mux8~1_combout  = (\SW~combout [1] & ((\inst2|GPIO_0_TEMP[27]~8 ))) # (!\SW~combout [1] & (\inst2|GPIO_0_TEMP[30]~5 ))

	.dataa(vcc),
	.datab(\SW~combout [1]),
	.datac(\inst2|GPIO_0_TEMP[30]~5 ),
	.datad(\inst2|GPIO_0_TEMP[27]~8 ),
	.cin(gnd),
	.combout(\inst5|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux8~1 .lut_mask = 16'hFC30;
defparam \inst5|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N30
cycloneii_lcell_comb \inst5|Mux8~3 (
// Equation(s):
// \inst5|Mux8~3_combout  = (\SW~combout [1] & ((\inst2|GPIO_0_TEMP[25]~10 ))) # (!\SW~combout [1] & (\inst2|GPIO_0_TEMP[28]~7 ))

	.dataa(\SW~combout [1]),
	.datab(vcc),
	.datac(\inst2|GPIO_0_TEMP[28]~7 ),
	.datad(\inst2|GPIO_0_TEMP[25]~10 ),
	.cin(gnd),
	.combout(\inst5|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux8~3 .lut_mask = 16'hFA50;
defparam \inst5|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N6
cycloneii_lcell_comb \inst5|temp_y~3 (
// Equation(s):
// \inst5|temp_y~3_combout  = (\SW~combout [0] & (((\inst5|Mux8~3_combout ) # (\SW~combout [2])))) # (!\SW~combout [0] & (\inst5|Mux8~1_combout  & ((!\SW~combout [2]))))

	.dataa(\inst5|Mux8~1_combout ),
	.datab(\inst5|Mux8~3_combout ),
	.datac(\SW~combout [0]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\inst5|temp_y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|temp_y~3 .lut_mask = 16'hF0CA;
defparam \inst5|temp_y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N12
cycloneii_lcell_comb \inst5|Mux8~6 (
// Equation(s):
// \inst5|Mux8~6_combout  = (\SW~combout [1] & (\inst2|GPIO_0_TEMP[24]~11 )) # (!\SW~combout [1] & ((\inst2|GPIO_0_TEMP[25]~10 )))

	.dataa(\SW~combout [1]),
	.datab(\inst2|GPIO_0_TEMP[24]~11 ),
	.datac(vcc),
	.datad(\inst2|GPIO_0_TEMP[25]~10 ),
	.cin(gnd),
	.combout(\inst5|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux8~6 .lut_mask = 16'hDD88;
defparam \inst5|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N22
cycloneii_lcell_comb \inst5|Mux8~7 (
// Equation(s):
// \inst5|Mux8~7_combout  = (\SW~combout [1] & (\inst2|GPIO_0_TEMP[30]~5 )) # (!\SW~combout [1] & ((\inst2|GPIO_0_TEMP[27]~8 )))

	.dataa(vcc),
	.datab(\SW~combout [1]),
	.datac(\inst2|GPIO_0_TEMP[30]~5 ),
	.datad(\inst2|GPIO_0_TEMP[27]~8 ),
	.cin(gnd),
	.combout(\inst5|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux8~7 .lut_mask = 16'hF3C0;
defparam \inst5|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N16
cycloneii_lcell_comb \inst8|Mux8~1 (
// Equation(s):
// \inst8|Mux8~1_combout  = (\SW~combout [4] & \inst2|GPIO_0_TEMP[12]~23 )

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [4]),
	.datad(\inst2|GPIO_0_TEMP[12]~23 ),
	.cin(gnd),
	.combout(\inst8|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Mux8~1 .lut_mask = 16'hF000;
defparam \inst8|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N16
cycloneii_lcell_comb \inst8|Mux8~3 (
// Equation(s):
// \inst8|Mux8~3_combout  = (!\SW~combout [4] & \inst2|GPIO_0_TEMP[15]~20 )

	.dataa(vcc),
	.datab(\SW~combout [4]),
	.datac(\inst2|GPIO_0_TEMP[15]~20 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst8|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Mux8~3 .lut_mask = 16'h3030;
defparam \inst8|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N20
cycloneii_lcell_comb \inst8|temp_y~2 (
// Equation(s):
// \inst8|temp_y~2_combout  = (\SW~combout [3] & ((\inst8|Mux8~5_combout ) # ((\SW~combout [5])))) # (!\SW~combout [3] & (((!\SW~combout [5] & \inst8|Mux8~2_combout ))))

	.dataa(\inst8|Mux8~5_combout ),
	.datab(\SW~combout [3]),
	.datac(\SW~combout [5]),
	.datad(\inst8|Mux8~2_combout ),
	.cin(gnd),
	.combout(\inst8|temp_y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|temp_y~2 .lut_mask = 16'hCBC8;
defparam \inst8|temp_y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N24
cycloneii_lcell_comb \inst8|Mux8~9 (
// Equation(s):
// \inst8|Mux8~9_combout  = (\SW~combout [4] & (\inst2|GPIO_0_TEMP[14]~21 )) # (!\SW~combout [4] & ((\inst2|GPIO_0_TEMP[11]~24 )))

	.dataa(vcc),
	.datab(\inst2|GPIO_0_TEMP[14]~21 ),
	.datac(\SW~combout [4]),
	.datad(\inst2|GPIO_0_TEMP[11]~24 ),
	.cin(gnd),
	.combout(\inst8|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Mux8~9 .lut_mask = 16'hCFC0;
defparam \inst8|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N10
cycloneii_lcell_comb \inst5|Mux8~10 (
// Equation(s):
// \inst5|Mux8~10_combout  = (\SW~combout [1] & ((\inst2|GPIO_0_TEMP[21]~14 ))) # (!\SW~combout [1] & (\inst2|GPIO_0_TEMP[24]~11 ))

	.dataa(\SW~combout [1]),
	.datab(\inst2|GPIO_0_TEMP[24]~11 ),
	.datac(vcc),
	.datad(\inst2|GPIO_0_TEMP[21]~14 ),
	.cin(gnd),
	.combout(\inst5|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux8~10 .lut_mask = 16'hEE44;
defparam \inst5|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N20
cycloneii_lcell_comb \inst8|Mux8~13 (
// Equation(s):
// \inst8|Mux8~13_combout  = (\SW~combout [4] & ((\inst2|GPIO_0_TEMP[11]~24 ))) # (!\SW~combout [4] & (\inst2|GPIO_0_TEMP[10]~25 ))

	.dataa(vcc),
	.datab(\inst2|GPIO_0_TEMP[10]~25 ),
	.datac(\SW~combout [4]),
	.datad(\inst2|GPIO_0_TEMP[11]~24 ),
	.cin(gnd),
	.combout(\inst8|Mux8~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Mux8~13 .lut_mask = 16'hFC0C;
defparam \inst8|Mux8~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y13_N16
cycloneii_lcell_comb \inst5|Add1~32 (
// Equation(s):
// \inst5|Add1~32_combout  = (\inst5|Add1~26_combout ) # ((\inst5|Add0~9_combout  & ((\SW~combout [1]) # (!\SW~combout [0]))))

	.dataa(\inst5|Add0~9_combout ),
	.datab(\SW~combout [0]),
	.datac(\inst5|Add1~26_combout ),
	.datad(\SW~combout [1]),
	.cin(gnd),
	.combout(\inst5|Add1~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add1~32 .lut_mask = 16'hFAF2;
defparam \inst5|Add1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y13_N16
cycloneii_lcell_comb \inst5|Add1~33 (
// Equation(s):
// \inst5|Add1~33_combout  = (\inst5|Add1~27_combout ) # ((\inst5|Add0~11_combout  & ((\SW~combout [1]) # (!\SW~combout [0]))))

	.dataa(\SW~combout [0]),
	.datab(\inst5|Add0~11_combout ),
	.datac(\inst5|Add1~27_combout ),
	.datad(\SW~combout [1]),
	.cin(gnd),
	.combout(\inst5|Add1~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add1~33 .lut_mask = 16'hFCF4;
defparam \inst5|Add1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y13_N6
cycloneii_lcell_comb \inst5|Add1~34 (
// Equation(s):
// \inst5|Add1~34_combout  = (\inst5|Add1~28_combout ) # ((\inst5|Add0~13_combout  & ((\SW~combout [1]) # (!\SW~combout [0]))))

	.dataa(\SW~combout [1]),
	.datab(\inst5|Add1~28_combout ),
	.datac(\inst5|Add0~13_combout ),
	.datad(\SW~combout [0]),
	.cin(gnd),
	.combout(\inst5|Add1~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add1~34 .lut_mask = 16'hECFC;
defparam \inst5|Add1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y13_N6
cycloneii_lcell_comb \inst5|Add1~35 (
// Equation(s):
// \inst5|Add1~35_combout  = (\inst5|Add1~29_combout ) # ((\inst5|Add0~15_combout  & ((\SW~combout [1]) # (!\SW~combout [0]))))

	.dataa(\SW~combout [0]),
	.datab(\inst5|Add0~15_combout ),
	.datac(\inst5|Add1~29_combout ),
	.datad(\SW~combout [1]),
	.cin(gnd),
	.combout(\inst5|Add1~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add1~35 .lut_mask = 16'hFCF4;
defparam \inst5|Add1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N4
cycloneii_lcell_comb \inst|VGA_V_PIXEL[4]~feeder (
// Equation(s):
// \inst|VGA_V_PIXEL[4]~feeder_combout  = \inst|VGA_V_COUNT [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|VGA_V_COUNT [4]),
	.cin(gnd),
	.combout(\inst|VGA_V_PIXEL[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_V_PIXEL[4]~feeder .lut_mask = 16'hFF00;
defparam \inst|VGA_V_PIXEL[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N28
cycloneii_lcell_comb \inst3|trigger_flag_ext~feeder (
// Equation(s):
// \inst3|trigger_flag_ext~feeder_combout  = \EXT_CLOCK~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXT_CLOCK~combout ),
	.cin(gnd),
	.combout(\inst3|trigger_flag_ext~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|trigger_flag_ext~feeder .lut_mask = 16'hFF00;
defparam \inst3|trigger_flag_ext~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N30
cycloneii_lcell_comb \inst10|B_Sel_X_temp[2]~feeder (
// Equation(s):
// \inst10|B_Sel_X_temp[2]~feeder_combout  = \SW~combout [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [11]),
	.cin(gnd),
	.combout(\inst10|B_Sel_X_temp[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|B_Sel_X_temp[2]~feeder .lut_mask = 16'hFF00;
defparam \inst10|B_Sel_X_temp[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N22
cycloneii_lcell_comb \inst10|B_Sel_X_temp[1]~feeder (
// Equation(s):
// \inst10|B_Sel_X_temp[1]~feeder_combout  = \SW~combout [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [10]),
	.cin(gnd),
	.combout(\inst10|B_Sel_X_temp[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|B_Sel_X_temp[1]~feeder .lut_mask = 16'hFF00;
defparam \inst10|B_Sel_X_temp[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y19_N2
cycloneii_lcell_comb \inst10|A_Sel_X_temp[1]~feeder (
// Equation(s):
// \inst10|A_Sel_X_temp[1]~feeder_combout  = \SW~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [7]),
	.cin(gnd),
	.combout(\inst10|A_Sel_X_temp[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|A_Sel_X_temp[1]~feeder .lut_mask = 16'hFF00;
defparam \inst10|A_Sel_X_temp[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y19_N6
cycloneii_lcell_comb \inst10|B_Sel_Y_temp[2]~feeder (
// Equation(s):
// \inst10|B_Sel_Y_temp[2]~feeder_combout  = \SW~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [5]),
	.cin(gnd),
	.combout(\inst10|B_Sel_Y_temp[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|B_Sel_Y_temp[2]~feeder .lut_mask = 16'hFF00;
defparam \inst10|B_Sel_Y_temp[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[31]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inst2|GPIO_0_TEMP[31]~4 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[31]));
// synopsys translate_off
defparam \GPIO_0[31]~I .input_async_reset = "none";
defparam \GPIO_0[31]~I .input_power_up = "low";
defparam \GPIO_0[31]~I .input_register_mode = "none";
defparam \GPIO_0[31]~I .input_sync_reset = "none";
defparam \GPIO_0[31]~I .oe_async_reset = "none";
defparam \GPIO_0[31]~I .oe_power_up = "low";
defparam \GPIO_0[31]~I .oe_register_mode = "none";
defparam \GPIO_0[31]~I .oe_sync_reset = "none";
defparam \GPIO_0[31]~I .open_drain_output = "true";
defparam \GPIO_0[31]~I .operation_mode = "bidir";
defparam \GPIO_0[31]~I .output_async_reset = "none";
defparam \GPIO_0[31]~I .output_power_up = "low";
defparam \GPIO_0[31]~I .output_register_mode = "none";
defparam \GPIO_0[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[30]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inst2|GPIO_0_TEMP[30]~5 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[30]));
// synopsys translate_off
defparam \GPIO_0[30]~I .input_async_reset = "none";
defparam \GPIO_0[30]~I .input_power_up = "low";
defparam \GPIO_0[30]~I .input_register_mode = "none";
defparam \GPIO_0[30]~I .input_sync_reset = "none";
defparam \GPIO_0[30]~I .oe_async_reset = "none";
defparam \GPIO_0[30]~I .oe_power_up = "low";
defparam \GPIO_0[30]~I .oe_register_mode = "none";
defparam \GPIO_0[30]~I .oe_sync_reset = "none";
defparam \GPIO_0[30]~I .open_drain_output = "true";
defparam \GPIO_0[30]~I .operation_mode = "bidir";
defparam \GPIO_0[30]~I .output_async_reset = "none";
defparam \GPIO_0[30]~I .output_power_up = "low";
defparam \GPIO_0[30]~I .output_register_mode = "none";
defparam \GPIO_0[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[29]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inst2|GPIO_0_TEMP[29]~6 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[29]));
// synopsys translate_off
defparam \GPIO_0[29]~I .input_async_reset = "none";
defparam \GPIO_0[29]~I .input_power_up = "low";
defparam \GPIO_0[29]~I .input_register_mode = "none";
defparam \GPIO_0[29]~I .input_sync_reset = "none";
defparam \GPIO_0[29]~I .oe_async_reset = "none";
defparam \GPIO_0[29]~I .oe_power_up = "low";
defparam \GPIO_0[29]~I .oe_register_mode = "none";
defparam \GPIO_0[29]~I .oe_sync_reset = "none";
defparam \GPIO_0[29]~I .open_drain_output = "true";
defparam \GPIO_0[29]~I .operation_mode = "bidir";
defparam \GPIO_0[29]~I .output_async_reset = "none";
defparam \GPIO_0[29]~I .output_power_up = "low";
defparam \GPIO_0[29]~I .output_register_mode = "none";
defparam \GPIO_0[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[28]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inst2|GPIO_0_TEMP[28]~7 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[28]));
// synopsys translate_off
defparam \GPIO_0[28]~I .input_async_reset = "none";
defparam \GPIO_0[28]~I .input_power_up = "low";
defparam \GPIO_0[28]~I .input_register_mode = "none";
defparam \GPIO_0[28]~I .input_sync_reset = "none";
defparam \GPIO_0[28]~I .oe_async_reset = "none";
defparam \GPIO_0[28]~I .oe_power_up = "low";
defparam \GPIO_0[28]~I .oe_register_mode = "none";
defparam \GPIO_0[28]~I .oe_sync_reset = "none";
defparam \GPIO_0[28]~I .open_drain_output = "true";
defparam \GPIO_0[28]~I .operation_mode = "bidir";
defparam \GPIO_0[28]~I .output_async_reset = "none";
defparam \GPIO_0[28]~I .output_power_up = "low";
defparam \GPIO_0[28]~I .output_register_mode = "none";
defparam \GPIO_0[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[27]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inst2|GPIO_0_TEMP[27]~8 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[27]));
// synopsys translate_off
defparam \GPIO_0[27]~I .input_async_reset = "none";
defparam \GPIO_0[27]~I .input_power_up = "low";
defparam \GPIO_0[27]~I .input_register_mode = "none";
defparam \GPIO_0[27]~I .input_sync_reset = "none";
defparam \GPIO_0[27]~I .oe_async_reset = "none";
defparam \GPIO_0[27]~I .oe_power_up = "low";
defparam \GPIO_0[27]~I .oe_register_mode = "none";
defparam \GPIO_0[27]~I .oe_sync_reset = "none";
defparam \GPIO_0[27]~I .open_drain_output = "true";
defparam \GPIO_0[27]~I .operation_mode = "bidir";
defparam \GPIO_0[27]~I .output_async_reset = "none";
defparam \GPIO_0[27]~I .output_power_up = "low";
defparam \GPIO_0[27]~I .output_register_mode = "none";
defparam \GPIO_0[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[26]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inst2|GPIO_0_TEMP[26]~9 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[26]));
// synopsys translate_off
defparam \GPIO_0[26]~I .input_async_reset = "none";
defparam \GPIO_0[26]~I .input_power_up = "low";
defparam \GPIO_0[26]~I .input_register_mode = "none";
defparam \GPIO_0[26]~I .input_sync_reset = "none";
defparam \GPIO_0[26]~I .oe_async_reset = "none";
defparam \GPIO_0[26]~I .oe_power_up = "low";
defparam \GPIO_0[26]~I .oe_register_mode = "none";
defparam \GPIO_0[26]~I .oe_sync_reset = "none";
defparam \GPIO_0[26]~I .open_drain_output = "true";
defparam \GPIO_0[26]~I .operation_mode = "bidir";
defparam \GPIO_0[26]~I .output_async_reset = "none";
defparam \GPIO_0[26]~I .output_power_up = "low";
defparam \GPIO_0[26]~I .output_register_mode = "none";
defparam \GPIO_0[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[25]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inst2|GPIO_0_TEMP[25]~10 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[25]));
// synopsys translate_off
defparam \GPIO_0[25]~I .input_async_reset = "none";
defparam \GPIO_0[25]~I .input_power_up = "low";
defparam \GPIO_0[25]~I .input_register_mode = "none";
defparam \GPIO_0[25]~I .input_sync_reset = "none";
defparam \GPIO_0[25]~I .oe_async_reset = "none";
defparam \GPIO_0[25]~I .oe_power_up = "low";
defparam \GPIO_0[25]~I .oe_register_mode = "none";
defparam \GPIO_0[25]~I .oe_sync_reset = "none";
defparam \GPIO_0[25]~I .open_drain_output = "true";
defparam \GPIO_0[25]~I .operation_mode = "bidir";
defparam \GPIO_0[25]~I .output_async_reset = "none";
defparam \GPIO_0[25]~I .output_power_up = "low";
defparam \GPIO_0[25]~I .output_register_mode = "none";
defparam \GPIO_0[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[24]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inst2|GPIO_0_TEMP[24]~11 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[24]));
// synopsys translate_off
defparam \GPIO_0[24]~I .input_async_reset = "none";
defparam \GPIO_0[24]~I .input_power_up = "low";
defparam \GPIO_0[24]~I .input_register_mode = "none";
defparam \GPIO_0[24]~I .input_sync_reset = "none";
defparam \GPIO_0[24]~I .oe_async_reset = "none";
defparam \GPIO_0[24]~I .oe_power_up = "low";
defparam \GPIO_0[24]~I .oe_register_mode = "none";
defparam \GPIO_0[24]~I .oe_sync_reset = "none";
defparam \GPIO_0[24]~I .open_drain_output = "true";
defparam \GPIO_0[24]~I .operation_mode = "bidir";
defparam \GPIO_0[24]~I .output_async_reset = "none";
defparam \GPIO_0[24]~I .output_power_up = "low";
defparam \GPIO_0[24]~I .output_register_mode = "none";
defparam \GPIO_0[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[23]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inst2|GPIO_0_TEMP[23]~12 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[23]));
// synopsys translate_off
defparam \GPIO_0[23]~I .input_async_reset = "none";
defparam \GPIO_0[23]~I .input_power_up = "low";
defparam \GPIO_0[23]~I .input_register_mode = "none";
defparam \GPIO_0[23]~I .input_sync_reset = "none";
defparam \GPIO_0[23]~I .oe_async_reset = "none";
defparam \GPIO_0[23]~I .oe_power_up = "low";
defparam \GPIO_0[23]~I .oe_register_mode = "none";
defparam \GPIO_0[23]~I .oe_sync_reset = "none";
defparam \GPIO_0[23]~I .open_drain_output = "true";
defparam \GPIO_0[23]~I .operation_mode = "bidir";
defparam \GPIO_0[23]~I .output_async_reset = "none";
defparam \GPIO_0[23]~I .output_power_up = "low";
defparam \GPIO_0[23]~I .output_register_mode = "none";
defparam \GPIO_0[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[22]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inst2|GPIO_0_TEMP[22]~13 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[22]));
// synopsys translate_off
defparam \GPIO_0[22]~I .input_async_reset = "none";
defparam \GPIO_0[22]~I .input_power_up = "low";
defparam \GPIO_0[22]~I .input_register_mode = "none";
defparam \GPIO_0[22]~I .input_sync_reset = "none";
defparam \GPIO_0[22]~I .oe_async_reset = "none";
defparam \GPIO_0[22]~I .oe_power_up = "low";
defparam \GPIO_0[22]~I .oe_register_mode = "none";
defparam \GPIO_0[22]~I .oe_sync_reset = "none";
defparam \GPIO_0[22]~I .open_drain_output = "true";
defparam \GPIO_0[22]~I .operation_mode = "bidir";
defparam \GPIO_0[22]~I .output_async_reset = "none";
defparam \GPIO_0[22]~I .output_power_up = "low";
defparam \GPIO_0[22]~I .output_register_mode = "none";
defparam \GPIO_0[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[21]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inst2|GPIO_0_TEMP[21]~14 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[21]));
// synopsys translate_off
defparam \GPIO_0[21]~I .input_async_reset = "none";
defparam \GPIO_0[21]~I .input_power_up = "low";
defparam \GPIO_0[21]~I .input_register_mode = "none";
defparam \GPIO_0[21]~I .input_sync_reset = "none";
defparam \GPIO_0[21]~I .oe_async_reset = "none";
defparam \GPIO_0[21]~I .oe_power_up = "low";
defparam \GPIO_0[21]~I .oe_register_mode = "none";
defparam \GPIO_0[21]~I .oe_sync_reset = "none";
defparam \GPIO_0[21]~I .open_drain_output = "true";
defparam \GPIO_0[21]~I .operation_mode = "bidir";
defparam \GPIO_0[21]~I .output_async_reset = "none";
defparam \GPIO_0[21]~I .output_power_up = "low";
defparam \GPIO_0[21]~I .output_register_mode = "none";
defparam \GPIO_0[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[20]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inst2|GPIO_0_TEMP[20]~15 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[20]));
// synopsys translate_off
defparam \GPIO_0[20]~I .input_async_reset = "none";
defparam \GPIO_0[20]~I .input_power_up = "low";
defparam \GPIO_0[20]~I .input_register_mode = "none";
defparam \GPIO_0[20]~I .input_sync_reset = "none";
defparam \GPIO_0[20]~I .oe_async_reset = "none";
defparam \GPIO_0[20]~I .oe_power_up = "low";
defparam \GPIO_0[20]~I .oe_register_mode = "none";
defparam \GPIO_0[20]~I .oe_sync_reset = "none";
defparam \GPIO_0[20]~I .open_drain_output = "true";
defparam \GPIO_0[20]~I .operation_mode = "bidir";
defparam \GPIO_0[20]~I .output_async_reset = "none";
defparam \GPIO_0[20]~I .output_power_up = "low";
defparam \GPIO_0[20]~I .output_register_mode = "none";
defparam \GPIO_0[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[19]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inst2|GPIO_0_TEMP[19]~16 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[19]));
// synopsys translate_off
defparam \GPIO_0[19]~I .input_async_reset = "none";
defparam \GPIO_0[19]~I .input_power_up = "low";
defparam \GPIO_0[19]~I .input_register_mode = "none";
defparam \GPIO_0[19]~I .input_sync_reset = "none";
defparam \GPIO_0[19]~I .oe_async_reset = "none";
defparam \GPIO_0[19]~I .oe_power_up = "low";
defparam \GPIO_0[19]~I .oe_register_mode = "none";
defparam \GPIO_0[19]~I .oe_sync_reset = "none";
defparam \GPIO_0[19]~I .open_drain_output = "true";
defparam \GPIO_0[19]~I .operation_mode = "bidir";
defparam \GPIO_0[19]~I .output_async_reset = "none";
defparam \GPIO_0[19]~I .output_power_up = "low";
defparam \GPIO_0[19]~I .output_register_mode = "none";
defparam \GPIO_0[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[17]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inst2|GPIO_0_TEMP[17]~18 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[17]));
// synopsys translate_off
defparam \GPIO_0[17]~I .input_async_reset = "none";
defparam \GPIO_0[17]~I .input_power_up = "low";
defparam \GPIO_0[17]~I .input_register_mode = "none";
defparam \GPIO_0[17]~I .input_sync_reset = "none";
defparam \GPIO_0[17]~I .oe_async_reset = "none";
defparam \GPIO_0[17]~I .oe_power_up = "low";
defparam \GPIO_0[17]~I .oe_register_mode = "none";
defparam \GPIO_0[17]~I .oe_sync_reset = "none";
defparam \GPIO_0[17]~I .open_drain_output = "true";
defparam \GPIO_0[17]~I .operation_mode = "bidir";
defparam \GPIO_0[17]~I .output_async_reset = "none";
defparam \GPIO_0[17]~I .output_power_up = "low";
defparam \GPIO_0[17]~I .output_register_mode = "none";
defparam \GPIO_0[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inst2|GPIO_0_TEMP[15]~20 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[15]));
// synopsys translate_off
defparam \GPIO_0[15]~I .input_async_reset = "none";
defparam \GPIO_0[15]~I .input_power_up = "low";
defparam \GPIO_0[15]~I .input_register_mode = "none";
defparam \GPIO_0[15]~I .input_sync_reset = "none";
defparam \GPIO_0[15]~I .oe_async_reset = "none";
defparam \GPIO_0[15]~I .oe_power_up = "low";
defparam \GPIO_0[15]~I .oe_register_mode = "none";
defparam \GPIO_0[15]~I .oe_sync_reset = "none";
defparam \GPIO_0[15]~I .open_drain_output = "true";
defparam \GPIO_0[15]~I .operation_mode = "bidir";
defparam \GPIO_0[15]~I .output_async_reset = "none";
defparam \GPIO_0[15]~I .output_power_up = "low";
defparam \GPIO_0[15]~I .output_register_mode = "none";
defparam \GPIO_0[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inst2|GPIO_0_TEMP[14]~21 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[14]));
// synopsys translate_off
defparam \GPIO_0[14]~I .input_async_reset = "none";
defparam \GPIO_0[14]~I .input_power_up = "low";
defparam \GPIO_0[14]~I .input_register_mode = "none";
defparam \GPIO_0[14]~I .input_sync_reset = "none";
defparam \GPIO_0[14]~I .oe_async_reset = "none";
defparam \GPIO_0[14]~I .oe_power_up = "low";
defparam \GPIO_0[14]~I .oe_register_mode = "none";
defparam \GPIO_0[14]~I .oe_sync_reset = "none";
defparam \GPIO_0[14]~I .open_drain_output = "true";
defparam \GPIO_0[14]~I .operation_mode = "bidir";
defparam \GPIO_0[14]~I .output_async_reset = "none";
defparam \GPIO_0[14]~I .output_power_up = "low";
defparam \GPIO_0[14]~I .output_register_mode = "none";
defparam \GPIO_0[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inst2|GPIO_0_TEMP[13]~22 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[13]));
// synopsys translate_off
defparam \GPIO_0[13]~I .input_async_reset = "none";
defparam \GPIO_0[13]~I .input_power_up = "low";
defparam \GPIO_0[13]~I .input_register_mode = "none";
defparam \GPIO_0[13]~I .input_sync_reset = "none";
defparam \GPIO_0[13]~I .oe_async_reset = "none";
defparam \GPIO_0[13]~I .oe_power_up = "low";
defparam \GPIO_0[13]~I .oe_register_mode = "none";
defparam \GPIO_0[13]~I .oe_sync_reset = "none";
defparam \GPIO_0[13]~I .open_drain_output = "true";
defparam \GPIO_0[13]~I .operation_mode = "bidir";
defparam \GPIO_0[13]~I .output_async_reset = "none";
defparam \GPIO_0[13]~I .output_power_up = "low";
defparam \GPIO_0[13]~I .output_register_mode = "none";
defparam \GPIO_0[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inst2|GPIO_0_TEMP[12]~23 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[12]));
// synopsys translate_off
defparam \GPIO_0[12]~I .input_async_reset = "none";
defparam \GPIO_0[12]~I .input_power_up = "low";
defparam \GPIO_0[12]~I .input_register_mode = "none";
defparam \GPIO_0[12]~I .input_sync_reset = "none";
defparam \GPIO_0[12]~I .oe_async_reset = "none";
defparam \GPIO_0[12]~I .oe_power_up = "low";
defparam \GPIO_0[12]~I .oe_register_mode = "none";
defparam \GPIO_0[12]~I .oe_sync_reset = "none";
defparam \GPIO_0[12]~I .open_drain_output = "true";
defparam \GPIO_0[12]~I .operation_mode = "bidir";
defparam \GPIO_0[12]~I .output_async_reset = "none";
defparam \GPIO_0[12]~I .output_power_up = "low";
defparam \GPIO_0[12]~I .output_register_mode = "none";
defparam \GPIO_0[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inst2|GPIO_0_TEMP[11]~24 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[11]));
// synopsys translate_off
defparam \GPIO_0[11]~I .input_async_reset = "none";
defparam \GPIO_0[11]~I .input_power_up = "low";
defparam \GPIO_0[11]~I .input_register_mode = "none";
defparam \GPIO_0[11]~I .input_sync_reset = "none";
defparam \GPIO_0[11]~I .oe_async_reset = "none";
defparam \GPIO_0[11]~I .oe_power_up = "low";
defparam \GPIO_0[11]~I .oe_register_mode = "none";
defparam \GPIO_0[11]~I .oe_sync_reset = "none";
defparam \GPIO_0[11]~I .open_drain_output = "true";
defparam \GPIO_0[11]~I .operation_mode = "bidir";
defparam \GPIO_0[11]~I .output_async_reset = "none";
defparam \GPIO_0[11]~I .output_power_up = "low";
defparam \GPIO_0[11]~I .output_register_mode = "none";
defparam \GPIO_0[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inst2|GPIO_0_TEMP[10]~25 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[10]));
// synopsys translate_off
defparam \GPIO_0[10]~I .input_async_reset = "none";
defparam \GPIO_0[10]~I .input_power_up = "low";
defparam \GPIO_0[10]~I .input_register_mode = "none";
defparam \GPIO_0[10]~I .input_sync_reset = "none";
defparam \GPIO_0[10]~I .oe_async_reset = "none";
defparam \GPIO_0[10]~I .oe_power_up = "low";
defparam \GPIO_0[10]~I .oe_register_mode = "none";
defparam \GPIO_0[10]~I .oe_sync_reset = "none";
defparam \GPIO_0[10]~I .open_drain_output = "true";
defparam \GPIO_0[10]~I .operation_mode = "bidir";
defparam \GPIO_0[10]~I .output_async_reset = "none";
defparam \GPIO_0[10]~I .output_power_up = "low";
defparam \GPIO_0[10]~I .output_register_mode = "none";
defparam \GPIO_0[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inst2|GPIO_0_TEMP[9]~26 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[9]));
// synopsys translate_off
defparam \GPIO_0[9]~I .input_async_reset = "none";
defparam \GPIO_0[9]~I .input_power_up = "low";
defparam \GPIO_0[9]~I .input_register_mode = "none";
defparam \GPIO_0[9]~I .input_sync_reset = "none";
defparam \GPIO_0[9]~I .oe_async_reset = "none";
defparam \GPIO_0[9]~I .oe_power_up = "low";
defparam \GPIO_0[9]~I .oe_register_mode = "none";
defparam \GPIO_0[9]~I .oe_sync_reset = "none";
defparam \GPIO_0[9]~I .open_drain_output = "true";
defparam \GPIO_0[9]~I .operation_mode = "bidir";
defparam \GPIO_0[9]~I .output_async_reset = "none";
defparam \GPIO_0[9]~I .output_power_up = "low";
defparam \GPIO_0[9]~I .output_register_mode = "none";
defparam \GPIO_0[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inst2|GPIO_0_TEMP[8]~27 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[8]));
// synopsys translate_off
defparam \GPIO_0[8]~I .input_async_reset = "none";
defparam \GPIO_0[8]~I .input_power_up = "low";
defparam \GPIO_0[8]~I .input_register_mode = "none";
defparam \GPIO_0[8]~I .input_sync_reset = "none";
defparam \GPIO_0[8]~I .oe_async_reset = "none";
defparam \GPIO_0[8]~I .oe_power_up = "low";
defparam \GPIO_0[8]~I .oe_register_mode = "none";
defparam \GPIO_0[8]~I .oe_sync_reset = "none";
defparam \GPIO_0[8]~I .open_drain_output = "true";
defparam \GPIO_0[8]~I .operation_mode = "bidir";
defparam \GPIO_0[8]~I .output_async_reset = "none";
defparam \GPIO_0[8]~I .output_power_up = "low";
defparam \GPIO_0[8]~I .output_register_mode = "none";
defparam \GPIO_0[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inst2|GPIO_0_TEMP[7]~28 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[7]));
// synopsys translate_off
defparam \GPIO_0[7]~I .input_async_reset = "none";
defparam \GPIO_0[7]~I .input_power_up = "low";
defparam \GPIO_0[7]~I .input_register_mode = "none";
defparam \GPIO_0[7]~I .input_sync_reset = "none";
defparam \GPIO_0[7]~I .oe_async_reset = "none";
defparam \GPIO_0[7]~I .oe_power_up = "low";
defparam \GPIO_0[7]~I .oe_register_mode = "none";
defparam \GPIO_0[7]~I .oe_sync_reset = "none";
defparam \GPIO_0[7]~I .open_drain_output = "true";
defparam \GPIO_0[7]~I .operation_mode = "bidir";
defparam \GPIO_0[7]~I .output_async_reset = "none";
defparam \GPIO_0[7]~I .output_power_up = "low";
defparam \GPIO_0[7]~I .output_register_mode = "none";
defparam \GPIO_0[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inst2|GPIO_0_TEMP[5]~30 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[5]));
// synopsys translate_off
defparam \GPIO_0[5]~I .input_async_reset = "none";
defparam \GPIO_0[5]~I .input_power_up = "low";
defparam \GPIO_0[5]~I .input_register_mode = "none";
defparam \GPIO_0[5]~I .input_sync_reset = "none";
defparam \GPIO_0[5]~I .oe_async_reset = "none";
defparam \GPIO_0[5]~I .oe_power_up = "low";
defparam \GPIO_0[5]~I .oe_register_mode = "none";
defparam \GPIO_0[5]~I .oe_sync_reset = "none";
defparam \GPIO_0[5]~I .open_drain_output = "true";
defparam \GPIO_0[5]~I .operation_mode = "bidir";
defparam \GPIO_0[5]~I .output_async_reset = "none";
defparam \GPIO_0[5]~I .output_power_up = "low";
defparam \GPIO_0[5]~I .output_register_mode = "none";
defparam \GPIO_0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_50~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK_50~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_50));
// synopsys translate_off
defparam \CLOCK_50~I .input_async_reset = "none";
defparam \CLOCK_50~I .input_power_up = "low";
defparam \CLOCK_50~I .input_register_mode = "none";
defparam \CLOCK_50~I .input_sync_reset = "none";
defparam \CLOCK_50~I .oe_async_reset = "none";
defparam \CLOCK_50~I .oe_power_up = "low";
defparam \CLOCK_50~I .oe_register_mode = "none";
defparam \CLOCK_50~I .oe_sync_reset = "none";
defparam \CLOCK_50~I .operation_mode = "input";
defparam \CLOCK_50~I .output_async_reset = "none";
defparam \CLOCK_50~I .output_power_up = "low";
defparam \CLOCK_50~I .output_register_mode = "none";
defparam \CLOCK_50~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PLL_1
cycloneii_pll \inst1|altpll_component|pll (
	.ena(vcc),
	.clkswitch(gnd),
	.areset(gnd),
	.pfdena(vcc),
	.testclearlock(gnd),
	.sbdin(gnd),
	.inclk({gnd,\CLOCK_50~combout }),
	.locked(),
	.testupout(),
	.testdownout(),
	.sbdout(),
	.clk(\inst1|altpll_component|pll_CLK_bus ));
// synopsys translate_off
defparam \inst1|altpll_component|pll .bandwidth = 0;
defparam \inst1|altpll_component|pll .bandwidth_type = "low";
defparam \inst1|altpll_component|pll .c0_high = 3;
defparam \inst1|altpll_component|pll .c0_initial = 1;
defparam \inst1|altpll_component|pll .c0_low = 3;
defparam \inst1|altpll_component|pll .c0_mode = "even";
defparam \inst1|altpll_component|pll .c0_ph = 0;
defparam \inst1|altpll_component|pll .c1_high = 6;
defparam \inst1|altpll_component|pll .c1_initial = 1;
defparam \inst1|altpll_component|pll .c1_low = 6;
defparam \inst1|altpll_component|pll .c1_mode = "even";
defparam \inst1|altpll_component|pll .c1_ph = 0;
defparam \inst1|altpll_component|pll .c2_mode = "bypass";
defparam \inst1|altpll_component|pll .c2_ph = 0;
defparam \inst1|altpll_component|pll .charge_pump_current = 80;
defparam \inst1|altpll_component|pll .clk0_counter = "c0";
defparam \inst1|altpll_component|pll .clk0_divide_by = 2;
defparam \inst1|altpll_component|pll .clk0_duty_cycle = 50;
defparam \inst1|altpll_component|pll .clk0_multiply_by = 5;
defparam \inst1|altpll_component|pll .clk0_phase_shift = "0";
defparam \inst1|altpll_component|pll .clk1_counter = "c1";
defparam \inst1|altpll_component|pll .clk1_divide_by = 4;
defparam \inst1|altpll_component|pll .clk1_duty_cycle = 50;
defparam \inst1|altpll_component|pll .clk1_multiply_by = 5;
defparam \inst1|altpll_component|pll .clk1_phase_shift = "0";
defparam \inst1|altpll_component|pll .clk2_duty_cycle = 50;
defparam \inst1|altpll_component|pll .clk2_phase_shift = "0";
defparam \inst1|altpll_component|pll .compensate_clock = "clk0";
defparam \inst1|altpll_component|pll .gate_lock_counter = 0;
defparam \inst1|altpll_component|pll .gate_lock_signal = "no";
defparam \inst1|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \inst1|altpll_component|pll .inclk1_input_frequency = 20000;
defparam \inst1|altpll_component|pll .invalid_lock_multiplier = 5;
defparam \inst1|altpll_component|pll .loop_filter_c = 3;
defparam \inst1|altpll_component|pll .loop_filter_r = " 2.500000";
defparam \inst1|altpll_component|pll .m = 15;
defparam \inst1|altpll_component|pll .m_initial = 1;
defparam \inst1|altpll_component|pll .m_ph = 0;
defparam \inst1|altpll_component|pll .n = 1;
defparam \inst1|altpll_component|pll .operation_mode = "normal";
defparam \inst1|altpll_component|pll .pfd_max = 100000;
defparam \inst1|altpll_component|pll .pfd_min = 2484;
defparam \inst1|altpll_component|pll .pll_compensation_delay = 5370;
defparam \inst1|altpll_component|pll .self_reset_on_gated_loss_lock = "off";
defparam \inst1|altpll_component|pll .sim_gate_lock_device_behavior = "off";
defparam \inst1|altpll_component|pll .simulation_type = "timing";
defparam \inst1|altpll_component|pll .valid_lock_multiplier = 1;
defparam \inst1|altpll_component|pll .vco_center = 1333;
defparam \inst1|altpll_component|pll .vco_max = 2000;
defparam \inst1|altpll_component|pll .vco_min = 1000;
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \inst1|altpll_component|_clk1~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst1|altpll_component|_clk1 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst1|altpll_component|_clk1~clkctrl_outclk ));
// synopsys translate_off
defparam \inst1|altpll_component|_clk1~clkctrl .clock_type = "global clock";
defparam \inst1|altpll_component|_clk1~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \inst1|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst1|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst1|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \inst1|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \inst1|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneii_clkctrl \CLOCK_50~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLOCK_50~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~clkctrl .clock_type = "global clock";
defparam \CLOCK_50~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X53_Y19_N5
cycloneii_lcell_ff \inst10|B_Sel_Y_temp[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|B_Sel_Y_temp [1]));

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X53_Y19_N4
cycloneii_lcell_comb \inst10|always0~6 (
// Equation(s):
// \inst10|always0~6_combout  = (\inst10|B_Sel_Y_temp [2] & ((\SW~combout [4] $ (\inst10|B_Sel_Y_temp [1])) # (!\SW~combout [5]))) # (!\inst10|B_Sel_Y_temp [2] & ((\SW~combout [5]) # (\SW~combout [4] $ (\inst10|B_Sel_Y_temp [1]))))

	.dataa(\inst10|B_Sel_Y_temp [2]),
	.datab(\SW~combout [4]),
	.datac(\inst10|B_Sel_Y_temp [1]),
	.datad(\SW~combout [5]),
	.cin(gnd),
	.combout(\inst10|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|always0~6 .lut_mask = 16'h7DBE;
defparam \inst10|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X55_Y20_N25
cycloneii_lcell_ff \inst10|B_Sel_Y_temp[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|B_Sel_Y_temp [0]));

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[11]));
// synopsys translate_off
defparam \SW[11]~I .input_async_reset = "none";
defparam \SW[11]~I .input_power_up = "low";
defparam \SW[11]~I .input_register_mode = "none";
defparam \SW[11]~I .input_sync_reset = "none";
defparam \SW[11]~I .oe_async_reset = "none";
defparam \SW[11]~I .oe_power_up = "low";
defparam \SW[11]~I .oe_register_mode = "none";
defparam \SW[11]~I .oe_sync_reset = "none";
defparam \SW[11]~I .operation_mode = "input";
defparam \SW[11]~I .output_async_reset = "none";
defparam \SW[11]~I .output_power_up = "low";
defparam \SW[11]~I .output_register_mode = "none";
defparam \SW[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N24
cycloneii_lcell_comb \inst10|always0~5 (
// Equation(s):
// \inst10|always0~5_combout  = (\inst10|B_Sel_X_temp [2] & ((\SW~combout [3] $ (\inst10|B_Sel_Y_temp [0])) # (!\SW~combout [11]))) # (!\inst10|B_Sel_X_temp [2] & ((\SW~combout [11]) # (\SW~combout [3] $ (\inst10|B_Sel_Y_temp [0]))))

	.dataa(\inst10|B_Sel_X_temp [2]),
	.datab(\SW~combout [3]),
	.datac(\inst10|B_Sel_Y_temp [0]),
	.datad(\SW~combout [11]),
	.cin(gnd),
	.combout(\inst10|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|always0~5 .lut_mask = 16'h7DBE;
defparam \inst10|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N0
cycloneii_lcell_comb \inst10|always0~7 (
// Equation(s):
// \inst10|always0~7_combout  = (\inst10|always0~4_combout ) # ((\inst10|always0~6_combout ) # (\inst10|always0~5_combout ))

	.dataa(\inst10|always0~4_combout ),
	.datab(vcc),
	.datac(\inst10|always0~6_combout ),
	.datad(\inst10|always0~5_combout ),
	.cin(gnd),
	.combout(\inst10|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|always0~7 .lut_mask = 16'hFFFA;
defparam \inst10|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y19_N1
cycloneii_lcell_ff \inst10|refresh (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|always0~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|refresh~regout ));

// Location: LCCOMB_X51_Y20_N14
cycloneii_lcell_comb \inst10|mDLY[0]~18 (
// Equation(s):
// \inst10|mDLY[0]~18_combout  = \inst10|mDLY [0] $ (VCC)
// \inst10|mDLY[0]~19  = CARRY(\inst10|mDLY [0])

	.dataa(vcc),
	.datab(\inst10|mDLY [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst10|mDLY[0]~18_combout ),
	.cout(\inst10|mDLY[0]~19 ));
// synopsys translate_off
defparam \inst10|mDLY[0]~18 .lut_mask = 16'h33CC;
defparam \inst10|mDLY[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y19_N28
cycloneii_lcell_comb \inst10|WideOr16~0 (
// Equation(s):
// \inst10|WideOr16~0_combout  = (!\inst10|LUT_INDEX [4] & !\inst10|LUT_INDEX [3])

	.dataa(\inst10|LUT_INDEX [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst10|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\inst10|WideOr16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|WideOr16~0 .lut_mask = 16'h0055;
defparam \inst10|WideOr16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N0
cycloneii_lcell_comb \inst10|Add1~0 (
// Equation(s):
// \inst10|Add1~0_combout  = \inst10|LUT_INDEX [0] $ (VCC)
// \inst10|Add1~1  = CARRY(\inst10|LUT_INDEX [0])

	.dataa(vcc),
	.datab(\inst10|LUT_INDEX [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst10|Add1~0_combout ),
	.cout(\inst10|Add1~1 ));
// synopsys translate_off
defparam \inst10|Add1~0 .lut_mask = 16'h33CC;
defparam \inst10|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N16
cycloneii_lcell_comb \inst10|LUT_INDEX[0]~6 (
// Equation(s):
// \inst10|LUT_INDEX[0]~6_combout  = (\inst10|LUT_INDEX[5]~0_combout  & (\inst10|LessThan0~1_combout  & (\inst10|Add1~0_combout ))) # (!\inst10|LUT_INDEX[5]~0_combout  & (((\inst10|LUT_INDEX [0]))))

	.dataa(\inst10|LessThan0~1_combout ),
	.datab(\inst10|Add1~0_combout ),
	.datac(\inst10|LUT_INDEX [0]),
	.datad(\inst10|LUT_INDEX[5]~0_combout ),
	.cin(gnd),
	.combout(\inst10|LUT_INDEX[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LUT_INDEX[0]~6 .lut_mask = 16'h88F0;
defparam \inst10|LUT_INDEX[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y20_N17
cycloneii_lcell_ff \inst10|LUT_INDEX[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|LUT_INDEX[0]~6_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|LUT_INDEX [0]));

// Location: LCCOMB_X55_Y20_N2
cycloneii_lcell_comb \inst10|Add1~2 (
// Equation(s):
// \inst10|Add1~2_combout  = (\inst10|LUT_INDEX [1] & (!\inst10|Add1~1 )) # (!\inst10|LUT_INDEX [1] & ((\inst10|Add1~1 ) # (GND)))
// \inst10|Add1~3  = CARRY((!\inst10|Add1~1 ) # (!\inst10|LUT_INDEX [1]))

	.dataa(\inst10|LUT_INDEX [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst10|Add1~1 ),
	.combout(\inst10|Add1~2_combout ),
	.cout(\inst10|Add1~3 ));
// synopsys translate_off
defparam \inst10|Add1~2 .lut_mask = 16'h5A5F;
defparam \inst10|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N16
cycloneii_lcell_comb \inst10|LUT_INDEX[1]~3 (
// Equation(s):
// \inst10|LUT_INDEX[1]~3_combout  = (\inst10|LUT_INDEX[5]~0_combout  & (\inst10|LessThan0~1_combout  & (\inst10|Add1~2_combout ))) # (!\inst10|LUT_INDEX[5]~0_combout  & (((\inst10|LUT_INDEX [1]))))

	.dataa(\inst10|LessThan0~1_combout ),
	.datab(\inst10|Add1~2_combout ),
	.datac(\inst10|LUT_INDEX [1]),
	.datad(\inst10|LUT_INDEX[5]~0_combout ),
	.cin(gnd),
	.combout(\inst10|LUT_INDEX[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LUT_INDEX[1]~3 .lut_mask = 16'h88F0;
defparam \inst10|LUT_INDEX[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y20_N17
cycloneii_lcell_ff \inst10|LUT_INDEX[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|LUT_INDEX[1]~3_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|LUT_INDEX [1]));

// Location: LCCOMB_X54_Y20_N30
cycloneii_lcell_comb \inst10|LessThan0~0 (
// Equation(s):
// \inst10|LessThan0~0_combout  = (!\inst10|LUT_INDEX [1]) # (!\inst10|LUT_INDEX [2])

	.dataa(\inst10|LUT_INDEX [2]),
	.datab(vcc),
	.datac(\inst10|LUT_INDEX [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst10|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LessThan0~0 .lut_mask = 16'h5F5F;
defparam \inst10|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N16
cycloneii_lcell_comb \inst10|mDLY[17]~26 (
// Equation(s):
// \inst10|mDLY[17]~26_combout  = (\inst10|mLCD_ST.000010~regout  & (((\inst10|WideOr16~0_combout  & \inst10|LessThan0~0_combout )) # (!\inst10|LUT_INDEX [5])))

	.dataa(\inst10|mLCD_ST.000010~regout ),
	.datab(\inst10|LUT_INDEX [5]),
	.datac(\inst10|WideOr16~0_combout ),
	.datad(\inst10|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst10|mDLY[17]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|mDLY[17]~26 .lut_mask = 16'hA222;
defparam \inst10|mDLY[17]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y20_N15
cycloneii_lcell_ff \inst10|mDLY[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|mDLY[0]~18_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\inst10|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\inst10|mDLY[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|mDLY [0]));

// Location: LCCOMB_X51_Y20_N16
cycloneii_lcell_comb \inst10|mDLY[1]~20 (
// Equation(s):
// \inst10|mDLY[1]~20_combout  = (\inst10|mDLY [1] & (!\inst10|mDLY[0]~19 )) # (!\inst10|mDLY [1] & ((\inst10|mDLY[0]~19 ) # (GND)))
// \inst10|mDLY[1]~21  = CARRY((!\inst10|mDLY[0]~19 ) # (!\inst10|mDLY [1]))

	.dataa(\inst10|mDLY [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst10|mDLY[0]~19 ),
	.combout(\inst10|mDLY[1]~20_combout ),
	.cout(\inst10|mDLY[1]~21 ));
// synopsys translate_off
defparam \inst10|mDLY[1]~20 .lut_mask = 16'h5A5F;
defparam \inst10|mDLY[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N18
cycloneii_lcell_comb \inst10|mDLY[2]~22 (
// Equation(s):
// \inst10|mDLY[2]~22_combout  = (\inst10|mDLY [2] & (\inst10|mDLY[1]~21  $ (GND))) # (!\inst10|mDLY [2] & (!\inst10|mDLY[1]~21  & VCC))
// \inst10|mDLY[2]~23  = CARRY((\inst10|mDLY [2] & !\inst10|mDLY[1]~21 ))

	.dataa(vcc),
	.datab(\inst10|mDLY [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst10|mDLY[1]~21 ),
	.combout(\inst10|mDLY[2]~22_combout ),
	.cout(\inst10|mDLY[2]~23 ));
// synopsys translate_off
defparam \inst10|mDLY[2]~22 .lut_mask = 16'hC30C;
defparam \inst10|mDLY[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X51_Y20_N19
cycloneii_lcell_ff \inst10|mDLY[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|mDLY[2]~22_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\inst10|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\inst10|mDLY[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|mDLY [2]));

// Location: LCCOMB_X51_Y20_N22
cycloneii_lcell_comb \inst10|mDLY[4]~27 (
// Equation(s):
// \inst10|mDLY[4]~27_combout  = (\inst10|mDLY [4] & (\inst10|mDLY[3]~25  $ (GND))) # (!\inst10|mDLY [4] & (!\inst10|mDLY[3]~25  & VCC))
// \inst10|mDLY[4]~28  = CARRY((\inst10|mDLY [4] & !\inst10|mDLY[3]~25 ))

	.dataa(vcc),
	.datab(\inst10|mDLY [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst10|mDLY[3]~25 ),
	.combout(\inst10|mDLY[4]~27_combout ),
	.cout(\inst10|mDLY[4]~28 ));
// synopsys translate_off
defparam \inst10|mDLY[4]~27 .lut_mask = 16'hC30C;
defparam \inst10|mDLY[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X51_Y20_N23
cycloneii_lcell_ff \inst10|mDLY[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|mDLY[4]~27_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\inst10|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\inst10|mDLY[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|mDLY [4]));

// Location: LCCOMB_X51_Y20_N24
cycloneii_lcell_comb \inst10|mDLY[5]~29 (
// Equation(s):
// \inst10|mDLY[5]~29_combout  = (\inst10|mDLY [5] & (!\inst10|mDLY[4]~28 )) # (!\inst10|mDLY [5] & ((\inst10|mDLY[4]~28 ) # (GND)))
// \inst10|mDLY[5]~30  = CARRY((!\inst10|mDLY[4]~28 ) # (!\inst10|mDLY [5]))

	.dataa(\inst10|mDLY [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst10|mDLY[4]~28 ),
	.combout(\inst10|mDLY[5]~29_combout ),
	.cout(\inst10|mDLY[5]~30 ));
// synopsys translate_off
defparam \inst10|mDLY[5]~29 .lut_mask = 16'h5A5F;
defparam \inst10|mDLY[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N26
cycloneii_lcell_comb \inst10|mDLY[6]~31 (
// Equation(s):
// \inst10|mDLY[6]~31_combout  = (\inst10|mDLY [6] & (\inst10|mDLY[5]~30  $ (GND))) # (!\inst10|mDLY [6] & (!\inst10|mDLY[5]~30  & VCC))
// \inst10|mDLY[6]~32  = CARRY((\inst10|mDLY [6] & !\inst10|mDLY[5]~30 ))

	.dataa(vcc),
	.datab(\inst10|mDLY [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst10|mDLY[5]~30 ),
	.combout(\inst10|mDLY[6]~31_combout ),
	.cout(\inst10|mDLY[6]~32 ));
// synopsys translate_off
defparam \inst10|mDLY[6]~31 .lut_mask = 16'hC30C;
defparam \inst10|mDLY[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X51_Y20_N27
cycloneii_lcell_ff \inst10|mDLY[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|mDLY[6]~31_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\inst10|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\inst10|mDLY[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|mDLY [6]));

// Location: LCCOMB_X51_Y20_N28
cycloneii_lcell_comb \inst10|mDLY[7]~33 (
// Equation(s):
// \inst10|mDLY[7]~33_combout  = (\inst10|mDLY [7] & (!\inst10|mDLY[6]~32 )) # (!\inst10|mDLY [7] & ((\inst10|mDLY[6]~32 ) # (GND)))
// \inst10|mDLY[7]~34  = CARRY((!\inst10|mDLY[6]~32 ) # (!\inst10|mDLY [7]))

	.dataa(vcc),
	.datab(\inst10|mDLY [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst10|mDLY[6]~32 ),
	.combout(\inst10|mDLY[7]~33_combout ),
	.cout(\inst10|mDLY[7]~34 ));
// synopsys translate_off
defparam \inst10|mDLY[7]~33 .lut_mask = 16'h3C3F;
defparam \inst10|mDLY[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X51_Y20_N29
cycloneii_lcell_ff \inst10|mDLY[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|mDLY[7]~33_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\inst10|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\inst10|mDLY[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|mDLY [7]));

// Location: LCCOMB_X51_Y20_N30
cycloneii_lcell_comb \inst10|mDLY[8]~35 (
// Equation(s):
// \inst10|mDLY[8]~35_combout  = (\inst10|mDLY [8] & (\inst10|mDLY[7]~34  $ (GND))) # (!\inst10|mDLY [8] & (!\inst10|mDLY[7]~34  & VCC))
// \inst10|mDLY[8]~36  = CARRY((\inst10|mDLY [8] & !\inst10|mDLY[7]~34 ))

	.dataa(vcc),
	.datab(\inst10|mDLY [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst10|mDLY[7]~34 ),
	.combout(\inst10|mDLY[8]~35_combout ),
	.cout(\inst10|mDLY[8]~36 ));
// synopsys translate_off
defparam \inst10|mDLY[8]~35 .lut_mask = 16'hC30C;
defparam \inst10|mDLY[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X51_Y20_N31
cycloneii_lcell_ff \inst10|mDLY[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|mDLY[8]~35_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\inst10|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\inst10|mDLY[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|mDLY [8]));

// Location: LCCOMB_X51_Y19_N0
cycloneii_lcell_comb \inst10|mDLY[9]~37 (
// Equation(s):
// \inst10|mDLY[9]~37_combout  = (\inst10|mDLY [9] & (!\inst10|mDLY[8]~36 )) # (!\inst10|mDLY [9] & ((\inst10|mDLY[8]~36 ) # (GND)))
// \inst10|mDLY[9]~38  = CARRY((!\inst10|mDLY[8]~36 ) # (!\inst10|mDLY [9]))

	.dataa(vcc),
	.datab(\inst10|mDLY [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst10|mDLY[8]~36 ),
	.combout(\inst10|mDLY[9]~37_combout ),
	.cout(\inst10|mDLY[9]~38 ));
// synopsys translate_off
defparam \inst10|mDLY[9]~37 .lut_mask = 16'h3C3F;
defparam \inst10|mDLY[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X51_Y19_N1
cycloneii_lcell_ff \inst10|mDLY[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|mDLY[9]~37_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\inst10|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\inst10|mDLY[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|mDLY [9]));

// Location: LCCOMB_X51_Y19_N2
cycloneii_lcell_comb \inst10|mDLY[10]~39 (
// Equation(s):
// \inst10|mDLY[10]~39_combout  = (\inst10|mDLY [10] & (\inst10|mDLY[9]~38  $ (GND))) # (!\inst10|mDLY [10] & (!\inst10|mDLY[9]~38  & VCC))
// \inst10|mDLY[10]~40  = CARRY((\inst10|mDLY [10] & !\inst10|mDLY[9]~38 ))

	.dataa(vcc),
	.datab(\inst10|mDLY [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst10|mDLY[9]~38 ),
	.combout(\inst10|mDLY[10]~39_combout ),
	.cout(\inst10|mDLY[10]~40 ));
// synopsys translate_off
defparam \inst10|mDLY[10]~39 .lut_mask = 16'hC30C;
defparam \inst10|mDLY[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X51_Y19_N3
cycloneii_lcell_ff \inst10|mDLY[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|mDLY[10]~39_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\inst10|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\inst10|mDLY[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|mDLY [10]));

// Location: LCCOMB_X51_Y19_N4
cycloneii_lcell_comb \inst10|mDLY[11]~41 (
// Equation(s):
// \inst10|mDLY[11]~41_combout  = (\inst10|mDLY [11] & (!\inst10|mDLY[10]~40 )) # (!\inst10|mDLY [11] & ((\inst10|mDLY[10]~40 ) # (GND)))
// \inst10|mDLY[11]~42  = CARRY((!\inst10|mDLY[10]~40 ) # (!\inst10|mDLY [11]))

	.dataa(vcc),
	.datab(\inst10|mDLY [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst10|mDLY[10]~40 ),
	.combout(\inst10|mDLY[11]~41_combout ),
	.cout(\inst10|mDLY[11]~42 ));
// synopsys translate_off
defparam \inst10|mDLY[11]~41 .lut_mask = 16'h3C3F;
defparam \inst10|mDLY[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X51_Y19_N5
cycloneii_lcell_ff \inst10|mDLY[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|mDLY[11]~41_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\inst10|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\inst10|mDLY[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|mDLY [11]));

// Location: LCCOMB_X51_Y19_N8
cycloneii_lcell_comb \inst10|mDLY[13]~45 (
// Equation(s):
// \inst10|mDLY[13]~45_combout  = (\inst10|mDLY [13] & (!\inst10|mDLY[12]~44 )) # (!\inst10|mDLY [13] & ((\inst10|mDLY[12]~44 ) # (GND)))
// \inst10|mDLY[13]~46  = CARRY((!\inst10|mDLY[12]~44 ) # (!\inst10|mDLY [13]))

	.dataa(vcc),
	.datab(\inst10|mDLY [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst10|mDLY[12]~44 ),
	.combout(\inst10|mDLY[13]~45_combout ),
	.cout(\inst10|mDLY[13]~46 ));
// synopsys translate_off
defparam \inst10|mDLY[13]~45 .lut_mask = 16'h3C3F;
defparam \inst10|mDLY[13]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X51_Y19_N9
cycloneii_lcell_ff \inst10|mDLY[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|mDLY[13]~45_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\inst10|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\inst10|mDLY[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|mDLY [13]));

// Location: LCCOMB_X51_Y19_N12
cycloneii_lcell_comb \inst10|mDLY[15]~49 (
// Equation(s):
// \inst10|mDLY[15]~49_combout  = (\inst10|mDLY [15] & (!\inst10|mDLY[14]~48 )) # (!\inst10|mDLY [15] & ((\inst10|mDLY[14]~48 ) # (GND)))
// \inst10|mDLY[15]~50  = CARRY((!\inst10|mDLY[14]~48 ) # (!\inst10|mDLY [15]))

	.dataa(\inst10|mDLY [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst10|mDLY[14]~48 ),
	.combout(\inst10|mDLY[15]~49_combout ),
	.cout(\inst10|mDLY[15]~50 ));
// synopsys translate_off
defparam \inst10|mDLY[15]~49 .lut_mask = 16'h5A5F;
defparam \inst10|mDLY[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X51_Y19_N15
cycloneii_lcell_ff \inst10|mDLY[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|mDLY[16]~51_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\inst10|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\inst10|mDLY[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|mDLY [16]));

// Location: LCFF_X51_Y19_N13
cycloneii_lcell_ff \inst10|mDLY[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|mDLY[15]~49_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\inst10|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\inst10|mDLY[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|mDLY [15]));

// Location: LCCOMB_X51_Y19_N28
cycloneii_lcell_comb \inst10|LessThan1~4 (
// Equation(s):
// \inst10|LessThan1~4_combout  = (((!\inst10|mDLY [15]) # (!\inst10|mDLY [13])) # (!\inst10|mDLY [16])) # (!\inst10|mDLY [14])

	.dataa(\inst10|mDLY [14]),
	.datab(\inst10|mDLY [16]),
	.datac(\inst10|mDLY [13]),
	.datad(\inst10|mDLY [15]),
	.cin(gnd),
	.combout(\inst10|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LessThan1~4 .lut_mask = 16'h7FFF;
defparam \inst10|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y20_N17
cycloneii_lcell_ff \inst10|mDLY[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|mDLY[1]~20_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\inst10|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\inst10|mDLY[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|mDLY [1]));

// Location: LCFF_X51_Y20_N25
cycloneii_lcell_ff \inst10|mDLY[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|mDLY[5]~29_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\inst10|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\inst10|mDLY[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|mDLY [5]));

// Location: LCCOMB_X51_Y20_N6
cycloneii_lcell_comb \inst10|LessThan1~1 (
// Equation(s):
// \inst10|LessThan1~1_combout  = (((!\inst10|mDLY [6]) # (!\inst10|mDLY [5])) # (!\inst10|mDLY [7])) # (!\inst10|mDLY [8])

	.dataa(\inst10|mDLY [8]),
	.datab(\inst10|mDLY [7]),
	.datac(\inst10|mDLY [5]),
	.datad(\inst10|mDLY [6]),
	.cin(gnd),
	.combout(\inst10|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LessThan1~1 .lut_mask = 16'h7FFF;
defparam \inst10|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N0
cycloneii_lcell_comb \inst10|LessThan1~2 (
// Equation(s):
// \inst10|LessThan1~2_combout  = (\inst10|LessThan1~0_combout ) # (((\inst10|LessThan1~1_combout ) # (!\inst10|mDLY [1])) # (!\inst10|mDLY [2]))

	.dataa(\inst10|LessThan1~0_combout ),
	.datab(\inst10|mDLY [2]),
	.datac(\inst10|mDLY [1]),
	.datad(\inst10|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\inst10|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LessThan1~2 .lut_mask = 16'hFFBF;
defparam \inst10|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N22
cycloneii_lcell_comb \inst10|LessThan1~3 (
// Equation(s):
// \inst10|LessThan1~3_combout  = (((!\inst10|mDLY [10]) # (!\inst10|mDLY [11])) # (!\inst10|mDLY [9])) # (!\inst10|mDLY [12])

	.dataa(\inst10|mDLY [12]),
	.datab(\inst10|mDLY [9]),
	.datac(\inst10|mDLY [11]),
	.datad(\inst10|mDLY [10]),
	.cin(gnd),
	.combout(\inst10|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LessThan1~3 .lut_mask = 16'h7FFF;
defparam \inst10|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N30
cycloneii_lcell_comb \inst10|LessThan1~5 (
// Equation(s):
// \inst10|LessThan1~5_combout  = (\inst10|mDLY [17] & (!\inst10|LessThan1~4_combout  & (!\inst10|LessThan1~2_combout  & !\inst10|LessThan1~3_combout )))

	.dataa(\inst10|mDLY [17]),
	.datab(\inst10|LessThan1~4_combout ),
	.datac(\inst10|LessThan1~2_combout ),
	.datad(\inst10|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\inst10|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LessThan1~5 .lut_mask = 16'h0002;
defparam \inst10|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N28
cycloneii_lcell_comb \inst10|Selector4~0 (
// Equation(s):
// \inst10|Selector4~0_combout  = (\inst10|mLCD_ST.000010~regout  & \inst10|LessThan1~5_combout )

	.dataa(\inst10|mLCD_ST.000010~regout ),
	.datab(vcc),
	.datac(\inst10|LessThan1~5_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst10|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Selector4~0 .lut_mask = 16'hA0A0;
defparam \inst10|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N28
cycloneii_lcell_comb \inst10|LessThan0~1 (
// Equation(s):
// \inst10|LessThan0~1_combout  = ((\inst10|WideOr16~0_combout  & ((!\inst10|LUT_INDEX [1]) # (!\inst10|LUT_INDEX [2])))) # (!\inst10|LUT_INDEX [5])

	.dataa(\inst10|LUT_INDEX [2]),
	.datab(\inst10|WideOr16~0_combout ),
	.datac(\inst10|LUT_INDEX [1]),
	.datad(\inst10|LUT_INDEX [5]),
	.cin(gnd),
	.combout(\inst10|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LessThan0~1 .lut_mask = 16'h4CFF;
defparam \inst10|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y20_N29
cycloneii_lcell_ff \inst10|mLCD_ST.000011 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|Selector4~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|mLCD_ST.000011~regout ));

// Location: LCCOMB_X54_Y20_N18
cycloneii_lcell_comb \inst10|LUT_INDEX[5]~0 (
// Equation(s):
// \inst10|LUT_INDEX[5]~0_combout  = (\inst10|LessThan0~1_combout  & ((\inst10|mLCD_ST.000011~regout ))) # (!\inst10|LessThan0~1_combout  & (\inst10|refresh~regout ))

	.dataa(vcc),
	.datab(\inst10|refresh~regout ),
	.datac(\inst10|mLCD_ST.000011~regout ),
	.datad(\inst10|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\inst10|LUT_INDEX[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LUT_INDEX[5]~0 .lut_mask = 16'hF0CC;
defparam \inst10|LUT_INDEX[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N6
cycloneii_lcell_comb \inst10|Add1~6 (
// Equation(s):
// \inst10|Add1~6_combout  = (\inst10|LUT_INDEX [3] & (!\inst10|Add1~5 )) # (!\inst10|LUT_INDEX [3] & ((\inst10|Add1~5 ) # (GND)))
// \inst10|Add1~7  = CARRY((!\inst10|Add1~5 ) # (!\inst10|LUT_INDEX [3]))

	.dataa(vcc),
	.datab(\inst10|LUT_INDEX [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst10|Add1~5 ),
	.combout(\inst10|Add1~6_combout ),
	.cout(\inst10|Add1~7 ));
// synopsys translate_off
defparam \inst10|Add1~6 .lut_mask = 16'h3C3F;
defparam \inst10|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N28
cycloneii_lcell_comb \inst10|LUT_INDEX[3]~5 (
// Equation(s):
// \inst10|LUT_INDEX[3]~5_combout  = (\inst10|LUT_INDEX[5]~0_combout  & (\inst10|LessThan0~1_combout  & ((\inst10|Add1~6_combout )))) # (!\inst10|LUT_INDEX[5]~0_combout  & (((\inst10|LUT_INDEX [3]))))

	.dataa(\inst10|LessThan0~1_combout ),
	.datab(\inst10|LUT_INDEX[5]~0_combout ),
	.datac(\inst10|LUT_INDEX [3]),
	.datad(\inst10|Add1~6_combout ),
	.cin(gnd),
	.combout(\inst10|LUT_INDEX[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LUT_INDEX[3]~5 .lut_mask = 16'hB830;
defparam \inst10|LUT_INDEX[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y20_N29
cycloneii_lcell_ff \inst10|LUT_INDEX[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|LUT_INDEX[3]~5_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|LUT_INDEX [3]));

// Location: LCCOMB_X55_Y20_N8
cycloneii_lcell_comb \inst10|Add1~8 (
// Equation(s):
// \inst10|Add1~8_combout  = (\inst10|LUT_INDEX [4] & (\inst10|Add1~7  $ (GND))) # (!\inst10|LUT_INDEX [4] & (!\inst10|Add1~7  & VCC))
// \inst10|Add1~9  = CARRY((\inst10|LUT_INDEX [4] & !\inst10|Add1~7 ))

	.dataa(vcc),
	.datab(\inst10|LUT_INDEX [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst10|Add1~7 ),
	.combout(\inst10|Add1~8_combout ),
	.cout(\inst10|Add1~9 ));
// synopsys translate_off
defparam \inst10|Add1~8 .lut_mask = 16'hC30C;
defparam \inst10|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N14
cycloneii_lcell_comb \inst10|LUT_INDEX[4]~4 (
// Equation(s):
// \inst10|LUT_INDEX[4]~4_combout  = (\inst10|LUT_INDEX[5]~0_combout  & (\inst10|LessThan0~1_combout  & (\inst10|Add1~8_combout ))) # (!\inst10|LUT_INDEX[5]~0_combout  & (((\inst10|LUT_INDEX [4]))))

	.dataa(\inst10|LessThan0~1_combout ),
	.datab(\inst10|Add1~8_combout ),
	.datac(\inst10|LUT_INDEX [4]),
	.datad(\inst10|LUT_INDEX[5]~0_combout ),
	.cin(gnd),
	.combout(\inst10|LUT_INDEX[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LUT_INDEX[4]~4 .lut_mask = 16'h88F0;
defparam \inst10|LUT_INDEX[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y20_N15
cycloneii_lcell_ff \inst10|LUT_INDEX[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|LUT_INDEX[4]~4_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|LUT_INDEX [4]));

// Location: LCCOMB_X55_Y20_N10
cycloneii_lcell_comb \inst10|Add1~10 (
// Equation(s):
// \inst10|Add1~10_combout  = \inst10|Add1~9  $ (\inst10|LUT_INDEX [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst10|LUT_INDEX [5]),
	.cin(\inst10|Add1~9 ),
	.combout(\inst10|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Add1~10 .lut_mask = 16'h0FF0;
defparam \inst10|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N14
cycloneii_lcell_comb \inst10|LUT_INDEX[5]~1 (
// Equation(s):
// \inst10|LUT_INDEX[5]~1_combout  = (\inst10|LUT_INDEX[5]~0_combout  & (\inst10|LessThan0~1_combout  & (\inst10|Add1~10_combout ))) # (!\inst10|LUT_INDEX[5]~0_combout  & (((\inst10|LUT_INDEX [5]))))

	.dataa(\inst10|LessThan0~1_combout ),
	.datab(\inst10|Add1~10_combout ),
	.datac(\inst10|LUT_INDEX [5]),
	.datad(\inst10|LUT_INDEX[5]~0_combout ),
	.cin(gnd),
	.combout(\inst10|LUT_INDEX[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LUT_INDEX[5]~1 .lut_mask = 16'h88F0;
defparam \inst10|LUT_INDEX[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y20_N15
cycloneii_lcell_ff \inst10|LUT_INDEX[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|LUT_INDEX[5]~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|LUT_INDEX [5]));

// Location: LCCOMB_X54_Y20_N12
cycloneii_lcell_comb \inst10|LUT_INDEX[2]~2 (
// Equation(s):
// \inst10|LUT_INDEX[2]~2_combout  = (\inst10|LUT_INDEX[5]~0_combout  & (\inst10|Add1~4_combout  & (\inst10|LessThan0~1_combout ))) # (!\inst10|LUT_INDEX[5]~0_combout  & (((\inst10|LUT_INDEX [2]))))

	.dataa(\inst10|Add1~4_combout ),
	.datab(\inst10|LessThan0~1_combout ),
	.datac(\inst10|LUT_INDEX [2]),
	.datad(\inst10|LUT_INDEX[5]~0_combout ),
	.cin(gnd),
	.combout(\inst10|LUT_INDEX[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LUT_INDEX[2]~2 .lut_mask = 16'h88F0;
defparam \inst10|LUT_INDEX[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y20_N13
cycloneii_lcell_ff \inst10|LUT_INDEX[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|LUT_INDEX[2]~2_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|LUT_INDEX [2]));

// Location: LCCOMB_X54_Y20_N4
cycloneii_lcell_comb \inst10|LUT_DATA~0 (
// Equation(s):
// \inst10|LUT_DATA~0_combout  = (\inst10|LUT_INDEX [2] & (!\inst10|LUT_INDEX [1] & (\inst10|LUT_INDEX [0] $ (!\inst10|LUT_INDEX [4]))))

	.dataa(\inst10|LUT_INDEX [0]),
	.datab(\inst10|LUT_INDEX [2]),
	.datac(\inst10|LUT_INDEX [1]),
	.datad(\inst10|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\inst10|LUT_DATA~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LUT_DATA~0 .lut_mask = 16'h0804;
defparam \inst10|LUT_DATA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N20
cycloneii_lcell_comb \inst10|LUT_DATA~1 (
// Equation(s):
// \inst10|LUT_DATA~1_combout  = (!\inst10|LUT_INDEX [5] & (\inst10|LUT_DATA~0_combout  & !\inst10|LUT_INDEX [3]))

	.dataa(vcc),
	.datab(\inst10|LUT_INDEX [5]),
	.datac(\inst10|LUT_DATA~0_combout ),
	.datad(\inst10|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\inst10|LUT_DATA~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LUT_DATA~1 .lut_mask = 16'h0030;
defparam \inst10|LUT_DATA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N26
cycloneii_lcell_comb \inst10|mLCD_RS~0 (
// Equation(s):
// \inst10|mLCD_RS~0_combout  = (!\inst10|mLCD_ST.000000~regout  & (((\inst10|WideOr16~0_combout  & \inst10|LessThan0~0_combout )) # (!\inst10|LUT_INDEX [5])))

	.dataa(\inst10|mLCD_ST.000000~regout ),
	.datab(\inst10|LUT_INDEX [5]),
	.datac(\inst10|WideOr16~0_combout ),
	.datad(\inst10|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst10|mLCD_RS~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|mLCD_RS~0 .lut_mask = 16'h5111;
defparam \inst10|mLCD_RS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y20_N21
cycloneii_lcell_ff \inst10|mLCD_DATA[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|LUT_DATA~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|mLCD_RS~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|mLCD_DATA [7]));

// Location: LCCOMB_X54_Y19_N14
cycloneii_lcell_comb \inst10|WideOr15~1 (
// Equation(s):
// \inst10|WideOr15~1_combout  = (\inst10|LUT_INDEX [5] & (!\inst10|LUT_INDEX [1] & ((!\inst10|LUT_INDEX [4])))) # (!\inst10|LUT_INDEX [5] & (\inst10|LUT_INDEX [4] & ((\inst10|LUT_INDEX [0]) # (!\inst10|LUT_INDEX [1]))))

	.dataa(\inst10|LUT_INDEX [5]),
	.datab(\inst10|LUT_INDEX [1]),
	.datac(\inst10|LUT_INDEX [0]),
	.datad(\inst10|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\inst10|WideOr15~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|WideOr15~1 .lut_mask = 16'h5122;
defparam \inst10|WideOr15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N26
cycloneii_lcell_comb \inst10|WideOr15~2 (
// Equation(s):
// \inst10|WideOr15~2_combout  = (\inst10|WideOr15~1_combout  & (!\inst10|LUT_INDEX [3] & (\inst10|WideOr15~0_combout  $ (\inst10|LUT_INDEX [2])))) # (!\inst10|WideOr15~1_combout  & (\inst10|WideOr15~0_combout  & (\inst10|LUT_INDEX [2])))

	.dataa(\inst10|WideOr15~0_combout ),
	.datab(\inst10|LUT_INDEX [2]),
	.datac(\inst10|WideOr15~1_combout ),
	.datad(\inst10|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\inst10|WideOr15~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|WideOr15~2 .lut_mask = 16'h0868;
defparam \inst10|WideOr15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y19_N27
cycloneii_lcell_ff \inst10|mLCD_DATA[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|WideOr15~2_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|mLCD_RS~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|mLCD_DATA [6]));

// Location: LCCOMB_X56_Y20_N26
cycloneii_lcell_comb \inst10|WideOr16~2 (
// Equation(s):
// \inst10|WideOr16~2_combout  = (!\inst10|LUT_INDEX [4] & (!\inst10|LUT_INDEX [3] & ((\inst10|LUT_INDEX [0]) # (\inst10|LUT_INDEX [1]))))

	.dataa(\inst10|LUT_INDEX [4]),
	.datab(\inst10|LUT_INDEX [3]),
	.datac(\inst10|LUT_INDEX [0]),
	.datad(\inst10|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\inst10|WideOr16~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|WideOr16~2 .lut_mask = 16'h1110;
defparam \inst10|WideOr16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N4
cycloneii_lcell_comb \inst10|WideOr16~3 (
// Equation(s):
// \inst10|WideOr16~3_combout  = (\inst10|LUT_INDEX [2] & ((\inst10|WideOr16~1_combout ) # ((\inst10|LUT_INDEX [5])))) # (!\inst10|LUT_INDEX [2] & (((!\inst10|LUT_INDEX [5] & !\inst10|WideOr16~2_combout ))))

	.dataa(\inst10|WideOr16~1_combout ),
	.datab(\inst10|LUT_INDEX [2]),
	.datac(\inst10|LUT_INDEX [5]),
	.datad(\inst10|WideOr16~2_combout ),
	.cin(gnd),
	.combout(\inst10|WideOr16~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|WideOr16~3 .lut_mask = 16'hC8CB;
defparam \inst10|WideOr16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N6
cycloneii_lcell_comb \inst10|WideOr16~4 (
// Equation(s):
// \inst10|WideOr16~4_combout  = (!\inst10|LUT_INDEX [4] & (!\inst10|LUT_INDEX [3] & !\inst10|LUT_INDEX [1]))

	.dataa(\inst10|LUT_INDEX [4]),
	.datab(\inst10|LUT_INDEX [3]),
	.datac(vcc),
	.datad(\inst10|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\inst10|WideOr16~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|WideOr16~4 .lut_mask = 16'h0011;
defparam \inst10|WideOr16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N16
cycloneii_lcell_comb \inst10|WideOr16~5 (
// Equation(s):
// \inst10|WideOr16~5_combout  = (\inst10|WideOr16~3_combout  & (((\inst10|WideOr16~4_combout ) # (!\inst10|LUT_INDEX [5])))) # (!\inst10|WideOr16~3_combout  & (\inst10|WideOr16~0_combout  & (\inst10|LUT_INDEX [5])))

	.dataa(\inst10|WideOr16~0_combout ),
	.datab(\inst10|WideOr16~3_combout ),
	.datac(\inst10|LUT_INDEX [5]),
	.datad(\inst10|WideOr16~4_combout ),
	.cin(gnd),
	.combout(\inst10|WideOr16~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|WideOr16~5 .lut_mask = 16'hEC2C;
defparam \inst10|WideOr16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y20_N17
cycloneii_lcell_ff \inst10|mLCD_DATA[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|WideOr16~5_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|mLCD_RS~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|mLCD_DATA [5]));

// Location: LCCOMB_X54_Y20_N8
cycloneii_lcell_comb \inst10|WideOr17~3 (
// Equation(s):
// \inst10|WideOr17~3_combout  = (\inst10|LUT_INDEX [3]) # ((\inst10|LUT_INDEX [1] & ((\inst10|LUT_INDEX [2]))) # (!\inst10|LUT_INDEX [1] & (\inst10|LUT_INDEX [0] & !\inst10|LUT_INDEX [2])))

	.dataa(\inst10|LUT_INDEX [0]),
	.datab(\inst10|LUT_INDEX [3]),
	.datac(\inst10|LUT_INDEX [1]),
	.datad(\inst10|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\inst10|WideOr17~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|WideOr17~3 .lut_mask = 16'hFCCE;
defparam \inst10|WideOr17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N6
cycloneii_lcell_comb \inst10|WideOr17~4 (
// Equation(s):
// \inst10|WideOr17~4_combout  = (\inst10|WideOr17~2_combout ) # ((!\inst10|WideOr17~3_combout  & (\inst10|LUT_INDEX [5] & !\inst10|LUT_INDEX [4])))

	.dataa(\inst10|WideOr17~2_combout ),
	.datab(\inst10|WideOr17~3_combout ),
	.datac(\inst10|LUT_INDEX [5]),
	.datad(\inst10|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\inst10|WideOr17~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|WideOr17~4 .lut_mask = 16'hAABA;
defparam \inst10|WideOr17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y20_N7
cycloneii_lcell_ff \inst10|mLCD_DATA[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|WideOr17~4_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|mLCD_RS~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|mLCD_DATA [4]));

// Location: LCCOMB_X56_Y20_N10
cycloneii_lcell_comb \inst10|WideOr18~1 (
// Equation(s):
// \inst10|WideOr18~1_combout  = (\inst10|LUT_INDEX [3] & ((\inst10|LUT_INDEX [5]) # (\inst10|LUT_INDEX [0] $ (\inst10|LUT_INDEX [4])))) # (!\inst10|LUT_INDEX [3] & ((\inst10|LUT_INDEX [0] & ((\inst10|LUT_INDEX [4]))) # (!\inst10|LUT_INDEX [0] & 
// (\inst10|LUT_INDEX [5]))))

	.dataa(\inst10|LUT_INDEX [0]),
	.datab(\inst10|LUT_INDEX [3]),
	.datac(\inst10|LUT_INDEX [5]),
	.datad(\inst10|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\inst10|WideOr18~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|WideOr18~1 .lut_mask = 16'hF6D8;
defparam \inst10|WideOr18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N14
cycloneii_lcell_comb \inst10|WideOr18~2 (
// Equation(s):
// \inst10|WideOr18~2_combout  = (\inst10|LUT_INDEX [1] & (!\inst10|WideOr18~0_combout  & (\inst10|LUT_INDEX [2]))) # (!\inst10|LUT_INDEX [1] & (((!\inst10|LUT_INDEX [2] & !\inst10|WideOr18~1_combout ))))

	.dataa(\inst10|WideOr18~0_combout ),
	.datab(\inst10|LUT_INDEX [1]),
	.datac(\inst10|LUT_INDEX [2]),
	.datad(\inst10|WideOr18~1_combout ),
	.cin(gnd),
	.combout(\inst10|WideOr18~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|WideOr18~2 .lut_mask = 16'h4043;
defparam \inst10|WideOr18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y20_N15
cycloneii_lcell_ff \inst10|mLCD_DATA[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|WideOr18~2_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|mLCD_RS~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|mLCD_DATA [3]));

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[10]));
// synopsys translate_off
defparam \SW[10]~I .input_async_reset = "none";
defparam \SW[10]~I .input_power_up = "low";
defparam \SW[10]~I .input_register_mode = "none";
defparam \SW[10]~I .input_sync_reset = "none";
defparam \SW[10]~I .oe_async_reset = "none";
defparam \SW[10]~I .oe_power_up = "low";
defparam \SW[10]~I .oe_register_mode = "none";
defparam \SW[10]~I .oe_sync_reset = "none";
defparam \SW[10]~I .operation_mode = "input";
defparam \SW[10]~I .output_async_reset = "none";
defparam \SW[10]~I .output_power_up = "low";
defparam \SW[10]~I .output_register_mode = "none";
defparam \SW[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N18
cycloneii_lcell_comb \inst10|Mux0~0 (
// Equation(s):
// \inst10|Mux0~0_combout  = (\inst10|LUT_INDEX [1] & ((\SW~combout [9] & (\SW~combout [11] $ (!\SW~combout [10]))) # (!\SW~combout [9] & (\SW~combout [11] & !\SW~combout [10]))))

	.dataa(\SW~combout [9]),
	.datab(\SW~combout [11]),
	.datac(\inst10|LUT_INDEX [1]),
	.datad(\SW~combout [10]),
	.cin(gnd),
	.combout(\inst10|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~0 .lut_mask = 16'h8060;
defparam \inst10|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N28
cycloneii_lcell_comb \inst10|Mux0~1 (
// Equation(s):
// \inst10|Mux0~1_combout  = (\inst10|LUT_INDEX [2] & (!\inst10|LUT_INDEX [0] & ((!\inst10|LUT_INDEX [1])))) # (!\inst10|LUT_INDEX [2] & ((\inst10|Mux0~0_combout ) # ((\inst10|LUT_INDEX [0] & !\inst10|LUT_INDEX [1]))))

	.dataa(\inst10|LUT_INDEX [0]),
	.datab(\inst10|Mux0~0_combout ),
	.datac(\inst10|LUT_INDEX [2]),
	.datad(\inst10|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\inst10|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~1 .lut_mask = 16'h0C5E;
defparam \inst10|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N0
cycloneii_lcell_comb \inst10|Mux0~20 (
// Equation(s):
// \inst10|Mux0~20_combout  = (\inst10|LUT_INDEX [5] & (((\inst10|WideOr16~0_combout  & \inst10|Mux0~1_combout )))) # (!\inst10|LUT_INDEX [5] & (\inst10|Mux0~19_combout ))

	.dataa(\inst10|Mux0~19_combout ),
	.datab(\inst10|LUT_INDEX [5]),
	.datac(\inst10|WideOr16~0_combout ),
	.datad(\inst10|Mux0~1_combout ),
	.cin(gnd),
	.combout(\inst10|Mux0~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux0~20 .lut_mask = 16'hE222;
defparam \inst10|Mux0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y20_N1
cycloneii_lcell_ff \inst10|mLCD_DATA[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|Mux0~20_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|mLCD_RS~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|mLCD_DATA [2]));

// Location: LCCOMB_X55_Y20_N12
cycloneii_lcell_comb \inst10|Mux1~0 (
// Equation(s):
// \inst10|Mux1~0_combout  = (\SW~combout [11] & ((\SW~combout [10]) # (\SW~combout [9] $ (\inst10|LUT_INDEX [1])))) # (!\SW~combout [11] & (\inst10|LUT_INDEX [1] & ((\SW~combout [9]) # (!\SW~combout [10]))))

	.dataa(\SW~combout [9]),
	.datab(\SW~combout [11]),
	.datac(\inst10|LUT_INDEX [1]),
	.datad(\SW~combout [10]),
	.cin(gnd),
	.combout(\inst10|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux1~0 .lut_mask = 16'hEC78;
defparam \inst10|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N2
cycloneii_lcell_comb \inst10|Mux1~1 (
// Equation(s):
// \inst10|Mux1~1_combout  = (\inst10|LUT_INDEX [0] & (((\inst10|Mux1~0_combout  & !\inst10|LUT_INDEX [2])) # (!\inst10|LUT_INDEX [1]))) # (!\inst10|LUT_INDEX [0] & (\inst10|Mux1~0_combout  & ((!\inst10|LUT_INDEX [2]))))

	.dataa(\inst10|LUT_INDEX [0]),
	.datab(\inst10|Mux1~0_combout ),
	.datac(\inst10|LUT_INDEX [1]),
	.datad(\inst10|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\inst10|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux1~1 .lut_mask = 16'h0ACE;
defparam \inst10|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N12
cycloneii_lcell_comb \inst10|Mux1~4 (
// Equation(s):
// \inst10|Mux1~4_combout  = (\inst10|LUT_INDEX [5] & (((\inst10|WideOr16~0_combout  & \inst10|Mux1~1_combout )))) # (!\inst10|LUT_INDEX [5] & (\inst10|Mux1~3_combout ))

	.dataa(\inst10|Mux1~3_combout ),
	.datab(\inst10|WideOr16~0_combout ),
	.datac(\inst10|LUT_INDEX [5]),
	.datad(\inst10|Mux1~1_combout ),
	.cin(gnd),
	.combout(\inst10|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux1~4 .lut_mask = 16'hCA0A;
defparam \inst10|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y19_N13
cycloneii_lcell_ff \inst10|mLCD_DATA[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|Mux1~4_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|mLCD_RS~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|mLCD_DATA [1]));

// Location: LCCOMB_X55_Y20_N26
cycloneii_lcell_comb \inst10|Mux2~0 (
// Equation(s):
// \inst10|Mux2~0_combout  = (\SW~combout [9] & (\inst10|LUT_INDEX [1] $ (((!\SW~combout [11] & \SW~combout [10]))))) # (!\SW~combout [9] & (\SW~combout [11] $ (((\SW~combout [10])))))

	.dataa(\SW~combout [9]),
	.datab(\SW~combout [11]),
	.datac(\inst10|LUT_INDEX [1]),
	.datad(\SW~combout [10]),
	.cin(gnd),
	.combout(\inst10|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux2~0 .lut_mask = 16'h93E4;
defparam \inst10|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N22
cycloneii_lcell_comb \inst10|Mux2~1 (
// Equation(s):
// \inst10|Mux2~1_combout  = (\inst10|Mux2~0_combout  & (!\inst10|LUT_INDEX [1] & ((\inst10|LUT_INDEX [2]) # (!\inst10|LUT_INDEX [0])))) # (!\inst10|Mux2~0_combout  & ((\inst10|LUT_INDEX [2] $ (\inst10|LUT_INDEX [1]))))

	.dataa(\inst10|LUT_INDEX [0]),
	.datab(\inst10|Mux2~0_combout ),
	.datac(\inst10|LUT_INDEX [2]),
	.datad(\inst10|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\inst10|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux2~1 .lut_mask = 16'h03F4;
defparam \inst10|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N18
cycloneii_lcell_comb \inst10|Mux2~4 (
// Equation(s):
// \inst10|Mux2~4_combout  = (\inst10|LUT_INDEX [5] & (((\inst10|WideOr16~0_combout  & \inst10|Mux2~1_combout )))) # (!\inst10|LUT_INDEX [5] & (\inst10|Mux2~3_combout ))

	.dataa(\inst10|Mux2~3_combout ),
	.datab(\inst10|LUT_INDEX [5]),
	.datac(\inst10|WideOr16~0_combout ),
	.datad(\inst10|Mux2~1_combout ),
	.cin(gnd),
	.combout(\inst10|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux2~4 .lut_mask = 16'hE222;
defparam \inst10|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y20_N19
cycloneii_lcell_ff \inst10|mLCD_DATA[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|Mux2~4_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|mLCD_RS~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|mLCD_DATA [0]));

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_27~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK_27~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_27));
// synopsys translate_off
defparam \CLOCK_27~I .input_async_reset = "none";
defparam \CLOCK_27~I .input_power_up = "low";
defparam \CLOCK_27~I .input_register_mode = "none";
defparam \CLOCK_27~I .input_sync_reset = "none";
defparam \CLOCK_27~I .oe_async_reset = "none";
defparam \CLOCK_27~I .oe_power_up = "low";
defparam \CLOCK_27~I .oe_register_mode = "none";
defparam \CLOCK_27~I .oe_sync_reset = "none";
defparam \CLOCK_27~I .operation_mode = "input";
defparam \CLOCK_27~I .output_async_reset = "none";
defparam \CLOCK_27~I .output_power_up = "low";
defparam \CLOCK_27~I .output_register_mode = "none";
defparam \CLOCK_27~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PLL_3
cycloneii_pll \inst6|altpll_component|pll (
	.ena(vcc),
	.clkswitch(gnd),
	.areset(gnd),
	.pfdena(vcc),
	.testclearlock(gnd),
	.sbdin(gnd),
	.inclk({gnd,\CLOCK_27~combout }),
	.locked(),
	.testupout(),
	.testdownout(),
	.sbdout(),
	.clk(\inst6|altpll_component|pll_CLK_bus ));
// synopsys translate_off
defparam \inst6|altpll_component|pll .bandwidth = 0;
defparam \inst6|altpll_component|pll .bandwidth_type = "low";
defparam \inst6|altpll_component|pll .c0_high = 14;
defparam \inst6|altpll_component|pll .c0_initial = 1;
defparam \inst6|altpll_component|pll .c0_low = 13;
defparam \inst6|altpll_component|pll .c0_mode = "odd";
defparam \inst6|altpll_component|pll .c0_ph = 0;
defparam \inst6|altpll_component|pll .c1_high = 14;
defparam \inst6|altpll_component|pll .c1_initial = 14;
defparam \inst6|altpll_component|pll .c1_low = 13;
defparam \inst6|altpll_component|pll .c1_mode = "odd";
defparam \inst6|altpll_component|pll .c1_ph = 4;
defparam \inst6|altpll_component|pll .c2_mode = "bypass";
defparam \inst6|altpll_component|pll .c2_ph = 0;
defparam \inst6|altpll_component|pll .charge_pump_current = 80;
defparam \inst6|altpll_component|pll .clk0_counter = "c0";
defparam \inst6|altpll_component|pll .clk0_divide_by = 27;
defparam \inst6|altpll_component|pll .clk0_duty_cycle = 50;
defparam \inst6|altpll_component|pll .clk0_multiply_by = 25;
defparam \inst6|altpll_component|pll .clk0_phase_shift = "0";
defparam \inst6|altpll_component|pll .clk1_counter = "c1";
defparam \inst6|altpll_component|pll .clk1_divide_by = 27;
defparam \inst6|altpll_component|pll .clk1_duty_cycle = 50;
defparam \inst6|altpll_component|pll .clk1_multiply_by = 25;
defparam \inst6|altpll_component|pll .clk1_phase_shift = "20000";
defparam \inst6|altpll_component|pll .clk2_duty_cycle = 50;
defparam \inst6|altpll_component|pll .clk2_phase_shift = "0";
defparam \inst6|altpll_component|pll .compensate_clock = "clk0";
defparam \inst6|altpll_component|pll .gate_lock_counter = 0;
defparam \inst6|altpll_component|pll .gate_lock_signal = "no";
defparam \inst6|altpll_component|pll .inclk0_input_frequency = 37037;
defparam \inst6|altpll_component|pll .inclk1_input_frequency = 37037;
defparam \inst6|altpll_component|pll .invalid_lock_multiplier = 5;
defparam \inst6|altpll_component|pll .loop_filter_c = 3;
defparam \inst6|altpll_component|pll .loop_filter_r = " 2.500000";
defparam \inst6|altpll_component|pll .m = 25;
defparam \inst6|altpll_component|pll .m_initial = 1;
defparam \inst6|altpll_component|pll .m_ph = 0;
defparam \inst6|altpll_component|pll .n = 1;
defparam \inst6|altpll_component|pll .operation_mode = "normal";
defparam \inst6|altpll_component|pll .pfd_max = 100000;
defparam \inst6|altpll_component|pll .pfd_min = 2484;
defparam \inst6|altpll_component|pll .pll_compensation_delay = 5370;
defparam \inst6|altpll_component|pll .self_reset_on_gated_loss_lock = "off";
defparam \inst6|altpll_component|pll .sim_gate_lock_device_behavior = "off";
defparam \inst6|altpll_component|pll .simulation_type = "timing";
defparam \inst6|altpll_component|pll .valid_lock_multiplier = 1;
defparam \inst6|altpll_component|pll .vco_center = 1333;
defparam \inst6|altpll_component|pll .vco_max = 2000;
defparam \inst6|altpll_component|pll .vco_min = 1000;
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneii_clkctrl \inst6|altpll_component|_clk1~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst6|altpll_component|_clk1 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst6|altpll_component|_clk1~clkctrl_outclk ));
// synopsys translate_off
defparam \inst6|altpll_component|_clk1~clkctrl .clock_type = "global clock";
defparam \inst6|altpll_component|_clk1~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneii_clkctrl \inst6|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst6|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst6|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \inst6|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \inst6|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N28
cycloneii_lcell_comb \inst|VGA_H_STATE.IDLE~feeder (
// Equation(s):
// \inst|VGA_H_STATE.IDLE~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|VGA_H_STATE.IDLE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_H_STATE.IDLE~feeder .lut_mask = 16'hFFFF;
defparam \inst|VGA_H_STATE.IDLE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y29_N29
cycloneii_lcell_ff \inst|VGA_H_STATE.IDLE (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_H_STATE.IDLE~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_H_STATE.IDLE~regout ));

// Location: LCCOMB_X31_Y29_N18
cycloneii_lcell_comb \inst|Add6~14 (
// Equation(s):
// \inst|Add6~14_combout  = (\inst|VGA_H_COUNT [7] & ((\inst|Add6~13 ) # (GND))) # (!\inst|VGA_H_COUNT [7] & (!\inst|Add6~13 ))
// \inst|Add6~15  = CARRY((\inst|VGA_H_COUNT [7]) # (!\inst|Add6~13 ))

	.dataa(\inst|VGA_H_COUNT [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add6~13 ),
	.combout(\inst|Add6~14_combout ),
	.cout(\inst|Add6~15 ));
// synopsys translate_off
defparam \inst|Add6~14 .lut_mask = 16'hA5AF;
defparam \inst|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N20
cycloneii_lcell_comb \inst|Add6~17 (
// Equation(s):
// \inst|Add6~17_combout  = (\inst|VGA_H_COUNT [8] & (!\inst|Add6~15  & VCC)) # (!\inst|VGA_H_COUNT [8] & (\inst|Add6~15  $ (GND)))
// \inst|Add6~18  = CARRY((!\inst|VGA_H_COUNT [8] & !\inst|Add6~15 ))

	.dataa(\inst|VGA_H_COUNT [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add6~15 ),
	.combout(\inst|Add6~17_combout ),
	.cout(\inst|Add6~18 ));
// synopsys translate_off
defparam \inst|Add6~17 .lut_mask = 16'h5A05;
defparam \inst|Add6~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N22
cycloneii_lcell_comb \inst|Add6~19 (
// Equation(s):
// \inst|Add6~19_combout  = (\inst|VGA_H_COUNT [9] & ((\inst|Add6~18 ) # (GND))) # (!\inst|VGA_H_COUNT [9] & (!\inst|Add6~18 ))
// \inst|Add6~20  = CARRY((\inst|VGA_H_COUNT [9]) # (!\inst|Add6~18 ))

	.dataa(\inst|VGA_H_COUNT [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add6~18 ),
	.combout(\inst|Add6~19_combout ),
	.cout(\inst|Add6~20 ));
// synopsys translate_off
defparam \inst|Add6~19 .lut_mask = 16'hA5AF;
defparam \inst|Add6~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N24
cycloneii_lcell_comb \inst|Add6~21 (
// Equation(s):
// \inst|Add6~21_combout  = \inst|VGA_H_COUNT [10] $ (\inst|Add6~20 )

	.dataa(\inst|VGA_H_COUNT [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add6~20 ),
	.combout(\inst|Add6~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add6~21 .lut_mask = 16'h5A5A;
defparam \inst|Add6~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N14
cycloneii_lcell_comb \inst|Add6~23 (
// Equation(s):
// \inst|Add6~23_combout  = ((\inst|VGA_H_STATE.FRONT~regout  & ((\inst|Selector6~3_combout ) # (\inst|Selector6~2_combout )))) # (!\inst|Add6~21_combout )

	.dataa(\inst|VGA_H_STATE.FRONT~regout ),
	.datab(\inst|Add6~21_combout ),
	.datac(\inst|Selector6~3_combout ),
	.datad(\inst|Selector6~2_combout ),
	.cin(gnd),
	.combout(\inst|Add6~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add6~23 .lut_mask = 16'hBBB3;
defparam \inst|Add6~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y29_N15
cycloneii_lcell_ff \inst|VGA_H_COUNT[10] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|Add6~23_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_H_COUNT [10]));

// Location: LCCOMB_X31_Y29_N4
cycloneii_lcell_comb \inst|Add6~1 (
// Equation(s):
// \inst|Add6~1_cout  = CARRY(!\inst|VGA_H_COUNT [0])

	.dataa(\inst|VGA_H_COUNT [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|Add6~1_cout ));
// synopsys translate_off
defparam \inst|Add6~1 .lut_mask = 16'h0055;
defparam \inst|Add6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N6
cycloneii_lcell_comb \inst|Add6~2 (
// Equation(s):
// \inst|Add6~2_combout  = (\inst|VGA_H_COUNT [1] & ((\inst|Add6~1_cout ) # (GND))) # (!\inst|VGA_H_COUNT [1] & (!\inst|Add6~1_cout ))
// \inst|Add6~3  = CARRY((\inst|VGA_H_COUNT [1]) # (!\inst|Add6~1_cout ))

	.dataa(vcc),
	.datab(\inst|VGA_H_COUNT [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add6~1_cout ),
	.combout(\inst|Add6~2_combout ),
	.cout(\inst|Add6~3 ));
// synopsys translate_off
defparam \inst|Add6~2 .lut_mask = 16'hC3CF;
defparam \inst|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N2
cycloneii_lcell_comb \inst|Add6~32 (
// Equation(s):
// \inst|Add6~32_combout  = ((\inst|VGA_H_STATE.FRONT~regout  & ((\inst|Selector6~3_combout ) # (\inst|Selector6~2_combout )))) # (!\inst|Add6~2_combout )

	.dataa(\inst|VGA_H_STATE.FRONT~regout ),
	.datab(\inst|Selector6~3_combout ),
	.datac(\inst|Selector6~2_combout ),
	.datad(\inst|Add6~2_combout ),
	.cin(gnd),
	.combout(\inst|Add6~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add6~32 .lut_mask = 16'hA8FF;
defparam \inst|Add6~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y29_N3
cycloneii_lcell_ff \inst|VGA_H_COUNT[1] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|Add6~32_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_H_COUNT [1]));

// Location: LCCOMB_X31_Y29_N8
cycloneii_lcell_comb \inst|Add6~4 (
// Equation(s):
// \inst|Add6~4_combout  = (\inst|VGA_H_COUNT [2] & (!\inst|Add6~3  & VCC)) # (!\inst|VGA_H_COUNT [2] & (\inst|Add6~3  $ (GND)))
// \inst|Add6~5  = CARRY((!\inst|VGA_H_COUNT [2] & !\inst|Add6~3 ))

	.dataa(vcc),
	.datab(\inst|VGA_H_COUNT [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add6~3 ),
	.combout(\inst|Add6~4_combout ),
	.cout(\inst|Add6~5 ));
// synopsys translate_off
defparam \inst|Add6~4 .lut_mask = 16'h3C03;
defparam \inst|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N0
cycloneii_lcell_comb \inst|Add6~30 (
// Equation(s):
// \inst|Add6~30_combout  = ((\inst|VGA_H_STATE.FRONT~regout  & ((\inst|Selector6~2_combout ) # (\inst|Selector6~3_combout )))) # (!\inst|Add6~4_combout )

	.dataa(\inst|VGA_H_STATE.FRONT~regout ),
	.datab(\inst|Selector6~2_combout ),
	.datac(\inst|Add6~4_combout ),
	.datad(\inst|Selector6~3_combout ),
	.cin(gnd),
	.combout(\inst|Add6~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add6~30 .lut_mask = 16'hAF8F;
defparam \inst|Add6~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y29_N1
cycloneii_lcell_ff \inst|VGA_H_COUNT[2] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|Add6~30_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_H_COUNT [2]));

// Location: LCCOMB_X29_Y29_N8
cycloneii_lcell_comb \inst|Equal2~1 (
// Equation(s):
// \inst|Equal2~1_combout  = (!\inst|VGA_H_COUNT [3] & (!\inst|VGA_H_COUNT [4] & (!\inst|VGA_H_COUNT [2] & !\inst|VGA_H_COUNT [1])))

	.dataa(\inst|VGA_H_COUNT [3]),
	.datab(\inst|VGA_H_COUNT [4]),
	.datac(\inst|VGA_H_COUNT [2]),
	.datad(\inst|VGA_H_COUNT [1]),
	.cin(gnd),
	.combout(\inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal2~1 .lut_mask = 16'h0001;
defparam \inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N22
cycloneii_lcell_comb \inst|Selector8~0 (
// Equation(s):
// \inst|Selector8~0_combout  = (\inst|LessThan8~0_combout  & (\inst|VGA_H_COUNT [10] & \inst|VGA_H_STATE.FRONT~regout ))

	.dataa(vcc),
	.datab(\inst|LessThan8~0_combout ),
	.datac(\inst|VGA_H_COUNT [10]),
	.datad(\inst|VGA_H_STATE.FRONT~regout ),
	.cin(gnd),
	.combout(\inst|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~0 .lut_mask = 16'hC000;
defparam \inst|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N28
cycloneii_lcell_comb \inst|Selector6~4 (
// Equation(s):
// \inst|Selector6~4_combout  = (\inst|Selector6~3_combout ) # ((\inst|LessThan6~2_combout  & \inst|VGA_H_STATE.BACK~regout ))

	.dataa(\inst|Selector6~3_combout ),
	.datab(\inst|LessThan6~2_combout ),
	.datac(\inst|VGA_H_STATE.BACK~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~4 .lut_mask = 16'hEAEA;
defparam \inst|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y29_N29
cycloneii_lcell_ff \inst|VGA_H_STATE.BACK (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|Selector6~4_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_H_STATE.BACK~regout ));

// Location: LCCOMB_X30_Y29_N26
cycloneii_lcell_comb \inst|Selector7~0 (
// Equation(s):
// \inst|Selector7~0_combout  = (\inst|LessThan7~2_combout  & (!\inst|LessThan6~2_combout  & ((\inst|VGA_H_STATE.BACK~regout )))) # (!\inst|LessThan7~2_combout  & ((\inst|VGA_H_STATE.DISP~regout ) # ((!\inst|LessThan6~2_combout  & 
// \inst|VGA_H_STATE.BACK~regout ))))

	.dataa(\inst|LessThan7~2_combout ),
	.datab(\inst|LessThan6~2_combout ),
	.datac(\inst|VGA_H_STATE.DISP~regout ),
	.datad(\inst|VGA_H_STATE.BACK~regout ),
	.cin(gnd),
	.combout(\inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector7~0 .lut_mask = 16'h7350;
defparam \inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y29_N27
cycloneii_lcell_ff \inst|VGA_H_STATE.DISP (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|Selector7~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_H_STATE.DISP~regout ));

// Location: LCCOMB_X30_Y29_N12
cycloneii_lcell_comb \inst|Selector8~1 (
// Equation(s):
// \inst|Selector8~1_combout  = (\inst|Selector8~0_combout ) # ((\inst|LessThan7~2_combout  & \inst|VGA_H_STATE.DISP~regout ))

	.dataa(\inst|LessThan7~2_combout ),
	.datab(\inst|Selector8~0_combout ),
	.datac(vcc),
	.datad(\inst|VGA_H_STATE.DISP~regout ),
	.cin(gnd),
	.combout(\inst|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~1 .lut_mask = 16'hEECC;
defparam \inst|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y29_N13
cycloneii_lcell_ff \inst|VGA_H_STATE.FRONT (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|Selector8~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_H_STATE.FRONT~regout ));

// Location: LCCOMB_X30_Y29_N8
cycloneii_lcell_comb \inst|Add6~31 (
// Equation(s):
// \inst|Add6~31_combout  = ((\inst|VGA_H_STATE.FRONT~regout  & ((\inst|Selector6~3_combout ) # (\inst|Selector6~2_combout )))) # (!\inst|VGA_H_COUNT [0])

	.dataa(\inst|Selector6~3_combout ),
	.datab(\inst|Selector6~2_combout ),
	.datac(\inst|VGA_H_COUNT [0]),
	.datad(\inst|VGA_H_STATE.FRONT~regout ),
	.cin(gnd),
	.combout(\inst|Add6~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add6~31 .lut_mask = 16'hEF0F;
defparam \inst|Add6~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y29_N9
cycloneii_lcell_ff \inst|VGA_H_COUNT[0] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|Add6~31_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_H_COUNT [0]));

// Location: LCCOMB_X30_Y29_N20
cycloneii_lcell_comb \inst|Add6~24 (
// Equation(s):
// \inst|Add6~24_combout  = ((\inst|VGA_H_STATE.FRONT~regout  & ((\inst|Selector6~3_combout ) # (\inst|Selector6~2_combout )))) # (!\inst|Add6~19_combout )

	.dataa(\inst|VGA_H_STATE.FRONT~regout ),
	.datab(\inst|Add6~19_combout ),
	.datac(\inst|Selector6~3_combout ),
	.datad(\inst|Selector6~2_combout ),
	.cin(gnd),
	.combout(\inst|Add6~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add6~24 .lut_mask = 16'hBBB3;
defparam \inst|Add6~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y29_N21
cycloneii_lcell_ff \inst|VGA_H_COUNT[9] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|Add6~24_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_H_COUNT [9]));

// Location: LCCOMB_X30_Y29_N30
cycloneii_lcell_comb \inst|Add6~25 (
// Equation(s):
// \inst|Add6~25_combout  = ((\inst|VGA_H_STATE.FRONT~regout  & ((\inst|Selector6~3_combout ) # (\inst|Selector6~2_combout )))) # (!\inst|Add6~17_combout )

	.dataa(\inst|VGA_H_STATE.FRONT~regout ),
	.datab(\inst|Add6~17_combout ),
	.datac(\inst|Selector6~3_combout ),
	.datad(\inst|Selector6~2_combout ),
	.cin(gnd),
	.combout(\inst|Add6~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add6~25 .lut_mask = 16'hBBB3;
defparam \inst|Add6~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y29_N31
cycloneii_lcell_ff \inst|VGA_H_COUNT[8] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|Add6~25_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_H_COUNT [8]));

// Location: LCCOMB_X30_Y29_N18
cycloneii_lcell_comb \inst|Equal2~2 (
// Equation(s):
// \inst|Equal2~2_combout  = (!\inst|VGA_H_COUNT [9] & !\inst|VGA_H_COUNT [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|VGA_H_COUNT [9]),
	.datad(\inst|VGA_H_COUNT [8]),
	.cin(gnd),
	.combout(\inst|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal2~2 .lut_mask = 16'h000F;
defparam \inst|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N18
cycloneii_lcell_comb \inst|LessThan8~0 (
// Equation(s):
// \inst|LessThan8~0_combout  = ((\inst|Equal2~0_combout  & ((\inst|VGA_H_COUNT [0]) # (!\inst|Equal2~1_combout )))) # (!\inst|Equal2~2_combout )

	.dataa(\inst|Equal2~0_combout ),
	.datab(\inst|Equal2~1_combout ),
	.datac(\inst|VGA_H_COUNT [0]),
	.datad(\inst|Equal2~2_combout ),
	.cin(gnd),
	.combout(\inst|LessThan8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan8~0 .lut_mask = 16'hA2FF;
defparam \inst|LessThan8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N16
cycloneii_lcell_comb \inst|Selector6~3 (
// Equation(s):
// \inst|Selector6~3_combout  = ((\inst|VGA_H_STATE.FRONT~regout  & ((!\inst|LessThan8~0_combout ) # (!\inst|VGA_H_COUNT [10])))) # (!\inst|VGA_H_STATE.IDLE~regout )

	.dataa(\inst|VGA_H_STATE.FRONT~regout ),
	.datab(\inst|VGA_H_STATE.IDLE~regout ),
	.datac(\inst|VGA_H_COUNT [10]),
	.datad(\inst|LessThan8~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~3 .lut_mask = 16'h3BBB;
defparam \inst|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N10
cycloneii_lcell_comb \inst|Add6~6 (
// Equation(s):
// \inst|Add6~6_combout  = (\inst|VGA_H_COUNT [3] & ((\inst|Add6~5 ) # (GND))) # (!\inst|VGA_H_COUNT [3] & (!\inst|Add6~5 ))
// \inst|Add6~7  = CARRY((\inst|VGA_H_COUNT [3]) # (!\inst|Add6~5 ))

	.dataa(vcc),
	.datab(\inst|VGA_H_COUNT [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add6~5 ),
	.combout(\inst|Add6~6_combout ),
	.cout(\inst|Add6~7 ));
// synopsys translate_off
defparam \inst|Add6~6 .lut_mask = 16'hC3CF;
defparam \inst|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N4
cycloneii_lcell_comb \inst|Add6~29 (
// Equation(s):
// \inst|Add6~29_combout  = ((\inst|VGA_H_STATE.FRONT~regout  & ((\inst|Selector6~2_combout ) # (\inst|Selector6~3_combout )))) # (!\inst|Add6~6_combout )

	.dataa(\inst|Selector6~2_combout ),
	.datab(\inst|Add6~6_combout ),
	.datac(\inst|Selector6~3_combout ),
	.datad(\inst|VGA_H_STATE.FRONT~regout ),
	.cin(gnd),
	.combout(\inst|Add6~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add6~29 .lut_mask = 16'hFB33;
defparam \inst|Add6~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y29_N5
cycloneii_lcell_ff \inst|VGA_H_COUNT[3] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|Add6~29_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_H_COUNT [3]));

// Location: LCCOMB_X31_Y29_N12
cycloneii_lcell_comb \inst|Add6~8 (
// Equation(s):
// \inst|Add6~8_combout  = (\inst|VGA_H_COUNT [4] & (!\inst|Add6~7  & VCC)) # (!\inst|VGA_H_COUNT [4] & (\inst|Add6~7  $ (GND)))
// \inst|Add6~9  = CARRY((!\inst|VGA_H_COUNT [4] & !\inst|Add6~7 ))

	.dataa(vcc),
	.datab(\inst|VGA_H_COUNT [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add6~7 ),
	.combout(\inst|Add6~8_combout ),
	.cout(\inst|Add6~9 ));
// synopsys translate_off
defparam \inst|Add6~8 .lut_mask = 16'h3C03;
defparam \inst|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N30
cycloneii_lcell_comb \inst|Add6~28 (
// Equation(s):
// \inst|Add6~28_combout  = ((\inst|VGA_H_STATE.FRONT~regout  & ((\inst|Selector6~3_combout ) # (\inst|Selector6~2_combout )))) # (!\inst|Add6~8_combout )

	.dataa(\inst|VGA_H_STATE.FRONT~regout ),
	.datab(\inst|Selector6~3_combout ),
	.datac(\inst|Selector6~2_combout ),
	.datad(\inst|Add6~8_combout ),
	.cin(gnd),
	.combout(\inst|Add6~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add6~28 .lut_mask = 16'hA8FF;
defparam \inst|Add6~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y29_N31
cycloneii_lcell_ff \inst|VGA_H_COUNT[4] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|Add6~28_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_H_COUNT [4]));

// Location: LCCOMB_X31_Y29_N14
cycloneii_lcell_comb \inst|Add6~10 (
// Equation(s):
// \inst|Add6~10_combout  = (\inst|VGA_H_COUNT [5] & ((\inst|Add6~9 ) # (GND))) # (!\inst|VGA_H_COUNT [5] & (!\inst|Add6~9 ))
// \inst|Add6~11  = CARRY((\inst|VGA_H_COUNT [5]) # (!\inst|Add6~9 ))

	.dataa(\inst|VGA_H_COUNT [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add6~9 ),
	.combout(\inst|Add6~10_combout ),
	.cout(\inst|Add6~11 ));
// synopsys translate_off
defparam \inst|Add6~10 .lut_mask = 16'hA5AF;
defparam \inst|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N10
cycloneii_lcell_comb \inst|Add6~27 (
// Equation(s):
// \inst|Add6~27_combout  = ((\inst|VGA_H_STATE.FRONT~regout  & ((\inst|Selector6~2_combout ) # (\inst|Selector6~3_combout )))) # (!\inst|Add6~10_combout )

	.dataa(\inst|Selector6~2_combout ),
	.datab(\inst|Add6~10_combout ),
	.datac(\inst|Selector6~3_combout ),
	.datad(\inst|VGA_H_STATE.FRONT~regout ),
	.cin(gnd),
	.combout(\inst|Add6~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add6~27 .lut_mask = 16'hFB33;
defparam \inst|Add6~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y29_N11
cycloneii_lcell_ff \inst|VGA_H_COUNT[5] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|Add6~27_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_H_COUNT [5]));

// Location: LCCOMB_X29_Y29_N2
cycloneii_lcell_comb \inst|LessThan6~1 (
// Equation(s):
// \inst|LessThan6~1_combout  = (\inst|VGA_H_COUNT [6] & (\inst|VGA_H_COUNT [5] & ((\inst|VGA_H_COUNT [2]) # (\inst|VGA_H_COUNT [3]))))

	.dataa(\inst|VGA_H_COUNT [2]),
	.datab(\inst|VGA_H_COUNT [6]),
	.datac(\inst|VGA_H_COUNT [5]),
	.datad(\inst|VGA_H_COUNT [3]),
	.cin(gnd),
	.combout(\inst|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan6~1 .lut_mask = 16'hC080;
defparam \inst|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N16
cycloneii_lcell_comb \inst|LessThan6~2 (
// Equation(s):
// \inst|LessThan6~2_combout  = (\inst|LessThan6~0_combout  & ((\inst|VGA_H_COUNT [7]) # ((\inst|LessThan6~1_combout  & \inst|VGA_H_COUNT [4]))))

	.dataa(\inst|LessThan6~0_combout ),
	.datab(\inst|LessThan6~1_combout ),
	.datac(\inst|VGA_H_COUNT [7]),
	.datad(\inst|VGA_H_COUNT [4]),
	.cin(gnd),
	.combout(\inst|LessThan6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan6~2 .lut_mask = 16'hA8A0;
defparam \inst|LessThan6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N6
cycloneii_lcell_comb \inst|Selector6~2 (
// Equation(s):
// \inst|Selector6~2_combout  = (\inst|LessThan6~2_combout  & \inst|VGA_H_STATE.BACK~regout )

	.dataa(vcc),
	.datab(\inst|LessThan6~2_combout ),
	.datac(vcc),
	.datad(\inst|VGA_H_STATE.BACK~regout ),
	.cin(gnd),
	.combout(\inst|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~2 .lut_mask = 16'hCC00;
defparam \inst|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N16
cycloneii_lcell_comb \inst|Add6~12 (
// Equation(s):
// \inst|Add6~12_combout  = (\inst|VGA_H_COUNT [6] & (!\inst|Add6~11  & VCC)) # (!\inst|VGA_H_COUNT [6] & (\inst|Add6~11  $ (GND)))
// \inst|Add6~13  = CARRY((!\inst|VGA_H_COUNT [6] & !\inst|Add6~11 ))

	.dataa(vcc),
	.datab(\inst|VGA_H_COUNT [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add6~11 ),
	.combout(\inst|Add6~12_combout ),
	.cout(\inst|Add6~13 ));
// synopsys translate_off
defparam \inst|Add6~12 .lut_mask = 16'h3C03;
defparam \inst|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N28
cycloneii_lcell_comb \inst|Add6~26 (
// Equation(s):
// \inst|Add6~26_combout  = ((\inst|VGA_H_STATE.FRONT~regout  & ((\inst|Selector6~2_combout ) # (\inst|Selector6~3_combout )))) # (!\inst|Add6~12_combout )

	.dataa(\inst|VGA_H_STATE.FRONT~regout ),
	.datab(\inst|Selector6~2_combout ),
	.datac(\inst|Add6~12_combout ),
	.datad(\inst|Selector6~3_combout ),
	.cin(gnd),
	.combout(\inst|Add6~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add6~26 .lut_mask = 16'hAF8F;
defparam \inst|Add6~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y29_N29
cycloneii_lcell_ff \inst|VGA_H_COUNT[6] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|Add6~26_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_H_COUNT [6]));

// Location: LCCOMB_X30_Y29_N0
cycloneii_lcell_comb \inst|Add6~16 (
// Equation(s):
// \inst|Add6~16_combout  = ((\inst|VGA_H_STATE.FRONT~regout  & ((\inst|Selector6~3_combout ) # (\inst|Selector6~2_combout )))) # (!\inst|Add6~14_combout )

	.dataa(\inst|VGA_H_STATE.FRONT~regout ),
	.datab(\inst|Add6~14_combout ),
	.datac(\inst|Selector6~3_combout ),
	.datad(\inst|Selector6~2_combout ),
	.cin(gnd),
	.combout(\inst|Add6~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add6~16 .lut_mask = 16'hBBB3;
defparam \inst|Add6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y29_N1
cycloneii_lcell_ff \inst|VGA_H_COUNT[7] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|Add6~16_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_H_COUNT [7]));

// Location: LCCOMB_X30_Y29_N24
cycloneii_lcell_comb \inst|VGA_HSYNC~0 (
// Equation(s):
// \inst|VGA_HSYNC~0_combout  = (((!\inst|VGA_H_COUNT [8]) # (!\inst|VGA_H_COUNT [9])) # (!\inst|VGA_H_COUNT [7])) # (!\inst|VGA_H_COUNT [10])

	.dataa(\inst|VGA_H_COUNT [10]),
	.datab(\inst|VGA_H_COUNT [7]),
	.datac(\inst|VGA_H_COUNT [9]),
	.datad(\inst|VGA_H_COUNT [8]),
	.cin(gnd),
	.combout(\inst|VGA_HSYNC~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_HSYNC~0 .lut_mask = 16'h7FFF;
defparam \inst|VGA_HSYNC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N12
cycloneii_lcell_comb \inst|VGA_HSYNC~1 (
// Equation(s):
// \inst|VGA_HSYNC~1_combout  = (\inst|VGA_H_STATE.BACK~regout  & (!\inst|VGA_HSYNC~0_combout  & ((\inst|VGA_H_COUNT [5]) # (\inst|VGA_H_COUNT [6]))))

	.dataa(\inst|VGA_H_STATE.BACK~regout ),
	.datab(\inst|VGA_HSYNC~0_combout ),
	.datac(\inst|VGA_H_COUNT [5]),
	.datad(\inst|VGA_H_COUNT [6]),
	.cin(gnd),
	.combout(\inst|VGA_HSYNC~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_HSYNC~1 .lut_mask = 16'h2220;
defparam \inst|VGA_HSYNC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y29_N13
cycloneii_lcell_ff \inst|VGA_HSYNC (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_HSYNC~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_HSYNC~regout ));

// Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \EXT_CLOCK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\EXT_CLOCK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EXT_CLOCK));
// synopsys translate_off
defparam \EXT_CLOCK~I .input_async_reset = "none";
defparam \EXT_CLOCK~I .input_power_up = "low";
defparam \EXT_CLOCK~I .input_register_mode = "none";
defparam \EXT_CLOCK~I .input_sync_reset = "none";
defparam \EXT_CLOCK~I .oe_async_reset = "none";
defparam \EXT_CLOCK~I .oe_power_up = "low";
defparam \EXT_CLOCK~I .oe_register_mode = "none";
defparam \EXT_CLOCK~I .oe_sync_reset = "none";
defparam \EXT_CLOCK~I .operation_mode = "input";
defparam \EXT_CLOCK~I .output_async_reset = "none";
defparam \EXT_CLOCK~I .output_power_up = "low";
defparam \EXT_CLOCK~I .output_register_mode = "none";
defparam \EXT_CLOCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N28
cycloneii_lcell_comb \inst|Selector14~0 (
// Equation(s):
// \inst|Selector14~0_combout  = (\inst|Add7~18_combout  & ((!\inst|VGA_V_STATE.FRONT~regout ) # (!\inst|Selector9~0_combout )))

	.dataa(\inst|Add7~18_combout ),
	.datab(vcc),
	.datac(\inst|Selector9~0_combout ),
	.datad(\inst|VGA_V_STATE.FRONT~regout ),
	.cin(gnd),
	.combout(\inst|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector14~0 .lut_mask = 16'h0AAA;
defparam \inst|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N4
cycloneii_lcell_comb \inst|Equal2~4 (
// Equation(s):
// \inst|Equal2~4_combout  = (\inst|Equal2~3_combout  & (!\inst|VGA_H_COUNT [0] & (\inst|Equal2~1_combout  & \inst|Equal2~2_combout )))

	.dataa(\inst|Equal2~3_combout ),
	.datab(\inst|VGA_H_COUNT [0]),
	.datac(\inst|Equal2~1_combout ),
	.datad(\inst|Equal2~2_combout ),
	.cin(gnd),
	.combout(\inst|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal2~4 .lut_mask = 16'h2000;
defparam \inst|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y28_N29
cycloneii_lcell_ff \inst|VGA_V_COUNT[9] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|Selector14~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Equal2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_V_COUNT [9]));

// Location: LCCOMB_X30_Y28_N12
cycloneii_lcell_comb \inst|Add7~8 (
// Equation(s):
// \inst|Add7~8_combout  = (\inst|VGA_V_COUNT [4] & (\inst|Add7~7  $ (GND))) # (!\inst|VGA_V_COUNT [4] & (!\inst|Add7~7  & VCC))
// \inst|Add7~9  = CARRY((\inst|VGA_V_COUNT [4] & !\inst|Add7~7 ))

	.dataa(\inst|VGA_V_COUNT [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add7~7 ),
	.combout(\inst|Add7~8_combout ),
	.cout(\inst|Add7~9 ));
// synopsys translate_off
defparam \inst|Add7~8 .lut_mask = 16'hA50A;
defparam \inst|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N14
cycloneii_lcell_comb \inst|Add7~10 (
// Equation(s):
// \inst|Add7~10_combout  = (\inst|VGA_V_COUNT [5] & ((\inst|Add7~9 ) # (GND))) # (!\inst|VGA_V_COUNT [5] & (!\inst|Add7~9 ))
// \inst|Add7~11  = CARRY((\inst|VGA_V_COUNT [5]) # (!\inst|Add7~9 ))

	.dataa(\inst|VGA_V_COUNT [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add7~9 ),
	.combout(\inst|Add7~10_combout ),
	.cout(\inst|Add7~11 ));
// synopsys translate_off
defparam \inst|Add7~10 .lut_mask = 16'hA5AF;
defparam \inst|Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N16
cycloneii_lcell_comb \inst|Add7~12 (
// Equation(s):
// \inst|Add7~12_combout  = (\inst|VGA_V_COUNT [6] & (\inst|Add7~11  $ (GND))) # (!\inst|VGA_V_COUNT [6] & (!\inst|Add7~11  & VCC))
// \inst|Add7~13  = CARRY((\inst|VGA_V_COUNT [6] & !\inst|Add7~11 ))

	.dataa(\inst|VGA_V_COUNT [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add7~11 ),
	.combout(\inst|Add7~12_combout ),
	.cout(\inst|Add7~13 ));
// synopsys translate_off
defparam \inst|Add7~12 .lut_mask = 16'hA50A;
defparam \inst|Add7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N18
cycloneii_lcell_comb \inst|Add7~14 (
// Equation(s):
// \inst|Add7~14_combout  = (\inst|VGA_V_COUNT [7] & (!\inst|Add7~13 )) # (!\inst|VGA_V_COUNT [7] & ((\inst|Add7~13 ) # (GND)))
// \inst|Add7~15  = CARRY((!\inst|Add7~13 ) # (!\inst|VGA_V_COUNT [7]))

	.dataa(vcc),
	.datab(\inst|VGA_V_COUNT [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add7~13 ),
	.combout(\inst|Add7~14_combout ),
	.cout(\inst|Add7~15 ));
// synopsys translate_off
defparam \inst|Add7~14 .lut_mask = 16'h3C3F;
defparam \inst|Add7~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N0
cycloneii_lcell_comb \inst|Selector16~0 (
// Equation(s):
// \inst|Selector16~0_combout  = (\inst|Add7~14_combout  & ((!\inst|Selector9~0_combout ) # (!\inst|VGA_V_STATE.FRONT~regout )))

	.dataa(vcc),
	.datab(\inst|Add7~14_combout ),
	.datac(\inst|VGA_V_STATE.FRONT~regout ),
	.datad(\inst|Selector9~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector16~0 .lut_mask = 16'h0CCC;
defparam \inst|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y28_N1
cycloneii_lcell_ff \inst|VGA_V_COUNT[7] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|Selector16~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Equal2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_V_COUNT [7]));

// Location: LCCOMB_X30_Y28_N20
cycloneii_lcell_comb \inst|Add7~16 (
// Equation(s):
// \inst|Add7~16_combout  = (\inst|VGA_V_COUNT [8] & (\inst|Add7~15  $ (GND))) # (!\inst|VGA_V_COUNT [8] & (!\inst|Add7~15  & VCC))
// \inst|Add7~17  = CARRY((\inst|VGA_V_COUNT [8] & !\inst|Add7~15 ))

	.dataa(\inst|VGA_V_COUNT [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add7~15 ),
	.combout(\inst|Add7~16_combout ),
	.cout(\inst|Add7~17 ));
// synopsys translate_off
defparam \inst|Add7~16 .lut_mask = 16'hA50A;
defparam \inst|Add7~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N24
cycloneii_lcell_comb \inst|Add7~20 (
// Equation(s):
// \inst|Add7~20_combout  = \inst|Add7~19  $ (!\inst|VGA_V_COUNT [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|VGA_V_COUNT [10]),
	.cin(\inst|Add7~19 ),
	.combout(\inst|Add7~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add7~20 .lut_mask = 16'hF00F;
defparam \inst|Add7~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N30
cycloneii_lcell_comb \inst|Selector13~0 (
// Equation(s):
// \inst|Selector13~0_combout  = (\inst|Add7~20_combout  & ((!\inst|VGA_V_STATE.FRONT~regout ) # (!\inst|Selector9~0_combout )))

	.dataa(vcc),
	.datab(\inst|Add7~20_combout ),
	.datac(\inst|Selector9~0_combout ),
	.datad(\inst|VGA_V_STATE.FRONT~regout ),
	.cin(gnd),
	.combout(\inst|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector13~0 .lut_mask = 16'h0CCC;
defparam \inst|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y28_N31
cycloneii_lcell_ff \inst|VGA_V_COUNT[10] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|Selector13~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Equal2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_V_COUNT [10]));

// Location: LCCOMB_X31_Y28_N16
cycloneii_lcell_comb \inst|Selector10~0 (
// Equation(s):
// \inst|Selector10~0_combout  = (!\inst|VGA_V_COUNT [9] & !\inst|VGA_V_COUNT [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|VGA_V_COUNT [9]),
	.datad(\inst|VGA_V_COUNT [10]),
	.cin(gnd),
	.combout(\inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector10~0 .lut_mask = 16'h000F;
defparam \inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N0
cycloneii_lcell_comb \inst|Selector15~0 (
// Equation(s):
// \inst|Selector15~0_combout  = (\inst|Add7~16_combout  & ((!\inst|VGA_V_STATE.FRONT~regout ) # (!\inst|Selector9~0_combout )))

	.dataa(vcc),
	.datab(\inst|Add7~16_combout ),
	.datac(\inst|Selector9~0_combout ),
	.datad(\inst|VGA_V_STATE.FRONT~regout ),
	.cin(gnd),
	.combout(\inst|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector15~0 .lut_mask = 16'h0CCC;
defparam \inst|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y28_N1
cycloneii_lcell_ff \inst|VGA_V_COUNT[8] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|Selector15~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Equal2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_V_COUNT [8]));

// Location: LCCOMB_X29_Y28_N14
cycloneii_lcell_comb \inst|Selector17~0 (
// Equation(s):
// \inst|Selector17~0_combout  = (\inst|Add7~12_combout  & ((!\inst|VGA_V_STATE.FRONT~regout ) # (!\inst|Selector9~0_combout )))

	.dataa(\inst|Selector9~0_combout ),
	.datab(vcc),
	.datac(\inst|Add7~12_combout ),
	.datad(\inst|VGA_V_STATE.FRONT~regout ),
	.cin(gnd),
	.combout(\inst|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector17~0 .lut_mask = 16'h50F0;
defparam \inst|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y28_N15
cycloneii_lcell_ff \inst|VGA_V_COUNT[6] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|Selector17~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Equal2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_V_COUNT [6]));

// Location: LCCOMB_X30_Y28_N26
cycloneii_lcell_comb \inst|LessThan9~0 (
// Equation(s):
// \inst|LessThan9~0_combout  = (\inst|VGA_V_COUNT [5] & (!\inst|VGA_V_COUNT [7] & (!\inst|VGA_V_COUNT [8] & !\inst|VGA_V_COUNT [6])))

	.dataa(\inst|VGA_V_COUNT [5]),
	.datab(\inst|VGA_V_COUNT [7]),
	.datac(\inst|VGA_V_COUNT [8]),
	.datad(\inst|VGA_V_COUNT [6]),
	.cin(gnd),
	.combout(\inst|LessThan9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan9~0 .lut_mask = 16'h0002;
defparam \inst|LessThan9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N2
cycloneii_lcell_comb \inst|LessThan9~1 (
// Equation(s):
// \inst|LessThan9~1_combout  = (\inst|Selector10~0_combout  & (\inst|LessThan9~0_combout  & ((\inst|LessThan10~0_combout ) # (!\inst|VGA_V_COUNT [4]))))

	.dataa(\inst|LessThan10~0_combout ),
	.datab(\inst|VGA_V_COUNT [4]),
	.datac(\inst|Selector10~0_combout ),
	.datad(\inst|LessThan9~0_combout ),
	.cin(gnd),
	.combout(\inst|LessThan9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan9~1 .lut_mask = 16'hB000;
defparam \inst|LessThan9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N0
cycloneii_lcell_comb \inst|Selector10~2 (
// Equation(s):
// \inst|Selector10~2_combout  = (\inst|Selector10~1_combout  & (\inst|VGA_V_STATE.DISP~regout  & ((\inst|LessThan9~1_combout ) # (!\inst|VGA_V_STATE.BACK~regout )))) # (!\inst|Selector10~1_combout  & ((\inst|LessThan9~1_combout ) # 
// ((!\inst|VGA_V_STATE.BACK~regout ))))

	.dataa(\inst|Selector10~1_combout ),
	.datab(\inst|LessThan9~1_combout ),
	.datac(\inst|VGA_V_STATE.DISP~regout ),
	.datad(\inst|VGA_V_STATE.BACK~regout ),
	.cin(gnd),
	.combout(\inst|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector10~2 .lut_mask = 16'hC4F5;
defparam \inst|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y28_N1
cycloneii_lcell_ff \inst|VGA_V_STATE.DISP (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|Selector10~2_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Equal2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_V_STATE.DISP~regout ));

// Location: LCCOMB_X31_Y28_N22
cycloneii_lcell_comb \inst|Selector11~0 (
// Equation(s):
// \inst|Selector11~0_combout  = (\inst|Selector10~1_combout  & (\inst|LessThan11~1_combout  & (\inst|VGA_V_STATE.FRONT~regout ))) # (!\inst|Selector10~1_combout  & (((\inst|LessThan11~1_combout  & \inst|VGA_V_STATE.FRONT~regout )) # 
// (!\inst|VGA_V_STATE.DISP~regout )))

	.dataa(\inst|Selector10~1_combout ),
	.datab(\inst|LessThan11~1_combout ),
	.datac(\inst|VGA_V_STATE.FRONT~regout ),
	.datad(\inst|VGA_V_STATE.DISP~regout ),
	.cin(gnd),
	.combout(\inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector11~0 .lut_mask = 16'hC0D5;
defparam \inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y28_N23
cycloneii_lcell_ff \inst|VGA_V_STATE.FRONT (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|Selector11~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Equal2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_V_STATE.FRONT~regout ));

// Location: LCCOMB_X31_Y28_N12
cycloneii_lcell_comb \inst|Selector20~0 (
// Equation(s):
// \inst|Selector20~0_combout  = (\inst|Add7~6_combout  & ((!\inst|VGA_V_STATE.FRONT~regout ) # (!\inst|Selector9~0_combout )))

	.dataa(\inst|Add7~6_combout ),
	.datab(vcc),
	.datac(\inst|Selector9~0_combout ),
	.datad(\inst|VGA_V_STATE.FRONT~regout ),
	.cin(gnd),
	.combout(\inst|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector20~0 .lut_mask = 16'h0AAA;
defparam \inst|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y28_N13
cycloneii_lcell_ff \inst|VGA_V_COUNT[3] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|Selector20~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Equal2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_V_COUNT [3]));

// Location: LCCOMB_X30_Y28_N4
cycloneii_lcell_comb \inst|Add7~0 (
// Equation(s):
// \inst|Add7~0_combout  = \inst|VGA_V_COUNT [0] $ (VCC)
// \inst|Add7~1  = CARRY(\inst|VGA_V_COUNT [0])

	.dataa(vcc),
	.datab(\inst|VGA_V_COUNT [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add7~0_combout ),
	.cout(\inst|Add7~1 ));
// synopsys translate_off
defparam \inst|Add7~0 .lut_mask = 16'h33CC;
defparam \inst|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N28
cycloneii_lcell_comb \inst|Selector23~0 (
// Equation(s):
// \inst|Selector23~0_combout  = (\inst|Add7~0_combout  & ((!\inst|VGA_V_STATE.FRONT~regout ) # (!\inst|Selector9~0_combout )))

	.dataa(vcc),
	.datab(\inst|Selector9~0_combout ),
	.datac(\inst|Add7~0_combout ),
	.datad(\inst|VGA_V_STATE.FRONT~regout ),
	.cin(gnd),
	.combout(\inst|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector23~0 .lut_mask = 16'h30F0;
defparam \inst|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y28_N29
cycloneii_lcell_ff \inst|VGA_V_COUNT[0] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|Selector23~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Equal2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_V_COUNT [0]));

// Location: LCCOMB_X30_Y28_N6
cycloneii_lcell_comb \inst|Add7~2 (
// Equation(s):
// \inst|Add7~2_combout  = (\inst|VGA_V_COUNT [1] & (!\inst|Add7~1 )) # (!\inst|VGA_V_COUNT [1] & ((\inst|Add7~1 ) # (GND)))
// \inst|Add7~3  = CARRY((!\inst|Add7~1 ) # (!\inst|VGA_V_COUNT [1]))

	.dataa(\inst|VGA_V_COUNT [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add7~1 ),
	.combout(\inst|Add7~2_combout ),
	.cout(\inst|Add7~3 ));
// synopsys translate_off
defparam \inst|Add7~2 .lut_mask = 16'h5A5F;
defparam \inst|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N8
cycloneii_lcell_comb \inst|Add7~4 (
// Equation(s):
// \inst|Add7~4_combout  = (\inst|VGA_V_COUNT [2] & (\inst|Add7~3  $ (GND))) # (!\inst|VGA_V_COUNT [2] & (!\inst|Add7~3  & VCC))
// \inst|Add7~5  = CARRY((\inst|VGA_V_COUNT [2] & !\inst|Add7~3 ))

	.dataa(vcc),
	.datab(\inst|VGA_V_COUNT [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add7~3 ),
	.combout(\inst|Add7~4_combout ),
	.cout(\inst|Add7~5 ));
// synopsys translate_off
defparam \inst|Add7~4 .lut_mask = 16'hC30C;
defparam \inst|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N30
cycloneii_lcell_comb \inst|Selector21~0 (
// Equation(s):
// \inst|Selector21~0_combout  = (\inst|Add7~4_combout  & ((!\inst|VGA_V_STATE.FRONT~regout ) # (!\inst|Selector9~0_combout )))

	.dataa(vcc),
	.datab(\inst|Selector9~0_combout ),
	.datac(\inst|Add7~4_combout ),
	.datad(\inst|VGA_V_STATE.FRONT~regout ),
	.cin(gnd),
	.combout(\inst|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector21~0 .lut_mask = 16'h30F0;
defparam \inst|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y28_N31
cycloneii_lcell_ff \inst|VGA_V_COUNT[2] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|Selector21~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Equal2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_V_COUNT [2]));

// Location: LCCOMB_X29_Y28_N12
cycloneii_lcell_comb \inst|Selector19~0 (
// Equation(s):
// \inst|Selector19~0_combout  = (\inst|Add7~8_combout  & ((!\inst|VGA_V_STATE.FRONT~regout ) # (!\inst|Selector9~0_combout )))

	.dataa(\inst|Selector9~0_combout ),
	.datab(vcc),
	.datac(\inst|Add7~8_combout ),
	.datad(\inst|VGA_V_STATE.FRONT~regout ),
	.cin(gnd),
	.combout(\inst|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector19~0 .lut_mask = 16'h50F0;
defparam \inst|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y28_N13
cycloneii_lcell_ff \inst|VGA_V_COUNT[4] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|Selector19~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Equal2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_V_COUNT [4]));

// Location: LCCOMB_X31_Y28_N26
cycloneii_lcell_comb \inst|Selector22~0 (
// Equation(s):
// \inst|Selector22~0_combout  = (\inst|Add7~2_combout  & ((!\inst|VGA_V_STATE.FRONT~regout ) # (!\inst|Selector9~0_combout )))

	.dataa(\inst|Selector9~0_combout ),
	.datab(vcc),
	.datac(\inst|Add7~2_combout ),
	.datad(\inst|VGA_V_STATE.FRONT~regout ),
	.cin(gnd),
	.combout(\inst|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector22~0 .lut_mask = 16'h50F0;
defparam \inst|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y28_N27
cycloneii_lcell_ff \inst|VGA_V_COUNT[1] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|Selector22~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Equal2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_V_COUNT [1]));

// Location: LCCOMB_X31_Y28_N20
cycloneii_lcell_comb \inst|LessThan10~0 (
// Equation(s):
// \inst|LessThan10~0_combout  = (((!\inst|VGA_V_COUNT [1]) # (!\inst|VGA_V_COUNT [2])) # (!\inst|VGA_V_COUNT [0])) # (!\inst|VGA_V_COUNT [3])

	.dataa(\inst|VGA_V_COUNT [3]),
	.datab(\inst|VGA_V_COUNT [0]),
	.datac(\inst|VGA_V_COUNT [2]),
	.datad(\inst|VGA_V_COUNT [1]),
	.cin(gnd),
	.combout(\inst|LessThan10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan10~0 .lut_mask = 16'h7FFF;
defparam \inst|LessThan10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N28
cycloneii_lcell_comb \inst|LessThan11~0 (
// Equation(s):
// \inst|LessThan11~0_combout  = ((!\inst|VGA_V_COUNT [4] & (\inst|LessThan10~0_combout  & \inst|LessThan9~0_combout ))) # (!\inst|VGA_V_COUNT [9])

	.dataa(\inst|VGA_V_COUNT [9]),
	.datab(\inst|VGA_V_COUNT [4]),
	.datac(\inst|LessThan10~0_combout ),
	.datad(\inst|LessThan9~0_combout ),
	.cin(gnd),
	.combout(\inst|LessThan11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan11~0 .lut_mask = 16'h7555;
defparam \inst|LessThan11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N14
cycloneii_lcell_comb \inst|LessThan11~1 (
// Equation(s):
// \inst|LessThan11~1_combout  = (\inst|LessThan11~0_combout  & !\inst|VGA_V_COUNT [10])

	.dataa(vcc),
	.datab(\inst|LessThan11~0_combout ),
	.datac(vcc),
	.datad(\inst|VGA_V_COUNT [10]),
	.cin(gnd),
	.combout(\inst|LessThan11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan11~1 .lut_mask = 16'h00CC;
defparam \inst|LessThan11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N24
cycloneii_lcell_comb \inst|Selector9~0 (
// Equation(s):
// \inst|Selector9~0_combout  = (\inst|LessThan9~1_combout  & ((\inst|VGA_V_STATE.BACK~regout ) # ((!\inst|LessThan11~1_combout  & \inst|VGA_V_STATE.FRONT~regout )))) # (!\inst|LessThan9~1_combout  & (((!\inst|LessThan11~1_combout  & 
// \inst|VGA_V_STATE.FRONT~regout ))))

	.dataa(\inst|LessThan9~1_combout ),
	.datab(\inst|VGA_V_STATE.BACK~regout ),
	.datac(\inst|LessThan11~1_combout ),
	.datad(\inst|VGA_V_STATE.FRONT~regout ),
	.cin(gnd),
	.combout(\inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector9~0 .lut_mask = 16'h8F88;
defparam \inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y28_N19
cycloneii_lcell_ff \inst|VGA_V_STATE.BACK (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst|Selector9~0_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|Equal2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_V_STATE.BACK~regout ));

// Location: LCCOMB_X31_Y28_N8
cycloneii_lcell_comb \inst|VGA_VSYNC~2 (
// Equation(s):
// \inst|VGA_VSYNC~2_combout  = (\inst|VGA_V_COUNT [3]) # ((\inst|VGA_V_COUNT [4]) # ((\inst|VGA_V_COUNT [2]) # (\inst|VGA_V_COUNT [1])))

	.dataa(\inst|VGA_V_COUNT [3]),
	.datab(\inst|VGA_V_COUNT [4]),
	.datac(\inst|VGA_V_COUNT [2]),
	.datad(\inst|VGA_V_COUNT [1]),
	.cin(gnd),
	.combout(\inst|VGA_VSYNC~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_VSYNC~2 .lut_mask = 16'hFFFE;
defparam \inst|VGA_VSYNC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N4
cycloneii_lcell_comb \inst|VGA_VSYNC~3 (
// Equation(s):
// \inst|VGA_VSYNC~3_combout  = (!\inst|VGA_VSYNC~1_combout  & (\inst|VGA_V_STATE.BACK~regout  & (!\inst|VGA_VSYNC~2_combout  & !\inst|VGA_V_COUNT [0])))

	.dataa(\inst|VGA_VSYNC~1_combout ),
	.datab(\inst|VGA_V_STATE.BACK~regout ),
	.datac(\inst|VGA_VSYNC~2_combout ),
	.datad(\inst|VGA_V_COUNT [0]),
	.cin(gnd),
	.combout(\inst|VGA_VSYNC~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_VSYNC~3 .lut_mask = 16'h0004;
defparam \inst|VGA_VSYNC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y28_N5
cycloneii_lcell_ff \inst|VGA_VSYNC (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_VSYNC~3_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_VSYNC~regout ));

// Location: LCCOMB_X27_Y29_N0
cycloneii_lcell_comb \inst|always4~0 (
// Equation(s):
// \inst|always4~0_combout  = (\inst|VGA_H_STATE.DISP~regout  & !\inst|VGA_V_STATE.DISP~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|VGA_H_STATE.DISP~regout ),
	.datad(\inst|VGA_V_STATE.DISP~regout ),
	.cin(gnd),
	.combout(\inst|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always4~0 .lut_mask = 16'h00F0;
defparam \inst|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N16
cycloneii_lcell_comb \inst|VGA_BLANK~feeder (
// Equation(s):
// \inst|VGA_BLANK~feeder_combout  = \inst|always4~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|always4~0_combout ),
	.cin(gnd),
	.combout(\inst|VGA_BLANK~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_BLANK~feeder .lut_mask = 16'hFF00;
defparam \inst|VGA_BLANK~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y35_N17
cycloneii_lcell_ff \inst|VGA_BLANK (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_BLANK~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_BLANK~regout ));

// Location: LCCOMB_X49_Y20_N24
cycloneii_lcell_comb \inst10|u0|Selector2~1 (
// Equation(s):
// \inst10|u0|Selector2~1_combout  = (\inst10|u0|ST.10~regout  & !\inst10|u0|Cont [4])

	.dataa(\inst10|u0|ST.10~regout ),
	.datab(vcc),
	.datac(\inst10|u0|Cont [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst10|u0|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|u0|Selector2~1 .lut_mask = 16'h0A0A;
defparam \inst10|u0|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N14
cycloneii_lcell_comb \inst10|u0|Selector5~0 (
// Equation(s):
// \inst10|u0|Selector5~0_combout  = ((\inst10|u0|ST.01~regout ) # ((\inst10|u0|Cont [4] & \inst10|u0|ST.10~regout ))) # (!\inst10|u0|ST.00~regout )

	.dataa(\inst10|u0|ST.00~regout ),
	.datab(\inst10|u0|ST.01~regout ),
	.datac(\inst10|u0|Cont [4]),
	.datad(\inst10|u0|ST.10~regout ),
	.cin(gnd),
	.combout(\inst10|u0|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|u0|Selector5~0 .lut_mask = 16'hFDDD;
defparam \inst10|u0|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N8
cycloneii_lcell_comb \inst10|u0|Selector6~0 (
// Equation(s):
// \inst10|u0|Selector6~0_combout  = (\inst10|u0|Add0~4_combout  & ((\inst10|u0|Selector2~1_combout ) # ((\inst10|u0|Cont [2] & \inst10|u0|Selector5~0_combout )))) # (!\inst10|u0|Add0~4_combout  & (((\inst10|u0|Cont [2] & \inst10|u0|Selector5~0_combout ))))

	.dataa(\inst10|u0|Add0~4_combout ),
	.datab(\inst10|u0|Selector2~1_combout ),
	.datac(\inst10|u0|Cont [2]),
	.datad(\inst10|u0|Selector5~0_combout ),
	.cin(gnd),
	.combout(\inst10|u0|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|u0|Selector6~0 .lut_mask = 16'hF888;
defparam \inst10|u0|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N26
cycloneii_lcell_comb \inst10|u0|oDone~0 (
// Equation(s):
// \inst10|u0|oDone~0_combout  = (\inst10|u0|oDone~regout  & ((\inst10|u0|preStart~regout ) # (!\inst10|mLCD_Start~regout )))

	.dataa(vcc),
	.datab(\inst10|u0|preStart~regout ),
	.datac(\inst10|mLCD_Start~regout ),
	.datad(\inst10|u0|oDone~regout ),
	.cin(gnd),
	.combout(\inst10|u0|oDone~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|u0|oDone~0 .lut_mask = 16'hCF00;
defparam \inst10|u0|oDone~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N12
cycloneii_lcell_comb \inst10|u0|oDone~1 (
// Equation(s):
// \inst10|u0|oDone~1_combout  = (\inst10|u0|oDone~0_combout ) # ((\inst10|u0|ST.11~regout  & \inst10|u0|mStart~regout ))

	.dataa(\inst10|u0|ST.11~regout ),
	.datab(\inst10|u0|oDone~0_combout ),
	.datac(vcc),
	.datad(\inst10|u0|mStart~regout ),
	.cin(gnd),
	.combout(\inst10|u0|oDone~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|u0|oDone~1 .lut_mask = 16'hEECC;
defparam \inst10|u0|oDone~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y20_N13
cycloneii_lcell_ff \inst10|u0|oDone (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|u0|oDone~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|u0|oDone~regout ));

// Location: LCCOMB_X53_Y20_N4
cycloneii_lcell_comb \inst10|Selector0~0 (
// Equation(s):
// \inst10|Selector0~0_combout  = (\inst10|mLCD_Start~regout  & ((!\inst10|u0|oDone~regout ) # (!\inst10|mLCD_ST.000001~regout )))

	.dataa(\inst10|mLCD_ST.000001~regout ),
	.datab(vcc),
	.datac(\inst10|mLCD_Start~regout ),
	.datad(\inst10|u0|oDone~regout ),
	.cin(gnd),
	.combout(\inst10|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Selector0~0 .lut_mask = 16'h50F0;
defparam \inst10|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N20
cycloneii_lcell_comb \inst10|Selector3~0 (
// Equation(s):
// \inst10|Selector3~0_combout  = (\inst10|mLCD_ST.000001~regout  & ((\inst10|u0|oDone~regout ) # ((!\inst10|LessThan1~5_combout  & \inst10|mLCD_ST.000010~regout )))) # (!\inst10|mLCD_ST.000001~regout  & (!\inst10|LessThan1~5_combout  & 
// (\inst10|mLCD_ST.000010~regout )))

	.dataa(\inst10|mLCD_ST.000001~regout ),
	.datab(\inst10|LessThan1~5_combout ),
	.datac(\inst10|mLCD_ST.000010~regout ),
	.datad(\inst10|u0|oDone~regout ),
	.cin(gnd),
	.combout(\inst10|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Selector3~0 .lut_mask = 16'hBA30;
defparam \inst10|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y20_N21
cycloneii_lcell_ff \inst10|mLCD_ST.000010 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|Selector3~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|mLCD_ST.000010~regout ));

// Location: LCCOMB_X53_Y20_N24
cycloneii_lcell_comb \inst10|Selector0~1 (
// Equation(s):
// \inst10|Selector0~1_combout  = (\inst10|Selector0~0_combout ) # ((!\inst10|mLCD_ST.000001~regout  & (!\inst10|mLCD_ST.000010~regout  & !\inst10|mLCD_ST.000011~regout )))

	.dataa(\inst10|mLCD_ST.000001~regout ),
	.datab(\inst10|Selector0~0_combout ),
	.datac(\inst10|mLCD_ST.000010~regout ),
	.datad(\inst10|mLCD_ST.000011~regout ),
	.cin(gnd),
	.combout(\inst10|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Selector0~1 .lut_mask = 16'hCCCD;
defparam \inst10|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y20_N25
cycloneii_lcell_ff \inst10|mLCD_Start (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|Selector0~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|mLCD_Start~regout ));

// Location: LCFF_X53_Y20_N3
cycloneii_lcell_ff \inst10|u0|preStart (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|mLCD_Start~regout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|u0|preStart~regout ));

// Location: LCCOMB_X53_Y20_N0
cycloneii_lcell_comb \inst10|u0|mStart~0 (
// Equation(s):
// \inst10|u0|mStart~0_combout  = (\inst10|u0|mStart~regout  & (((!\inst10|u0|ST.11~regout )))) # (!\inst10|u0|mStart~regout  & (\inst10|mLCD_Start~regout  & (!\inst10|u0|preStart~regout )))

	.dataa(\inst10|mLCD_Start~regout ),
	.datab(\inst10|u0|preStart~regout ),
	.datac(\inst10|u0|mStart~regout ),
	.datad(\inst10|u0|ST.11~regout ),
	.cin(gnd),
	.combout(\inst10|u0|mStart~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|u0|mStart~0 .lut_mask = 16'h02F2;
defparam \inst10|u0|mStart~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y20_N1
cycloneii_lcell_ff \inst10|u0|mStart (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|u0|mStart~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|u0|mStart~regout ));

// Location: LCFF_X50_Y20_N9
cycloneii_lcell_ff \inst10|u0|Cont[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|u0|Selector6~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|u0|mStart~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|u0|Cont [2]));

// Location: LCCOMB_X50_Y20_N18
cycloneii_lcell_comb \inst10|u0|Selector8~0 (
// Equation(s):
// \inst10|u0|Selector8~0_combout  = (\inst10|u0|Add0~0_combout  & ((\inst10|u0|Selector2~1_combout ) # ((\inst10|u0|Cont [0] & \inst10|u0|Selector5~0_combout )))) # (!\inst10|u0|Add0~0_combout  & (((\inst10|u0|Cont [0] & \inst10|u0|Selector5~0_combout ))))

	.dataa(\inst10|u0|Add0~0_combout ),
	.datab(\inst10|u0|Selector2~1_combout ),
	.datac(\inst10|u0|Cont [0]),
	.datad(\inst10|u0|Selector5~0_combout ),
	.cin(gnd),
	.combout(\inst10|u0|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|u0|Selector8~0 .lut_mask = 16'hF888;
defparam \inst10|u0|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y20_N19
cycloneii_lcell_ff \inst10|u0|Cont[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|u0|Selector8~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|u0|mStart~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|u0|Cont [0]));

// Location: LCCOMB_X50_Y20_N22
cycloneii_lcell_comb \inst10|u0|Add0~2 (
// Equation(s):
// \inst10|u0|Add0~2_combout  = (\inst10|u0|Cont [1] & (!\inst10|u0|Add0~1 )) # (!\inst10|u0|Cont [1] & ((\inst10|u0|Add0~1 ) # (GND)))
// \inst10|u0|Add0~3  = CARRY((!\inst10|u0|Add0~1 ) # (!\inst10|u0|Cont [1]))

	.dataa(vcc),
	.datab(\inst10|u0|Cont [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst10|u0|Add0~1 ),
	.combout(\inst10|u0|Add0~2_combout ),
	.cout(\inst10|u0|Add0~3 ));
// synopsys translate_off
defparam \inst10|u0|Add0~2 .lut_mask = 16'h3C3F;
defparam \inst10|u0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N30
cycloneii_lcell_comb \inst10|u0|Selector7~0 (
// Equation(s):
// \inst10|u0|Selector7~0_combout  = (\inst10|u0|Selector5~0_combout  & ((\inst10|u0|Cont [1]) # ((\inst10|u0|Selector2~1_combout  & \inst10|u0|Add0~2_combout )))) # (!\inst10|u0|Selector5~0_combout  & (\inst10|u0|Selector2~1_combout  & 
// ((\inst10|u0|Add0~2_combout ))))

	.dataa(\inst10|u0|Selector5~0_combout ),
	.datab(\inst10|u0|Selector2~1_combout ),
	.datac(\inst10|u0|Cont [1]),
	.datad(\inst10|u0|Add0~2_combout ),
	.cin(gnd),
	.combout(\inst10|u0|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|u0|Selector7~0 .lut_mask = 16'hECA0;
defparam \inst10|u0|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y20_N31
cycloneii_lcell_ff \inst10|u0|Cont[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|u0|Selector7~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|u0|mStart~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|u0|Cont [1]));

// Location: LCCOMB_X50_Y20_N26
cycloneii_lcell_comb \inst10|u0|Add0~6 (
// Equation(s):
// \inst10|u0|Add0~6_combout  = (\inst10|u0|Cont [3] & (!\inst10|u0|Add0~5 )) # (!\inst10|u0|Cont [3] & ((\inst10|u0|Add0~5 ) # (GND)))
// \inst10|u0|Add0~7  = CARRY((!\inst10|u0|Add0~5 ) # (!\inst10|u0|Cont [3]))

	.dataa(vcc),
	.datab(\inst10|u0|Cont [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst10|u0|Add0~5 ),
	.combout(\inst10|u0|Add0~6_combout ),
	.cout(\inst10|u0|Add0~7 ));
// synopsys translate_off
defparam \inst10|u0|Add0~6 .lut_mask = 16'h3C3F;
defparam \inst10|u0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N14
cycloneii_lcell_comb \inst10|u0|Selector5~1 (
// Equation(s):
// \inst10|u0|Selector5~1_combout  = (\inst10|u0|Selector5~0_combout  & ((\inst10|u0|Cont [3]) # ((\inst10|u0|Selector2~1_combout  & \inst10|u0|Add0~6_combout )))) # (!\inst10|u0|Selector5~0_combout  & (\inst10|u0|Selector2~1_combout  & 
// ((\inst10|u0|Add0~6_combout ))))

	.dataa(\inst10|u0|Selector5~0_combout ),
	.datab(\inst10|u0|Selector2~1_combout ),
	.datac(\inst10|u0|Cont [3]),
	.datad(\inst10|u0|Add0~6_combout ),
	.cin(gnd),
	.combout(\inst10|u0|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|u0|Selector5~1 .lut_mask = 16'hECA0;
defparam \inst10|u0|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y20_N15
cycloneii_lcell_ff \inst10|u0|Cont[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|u0|Selector5~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|u0|mStart~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|u0|Cont [3]));

// Location: LCCOMB_X50_Y20_N28
cycloneii_lcell_comb \inst10|u0|Add0~8 (
// Equation(s):
// \inst10|u0|Add0~8_combout  = \inst10|u0|Add0~7  $ (!\inst10|u0|Cont [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst10|u0|Cont [4]),
	.cin(\inst10|u0|Add0~7 ),
	.combout(\inst10|u0|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|u0|Add0~8 .lut_mask = 16'hF00F;
defparam \inst10|u0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N12
cycloneii_lcell_comb \inst10|u0|Selector4~1 (
// Equation(s):
// \inst10|u0|Selector4~1_combout  = (\inst10|u0|Selector4~0_combout ) # ((\inst10|u0|Add0~8_combout  & \inst10|u0|ST.10~regout ))

	.dataa(\inst10|u0|Selector4~0_combout ),
	.datab(\inst10|u0|Add0~8_combout ),
	.datac(\inst10|u0|ST.10~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst10|u0|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|u0|Selector4~1 .lut_mask = 16'hEAEA;
defparam \inst10|u0|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y20_N13
cycloneii_lcell_ff \inst10|u0|Cont[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|u0|Selector4~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|u0|mStart~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|u0|Cont [4]));

// Location: LCCOMB_X50_Y20_N10
cycloneii_lcell_comb \inst10|u0|ST~14 (
// Equation(s):
// \inst10|u0|ST~14_combout  = (\inst10|u0|ST.10~regout  & \inst10|u0|Cont [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst10|u0|ST.10~regout ),
	.datad(\inst10|u0|Cont [4]),
	.cin(gnd),
	.combout(\inst10|u0|ST~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|u0|ST~14 .lut_mask = 16'hF000;
defparam \inst10|u0|ST~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y20_N11
cycloneii_lcell_ff \inst10|u0|ST.11 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|u0|ST~14_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|u0|mStart~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|u0|ST.11~regout ));

// Location: LCCOMB_X50_Y20_N6
cycloneii_lcell_comb \inst10|u0|ST.00~0 (
// Equation(s):
// \inst10|u0|ST.00~0_combout  = !\inst10|u0|ST.11~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst10|u0|ST.11~regout ),
	.cin(gnd),
	.combout(\inst10|u0|ST.00~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|u0|ST.00~0 .lut_mask = 16'h00FF;
defparam \inst10|u0|ST.00~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y20_N7
cycloneii_lcell_ff \inst10|u0|ST.00 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|u0|ST.00~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|u0|mStart~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|u0|ST.00~regout ));

// Location: LCCOMB_X50_Y20_N2
cycloneii_lcell_comb \inst10|u0|ST.01~0 (
// Equation(s):
// \inst10|u0|ST.01~0_combout  = !\inst10|u0|ST.00~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst10|u0|ST.00~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst10|u0|ST.01~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|u0|ST.01~0 .lut_mask = 16'h0F0F;
defparam \inst10|u0|ST.01~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y20_N3
cycloneii_lcell_ff \inst10|u0|ST.01 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|u0|ST.01~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|u0|mStart~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|u0|ST.01~regout ));

// Location: LCCOMB_X50_Y20_N4
cycloneii_lcell_comb \inst10|u0|Selector2~0 (
// Equation(s):
// \inst10|u0|Selector2~0_combout  = (\inst10|u0|ST.01~regout ) # ((!\inst10|u0|Cont [4] & \inst10|u0|ST.10~regout ))

	.dataa(\inst10|u0|Cont [4]),
	.datab(\inst10|u0|ST.01~regout ),
	.datac(\inst10|u0|ST.10~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst10|u0|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|u0|Selector2~0 .lut_mask = 16'hDCDC;
defparam \inst10|u0|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y20_N5
cycloneii_lcell_ff \inst10|u0|ST.10 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|u0|Selector2~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|u0|mStart~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|u0|ST.10~regout ));

// Location: LCCOMB_X50_Y20_N0
cycloneii_lcell_comb \inst10|u0|Selector3~0 (
// Equation(s):
// \inst10|u0|Selector3~0_combout  = (\inst10|u0|ST.01~regout ) # ((\inst10|u0|LCD_EN~regout  & ((\inst10|u0|ST.10~regout ) # (!\inst10|u0|ST.00~regout ))))

	.dataa(\inst10|u0|ST.00~regout ),
	.datab(\inst10|u0|ST.10~regout ),
	.datac(\inst10|u0|LCD_EN~regout ),
	.datad(\inst10|u0|ST.01~regout ),
	.cin(gnd),
	.combout(\inst10|u0|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|u0|Selector3~0 .lut_mask = 16'hFFD0;
defparam \inst10|u0|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y20_N1
cycloneii_lcell_ff \inst10|u0|LCD_EN (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|u0|Selector3~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|u0|mStart~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|u0|LCD_EN~regout ));

// Location: LCCOMB_X54_Y20_N0
cycloneii_lcell_comb \inst10|WideOr14~2 (
// Equation(s):
// \inst10|WideOr14~2_combout  = (\inst10|LUT_INDEX [5] & (((\inst10|WideOr16~0_combout  & \inst10|LessThan0~0_combout )))) # (!\inst10|LUT_INDEX [5] & (\inst10|WideOr14~1_combout ))

	.dataa(\inst10|WideOr14~1_combout ),
	.datab(\inst10|LUT_INDEX [5]),
	.datac(\inst10|WideOr16~0_combout ),
	.datad(\inst10|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst10|WideOr14~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|WideOr14~2 .lut_mask = 16'hE222;
defparam \inst10|WideOr14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y20_N1
cycloneii_lcell_ff \inst10|mLCD_RS (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|WideOr14~2_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|mLCD_RS~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|mLCD_RS~regout ));

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[17]));
// synopsys translate_off
defparam \SW[17]~I .input_async_reset = "none";
defparam \SW[17]~I .input_power_up = "low";
defparam \SW[17]~I .input_register_mode = "none";
defparam \SW[17]~I .input_sync_reset = "none";
defparam \SW[17]~I .oe_async_reset = "none";
defparam \SW[17]~I .oe_power_up = "low";
defparam \SW[17]~I .oe_register_mode = "none";
defparam \SW[17]~I .oe_sync_reset = "none";
defparam \SW[17]~I .operation_mode = "input";
defparam \SW[17]~I .output_async_reset = "none";
defparam \SW[17]~I .output_power_up = "low";
defparam \SW[17]~I .output_register_mode = "none";
defparam \SW[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[16]));
// synopsys translate_off
defparam \SW[16]~I .input_async_reset = "none";
defparam \SW[16]~I .input_power_up = "low";
defparam \SW[16]~I .input_register_mode = "none";
defparam \SW[16]~I .input_sync_reset = "none";
defparam \SW[16]~I .oe_async_reset = "none";
defparam \SW[16]~I .oe_power_up = "low";
defparam \SW[16]~I .oe_register_mode = "none";
defparam \SW[16]~I .oe_sync_reset = "none";
defparam \SW[16]~I .operation_mode = "input";
defparam \SW[16]~I .output_async_reset = "none";
defparam \SW[16]~I .output_power_up = "low";
defparam \SW[16]~I .output_register_mode = "none";
defparam \SW[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[15]));
// synopsys translate_off
defparam \SW[15]~I .input_async_reset = "none";
defparam \SW[15]~I .input_power_up = "low";
defparam \SW[15]~I .input_register_mode = "none";
defparam \SW[15]~I .input_sync_reset = "none";
defparam \SW[15]~I .oe_async_reset = "none";
defparam \SW[15]~I .oe_power_up = "low";
defparam \SW[15]~I .oe_register_mode = "none";
defparam \SW[15]~I .oe_sync_reset = "none";
defparam \SW[15]~I .operation_mode = "input";
defparam \SW[15]~I .output_async_reset = "none";
defparam \SW[15]~I .output_power_up = "low";
defparam \SW[15]~I .output_register_mode = "none";
defparam \SW[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[14]));
// synopsys translate_off
defparam \SW[14]~I .input_async_reset = "none";
defparam \SW[14]~I .input_power_up = "low";
defparam \SW[14]~I .input_register_mode = "none";
defparam \SW[14]~I .input_sync_reset = "none";
defparam \SW[14]~I .oe_async_reset = "none";
defparam \SW[14]~I .oe_power_up = "low";
defparam \SW[14]~I .oe_register_mode = "none";
defparam \SW[14]~I .oe_sync_reset = "none";
defparam \SW[14]~I .operation_mode = "input";
defparam \SW[14]~I .output_async_reset = "none";
defparam \SW[14]~I .output_power_up = "low";
defparam \SW[14]~I .output_register_mode = "none";
defparam \SW[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[13]));
// synopsys translate_off
defparam \SW[13]~I .input_async_reset = "none";
defparam \SW[13]~I .input_power_up = "low";
defparam \SW[13]~I .input_register_mode = "none";
defparam \SW[13]~I .input_sync_reset = "none";
defparam \SW[13]~I .oe_async_reset = "none";
defparam \SW[13]~I .oe_power_up = "low";
defparam \SW[13]~I .oe_register_mode = "none";
defparam \SW[13]~I .oe_sync_reset = "none";
defparam \SW[13]~I .operation_mode = "input";
defparam \SW[13]~I .output_async_reset = "none";
defparam \SW[13]~I .output_power_up = "low";
defparam \SW[13]~I .output_register_mode = "none";
defparam \SW[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[12]));
// synopsys translate_off
defparam \SW[12]~I .input_async_reset = "none";
defparam \SW[12]~I .input_power_up = "low";
defparam \SW[12]~I .input_register_mode = "none";
defparam \SW[12]~I .input_sync_reset = "none";
defparam \SW[12]~I .oe_async_reset = "none";
defparam \SW[12]~I .oe_power_up = "low";
defparam \SW[12]~I .oe_register_mode = "none";
defparam \SW[12]~I .oe_sync_reset = "none";
defparam \SW[12]~I .operation_mode = "input";
defparam \SW[12]~I .output_async_reset = "none";
defparam \SW[12]~I .output_power_up = "low";
defparam \SW[12]~I .output_register_mode = "none";
defparam \SW[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N2
cycloneii_lcell_comb \inst|Selector18~0 (
// Equation(s):
// \inst|Selector18~0_combout  = ((\inst|Selector9~0_combout  & \inst|VGA_V_STATE.FRONT~regout )) # (!\inst|Add7~10_combout )

	.dataa(\inst|Selector9~0_combout ),
	.datab(vcc),
	.datac(\inst|Add7~10_combout ),
	.datad(\inst|VGA_V_STATE.FRONT~regout ),
	.cin(gnd),
	.combout(\inst|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector18~0 .lut_mask = 16'hAF0F;
defparam \inst|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y28_N3
cycloneii_lcell_ff \inst|VGA_V_COUNT[5] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|Selector18~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Equal2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_V_COUNT [5]));

// Location: LCCOMB_X29_Y28_N16
cycloneii_lcell_comb \inst|VGA_V_PIXEL[6]~6 (
// Equation(s):
// \inst|VGA_V_PIXEL[6]~6_cout  = CARRY(!\inst|VGA_V_COUNT [5])

	.dataa(vcc),
	.datab(\inst|VGA_V_COUNT [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|VGA_V_PIXEL[6]~6_cout ));
// synopsys translate_off
defparam \inst|VGA_V_PIXEL[6]~6 .lut_mask = 16'h0033;
defparam \inst|VGA_V_PIXEL[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N18
cycloneii_lcell_comb \inst|VGA_V_PIXEL[6]~7 (
// Equation(s):
// \inst|VGA_V_PIXEL[6]~7_combout  = (\inst|VGA_V_COUNT [6] & (\inst|VGA_V_PIXEL[6]~6_cout  & VCC)) # (!\inst|VGA_V_COUNT [6] & (!\inst|VGA_V_PIXEL[6]~6_cout ))
// \inst|VGA_V_PIXEL[6]~8  = CARRY((!\inst|VGA_V_COUNT [6] & !\inst|VGA_V_PIXEL[6]~6_cout ))

	.dataa(vcc),
	.datab(\inst|VGA_V_COUNT [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|VGA_V_PIXEL[6]~6_cout ),
	.combout(\inst|VGA_V_PIXEL[6]~7_combout ),
	.cout(\inst|VGA_V_PIXEL[6]~8 ));
// synopsys translate_off
defparam \inst|VGA_V_PIXEL[6]~7 .lut_mask = 16'hC303;
defparam \inst|VGA_V_PIXEL[6]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N22
cycloneii_lcell_comb \inst|VGA_V_PIXEL[8]~11 (
// Equation(s):
// \inst|VGA_V_PIXEL[8]~11_combout  = (\inst|VGA_V_COUNT [8] & (\inst|VGA_V_PIXEL[7]~10  & VCC)) # (!\inst|VGA_V_COUNT [8] & (!\inst|VGA_V_PIXEL[7]~10 ))
// \inst|VGA_V_PIXEL[8]~12  = CARRY((!\inst|VGA_V_COUNT [8] & !\inst|VGA_V_PIXEL[7]~10 ))

	.dataa(vcc),
	.datab(\inst|VGA_V_COUNT [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|VGA_V_PIXEL[7]~10 ),
	.combout(\inst|VGA_V_PIXEL[8]~11_combout ),
	.cout(\inst|VGA_V_PIXEL[8]~12 ));
// synopsys translate_off
defparam \inst|VGA_V_PIXEL[8]~11 .lut_mask = 16'hC303;
defparam \inst|VGA_V_PIXEL[8]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y28_N23
cycloneii_lcell_ff \inst|VGA_V_PIXEL[8] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_V_PIXEL[8]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_V_PIXEL [8]));

// Location: LCFF_X29_Y28_N25
cycloneii_lcell_ff \inst|VGA_V_PIXEL[9] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_V_PIXEL[9]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_V_PIXEL [9]));

// Location: LCFF_X29_Y28_N19
cycloneii_lcell_ff \inst|VGA_V_PIXEL[6] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_V_PIXEL[6]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_V_PIXEL [6]));

// Location: LCCOMB_X29_Y28_N30
cycloneii_lcell_comb \inst|VGA_V_PIXEL[5]~feeder (
// Equation(s):
// \inst|VGA_V_PIXEL[5]~feeder_combout  = \inst|VGA_V_COUNT [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|VGA_V_COUNT [5]),
	.cin(gnd),
	.combout(\inst|VGA_V_PIXEL[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_V_PIXEL[5]~feeder .lut_mask = 16'hFF00;
defparam \inst|VGA_V_PIXEL[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y28_N31
cycloneii_lcell_ff \inst|VGA_V_PIXEL[5] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_V_PIXEL[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_V_PIXEL [5]));

// Location: LCCOMB_X28_Y28_N30
cycloneii_lcell_comb \inst|VGA_V_PIXEL[2]~feeder (
// Equation(s):
// \inst|VGA_V_PIXEL[2]~feeder_combout  = \inst|VGA_V_COUNT [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|VGA_V_COUNT [2]),
	.cin(gnd),
	.combout(\inst|VGA_V_PIXEL[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_V_PIXEL[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|VGA_V_PIXEL[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y28_N31
cycloneii_lcell_ff \inst|VGA_V_PIXEL[2] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_V_PIXEL[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_V_PIXEL [2]));

// Location: LCCOMB_X28_Y28_N12
cycloneii_lcell_comb \inst|Add11~0 (
// Equation(s):
// \inst|Add11~0_combout  = (\inst|VGA_V_PIXEL [4] & (\inst|VGA_V_PIXEL [2] $ (VCC))) # (!\inst|VGA_V_PIXEL [4] & (\inst|VGA_V_PIXEL [2] & VCC))
// \inst|Add11~1  = CARRY((\inst|VGA_V_PIXEL [4] & \inst|VGA_V_PIXEL [2]))

	.dataa(\inst|VGA_V_PIXEL [4]),
	.datab(\inst|VGA_V_PIXEL [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add11~0_combout ),
	.cout(\inst|Add11~1 ));
// synopsys translate_off
defparam \inst|Add11~0 .lut_mask = 16'h6688;
defparam \inst|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N14
cycloneii_lcell_comb \inst|Add11~2 (
// Equation(s):
// \inst|Add11~2_combout  = (\inst|VGA_V_PIXEL [3] & ((\inst|VGA_V_PIXEL [5] & (\inst|Add11~1  & VCC)) # (!\inst|VGA_V_PIXEL [5] & (!\inst|Add11~1 )))) # (!\inst|VGA_V_PIXEL [3] & ((\inst|VGA_V_PIXEL [5] & (!\inst|Add11~1 )) # (!\inst|VGA_V_PIXEL [5] & 
// ((\inst|Add11~1 ) # (GND)))))
// \inst|Add11~3  = CARRY((\inst|VGA_V_PIXEL [3] & (!\inst|VGA_V_PIXEL [5] & !\inst|Add11~1 )) # (!\inst|VGA_V_PIXEL [3] & ((!\inst|Add11~1 ) # (!\inst|VGA_V_PIXEL [5]))))

	.dataa(\inst|VGA_V_PIXEL [3]),
	.datab(\inst|VGA_V_PIXEL [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add11~1 ),
	.combout(\inst|Add11~2_combout ),
	.cout(\inst|Add11~3 ));
// synopsys translate_off
defparam \inst|Add11~2 .lut_mask = 16'h9617;
defparam \inst|Add11~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N18
cycloneii_lcell_comb \inst|Add11~6 (
// Equation(s):
// \inst|Add11~6_combout  = (\inst|VGA_V_PIXEL [7] & ((\inst|VGA_V_PIXEL [5] & (\inst|Add11~5  & VCC)) # (!\inst|VGA_V_PIXEL [5] & (!\inst|Add11~5 )))) # (!\inst|VGA_V_PIXEL [7] & ((\inst|VGA_V_PIXEL [5] & (!\inst|Add11~5 )) # (!\inst|VGA_V_PIXEL [5] & 
// ((\inst|Add11~5 ) # (GND)))))
// \inst|Add11~7  = CARRY((\inst|VGA_V_PIXEL [7] & (!\inst|VGA_V_PIXEL [5] & !\inst|Add11~5 )) # (!\inst|VGA_V_PIXEL [7] & ((!\inst|Add11~5 ) # (!\inst|VGA_V_PIXEL [5]))))

	.dataa(\inst|VGA_V_PIXEL [7]),
	.datab(\inst|VGA_V_PIXEL [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add11~5 ),
	.combout(\inst|Add11~6_combout ),
	.cout(\inst|Add11~7 ));
// synopsys translate_off
defparam \inst|Add11~6 .lut_mask = 16'h9617;
defparam \inst|Add11~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N20
cycloneii_lcell_comb \inst|Add11~8 (
// Equation(s):
// \inst|Add11~8_combout  = ((\inst|VGA_V_PIXEL [8] $ (\inst|VGA_V_PIXEL [6] $ (!\inst|Add11~7 )))) # (GND)
// \inst|Add11~9  = CARRY((\inst|VGA_V_PIXEL [8] & ((\inst|VGA_V_PIXEL [6]) # (!\inst|Add11~7 ))) # (!\inst|VGA_V_PIXEL [8] & (\inst|VGA_V_PIXEL [6] & !\inst|Add11~7 )))

	.dataa(\inst|VGA_V_PIXEL [8]),
	.datab(\inst|VGA_V_PIXEL [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add11~7 ),
	.combout(\inst|Add11~8_combout ),
	.cout(\inst|Add11~9 ));
// synopsys translate_off
defparam \inst|Add11~8 .lut_mask = 16'h698E;
defparam \inst|Add11~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N24
cycloneii_lcell_comb \inst|Add11~12 (
// Equation(s):
// \inst|Add11~12_combout  = ((\inst|VGA_V_PIXEL [10] $ (\inst|VGA_V_PIXEL [8] $ (!\inst|Add11~11 )))) # (GND)
// \inst|Add11~13  = CARRY((\inst|VGA_V_PIXEL [10] & ((\inst|VGA_V_PIXEL [8]) # (!\inst|Add11~11 ))) # (!\inst|VGA_V_PIXEL [10] & (\inst|VGA_V_PIXEL [8] & !\inst|Add11~11 )))

	.dataa(\inst|VGA_V_PIXEL [10]),
	.datab(\inst|VGA_V_PIXEL [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add11~11 ),
	.combout(\inst|Add11~12_combout ),
	.cout(\inst|Add11~13 ));
// synopsys translate_off
defparam \inst|Add11~12 .lut_mask = 16'h698E;
defparam \inst|Add11~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N0
cycloneii_lcell_comb \inst|VGA_V_PIXEL[3]~feeder (
// Equation(s):
// \inst|VGA_V_PIXEL[3]~feeder_combout  = \inst|VGA_V_COUNT [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|VGA_V_COUNT [3]),
	.cin(gnd),
	.combout(\inst|VGA_V_PIXEL[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_V_PIXEL[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|VGA_V_PIXEL[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y28_N1
cycloneii_lcell_ff \inst|VGA_V_PIXEL[3] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_V_PIXEL[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_V_PIXEL [3]));

// Location: LCCOMB_X29_Y29_N0
cycloneii_lcell_comb \inst|Selector24~0 (
// Equation(s):
// \inst|Selector24~0_combout  = ((\inst|Add8~0_combout  & \inst|VGA_H_STATE.DISP~regout )) # (!\inst|VGA_H_STATE.IDLE~regout )

	.dataa(\inst|Add8~0_combout ),
	.datab(\inst|VGA_H_STATE.IDLE~regout ),
	.datac(\inst|VGA_H_STATE.DISP~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector24~0 .lut_mask = 16'hB3B3;
defparam \inst|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y29_N1
cycloneii_lcell_ff \inst|VGA_H_PIXEL[0] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|Selector24~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_H_PIXEL [0]));

// Location: LCCOMB_X28_Y29_N4
cycloneii_lcell_comb \inst|Add8~2 (
// Equation(s):
// \inst|Add8~2_combout  = (\inst|VGA_H_PIXEL [1] & (!\inst|Add8~1 )) # (!\inst|VGA_H_PIXEL [1] & ((\inst|Add8~1 ) # (GND)))
// \inst|Add8~3  = CARRY((!\inst|Add8~1 ) # (!\inst|VGA_H_PIXEL [1]))

	.dataa(vcc),
	.datab(\inst|VGA_H_PIXEL [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add8~1 ),
	.combout(\inst|Add8~2_combout ),
	.cout(\inst|Add8~3 ));
// synopsys translate_off
defparam \inst|Add8~2 .lut_mask = 16'h3C3F;
defparam \inst|Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N30
cycloneii_lcell_comb \inst|Add8~31 (
// Equation(s):
// \inst|Add8~31_combout  = (\inst|Add8~2_combout  & \inst|VGA_H_STATE.DISP~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|Add8~2_combout ),
	.datad(\inst|VGA_H_STATE.DISP~regout ),
	.cin(gnd),
	.combout(\inst|Add8~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~31 .lut_mask = 16'hF000;
defparam \inst|Add8~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y29_N31
cycloneii_lcell_ff \inst|VGA_H_PIXEL[1] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|Add8~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_H_PIXEL [1]));

// Location: LCCOMB_X28_Y29_N8
cycloneii_lcell_comb \inst|Add8~6 (
// Equation(s):
// \inst|Add8~6_combout  = (\inst|VGA_H_PIXEL [3] & (!\inst|Add8~5 )) # (!\inst|VGA_H_PIXEL [3] & ((\inst|Add8~5 ) # (GND)))
// \inst|Add8~7  = CARRY((!\inst|Add8~5 ) # (!\inst|VGA_H_PIXEL [3]))

	.dataa(vcc),
	.datab(\inst|VGA_H_PIXEL [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add8~5 ),
	.combout(\inst|Add8~6_combout ),
	.cout(\inst|Add8~7 ));
// synopsys translate_off
defparam \inst|Add8~6 .lut_mask = 16'h3C3F;
defparam \inst|Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N4
cycloneii_lcell_comb \inst|Add8~27 (
// Equation(s):
// \inst|Add8~27_combout  = (\inst|VGA_H_STATE.DISP~regout  & \inst|Add8~6_combout )

	.dataa(\inst|VGA_H_STATE.DISP~regout ),
	.datab(vcc),
	.datac(\inst|Add8~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add8~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~27 .lut_mask = 16'hA0A0;
defparam \inst|Add8~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y29_N5
cycloneii_lcell_ff \inst|VGA_H_PIXEL[3] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|Add8~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_H_PIXEL [3]));

// Location: LCCOMB_X28_Y29_N12
cycloneii_lcell_comb \inst|Add8~10 (
// Equation(s):
// \inst|Add8~10_combout  = (\inst|VGA_H_PIXEL [5] & (!\inst|Add8~9 )) # (!\inst|VGA_H_PIXEL [5] & ((\inst|Add8~9 ) # (GND)))
// \inst|Add8~11  = CARRY((!\inst|Add8~9 ) # (!\inst|VGA_H_PIXEL [5]))

	.dataa(\inst|VGA_H_PIXEL [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add8~9 ),
	.combout(\inst|Add8~10_combout ),
	.cout(\inst|Add8~11 ));
// synopsys translate_off
defparam \inst|Add8~10 .lut_mask = 16'h5A5F;
defparam \inst|Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N14
cycloneii_lcell_comb \inst|Add8~12 (
// Equation(s):
// \inst|Add8~12_combout  = (\inst|VGA_H_PIXEL [6] & (\inst|Add8~11  $ (GND))) # (!\inst|VGA_H_PIXEL [6] & (!\inst|Add8~11  & VCC))
// \inst|Add8~13  = CARRY((\inst|VGA_H_PIXEL [6] & !\inst|Add8~11 ))

	.dataa(\inst|VGA_H_PIXEL [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add8~11 ),
	.combout(\inst|Add8~12_combout ),
	.cout(\inst|Add8~13 ));
// synopsys translate_off
defparam \inst|Add8~12 .lut_mask = 16'hA50A;
defparam \inst|Add8~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N28
cycloneii_lcell_comb \inst|Add8~25 (
// Equation(s):
// \inst|Add8~25_combout  = (\inst|Add8~14_combout  & \inst|VGA_H_STATE.DISP~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|Add8~14_combout ),
	.datad(\inst|VGA_H_STATE.DISP~regout ),
	.cin(gnd),
	.combout(\inst|Add8~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~25 .lut_mask = 16'hF000;
defparam \inst|Add8~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y29_N29
cycloneii_lcell_ff \inst|VGA_H_PIXEL[7] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|Add8~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_H_PIXEL [7]));

// Location: LCCOMB_X27_Y28_N4
cycloneii_lcell_comb \inst|VGA_PIXEL_ADDRESS[5]~10 (
// Equation(s):
// \inst|VGA_PIXEL_ADDRESS[5]~10_combout  = (\inst|VGA_V_PIXEL [2] & (\inst|VGA_H_PIXEL [7] $ (VCC))) # (!\inst|VGA_V_PIXEL [2] & (\inst|VGA_H_PIXEL [7] & VCC))
// \inst|VGA_PIXEL_ADDRESS[5]~11  = CARRY((\inst|VGA_V_PIXEL [2] & \inst|VGA_H_PIXEL [7]))

	.dataa(\inst|VGA_V_PIXEL [2]),
	.datab(\inst|VGA_H_PIXEL [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|VGA_PIXEL_ADDRESS[5]~10_combout ),
	.cout(\inst|VGA_PIXEL_ADDRESS[5]~11 ));
// synopsys translate_off
defparam \inst|VGA_PIXEL_ADDRESS[5]~10 .lut_mask = 16'h6688;
defparam \inst|VGA_PIXEL_ADDRESS[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N6
cycloneii_lcell_comb \inst|VGA_PIXEL_ADDRESS[6]~12 (
// Equation(s):
// \inst|VGA_PIXEL_ADDRESS[6]~12_combout  = (\inst|VGA_H_PIXEL [8] & ((\inst|VGA_V_PIXEL [3] & (\inst|VGA_PIXEL_ADDRESS[5]~11  & VCC)) # (!\inst|VGA_V_PIXEL [3] & (!\inst|VGA_PIXEL_ADDRESS[5]~11 )))) # (!\inst|VGA_H_PIXEL [8] & ((\inst|VGA_V_PIXEL [3] & 
// (!\inst|VGA_PIXEL_ADDRESS[5]~11 )) # (!\inst|VGA_V_PIXEL [3] & ((\inst|VGA_PIXEL_ADDRESS[5]~11 ) # (GND)))))
// \inst|VGA_PIXEL_ADDRESS[6]~13  = CARRY((\inst|VGA_H_PIXEL [8] & (!\inst|VGA_V_PIXEL [3] & !\inst|VGA_PIXEL_ADDRESS[5]~11 )) # (!\inst|VGA_H_PIXEL [8] & ((!\inst|VGA_PIXEL_ADDRESS[5]~11 ) # (!\inst|VGA_V_PIXEL [3]))))

	.dataa(\inst|VGA_H_PIXEL [8]),
	.datab(\inst|VGA_V_PIXEL [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|VGA_PIXEL_ADDRESS[5]~11 ),
	.combout(\inst|VGA_PIXEL_ADDRESS[6]~12_combout ),
	.cout(\inst|VGA_PIXEL_ADDRESS[6]~13 ));
// synopsys translate_off
defparam \inst|VGA_PIXEL_ADDRESS[6]~12 .lut_mask = 16'h9617;
defparam \inst|VGA_PIXEL_ADDRESS[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N8
cycloneii_lcell_comb \inst|VGA_PIXEL_ADDRESS[7]~14 (
// Equation(s):
// \inst|VGA_PIXEL_ADDRESS[7]~14_combout  = ((\inst|VGA_H_PIXEL [9] $ (\inst|Add11~0_combout  $ (!\inst|VGA_PIXEL_ADDRESS[6]~13 )))) # (GND)
// \inst|VGA_PIXEL_ADDRESS[7]~15  = CARRY((\inst|VGA_H_PIXEL [9] & ((\inst|Add11~0_combout ) # (!\inst|VGA_PIXEL_ADDRESS[6]~13 ))) # (!\inst|VGA_H_PIXEL [9] & (\inst|Add11~0_combout  & !\inst|VGA_PIXEL_ADDRESS[6]~13 )))

	.dataa(\inst|VGA_H_PIXEL [9]),
	.datab(\inst|Add11~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|VGA_PIXEL_ADDRESS[6]~13 ),
	.combout(\inst|VGA_PIXEL_ADDRESS[7]~14_combout ),
	.cout(\inst|VGA_PIXEL_ADDRESS[7]~15 ));
// synopsys translate_off
defparam \inst|VGA_PIXEL_ADDRESS[7]~14 .lut_mask = 16'h698E;
defparam \inst|VGA_PIXEL_ADDRESS[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N10
cycloneii_lcell_comb \inst|VGA_PIXEL_ADDRESS[8]~16 (
// Equation(s):
// \inst|VGA_PIXEL_ADDRESS[8]~16_combout  = (\inst|VGA_H_PIXEL [10] & ((\inst|Add11~2_combout  & (\inst|VGA_PIXEL_ADDRESS[7]~15  & VCC)) # (!\inst|Add11~2_combout  & (!\inst|VGA_PIXEL_ADDRESS[7]~15 )))) # (!\inst|VGA_H_PIXEL [10] & ((\inst|Add11~2_combout  & 
// (!\inst|VGA_PIXEL_ADDRESS[7]~15 )) # (!\inst|Add11~2_combout  & ((\inst|VGA_PIXEL_ADDRESS[7]~15 ) # (GND)))))
// \inst|VGA_PIXEL_ADDRESS[8]~17  = CARRY((\inst|VGA_H_PIXEL [10] & (!\inst|Add11~2_combout  & !\inst|VGA_PIXEL_ADDRESS[7]~15 )) # (!\inst|VGA_H_PIXEL [10] & ((!\inst|VGA_PIXEL_ADDRESS[7]~15 ) # (!\inst|Add11~2_combout ))))

	.dataa(\inst|VGA_H_PIXEL [10]),
	.datab(\inst|Add11~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|VGA_PIXEL_ADDRESS[7]~15 ),
	.combout(\inst|VGA_PIXEL_ADDRESS[8]~16_combout ),
	.cout(\inst|VGA_PIXEL_ADDRESS[8]~17 ));
// synopsys translate_off
defparam \inst|VGA_PIXEL_ADDRESS[8]~16 .lut_mask = 16'h9617;
defparam \inst|VGA_PIXEL_ADDRESS[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N12
cycloneii_lcell_comb \inst|VGA_PIXEL_ADDRESS[9]~18 (
// Equation(s):
// \inst|VGA_PIXEL_ADDRESS[9]~18_combout  = (\inst|Add11~4_combout  & (\inst|VGA_PIXEL_ADDRESS[8]~17  $ (GND))) # (!\inst|Add11~4_combout  & (!\inst|VGA_PIXEL_ADDRESS[8]~17  & VCC))
// \inst|VGA_PIXEL_ADDRESS[9]~19  = CARRY((\inst|Add11~4_combout  & !\inst|VGA_PIXEL_ADDRESS[8]~17 ))

	.dataa(\inst|Add11~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|VGA_PIXEL_ADDRESS[8]~17 ),
	.combout(\inst|VGA_PIXEL_ADDRESS[9]~18_combout ),
	.cout(\inst|VGA_PIXEL_ADDRESS[9]~19 ));
// synopsys translate_off
defparam \inst|VGA_PIXEL_ADDRESS[9]~18 .lut_mask = 16'hA50A;
defparam \inst|VGA_PIXEL_ADDRESS[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N14
cycloneii_lcell_comb \inst|VGA_PIXEL_ADDRESS[10]~20 (
// Equation(s):
// \inst|VGA_PIXEL_ADDRESS[10]~20_combout  = (\inst|Add11~6_combout  & (!\inst|VGA_PIXEL_ADDRESS[9]~19 )) # (!\inst|Add11~6_combout  & ((\inst|VGA_PIXEL_ADDRESS[9]~19 ) # (GND)))
// \inst|VGA_PIXEL_ADDRESS[10]~21  = CARRY((!\inst|VGA_PIXEL_ADDRESS[9]~19 ) # (!\inst|Add11~6_combout ))

	.dataa(vcc),
	.datab(\inst|Add11~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|VGA_PIXEL_ADDRESS[9]~19 ),
	.combout(\inst|VGA_PIXEL_ADDRESS[10]~20_combout ),
	.cout(\inst|VGA_PIXEL_ADDRESS[10]~21 ));
// synopsys translate_off
defparam \inst|VGA_PIXEL_ADDRESS[10]~20 .lut_mask = 16'h3C3F;
defparam \inst|VGA_PIXEL_ADDRESS[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N16
cycloneii_lcell_comb \inst|VGA_PIXEL_ADDRESS[11]~22 (
// Equation(s):
// \inst|VGA_PIXEL_ADDRESS[11]~22_combout  = (\inst|Add11~8_combout  & (\inst|VGA_PIXEL_ADDRESS[10]~21  $ (GND))) # (!\inst|Add11~8_combout  & (!\inst|VGA_PIXEL_ADDRESS[10]~21  & VCC))
// \inst|VGA_PIXEL_ADDRESS[11]~23  = CARRY((\inst|Add11~8_combout  & !\inst|VGA_PIXEL_ADDRESS[10]~21 ))

	.dataa(vcc),
	.datab(\inst|Add11~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|VGA_PIXEL_ADDRESS[10]~21 ),
	.combout(\inst|VGA_PIXEL_ADDRESS[11]~22_combout ),
	.cout(\inst|VGA_PIXEL_ADDRESS[11]~23 ));
// synopsys translate_off
defparam \inst|VGA_PIXEL_ADDRESS[11]~22 .lut_mask = 16'hC30C;
defparam \inst|VGA_PIXEL_ADDRESS[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N18
cycloneii_lcell_comb \inst|VGA_PIXEL_ADDRESS[12]~24 (
// Equation(s):
// \inst|VGA_PIXEL_ADDRESS[12]~24_combout  = (\inst|Add11~10_combout  & (!\inst|VGA_PIXEL_ADDRESS[11]~23 )) # (!\inst|Add11~10_combout  & ((\inst|VGA_PIXEL_ADDRESS[11]~23 ) # (GND)))
// \inst|VGA_PIXEL_ADDRESS[12]~25  = CARRY((!\inst|VGA_PIXEL_ADDRESS[11]~23 ) # (!\inst|Add11~10_combout ))

	.dataa(\inst|Add11~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|VGA_PIXEL_ADDRESS[11]~23 ),
	.combout(\inst|VGA_PIXEL_ADDRESS[12]~24_combout ),
	.cout(\inst|VGA_PIXEL_ADDRESS[12]~25 ));
// synopsys translate_off
defparam \inst|VGA_PIXEL_ADDRESS[12]~24 .lut_mask = 16'h5A5F;
defparam \inst|VGA_PIXEL_ADDRESS[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N20
cycloneii_lcell_comb \inst|VGA_PIXEL_ADDRESS[13]~26 (
// Equation(s):
// \inst|VGA_PIXEL_ADDRESS[13]~26_combout  = (\inst|Add11~12_combout  & (\inst|VGA_PIXEL_ADDRESS[12]~25  $ (GND))) # (!\inst|Add11~12_combout  & (!\inst|VGA_PIXEL_ADDRESS[12]~25  & VCC))
// \inst|VGA_PIXEL_ADDRESS[13]~27  = CARRY((\inst|Add11~12_combout  & !\inst|VGA_PIXEL_ADDRESS[12]~25 ))

	.dataa(vcc),
	.datab(\inst|Add11~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|VGA_PIXEL_ADDRESS[12]~25 ),
	.combout(\inst|VGA_PIXEL_ADDRESS[13]~26_combout ),
	.cout(\inst|VGA_PIXEL_ADDRESS[13]~27 ));
// synopsys translate_off
defparam \inst|VGA_PIXEL_ADDRESS[13]~26 .lut_mask = 16'hC30C;
defparam \inst|VGA_PIXEL_ADDRESS[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y28_N21
cycloneii_lcell_ff \inst|VGA_PIXEL_ADDRESS[13] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_PIXEL_ADDRESS[13]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_PIXEL_ADDRESS [13]));

// Location: LCCOMB_X25_Y25_N24
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|address_reg_b[1]~feeder (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout  = \inst|VGA_PIXEL_ADDRESS [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|VGA_PIXEL_ADDRESS [13]),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|address_reg_b[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|SB|altsyncram_component|auto_generated|address_reg_b[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y25_N25
cycloneii_lcell_ff \inst|SB|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|SB|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|SB|altsyncram_component|auto_generated|address_reg_b [1]));

// Location: LCFF_X25_Y25_N9
cycloneii_lcell_ff \inst|SB|altsyncram_component|auto_generated|out_address_reg_b[1] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst|SB|altsyncram_component|auto_generated|address_reg_b [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1]));

// Location: LCCOMB_X49_Y8_N24
cycloneii_lcell_comb \inst7|Selector0~0 (
// Equation(s):
// \inst7|Selector0~0_combout  = (\inst7|buffer_full~regout  & (((\inst7|state.DISPLAY~regout ) # (\inst7|state.FILL~regout )) # (!\inst7|state.CLEAN~regout )))

	.dataa(\inst7|state.CLEAN~regout ),
	.datab(\inst7|state.DISPLAY~regout ),
	.datac(\inst7|buffer_full~regout ),
	.datad(\inst7|state.FILL~regout ),
	.cin(gnd),
	.combout(\inst7|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector0~0 .lut_mask = 16'hF0D0;
defparam \inst7|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N16
cycloneii_lcell_comb \inst7|Selector24~0 (
// Equation(s):
// \inst7|Selector24~0_combout  = (\inst7|Add0~0_combout  & ((\inst7|state.FILL~regout ) # ((\inst7|Selector62~0_combout  & \inst7|write_addr [0])))) # (!\inst7|Add0~0_combout  & (\inst7|Selector62~0_combout  & (\inst7|write_addr [0])))

	.dataa(\inst7|Add0~0_combout ),
	.datab(\inst7|Selector62~0_combout ),
	.datac(\inst7|write_addr [0]),
	.datad(\inst7|state.FILL~regout ),
	.cin(gnd),
	.combout(\inst7|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector24~0 .lut_mask = 16'hEAC0;
defparam \inst7|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y8_N17
cycloneii_lcell_ff \inst7|write_addr[0] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst7|Selector24~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|write_addr [0]));

// Location: LCCOMB_X50_Y8_N10
cycloneii_lcell_comb \inst7|Equal0~0 (
// Equation(s):
// \inst7|Equal0~0_combout  = (\inst7|write_addr [1] & (\inst7|write_addr [2] & (\inst7|write_addr [3] & \inst7|write_addr [0])))

	.dataa(\inst7|write_addr [1]),
	.datab(\inst7|write_addr [2]),
	.datac(\inst7|write_addr [3]),
	.datad(\inst7|write_addr [0]),
	.cin(gnd),
	.combout(\inst7|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Equal0~0 .lut_mask = 16'h8000;
defparam \inst7|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N14
cycloneii_lcell_comb \inst7|downsample_counter~4 (
// Equation(s):
// \inst7|downsample_counter~4_combout  = (\inst7|downsample_counter[2]~1_combout  & (\inst7|downsample_counter [2] $ (((\inst7|downsample_counter [1] & \inst7|downsample_counter [0])))))

	.dataa(\inst7|downsample_counter [1]),
	.datab(\inst7|downsample_counter [0]),
	.datac(\inst7|downsample_counter [2]),
	.datad(\inst7|downsample_counter[2]~1_combout ),
	.cin(gnd),
	.combout(\inst7|downsample_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|downsample_counter~4 .lut_mask = 16'h7800;
defparam \inst7|downsample_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y8_N15
cycloneii_lcell_ff \inst7|downsample_counter[2] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst7|downsample_counter~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|downsample_counter [2]));

// Location: LCCOMB_X47_Y8_N24
cycloneii_lcell_comb \inst7|downsample_counter[2]~0 (
// Equation(s):
// \inst7|downsample_counter[2]~0_combout  = (\inst7|downsample_counter [1] & ((\SW~combout [9] $ (\inst7|downsample_counter [0])) # (!\SW~combout [10]))) # (!\inst7|downsample_counter [1] & ((\SW~combout [10]) # (\SW~combout [9] $ (\inst7|downsample_counter 
// [0]))))

	.dataa(\inst7|downsample_counter [1]),
	.datab(\SW~combout [9]),
	.datac(\SW~combout [10]),
	.datad(\inst7|downsample_counter [0]),
	.cin(gnd),
	.combout(\inst7|downsample_counter[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|downsample_counter[2]~0 .lut_mask = 16'h7BDE;
defparam \inst7|downsample_counter[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N10
cycloneii_lcell_comb \inst7|downsample_counter[2]~1 (
// Equation(s):
// \inst7|downsample_counter[2]~1_combout  = (\KEY~combout [0] & ((\inst7|downsample_counter[2]~0_combout ) # (\SW~combout [11] $ (\inst7|downsample_counter [2]))))

	.dataa(\SW~combout [11]),
	.datab(\inst7|downsample_counter [2]),
	.datac(\inst7|downsample_counter[2]~0_combout ),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\inst7|downsample_counter[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|downsample_counter[2]~1 .lut_mask = 16'hF600;
defparam \inst7|downsample_counter[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N22
cycloneii_lcell_comb \inst7|downsample_counter~2 (
// Equation(s):
// \inst7|downsample_counter~2_combout  = (!\inst7|downsample_counter [0] & \inst7|downsample_counter[2]~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst7|downsample_counter [0]),
	.datad(\inst7|downsample_counter[2]~1_combout ),
	.cin(gnd),
	.combout(\inst7|downsample_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|downsample_counter~2 .lut_mask = 16'h0F00;
defparam \inst7|downsample_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y8_N23
cycloneii_lcell_ff \inst7|downsample_counter[0] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst7|downsample_counter~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|downsample_counter [0]));

// Location: LCFF_X48_Y9_N7
cycloneii_lcell_ff \inst4|trigger_flag (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\KEY~combout [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|trigger_flag~regout ));

// Location: LCCOMB_X48_Y9_N12
cycloneii_lcell_comb \inst4|trigger_flag_ext~feeder (
// Equation(s):
// \inst4|trigger_flag_ext~feeder_combout  = \EXT_CLOCK~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXT_CLOCK~combout ),
	.cin(gnd),
	.combout(\inst4|trigger_flag_ext~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|trigger_flag_ext~feeder .lut_mask = 16'hFF00;
defparam \inst4|trigger_flag_ext~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y9_N13
cycloneii_lcell_ff \inst4|trigger_flag_ext (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst4|trigger_flag_ext~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|trigger_flag_ext~regout ));

// Location: LCCOMB_X48_Y9_N6
cycloneii_lcell_comb \inst4|trigger_out~0 (
// Equation(s):
// \inst4|trigger_out~0_combout  = (\SW~combout [16] & ((\inst4|trigger_flag_ext~regout ))) # (!\SW~combout [16] & (\inst4|trigger_flag~regout ))

	.dataa(vcc),
	.datab(\SW~combout [16]),
	.datac(\inst4|trigger_flag~regout ),
	.datad(\inst4|trigger_flag_ext~regout ),
	.cin(gnd),
	.combout(\inst4|trigger_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|trigger_out~0 .lut_mask = 16'hFC30;
defparam \inst4|trigger_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N14
cycloneii_lcell_comb \inst7|state~15 (
// Equation(s):
// \inst7|state~15_combout  = (\inst3|trigger_out~0_combout  & (((\inst7|state.DISPLAY~regout )))) # (!\inst3|trigger_out~0_combout  & ((\inst7|state.END~regout  & (!\inst4|trigger_out~0_combout )) # (!\inst7|state.END~regout  & ((\inst7|state.DISPLAY~regout 
// )))))

	.dataa(\inst3|trigger_out~0_combout ),
	.datab(\inst4|trigger_out~0_combout ),
	.datac(\inst7|state.END~regout ),
	.datad(\inst7|state.DISPLAY~regout ),
	.cin(gnd),
	.combout(\inst7|state~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|state~15 .lut_mask = 16'hBF10;
defparam \inst7|state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N22
cycloneii_lcell_comb \inst7|state~12 (
// Equation(s):
// \inst7|state~12_combout  = (\inst7|state~10_combout  & \KEY~combout [0])

	.dataa(vcc),
	.datab(\inst7|state~10_combout ),
	.datac(vcc),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\inst7|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|state~12 .lut_mask = 16'hCC00;
defparam \inst7|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y8_N15
cycloneii_lcell_ff \inst7|state.END (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|state~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|state~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|state.END~regout ));

// Location: LCCOMB_X49_Y8_N0
cycloneii_lcell_comb \inst7|second_channel~0 (
// Equation(s):
// \inst7|second_channel~0_combout  = (\inst7|state.END~regout  & \KEY~combout [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst7|state.END~regout ),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\inst7|second_channel~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|second_channel~0 .lut_mask = 16'hF000;
defparam \inst7|second_channel~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N6
cycloneii_lcell_comb \inst7|second_channel~1 (
// Equation(s):
// \inst7|second_channel~1_combout  = (\inst7|second_channel~0_combout  & ((\inst3|trigger_out~0_combout ) # ((!\inst4|trigger_out~0_combout  & \inst7|second_channel~regout )))) # (!\inst7|second_channel~0_combout  & (((\inst7|second_channel~regout ))))

	.dataa(\inst3|trigger_out~0_combout ),
	.datab(\inst4|trigger_out~0_combout ),
	.datac(\inst7|second_channel~regout ),
	.datad(\inst7|second_channel~0_combout ),
	.cin(gnd),
	.combout(\inst7|second_channel~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|second_channel~1 .lut_mask = 16'hBAF0;
defparam \inst7|second_channel~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N28
cycloneii_lcell_comb \inst7|second_channel~feeder (
// Equation(s):
// \inst7|second_channel~feeder_combout  = \inst7|second_channel~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|second_channel~1_combout ),
	.cin(gnd),
	.combout(\inst7|second_channel~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|second_channel~feeder .lut_mask = 16'hFF00;
defparam \inst7|second_channel~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y8_N29
cycloneii_lcell_ff \inst7|second_channel (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|second_channel~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|second_channel~regout ));

// Location: LCCOMB_X47_Y8_N30
cycloneii_lcell_comb \inst7|write_addr~1 (
// Equation(s):
// \inst7|write_addr~1_combout  = (!\inst7|second_channel~regout  & ((\inst7|downsample_counter [1]) # ((\inst7|downsample_counter [0]) # (\inst7|downsample_counter [2]))))

	.dataa(\inst7|downsample_counter [1]),
	.datab(\inst7|downsample_counter [0]),
	.datac(\inst7|downsample_counter [2]),
	.datad(\inst7|second_channel~regout ),
	.cin(gnd),
	.combout(\inst7|write_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|write_addr~1 .lut_mask = 16'h00FE;
defparam \inst7|write_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y8_N18
cycloneii_lcell_comb \inst7|downsample_counter_second~2 (
// Equation(s):
// \inst7|downsample_counter_second~2_combout  = (\inst7|downsample_counter_second[2]~1_combout  & !\inst7|downsample_counter_second [0])

	.dataa(vcc),
	.datab(\inst7|downsample_counter_second[2]~1_combout ),
	.datac(\inst7|downsample_counter_second [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|downsample_counter_second~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|downsample_counter_second~2 .lut_mask = 16'h0C0C;
defparam \inst7|downsample_counter_second~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y8_N19
cycloneii_lcell_ff \inst7|downsample_counter_second[0] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst7|downsample_counter_second~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|downsample_counter_second [0]));

// Location: LCCOMB_X51_Y8_N22
cycloneii_lcell_comb \inst7|downsample_counter_second[2]~0 (
// Equation(s):
// \inst7|downsample_counter_second[2]~0_combout  = (\inst7|downsample_counter_second [1] & ((\SW~combout [6] $ (\inst7|downsample_counter_second [0])) # (!\SW~combout [7]))) # (!\inst7|downsample_counter_second [1] & ((\SW~combout [7]) # (\SW~combout [6] $ 
// (\inst7|downsample_counter_second [0]))))

	.dataa(\inst7|downsample_counter_second [1]),
	.datab(\SW~combout [7]),
	.datac(\SW~combout [6]),
	.datad(\inst7|downsample_counter_second [0]),
	.cin(gnd),
	.combout(\inst7|downsample_counter_second[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|downsample_counter_second[2]~0 .lut_mask = 16'h6FF6;
defparam \inst7|downsample_counter_second[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y8_N26
cycloneii_lcell_comb \inst7|downsample_counter_second~4 (
// Equation(s):
// \inst7|downsample_counter_second~4_combout  = (\inst7|downsample_counter_second[2]~1_combout  & (\inst7|downsample_counter_second [2] $ (((\inst7|downsample_counter_second [1] & \inst7|downsample_counter_second [0])))))

	.dataa(\inst7|downsample_counter_second [1]),
	.datab(\inst7|downsample_counter_second[2]~1_combout ),
	.datac(\inst7|downsample_counter_second [2]),
	.datad(\inst7|downsample_counter_second [0]),
	.cin(gnd),
	.combout(\inst7|downsample_counter_second~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|downsample_counter_second~4 .lut_mask = 16'h48C0;
defparam \inst7|downsample_counter_second~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y8_N27
cycloneii_lcell_ff \inst7|downsample_counter_second[2] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst7|downsample_counter_second~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|downsample_counter_second [2]));

// Location: LCCOMB_X51_Y8_N8
cycloneii_lcell_comb \inst7|downsample_counter_second[2]~1 (
// Equation(s):
// \inst7|downsample_counter_second[2]~1_combout  = (\KEY~combout [0] & ((\inst7|downsample_counter_second[2]~0_combout ) # (\SW~combout [8] $ (\inst7|downsample_counter_second [2]))))

	.dataa(\KEY~combout [0]),
	.datab(\inst7|downsample_counter_second[2]~0_combout ),
	.datac(\SW~combout [8]),
	.datad(\inst7|downsample_counter_second [2]),
	.cin(gnd),
	.combout(\inst7|downsample_counter_second[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|downsample_counter_second[2]~1 .lut_mask = 16'h8AA8;
defparam \inst7|downsample_counter_second[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y8_N28
cycloneii_lcell_comb \inst7|downsample_counter_second~3 (
// Equation(s):
// \inst7|downsample_counter_second~3_combout  = (\inst7|downsample_counter_second[2]~1_combout  & (\inst7|downsample_counter_second [1] $ (\inst7|downsample_counter_second [0])))

	.dataa(vcc),
	.datab(\inst7|downsample_counter_second[2]~1_combout ),
	.datac(\inst7|downsample_counter_second [1]),
	.datad(\inst7|downsample_counter_second [0]),
	.cin(gnd),
	.combout(\inst7|downsample_counter_second~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|downsample_counter_second~3 .lut_mask = 16'h0CC0;
defparam \inst7|downsample_counter_second~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y8_N29
cycloneii_lcell_ff \inst7|downsample_counter_second[1] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst7|downsample_counter_second~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|downsample_counter_second [1]));

// Location: LCCOMB_X48_Y8_N28
cycloneii_lcell_comb \inst7|write_addr~0 (
// Equation(s):
// \inst7|write_addr~0_combout  = (\inst7|second_channel~regout  & ((\inst7|downsample_counter_second [0]) # ((\inst7|downsample_counter_second [1]) # (\inst7|downsample_counter_second [2]))))

	.dataa(\inst7|downsample_counter_second [0]),
	.datab(\inst7|downsample_counter_second [1]),
	.datac(\inst7|downsample_counter_second [2]),
	.datad(\inst7|second_channel~regout ),
	.cin(gnd),
	.combout(\inst7|write_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|write_addr~0 .lut_mask = 16'hFE00;
defparam \inst7|write_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N22
cycloneii_lcell_comb \inst7|write_addr~2 (
// Equation(s):
// \inst7|write_addr~2_combout  = (\inst7|write_addr~1_combout ) # ((\inst7|write_addr~0_combout ) # ((\inst7|Equal0~1_combout  & \inst7|Equal0~0_combout )))

	.dataa(\inst7|Equal0~1_combout ),
	.datab(\inst7|Equal0~0_combout ),
	.datac(\inst7|write_addr~1_combout ),
	.datad(\inst7|write_addr~0_combout ),
	.cin(gnd),
	.combout(\inst7|write_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|write_addr~2 .lut_mask = 16'hFFF8;
defparam \inst7|write_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N2
cycloneii_lcell_comb \inst7|Add0~2 (
// Equation(s):
// \inst7|Add0~2_combout  = (\inst7|write_addr [1] & (!\inst7|Add0~1 )) # (!\inst7|write_addr [1] & ((\inst7|Add0~1 ) # (GND)))
// \inst7|Add0~3  = CARRY((!\inst7|Add0~1 ) # (!\inst7|write_addr [1]))

	.dataa(\inst7|write_addr [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|Add0~1 ),
	.combout(\inst7|Add0~2_combout ),
	.cout(\inst7|Add0~3 ));
// synopsys translate_off
defparam \inst7|Add0~2 .lut_mask = 16'h5A5F;
defparam \inst7|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N4
cycloneii_lcell_comb \inst7|Add0~4 (
// Equation(s):
// \inst7|Add0~4_combout  = (\inst7|write_addr [2] & (\inst7|Add0~3  $ (GND))) # (!\inst7|write_addr [2] & (!\inst7|Add0~3  & VCC))
// \inst7|Add0~5  = CARRY((\inst7|write_addr [2] & !\inst7|Add0~3 ))

	.dataa(vcc),
	.datab(\inst7|write_addr [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|Add0~3 ),
	.combout(\inst7|Add0~4_combout ),
	.cout(\inst7|Add0~5 ));
// synopsys translate_off
defparam \inst7|Add0~4 .lut_mask = 16'hC30C;
defparam \inst7|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N18
cycloneii_lcell_comb \inst7|Selector22~0 (
// Equation(s):
// \inst7|Selector22~0_combout  = (\inst7|state.FILL~regout  & ((\inst7|Add0~4_combout ) # ((\inst7|write_addr [2] & \inst7|Selector62~0_combout )))) # (!\inst7|state.FILL~regout  & (((\inst7|write_addr [2] & \inst7|Selector62~0_combout ))))

	.dataa(\inst7|state.FILL~regout ),
	.datab(\inst7|Add0~4_combout ),
	.datac(\inst7|write_addr [2]),
	.datad(\inst7|Selector62~0_combout ),
	.cin(gnd),
	.combout(\inst7|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector22~0 .lut_mask = 16'hF888;
defparam \inst7|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y8_N19
cycloneii_lcell_ff \inst7|write_addr[2] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst7|Selector22~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|write_addr [2]));

// Location: LCCOMB_X48_Y8_N6
cycloneii_lcell_comb \inst7|Add0~6 (
// Equation(s):
// \inst7|Add0~6_combout  = (\inst7|write_addr [3] & (!\inst7|Add0~5 )) # (!\inst7|write_addr [3] & ((\inst7|Add0~5 ) # (GND)))
// \inst7|Add0~7  = CARRY((!\inst7|Add0~5 ) # (!\inst7|write_addr [3]))

	.dataa(vcc),
	.datab(\inst7|write_addr [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|Add0~5 ),
	.combout(\inst7|Add0~6_combout ),
	.cout(\inst7|Add0~7 ));
// synopsys translate_off
defparam \inst7|Add0~6 .lut_mask = 16'h3C3F;
defparam \inst7|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N26
cycloneii_lcell_comb \inst7|Selector21~0 (
// Equation(s):
// \inst7|Selector21~0_combout  = (\inst7|state.FILL~regout  & ((\inst7|Add0~6_combout ) # ((\inst7|Selector62~0_combout  & \inst7|write_addr [3])))) # (!\inst7|state.FILL~regout  & (\inst7|Selector62~0_combout  & (\inst7|write_addr [3])))

	.dataa(\inst7|state.FILL~regout ),
	.datab(\inst7|Selector62~0_combout ),
	.datac(\inst7|write_addr [3]),
	.datad(\inst7|Add0~6_combout ),
	.cin(gnd),
	.combout(\inst7|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector21~0 .lut_mask = 16'hEAC0;
defparam \inst7|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y8_N27
cycloneii_lcell_ff \inst7|write_addr[3] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst7|Selector21~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|write_addr [3]));

// Location: LCCOMB_X48_Y8_N8
cycloneii_lcell_comb \inst7|Add0~8 (
// Equation(s):
// \inst7|Add0~8_combout  = (\inst7|write_addr [4] & (\inst7|Add0~7  $ (GND))) # (!\inst7|write_addr [4] & (!\inst7|Add0~7  & VCC))
// \inst7|Add0~9  = CARRY((\inst7|write_addr [4] & !\inst7|Add0~7 ))

	.dataa(\inst7|write_addr [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|Add0~7 ),
	.combout(\inst7|Add0~8_combout ),
	.cout(\inst7|Add0~9 ));
// synopsys translate_off
defparam \inst7|Add0~8 .lut_mask = 16'hA50A;
defparam \inst7|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N16
cycloneii_lcell_comb \inst7|Selector20~0 (
// Equation(s):
// \inst7|Selector20~0_combout  = (\inst7|state.FILL~regout  & ((\inst7|Add0~8_combout ) # ((\inst7|Selector62~0_combout  & \inst7|write_addr [4])))) # (!\inst7|state.FILL~regout  & (\inst7|Selector62~0_combout  & (\inst7|write_addr [4])))

	.dataa(\inst7|state.FILL~regout ),
	.datab(\inst7|Selector62~0_combout ),
	.datac(\inst7|write_addr [4]),
	.datad(\inst7|Add0~8_combout ),
	.cin(gnd),
	.combout(\inst7|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector20~0 .lut_mask = 16'hEAC0;
defparam \inst7|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y8_N17
cycloneii_lcell_ff \inst7|write_addr[4] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst7|Selector20~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|write_addr [4]));

// Location: LCCOMB_X48_Y8_N10
cycloneii_lcell_comb \inst7|Add0~10 (
// Equation(s):
// \inst7|Add0~10_combout  = (\inst7|write_addr [5] & (!\inst7|Add0~9 )) # (!\inst7|write_addr [5] & ((\inst7|Add0~9 ) # (GND)))
// \inst7|Add0~11  = CARRY((!\inst7|Add0~9 ) # (!\inst7|write_addr [5]))

	.dataa(\inst7|write_addr [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|Add0~9 ),
	.combout(\inst7|Add0~10_combout ),
	.cout(\inst7|Add0~11 ));
// synopsys translate_off
defparam \inst7|Add0~10 .lut_mask = 16'h5A5F;
defparam \inst7|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N12
cycloneii_lcell_comb \inst7|Add0~12 (
// Equation(s):
// \inst7|Add0~12_combout  = (\inst7|write_addr [6] & (\inst7|Add0~11  $ (GND))) # (!\inst7|write_addr [6] & (!\inst7|Add0~11  & VCC))
// \inst7|Add0~13  = CARRY((\inst7|write_addr [6] & !\inst7|Add0~11 ))

	.dataa(vcc),
	.datab(\inst7|write_addr [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|Add0~11 ),
	.combout(\inst7|Add0~12_combout ),
	.cout(\inst7|Add0~13 ));
// synopsys translate_off
defparam \inst7|Add0~12 .lut_mask = 16'hC30C;
defparam \inst7|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N18
cycloneii_lcell_comb \inst7|Selector18~0 (
// Equation(s):
// \inst7|Selector18~0_combout  = (\inst7|state.FILL~regout  & ((\inst7|Add0~12_combout ) # ((\inst7|Selector62~0_combout  & \inst7|write_addr [6])))) # (!\inst7|state.FILL~regout  & (\inst7|Selector62~0_combout  & (\inst7|write_addr [6])))

	.dataa(\inst7|state.FILL~regout ),
	.datab(\inst7|Selector62~0_combout ),
	.datac(\inst7|write_addr [6]),
	.datad(\inst7|Add0~12_combout ),
	.cin(gnd),
	.combout(\inst7|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector18~0 .lut_mask = 16'hEAC0;
defparam \inst7|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y8_N19
cycloneii_lcell_ff \inst7|write_addr[6] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst7|Selector18~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|write_addr [6]));

// Location: LCCOMB_X48_Y8_N14
cycloneii_lcell_comb \inst7|Add0~14 (
// Equation(s):
// \inst7|Add0~14_combout  = \inst7|Add0~13  $ (\inst7|write_addr [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|write_addr [7]),
	.cin(\inst7|Add0~13 ),
	.combout(\inst7|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Add0~14 .lut_mask = 16'h0FF0;
defparam \inst7|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N30
cycloneii_lcell_comb \inst7|Selector17~0 (
// Equation(s):
// \inst7|Selector17~0_combout  = (\inst7|state.FILL~regout  & ((\inst7|Add0~14_combout ) # ((\inst7|Selector62~0_combout  & \inst7|write_addr [7])))) # (!\inst7|state.FILL~regout  & (\inst7|Selector62~0_combout  & (\inst7|write_addr [7])))

	.dataa(\inst7|state.FILL~regout ),
	.datab(\inst7|Selector62~0_combout ),
	.datac(\inst7|write_addr [7]),
	.datad(\inst7|Add0~14_combout ),
	.cin(gnd),
	.combout(\inst7|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector17~0 .lut_mask = 16'hEAC0;
defparam \inst7|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y8_N31
cycloneii_lcell_ff \inst7|write_addr[7] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst7|Selector17~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|write_addr [7]));

// Location: LCCOMB_X50_Y8_N8
cycloneii_lcell_comb \inst7|Equal0~1 (
// Equation(s):
// \inst7|Equal0~1_combout  = (!\inst7|write_addr [5] & (\inst7|write_addr [4] & (\inst7|write_addr [7] & !\inst7|write_addr [6])))

	.dataa(\inst7|write_addr [5]),
	.datab(\inst7|write_addr [4]),
	.datac(\inst7|write_addr [7]),
	.datad(\inst7|write_addr [6]),
	.cin(gnd),
	.combout(\inst7|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Equal0~1 .lut_mask = 16'h0040;
defparam \inst7|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y8_N0
cycloneii_lcell_comb \inst7|Selector0~1 (
// Equation(s):
// \inst7|Selector0~1_combout  = (\inst7|Selector0~0_combout ) # ((\inst7|Equal0~0_combout  & (\inst7|state.FILL~regout  & \inst7|Equal0~1_combout )))

	.dataa(\inst7|Equal0~0_combout ),
	.datab(\inst7|Selector0~0_combout ),
	.datac(\inst7|state.FILL~regout ),
	.datad(\inst7|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst7|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector0~1 .lut_mask = 16'hECCC;
defparam \inst7|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y8_N1
cycloneii_lcell_ff \inst7|buffer_full (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst7|Selector0~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|buffer_full~regout ));

// Location: LCCOMB_X50_Y8_N24
cycloneii_lcell_comb \inst7|state~14 (
// Equation(s):
// \inst7|state~14_combout  = (\inst7|state.FILL~regout  & (((!\inst7|buffer_full~regout )))) # (!\inst7|state.FILL~regout  & (!\inst7|state.END~regout  & (!\inst7|state.DISPLAY~regout )))

	.dataa(\inst7|state.END~regout ),
	.datab(\inst7|state.DISPLAY~regout ),
	.datac(\inst7|state.FILL~regout ),
	.datad(\inst7|buffer_full~regout ),
	.cin(gnd),
	.combout(\inst7|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|state~14 .lut_mask = 16'h01F1;
defparam \inst7|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y8_N25
cycloneii_lcell_ff \inst7|state.FILL (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|state~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|state~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|state.FILL~regout ));

// Location: LCCOMB_X50_Y8_N18
cycloneii_lcell_comb \inst7|state~11 (
// Equation(s):
// \inst7|state~11_combout  = (\inst7|state.FILL~regout  & \inst7|buffer_full~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst7|state.FILL~regout ),
	.datad(\inst7|buffer_full~regout ),
	.cin(gnd),
	.combout(\inst7|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|state~11 .lut_mask = 16'hF000;
defparam \inst7|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y8_N19
cycloneii_lcell_ff \inst7|state.DISPLAY (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|state~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|state~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|state.DISPLAY~regout ));

// Location: LCCOMB_X49_Y8_N28
cycloneii_lcell_comb \inst7|Selector62~0 (
// Equation(s):
// \inst7|Selector62~0_combout  = (\inst7|state.DISPLAY~regout ) # (!\inst7|state.CLEAN~regout )

	.dataa(\inst7|state.CLEAN~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|state.DISPLAY~regout ),
	.cin(gnd),
	.combout(\inst7|Selector62~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector62~0 .lut_mask = 16'hFF55;
defparam \inst7|Selector62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N16
cycloneii_lcell_comb \inst7|Add3~2 (
// Equation(s):
// \inst7|Add3~2_combout  = (\inst7|read_addr [1] & (!\inst7|Add3~1 )) # (!\inst7|read_addr [1] & ((\inst7|Add3~1 ) # (GND)))
// \inst7|Add3~3  = CARRY((!\inst7|Add3~1 ) # (!\inst7|read_addr [1]))

	.dataa(vcc),
	.datab(\inst7|read_addr [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|Add3~1 ),
	.combout(\inst7|Add3~2_combout ),
	.cout(\inst7|Add3~3 ));
// synopsys translate_off
defparam \inst7|Add3~2 .lut_mask = 16'h3C3F;
defparam \inst7|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N28
cycloneii_lcell_comb \inst7|read_addr~4 (
// Equation(s):
// \inst7|read_addr~4_combout  = (\KEY~combout [0] & ((\inst7|Selector69~0_combout ) # ((\inst7|Selector62~0_combout  & \inst7|Add3~2_combout ))))

	.dataa(\inst7|Selector69~0_combout ),
	.datab(\KEY~combout [0]),
	.datac(\inst7|Selector62~0_combout ),
	.datad(\inst7|Add3~2_combout ),
	.cin(gnd),
	.combout(\inst7|read_addr~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|read_addr~4 .lut_mask = 16'hC888;
defparam \inst7|read_addr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y9_N29
cycloneii_lcell_ff \inst7|read_addr[1] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|read_addr~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|read_addr [1]));

// Location: LCCOMB_X49_Y9_N18
cycloneii_lcell_comb \inst7|Add3~4 (
// Equation(s):
// \inst7|Add3~4_combout  = (\inst7|read_addr [2] & (\inst7|Add3~3  $ (GND))) # (!\inst7|read_addr [2] & (!\inst7|Add3~3  & VCC))
// \inst7|Add3~5  = CARRY((\inst7|read_addr [2] & !\inst7|Add3~3 ))

	.dataa(\inst7|read_addr [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|Add3~3 ),
	.combout(\inst7|Add3~4_combout ),
	.cout(\inst7|Add3~5 ));
// synopsys translate_off
defparam \inst7|Add3~4 .lut_mask = 16'hA50A;
defparam \inst7|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N20
cycloneii_lcell_comb \inst7|Add3~6 (
// Equation(s):
// \inst7|Add3~6_combout  = (\inst7|read_addr [3] & (!\inst7|Add3~5 )) # (!\inst7|read_addr [3] & ((\inst7|Add3~5 ) # (GND)))
// \inst7|Add3~7  = CARRY((!\inst7|Add3~5 ) # (!\inst7|read_addr [3]))

	.dataa(vcc),
	.datab(\inst7|read_addr [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|Add3~5 ),
	.combout(\inst7|Add3~6_combout ),
	.cout(\inst7|Add3~7 ));
// synopsys translate_off
defparam \inst7|Add3~6 .lut_mask = 16'h3C3F;
defparam \inst7|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N12
cycloneii_lcell_comb \inst7|state~13 (
// Equation(s):
// \inst7|state~13_combout  = ((!\inst3|trigger_out~0_combout  & !\inst4|trigger_out~0_combout )) # (!\inst7|state.END~regout )

	.dataa(\inst3|trigger_out~0_combout ),
	.datab(\inst4|trigger_out~0_combout ),
	.datac(\inst7|state.END~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|state~13 .lut_mask = 16'h1F1F;
defparam \inst7|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y8_N13
cycloneii_lcell_ff \inst7|state.CLEAN (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|state~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|state~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|state.CLEAN~regout ));

// Location: LCCOMB_X49_Y9_N2
cycloneii_lcell_comb \inst7|Selector69~0 (
// Equation(s):
// \inst7|Selector69~0_combout  = (\inst7|Equal5~1_combout  & !\inst7|state.CLEAN~regout )

	.dataa(\inst7|Equal5~1_combout ),
	.datab(vcc),
	.datac(\inst7|state.CLEAN~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|Selector69~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector69~0 .lut_mask = 16'h0A0A;
defparam \inst7|Selector69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N24
cycloneii_lcell_comb \inst7|read_addr~6 (
// Equation(s):
// \inst7|read_addr~6_combout  = (\KEY~combout [0] & ((\inst7|Selector69~0_combout ) # ((\inst7|Selector62~0_combout  & \inst7|Add3~6_combout ))))

	.dataa(\inst7|Selector62~0_combout ),
	.datab(\KEY~combout [0]),
	.datac(\inst7|Add3~6_combout ),
	.datad(\inst7|Selector69~0_combout ),
	.cin(gnd),
	.combout(\inst7|read_addr~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|read_addr~6 .lut_mask = 16'hCC80;
defparam \inst7|read_addr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y9_N25
cycloneii_lcell_ff \inst7|read_addr[3] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|read_addr~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|read_addr [3]));

// Location: LCCOMB_X49_Y9_N22
cycloneii_lcell_comb \inst7|Add3~8 (
// Equation(s):
// \inst7|Add3~8_combout  = (\inst7|read_addr [4] & (\inst7|Add3~7  $ (GND))) # (!\inst7|read_addr [4] & (!\inst7|Add3~7  & VCC))
// \inst7|Add3~9  = CARRY((\inst7|read_addr [4] & !\inst7|Add3~7 ))

	.dataa(\inst7|read_addr [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|Add3~7 ),
	.combout(\inst7|Add3~8_combout ),
	.cout(\inst7|Add3~9 ));
// synopsys translate_off
defparam \inst7|Add3~8 .lut_mask = 16'hA50A;
defparam \inst7|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N16
cycloneii_lcell_comb \inst7|read_addr~9 (
// Equation(s):
// \inst7|read_addr~9_combout  = (\KEY~combout [0] & ((\inst7|Selector69~0_combout ) # ((\inst7|Add3~8_combout  & \inst7|Selector62~0_combout ))))

	.dataa(\inst7|Selector69~0_combout ),
	.datab(\KEY~combout [0]),
	.datac(\inst7|Add3~8_combout ),
	.datad(\inst7|Selector62~0_combout ),
	.cin(gnd),
	.combout(\inst7|read_addr~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|read_addr~9 .lut_mask = 16'hC888;
defparam \inst7|read_addr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y9_N17
cycloneii_lcell_ff \inst7|read_addr[4] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|read_addr~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|read_addr [4]));

// Location: LCCOMB_X49_Y9_N0
cycloneii_lcell_comb \inst7|read_addr~8 (
// Equation(s):
// \inst7|read_addr~8_combout  = (\inst7|read_addr~7_combout  & ((\inst7|state.DISPLAY~regout ) # ((!\inst7|state.CLEAN~regout  & !\inst7|Equal5~1_combout ))))

	.dataa(\inst7|read_addr~7_combout ),
	.datab(\inst7|state.CLEAN~regout ),
	.datac(\inst7|state.DISPLAY~regout ),
	.datad(\inst7|Equal5~1_combout ),
	.cin(gnd),
	.combout(\inst7|read_addr~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|read_addr~8 .lut_mask = 16'hA0A2;
defparam \inst7|read_addr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N1
cycloneii_lcell_ff \inst7|read_addr[5] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|read_addr~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|read_addr [5]));

// Location: LCCOMB_X49_Y9_N26
cycloneii_lcell_comb \inst7|Add3~12 (
// Equation(s):
// \inst7|Add3~12_combout  = (\inst7|read_addr [6] & (\inst7|Add3~11  $ (GND))) # (!\inst7|read_addr [6] & (!\inst7|Add3~11  & VCC))
// \inst7|Add3~13  = CARRY((\inst7|read_addr [6] & !\inst7|Add3~11 ))

	.dataa(\inst7|read_addr [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|Add3~11 ),
	.combout(\inst7|Add3~12_combout ),
	.cout(\inst7|Add3~13 ));
// synopsys translate_off
defparam \inst7|Add3~12 .lut_mask = 16'hA50A;
defparam \inst7|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N28
cycloneii_lcell_comb \inst7|Add3~14 (
// Equation(s):
// \inst7|Add3~14_combout  = \inst7|read_addr [7] $ (\inst7|Add3~13 )

	.dataa(vcc),
	.datab(\inst7|read_addr [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|Add3~13 ),
	.combout(\inst7|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Add3~14 .lut_mask = 16'h3C3C;
defparam \inst7|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N26
cycloneii_lcell_comb \inst7|read_addr~12 (
// Equation(s):
// \inst7|read_addr~12_combout  = (\inst7|Add3~14_combout  & (\KEY~combout [0] & ((\inst7|state.DISPLAY~regout ) # (!\inst7|state.CLEAN~regout ))))

	.dataa(\inst7|state.DISPLAY~regout ),
	.datab(\inst7|Add3~14_combout ),
	.datac(\KEY~combout [0]),
	.datad(\inst7|state.CLEAN~regout ),
	.cin(gnd),
	.combout(\inst7|read_addr~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|read_addr~12 .lut_mask = 16'h80C0;
defparam \inst7|read_addr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N30
cycloneii_lcell_comb \inst7|read_addr[7]~feeder (
// Equation(s):
// \inst7|read_addr[7]~feeder_combout  = \inst7|read_addr~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|read_addr~12_combout ),
	.cin(gnd),
	.combout(\inst7|read_addr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|read_addr[7]~feeder .lut_mask = 16'hFF00;
defparam \inst7|read_addr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y9_N31
cycloneii_lcell_ff \inst7|read_addr[7] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|read_addr[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|read_addr [7]));

// Location: LCCOMB_X48_Y9_N20
cycloneii_lcell_comb \inst7|read_addr~13 (
// Equation(s):
// \inst7|read_addr~13_combout  = (\KEY~combout [0] & (\inst7|Add3~12_combout  & ((\inst7|state.DISPLAY~regout ) # (!\inst7|state.CLEAN~regout ))))

	.dataa(\inst7|state.CLEAN~regout ),
	.datab(\KEY~combout [0]),
	.datac(\inst7|Add3~12_combout ),
	.datad(\inst7|state.DISPLAY~regout ),
	.cin(gnd),
	.combout(\inst7|read_addr~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|read_addr~13 .lut_mask = 16'hC040;
defparam \inst7|read_addr~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y9_N21
cycloneii_lcell_ff \inst7|read_addr[6] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|read_addr~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|read_addr [6]));

// Location: LCCOMB_X47_Y9_N16
cycloneii_lcell_comb \inst7|always1~0 (
// Equation(s):
// \inst7|always1~0_combout  = (\inst7|read_addr [7] & !\inst7|read_addr [6])

	.dataa(vcc),
	.datab(\inst7|read_addr [7]),
	.datac(vcc),
	.datad(\inst7|read_addr [6]),
	.cin(gnd),
	.combout(\inst7|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|always1~0 .lut_mask = 16'h00CC;
defparam \inst7|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N14
cycloneii_lcell_comb \inst7|Equal5~1 (
// Equation(s):
// \inst7|Equal5~1_combout  = (\inst7|Equal5~0_combout  & (\inst7|read_addr [0] & (\inst7|read_addr [4] & \inst7|always1~0_combout )))

	.dataa(\inst7|Equal5~0_combout ),
	.datab(\inst7|read_addr [0]),
	.datac(\inst7|read_addr [4]),
	.datad(\inst7|always1~0_combout ),
	.cin(gnd),
	.combout(\inst7|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Equal5~1 .lut_mask = 16'h8000;
defparam \inst7|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N8
cycloneii_lcell_comb \inst7|read_addr~10 (
// Equation(s):
// \inst7|read_addr~10_combout  = (\inst7|Add3~0_combout  & (((!\inst7|state.CLEAN~regout )) # (!\inst7|Equal22~0_combout ))) # (!\inst7|Add3~0_combout  & (((\inst7|Equal5~1_combout  & !\inst7|state.CLEAN~regout ))))

	.dataa(\inst7|Add3~0_combout ),
	.datab(\inst7|Equal22~0_combout ),
	.datac(\inst7|Equal5~1_combout ),
	.datad(\inst7|state.CLEAN~regout ),
	.cin(gnd),
	.combout(\inst7|read_addr~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|read_addr~10 .lut_mask = 16'h22FA;
defparam \inst7|read_addr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N18
cycloneii_lcell_comb \inst7|read_addr~11 (
// Equation(s):
// \inst7|read_addr~11_combout  = (\KEY~combout [0] & (\inst7|read_addr~10_combout  & ((\inst7|state.DISPLAY~regout ) # (!\inst7|state.CLEAN~regout ))))

	.dataa(\inst7|state.CLEAN~regout ),
	.datab(\KEY~combout [0]),
	.datac(\inst7|read_addr~10_combout ),
	.datad(\inst7|state.DISPLAY~regout ),
	.cin(gnd),
	.combout(\inst7|read_addr~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|read_addr~11 .lut_mask = 16'hC040;
defparam \inst7|read_addr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N22
cycloneii_lcell_comb \inst7|read_addr[0]~feeder (
// Equation(s):
// \inst7|read_addr[0]~feeder_combout  = \inst7|read_addr~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|read_addr~11_combout ),
	.cin(gnd),
	.combout(\inst7|read_addr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|read_addr[0]~feeder .lut_mask = 16'hFF00;
defparam \inst7|read_addr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y9_N23
cycloneii_lcell_ff \inst7|read_addr[0] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|read_addr[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|read_addr [0]));

// Location: LCCOMB_X48_Y9_N4
cycloneii_lcell_comb \inst7|Equal22~0 (
// Equation(s):
// \inst7|Equal22~0_combout  = (\inst7|Equal5~0_combout  & (!\inst7|read_addr [0] & (\inst7|read_addr [4] & \inst7|always1~0_combout )))

	.dataa(\inst7|Equal5~0_combout ),
	.datab(\inst7|read_addr [0]),
	.datac(\inst7|read_addr [4]),
	.datad(\inst7|always1~0_combout ),
	.cin(gnd),
	.combout(\inst7|Equal22~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Equal22~0 .lut_mask = 16'h2000;
defparam \inst7|Equal22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N0
cycloneii_lcell_comb \inst7|state~10 (
// Equation(s):
// \inst7|state~10_combout  = (\inst7|state.CLEAN~regout  & ((\inst7|Equal22~0_combout ) # ((!\inst7|state.DISPLAY~regout )))) # (!\inst7|state.CLEAN~regout  & (\inst7|Equal5~1_combout  & ((\inst7|Equal22~0_combout ) # (!\inst7|state.DISPLAY~regout ))))

	.dataa(\inst7|state.CLEAN~regout ),
	.datab(\inst7|Equal22~0_combout ),
	.datac(\inst7|Equal5~1_combout ),
	.datad(\inst7|state.DISPLAY~regout ),
	.cin(gnd),
	.combout(\inst7|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|state~10 .lut_mask = 16'hC8FA;
defparam \inst7|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N0
cycloneii_lcell_comb \inst7|ram_y2~0 (
// Equation(s):
// \inst7|ram_y2~0_combout  = (!\inst7|downsample_counter [1] & (!\inst7|downsample_counter [0] & (!\inst7|downsample_counter [2] & !\inst7|second_channel~regout )))

	.dataa(\inst7|downsample_counter [1]),
	.datab(\inst7|downsample_counter [0]),
	.datac(\inst7|downsample_counter [2]),
	.datad(\inst7|second_channel~regout ),
	.cin(gnd),
	.combout(\inst7|ram_y2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|ram_y2~0 .lut_mask = 16'h0001;
defparam \inst7|ram_y2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y8_N12
cycloneii_lcell_comb \inst7|ram_y~0 (
// Equation(s):
// \inst7|ram_y~0_combout  = (\KEY~combout [0] & \inst7|state.FILL~regout )

	.dataa(\KEY~combout [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|state.FILL~regout ),
	.cin(gnd),
	.combout(\inst7|ram_y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|ram_y~0 .lut_mask = 16'hAA00;
defparam \inst7|ram_y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y8_N0
cycloneii_lcell_comb \inst7|ram_y2~1 (
// Equation(s):
// \inst7|ram_y2~1_combout  = (\inst7|ram_y2~0_combout  & (\inst7|ram_y~0_combout  & ((!\inst7|Equal0~1_combout ) # (!\inst7|Equal0~0_combout ))))

	.dataa(\inst7|Equal0~0_combout ),
	.datab(\inst7|Equal0~1_combout ),
	.datac(\inst7|ram_y2~0_combout ),
	.datad(\inst7|ram_y~0_combout ),
	.cin(gnd),
	.combout(\inst7|ram_y2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|ram_y2~1 .lut_mask = 16'h7000;
defparam \inst7|ram_y2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N2
cycloneii_lcell_comb \inst7|read_addr~5 (
// Equation(s):
// \inst7|read_addr~5_combout  = (\KEY~combout [0] & ((\inst7|Selector69~0_combout ) # ((\inst7|Selector62~0_combout  & \inst7|Add3~4_combout ))))

	.dataa(\inst7|Selector69~0_combout ),
	.datab(\KEY~combout [0]),
	.datac(\inst7|Selector62~0_combout ),
	.datad(\inst7|Add3~4_combout ),
	.cin(gnd),
	.combout(\inst7|read_addr~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|read_addr~5 .lut_mask = 16'hC888;
defparam \inst7|read_addr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N18
cycloneii_lcell_comb \inst8|Mux8~11 (
// Equation(s):
// \inst8|Mux8~11_combout  = (\SW~combout [4] & (\inst2|GPIO_0_TEMP[12]~23 )) # (!\SW~combout [4] & ((\inst2|GPIO_0_TEMP[9]~26 )))

	.dataa(vcc),
	.datab(\inst2|GPIO_0_TEMP[12]~23 ),
	.datac(\SW~combout [4]),
	.datad(\inst2|GPIO_0_TEMP[9]~26 ),
	.cin(gnd),
	.combout(\inst8|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Mux8~11 .lut_mask = 16'hCFC0;
defparam \inst8|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N12
cycloneii_lcell_comb \inst8|Mux8~10 (
// Equation(s):
// \inst8|Mux8~10_combout  = (\SW~combout [4] & ((\inst2|GPIO_0_TEMP[7]~28 ))) # (!\SW~combout [4] & (\inst2|GPIO_0_TEMP[10]~25 ))

	.dataa(vcc),
	.datab(\inst2|GPIO_0_TEMP[10]~25 ),
	.datac(\SW~combout [4]),
	.datad(\inst2|GPIO_0_TEMP[7]~28 ),
	.cin(gnd),
	.combout(\inst8|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Mux8~10 .lut_mask = 16'hFC0C;
defparam \inst8|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N14
cycloneii_lcell_comb \inst8|Mux8~14 (
// Equation(s):
// \inst8|Mux8~14_combout  = (\SW~combout [5] & ((\inst8|Mux8~13_combout ) # ((\SW~combout [3])))) # (!\SW~combout [5] & (((!\SW~combout [3] & \inst8|Mux8~10_combout ))))

	.dataa(\inst8|Mux8~13_combout ),
	.datab(\SW~combout [5]),
	.datac(\SW~combout [3]),
	.datad(\inst8|Mux8~10_combout ),
	.cin(gnd),
	.combout(\inst8|Mux8~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Mux8~14 .lut_mask = 16'hCBC8;
defparam \inst8|Mux8~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N22
cycloneii_lcell_comb \inst8|Mux8~12 (
// Equation(s):
// \inst8|Mux8~12_combout  = (\SW~combout [4] & ((\inst2|GPIO_0_TEMP[5]~30 ))) # (!\SW~combout [4] & (\inst2|GPIO_0_TEMP[8]~27 ))

	.dataa(vcc),
	.datab(\inst2|GPIO_0_TEMP[8]~27 ),
	.datac(\SW~combout [4]),
	.datad(\inst2|GPIO_0_TEMP[5]~30 ),
	.cin(gnd),
	.combout(\inst8|Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Mux8~12 .lut_mask = 16'hFC0C;
defparam \inst8|Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N2
cycloneii_lcell_comb \inst8|Mux8~15 (
// Equation(s):
// \inst8|Mux8~15_combout  = (\SW~combout [3] & ((\inst8|Mux8~14_combout  & (\inst8|Mux8~11_combout )) # (!\inst8|Mux8~14_combout  & ((\inst8|Mux8~12_combout ))))) # (!\SW~combout [3] & (((\inst8|Mux8~14_combout ))))

	.dataa(\SW~combout [3]),
	.datab(\inst8|Mux8~11_combout ),
	.datac(\inst8|Mux8~14_combout ),
	.datad(\inst8|Mux8~12_combout ),
	.cin(gnd),
	.combout(\inst8|Mux8~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Mux8~15 .lut_mask = 16'hDAD0;
defparam \inst8|Mux8~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y18_N3
cycloneii_lcell_ff \inst8|temp_y[0] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst8|Mux8~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|temp_y [0]));

// Location: LCFF_X56_Y18_N23
cycloneii_lcell_ff \inst8|temp_y2[0] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst8|temp_y [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|temp_y2 [0]));

// Location: LCCOMB_X61_Y18_N22
cycloneii_lcell_comb \inst8|Mux1~0 (
// Equation(s):
// \inst8|Mux1~0_combout  = (\SW~combout [3] & ((\inst2|GPIO_0_TEMP[14]~21 ) # ((!\SW~combout [4])))) # (!\SW~combout [3] & (((\inst2|GPIO_0_TEMP[13]~22  & \SW~combout [4]))))

	.dataa(\inst2|GPIO_0_TEMP[14]~21 ),
	.datab(\SW~combout [3]),
	.datac(\inst2|GPIO_0_TEMP[13]~22 ),
	.datad(\SW~combout [4]),
	.cin(gnd),
	.combout(\inst8|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Mux1~0 .lut_mask = 16'hB8CC;
defparam \inst8|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N4
cycloneii_lcell_comb \inst8|Mux1~1 (
// Equation(s):
// \inst8|Mux1~1_combout  = (!\SW~combout [5] & (\inst8|Mux1~0_combout  & ((\inst2|GPIO_0_TEMP[15]~20 ) # (\SW~combout [4]))))

	.dataa(\inst2|GPIO_0_TEMP[15]~20 ),
	.datab(\SW~combout [4]),
	.datac(\SW~combout [5]),
	.datad(\inst8|Mux1~0_combout ),
	.cin(gnd),
	.combout(\inst8|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Mux1~1 .lut_mask = 16'h0E00;
defparam \inst8|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y18_N5
cycloneii_lcell_ff \inst8|temp_y[7] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst8|Mux1~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|temp_y [7]));

// Location: LCCOMB_X62_Y18_N30
cycloneii_lcell_comb \inst8|Mux8~2 (
// Equation(s):
// \inst8|Mux8~2_combout  = (\SW~combout [4] & ((\inst2|GPIO_0_TEMP[11]~24 ))) # (!\SW~combout [4] & (\inst2|GPIO_0_TEMP[14]~21 ))

	.dataa(vcc),
	.datab(\inst2|GPIO_0_TEMP[14]~21 ),
	.datac(\SW~combout [4]),
	.datad(\inst2|GPIO_0_TEMP[11]~24 ),
	.cin(gnd),
	.combout(\inst8|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Mux8~2 .lut_mask = 16'hFC0C;
defparam \inst8|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N28
cycloneii_lcell_comb \inst8|Mux8~0 (
// Equation(s):
// \inst8|Mux8~0_combout  = (!\SW~combout [4] & \inst2|GPIO_0_TEMP[13]~22 )

	.dataa(vcc),
	.datab(\SW~combout [4]),
	.datac(\inst2|GPIO_0_TEMP[13]~22 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst8|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Mux8~0 .lut_mask = 16'h3030;
defparam \inst8|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N6
cycloneii_lcell_comb \inst8|temp_y~0 (
// Equation(s):
// \inst8|temp_y~0_combout  = (\SW~combout [3] & (((\SW~combout [5])))) # (!\SW~combout [3] & ((\inst8|Mux8~0_combout ) # ((\inst8|Mux8~1_combout  & !\SW~combout [5]))))

	.dataa(\inst8|Mux8~1_combout ),
	.datab(\SW~combout [3]),
	.datac(\SW~combout [5]),
	.datad(\inst8|Mux8~0_combout ),
	.cin(gnd),
	.combout(\inst8|temp_y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|temp_y~0 .lut_mask = 16'hF3C2;
defparam \inst8|temp_y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N8
cycloneii_lcell_comb \inst8|temp_y~1 (
// Equation(s):
// \inst8|temp_y~1_combout  = (\SW~combout [3] & ((\inst8|temp_y~0_combout  & (\inst8|Mux8~3_combout )) # (!\inst8|temp_y~0_combout  & ((\inst8|Mux8~2_combout ))))) # (!\SW~combout [3] & (((\inst8|temp_y~0_combout ))))

	.dataa(\inst8|Mux8~3_combout ),
	.datab(\inst8|Mux8~2_combout ),
	.datac(\SW~combout [3]),
	.datad(\inst8|temp_y~0_combout ),
	.cin(gnd),
	.combout(\inst8|temp_y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|temp_y~1 .lut_mask = 16'hAFC0;
defparam \inst8|temp_y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y18_N9
cycloneii_lcell_ff \inst8|temp_y[5] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst8|temp_y~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|temp_y [5]));

// Location: LCCOMB_X61_Y18_N18
cycloneii_lcell_comb \inst8|Mux8~4 (
// Equation(s):
// \inst8|Mux8~4_combout  = (\SW~combout [4] & (\inst2|GPIO_0_TEMP[15]~20 )) # (!\SW~combout [4] & ((\inst2|GPIO_0_TEMP[14]~21 )))

	.dataa(vcc),
	.datab(\SW~combout [4]),
	.datac(\inst2|GPIO_0_TEMP[15]~20 ),
	.datad(\inst2|GPIO_0_TEMP[14]~21 ),
	.cin(gnd),
	.combout(\inst8|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Mux8~4 .lut_mask = 16'hF3C0;
defparam \inst8|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N26
cycloneii_lcell_comb \inst8|temp_y~3 (
// Equation(s):
// \inst8|temp_y~3_combout  = (\inst8|temp_y~2_combout  & ((\inst8|Mux8~0_combout ) # ((!\SW~combout [5])))) # (!\inst8|temp_y~2_combout  & (((\SW~combout [5] & \inst8|Mux8~4_combout ))))

	.dataa(\inst8|temp_y~2_combout ),
	.datab(\inst8|Mux8~0_combout ),
	.datac(\SW~combout [5]),
	.datad(\inst8|Mux8~4_combout ),
	.cin(gnd),
	.combout(\inst8|temp_y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|temp_y~3 .lut_mask = 16'hDA8A;
defparam \inst8|temp_y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y18_N27
cycloneii_lcell_ff \inst8|temp_y[4] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst8|temp_y~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|temp_y [4]));

// Location: LCCOMB_X62_Y18_N8
cycloneii_lcell_comb \inst8|Mux8~7 (
// Equation(s):
// \inst8|Mux8~7_combout  = (\SW~combout [4] & ((\inst2|GPIO_0_TEMP[13]~22 ))) # (!\SW~combout [4] & (\inst2|GPIO_0_TEMP[12]~23 ))

	.dataa(vcc),
	.datab(\inst2|GPIO_0_TEMP[12]~23 ),
	.datac(\SW~combout [4]),
	.datad(\inst2|GPIO_0_TEMP[13]~22 ),
	.cin(gnd),
	.combout(\inst8|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Mux8~7 .lut_mask = 16'hFC0C;
defparam \inst8|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N10
cycloneii_lcell_comb \inst8|Mux8~6 (
// Equation(s):
// \inst8|Mux8~6_combout  = (\SW~combout [4] & (\inst2|GPIO_0_TEMP[10]~25 )) # (!\SW~combout [4] & ((\inst2|GPIO_0_TEMP[11]~24 )))

	.dataa(vcc),
	.datab(\inst2|GPIO_0_TEMP[10]~25 ),
	.datac(\SW~combout [4]),
	.datad(\inst2|GPIO_0_TEMP[11]~24 ),
	.cin(gnd),
	.combout(\inst8|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Mux8~6 .lut_mask = 16'hCFC0;
defparam \inst8|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N6
cycloneii_lcell_comb \inst8|temp_y~6 (
// Equation(s):
// \inst8|temp_y~6_combout  = (\SW~combout [5] & ((\inst8|Mux8~9_combout ) # ((\SW~combout [3])))) # (!\SW~combout [5] & (((!\SW~combout [3] & \inst8|Mux8~6_combout ))))

	.dataa(\inst8|Mux8~9_combout ),
	.datab(\SW~combout [5]),
	.datac(\SW~combout [3]),
	.datad(\inst8|Mux8~6_combout ),
	.cin(gnd),
	.combout(\inst8|temp_y~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|temp_y~6 .lut_mask = 16'hCBC8;
defparam \inst8|temp_y~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N14
cycloneii_lcell_comb \inst8|temp_y~7 (
// Equation(s):
// \inst8|temp_y~7_combout  = (\SW~combout [3] & ((\inst8|temp_y~6_combout  & ((\inst8|Mux8~7_combout ))) # (!\inst8|temp_y~6_combout  & (\inst8|Mux8~8_combout )))) # (!\SW~combout [3] & (((\inst8|temp_y~6_combout ))))

	.dataa(\inst8|Mux8~8_combout ),
	.datab(\SW~combout [3]),
	.datac(\inst8|Mux8~7_combout ),
	.datad(\inst8|temp_y~6_combout ),
	.cin(gnd),
	.combout(\inst8|temp_y~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|temp_y~7 .lut_mask = 16'hF388;
defparam \inst8|temp_y~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y18_N15
cycloneii_lcell_ff \inst8|temp_y[2] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst8|temp_y~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|temp_y [2]));

// Location: LCCOMB_X58_Y18_N18
cycloneii_lcell_comb \inst8|Add3~0 (
// Equation(s):
// \inst8|Add3~0_combout  = \inst8|temp_y [2] $ (VCC)
// \inst8|Add3~1  = CARRY(\inst8|temp_y [2])

	.dataa(vcc),
	.datab(\inst8|temp_y [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst8|Add3~0_combout ),
	.cout(\inst8|Add3~1 ));
// synopsys translate_off
defparam \inst8|Add3~0 .lut_mask = 16'h33CC;
defparam \inst8|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N26
cycloneii_lcell_comb \inst8|Add3~8 (
// Equation(s):
// \inst8|Add3~8_combout  = (\inst8|temp_y [6] & (\inst8|Add3~7  $ (GND))) # (!\inst8|temp_y [6] & (!\inst8|Add3~7  & VCC))
// \inst8|Add3~9  = CARRY((\inst8|temp_y [6] & !\inst8|Add3~7 ))

	.dataa(\inst8|temp_y [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst8|Add3~7 ),
	.combout(\inst8|Add3~8_combout ),
	.cout(\inst8|Add3~9 ));
// synopsys translate_off
defparam \inst8|Add3~8 .lut_mask = 16'hA50A;
defparam \inst8|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N28
cycloneii_lcell_comb \inst8|Add3~10 (
// Equation(s):
// \inst8|Add3~10_combout  = \inst8|Add3~9  $ (\inst8|temp_y [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|temp_y [7]),
	.cin(\inst8|Add3~9 ),
	.combout(\inst8|Add3~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Add3~10 .lut_mask = 16'h0FF0;
defparam \inst8|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N24
cycloneii_lcell_comb \inst8|Add0~1 (
// Equation(s):
// \inst8|Add0~1_combout  = (\SW~combout [4] & ((\SW~combout [3]) # (!\SW~combout [5])))

	.dataa(vcc),
	.datab(\SW~combout [3]),
	.datac(\SW~combout [5]),
	.datad(\SW~combout [4]),
	.cin(gnd),
	.combout(\inst8|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Add0~1 .lut_mask = 16'hCF00;
defparam \inst8|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N0
cycloneii_lcell_comb \inst8|Mux2~1 (
// Equation(s):
// \inst8|Mux2~1_combout  = (\SW~combout [4] & (((!\SW~combout [5] & \inst2|GPIO_0_TEMP[14]~21 )))) # (!\SW~combout [4] & (\inst2|GPIO_0_TEMP[15]~20 ))

	.dataa(\inst2|GPIO_0_TEMP[15]~20 ),
	.datab(\SW~combout [4]),
	.datac(\SW~combout [5]),
	.datad(\inst2|GPIO_0_TEMP[14]~21 ),
	.cin(gnd),
	.combout(\inst8|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Mux2~1 .lut_mask = 16'h2E22;
defparam \inst8|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N10
cycloneii_lcell_comb \inst8|Mux2~0 (
// Equation(s):
// \inst8|Mux2~0_combout  = (\SW~combout [3] & (!\SW~combout [5] & ((\inst8|Mux8~1_combout ) # (\inst8|Mux8~0_combout ))))

	.dataa(\inst8|Mux8~1_combout ),
	.datab(\SW~combout [3]),
	.datac(\SW~combout [5]),
	.datad(\inst8|Mux8~0_combout ),
	.cin(gnd),
	.combout(\inst8|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Mux2~0 .lut_mask = 16'h0C08;
defparam \inst8|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N30
cycloneii_lcell_comb \inst8|Mux2~2 (
// Equation(s):
// \inst8|Mux2~2_combout  = (\inst8|Mux2~0_combout ) # ((\inst8|Mux2~1_combout  & !\SW~combout [3]))

	.dataa(vcc),
	.datab(\inst8|Mux2~1_combout ),
	.datac(\SW~combout [3]),
	.datad(\inst8|Mux2~0_combout ),
	.cin(gnd),
	.combout(\inst8|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Mux2~2 .lut_mask = 16'hFF0C;
defparam \inst8|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y18_N31
cycloneii_lcell_ff \inst8|temp_y[6] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst8|Mux2~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|temp_y [6]));

// Location: LCCOMB_X62_Y18_N4
cycloneii_lcell_comb \inst8|Mux8~5 (
// Equation(s):
// \inst8|Mux8~5_combout  = (\SW~combout [4] & ((\inst2|GPIO_0_TEMP[9]~26 ))) # (!\SW~combout [4] & (\inst2|GPIO_0_TEMP[12]~23 ))

	.dataa(vcc),
	.datab(\inst2|GPIO_0_TEMP[12]~23 ),
	.datac(\SW~combout [4]),
	.datad(\inst2|GPIO_0_TEMP[9]~26 ),
	.cin(gnd),
	.combout(\inst8|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Mux8~5 .lut_mask = 16'hFC0C;
defparam \inst8|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N2
cycloneii_lcell_comb \inst8|temp_y~4 (
// Equation(s):
// \inst8|temp_y~4_combout  = (\SW~combout [5] & ((\inst8|Mux8~7_combout ) # ((\SW~combout [3])))) # (!\SW~combout [5] & (((!\SW~combout [3] & \inst8|Mux8~5_combout ))))

	.dataa(\inst8|Mux8~7_combout ),
	.datab(\SW~combout [5]),
	.datac(\SW~combout [3]),
	.datad(\inst8|Mux8~5_combout ),
	.cin(gnd),
	.combout(\inst8|temp_y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|temp_y~4 .lut_mask = 16'hCBC8;
defparam \inst8|temp_y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N12
cycloneii_lcell_comb \inst8|temp_y~5 (
// Equation(s):
// \inst8|temp_y~5_combout  = (\inst8|temp_y~4_combout  & (((\inst8|Mux8~4_combout ) # (!\SW~combout [3])))) # (!\inst8|temp_y~4_combout  & (\inst8|Mux8~6_combout  & (\SW~combout [3])))

	.dataa(\inst8|Mux8~6_combout ),
	.datab(\inst8|temp_y~4_combout ),
	.datac(\SW~combout [3]),
	.datad(\inst8|Mux8~4_combout ),
	.cin(gnd),
	.combout(\inst8|temp_y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|temp_y~5 .lut_mask = 16'hEC2C;
defparam \inst8|temp_y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y18_N13
cycloneii_lcell_ff \inst8|temp_y[3] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst8|temp_y~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|temp_y [3]));

// Location: LCCOMB_X60_Y18_N14
cycloneii_lcell_comb \inst8|Add11~2 (
// Equation(s):
// \inst8|Add11~2_combout  = (\inst8|temp_y [3] & (\inst8|Add11~1  & VCC)) # (!\inst8|temp_y [3] & (!\inst8|Add11~1 ))
// \inst8|Add11~3  = CARRY((!\inst8|temp_y [3] & !\inst8|Add11~1 ))

	.dataa(vcc),
	.datab(\inst8|temp_y [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst8|Add11~1 ),
	.combout(\inst8|Add11~2_combout ),
	.cout(\inst8|Add11~3 ));
// synopsys translate_off
defparam \inst8|Add11~2 .lut_mask = 16'hC303;
defparam \inst8|Add11~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N20
cycloneii_lcell_comb \inst8|Add11~8 (
// Equation(s):
// \inst8|Add11~8_combout  = (\inst8|temp_y [6] & (\inst8|Add11~7  $ (GND))) # (!\inst8|temp_y [6] & (!\inst8|Add11~7  & VCC))
// \inst8|Add11~9  = CARRY((\inst8|temp_y [6] & !\inst8|Add11~7 ))

	.dataa(vcc),
	.datab(\inst8|temp_y [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst8|Add11~7 ),
	.combout(\inst8|Add11~8_combout ),
	.cout(\inst8|Add11~9 ));
// synopsys translate_off
defparam \inst8|Add11~8 .lut_mask = 16'hC30C;
defparam \inst8|Add11~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N22
cycloneii_lcell_comb \inst8|Add11~10 (
// Equation(s):
// \inst8|Add11~10_combout  = \inst8|Add11~9  $ (\inst8|temp_y [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|temp_y [7]),
	.cin(\inst8|Add11~9 ),
	.combout(\inst8|Add11~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Add11~10 .lut_mask = 16'h0FF0;
defparam \inst8|Add11~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N18
cycloneii_lcell_comb \inst10|Decoder6~1 (
// Equation(s):
// \inst10|Decoder6~1_combout  = (\SW~combout [4] & \SW~combout [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [4]),
	.datad(\SW~combout [5]),
	.cin(gnd),
	.combout(\inst10|Decoder6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Decoder6~1 .lut_mask = 16'hF000;
defparam \inst10|Decoder6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N24
cycloneii_lcell_comb \inst8|Add0~2 (
// Equation(s):
// \inst8|Add0~2_combout  = (\inst10|Decoder6~1_combout  & (((\inst8|Add11~10_combout ) # (\inst8|Add0~1_combout )))) # (!\inst10|Decoder6~1_combout  & (\inst8|Add7~10_combout  & ((!\inst8|Add0~1_combout ))))

	.dataa(\inst8|Add7~10_combout ),
	.datab(\inst8|Add11~10_combout ),
	.datac(\inst10|Decoder6~1_combout ),
	.datad(\inst8|Add0~1_combout ),
	.cin(gnd),
	.combout(\inst8|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Add0~2 .lut_mask = 16'hF0CA;
defparam \inst8|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N28
cycloneii_lcell_comb \inst8|Add0~3 (
// Equation(s):
// \inst8|Add0~3_combout  = (\inst8|Add0~1_combout  & ((\inst8|Add0~2_combout  & (\inst8|Add13~10_combout )) # (!\inst8|Add0~2_combout  & ((\inst8|Add3~10_combout ))))) # (!\inst8|Add0~1_combout  & (((\inst8|Add0~2_combout ))))

	.dataa(\inst8|Add13~10_combout ),
	.datab(\inst8|Add3~10_combout ),
	.datac(\inst8|Add0~1_combout ),
	.datad(\inst8|Add0~2_combout ),
	.cin(gnd),
	.combout(\inst8|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Add0~3 .lut_mask = 16'hAFC0;
defparam \inst8|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N22
cycloneii_lcell_comb \inst8|Add1~13 (
// Equation(s):
// \inst8|Add1~13_combout  = (\SW~combout [3] & ((\SW~combout [4] & ((\inst8|Add0~3_combout ))) # (!\SW~combout [4] & (\inst8|Add1~12_combout )))) # (!\SW~combout [3] & (((\inst8|Add0~3_combout ))))

	.dataa(\inst8|Add1~12_combout ),
	.datab(\SW~combout [3]),
	.datac(\SW~combout [4]),
	.datad(\inst8|Add0~3_combout ),
	.cin(gnd),
	.combout(\inst8|Add1~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Add1~13 .lut_mask = 16'hFB08;
defparam \inst8|Add1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N2
cycloneii_lcell_comb \inst8|Add7~2 (
// Equation(s):
// \inst8|Add7~2_combout  = (\inst8|temp_y [3] & (\inst8|Add7~1  & VCC)) # (!\inst8|temp_y [3] & (!\inst8|Add7~1 ))
// \inst8|Add7~3  = CARRY((!\inst8|temp_y [3] & !\inst8|Add7~1 ))

	.dataa(vcc),
	.datab(\inst8|temp_y [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst8|Add7~1 ),
	.combout(\inst8|Add7~2_combout ),
	.cout(\inst8|Add7~3 ));
// synopsys translate_off
defparam \inst8|Add7~2 .lut_mask = 16'hC303;
defparam \inst8|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N14
cycloneii_lcell_comb \inst8|Add0~4 (
// Equation(s):
// \inst8|Add0~4_combout  = (\inst10|Decoder6~1_combout  & (((\inst8|Add0~1_combout )))) # (!\inst10|Decoder6~1_combout  & ((\inst8|Add0~1_combout  & ((\inst8|Add3~8_combout ))) # (!\inst8|Add0~1_combout  & (\inst8|Add7~8_combout ))))

	.dataa(\inst10|Decoder6~1_combout ),
	.datab(\inst8|Add7~8_combout ),
	.datac(\inst8|Add0~1_combout ),
	.datad(\inst8|Add3~8_combout ),
	.cin(gnd),
	.combout(\inst8|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Add0~4 .lut_mask = 16'hF4A4;
defparam \inst8|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N16
cycloneii_lcell_comb \inst8|Add0~5 (
// Equation(s):
// \inst8|Add0~5_combout  = (\inst8|Add0~4_combout  & ((\inst8|Add13~8_combout ) # ((!\inst10|Decoder6~1_combout )))) # (!\inst8|Add0~4_combout  & (((\inst8|Add11~8_combout  & \inst10|Decoder6~1_combout ))))

	.dataa(\inst8|Add13~8_combout ),
	.datab(\inst8|Add11~8_combout ),
	.datac(\inst8|Add0~4_combout ),
	.datad(\inst10|Decoder6~1_combout ),
	.cin(gnd),
	.combout(\inst8|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Add0~5 .lut_mask = 16'hACF0;
defparam \inst8|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N18
cycloneii_lcell_comb \inst8|Add1~15 (
// Equation(s):
// \inst8|Add1~15_combout  = (\SW~combout [4] & (((\inst8|Add0~5_combout )))) # (!\SW~combout [4] & ((\SW~combout [3] & (\inst8|Add1~14_combout )) # (!\SW~combout [3] & ((\inst8|Add0~5_combout )))))

	.dataa(\inst8|Add1~14_combout ),
	.datab(\SW~combout [4]),
	.datac(\SW~combout [3]),
	.datad(\inst8|Add0~5_combout ),
	.cin(gnd),
	.combout(\inst8|Add1~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Add1~15 .lut_mask = 16'hEF20;
defparam \inst8|Add1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N22
cycloneii_lcell_comb \inst8|Add9~2 (
// Equation(s):
// \inst8|Add9~2_combout  = (\inst8|temp_y [3] & (\inst8|Add9~1  & VCC)) # (!\inst8|temp_y [3] & (!\inst8|Add9~1 ))
// \inst8|Add9~3  = CARRY((!\inst8|temp_y [3] & !\inst8|Add9~1 ))

	.dataa(vcc),
	.datab(\inst8|temp_y [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst8|Add9~1 ),
	.combout(\inst8|Add9~2_combout ),
	.cout(\inst8|Add9~3 ));
// synopsys translate_off
defparam \inst8|Add9~2 .lut_mask = 16'hC303;
defparam \inst8|Add9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N18
cycloneii_lcell_comb \inst8|Add1~16 (
// Equation(s):
// \inst8|Add1~16_combout  = (\SW~combout [5] & ((\inst8|Add9~6_combout ))) # (!\SW~combout [5] & (\inst8|Add1~6_combout ))

	.dataa(\inst8|Add1~6_combout ),
	.datab(vcc),
	.datac(\SW~combout [5]),
	.datad(\inst8|Add9~6_combout ),
	.cin(gnd),
	.combout(\inst8|Add1~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Add1~16 .lut_mask = 16'hFA0A;
defparam \inst8|Add1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N24
cycloneii_lcell_comb \inst8|Add1~17 (
// Equation(s):
// \inst8|Add1~17_combout  = (\SW~combout [4] & (\inst8|Add0~7_combout )) # (!\SW~combout [4] & ((\SW~combout [3] & ((\inst8|Add1~16_combout ))) # (!\SW~combout [3] & (\inst8|Add0~7_combout ))))

	.dataa(\inst8|Add0~7_combout ),
	.datab(\SW~combout [4]),
	.datac(\SW~combout [3]),
	.datad(\inst8|Add1~16_combout ),
	.cin(gnd),
	.combout(\inst8|Add1~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Add1~17 .lut_mask = 16'hBA8A;
defparam \inst8|Add1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N26
cycloneii_lcell_comb \inst8|Decoder1~1 (
// Equation(s):
// \inst8|Decoder1~1_combout  = (!\SW~combout [15] & \SW~combout [14])

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [15]),
	.datad(\SW~combout [14]),
	.cin(gnd),
	.combout(\inst8|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Decoder1~1 .lut_mask = 16'h0F00;
defparam \inst8|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N2
cycloneii_lcell_comb \inst8|Add1~20 (
// Equation(s):
// \inst8|Add1~20_combout  = (\SW~combout [5] & ((\inst8|Add9~2_combout ))) # (!\SW~combout [5] & (\inst8|Add1~2_combout ))

	.dataa(\SW~combout [5]),
	.datab(vcc),
	.datac(\inst8|Add1~2_combout ),
	.datad(\inst8|Add9~2_combout ),
	.cin(gnd),
	.combout(\inst8|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Add1~20 .lut_mask = 16'hFA50;
defparam \inst8|Add1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N2
cycloneii_lcell_comb \inst8|Add13~0 (
// Equation(s):
// \inst8|Add13~0_combout  = \inst8|temp_y [2] $ (VCC)
// \inst8|Add13~1  = CARRY(\inst8|temp_y [2])

	.dataa(vcc),
	.datab(\inst8|temp_y [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst8|Add13~0_combout ),
	.cout(\inst8|Add13~1 ));
// synopsys translate_off
defparam \inst8|Add13~0 .lut_mask = 16'h33CC;
defparam \inst8|Add13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N28
cycloneii_lcell_comb \inst8|Add0~10 (
// Equation(s):
// \inst8|Add0~10_combout  = (\inst8|Add0~1_combout  & (\inst10|Decoder6~1_combout )) # (!\inst8|Add0~1_combout  & ((\inst10|Decoder6~1_combout  & (\inst8|Add11~2_combout )) # (!\inst10|Decoder6~1_combout  & ((\inst8|Add7~2_combout )))))

	.dataa(\inst8|Add0~1_combout ),
	.datab(\inst10|Decoder6~1_combout ),
	.datac(\inst8|Add11~2_combout ),
	.datad(\inst8|Add7~2_combout ),
	.cin(gnd),
	.combout(\inst8|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Add0~10 .lut_mask = 16'hD9C8;
defparam \inst8|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N12
cycloneii_lcell_comb \inst8|Add0~11 (
// Equation(s):
// \inst8|Add0~11_combout  = (\inst8|Add0~1_combout  & ((\inst8|Add0~10_combout  & ((\inst8|Add13~2_combout ))) # (!\inst8|Add0~10_combout  & (\inst8|Add3~2_combout )))) # (!\inst8|Add0~1_combout  & (((\inst8|Add0~10_combout ))))

	.dataa(\inst8|Add3~2_combout ),
	.datab(\inst8|Add13~2_combout ),
	.datac(\inst8|Add0~1_combout ),
	.datad(\inst8|Add0~10_combout ),
	.cin(gnd),
	.combout(\inst8|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Add0~11 .lut_mask = 16'hCFA0;
defparam \inst8|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N14
cycloneii_lcell_comb \inst8|Add1~21 (
// Equation(s):
// \inst8|Add1~21_combout  = (\SW~combout [3] & ((\SW~combout [4] & ((\inst8|Add0~11_combout ))) # (!\SW~combout [4] & (\inst8|Add1~20_combout )))) # (!\SW~combout [3] & (((\inst8|Add0~11_combout ))))

	.dataa(\SW~combout [3]),
	.datab(\SW~combout [4]),
	.datac(\inst8|Add1~20_combout ),
	.datad(\inst8|Add0~11_combout ),
	.cin(gnd),
	.combout(\inst8|Add1~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Add1~21 .lut_mask = 16'hFD20;
defparam \inst8|Add1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N22
cycloneii_lcell_comb \inst8|Add0~13 (
// Equation(s):
// \inst8|Add0~13_combout  = (\inst8|Add0~12_combout  & (((\inst8|Add13~0_combout ) # (!\inst8|Add0~1_combout )))) # (!\inst8|Add0~12_combout  & (\inst8|Add3~0_combout  & (\inst8|Add0~1_combout )))

	.dataa(\inst8|Add0~12_combout ),
	.datab(\inst8|Add3~0_combout ),
	.datac(\inst8|Add0~1_combout ),
	.datad(\inst8|Add13~0_combout ),
	.cin(gnd),
	.combout(\inst8|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Add0~13 .lut_mask = 16'hEA4A;
defparam \inst8|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N30
cycloneii_lcell_comb \inst8|Add1~23 (
// Equation(s):
// \inst8|Add1~23_combout  = (\SW~combout [4] & (((\inst8|Add0~13_combout )))) # (!\SW~combout [4] & ((\SW~combout [3] & (\inst8|Add1~22_combout )) # (!\SW~combout [3] & ((\inst8|Add0~13_combout )))))

	.dataa(\inst8|Add1~22_combout ),
	.datab(\SW~combout [4]),
	.datac(\SW~combout [3]),
	.datad(\inst8|Add0~13_combout ),
	.cin(gnd),
	.combout(\inst8|Add1~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Add1~23 .lut_mask = 16'hEF20;
defparam \inst8|Add1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N2
cycloneii_lcell_comb \inst8|temp_y2[3]~8 (
// Equation(s):
// \inst8|temp_y2[3]~8_combout  = (\SW~combout [15] & ((\inst8|Add1~21_combout  & (\inst8|temp_y2[2]~7  & VCC)) # (!\inst8|Add1~21_combout  & (!\inst8|temp_y2[2]~7 )))) # (!\SW~combout [15] & ((\inst8|Add1~21_combout  & (!\inst8|temp_y2[2]~7 )) # 
// (!\inst8|Add1~21_combout  & ((\inst8|temp_y2[2]~7 ) # (GND)))))
// \inst8|temp_y2[3]~9  = CARRY((\SW~combout [15] & (!\inst8|Add1~21_combout  & !\inst8|temp_y2[2]~7 )) # (!\SW~combout [15] & ((!\inst8|temp_y2[2]~7 ) # (!\inst8|Add1~21_combout ))))

	.dataa(\SW~combout [15]),
	.datab(\inst8|Add1~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst8|temp_y2[2]~7 ),
	.combout(\inst8|temp_y2[3]~8_combout ),
	.cout(\inst8|temp_y2[3]~9 ));
// synopsys translate_off
defparam \inst8|temp_y2[3]~8 .lut_mask = 16'h9617;
defparam \inst8|temp_y2[3]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N4
cycloneii_lcell_comb \inst8|temp_y2[4]~10 (
// Equation(s):
// \inst8|temp_y2[4]~10_combout  = ((\inst8|Add1~19_combout  $ (\inst8|Decoder1~1_combout  $ (!\inst8|temp_y2[3]~9 )))) # (GND)
// \inst8|temp_y2[4]~11  = CARRY((\inst8|Add1~19_combout  & ((\inst8|Decoder1~1_combout ) # (!\inst8|temp_y2[3]~9 ))) # (!\inst8|Add1~19_combout  & (\inst8|Decoder1~1_combout  & !\inst8|temp_y2[3]~9 )))

	.dataa(\inst8|Add1~19_combout ),
	.datab(\inst8|Decoder1~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst8|temp_y2[3]~9 ),
	.combout(\inst8|temp_y2[4]~10_combout ),
	.cout(\inst8|temp_y2[4]~11 ));
// synopsys translate_off
defparam \inst8|temp_y2[4]~10 .lut_mask = 16'h698E;
defparam \inst8|temp_y2[4]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N6
cycloneii_lcell_comb \inst8|temp_y2[5]~12 (
// Equation(s):
// \inst8|temp_y2[5]~12_combout  = (\SW~combout [15] & ((\inst8|Add1~17_combout  & (\inst8|temp_y2[4]~11  & VCC)) # (!\inst8|Add1~17_combout  & (!\inst8|temp_y2[4]~11 )))) # (!\SW~combout [15] & ((\inst8|Add1~17_combout  & (!\inst8|temp_y2[4]~11 )) # 
// (!\inst8|Add1~17_combout  & ((\inst8|temp_y2[4]~11 ) # (GND)))))
// \inst8|temp_y2[5]~13  = CARRY((\SW~combout [15] & (!\inst8|Add1~17_combout  & !\inst8|temp_y2[4]~11 )) # (!\SW~combout [15] & ((!\inst8|temp_y2[4]~11 ) # (!\inst8|Add1~17_combout ))))

	.dataa(\SW~combout [15]),
	.datab(\inst8|Add1~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst8|temp_y2[4]~11 ),
	.combout(\inst8|temp_y2[5]~12_combout ),
	.cout(\inst8|temp_y2[5]~13 ));
// synopsys translate_off
defparam \inst8|temp_y2[5]~12 .lut_mask = 16'h9617;
defparam \inst8|temp_y2[5]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N8
cycloneii_lcell_comb \inst8|temp_y2[6]~14 (
// Equation(s):
// \inst8|temp_y2[6]~14_combout  = ((\inst8|Decoder1~0_combout  $ (\inst8|Add1~15_combout  $ (!\inst8|temp_y2[5]~13 )))) # (GND)
// \inst8|temp_y2[6]~15  = CARRY((\inst8|Decoder1~0_combout  & ((\inst8|Add1~15_combout ) # (!\inst8|temp_y2[5]~13 ))) # (!\inst8|Decoder1~0_combout  & (\inst8|Add1~15_combout  & !\inst8|temp_y2[5]~13 )))

	.dataa(\inst8|Decoder1~0_combout ),
	.datab(\inst8|Add1~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst8|temp_y2[5]~13 ),
	.combout(\inst8|temp_y2[6]~14_combout ),
	.cout(\inst8|temp_y2[6]~15 ));
// synopsys translate_off
defparam \inst8|temp_y2[6]~14 .lut_mask = 16'h698E;
defparam \inst8|temp_y2[6]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N10
cycloneii_lcell_comb \inst8|temp_y2[7]~16 (
// Equation(s):
// \inst8|temp_y2[7]~16_combout  = \inst8|Decoder1~0_combout  $ (\inst8|temp_y2[6]~15  $ (\inst8|Add1~13_combout ))

	.dataa(\inst8|Decoder1~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|Add1~13_combout ),
	.cin(\inst8|temp_y2[6]~15 ),
	.combout(\inst8|temp_y2[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|temp_y2[7]~16 .lut_mask = 16'hA55A;
defparam \inst8|temp_y2[7]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X56_Y18_N11
cycloneii_lcell_ff \inst8|temp_y2[7] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst8|temp_y2[7]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|temp_y2 [7]));

// Location: LCCOMB_X56_Y18_N22
cycloneii_lcell_comb \inst7|ram_y2~8 (
// Equation(s):
// \inst7|ram_y2~8_combout  = (\inst8|temp_y2 [0] & !\inst8|temp_y2 [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|temp_y2 [0]),
	.datad(\inst8|temp_y2 [7]),
	.cin(gnd),
	.combout(\inst7|ram_y2~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|ram_y2~8 .lut_mask = 16'h00F0;
defparam \inst7|ram_y2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N20
cycloneii_lcell_comb \inst7|Selector23~0 (
// Equation(s):
// \inst7|Selector23~0_combout  = (\inst7|state.FILL~regout  & ((\inst7|Add0~2_combout ) # ((\inst7|Selector62~0_combout  & \inst7|write_addr [1])))) # (!\inst7|state.FILL~regout  & (\inst7|Selector62~0_combout  & (\inst7|write_addr [1])))

	.dataa(\inst7|state.FILL~regout ),
	.datab(\inst7|Selector62~0_combout ),
	.datac(\inst7|write_addr [1]),
	.datad(\inst7|Add0~2_combout ),
	.cin(gnd),
	.combout(\inst7|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector23~0 .lut_mask = 16'hEAC0;
defparam \inst7|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y8_N21
cycloneii_lcell_ff \inst7|write_addr[1] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst7|Selector23~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|write_addr [1]));

// Location: LCCOMB_X48_Y8_N24
cycloneii_lcell_comb \inst7|Selector19~0 (
// Equation(s):
// \inst7|Selector19~0_combout  = (\inst7|state.FILL~regout  & ((\inst7|Add0~10_combout ) # ((\inst7|Selector62~0_combout  & \inst7|write_addr [5])))) # (!\inst7|state.FILL~regout  & (\inst7|Selector62~0_combout  & (\inst7|write_addr [5])))

	.dataa(\inst7|state.FILL~regout ),
	.datab(\inst7|Selector62~0_combout ),
	.datac(\inst7|write_addr [5]),
	.datad(\inst7|Add0~10_combout ),
	.cin(gnd),
	.combout(\inst7|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector19~0 .lut_mask = 16'hEAC0;
defparam \inst7|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y8_N25
cycloneii_lcell_ff \inst7|write_addr[5] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst7|Selector19~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|write_addr [5]));

// Location: LCCOMB_X62_Y18_N26
cycloneii_lcell_comb \inst8|Mux8~8 (
// Equation(s):
// \inst8|Mux8~8_combout  = (\SW~combout [4] & (\inst2|GPIO_0_TEMP[8]~27 )) # (!\SW~combout [4] & ((\inst2|GPIO_0_TEMP[9]~26 )))

	.dataa(vcc),
	.datab(\inst2|GPIO_0_TEMP[8]~27 ),
	.datac(\SW~combout [4]),
	.datad(\inst2|GPIO_0_TEMP[9]~26 ),
	.cin(gnd),
	.combout(\inst8|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Mux8~8 .lut_mask = 16'hCFC0;
defparam \inst8|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N0
cycloneii_lcell_comb \inst8|temp_y~8 (
// Equation(s):
// \inst8|temp_y~8_combout  = (\SW~combout [3] & (((\SW~combout [5])))) # (!\SW~combout [3] & ((\SW~combout [5] & (\inst8|Mux8~11_combout )) # (!\SW~combout [5] & ((\inst8|Mux8~8_combout )))))

	.dataa(\SW~combout [3]),
	.datab(\inst8|Mux8~11_combout ),
	.datac(\SW~combout [5]),
	.datad(\inst8|Mux8~8_combout ),
	.cin(gnd),
	.combout(\inst8|temp_y~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|temp_y~8 .lut_mask = 16'hE5E0;
defparam \inst8|temp_y~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N28
cycloneii_lcell_comb \inst8|temp_y~9 (
// Equation(s):
// \inst8|temp_y~9_combout  = (\inst8|temp_y~8_combout  & ((\inst8|Mux8~9_combout ) # ((!\SW~combout [3])))) # (!\inst8|temp_y~8_combout  & (((\SW~combout [3] & \inst8|Mux8~10_combout ))))

	.dataa(\inst8|Mux8~9_combout ),
	.datab(\inst8|temp_y~8_combout ),
	.datac(\SW~combout [3]),
	.datad(\inst8|Mux8~10_combout ),
	.cin(gnd),
	.combout(\inst8|temp_y~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|temp_y~9 .lut_mask = 16'hBC8C;
defparam \inst8|temp_y~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y18_N29
cycloneii_lcell_ff \inst8|temp_y[1] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst8|temp_y~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|temp_y [1]));

// Location: LCFF_X56_Y18_N29
cycloneii_lcell_ff \inst8|temp_y2[1] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst8|temp_y [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|temp_y2 [1]));

// Location: LCCOMB_X56_Y18_N28
cycloneii_lcell_comb \inst7|ram_y2~7 (
// Equation(s):
// \inst7|ram_y2~7_combout  = (\inst8|temp_y2 [1] & !\inst8|temp_y2 [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|temp_y2 [1]),
	.datad(\inst8|temp_y2 [7]),
	.cin(gnd),
	.combout(\inst7|ram_y2~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|ram_y2~7 .lut_mask = 16'h00F0;
defparam \inst7|ram_y2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y11_N4
cycloneii_lcell_comb \inst7|ram_y2~6 (
// Equation(s):
// \inst7|ram_y2~6_combout  = (\inst8|temp_y2 [2] & !\inst8|temp_y2 [7])

	.dataa(\inst8|temp_y2 [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|temp_y2 [7]),
	.cin(gnd),
	.combout(\inst7|ram_y2~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|ram_y2~6 .lut_mask = 16'h00AA;
defparam \inst7|ram_y2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y18_N3
cycloneii_lcell_ff \inst8|temp_y2[3] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst8|temp_y2[3]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|temp_y2 [3]));

// Location: LCCOMB_X56_Y11_N10
cycloneii_lcell_comb \inst7|ram_y2~5 (
// Equation(s):
// \inst7|ram_y2~5_combout  = (\inst8|temp_y2 [3] & !\inst8|temp_y2 [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|temp_y2 [3]),
	.datad(\inst8|temp_y2 [7]),
	.cin(gnd),
	.combout(\inst7|ram_y2~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|ram_y2~5 .lut_mask = 16'h00F0;
defparam \inst7|ram_y2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y18_N5
cycloneii_lcell_ff \inst8|temp_y2[4] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst8|temp_y2[4]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|temp_y2 [4]));

// Location: LCCOMB_X56_Y11_N8
cycloneii_lcell_comb \inst7|ram_y2~4 (
// Equation(s):
// \inst7|ram_y2~4_combout  = (\inst8|temp_y2 [4] & !\inst8|temp_y2 [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|temp_y2 [4]),
	.datad(\inst8|temp_y2 [7]),
	.cin(gnd),
	.combout(\inst7|ram_y2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|ram_y2~4 .lut_mask = 16'h00F0;
defparam \inst7|ram_y2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y18_N7
cycloneii_lcell_ff \inst8|temp_y2[5] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst8|temp_y2[5]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|temp_y2 [5]));

// Location: LCCOMB_X56_Y11_N6
cycloneii_lcell_comb \inst7|ram_y2~3 (
// Equation(s):
// \inst7|ram_y2~3_combout  = (\inst8|temp_y2 [5] & !\inst8|temp_y2 [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|temp_y2 [5]),
	.datad(\inst8|temp_y2 [7]),
	.cin(gnd),
	.combout(\inst7|ram_y2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|ram_y2~3 .lut_mask = 16'h00F0;
defparam \inst7|ram_y2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y18_N9
cycloneii_lcell_ff \inst8|temp_y2[6] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst8|temp_y2[6]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|temp_y2 [6]));

// Location: LCCOMB_X56_Y11_N12
cycloneii_lcell_comb \inst7|ram_y2~2 (
// Equation(s):
// \inst7|ram_y2~2_combout  = (\inst8|temp_y2 [6] & !\inst8|temp_y2 [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|temp_y2 [6]),
	.datad(\inst8|temp_y2 [7]),
	.cin(gnd),
	.combout(\inst7|ram_y2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|ram_y2~2 .lut_mask = 16'h00F0;
defparam \inst7|ram_y2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y8_N24
cycloneii_lcell_comb \inst7|ram_y~1 (
// Equation(s):
// \inst7|ram_y~1_combout  = (!\inst7|downsample_counter_second [0] & (!\inst7|downsample_counter_second [2] & (!\inst7|downsample_counter_second [1] & \inst7|second_channel~regout )))

	.dataa(\inst7|downsample_counter_second [0]),
	.datab(\inst7|downsample_counter_second [2]),
	.datac(\inst7|downsample_counter_second [1]),
	.datad(\inst7|second_channel~regout ),
	.cin(gnd),
	.combout(\inst7|ram_y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|ram_y~1 .lut_mask = 16'h0100;
defparam \inst7|ram_y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y8_N2
cycloneii_lcell_comb \inst7|ram_y~2 (
// Equation(s):
// \inst7|ram_y~2_combout  = (\inst7|ram_y~1_combout  & (\inst7|ram_y~0_combout  & ((!\inst7|Equal0~1_combout ) # (!\inst7|Equal0~0_combout ))))

	.dataa(\inst7|Equal0~0_combout ),
	.datab(\inst7|Equal0~1_combout ),
	.datac(\inst7|ram_y~1_combout ),
	.datad(\inst7|ram_y~0_combout ),
	.cin(gnd),
	.combout(\inst7|ram_y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|ram_y~2 .lut_mask = 16'h7000;
defparam \inst7|ram_y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N18
cycloneii_lcell_comb \inst5|Mux8~9 (
// Equation(s):
// \inst5|Mux8~9_combout  = (\SW~combout [1] & (\inst2|GPIO_0_TEMP[28]~7 )) # (!\SW~combout [1] & ((\inst2|GPIO_0_TEMP[25]~10 )))

	.dataa(\SW~combout [1]),
	.datab(vcc),
	.datac(\inst2|GPIO_0_TEMP[28]~7 ),
	.datad(\inst2|GPIO_0_TEMP[25]~10 ),
	.cin(gnd),
	.combout(\inst5|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux8~9 .lut_mask = 16'hF5A0;
defparam \inst5|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N28
cycloneii_lcell_comb \inst5|Mux8~8 (
// Equation(s):
// \inst5|Mux8~8_combout  = (\SW~combout [1] & (\inst2|GPIO_0_TEMP[23]~12 )) # (!\SW~combout [1] & ((\inst2|GPIO_0_TEMP[26]~9 )))

	.dataa(\SW~combout [1]),
	.datab(\inst2|GPIO_0_TEMP[23]~12 ),
	.datac(vcc),
	.datad(\inst2|GPIO_0_TEMP[26]~9 ),
	.cin(gnd),
	.combout(\inst5|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux8~8 .lut_mask = 16'hDD88;
defparam \inst5|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N16
cycloneii_lcell_comb \inst5|Mux8~11 (
// Equation(s):
// \inst5|Mux8~11_combout  = (\SW~combout [1] & ((\inst2|GPIO_0_TEMP[27]~8 ))) # (!\SW~combout [1] & (\inst2|GPIO_0_TEMP[26]~9 ))

	.dataa(\SW~combout [1]),
	.datab(\inst2|GPIO_0_TEMP[26]~9 ),
	.datac(vcc),
	.datad(\inst2|GPIO_0_TEMP[27]~8 ),
	.cin(gnd),
	.combout(\inst5|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux8~11 .lut_mask = 16'hEE44;
defparam \inst5|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N22
cycloneii_lcell_comb \inst5|Mux8~12 (
// Equation(s):
// \inst5|Mux8~12_combout  = (\SW~combout [0] & (((\SW~combout [2])))) # (!\SW~combout [0] & ((\SW~combout [2] & ((\inst5|Mux8~11_combout ))) # (!\SW~combout [2] & (\inst5|Mux8~8_combout ))))

	.dataa(\SW~combout [0]),
	.datab(\inst5|Mux8~8_combout ),
	.datac(\inst5|Mux8~11_combout ),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\inst5|Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux8~12 .lut_mask = 16'hFA44;
defparam \inst5|Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N20
cycloneii_lcell_comb \inst5|Mux8~13 (
// Equation(s):
// \inst5|Mux8~13_combout  = (\SW~combout [0] & ((\inst5|Mux8~12_combout  & ((\inst5|Mux8~9_combout ))) # (!\inst5|Mux8~12_combout  & (\inst5|Mux8~10_combout )))) # (!\SW~combout [0] & (((\inst5|Mux8~12_combout ))))

	.dataa(\inst5|Mux8~10_combout ),
	.datab(\inst5|Mux8~9_combout ),
	.datac(\SW~combout [0]),
	.datad(\inst5|Mux8~12_combout ),
	.cin(gnd),
	.combout(\inst5|Mux8~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux8~13 .lut_mask = 16'hCFA0;
defparam \inst5|Mux8~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y13_N21
cycloneii_lcell_ff \inst5|temp_y[0] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst5|Mux8~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|temp_y [0]));

// Location: LCFF_X56_Y13_N13
cycloneii_lcell_ff \inst5|temp_y2[0] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst5|temp_y [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|temp_y2 [0]));

// Location: LCCOMB_X58_Y13_N10
cycloneii_lcell_comb \inst5|Add0~2 (
// Equation(s):
// \inst5|Add0~2_combout  = (\SW~combout [0] & !\SW~combout [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [0]),
	.datad(\SW~combout [1]),
	.cin(gnd),
	.combout(\inst5|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add0~2 .lut_mask = 16'h00F0;
defparam \inst5|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N28
cycloneii_lcell_comb \inst5|Mux8~2 (
// Equation(s):
// \inst5|Mux8~2_combout  = (\SW~combout [1] & ((\inst2|GPIO_0_TEMP[31]~4 ))) # (!\SW~combout [1] & (\inst2|GPIO_0_TEMP[30]~5 ))

	.dataa(vcc),
	.datab(\SW~combout [1]),
	.datac(\inst2|GPIO_0_TEMP[30]~5 ),
	.datad(\inst2|GPIO_0_TEMP[31]~4 ),
	.cin(gnd),
	.combout(\inst5|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux8~2 .lut_mask = 16'hFC30;
defparam \inst5|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N0
cycloneii_lcell_comb \inst5|Mux8~4 (
// Equation(s):
// \inst5|Mux8~4_combout  = (\SW~combout [1] & (\inst2|GPIO_0_TEMP[26]~9 )) # (!\SW~combout [1] & ((\inst2|GPIO_0_TEMP[27]~8 )))

	.dataa(\SW~combout [1]),
	.datab(\inst2|GPIO_0_TEMP[26]~9 ),
	.datac(vcc),
	.datad(\inst2|GPIO_0_TEMP[27]~8 ),
	.cin(gnd),
	.combout(\inst5|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux8~4 .lut_mask = 16'hDD88;
defparam \inst5|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N16
cycloneii_lcell_comb \inst5|Mux8~5 (
// Equation(s):
// \inst5|Mux8~5_combout  = (\SW~combout [1] & ((\inst2|GPIO_0_TEMP[29]~6 ))) # (!\SW~combout [1] & (\inst2|GPIO_0_TEMP[28]~7 ))

	.dataa(vcc),
	.datab(\SW~combout [1]),
	.datac(\inst2|GPIO_0_TEMP[28]~7 ),
	.datad(\inst2|GPIO_0_TEMP[29]~6 ),
	.cin(gnd),
	.combout(\inst5|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux8~5 .lut_mask = 16'hFC30;
defparam \inst5|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N2
cycloneii_lcell_comb \inst5|temp_y~5 (
// Equation(s):
// \inst5|temp_y~5_combout  = (\SW~combout [0] & (((\SW~combout [2])))) # (!\SW~combout [0] & ((\SW~combout [2] & ((\inst5|Mux8~5_combout ))) # (!\SW~combout [2] & (\inst5|Mux8~3_combout ))))

	.dataa(\inst5|Mux8~3_combout ),
	.datab(\inst5|Mux8~5_combout ),
	.datac(\SW~combout [0]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\inst5|temp_y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|temp_y~5 .lut_mask = 16'hFC0A;
defparam \inst5|temp_y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N4
cycloneii_lcell_comb \inst5|temp_y~6 (
// Equation(s):
// \inst5|temp_y~6_combout  = (\SW~combout [0] & ((\inst5|temp_y~5_combout  & (\inst5|Mux8~2_combout )) # (!\inst5|temp_y~5_combout  & ((\inst5|Mux8~4_combout ))))) # (!\SW~combout [0] & (((\inst5|temp_y~5_combout ))))

	.dataa(\SW~combout [0]),
	.datab(\inst5|Mux8~2_combout ),
	.datac(\inst5|Mux8~4_combout ),
	.datad(\inst5|temp_y~5_combout ),
	.cin(gnd),
	.combout(\inst5|temp_y~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|temp_y~6 .lut_mask = 16'hDDA0;
defparam \inst5|temp_y~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y13_N5
cycloneii_lcell_ff \inst5|temp_y[3] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst5|temp_y~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|temp_y [3]));

// Location: LCCOMB_X62_Y13_N26
cycloneii_lcell_comb \inst5|temp_y~7 (
// Equation(s):
// \inst5|temp_y~7_combout  = (\SW~combout [0] & (((\SW~combout [2])))) # (!\SW~combout [0] & ((\SW~combout [2] & (\inst5|Mux8~7_combout )) # (!\SW~combout [2] & ((\inst5|Mux8~4_combout )))))

	.dataa(\inst5|Mux8~7_combout ),
	.datab(\inst5|Mux8~4_combout ),
	.datac(\SW~combout [0]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\inst5|temp_y~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|temp_y~7 .lut_mask = 16'hFA0C;
defparam \inst5|temp_y~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N24
cycloneii_lcell_comb \inst5|temp_y~8 (
// Equation(s):
// \inst5|temp_y~8_combout  = (\inst5|temp_y~7_combout  & (((\inst5|Mux8~5_combout ) # (!\SW~combout [0])))) # (!\inst5|temp_y~7_combout  & (\inst5|Mux8~6_combout  & (\SW~combout [0])))

	.dataa(\inst5|Mux8~6_combout ),
	.datab(\inst5|temp_y~7_combout ),
	.datac(\SW~combout [0]),
	.datad(\inst5|Mux8~5_combout ),
	.cin(gnd),
	.combout(\inst5|temp_y~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|temp_y~8 .lut_mask = 16'hEC2C;
defparam \inst5|temp_y~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y13_N25
cycloneii_lcell_ff \inst5|temp_y[2] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst5|temp_y~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|temp_y [2]));

// Location: LCCOMB_X57_Y13_N12
cycloneii_lcell_comb \inst5|Add9~10 (
// Equation(s):
// \inst5|Add9~10_combout  = \inst5|temp_y [7] $ (\inst5|Add9~9 )

	.dataa(\inst5|temp_y [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add9~9 ),
	.combout(\inst5|Add9~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add9~10 .lut_mask = 16'h5A5A;
defparam \inst5|Add9~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y13_N28
cycloneii_lcell_comb \inst5|Add1~24 (
// Equation(s):
// \inst5|Add1~24_combout  = (\inst5|Add0~2_combout  & ((\SW~combout [2] & ((\inst5|Add9~10_combout ))) # (!\SW~combout [2] & (\inst5|Add1~22_combout ))))

	.dataa(\inst5|Add1~22_combout ),
	.datab(\inst5|Add0~2_combout ),
	.datac(\SW~combout [2]),
	.datad(\inst5|Add9~10_combout ),
	.cin(gnd),
	.combout(\inst5|Add1~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add1~24 .lut_mask = 16'hC808;
defparam \inst5|Add1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N20
cycloneii_lcell_comb \inst5|Mux8~0 (
// Equation(s):
// \inst5|Mux8~0_combout  = (!\SW~combout [1] & \inst2|GPIO_0_TEMP[29]~6 )

	.dataa(vcc),
	.datab(\SW~combout [1]),
	.datac(vcc),
	.datad(\inst2|GPIO_0_TEMP[29]~6 ),
	.cin(gnd),
	.combout(\inst5|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux8~0 .lut_mask = 16'h3300;
defparam \inst5|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N8
cycloneii_lcell_comb \inst5|temp_y~0 (
// Equation(s):
// \inst5|temp_y~0_combout  = (\SW~combout [1] & (!\SW~combout [0])) # (!\SW~combout [1] & (\SW~combout [0] & \inst2|GPIO_0_TEMP[31]~4 ))

	.dataa(vcc),
	.datab(\SW~combout [1]),
	.datac(\SW~combout [0]),
	.datad(\inst2|GPIO_0_TEMP[31]~4 ),
	.cin(gnd),
	.combout(\inst5|temp_y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|temp_y~0 .lut_mask = 16'h3C0C;
defparam \inst5|temp_y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N2
cycloneii_lcell_comb \inst5|temp_y~1 (
// Equation(s):
// \inst5|temp_y~1_combout  = (\SW~combout [0] & ((\SW~combout [2] & ((\inst5|temp_y~0_combout ))) # (!\SW~combout [2] & (\inst5|Mux8~1_combout )))) # (!\SW~combout [0] & (((\inst5|temp_y~0_combout  & !\SW~combout [2]))))

	.dataa(\inst5|Mux8~1_combout ),
	.datab(\inst5|temp_y~0_combout ),
	.datac(\SW~combout [0]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\inst5|temp_y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|temp_y~1 .lut_mask = 16'hC0AC;
defparam \inst5|temp_y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N0
cycloneii_lcell_comb \inst5|temp_y~2 (
// Equation(s):
// \inst5|temp_y~2_combout  = (\SW~combout [0] & (((\inst5|temp_y~1_combout )))) # (!\SW~combout [0] & ((\inst5|Mux8~0_combout ) # ((\inst2|GPIO_0_TEMP[28]~7  & \inst5|temp_y~1_combout ))))

	.dataa(\SW~combout [0]),
	.datab(\inst2|GPIO_0_TEMP[28]~7 ),
	.datac(\inst5|Mux8~0_combout ),
	.datad(\inst5|temp_y~1_combout ),
	.cin(gnd),
	.combout(\inst5|temp_y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|temp_y~2 .lut_mask = 16'hFE50;
defparam \inst5|temp_y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y13_N1
cycloneii_lcell_ff \inst5|temp_y[5] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst5|temp_y~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|temp_y [5]));

// Location: LCCOMB_X59_Y13_N12
cycloneii_lcell_comb \inst5|Add3~8 (
// Equation(s):
// \inst5|Add3~8_combout  = (\inst5|temp_y [6] & (\inst5|Add3~7  $ (GND))) # (!\inst5|temp_y [6] & (!\inst5|Add3~7  & VCC))
// \inst5|Add3~9  = CARRY((\inst5|temp_y [6] & !\inst5|Add3~7 ))

	.dataa(\inst5|temp_y [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add3~7 ),
	.combout(\inst5|Add3~8_combout ),
	.cout(\inst5|Add3~9 ));
// synopsys translate_off
defparam \inst5|Add3~8 .lut_mask = 16'hA50A;
defparam \inst5|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y13_N14
cycloneii_lcell_comb \inst5|Add3~10 (
// Equation(s):
// \inst5|Add3~10_combout  = \inst5|temp_y [7] $ (\inst5|Add3~9 )

	.dataa(\inst5|temp_y [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add3~9 ),
	.combout(\inst5|Add3~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add3~10 .lut_mask = 16'h5A5A;
defparam \inst5|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y13_N0
cycloneii_lcell_comb \inst5|Add0~3 (
// Equation(s):
// \inst5|Add0~3_combout  = (\SW~combout [1] & ((\SW~combout [0]) # (!\SW~combout [2])))

	.dataa(vcc),
	.datab(\SW~combout [1]),
	.datac(\SW~combout [0]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\inst5|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add0~3 .lut_mask = 16'hC0CC;
defparam \inst5|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y13_N12
cycloneii_lcell_comb \inst5|Add0~1 (
// Equation(s):
// \inst5|Add0~1_combout  = (\SW~combout [1] & \SW~combout [2])

	.dataa(vcc),
	.datab(\SW~combout [1]),
	.datac(vcc),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\inst5|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add0~1 .lut_mask = 16'hCC00;
defparam \inst5|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N14
cycloneii_lcell_comb \inst5|Mux1~0 (
// Equation(s):
// \inst5|Mux1~0_combout  = (\SW~combout [0] & (((\inst2|GPIO_0_TEMP[30]~5 )) # (!\SW~combout [1]))) # (!\SW~combout [0] & (\SW~combout [1] & ((\inst2|GPIO_0_TEMP[29]~6 ))))

	.dataa(\SW~combout [0]),
	.datab(\SW~combout [1]),
	.datac(\inst2|GPIO_0_TEMP[30]~5 ),
	.datad(\inst2|GPIO_0_TEMP[29]~6 ),
	.cin(gnd),
	.combout(\inst5|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux1~0 .lut_mask = 16'hE6A2;
defparam \inst5|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N24
cycloneii_lcell_comb \inst5|Mux1~1 (
// Equation(s):
// \inst5|Mux1~1_combout  = (!\SW~combout [2] & (\inst5|Mux1~0_combout  & ((\SW~combout [1]) # (\inst2|GPIO_0_TEMP[31]~4 ))))

	.dataa(\SW~combout [1]),
	.datab(\SW~combout [2]),
	.datac(\inst5|Mux1~0_combout ),
	.datad(\inst2|GPIO_0_TEMP[31]~4 ),
	.cin(gnd),
	.combout(\inst5|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux1~1 .lut_mask = 16'h3020;
defparam \inst5|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y13_N25
cycloneii_lcell_ff \inst5|temp_y[7] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst5|Mux1~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|temp_y [7]));

// Location: LCCOMB_X61_Y13_N18
cycloneii_lcell_comb \inst5|temp_y~4 (
// Equation(s):
// \inst5|temp_y~4_combout  = (\inst5|temp_y~3_combout  & (((\inst5|Mux8~0_combout ) # (!\SW~combout [2])))) # (!\inst5|temp_y~3_combout  & (\inst5|Mux8~2_combout  & ((\SW~combout [2]))))

	.dataa(\inst5|temp_y~3_combout ),
	.datab(\inst5|Mux8~2_combout ),
	.datac(\inst5|Mux8~0_combout ),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\inst5|temp_y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|temp_y~4 .lut_mask = 16'hE4AA;
defparam \inst5|temp_y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y13_N19
cycloneii_lcell_ff \inst5|temp_y[4] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst5|temp_y~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|temp_y [4]));

// Location: LCCOMB_X60_Y13_N24
cycloneii_lcell_comb \inst5|Add7~8 (
// Equation(s):
// \inst5|Add7~8_combout  = (\inst5|temp_y [6] & ((GND) # (!\inst5|Add7~7 ))) # (!\inst5|temp_y [6] & (\inst5|Add7~7  $ (GND)))
// \inst5|Add7~9  = CARRY((\inst5|temp_y [6]) # (!\inst5|Add7~7 ))

	.dataa(\inst5|temp_y [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add7~7 ),
	.combout(\inst5|Add7~8_combout ),
	.cout(\inst5|Add7~9 ));
// synopsys translate_off
defparam \inst5|Add7~8 .lut_mask = 16'h5AAF;
defparam \inst5|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y13_N26
cycloneii_lcell_comb \inst5|Add7~10 (
// Equation(s):
// \inst5|Add7~10_combout  = \inst5|Add7~9  $ (!\inst5|temp_y [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst5|temp_y [7]),
	.cin(\inst5|Add7~9 ),
	.combout(\inst5|Add7~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add7~10 .lut_mask = 16'hF00F;
defparam \inst5|Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y13_N12
cycloneii_lcell_comb \inst5|Add0~4 (
// Equation(s):
// \inst5|Add0~4_combout  = (\inst5|Add0~3_combout  & (((\inst5|Add0~1_combout )))) # (!\inst5|Add0~3_combout  & ((\inst5|Add0~1_combout  & (\inst5|Add11~10_combout )) # (!\inst5|Add0~1_combout  & ((\inst5|Add7~10_combout )))))

	.dataa(\inst5|Add11~10_combout ),
	.datab(\inst5|Add0~3_combout ),
	.datac(\inst5|Add0~1_combout ),
	.datad(\inst5|Add7~10_combout ),
	.cin(gnd),
	.combout(\inst5|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add0~4 .lut_mask = 16'hE3E0;
defparam \inst5|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y13_N24
cycloneii_lcell_comb \inst5|Add13~8 (
// Equation(s):
// \inst5|Add13~8_combout  = (\inst5|temp_y [6] & (\inst5|Add13~7  $ (GND))) # (!\inst5|temp_y [6] & (!\inst5|Add13~7  & VCC))
// \inst5|Add13~9  = CARRY((\inst5|temp_y [6] & !\inst5|Add13~7 ))

	.dataa(\inst5|temp_y [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add13~7 ),
	.combout(\inst5|Add13~8_combout ),
	.cout(\inst5|Add13~9 ));
// synopsys translate_off
defparam \inst5|Add13~8 .lut_mask = 16'hA50A;
defparam \inst5|Add13~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y13_N26
cycloneii_lcell_comb \inst5|Add13~10 (
// Equation(s):
// \inst5|Add13~10_combout  = \inst5|temp_y [7] $ (\inst5|Add13~9 )

	.dataa(\inst5|temp_y [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add13~9 ),
	.combout(\inst5|Add13~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add13~10 .lut_mask = 16'h5A5A;
defparam \inst5|Add13~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y13_N28
cycloneii_lcell_comb \inst5|Add0~5 (
// Equation(s):
// \inst5|Add0~5_combout  = (\inst5|Add0~3_combout  & ((\inst5|Add0~4_combout  & ((\inst5|Add13~10_combout ))) # (!\inst5|Add0~4_combout  & (\inst5|Add3~10_combout )))) # (!\inst5|Add0~3_combout  & (((\inst5|Add0~4_combout ))))

	.dataa(\inst5|Add0~3_combout ),
	.datab(\inst5|Add3~10_combout ),
	.datac(\inst5|Add0~4_combout ),
	.datad(\inst5|Add13~10_combout ),
	.cin(gnd),
	.combout(\inst5|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add0~5 .lut_mask = 16'hF858;
defparam \inst5|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y13_N30
cycloneii_lcell_comb \inst5|Add1~30 (
// Equation(s):
// \inst5|Add1~30_combout  = (\inst5|Add1~24_combout ) # ((\inst5|Add0~5_combout  & ((\SW~combout [1]) # (!\SW~combout [0]))))

	.dataa(\SW~combout [1]),
	.datab(\inst5|Add1~24_combout ),
	.datac(\inst5|Add0~5_combout ),
	.datad(\SW~combout [0]),
	.cin(gnd),
	.combout(\inst5|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add1~30 .lut_mask = 16'hECFC;
defparam \inst5|Add1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y13_N10
cycloneii_lcell_comb \inst5|Decoder1~0 (
// Equation(s):
// \inst5|Decoder1~0_combout  = (\SW~combout [12] & \SW~combout [13])

	.dataa(vcc),
	.datab(\SW~combout [12]),
	.datac(\SW~combout [13]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Decoder1~0 .lut_mask = 16'hC0C0;
defparam \inst5|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y13_N26
cycloneii_lcell_comb \inst5|Add1~25 (
// Equation(s):
// \inst5|Add1~25_combout  = (\inst5|Add0~2_combout  & ((\SW~combout [2] & (\inst5|Add9~8_combout )) # (!\SW~combout [2] & ((\inst5|Add1~20_combout )))))

	.dataa(\inst5|Add9~8_combout ),
	.datab(\inst5|Add1~20_combout ),
	.datac(\inst5|Add0~2_combout ),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\inst5|Add1~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add1~25 .lut_mask = 16'hA0C0;
defparam \inst5|Add1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y13_N28
cycloneii_lcell_comb \inst5|Add0~6 (
// Equation(s):
// \inst5|Add0~6_combout  = (\inst5|Add0~1_combout  & (((\inst5|Add0~3_combout )))) # (!\inst5|Add0~1_combout  & ((\inst5|Add0~3_combout  & (\inst5|Add3~8_combout )) # (!\inst5|Add0~3_combout  & ((\inst5|Add7~8_combout )))))

	.dataa(\inst5|Add0~1_combout ),
	.datab(\inst5|Add3~8_combout ),
	.datac(\inst5|Add7~8_combout ),
	.datad(\inst5|Add0~3_combout ),
	.cin(gnd),
	.combout(\inst5|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add0~6 .lut_mask = 16'hEE50;
defparam \inst5|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y13_N14
cycloneii_lcell_comb \inst5|Add0~7 (
// Equation(s):
// \inst5|Add0~7_combout  = (\inst5|Add0~1_combout  & ((\inst5|Add0~6_combout  & ((\inst5|Add13~8_combout ))) # (!\inst5|Add0~6_combout  & (\inst5|Add11~8_combout )))) # (!\inst5|Add0~1_combout  & (\inst5|Add0~6_combout ))

	.dataa(\inst5|Add0~1_combout ),
	.datab(\inst5|Add0~6_combout ),
	.datac(\inst5|Add11~8_combout ),
	.datad(\inst5|Add13~8_combout ),
	.cin(gnd),
	.combout(\inst5|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add0~7 .lut_mask = 16'hEC64;
defparam \inst5|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y13_N30
cycloneii_lcell_comb \inst5|Add1~31 (
// Equation(s):
// \inst5|Add1~31_combout  = (\inst5|Add1~25_combout ) # ((\inst5|Add0~7_combout  & ((\SW~combout [1]) # (!\SW~combout [0]))))

	.dataa(\SW~combout [0]),
	.datab(\inst5|Add1~25_combout ),
	.datac(\inst5|Add0~7_combout ),
	.datad(\SW~combout [1]),
	.cin(gnd),
	.combout(\inst5|Add1~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add1~31 .lut_mask = 16'hFCDC;
defparam \inst5|Add1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y13_N4
cycloneii_lcell_comb \inst5|Decoder1~1 (
// Equation(s):
// \inst5|Decoder1~1_combout  = (\SW~combout [12] & !\SW~combout [13])

	.dataa(vcc),
	.datab(\SW~combout [12]),
	.datac(\SW~combout [13]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Decoder1~1 .lut_mask = 16'h0C0C;
defparam \inst5|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y13_N18
cycloneii_lcell_comb \inst5|temp_y2[2]~6 (
// Equation(s):
// \inst5|temp_y2[2]~6_combout  = (\inst5|Add1~35_combout  & (\SW~combout [12] $ (VCC))) # (!\inst5|Add1~35_combout  & (\SW~combout [12] & VCC))
// \inst5|temp_y2[2]~7  = CARRY((\inst5|Add1~35_combout  & \SW~combout [12]))

	.dataa(\inst5|Add1~35_combout ),
	.datab(\SW~combout [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|temp_y2[2]~6_combout ),
	.cout(\inst5|temp_y2[2]~7 ));
// synopsys translate_off
defparam \inst5|temp_y2[2]~6 .lut_mask = 16'h6688;
defparam \inst5|temp_y2[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y13_N20
cycloneii_lcell_comb \inst5|temp_y2[3]~8 (
// Equation(s):
// \inst5|temp_y2[3]~8_combout  = (\inst5|Add1~34_combout  & ((\SW~combout [13] & (\inst5|temp_y2[2]~7  & VCC)) # (!\SW~combout [13] & (!\inst5|temp_y2[2]~7 )))) # (!\inst5|Add1~34_combout  & ((\SW~combout [13] & (!\inst5|temp_y2[2]~7 )) # (!\SW~combout [13] 
// & ((\inst5|temp_y2[2]~7 ) # (GND)))))
// \inst5|temp_y2[3]~9  = CARRY((\inst5|Add1~34_combout  & (!\SW~combout [13] & !\inst5|temp_y2[2]~7 )) # (!\inst5|Add1~34_combout  & ((!\inst5|temp_y2[2]~7 ) # (!\SW~combout [13]))))

	.dataa(\inst5|Add1~34_combout ),
	.datab(\SW~combout [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|temp_y2[2]~7 ),
	.combout(\inst5|temp_y2[3]~8_combout ),
	.cout(\inst5|temp_y2[3]~9 ));
// synopsys translate_off
defparam \inst5|temp_y2[3]~8 .lut_mask = 16'h9617;
defparam \inst5|temp_y2[3]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y13_N22
cycloneii_lcell_comb \inst5|temp_y2[4]~10 (
// Equation(s):
// \inst5|temp_y2[4]~10_combout  = ((\inst5|Add1~33_combout  $ (\inst5|Decoder1~1_combout  $ (!\inst5|temp_y2[3]~9 )))) # (GND)
// \inst5|temp_y2[4]~11  = CARRY((\inst5|Add1~33_combout  & ((\inst5|Decoder1~1_combout ) # (!\inst5|temp_y2[3]~9 ))) # (!\inst5|Add1~33_combout  & (\inst5|Decoder1~1_combout  & !\inst5|temp_y2[3]~9 )))

	.dataa(\inst5|Add1~33_combout ),
	.datab(\inst5|Decoder1~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|temp_y2[3]~9 ),
	.combout(\inst5|temp_y2[4]~10_combout ),
	.cout(\inst5|temp_y2[4]~11 ));
// synopsys translate_off
defparam \inst5|temp_y2[4]~10 .lut_mask = 16'h698E;
defparam \inst5|temp_y2[4]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y13_N24
cycloneii_lcell_comb \inst5|temp_y2[5]~12 (
// Equation(s):
// \inst5|temp_y2[5]~12_combout  = (\inst5|Add1~32_combout  & ((\SW~combout [13] & (\inst5|temp_y2[4]~11  & VCC)) # (!\SW~combout [13] & (!\inst5|temp_y2[4]~11 )))) # (!\inst5|Add1~32_combout  & ((\SW~combout [13] & (!\inst5|temp_y2[4]~11 )) # (!\SW~combout 
// [13] & ((\inst5|temp_y2[4]~11 ) # (GND)))))
// \inst5|temp_y2[5]~13  = CARRY((\inst5|Add1~32_combout  & (!\SW~combout [13] & !\inst5|temp_y2[4]~11 )) # (!\inst5|Add1~32_combout  & ((!\inst5|temp_y2[4]~11 ) # (!\SW~combout [13]))))

	.dataa(\inst5|Add1~32_combout ),
	.datab(\SW~combout [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|temp_y2[4]~11 ),
	.combout(\inst5|temp_y2[5]~12_combout ),
	.cout(\inst5|temp_y2[5]~13 ));
// synopsys translate_off
defparam \inst5|temp_y2[5]~12 .lut_mask = 16'h9617;
defparam \inst5|temp_y2[5]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y13_N26
cycloneii_lcell_comb \inst5|temp_y2[6]~14 (
// Equation(s):
// \inst5|temp_y2[6]~14_combout  = ((\inst5|Decoder1~0_combout  $ (\inst5|Add1~31_combout  $ (!\inst5|temp_y2[5]~13 )))) # (GND)
// \inst5|temp_y2[6]~15  = CARRY((\inst5|Decoder1~0_combout  & ((\inst5|Add1~31_combout ) # (!\inst5|temp_y2[5]~13 ))) # (!\inst5|Decoder1~0_combout  & (\inst5|Add1~31_combout  & !\inst5|temp_y2[5]~13 )))

	.dataa(\inst5|Decoder1~0_combout ),
	.datab(\inst5|Add1~31_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|temp_y2[5]~13 ),
	.combout(\inst5|temp_y2[6]~14_combout ),
	.cout(\inst5|temp_y2[6]~15 ));
// synopsys translate_off
defparam \inst5|temp_y2[6]~14 .lut_mask = 16'h698E;
defparam \inst5|temp_y2[6]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y13_N28
cycloneii_lcell_comb \inst5|temp_y2[7]~16 (
// Equation(s):
// \inst5|temp_y2[7]~16_combout  = \inst5|Add1~30_combout  $ (\inst5|temp_y2[6]~15  $ (\inst5|Decoder1~0_combout ))

	.dataa(vcc),
	.datab(\inst5|Add1~30_combout ),
	.datac(vcc),
	.datad(\inst5|Decoder1~0_combout ),
	.cin(\inst5|temp_y2[6]~15 ),
	.combout(\inst5|temp_y2[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|temp_y2[7]~16 .lut_mask = 16'hC33C;
defparam \inst5|temp_y2[7]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X56_Y13_N29
cycloneii_lcell_ff \inst5|temp_y2[7] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst5|temp_y2[7]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|temp_y2 [7]));

// Location: LCCOMB_X56_Y13_N12
cycloneii_lcell_comb \inst7|ram_y~9 (
// Equation(s):
// \inst7|ram_y~9_combout  = (\inst5|temp_y2 [0] & !\inst5|temp_y2 [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst5|temp_y2 [0]),
	.datad(\inst5|temp_y2 [7]),
	.cin(gnd),
	.combout(\inst7|ram_y~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|ram_y~9 .lut_mask = 16'h00F0;
defparam \inst7|ram_y~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N8
cycloneii_lcell_comb \inst5|temp_y~9 (
// Equation(s):
// \inst5|temp_y~9_combout  = (\SW~combout [0] & (((\SW~combout [2])))) # (!\SW~combout [0] & ((\SW~combout [2] & ((\inst5|Mux8~9_combout ))) # (!\SW~combout [2] & (\inst5|Mux8~6_combout ))))

	.dataa(\inst5|Mux8~6_combout ),
	.datab(\inst5|Mux8~9_combout ),
	.datac(\SW~combout [0]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\inst5|temp_y~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|temp_y~9 .lut_mask = 16'hFC0A;
defparam \inst5|temp_y~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N6
cycloneii_lcell_comb \inst5|temp_y~10 (
// Equation(s):
// \inst5|temp_y~10_combout  = (\inst5|temp_y~9_combout  & ((\inst5|Mux8~7_combout ) # ((!\SW~combout [0])))) # (!\inst5|temp_y~9_combout  & (((\SW~combout [0] & \inst5|Mux8~8_combout ))))

	.dataa(\inst5|Mux8~7_combout ),
	.datab(\inst5|temp_y~9_combout ),
	.datac(\SW~combout [0]),
	.datad(\inst5|Mux8~8_combout ),
	.cin(gnd),
	.combout(\inst5|temp_y~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|temp_y~10 .lut_mask = 16'hBC8C;
defparam \inst5|temp_y~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y13_N7
cycloneii_lcell_ff \inst5|temp_y[1] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst5|temp_y~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|temp_y [1]));

// Location: LCFF_X56_Y13_N3
cycloneii_lcell_ff \inst5|temp_y2[1] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst5|temp_y [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|temp_y2 [1]));

// Location: LCCOMB_X56_Y13_N2
cycloneii_lcell_comb \inst7|ram_y~8 (
// Equation(s):
// \inst7|ram_y~8_combout  = (\inst5|temp_y2 [1] & !\inst5|temp_y2 [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst5|temp_y2 [1]),
	.datad(\inst5|temp_y2 [7]),
	.cin(gnd),
	.combout(\inst7|ram_y~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|ram_y~8 .lut_mask = 16'h00F0;
defparam \inst7|ram_y~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y13_N19
cycloneii_lcell_ff \inst5|temp_y2[2] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst5|temp_y2[2]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|temp_y2 [2]));

// Location: LCCOMB_X56_Y13_N8
cycloneii_lcell_comb \inst7|ram_y~7 (
// Equation(s):
// \inst7|ram_y~7_combout  = (\inst5|temp_y2 [2] & !\inst5|temp_y2 [7])

	.dataa(vcc),
	.datab(\inst5|temp_y2 [2]),
	.datac(vcc),
	.datad(\inst5|temp_y2 [7]),
	.cin(gnd),
	.combout(\inst7|ram_y~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|ram_y~7 .lut_mask = 16'h00CC;
defparam \inst7|ram_y~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y13_N21
cycloneii_lcell_ff \inst5|temp_y2[3] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst5|temp_y2[3]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|temp_y2 [3]));

// Location: LCCOMB_X53_Y9_N2
cycloneii_lcell_comb \inst7|ram_y~6 (
// Equation(s):
// \inst7|ram_y~6_combout  = (!\inst5|temp_y2 [7] & \inst5|temp_y2 [3])

	.dataa(vcc),
	.datab(\inst5|temp_y2 [7]),
	.datac(\inst5|temp_y2 [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|ram_y~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|ram_y~6 .lut_mask = 16'h3030;
defparam \inst7|ram_y~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y13_N23
cycloneii_lcell_ff \inst5|temp_y2[4] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst5|temp_y2[4]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|temp_y2 [4]));

// Location: LCCOMB_X56_Y13_N14
cycloneii_lcell_comb \inst7|ram_y~5 (
// Equation(s):
// \inst7|ram_y~5_combout  = (\inst5|temp_y2 [4] & !\inst5|temp_y2 [7])

	.dataa(vcc),
	.datab(\inst5|temp_y2 [4]),
	.datac(vcc),
	.datad(\inst5|temp_y2 [7]),
	.cin(gnd),
	.combout(\inst7|ram_y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|ram_y~5 .lut_mask = 16'h00CC;
defparam \inst7|ram_y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y13_N25
cycloneii_lcell_ff \inst5|temp_y2[5] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst5|temp_y2[5]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|temp_y2 [5]));

// Location: LCCOMB_X53_Y9_N0
cycloneii_lcell_comb \inst7|ram_y~4 (
// Equation(s):
// \inst7|ram_y~4_combout  = (!\inst5|temp_y2 [7] & \inst5|temp_y2 [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst5|temp_y2 [7]),
	.datad(\inst5|temp_y2 [5]),
	.cin(gnd),
	.combout(\inst7|ram_y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|ram_y~4 .lut_mask = 16'h0F00;
defparam \inst7|ram_y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y13_N27
cycloneii_lcell_ff \inst5|temp_y2[6] (
	.clk(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\inst5|temp_y2[6]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|temp_y2 [6]));

// Location: LCCOMB_X56_Y13_N0
cycloneii_lcell_comb \inst7|ram_y~3 (
// Equation(s):
// \inst7|ram_y~3_combout  = (\inst5|temp_y2 [6] & !\inst5|temp_y2 [7])

	.dataa(vcc),
	.datab(\inst5|temp_y2 [6]),
	.datac(vcc),
	.datad(\inst5|temp_y2 [7]),
	.cin(gnd),
	.combout(\inst7|ram_y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|ram_y~3 .lut_mask = 16'h00CC;
defparam \inst7|ram_y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y9_N28
cycloneii_lcell_comb \inst7|Selector47~0 (
// Equation(s):
// \inst7|Selector47~0_combout  = (\inst7|second_channel~regout  & ((\inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a5 ))) # (!\inst7|second_channel~regout  & (\inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a5 ))

	.dataa(\inst7|second_channel~regout ),
	.datab(vcc),
	.datac(\inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a5 ),
	.datad(\inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a5 ),
	.cin(gnd),
	.combout(\inst7|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector47~0 .lut_mask = 16'hFA50;
defparam \inst7|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y9_N22
cycloneii_lcell_comb \inst7|Selector47~1 (
// Equation(s):
// \inst7|Selector47~1_combout  = (\inst7|Selector76~0_combout  & ((\inst7|out_y [5]) # ((!\inst7|state~10_combout  & \inst7|Selector47~0_combout )))) # (!\inst7|Selector76~0_combout  & (!\inst7|state~10_combout  & ((\inst7|Selector47~0_combout ))))

	.dataa(\inst7|Selector76~0_combout ),
	.datab(\inst7|state~10_combout ),
	.datac(\inst7|out_y [5]),
	.datad(\inst7|Selector47~0_combout ),
	.cin(gnd),
	.combout(\inst7|Selector47~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector47~1 .lut_mask = 16'hB3A0;
defparam \inst7|Selector47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y9_N23
cycloneii_lcell_ff \inst7|out_y[5] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|Selector47~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|out_y [5]));

// Location: LCCOMB_X51_Y9_N10
cycloneii_lcell_comb \inst7|Selector46~0 (
// Equation(s):
// \inst7|Selector46~0_combout  = (\inst7|second_channel~regout  & (\inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a6 )) # (!\inst7|second_channel~regout  & ((\inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a6 )))

	.dataa(\inst7|second_channel~regout ),
	.datab(vcc),
	.datac(\inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a6 ),
	.datad(\inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a6 ),
	.cin(gnd),
	.combout(\inst7|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector46~0 .lut_mask = 16'hF5A0;
defparam \inst7|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y9_N0
cycloneii_lcell_comb \inst7|Selector46~1 (
// Equation(s):
// \inst7|Selector46~1_combout  = (\inst7|Selector76~0_combout  & ((\inst7|out_y [6]) # ((!\inst7|state~10_combout  & \inst7|Selector46~0_combout )))) # (!\inst7|Selector76~0_combout  & (!\inst7|state~10_combout  & ((\inst7|Selector46~0_combout ))))

	.dataa(\inst7|Selector76~0_combout ),
	.datab(\inst7|state~10_combout ),
	.datac(\inst7|out_y [6]),
	.datad(\inst7|Selector46~0_combout ),
	.cin(gnd),
	.combout(\inst7|Selector46~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector46~1 .lut_mask = 16'hB3A0;
defparam \inst7|Selector46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y9_N1
cycloneii_lcell_ff \inst7|out_y[6] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|Selector46~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|out_y [6]));

// Location: LCCOMB_X51_Y9_N26
cycloneii_lcell_comb \inst7|Selector48~0 (
// Equation(s):
// \inst7|Selector48~0_combout  = (\inst7|second_channel~regout  & ((\inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a4 ))) # (!\inst7|second_channel~regout  & (\inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a4 ))

	.dataa(\inst7|second_channel~regout ),
	.datab(vcc),
	.datac(\inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a4 ),
	.datad(\inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a4 ),
	.cin(gnd),
	.combout(\inst7|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector48~0 .lut_mask = 16'hFA50;
defparam \inst7|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y9_N12
cycloneii_lcell_comb \inst7|Selector48~1 (
// Equation(s):
// \inst7|Selector48~1_combout  = (\inst7|Selector76~0_combout  & ((\inst7|out_y [4]) # ((!\inst7|state~10_combout  & \inst7|Selector48~0_combout )))) # (!\inst7|Selector76~0_combout  & (!\inst7|state~10_combout  & ((\inst7|Selector48~0_combout ))))

	.dataa(\inst7|Selector76~0_combout ),
	.datab(\inst7|state~10_combout ),
	.datac(\inst7|out_y [4]),
	.datad(\inst7|Selector48~0_combout ),
	.cin(gnd),
	.combout(\inst7|Selector48~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector48~1 .lut_mask = 16'hB3A0;
defparam \inst7|Selector48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y9_N13
cycloneii_lcell_ff \inst7|out_y[4] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|Selector48~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|out_y [4]));

// Location: LCCOMB_X51_Y9_N4
cycloneii_lcell_comb \inst7|Selector49~0 (
// Equation(s):
// \inst7|Selector49~0_combout  = (\inst7|second_channel~regout  & ((\inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a3 ))) # (!\inst7|second_channel~regout  & (\inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a3 ))

	.dataa(\inst7|second_channel~regout ),
	.datab(vcc),
	.datac(\inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a3 ),
	.datad(\inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a3 ),
	.cin(gnd),
	.combout(\inst7|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector49~0 .lut_mask = 16'hFA50;
defparam \inst7|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y9_N14
cycloneii_lcell_comb \inst7|Selector49~1 (
// Equation(s):
// \inst7|Selector49~1_combout  = (\inst7|Selector76~0_combout  & ((\inst7|out_y [3]) # ((\inst7|Selector49~0_combout  & !\inst7|state~10_combout )))) # (!\inst7|Selector76~0_combout  & (\inst7|Selector49~0_combout  & ((!\inst7|state~10_combout ))))

	.dataa(\inst7|Selector76~0_combout ),
	.datab(\inst7|Selector49~0_combout ),
	.datac(\inst7|out_y [3]),
	.datad(\inst7|state~10_combout ),
	.cin(gnd),
	.combout(\inst7|Selector49~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector49~1 .lut_mask = 16'hA0EC;
defparam \inst7|Selector49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y9_N15
cycloneii_lcell_ff \inst7|out_y[3] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|Selector49~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|out_y [3]));

// Location: LCCOMB_X48_Y9_N16
cycloneii_lcell_comb \inst7|Selector76~0 (
// Equation(s):
// \inst7|Selector76~0_combout  = (\inst7|state.CLEAN~regout  & (\inst7|Equal22~0_combout  & ((\inst7|state.DISPLAY~regout )))) # (!\inst7|state.CLEAN~regout  & ((\inst7|Equal5~1_combout ) # ((\inst7|Equal22~0_combout  & \inst7|state.DISPLAY~regout ))))

	.dataa(\inst7|state.CLEAN~regout ),
	.datab(\inst7|Equal22~0_combout ),
	.datac(\inst7|Equal5~1_combout ),
	.datad(\inst7|state.DISPLAY~regout ),
	.cin(gnd),
	.combout(\inst7|Selector76~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector76~0 .lut_mask = 16'hDC50;
defparam \inst7|Selector76~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y9_N2
cycloneii_lcell_comb \inst7|Selector52~0 (
// Equation(s):
// \inst7|Selector52~0_combout  = (\inst7|second_channel~regout  & ((\inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ))) # (!\inst7|second_channel~regout  & (\inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ))

	.dataa(\inst7|second_channel~regout ),
	.datab(\inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ),
	.datac(vcc),
	.datad(\inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ),
	.cin(gnd),
	.combout(\inst7|Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector52~0 .lut_mask = 16'hEE44;
defparam \inst7|Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N8
cycloneii_lcell_comb \inst7|Selector52~1 (
// Equation(s):
// \inst7|Selector52~1_combout  = (\inst7|state~10_combout  & (\inst7|Selector76~0_combout  & (\inst7|out_y [0]))) # (!\inst7|state~10_combout  & ((\inst7|Selector52~0_combout ) # ((\inst7|Selector76~0_combout  & \inst7|out_y [0]))))

	.dataa(\inst7|state~10_combout ),
	.datab(\inst7|Selector76~0_combout ),
	.datac(\inst7|out_y [0]),
	.datad(\inst7|Selector52~0_combout ),
	.cin(gnd),
	.combout(\inst7|Selector52~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector52~1 .lut_mask = 16'hD5C0;
defparam \inst7|Selector52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y10_N9
cycloneii_lcell_ff \inst7|out_y[0] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|Selector52~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|out_y [0]));

// Location: LCCOMB_X51_Y10_N8
cycloneii_lcell_comb \inst|Add0~4 (
// Equation(s):
// \inst|Add0~4_combout  = ((\inst7|out_y [2] $ (\inst7|out_y [4] $ (!\inst|Add0~3 )))) # (GND)
// \inst|Add0~5  = CARRY((\inst7|out_y [2] & ((\inst7|out_y [4]) # (!\inst|Add0~3 ))) # (!\inst7|out_y [2] & (\inst7|out_y [4] & !\inst|Add0~3 )))

	.dataa(\inst7|out_y [2]),
	.datab(\inst7|out_y [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add0~3 ),
	.combout(\inst|Add0~4_combout ),
	.cout(\inst|Add0~5 ));
// synopsys translate_off
defparam \inst|Add0~4 .lut_mask = 16'h698E;
defparam \inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y10_N10
cycloneii_lcell_comb \inst|Add0~6 (
// Equation(s):
// \inst|Add0~6_combout  = (\inst7|out_y [3] & ((\inst7|out_y [5] & (\inst|Add0~5  & VCC)) # (!\inst7|out_y [5] & (!\inst|Add0~5 )))) # (!\inst7|out_y [3] & ((\inst7|out_y [5] & (!\inst|Add0~5 )) # (!\inst7|out_y [5] & ((\inst|Add0~5 ) # (GND)))))
// \inst|Add0~7  = CARRY((\inst7|out_y [3] & (!\inst7|out_y [5] & !\inst|Add0~5 )) # (!\inst7|out_y [3] & ((!\inst|Add0~5 ) # (!\inst7|out_y [5]))))

	.dataa(\inst7|out_y [3]),
	.datab(\inst7|out_y [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add0~5 ),
	.combout(\inst|Add0~6_combout ),
	.cout(\inst|Add0~7 ));
// synopsys translate_off
defparam \inst|Add0~6 .lut_mask = 16'h9617;
defparam \inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y10_N12
cycloneii_lcell_comb \inst|Add0~8 (
// Equation(s):
// \inst|Add0~8_combout  = ((\inst7|out_y [4] $ (\inst7|out_y [6] $ (!\inst|Add0~7 )))) # (GND)
// \inst|Add0~9  = CARRY((\inst7|out_y [4] & ((\inst7|out_y [6]) # (!\inst|Add0~7 ))) # (!\inst7|out_y [4] & (\inst7|out_y [6] & !\inst|Add0~7 )))

	.dataa(\inst7|out_y [4]),
	.datab(\inst7|out_y [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add0~7 ),
	.combout(\inst|Add0~8_combout ),
	.cout(\inst|Add0~9 ));
// synopsys translate_off
defparam \inst|Add0~8 .lut_mask = 16'h698E;
defparam \inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y10_N14
cycloneii_lcell_comb \inst|Add0~10 (
// Equation(s):
// \inst|Add0~10_combout  = (\inst7|out_y [7] & ((\inst7|out_y [5] & (\inst|Add0~9  & VCC)) # (!\inst7|out_y [5] & (!\inst|Add0~9 )))) # (!\inst7|out_y [7] & ((\inst7|out_y [5] & (!\inst|Add0~9 )) # (!\inst7|out_y [5] & ((\inst|Add0~9 ) # (GND)))))
// \inst|Add0~11  = CARRY((\inst7|out_y [7] & (!\inst7|out_y [5] & !\inst|Add0~9 )) # (!\inst7|out_y [7] & ((!\inst|Add0~9 ) # (!\inst7|out_y [5]))))

	.dataa(\inst7|out_y [7]),
	.datab(\inst7|out_y [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add0~9 ),
	.combout(\inst|Add0~10_combout ),
	.cout(\inst|Add0~11 ));
// synopsys translate_off
defparam \inst|Add0~10 .lut_mask = 16'h9617;
defparam \inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N0
cycloneii_lcell_comb \inst7|Selector69~1 (
// Equation(s):
// \inst7|Selector69~1_combout  = (\inst7|read_addr [7] & (((\inst7|Selector76~0_combout  & \inst7|out_x [7])) # (!\inst7|state~10_combout ))) # (!\inst7|read_addr [7] & (\inst7|Selector76~0_combout  & (\inst7|out_x [7])))

	.dataa(\inst7|read_addr [7]),
	.datab(\inst7|Selector76~0_combout ),
	.datac(\inst7|out_x [7]),
	.datad(\inst7|state~10_combout ),
	.cin(gnd),
	.combout(\inst7|Selector69~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector69~1 .lut_mask = 16'hC0EA;
defparam \inst7|Selector69~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y9_N1
cycloneii_lcell_ff \inst7|out_x[7] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|Selector69~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|out_x [7]));

// Location: LCCOMB_X51_Y9_N8
cycloneii_lcell_comb \inst7|Selector51~0 (
// Equation(s):
// \inst7|Selector51~0_combout  = (\inst7|second_channel~regout  & ((\inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a1 ))) # (!\inst7|second_channel~regout  & (\inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a1 ))

	.dataa(\inst7|second_channel~regout ),
	.datab(vcc),
	.datac(\inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a1 ),
	.datad(\inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a1 ),
	.cin(gnd),
	.combout(\inst7|Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector51~0 .lut_mask = 16'hFA50;
defparam \inst7|Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N30
cycloneii_lcell_comb \inst7|Selector51~1 (
// Equation(s):
// \inst7|Selector51~1_combout  = (\inst7|state~10_combout  & (\inst7|Selector76~0_combout  & (\inst7|out_y [1]))) # (!\inst7|state~10_combout  & ((\inst7|Selector51~0_combout ) # ((\inst7|Selector76~0_combout  & \inst7|out_y [1]))))

	.dataa(\inst7|state~10_combout ),
	.datab(\inst7|Selector76~0_combout ),
	.datac(\inst7|out_y [1]),
	.datad(\inst7|Selector51~0_combout ),
	.cin(gnd),
	.combout(\inst7|Selector51~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector51~1 .lut_mask = 16'hD5C0;
defparam \inst7|Selector51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y10_N31
cycloneii_lcell_ff \inst7|out_y[1] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|Selector51~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|out_y [1]));

// Location: LCCOMB_X50_Y10_N10
cycloneii_lcell_comb \inst|WRITE_PIXEL_ADDRESS[5]~10 (
// Equation(s):
// \inst|WRITE_PIXEL_ADDRESS[5]~10_combout  = (\inst7|out_x [5] & (\inst7|out_y [0] $ (VCC))) # (!\inst7|out_x [5] & (\inst7|out_y [0] & VCC))
// \inst|WRITE_PIXEL_ADDRESS[5]~11  = CARRY((\inst7|out_x [5] & \inst7|out_y [0]))

	.dataa(\inst7|out_x [5]),
	.datab(\inst7|out_y [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|WRITE_PIXEL_ADDRESS[5]~10_combout ),
	.cout(\inst|WRITE_PIXEL_ADDRESS[5]~11 ));
// synopsys translate_off
defparam \inst|WRITE_PIXEL_ADDRESS[5]~10 .lut_mask = 16'h6688;
defparam \inst|WRITE_PIXEL_ADDRESS[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N12
cycloneii_lcell_comb \inst|WRITE_PIXEL_ADDRESS[6]~12 (
// Equation(s):
// \inst|WRITE_PIXEL_ADDRESS[6]~12_combout  = (\inst7|out_x [6] & ((\inst7|out_y [1] & (\inst|WRITE_PIXEL_ADDRESS[5]~11  & VCC)) # (!\inst7|out_y [1] & (!\inst|WRITE_PIXEL_ADDRESS[5]~11 )))) # (!\inst7|out_x [6] & ((\inst7|out_y [1] & 
// (!\inst|WRITE_PIXEL_ADDRESS[5]~11 )) # (!\inst7|out_y [1] & ((\inst|WRITE_PIXEL_ADDRESS[5]~11 ) # (GND)))))
// \inst|WRITE_PIXEL_ADDRESS[6]~13  = CARRY((\inst7|out_x [6] & (!\inst7|out_y [1] & !\inst|WRITE_PIXEL_ADDRESS[5]~11 )) # (!\inst7|out_x [6] & ((!\inst|WRITE_PIXEL_ADDRESS[5]~11 ) # (!\inst7|out_y [1]))))

	.dataa(\inst7|out_x [6]),
	.datab(\inst7|out_y [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|WRITE_PIXEL_ADDRESS[5]~11 ),
	.combout(\inst|WRITE_PIXEL_ADDRESS[6]~12_combout ),
	.cout(\inst|WRITE_PIXEL_ADDRESS[6]~13 ));
// synopsys translate_off
defparam \inst|WRITE_PIXEL_ADDRESS[6]~12 .lut_mask = 16'h9617;
defparam \inst|WRITE_PIXEL_ADDRESS[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N14
cycloneii_lcell_comb \inst|WRITE_PIXEL_ADDRESS[7]~14 (
// Equation(s):
// \inst|WRITE_PIXEL_ADDRESS[7]~14_combout  = ((\inst|Add0~0_combout  $ (\inst7|out_x [7] $ (!\inst|WRITE_PIXEL_ADDRESS[6]~13 )))) # (GND)
// \inst|WRITE_PIXEL_ADDRESS[7]~15  = CARRY((\inst|Add0~0_combout  & ((\inst7|out_x [7]) # (!\inst|WRITE_PIXEL_ADDRESS[6]~13 ))) # (!\inst|Add0~0_combout  & (\inst7|out_x [7] & !\inst|WRITE_PIXEL_ADDRESS[6]~13 )))

	.dataa(\inst|Add0~0_combout ),
	.datab(\inst7|out_x [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|WRITE_PIXEL_ADDRESS[6]~13 ),
	.combout(\inst|WRITE_PIXEL_ADDRESS[7]~14_combout ),
	.cout(\inst|WRITE_PIXEL_ADDRESS[7]~15 ));
// synopsys translate_off
defparam \inst|WRITE_PIXEL_ADDRESS[7]~14 .lut_mask = 16'h698E;
defparam \inst|WRITE_PIXEL_ADDRESS[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N16
cycloneii_lcell_comb \inst|WRITE_PIXEL_ADDRESS[8]~16 (
// Equation(s):
// \inst|WRITE_PIXEL_ADDRESS[8]~16_combout  = (\inst|Add0~2_combout  & (!\inst|WRITE_PIXEL_ADDRESS[7]~15 )) # (!\inst|Add0~2_combout  & ((\inst|WRITE_PIXEL_ADDRESS[7]~15 ) # (GND)))
// \inst|WRITE_PIXEL_ADDRESS[8]~17  = CARRY((!\inst|WRITE_PIXEL_ADDRESS[7]~15 ) # (!\inst|Add0~2_combout ))

	.dataa(\inst|Add0~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|WRITE_PIXEL_ADDRESS[7]~15 ),
	.combout(\inst|WRITE_PIXEL_ADDRESS[8]~16_combout ),
	.cout(\inst|WRITE_PIXEL_ADDRESS[8]~17 ));
// synopsys translate_off
defparam \inst|WRITE_PIXEL_ADDRESS[8]~16 .lut_mask = 16'h5A5F;
defparam \inst|WRITE_PIXEL_ADDRESS[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N18
cycloneii_lcell_comb \inst|WRITE_PIXEL_ADDRESS[9]~18 (
// Equation(s):
// \inst|WRITE_PIXEL_ADDRESS[9]~18_combout  = (\inst|Add0~4_combout  & (\inst|WRITE_PIXEL_ADDRESS[8]~17  $ (GND))) # (!\inst|Add0~4_combout  & (!\inst|WRITE_PIXEL_ADDRESS[8]~17  & VCC))
// \inst|WRITE_PIXEL_ADDRESS[9]~19  = CARRY((\inst|Add0~4_combout  & !\inst|WRITE_PIXEL_ADDRESS[8]~17 ))

	.dataa(vcc),
	.datab(\inst|Add0~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|WRITE_PIXEL_ADDRESS[8]~17 ),
	.combout(\inst|WRITE_PIXEL_ADDRESS[9]~18_combout ),
	.cout(\inst|WRITE_PIXEL_ADDRESS[9]~19 ));
// synopsys translate_off
defparam \inst|WRITE_PIXEL_ADDRESS[9]~18 .lut_mask = 16'hC30C;
defparam \inst|WRITE_PIXEL_ADDRESS[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N20
cycloneii_lcell_comb \inst|WRITE_PIXEL_ADDRESS[10]~20 (
// Equation(s):
// \inst|WRITE_PIXEL_ADDRESS[10]~20_combout  = (\inst|Add0~6_combout  & (!\inst|WRITE_PIXEL_ADDRESS[9]~19 )) # (!\inst|Add0~6_combout  & ((\inst|WRITE_PIXEL_ADDRESS[9]~19 ) # (GND)))
// \inst|WRITE_PIXEL_ADDRESS[10]~21  = CARRY((!\inst|WRITE_PIXEL_ADDRESS[9]~19 ) # (!\inst|Add0~6_combout ))

	.dataa(vcc),
	.datab(\inst|Add0~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|WRITE_PIXEL_ADDRESS[9]~19 ),
	.combout(\inst|WRITE_PIXEL_ADDRESS[10]~20_combout ),
	.cout(\inst|WRITE_PIXEL_ADDRESS[10]~21 ));
// synopsys translate_off
defparam \inst|WRITE_PIXEL_ADDRESS[10]~20 .lut_mask = 16'h3C3F;
defparam \inst|WRITE_PIXEL_ADDRESS[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N22
cycloneii_lcell_comb \inst|WRITE_PIXEL_ADDRESS[11]~22 (
// Equation(s):
// \inst|WRITE_PIXEL_ADDRESS[11]~22_combout  = (\inst|Add0~8_combout  & (\inst|WRITE_PIXEL_ADDRESS[10]~21  $ (GND))) # (!\inst|Add0~8_combout  & (!\inst|WRITE_PIXEL_ADDRESS[10]~21  & VCC))
// \inst|WRITE_PIXEL_ADDRESS[11]~23  = CARRY((\inst|Add0~8_combout  & !\inst|WRITE_PIXEL_ADDRESS[10]~21 ))

	.dataa(vcc),
	.datab(\inst|Add0~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|WRITE_PIXEL_ADDRESS[10]~21 ),
	.combout(\inst|WRITE_PIXEL_ADDRESS[11]~22_combout ),
	.cout(\inst|WRITE_PIXEL_ADDRESS[11]~23 ));
// synopsys translate_off
defparam \inst|WRITE_PIXEL_ADDRESS[11]~22 .lut_mask = 16'hC30C;
defparam \inst|WRITE_PIXEL_ADDRESS[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N24
cycloneii_lcell_comb \inst|WRITE_PIXEL_ADDRESS[12]~24 (
// Equation(s):
// \inst|WRITE_PIXEL_ADDRESS[12]~24_combout  = (\inst|Add0~10_combout  & (!\inst|WRITE_PIXEL_ADDRESS[11]~23 )) # (!\inst|Add0~10_combout  & ((\inst|WRITE_PIXEL_ADDRESS[11]~23 ) # (GND)))
// \inst|WRITE_PIXEL_ADDRESS[12]~25  = CARRY((!\inst|WRITE_PIXEL_ADDRESS[11]~23 ) # (!\inst|Add0~10_combout ))

	.dataa(vcc),
	.datab(\inst|Add0~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|WRITE_PIXEL_ADDRESS[11]~23 ),
	.combout(\inst|WRITE_PIXEL_ADDRESS[12]~24_combout ),
	.cout(\inst|WRITE_PIXEL_ADDRESS[12]~25 ));
// synopsys translate_off
defparam \inst|WRITE_PIXEL_ADDRESS[12]~24 .lut_mask = 16'h3C3F;
defparam \inst|WRITE_PIXEL_ADDRESS[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N26
cycloneii_lcell_comb \inst|WRITE_PIXEL_ADDRESS[13]~26 (
// Equation(s):
// \inst|WRITE_PIXEL_ADDRESS[13]~26_combout  = (\inst|Add0~12_combout  & (\inst|WRITE_PIXEL_ADDRESS[12]~25  $ (GND))) # (!\inst|Add0~12_combout  & (!\inst|WRITE_PIXEL_ADDRESS[12]~25  & VCC))
// \inst|WRITE_PIXEL_ADDRESS[13]~27  = CARRY((\inst|Add0~12_combout  & !\inst|WRITE_PIXEL_ADDRESS[12]~25 ))

	.dataa(\inst|Add0~12_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|WRITE_PIXEL_ADDRESS[12]~25 ),
	.combout(\inst|WRITE_PIXEL_ADDRESS[13]~26_combout ),
	.cout(\inst|WRITE_PIXEL_ADDRESS[13]~27 ));
// synopsys translate_off
defparam \inst|WRITE_PIXEL_ADDRESS[13]~26 .lut_mask = 16'hA50A;
defparam \inst|WRITE_PIXEL_ADDRESS[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X50_Y10_N27
cycloneii_lcell_ff \inst|WRITE_PIXEL_ADDRESS[13] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|WRITE_PIXEL_ADDRESS[13]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|WRITE_PIXEL_ADDRESS [13]));

// Location: LCCOMB_X51_Y10_N18
cycloneii_lcell_comb \inst|Add0~14 (
// Equation(s):
// \inst|Add0~14_combout  = \inst7|out_y [7] $ (\inst|Add0~13 )

	.dataa(\inst7|out_y [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add0~13 ),
	.combout(\inst|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~14 .lut_mask = 16'h5A5A;
defparam \inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N28
cycloneii_lcell_comb \inst|WRITE_PIXEL_ADDRESS[14]~28 (
// Equation(s):
// \inst|WRITE_PIXEL_ADDRESS[14]~28_combout  = \inst|WRITE_PIXEL_ADDRESS[13]~27  $ (\inst|Add0~14_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|Add0~14_combout ),
	.cin(\inst|WRITE_PIXEL_ADDRESS[13]~27 ),
	.combout(\inst|WRITE_PIXEL_ADDRESS[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WRITE_PIXEL_ADDRESS[14]~28 .lut_mask = 16'h0FF0;
defparam \inst|WRITE_PIXEL_ADDRESS[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X50_Y10_N29
cycloneii_lcell_ff \inst|WRITE_PIXEL_ADDRESS[14] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|WRITE_PIXEL_ADDRESS[14]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|WRITE_PIXEL_ADDRESS [14]));

// Location: LCFF_X50_Y10_N25
cycloneii_lcell_ff \inst|WRITE_PIXEL_ADDRESS[12] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|WRITE_PIXEL_ADDRESS[12]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|WRITE_PIXEL_ADDRESS [12]));

// Location: LCCOMB_X27_Y14_N22
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~0 (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~0_combout  = (\inst|WRITE_PIXEL_ADDRESS [13] & (!\inst|WRITE_PIXEL_ADDRESS [14] & !\inst|WRITE_PIXEL_ADDRESS [12]))

	.dataa(vcc),
	.datab(\inst|WRITE_PIXEL_ADDRESS [13]),
	.datac(\inst|WRITE_PIXEL_ADDRESS [14]),
	.datad(\inst|WRITE_PIXEL_ADDRESS [12]),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~0 .lut_mask = 16'h000C;
defparam \inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N26
cycloneii_lcell_comb \inst|Add11~14 (
// Equation(s):
// \inst|Add11~14_combout  = \inst|Add11~13  $ (\inst|VGA_V_PIXEL [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|VGA_V_PIXEL [9]),
	.cin(\inst|Add11~13 ),
	.combout(\inst|Add11~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add11~14 .lut_mask = 16'h0FF0;
defparam \inst|Add11~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N22
cycloneii_lcell_comb \inst|VGA_PIXEL_ADDRESS[14]~28 (
// Equation(s):
// \inst|VGA_PIXEL_ADDRESS[14]~28_combout  = \inst|VGA_PIXEL_ADDRESS[13]~27  $ (\inst|Add11~14_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|Add11~14_combout ),
	.cin(\inst|VGA_PIXEL_ADDRESS[13]~27 ),
	.combout(\inst|VGA_PIXEL_ADDRESS[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_PIXEL_ADDRESS[14]~28 .lut_mask = 16'h0FF0;
defparam \inst|VGA_PIXEL_ADDRESS[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y28_N23
cycloneii_lcell_ff \inst|VGA_PIXEL_ADDRESS[14] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_PIXEL_ADDRESS[14]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_PIXEL_ADDRESS [14]));

// Location: LCFF_X27_Y28_N19
cycloneii_lcell_ff \inst|VGA_PIXEL_ADDRESS[12] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_PIXEL_ADDRESS[12]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_PIXEL_ADDRESS [12]));

// Location: LCCOMB_X27_Y25_N16
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~0 (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~0_combout  = (!\inst|VGA_PIXEL_ADDRESS [14] & (\inst|VGA_PIXEL_ADDRESS [13] & !\inst|VGA_PIXEL_ADDRESS [12]))

	.dataa(vcc),
	.datab(\inst|VGA_PIXEL_ADDRESS [14]),
	.datac(\inst|VGA_PIXEL_ADDRESS [13]),
	.datad(\inst|VGA_PIXEL_ADDRESS [12]),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~0 .lut_mask = 16'h0030;
defparam \inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y9_N16
cycloneii_lcell_comb \inst7|Selector45~0 (
// Equation(s):
// \inst7|Selector45~0_combout  = (\inst7|second_channel~regout  & ((\inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a7 ))) # (!\inst7|second_channel~regout  & (\inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a7 ))

	.dataa(\inst7|ram_y2_rtl_0|auto_generated|altsyncram1|ram_block2a7 ),
	.datab(vcc),
	.datac(\inst7|ram_y_rtl_0|auto_generated|altsyncram1|ram_block2a7 ),
	.datad(\inst7|second_channel~regout ),
	.cin(gnd),
	.combout(\inst7|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector45~0 .lut_mask = 16'hF0AA;
defparam \inst7|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N0
cycloneii_lcell_comb \inst7|Selector45~1 (
// Equation(s):
// \inst7|Selector45~1_combout  = (\inst7|state~10_combout  & (\inst7|Selector76~0_combout  & (\inst7|out_y [7]))) # (!\inst7|state~10_combout  & ((\inst7|Selector45~0_combout ) # ((\inst7|Selector76~0_combout  & \inst7|out_y [7]))))

	.dataa(\inst7|state~10_combout ),
	.datab(\inst7|Selector76~0_combout ),
	.datac(\inst7|out_y [7]),
	.datad(\inst7|Selector45~0_combout ),
	.cin(gnd),
	.combout(\inst7|Selector45~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector45~1 .lut_mask = 16'hD5C0;
defparam \inst7|Selector45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y10_N1
cycloneii_lcell_ff \inst7|out_y[7] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|Selector45~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|out_y [7]));

// Location: LCCOMB_X51_Y10_N28
cycloneii_lcell_comb \inst7|always1~9 (
// Equation(s):
// \inst7|always1~9_combout  = (\inst7|out_y [2]) # ((\inst7|out_y [5] & ((!\inst7|out_y [0]) # (!\inst7|out_y [3]))) # (!\inst7|out_y [5] & (\inst7|out_y [3])))

	.dataa(\inst7|out_y [2]),
	.datab(\inst7|out_y [5]),
	.datac(\inst7|out_y [3]),
	.datad(\inst7|out_y [0]),
	.cin(gnd),
	.combout(\inst7|always1~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|always1~9 .lut_mask = 16'hBEFE;
defparam \inst7|always1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y10_N2
cycloneii_lcell_comb \inst7|always1~10 (
// Equation(s):
// \inst7|always1~10_combout  = (\inst7|out_y [6] & (!\inst7|out_y [0])) # (!\inst7|out_y [6] & ((\inst7|always1~9_combout  & (!\inst7|out_y [0])) # (!\inst7|always1~9_combout  & ((\inst7|out_y [4])))))

	.dataa(\inst7|out_y [0]),
	.datab(\inst7|out_y [6]),
	.datac(\inst7|out_y [4]),
	.datad(\inst7|always1~9_combout ),
	.cin(gnd),
	.combout(\inst7|always1~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|always1~10 .lut_mask = 16'h5574;
defparam \inst7|always1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y10_N26
cycloneii_lcell_comb \inst7|always1~8 (
// Equation(s):
// \inst7|always1~8_combout  = (\inst7|always1~7_combout  & (\inst7|out_y [5] $ (\inst7|out_y [3])))

	.dataa(\inst7|always1~7_combout ),
	.datab(\inst7|out_y [5]),
	.datac(\inst7|out_y [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|always1~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|always1~8 .lut_mask = 16'h2828;
defparam \inst7|always1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y10_N0
cycloneii_lcell_comb \inst7|always1~11 (
// Equation(s):
// \inst7|always1~11_combout  = (\inst7|out_y [0] & (\inst7|out_y [1] & ((\inst7|always1~10_combout ) # (\inst7|always1~8_combout )))) # (!\inst7|out_y [0] & (!\inst7|always1~10_combout  & (!\inst7|out_y [1])))

	.dataa(\inst7|out_y [0]),
	.datab(\inst7|always1~10_combout ),
	.datac(\inst7|out_y [1]),
	.datad(\inst7|always1~8_combout ),
	.cin(gnd),
	.combout(\inst7|always1~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|always1~11 .lut_mask = 16'hA181;
defparam \inst7|always1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N2
cycloneii_lcell_comb \inst7|Selector78~0 (
// Equation(s):
// \inst7|Selector78~0_combout  = (!\inst7|state.DISPLAY~regout  & ((\inst7|always1~6_combout ) # ((!\inst7|out_y [7] & \inst7|always1~11_combout ))))

	.dataa(\inst7|always1~6_combout ),
	.datab(\inst7|out_y [7]),
	.datac(\inst7|always1~11_combout ),
	.datad(\inst7|state.DISPLAY~regout ),
	.cin(gnd),
	.combout(\inst7|Selector78~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector78~0 .lut_mask = 16'h00BA;
defparam \inst7|Selector78~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N12
cycloneii_lcell_comb \inst7|Selector78~1 (
// Equation(s):
// \inst7|Selector78~1_combout  = (\inst7|Selector78~0_combout ) # ((\inst7|state.DISPLAY~regout  & !\inst7|second_channel~regout ))

	.dataa(\inst7|state.DISPLAY~regout ),
	.datab(vcc),
	.datac(\inst7|second_channel~regout ),
	.datad(\inst7|Selector78~0_combout ),
	.cin(gnd),
	.combout(\inst7|Selector78~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector78~1 .lut_mask = 16'hFF0A;
defparam \inst7|Selector78~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N0
cycloneii_lcell_comb \inst7|RGB[11]~feeder (
// Equation(s):
// \inst7|RGB[11]~feeder_combout  = \inst7|Selector78~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|Selector78~1_combout ),
	.cin(gnd),
	.combout(\inst7|RGB[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|RGB[11]~feeder .lut_mask = 16'hFF00;
defparam \inst7|RGB[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N2
cycloneii_lcell_comb \inst7|RGB[11]~0 (
// Equation(s):
// \inst7|RGB[11]~0_combout  = (!\inst7|state~10_combout  & \KEY~combout [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst7|state~10_combout ),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\inst7|RGB[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|RGB[11]~0 .lut_mask = 16'h0F00;
defparam \inst7|RGB[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y17_N1
cycloneii_lcell_ff \inst7|RGB[11] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|RGB[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|RGB[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|RGB [11]));

// Location: LCCOMB_X49_Y9_N10
cycloneii_lcell_comb \inst7|Selector76~1 (
// Equation(s):
// \inst7|Selector76~1_combout  = (\inst7|read_addr [0] & ((\inst7|state.DISPLAY~regout ) # ((!\inst7|Equal5~1_combout  & !\inst7|state.CLEAN~regout ))))

	.dataa(\inst7|Equal5~1_combout ),
	.datab(\inst7|state.CLEAN~regout ),
	.datac(\inst7|state.DISPLAY~regout ),
	.datad(\inst7|read_addr [0]),
	.cin(gnd),
	.combout(\inst7|Selector76~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector76~1 .lut_mask = 16'hF100;
defparam \inst7|Selector76~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N6
cycloneii_lcell_comb \inst7|Selector76~2 (
// Equation(s):
// \inst7|Selector76~2_combout  = (\inst7|Selector76~1_combout ) # ((\inst7|Selector76~0_combout  & \inst7|out_x [0]))

	.dataa(vcc),
	.datab(\inst7|Selector76~0_combout ),
	.datac(\inst7|out_x [0]),
	.datad(\inst7|Selector76~1_combout ),
	.cin(gnd),
	.combout(\inst7|Selector76~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector76~2 .lut_mask = 16'hFFC0;
defparam \inst7|Selector76~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y10_N7
cycloneii_lcell_ff \inst7|out_x[0] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|Selector76~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|out_x [0]));

// Location: LCCOMB_X50_Y10_N4
cycloneii_lcell_comb \inst|WRITE_PIXEL_ADDRESS[0]~feeder (
// Equation(s):
// \inst|WRITE_PIXEL_ADDRESS[0]~feeder_combout  = \inst7|out_x [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|out_x [0]),
	.cin(gnd),
	.combout(\inst|WRITE_PIXEL_ADDRESS[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WRITE_PIXEL_ADDRESS[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|WRITE_PIXEL_ADDRESS[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y10_N5
cycloneii_lcell_ff \inst|WRITE_PIXEL_ADDRESS[0] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|WRITE_PIXEL_ADDRESS[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|WRITE_PIXEL_ADDRESS [0]));

// Location: LCCOMB_X49_Y9_N30
cycloneii_lcell_comb \inst7|Selector75~0 (
// Equation(s):
// \inst7|Selector75~0_combout  = (\inst7|state~10_combout  & (((\inst7|out_x [1] & \inst7|Selector76~0_combout )))) # (!\inst7|state~10_combout  & ((\inst7|read_addr [1]) # ((\inst7|out_x [1] & \inst7|Selector76~0_combout ))))

	.dataa(\inst7|state~10_combout ),
	.datab(\inst7|read_addr [1]),
	.datac(\inst7|out_x [1]),
	.datad(\inst7|Selector76~0_combout ),
	.cin(gnd),
	.combout(\inst7|Selector75~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector75~0 .lut_mask = 16'hF444;
defparam \inst7|Selector75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N31
cycloneii_lcell_ff \inst7|out_x[1] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|Selector75~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|out_x [1]));

// Location: LCCOMB_X48_Y9_N24
cycloneii_lcell_comb \inst|WRITE_PIXEL_ADDRESS[1]~feeder (
// Equation(s):
// \inst|WRITE_PIXEL_ADDRESS[1]~feeder_combout  = \inst7|out_x [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|out_x [1]),
	.cin(gnd),
	.combout(\inst|WRITE_PIXEL_ADDRESS[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WRITE_PIXEL_ADDRESS[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|WRITE_PIXEL_ADDRESS[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y9_N25
cycloneii_lcell_ff \inst|WRITE_PIXEL_ADDRESS[1] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|WRITE_PIXEL_ADDRESS[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|WRITE_PIXEL_ADDRESS [1]));

// Location: LCFF_X50_Y9_N3
cycloneii_lcell_ff \inst7|read_addr[2] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|read_addr~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|read_addr [2]));

// Location: LCCOMB_X50_Y9_N22
cycloneii_lcell_comb \inst7|Selector74~0 (
// Equation(s):
// \inst7|Selector74~0_combout  = (\inst7|state~10_combout  & (\inst7|Selector76~0_combout  & (\inst7|out_x [2]))) # (!\inst7|state~10_combout  & ((\inst7|read_addr [2]) # ((\inst7|Selector76~0_combout  & \inst7|out_x [2]))))

	.dataa(\inst7|state~10_combout ),
	.datab(\inst7|Selector76~0_combout ),
	.datac(\inst7|out_x [2]),
	.datad(\inst7|read_addr [2]),
	.cin(gnd),
	.combout(\inst7|Selector74~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector74~0 .lut_mask = 16'hD5C0;
defparam \inst7|Selector74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y9_N23
cycloneii_lcell_ff \inst7|out_x[2] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|Selector74~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|out_x [2]));

// Location: LCCOMB_X50_Y9_N30
cycloneii_lcell_comb \inst|WRITE_PIXEL_ADDRESS[2]~feeder (
// Equation(s):
// \inst|WRITE_PIXEL_ADDRESS[2]~feeder_combout  = \inst7|out_x [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|out_x [2]),
	.cin(gnd),
	.combout(\inst|WRITE_PIXEL_ADDRESS[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WRITE_PIXEL_ADDRESS[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|WRITE_PIXEL_ADDRESS[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y9_N31
cycloneii_lcell_ff \inst|WRITE_PIXEL_ADDRESS[2] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|WRITE_PIXEL_ADDRESS[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|WRITE_PIXEL_ADDRESS [2]));

// Location: LCCOMB_X50_Y9_N4
cycloneii_lcell_comb \inst7|Selector73~0 (
// Equation(s):
// \inst7|Selector73~0_combout  = (\inst7|read_addr [3] & (((\inst7|Selector76~0_combout  & \inst7|out_x [3])) # (!\inst7|state~10_combout ))) # (!\inst7|read_addr [3] & (\inst7|Selector76~0_combout  & (\inst7|out_x [3])))

	.dataa(\inst7|read_addr [3]),
	.datab(\inst7|Selector76~0_combout ),
	.datac(\inst7|out_x [3]),
	.datad(\inst7|state~10_combout ),
	.cin(gnd),
	.combout(\inst7|Selector73~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector73~0 .lut_mask = 16'hC0EA;
defparam \inst7|Selector73~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y9_N5
cycloneii_lcell_ff \inst7|out_x[3] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|Selector73~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|out_x [3]));

// Location: LCCOMB_X51_Y9_N24
cycloneii_lcell_comb \inst|WRITE_PIXEL_ADDRESS[3]~feeder (
// Equation(s):
// \inst|WRITE_PIXEL_ADDRESS[3]~feeder_combout  = \inst7|out_x [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst7|out_x [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|WRITE_PIXEL_ADDRESS[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WRITE_PIXEL_ADDRESS[3]~feeder .lut_mask = 16'hF0F0;
defparam \inst|WRITE_PIXEL_ADDRESS[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y9_N25
cycloneii_lcell_ff \inst|WRITE_PIXEL_ADDRESS[3] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|WRITE_PIXEL_ADDRESS[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|WRITE_PIXEL_ADDRESS [3]));

// Location: LCCOMB_X51_Y9_N30
cycloneii_lcell_comb \inst7|Selector72~0 (
// Equation(s):
// \inst7|Selector72~0_combout  = (\inst7|Selector76~0_combout  & ((\inst7|out_x [4]) # ((!\inst7|state~10_combout  & \inst7|read_addr [4])))) # (!\inst7|Selector76~0_combout  & (!\inst7|state~10_combout  & ((\inst7|read_addr [4]))))

	.dataa(\inst7|Selector76~0_combout ),
	.datab(\inst7|state~10_combout ),
	.datac(\inst7|out_x [4]),
	.datad(\inst7|read_addr [4]),
	.cin(gnd),
	.combout(\inst7|Selector72~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector72~0 .lut_mask = 16'hB3A0;
defparam \inst7|Selector72~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y9_N31
cycloneii_lcell_ff \inst7|out_x[4] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|Selector72~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|out_x [4]));

// Location: LCCOMB_X51_Y9_N6
cycloneii_lcell_comb \inst|WRITE_PIXEL_ADDRESS[4]~feeder (
// Equation(s):
// \inst|WRITE_PIXEL_ADDRESS[4]~feeder_combout  = \inst7|out_x [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|out_x [4]),
	.cin(gnd),
	.combout(\inst|WRITE_PIXEL_ADDRESS[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WRITE_PIXEL_ADDRESS[4]~feeder .lut_mask = 16'hFF00;
defparam \inst|WRITE_PIXEL_ADDRESS[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y9_N7
cycloneii_lcell_ff \inst|WRITE_PIXEL_ADDRESS[4] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|WRITE_PIXEL_ADDRESS[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|WRITE_PIXEL_ADDRESS [4]));

// Location: LCFF_X50_Y10_N11
cycloneii_lcell_ff \inst|WRITE_PIXEL_ADDRESS[5] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|WRITE_PIXEL_ADDRESS[5]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|WRITE_PIXEL_ADDRESS [5]));

// Location: LCFF_X50_Y10_N13
cycloneii_lcell_ff \inst|WRITE_PIXEL_ADDRESS[6] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|WRITE_PIXEL_ADDRESS[6]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|WRITE_PIXEL_ADDRESS [6]));

// Location: LCFF_X50_Y10_N15
cycloneii_lcell_ff \inst|WRITE_PIXEL_ADDRESS[7] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|WRITE_PIXEL_ADDRESS[7]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|WRITE_PIXEL_ADDRESS [7]));

// Location: LCFF_X50_Y10_N17
cycloneii_lcell_ff \inst|WRITE_PIXEL_ADDRESS[8] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|WRITE_PIXEL_ADDRESS[8]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|WRITE_PIXEL_ADDRESS [8]));

// Location: LCFF_X50_Y10_N19
cycloneii_lcell_ff \inst|WRITE_PIXEL_ADDRESS[9] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|WRITE_PIXEL_ADDRESS[9]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|WRITE_PIXEL_ADDRESS [9]));

// Location: LCFF_X50_Y10_N21
cycloneii_lcell_ff \inst|WRITE_PIXEL_ADDRESS[10] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|WRITE_PIXEL_ADDRESS[10]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|WRITE_PIXEL_ADDRESS [10]));

// Location: LCFF_X50_Y10_N23
cycloneii_lcell_ff \inst|WRITE_PIXEL_ADDRESS[11] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|WRITE_PIXEL_ADDRESS[11]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|WRITE_PIXEL_ADDRESS [11]));

// Location: LCCOMB_X27_Y26_N16
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N30
cycloneii_lcell_comb \inst|Add8~26 (
// Equation(s):
// \inst|Add8~26_combout  = (\inst|Add8~4_combout  & \inst|VGA_H_STATE.DISP~regout )

	.dataa(\inst|Add8~4_combout ),
	.datab(vcc),
	.datac(\inst|VGA_H_STATE.DISP~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add8~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~26 .lut_mask = 16'hA0A0;
defparam \inst|Add8~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y29_N31
cycloneii_lcell_ff \inst|VGA_H_PIXEL[2] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|Add8~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_H_PIXEL [2]));

// Location: LCCOMB_X27_Y29_N26
cycloneii_lcell_comb \inst|VGA_PIXEL_ADDRESS[0]~feeder (
// Equation(s):
// \inst|VGA_PIXEL_ADDRESS[0]~feeder_combout  = \inst|VGA_H_PIXEL [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|VGA_H_PIXEL [2]),
	.cin(gnd),
	.combout(\inst|VGA_PIXEL_ADDRESS[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_PIXEL_ADDRESS[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|VGA_PIXEL_ADDRESS[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y29_N27
cycloneii_lcell_ff \inst|VGA_PIXEL_ADDRESS[0] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_PIXEL_ADDRESS[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_PIXEL_ADDRESS [0]));

// Location: LCFF_X27_Y29_N21
cycloneii_lcell_ff \inst|VGA_PIXEL_ADDRESS[1] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst|VGA_H_PIXEL [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_PIXEL_ADDRESS [1]));

// Location: LCCOMB_X29_Y29_N26
cycloneii_lcell_comb \inst|Add8~28 (
// Equation(s):
// \inst|Add8~28_combout  = (\inst|Add8~8_combout  & \inst|VGA_H_STATE.DISP~regout )

	.dataa(\inst|Add8~8_combout ),
	.datab(vcc),
	.datac(\inst|VGA_H_STATE.DISP~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add8~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~28 .lut_mask = 16'hA0A0;
defparam \inst|Add8~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y29_N27
cycloneii_lcell_ff \inst|VGA_H_PIXEL[4] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|Add8~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_H_PIXEL [4]));

// Location: LCCOMB_X29_Y29_N24
cycloneii_lcell_comb \inst|VGA_PIXEL_ADDRESS[2]~feeder (
// Equation(s):
// \inst|VGA_PIXEL_ADDRESS[2]~feeder_combout  = \inst|VGA_H_PIXEL [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|VGA_H_PIXEL [4]),
	.cin(gnd),
	.combout(\inst|VGA_PIXEL_ADDRESS[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_PIXEL_ADDRESS[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|VGA_PIXEL_ADDRESS[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y29_N25
cycloneii_lcell_ff \inst|VGA_PIXEL_ADDRESS[2] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_PIXEL_ADDRESS[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_PIXEL_ADDRESS [2]));

// Location: LCCOMB_X27_Y29_N2
cycloneii_lcell_comb \inst|Add8~29 (
// Equation(s):
// \inst|Add8~29_combout  = (\inst|VGA_H_STATE.DISP~regout  & \inst|Add8~10_combout )

	.dataa(\inst|VGA_H_STATE.DISP~regout ),
	.datab(vcc),
	.datac(\inst|Add8~10_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add8~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~29 .lut_mask = 16'hA0A0;
defparam \inst|Add8~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y29_N3
cycloneii_lcell_ff \inst|VGA_H_PIXEL[5] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|Add8~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_H_PIXEL [5]));

// Location: LCCOMB_X27_Y29_N10
cycloneii_lcell_comb \inst|VGA_PIXEL_ADDRESS[3]~feeder (
// Equation(s):
// \inst|VGA_PIXEL_ADDRESS[3]~feeder_combout  = \inst|VGA_H_PIXEL [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|VGA_H_PIXEL [5]),
	.cin(gnd),
	.combout(\inst|VGA_PIXEL_ADDRESS[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_PIXEL_ADDRESS[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|VGA_PIXEL_ADDRESS[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y29_N11
cycloneii_lcell_ff \inst|VGA_PIXEL_ADDRESS[3] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_PIXEL_ADDRESS[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_PIXEL_ADDRESS [3]));

// Location: LCCOMB_X27_Y29_N12
cycloneii_lcell_comb \inst|Add8~30 (
// Equation(s):
// \inst|Add8~30_combout  = (\inst|VGA_H_STATE.DISP~regout  & \inst|Add8~12_combout )

	.dataa(\inst|VGA_H_STATE.DISP~regout ),
	.datab(vcc),
	.datac(\inst|Add8~12_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add8~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~30 .lut_mask = 16'hA0A0;
defparam \inst|Add8~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y29_N13
cycloneii_lcell_ff \inst|VGA_H_PIXEL[6] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|Add8~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_H_PIXEL [6]));

// Location: LCCOMB_X27_Y29_N8
cycloneii_lcell_comb \inst|VGA_PIXEL_ADDRESS[4]~feeder (
// Equation(s):
// \inst|VGA_PIXEL_ADDRESS[4]~feeder_combout  = \inst|VGA_H_PIXEL [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|VGA_H_PIXEL [6]),
	.cin(gnd),
	.combout(\inst|VGA_PIXEL_ADDRESS[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_PIXEL_ADDRESS[4]~feeder .lut_mask = 16'hFF00;
defparam \inst|VGA_PIXEL_ADDRESS[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y29_N9
cycloneii_lcell_ff \inst|VGA_PIXEL_ADDRESS[4] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_PIXEL_ADDRESS[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_PIXEL_ADDRESS [4]));

// Location: LCFF_X27_Y28_N5
cycloneii_lcell_ff \inst|VGA_PIXEL_ADDRESS[5] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_PIXEL_ADDRESS[5]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_PIXEL_ADDRESS [5]));

// Location: LCFF_X27_Y28_N7
cycloneii_lcell_ff \inst|VGA_PIXEL_ADDRESS[6] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_PIXEL_ADDRESS[6]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_PIXEL_ADDRESS [6]));

// Location: LCFF_X27_Y28_N9
cycloneii_lcell_ff \inst|VGA_PIXEL_ADDRESS[7] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_PIXEL_ADDRESS[7]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_PIXEL_ADDRESS [7]));

// Location: LCFF_X27_Y28_N11
cycloneii_lcell_ff \inst|VGA_PIXEL_ADDRESS[8] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_PIXEL_ADDRESS[8]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_PIXEL_ADDRESS [8]));

// Location: LCFF_X27_Y28_N13
cycloneii_lcell_ff \inst|VGA_PIXEL_ADDRESS[9] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_PIXEL_ADDRESS[9]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_PIXEL_ADDRESS [9]));

// Location: LCFF_X27_Y28_N15
cycloneii_lcell_ff \inst|VGA_PIXEL_ADDRESS[10] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_PIXEL_ADDRESS[10]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_PIXEL_ADDRESS [10]));

// Location: LCFF_X27_Y28_N17
cycloneii_lcell_ff \inst|VGA_PIXEL_ADDRESS[11] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_PIXEL_ADDRESS[11]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_PIXEL_ADDRESS [11]));

// Location: M4K_X52_Y23
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode820w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~0_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [11]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 11;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 11;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'h00800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'h8000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080;
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N6
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~1 (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~1_combout  = (!\inst|WRITE_PIXEL_ADDRESS [13] & (!\inst|WRITE_PIXEL_ADDRESS [14] & \inst|WRITE_PIXEL_ADDRESS [12]))

	.dataa(vcc),
	.datab(\inst|WRITE_PIXEL_ADDRESS [13]),
	.datac(\inst|WRITE_PIXEL_ADDRESS [14]),
	.datad(\inst|WRITE_PIXEL_ADDRESS [12]),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~1 .lut_mask = 16'h0300;
defparam \inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N12
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~1 (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~1_combout  = (!\inst|VGA_PIXEL_ADDRESS [13] & (!\inst|VGA_PIXEL_ADDRESS [14] & \inst|VGA_PIXEL_ADDRESS [12]))

	.dataa(\inst|VGA_PIXEL_ADDRESS [13]),
	.datab(vcc),
	.datac(\inst|VGA_PIXEL_ADDRESS [14]),
	.datad(\inst|VGA_PIXEL_ADDRESS [12]),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~1 .lut_mask = 16'h0500;
defparam \inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y21
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode810w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~1_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~1_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [11]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 11;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 11;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h0008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800008000080000800008000;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h08000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008;
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N18
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout  = \inst|VGA_PIXEL_ADDRESS [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|VGA_PIXEL_ADDRESS [12]),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|address_reg_b[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|SB|altsyncram_component|auto_generated|address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y25_N19
cycloneii_lcell_ff \inst|SB|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|SB|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|SB|altsyncram_component|auto_generated|address_reg_b [0]));

// Location: LCCOMB_X25_Y25_N6
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout  = \inst|SB|altsyncram_component|auto_generated|address_reg_b [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|SB|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|SB|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y25_N7
cycloneii_lcell_ff \inst|SB|altsyncram_component|auto_generated|out_address_reg_b[0] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0]));

// Location: LCCOMB_X25_Y20_N0
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1431w[0]~0 (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1431w[0]~0_combout  = (\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst|SB|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 ))) # 
// (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & (\inst|SB|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ))))

	.dataa(\inst|SB|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ),
	.datab(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\inst|SB|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 ),
	.datad(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1431w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1431w[0]~0 .lut_mask = 16'hFC22;
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1431w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N2
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1431w[0]~1 (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1431w[0]~1_combout  = (\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1431w[0]~0_combout  & 
// (\inst|SB|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 )) # (!\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1431w[0]~0_combout  & ((\inst|SB|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ))))) # 
// (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1431w[0]~0_combout ))))

	.dataa(\inst|SB|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 ),
	.datab(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\inst|SB|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ),
	.datad(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1431w[0]~0_combout ),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1431w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1431w[0]~1 .lut_mask = 16'hBBC0;
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1431w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N10
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0 (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0_combout  = (!\inst|WRITE_PIXEL_ADDRESS [13] & (\inst|WRITE_PIXEL_ADDRESS [14] & !\inst|WRITE_PIXEL_ADDRESS [12]))

	.dataa(vcc),
	.datab(\inst|WRITE_PIXEL_ADDRESS [13]),
	.datac(\inst|WRITE_PIXEL_ADDRESS [14]),
	.datad(\inst|WRITE_PIXEL_ADDRESS [12]),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0 .lut_mask = 16'h0030;
defparam \inst|SB|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N18
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|decode_b|w_anode840w[3]~0 (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|decode_b|w_anode840w[3]~0_combout  = (\inst|VGA_PIXEL_ADDRESS [14] & (!\inst|VGA_PIXEL_ADDRESS [13] & !\inst|VGA_PIXEL_ADDRESS [12]))

	.dataa(\inst|VGA_PIXEL_ADDRESS [14]),
	.datab(vcc),
	.datac(\inst|VGA_PIXEL_ADDRESS [13]),
	.datad(\inst|VGA_PIXEL_ADDRESS [12]),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode840w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|decode_b|w_anode840w[3]~0 .lut_mask = 16'h000A;
defparam \inst|SB|altsyncram_component|auto_generated|decode_b|w_anode840w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y24
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode840w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [11]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 11;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = 2048'h00080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000;
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N12
cycloneii_lcell_comb \inst|VGA_B~0 (
// Equation(s):
// \inst|VGA_B~0_combout  = (\inst|always4~0_combout  & ((\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\inst|SB|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ))) # 
// (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & (\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1431w[0]~1_combout ))))

	.dataa(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1431w[0]~1_combout ),
	.datac(\inst|SB|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ),
	.datad(\inst|always4~0_combout ),
	.cin(gnd),
	.combout(\inst|VGA_B~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_B~0 .lut_mask = 16'hE400;
defparam \inst|VGA_B~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N13
cycloneii_lcell_ff \inst|VGA_B[9] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_B~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_B [9]));

// Location: LCCOMB_X47_Y17_N30
cycloneii_lcell_comb \inst7|RGB[10]~feeder (
// Equation(s):
// \inst7|RGB[10]~feeder_combout  = \inst7|Selector78~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|Selector78~1_combout ),
	.cin(gnd),
	.combout(\inst7|RGB[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|RGB[10]~feeder .lut_mask = 16'hFF00;
defparam \inst7|RGB[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y17_N31
cycloneii_lcell_ff \inst7|RGB[10] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|RGB[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|RGB[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|RGB [10]));

// Location: M4K_X26_Y14
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode820w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~0_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [10]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 10;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'h00800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'h8000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080;
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N30
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|decode_a|w_anode793w[3] (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|decode_a|w_anode793w [3] = (!\inst|WRITE_PIXEL_ADDRESS [13] & (!\inst|WRITE_PIXEL_ADDRESS [14] & !\inst|WRITE_PIXEL_ADDRESS [12]))

	.dataa(vcc),
	.datab(\inst|WRITE_PIXEL_ADDRESS [13]),
	.datac(\inst|WRITE_PIXEL_ADDRESS [14]),
	.datad(\inst|WRITE_PIXEL_ADDRESS [12]),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode793w [3]),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|decode_a|w_anode793w[3] .lut_mask = 16'h0003;
defparam \inst|SB|altsyncram_component|auto_generated|decode_a|w_anode793w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N22
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|decode_b|w_anode793w[3] (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|decode_b|w_anode793w [3] = (!\inst|VGA_PIXEL_ADDRESS [13] & (!\inst|VGA_PIXEL_ADDRESS [14] & !\inst|VGA_PIXEL_ADDRESS [12]))

	.dataa(\inst|VGA_PIXEL_ADDRESS [13]),
	.datab(vcc),
	.datac(\inst|VGA_PIXEL_ADDRESS [14]),
	.datad(\inst|VGA_PIXEL_ADDRESS [12]),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode793w [3]),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|decode_b|w_anode793w[3] .lut_mask = 16'h0005;
defparam \inst|SB|altsyncram_component|auto_generated|decode_b|w_anode793w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y12
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode793w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode793w [3]),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode793w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [10]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h0080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1383w[0]~0 (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1383w[0]~0_combout  = (\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\inst|SB|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ) # 
// ((\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\inst|SB|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0  & 
// !\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\inst|SB|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ),
	.datac(\inst|SB|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ),
	.datad(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1383w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1383w[0]~0 .lut_mask = 16'hAAD8;
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1383w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y12
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode810w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~1_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~1_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [10]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 10;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 10;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h0008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800008000080000800008000;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h08000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008;
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1383w[0]~1 (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1383w[0]~1_combout  = (\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1383w[0]~0_combout  & ((\inst|SB|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 ) # 
// ((!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1383w[0]~0_combout  & (((\inst|SB|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0  & 
// \inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\inst|SB|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 ),
	.datab(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1383w[0]~0_combout ),
	.datac(\inst|SB|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ),
	.datad(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1383w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1383w[0]~1 .lut_mask = 16'hB8CC;
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1383w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y15
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode840w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [10]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 10;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = 2048'h00080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000;
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N0
cycloneii_lcell_comb \inst|VGA_B~1 (
// Equation(s):
// \inst|VGA_B~1_combout  = (\inst|always4~0_combout  & ((\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\inst|SB|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ))) # 
// (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & (\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1383w[0]~1_combout ))))

	.dataa(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1383w[0]~1_combout ),
	.datac(\inst|SB|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ),
	.datad(\inst|always4~0_combout ),
	.cin(gnd),
	.combout(\inst|VGA_B~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_B~1 .lut_mask = 16'hE400;
defparam \inst|VGA_B~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y15_N1
cycloneii_lcell_ff \inst|VGA_B[8] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_B~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_B [8]));

// Location: LCCOMB_X47_Y17_N8
cycloneii_lcell_comb \inst7|RGB[9]~feeder (
// Equation(s):
// \inst7|RGB[9]~feeder_combout  = \inst7|Selector78~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|Selector78~1_combout ),
	.cin(gnd),
	.combout(\inst7|RGB[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|RGB[9]~feeder .lut_mask = 16'hFF00;
defparam \inst7|RGB[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y17_N9
cycloneii_lcell_ff \inst7|RGB[9] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|RGB[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|RGB[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|RGB [9]));

// Location: M4K_X52_Y18
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode793w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode793w [3]),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode793w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [9]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h0080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N24
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1335w[0]~0 (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1335w[0]~0_combout  = (\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst|SB|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ) # 
// ((\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\inst|SB|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0  & 
// !\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1]))))

	.dataa(\inst|SB|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ),
	.datab(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\inst|SB|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ),
	.datad(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1335w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1335w[0]~0 .lut_mask = 16'hCCB8;
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1335w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y20
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode820w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~0_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [9]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 9;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 9;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'h00800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'h0000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080;
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N22
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1335w[0]~1 (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1335w[0]~1_combout  = (\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1335w[0]~0_combout  & 
// (\inst|SB|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 )) # (!\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1335w[0]~0_combout  & ((\inst|SB|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ))))) # 
// (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1335w[0]~0_combout ))))

	.dataa(\inst|SB|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ),
	.datab(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1335w[0]~0_combout ),
	.datad(\inst|SB|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1335w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1335w[0]~1 .lut_mask = 16'hBCB0;
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1335w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y20
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode840w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [9]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 9;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = 2048'h00080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000;
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N6
cycloneii_lcell_comb \inst|VGA_B~2 (
// Equation(s):
// \inst|VGA_B~2_combout  = (\inst|always4~0_combout  & ((\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\inst|SB|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 ))) # 
// (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & (\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1335w[0]~1_combout ))))

	.dataa(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1335w[0]~1_combout ),
	.datac(\inst|SB|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 ),
	.datad(\inst|always4~0_combout ),
	.cin(gnd),
	.combout(\inst|VGA_B~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_B~2 .lut_mask = 16'hE400;
defparam \inst|VGA_B~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N7
cycloneii_lcell_ff \inst|VGA_B[7] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_B~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_B [7]));

// Location: LCCOMB_X47_Y17_N26
cycloneii_lcell_comb \inst7|RGB[8]~feeder (
// Equation(s):
// \inst7|RGB[8]~feeder_combout  = \inst7|Selector78~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|Selector78~1_combout ),
	.cin(gnd),
	.combout(\inst7|RGB[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|RGB[8]~feeder .lut_mask = 16'hFF00;
defparam \inst7|RGB[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y17_N27
cycloneii_lcell_ff \inst7|RGB[8] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|RGB[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|RGB[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|RGB [8]));

// Location: M4K_X26_Y17
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode820w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~0_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [8]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 8;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'h01800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'h8000180001800008000080000800008000080001800018000180000800008000080000800008000180001800008000080000800008000080000800018000180001800018000180001800018000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000008000080000800008000080000800008000180001800018000180000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080;
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N28
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1287w[0]~0 (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1287w[0]~0_combout  = (\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\inst|SB|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 ))) # 
// (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & (\inst|SB|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ))))

	.dataa(\inst|SB|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ),
	.datab(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\inst|SB|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 ),
	.datad(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1287w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1287w[0]~0 .lut_mask = 16'hFC22;
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1287w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y17
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode810w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~1_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~1_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [8]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 8;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 8;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h0008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800008000080000800008000080000800018000180001800018000180000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800008000080000800008000;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h08000080000800018000180001800018000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008;
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N26
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1287w[0]~1 (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1287w[0]~1_combout  = (\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1287w[0]~0_combout  & ((\inst|SB|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ) # 
// ((!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1287w[0]~0_combout  & (((\inst|SB|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0  & 
// \inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\inst|SB|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ),
	.datab(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1287w[0]~0_combout ),
	.datac(\inst|SB|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ),
	.datad(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1287w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1287w[0]~1 .lut_mask = 16'hB8CC;
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1287w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y18
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode840w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [8]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 8;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFBFFFFBFFFFBFFFFFFFFFFFFFFFFFFFFFFFF80000800008000080000800008000080000800018000180001800018000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = 2048'h00080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000;
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N8
cycloneii_lcell_comb \inst|VGA_B~3 (
// Equation(s):
// \inst|VGA_B~3_combout  = (\inst|always4~0_combout  & ((\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\inst|SB|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 ))) # 
// (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & (\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1287w[0]~1_combout ))))

	.dataa(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1287w[0]~1_combout ),
	.datac(\inst|SB|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 ),
	.datad(\inst|always4~0_combout ),
	.cin(gnd),
	.combout(\inst|VGA_B~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_B~3 .lut_mask = 16'hE400;
defparam \inst|VGA_B~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N9
cycloneii_lcell_ff \inst|VGA_B[6] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_B~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_B [6]));

// Location: LCCOMB_X27_Y35_N0
cycloneii_lcell_comb \inst|VGA_B[5]~feeder (
// Equation(s):
// \inst|VGA_B[5]~feeder_combout  = \inst|always4~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|always4~0_combout ),
	.cin(gnd),
	.combout(\inst|VGA_B[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_B[5]~feeder .lut_mask = 16'hFF00;
defparam \inst|VGA_B[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y35_N1
cycloneii_lcell_ff \inst|VGA_B[5] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_B[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_B [5]));

// Location: LCCOMB_X27_Y35_N22
cycloneii_lcell_comb \inst|VGA_B[4]~feeder (
// Equation(s):
// \inst|VGA_B[4]~feeder_combout  = \inst|always4~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|always4~0_combout ),
	.cin(gnd),
	.combout(\inst|VGA_B[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_B[4]~feeder .lut_mask = 16'hFF00;
defparam \inst|VGA_B[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y35_N23
cycloneii_lcell_ff \inst|VGA_B[4] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_B[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_B [4]));

// Location: LCCOMB_X27_Y35_N20
cycloneii_lcell_comb \inst|VGA_B[3]~feeder (
// Equation(s):
// \inst|VGA_B[3]~feeder_combout  = \inst|always4~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|always4~0_combout ),
	.cin(gnd),
	.combout(\inst|VGA_B[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_B[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|VGA_B[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y35_N21
cycloneii_lcell_ff \inst|VGA_B[3] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_B[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_B [3]));

// Location: LCCOMB_X27_Y35_N18
cycloneii_lcell_comb \inst|VGA_B[2]~feeder (
// Equation(s):
// \inst|VGA_B[2]~feeder_combout  = \inst|always4~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|always4~0_combout ),
	.cin(gnd),
	.combout(\inst|VGA_B[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_B[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|VGA_B[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y35_N19
cycloneii_lcell_ff \inst|VGA_B[2] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_B[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_B [2]));

// Location: LCCOMB_X27_Y35_N12
cycloneii_lcell_comb \inst|VGA_B[1]~feeder (
// Equation(s):
// \inst|VGA_B[1]~feeder_combout  = \inst|always4~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|always4~0_combout ),
	.cin(gnd),
	.combout(\inst|VGA_B[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_B[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|VGA_B[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y35_N13
cycloneii_lcell_ff \inst|VGA_B[1] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_B[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_B [1]));

// Location: LCCOMB_X27_Y35_N2
cycloneii_lcell_comb \inst|VGA_B[0]~feeder (
// Equation(s):
// \inst|VGA_B[0]~feeder_combout  = \inst|always4~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|always4~0_combout ),
	.cin(gnd),
	.combout(\inst|VGA_B[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_B[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|VGA_B[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y35_N3
cycloneii_lcell_ff \inst|VGA_B[0] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_B[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_B [0]));

// Location: LCCOMB_X27_Y14_N18
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~2 (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~2_combout  = (\inst|WRITE_PIXEL_ADDRESS [13] & (!\inst|WRITE_PIXEL_ADDRESS [14] & \inst|WRITE_PIXEL_ADDRESS [12]))

	.dataa(vcc),
	.datab(\inst|WRITE_PIXEL_ADDRESS [13]),
	.datac(\inst|WRITE_PIXEL_ADDRESS [14]),
	.datad(\inst|WRITE_PIXEL_ADDRESS [12]),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~2 .lut_mask = 16'h0C00;
defparam \inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N30
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~2 (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~2_combout  = (!\inst|VGA_PIXEL_ADDRESS [14] & (\inst|VGA_PIXEL_ADDRESS [13] & \inst|VGA_PIXEL_ADDRESS [12]))

	.dataa(\inst|VGA_PIXEL_ADDRESS [14]),
	.datab(\inst|VGA_PIXEL_ADDRESS [13]),
	.datac(\inst|VGA_PIXEL_ADDRESS [12]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~2 .lut_mask = 16'h4040;
defparam \inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N16
cycloneii_lcell_comb \inst7|RGB[7]~feeder (
// Equation(s):
// \inst7|RGB[7]~feeder_combout  = \inst7|Selector78~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|Selector78~1_combout ),
	.cin(gnd),
	.combout(\inst7|RGB[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|RGB[7]~feeder .lut_mask = 16'hFF00;
defparam \inst7|RGB[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y17_N17
cycloneii_lcell_ff \inst7|RGB[7] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|RGB[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|RGB[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|RGB [7]));

// Location: M4K_X13_Y10
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode830w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~2_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~2_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [7]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 7;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 7;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = 2048'h080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = 2048'h000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000800008000080000800008000080001800008000080000800008000080000800008000180000800;
// synopsys translate_on

// Location: M4K_X52_Y11
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode793w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode793w [3]),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode793w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [7]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h0080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X26_Y12
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode810w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~1_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~1_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [7]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 7;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 7;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h0008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800008000080000800008000;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h08000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008;
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N24
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1239w[0]~0 (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1239w[0]~0_combout  = (\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & (\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0])) # 
// (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst|SB|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ))) # 
// (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & (\inst|SB|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ))))

	.dataa(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\inst|SB|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.datad(\inst|SB|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1239w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1239w[0]~0 .lut_mask = 16'hDC98;
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1239w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y14
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode820w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~0_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [7]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h00800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'h8000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080;
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N2
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1239w[0]~1 (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1239w[0]~1_combout  = (\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1239w[0]~0_combout  & 
// (\inst|SB|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 )) # (!\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1239w[0]~0_combout  & ((\inst|SB|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ))))) # 
// (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1239w[0]~0_combout ))))

	.dataa(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\inst|SB|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 ),
	.datac(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1239w[0]~0_combout ),
	.datad(\inst|SB|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1239w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1239w[0]~1 .lut_mask = 16'hDAD0;
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1239w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N0
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|address_reg_b[2]~feeder (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout  = \inst|VGA_PIXEL_ADDRESS [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|VGA_PIXEL_ADDRESS [14]),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|address_reg_b[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|SB|altsyncram_component|auto_generated|address_reg_b[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y26_N1
cycloneii_lcell_ff \inst|SB|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|SB|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|SB|altsyncram_component|auto_generated|address_reg_b [2]));

// Location: LCCOMB_X25_Y26_N16
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout  = \inst|SB|altsyncram_component|auto_generated|address_reg_b [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|SB|altsyncram_component|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|SB|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y26_N17
cycloneii_lcell_ff \inst|SB|altsyncram_component|auto_generated|out_address_reg_b[2] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [2]));

// Location: LCCOMB_X25_Y15_N22
cycloneii_lcell_comb \inst|VGA_G~0 (
// Equation(s):
// \inst|VGA_G~0_combout  = (\inst|always4~0_combout  & ((\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & (\inst|SB|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 )) # 
// (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1239w[0]~1_combout )))))

	.dataa(\inst|SB|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 ),
	.datab(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1239w[0]~1_combout ),
	.datac(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\inst|always4~0_combout ),
	.cin(gnd),
	.combout(\inst|VGA_G~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_G~0 .lut_mask = 16'hAC00;
defparam \inst|VGA_G~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y15_N23
cycloneii_lcell_ff \inst|VGA_G[9] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_G~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_G [9]));

// Location: LCCOMB_X47_Y17_N14
cycloneii_lcell_comb \inst7|RGB[6]~feeder (
// Equation(s):
// \inst7|RGB[6]~feeder_combout  = \inst7|Selector78~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|Selector78~1_combout ),
	.cin(gnd),
	.combout(\inst7|RGB[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|RGB[6]~feeder .lut_mask = 16'hFF00;
defparam \inst7|RGB[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y17_N15
cycloneii_lcell_ff \inst7|RGB[6] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|RGB[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|RGB[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|RGB [6]));

// Location: M4K_X13_Y16
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode810w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~1_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~1_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [6]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 6;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 6;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h0008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800008000080000800008000;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h08000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008;
// synopsys translate_on

// Location: M4K_X13_Y9
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode830w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~2_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~2_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [6]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 6;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 6;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = 2048'h080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = 2048'h000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000800008000080000800008000080001800008000080000800008000080000800008000180000800;
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1191w[0]~1 (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1191w[0]~1_combout  = (\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1191w[0]~0_combout  & (((\inst|SB|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 ) # 
// (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1191w[0]~0_combout  & (\inst|SB|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0  & 
// ((\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1191w[0]~0_combout ),
	.datab(\inst|SB|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 ),
	.datac(\inst|SB|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 ),
	.datad(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1191w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1191w[0]~1 .lut_mask = 16'hE4AA;
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1191w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y13
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode840w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [6]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = 2048'h00080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000;
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N4
cycloneii_lcell_comb \inst|VGA_G~1 (
// Equation(s):
// \inst|VGA_G~1_combout  = (\inst|always4~0_combout  & ((\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\inst|SB|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ))) # 
// (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & (\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1191w[0]~1_combout ))))

	.dataa(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1191w[0]~1_combout ),
	.datac(\inst|SB|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ),
	.datad(\inst|always4~0_combout ),
	.cin(gnd),
	.combout(\inst|VGA_G~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_G~1 .lut_mask = 16'hE400;
defparam \inst|VGA_G~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y15_N5
cycloneii_lcell_ff \inst|VGA_G[8] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_G~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_G [8]));

// Location: LCCOMB_X47_Y17_N22
cycloneii_lcell_comb \inst7|Selector84~0 (
// Equation(s):
// \inst7|Selector84~0_combout  = (\inst7|Selector78~0_combout ) # ((\inst7|state.DISPLAY~regout  & \inst7|second_channel~regout ))

	.dataa(\inst7|state.DISPLAY~regout ),
	.datab(vcc),
	.datac(\inst7|second_channel~regout ),
	.datad(\inst7|Selector78~0_combout ),
	.cin(gnd),
	.combout(\inst7|Selector84~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Selector84~0 .lut_mask = 16'hFFA0;
defparam \inst7|Selector84~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N20
cycloneii_lcell_comb \inst7|RGB[5]~feeder (
// Equation(s):
// \inst7|RGB[5]~feeder_combout  = \inst7|Selector84~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|Selector84~0_combout ),
	.cin(gnd),
	.combout(\inst7|RGB[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|RGB[5]~feeder .lut_mask = 16'hFF00;
defparam \inst7|RGB[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y17_N21
cycloneii_lcell_ff \inst7|RGB[5] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|RGB[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|RGB[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|RGB [5]));

// Location: M4K_X26_Y13
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode840w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [5]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = 2048'h00080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000;
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N6
cycloneii_lcell_comb \inst|VGA_G~2 (
// Equation(s):
// \inst|VGA_G~2_combout  = (\inst|always4~0_combout  & ((\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\inst|SB|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 ))) # 
// (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & (\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1143w[0]~1_combout ))))

	.dataa(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1143w[0]~1_combout ),
	.datab(\inst|SB|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 ),
	.datac(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\inst|always4~0_combout ),
	.cin(gnd),
	.combout(\inst|VGA_G~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_G~2 .lut_mask = 16'hCA00;
defparam \inst|VGA_G~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y15_N7
cycloneii_lcell_ff \inst|VGA_G[7] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_G~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_G [7]));

// Location: LCCOMB_X47_Y17_N18
cycloneii_lcell_comb \inst7|RGB[4]~feeder (
// Equation(s):
// \inst7|RGB[4]~feeder_combout  = \inst7|Selector84~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|Selector84~0_combout ),
	.cin(gnd),
	.combout(\inst7|RGB[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|RGB[4]~feeder .lut_mask = 16'hFF00;
defparam \inst7|RGB[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y17_N19
cycloneii_lcell_ff \inst7|RGB[4] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|RGB[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|RGB[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|RGB [4]));

// Location: M4K_X26_Y9
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode830w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~2_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~2_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [4]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 4;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 4;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = 2048'h08000080000800018000180000800008000080000800008000080001BFFFCBFFFCBFFFEBFFFFBFFFFBFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000080000800008000080000800008000080001800018000180001800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = 2048'h00008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180000800008000080000800008000080001A0004A0005A0005A0005A0005A0005A0001A0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000080000800008000080000800008000080001800018000180001800008000080000800008000180001800;
// synopsys translate_on

// Location: M4K_X52_Y24
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode820w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~0_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [4]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h01800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h8000180001800008000080000800008000080001800018000180000800008000080000800008000180001800008000080000800008000080000800018000180001800018000180001800018000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000008000080000800008000080000800008000180001800018000180000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080;
// synopsys translate_on

// Location: M4K_X13_Y28
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode793w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode793w [3]),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode793w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [4]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800018000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001800008000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h0180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N16
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1095w[0]~0 (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1095w[0]~0_combout  = (\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & (\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & (\inst|SB|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 )) # 
// (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\inst|SB|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 )))))

	.dataa(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\inst|SB|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 ),
	.datad(\inst|SB|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1095w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1095w[0]~0 .lut_mask = 16'hD9C8;
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1095w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N18
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1095w[0]~1 (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1095w[0]~1_combout  = (\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1095w[0]~0_combout  & (((\inst|SB|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0 ) # 
// (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1095w[0]~0_combout  & (\inst|SB|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0  & 
// ((\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\inst|SB|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 ),
	.datab(\inst|SB|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0 ),
	.datac(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1095w[0]~0_combout ),
	.datad(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1095w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1095w[0]~1 .lut_mask = 16'hCAF0;
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1095w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y27
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode840w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [4]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFBFFFFBFFFFBFFFFFFFFFFFFFFFFFFFFFFFF80000800008000080000800008000080000800018000180001800018000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = 2048'h00080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000;
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N0
cycloneii_lcell_comb \inst|VGA_G~3 (
// Equation(s):
// \inst|VGA_G~3_combout  = (\inst|always4~0_combout  & ((\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\inst|SB|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 ))) # 
// (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & (\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1095w[0]~1_combout ))))

	.dataa(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1095w[0]~1_combout ),
	.datac(\inst|always4~0_combout ),
	.datad(\inst|SB|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst|VGA_G~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_G~3 .lut_mask = 16'hE040;
defparam \inst|VGA_G~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y25_N1
cycloneii_lcell_ff \inst|VGA_G[6] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_G~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_G [6]));

// Location: LCCOMB_X21_Y35_N22
cycloneii_lcell_comb \inst|VGA_G[5]~feeder (
// Equation(s):
// \inst|VGA_G[5]~feeder_combout  = \inst|always4~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|always4~0_combout ),
	.cin(gnd),
	.combout(\inst|VGA_G[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_G[5]~feeder .lut_mask = 16'hFF00;
defparam \inst|VGA_G[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y35_N23
cycloneii_lcell_ff \inst|VGA_G[5] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_G[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_G [5]));

// Location: LCCOMB_X21_Y35_N0
cycloneii_lcell_comb \inst|VGA_G[4]~feeder (
// Equation(s):
// \inst|VGA_G[4]~feeder_combout  = \inst|always4~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|always4~0_combout ),
	.cin(gnd),
	.combout(\inst|VGA_G[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_G[4]~feeder .lut_mask = 16'hFF00;
defparam \inst|VGA_G[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y35_N1
cycloneii_lcell_ff \inst|VGA_G[4] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_G[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_G [4]));

// Location: LCCOMB_X21_Y35_N2
cycloneii_lcell_comb \inst|VGA_G[3]~feeder (
// Equation(s):
// \inst|VGA_G[3]~feeder_combout  = \inst|always4~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|always4~0_combout ),
	.cin(gnd),
	.combout(\inst|VGA_G[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_G[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|VGA_G[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y35_N3
cycloneii_lcell_ff \inst|VGA_G[3] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_G[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_G [3]));

// Location: LCCOMB_X21_Y35_N20
cycloneii_lcell_comb \inst|VGA_G[2]~feeder (
// Equation(s):
// \inst|VGA_G[2]~feeder_combout  = \inst|always4~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|always4~0_combout ),
	.cin(gnd),
	.combout(\inst|VGA_G[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_G[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|VGA_G[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y35_N21
cycloneii_lcell_ff \inst|VGA_G[2] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_G[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_G [2]));

// Location: LCCOMB_X21_Y35_N10
cycloneii_lcell_comb \inst|VGA_G[1]~feeder (
// Equation(s):
// \inst|VGA_G[1]~feeder_combout  = \inst|always4~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|always4~0_combout ),
	.cin(gnd),
	.combout(\inst|VGA_G[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_G[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|VGA_G[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y35_N11
cycloneii_lcell_ff \inst|VGA_G[1] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_G[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_G [1]));

// Location: LCCOMB_X21_Y35_N24
cycloneii_lcell_comb \inst|VGA_G[0]~feeder (
// Equation(s):
// \inst|VGA_G[0]~feeder_combout  = \inst|always4~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|always4~0_combout ),
	.cin(gnd),
	.combout(\inst|VGA_G[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_G[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|VGA_G[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y35_N25
cycloneii_lcell_ff \inst|VGA_G[0] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_G[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_G [0]));

// Location: LCCOMB_X47_Y17_N28
cycloneii_lcell_comb \inst7|RGB[3]~feeder (
// Equation(s):
// \inst7|RGB[3]~feeder_combout  = \inst7|Selector84~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|Selector84~0_combout ),
	.cin(gnd),
	.combout(\inst7|RGB[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|RGB[3]~feeder .lut_mask = 16'hFF00;
defparam \inst7|RGB[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y17_N29
cycloneii_lcell_ff \inst7|RGB[3] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|RGB[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|RGB[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|RGB [3]));

// Location: M4K_X13_Y23
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode840w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [3]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = 2048'h00080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000;
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N18
cycloneii_lcell_comb \inst|VGA_R~0 (
// Equation(s):
// \inst|VGA_R~0_combout  = (\inst|always4~0_combout  & ((\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\inst|SB|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ))) # 
// (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & (\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1047w[0]~1_combout ))))

	.dataa(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1047w[0]~1_combout ),
	.datab(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\inst|SB|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ),
	.datad(\inst|always4~0_combout ),
	.cin(gnd),
	.combout(\inst|VGA_R~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_R~0 .lut_mask = 16'hE200;
defparam \inst|VGA_R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N19
cycloneii_lcell_ff \inst|VGA_R[9] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_R~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_R [9]));

// Location: LCCOMB_X47_Y17_N6
cycloneii_lcell_comb \inst7|RGB[2]~feeder (
// Equation(s):
// \inst7|RGB[2]~feeder_combout  = \inst7|Selector84~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|Selector84~0_combout ),
	.cin(gnd),
	.combout(\inst7|RGB[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|RGB[2]~feeder .lut_mask = 16'hFF00;
defparam \inst7|RGB[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y17_N7
cycloneii_lcell_ff \inst7|RGB[2] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|RGB[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|RGB[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|RGB [2]));

// Location: M4K_X26_Y22
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode830w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~2_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~2_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [2]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 2;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 2;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'h080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'h000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000800008000080000800008000080001800008000080000800008000080000800008000180000800;
// synopsys translate_on

// Location: M4K_X52_Y27
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode793w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode793w [3]),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode793w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [2]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h0080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X26_Y24
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode820w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~0_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [2]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h8000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080;
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N4
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs999w[0]~0 (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs999w[0]~0_combout  = (\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & (\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\inst|SB|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ))) # 
// (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & (\inst|SB|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ))))

	.dataa(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\inst|SB|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.datad(\inst|SB|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs999w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs999w[0]~0 .lut_mask = 16'hDC98;
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs999w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y26
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode810w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~1_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~1_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [2]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 2;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h0008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800008000080000800008000;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h08000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008000080000800008000080001800008000080000800008000080000800008000180000800008000080000800008000080000800018000080000800008;
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N2
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs999w[0]~1 (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs999w[0]~1_combout  = (\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs999w[0]~0_combout  & 
// (\inst|SB|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 )) # (!\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs999w[0]~0_combout  & ((\inst|SB|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ))))) # 
// (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs999w[0]~0_combout ))))

	.dataa(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\inst|SB|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ),
	.datac(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs999w[0]~0_combout ),
	.datad(\inst|SB|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs999w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs999w[0]~1 .lut_mask = 16'hDAD0;
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs999w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N26
cycloneii_lcell_comb \inst|VGA_R~1 (
// Equation(s):
// \inst|VGA_R~1_combout  = (\inst|always4~0_combout  & ((\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & (\inst|SB|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0 )) # 
// (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs999w[0]~1_combout )))))

	.dataa(\inst|SB|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0 ),
	.datab(\inst|always4~0_combout ),
	.datac(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs999w[0]~1_combout ),
	.cin(gnd),
	.combout(\inst|VGA_R~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_R~1 .lut_mask = 16'h8C80;
defparam \inst|VGA_R~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y25_N27
cycloneii_lcell_ff \inst|VGA_R[8] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_R~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_R [8]));

// Location: LCCOMB_X47_Y17_N24
cycloneii_lcell_comb \inst7|RGB[1]~feeder (
// Equation(s):
// \inst7|RGB[1]~feeder_combout  = \inst7|Selector84~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|Selector84~0_combout ),
	.cin(gnd),
	.combout(\inst7|RGB[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|RGB[1]~feeder .lut_mask = 16'hFF00;
defparam \inst7|RGB[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y17_N25
cycloneii_lcell_ff \inst7|RGB[1] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|RGB[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|RGB[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|RGB [1]));

// Location: M4K_X13_Y29
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode840w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [1]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = 2048'h00080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000080000800008000100000800008000080000800008000080000800010000080000800008000080000800008000080001000008000080000800008000;
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N20
cycloneii_lcell_comb \inst|VGA_R~2 (
// Equation(s):
// \inst|VGA_R~2_combout  = (\inst|always4~0_combout  & ((\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\inst|SB|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ))) # 
// (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & (\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs951w[0]~1_combout ))))

	.dataa(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs951w[0]~1_combout ),
	.datab(\inst|always4~0_combout ),
	.datac(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\inst|SB|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst|VGA_R~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_R~2 .lut_mask = 16'hC808;
defparam \inst|VGA_R~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y25_N21
cycloneii_lcell_ff \inst|VGA_R[7] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_R~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_R [7]));

// Location: LCCOMB_X47_Y17_N2
cycloneii_lcell_comb \inst7|RGB[0]~feeder (
// Equation(s):
// \inst7|RGB[0]~feeder_combout  = \inst7|Selector84~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|Selector84~0_combout ),
	.cin(gnd),
	.combout(\inst7|RGB[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|RGB[0]~feeder .lut_mask = 16'hFF00;
defparam \inst7|RGB[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y17_N3
cycloneii_lcell_ff \inst7|RGB[0] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst7|RGB[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|RGB[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|RGB [0]));

// Location: M4K_X26_Y29
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode840w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [0]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFBFFFFBFFFFBFFFFFFFFFFFFFFFFFFFFFFFF80000800008000080000800008000080000800018000180001800018000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = 2048'h00080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000;
// synopsys translate_on

// Location: M4K_X52_Y25
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode820w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~0_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [0]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h01800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h8000180001800008000080000800008000080001800018000180000800008000080000800008000180001800008000080000800008000080000800018000180001800018000180001800018000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000008000080000800008000080000800008000180001800018000180000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080;
// synopsys translate_on

// Location: M4K_X52_Y28
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode793w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode793w [3]),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode793w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [0]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800018000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001800008000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N28
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs903w[0]~0 (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs903w[0]~0_combout  = (\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & (\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & (\inst|SB|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 )) # 
// (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\inst|SB|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 )))))

	.dataa(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\inst|SB|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 ),
	.datad(\inst|SB|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs903w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs903w[0]~0 .lut_mask = 16'hD9C8;
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs903w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y21
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode830w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~2_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~2_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [0]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'h08000080000800018000180000800008000080000800008000080001BFFFCBFFFCBFFFEBFFFFBFFFFBFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000080000800008000080000800008000080001800018000180001800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'h00008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180000800008000080000800008000080001A0004A0005A0005A0005A0005A0005A0001A0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000080000800008000080000800008000080001800018000180001800008000080000800008000180001800;
// synopsys translate_on

// Location: M4K_X52_Y26
cycloneii_ram_block \inst|SB|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\inst|SB|altsyncram_component|auto_generated|decode2|w_anode810w [3]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\inst|SB|altsyncram_component|auto_generated|decode_a|w_anode810w[2]~1_combout ),
	.ena1(\inst|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~1_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst7|RGB [0]}),
	.portaaddr({\inst|WRITE_PIXEL_ADDRESS [11],\inst|WRITE_PIXEL_ADDRESS [10],\inst|WRITE_PIXEL_ADDRESS [9],\inst|WRITE_PIXEL_ADDRESS [8],\inst|WRITE_PIXEL_ADDRESS [7],\inst|WRITE_PIXEL_ADDRESS [6],\inst|WRITE_PIXEL_ADDRESS [5],\inst|WRITE_PIXEL_ADDRESS [4],\inst|WRITE_PIXEL_ADDRESS [3],
\inst|WRITE_PIXEL_ADDRESS [2],\inst|WRITE_PIXEL_ADDRESS [1],\inst|WRITE_PIXEL_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst|VGA_PIXEL_ADDRESS [11],\inst|VGA_PIXEL_ADDRESS [10],\inst|VGA_PIXEL_ADDRESS [9],\inst|VGA_PIXEL_ADDRESS [8],\inst|VGA_PIXEL_ADDRESS [7],\inst|VGA_PIXEL_ADDRESS [6],\inst|VGA_PIXEL_ADDRESS [5],\inst|VGA_PIXEL_ADDRESS [4],\inst|VGA_PIXEL_ADDRESS [3],\inst|VGA_PIXEL_ADDRESS [2],
\inst|VGA_PIXEL_ADDRESS [1],\inst|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(\inst|SB|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .init_file = "display.mif";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .port_b_byte_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_in_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .port_b_disable_ce_on_output_registers = "on";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 0;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 4095;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 19200;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 12;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h0008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800008000080000800008000080000800018000180001800018000180000800008000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800008000080000800008000;
defparam \inst|SB|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h08000080000800018000180001800018000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008000080000800008000080001800018000180000800008000080000800008000180001800018000080000800008000080000800018000180001800008;
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N22
cycloneii_lcell_comb \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs903w[0]~1 (
// Equation(s):
// \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs903w[0]~1_combout  = (\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs903w[0]~0_combout  & 
// (\inst|SB|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 )) # (!\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs903w[0]~0_combout  & ((\inst|SB|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ))))) # 
// (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & (\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs903w[0]~0_combout ))

	.dataa(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs903w[0]~0_combout ),
	.datac(\inst|SB|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ),
	.datad(\inst|SB|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs903w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs903w[0]~1 .lut_mask = 16'hE6C4;
defparam \inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs903w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N14
cycloneii_lcell_comb \inst|VGA_R~3 (
// Equation(s):
// \inst|VGA_R~3_combout  = (\inst|always4~0_combout  & ((\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & (\inst|SB|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 )) # 
// (!\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs903w[0]~1_combout )))))

	.dataa(\inst|SB|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(\inst|SB|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 ),
	.datac(\inst|always4~0_combout ),
	.datad(\inst|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs903w[0]~1_combout ),
	.cin(gnd),
	.combout(\inst|VGA_R~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_R~3 .lut_mask = 16'hD080;
defparam \inst|VGA_R~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y25_N15
cycloneii_lcell_ff \inst|VGA_R[6] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_R~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_R [6]));

// Location: LCCOMB_X21_Y35_N18
cycloneii_lcell_comb \inst|VGA_R[5]~feeder (
// Equation(s):
// \inst|VGA_R[5]~feeder_combout  = \inst|always4~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|always4~0_combout ),
	.cin(gnd),
	.combout(\inst|VGA_R[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_R[5]~feeder .lut_mask = 16'hFF00;
defparam \inst|VGA_R[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y35_N19
cycloneii_lcell_ff \inst|VGA_R[5] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_R[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_R [5]));

// Location: LCCOMB_X21_Y35_N4
cycloneii_lcell_comb \inst|VGA_R[4]~feeder (
// Equation(s):
// \inst|VGA_R[4]~feeder_combout  = \inst|always4~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|always4~0_combout ),
	.cin(gnd),
	.combout(\inst|VGA_R[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_R[4]~feeder .lut_mask = 16'hFF00;
defparam \inst|VGA_R[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y35_N5
cycloneii_lcell_ff \inst|VGA_R[4] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_R[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_R [4]));

// Location: LCCOMB_X21_Y35_N26
cycloneii_lcell_comb \inst|VGA_R[3]~feeder (
// Equation(s):
// \inst|VGA_R[3]~feeder_combout  = \inst|always4~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|always4~0_combout ),
	.cin(gnd),
	.combout(\inst|VGA_R[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_R[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|VGA_R[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y35_N27
cycloneii_lcell_ff \inst|VGA_R[3] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_R[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_R [3]));

// Location: LCCOMB_X21_Y35_N12
cycloneii_lcell_comb \inst|VGA_R[2]~feeder (
// Equation(s):
// \inst|VGA_R[2]~feeder_combout  = \inst|always4~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|always4~0_combout ),
	.cin(gnd),
	.combout(\inst|VGA_R[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_R[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|VGA_R[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y35_N13
cycloneii_lcell_ff \inst|VGA_R[2] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_R[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_R [2]));

// Location: LCCOMB_X21_Y35_N6
cycloneii_lcell_comb \inst|VGA_R[1]~feeder (
// Equation(s):
// \inst|VGA_R[1]~feeder_combout  = \inst|always4~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|always4~0_combout ),
	.cin(gnd),
	.combout(\inst|VGA_R[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_R[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|VGA_R[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y35_N7
cycloneii_lcell_ff \inst|VGA_R[1] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_R[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_R [1]));

// Location: LCCOMB_X21_Y35_N28
cycloneii_lcell_comb \inst|VGA_R[0]~feeder (
// Equation(s):
// \inst|VGA_R[0]~feeder_combout  = \inst|always4~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|always4~0_combout ),
	.cin(gnd),
	.combout(\inst|VGA_R[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_R[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|VGA_R[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y35_N29
cycloneii_lcell_ff \inst|VGA_R[0] (
	.clk(\inst6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\inst|VGA_R[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|VGA_R [0]));

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[35]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[35]));
// synopsys translate_off
defparam \GPIO_0[35]~I .input_async_reset = "none";
defparam \GPIO_0[35]~I .input_power_up = "low";
defparam \GPIO_0[35]~I .input_register_mode = "none";
defparam \GPIO_0[35]~I .input_sync_reset = "none";
defparam \GPIO_0[35]~I .oe_async_reset = "none";
defparam \GPIO_0[35]~I .oe_power_up = "low";
defparam \GPIO_0[35]~I .oe_register_mode = "none";
defparam \GPIO_0[35]~I .oe_sync_reset = "none";
defparam \GPIO_0[35]~I .open_drain_output = "true";
defparam \GPIO_0[35]~I .operation_mode = "bidir";
defparam \GPIO_0[35]~I .output_async_reset = "none";
defparam \GPIO_0[35]~I .output_power_up = "low";
defparam \GPIO_0[35]~I .output_register_mode = "none";
defparam \GPIO_0[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[34]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[34]));
// synopsys translate_off
defparam \GPIO_0[34]~I .input_async_reset = "none";
defparam \GPIO_0[34]~I .input_power_up = "low";
defparam \GPIO_0[34]~I .input_register_mode = "none";
defparam \GPIO_0[34]~I .input_sync_reset = "none";
defparam \GPIO_0[34]~I .oe_async_reset = "none";
defparam \GPIO_0[34]~I .oe_power_up = "low";
defparam \GPIO_0[34]~I .oe_register_mode = "none";
defparam \GPIO_0[34]~I .oe_sync_reset = "none";
defparam \GPIO_0[34]~I .open_drain_output = "true";
defparam \GPIO_0[34]~I .operation_mode = "bidir";
defparam \GPIO_0[34]~I .output_async_reset = "none";
defparam \GPIO_0[34]~I .output_power_up = "low";
defparam \GPIO_0[34]~I .output_register_mode = "none";
defparam \GPIO_0[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[33]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[33]));
// synopsys translate_off
defparam \GPIO_0[33]~I .input_async_reset = "none";
defparam \GPIO_0[33]~I .input_power_up = "low";
defparam \GPIO_0[33]~I .input_register_mode = "none";
defparam \GPIO_0[33]~I .input_sync_reset = "none";
defparam \GPIO_0[33]~I .oe_async_reset = "none";
defparam \GPIO_0[33]~I .oe_power_up = "low";
defparam \GPIO_0[33]~I .oe_register_mode = "none";
defparam \GPIO_0[33]~I .oe_sync_reset = "none";
defparam \GPIO_0[33]~I .open_drain_output = "true";
defparam \GPIO_0[33]~I .operation_mode = "bidir";
defparam \GPIO_0[33]~I .output_async_reset = "none";
defparam \GPIO_0[33]~I .output_power_up = "low";
defparam \GPIO_0[33]~I .output_register_mode = "none";
defparam \GPIO_0[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[32]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[32]));
// synopsys translate_off
defparam \GPIO_0[32]~I .input_async_reset = "none";
defparam \GPIO_0[32]~I .input_power_up = "low";
defparam \GPIO_0[32]~I .input_register_mode = "none";
defparam \GPIO_0[32]~I .input_sync_reset = "none";
defparam \GPIO_0[32]~I .oe_async_reset = "none";
defparam \GPIO_0[32]~I .oe_power_up = "low";
defparam \GPIO_0[32]~I .oe_register_mode = "none";
defparam \GPIO_0[32]~I .oe_sync_reset = "none";
defparam \GPIO_0[32]~I .operation_mode = "bidir";
defparam \GPIO_0[32]~I .output_async_reset = "none";
defparam \GPIO_0[32]~I .output_power_up = "low";
defparam \GPIO_0[32]~I .output_register_mode = "none";
defparam \GPIO_0[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[18]~I (
	.datain(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[18]));
// synopsys translate_off
defparam \GPIO_0[18]~I .input_async_reset = "none";
defparam \GPIO_0[18]~I .input_power_up = "low";
defparam \GPIO_0[18]~I .input_register_mode = "none";
defparam \GPIO_0[18]~I .input_sync_reset = "none";
defparam \GPIO_0[18]~I .oe_async_reset = "none";
defparam \GPIO_0[18]~I .oe_power_up = "low";
defparam \GPIO_0[18]~I .oe_register_mode = "none";
defparam \GPIO_0[18]~I .oe_sync_reset = "none";
defparam \GPIO_0[18]~I .operation_mode = "bidir";
defparam \GPIO_0[18]~I .output_async_reset = "none";
defparam \GPIO_0[18]~I .output_power_up = "low";
defparam \GPIO_0[18]~I .output_register_mode = "none";
defparam \GPIO_0[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[16]~I (
	.datain(\inst1|altpll_component|_clk1~clkctrl_outclk ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[16]));
// synopsys translate_off
defparam \GPIO_0[16]~I .input_async_reset = "none";
defparam \GPIO_0[16]~I .input_power_up = "low";
defparam \GPIO_0[16]~I .input_register_mode = "none";
defparam \GPIO_0[16]~I .input_sync_reset = "none";
defparam \GPIO_0[16]~I .oe_async_reset = "none";
defparam \GPIO_0[16]~I .oe_power_up = "low";
defparam \GPIO_0[16]~I .oe_register_mode = "none";
defparam \GPIO_0[16]~I .oe_sync_reset = "none";
defparam \GPIO_0[16]~I .operation_mode = "bidir";
defparam \GPIO_0[16]~I .output_async_reset = "none";
defparam \GPIO_0[16]~I .output_power_up = "low";
defparam \GPIO_0[16]~I .output_register_mode = "none";
defparam \GPIO_0[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[6]));
// synopsys translate_off
defparam \GPIO_0[6]~I .input_async_reset = "none";
defparam \GPIO_0[6]~I .input_power_up = "low";
defparam \GPIO_0[6]~I .input_register_mode = "none";
defparam \GPIO_0[6]~I .input_sync_reset = "none";
defparam \GPIO_0[6]~I .oe_async_reset = "none";
defparam \GPIO_0[6]~I .oe_power_up = "low";
defparam \GPIO_0[6]~I .oe_register_mode = "none";
defparam \GPIO_0[6]~I .oe_sync_reset = "none";
defparam \GPIO_0[6]~I .open_drain_output = "true";
defparam \GPIO_0[6]~I .operation_mode = "bidir";
defparam \GPIO_0[6]~I .output_async_reset = "none";
defparam \GPIO_0[6]~I .output_power_up = "low";
defparam \GPIO_0[6]~I .output_register_mode = "none";
defparam \GPIO_0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[4]));
// synopsys translate_off
defparam \GPIO_0[4]~I .input_async_reset = "none";
defparam \GPIO_0[4]~I .input_power_up = "low";
defparam \GPIO_0[4]~I .input_register_mode = "none";
defparam \GPIO_0[4]~I .input_sync_reset = "none";
defparam \GPIO_0[4]~I .oe_async_reset = "none";
defparam \GPIO_0[4]~I .oe_power_up = "low";
defparam \GPIO_0[4]~I .oe_register_mode = "none";
defparam \GPIO_0[4]~I .oe_sync_reset = "none";
defparam \GPIO_0[4]~I .open_drain_output = "true";
defparam \GPIO_0[4]~I .operation_mode = "bidir";
defparam \GPIO_0[4]~I .output_async_reset = "none";
defparam \GPIO_0[4]~I .output_power_up = "low";
defparam \GPIO_0[4]~I .output_register_mode = "none";
defparam \GPIO_0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[3]));
// synopsys translate_off
defparam \GPIO_0[3]~I .input_async_reset = "none";
defparam \GPIO_0[3]~I .input_power_up = "low";
defparam \GPIO_0[3]~I .input_register_mode = "none";
defparam \GPIO_0[3]~I .input_sync_reset = "none";
defparam \GPIO_0[3]~I .oe_async_reset = "none";
defparam \GPIO_0[3]~I .oe_power_up = "low";
defparam \GPIO_0[3]~I .oe_register_mode = "none";
defparam \GPIO_0[3]~I .oe_sync_reset = "none";
defparam \GPIO_0[3]~I .open_drain_output = "true";
defparam \GPIO_0[3]~I .operation_mode = "bidir";
defparam \GPIO_0[3]~I .output_async_reset = "none";
defparam \GPIO_0[3]~I .output_power_up = "low";
defparam \GPIO_0[3]~I .output_register_mode = "none";
defparam \GPIO_0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[2]));
// synopsys translate_off
defparam \GPIO_0[2]~I .input_async_reset = "none";
defparam \GPIO_0[2]~I .input_power_up = "low";
defparam \GPIO_0[2]~I .input_register_mode = "none";
defparam \GPIO_0[2]~I .input_sync_reset = "none";
defparam \GPIO_0[2]~I .oe_async_reset = "none";
defparam \GPIO_0[2]~I .oe_power_up = "low";
defparam \GPIO_0[2]~I .oe_register_mode = "none";
defparam \GPIO_0[2]~I .oe_sync_reset = "none";
defparam \GPIO_0[2]~I .open_drain_output = "true";
defparam \GPIO_0[2]~I .operation_mode = "bidir";
defparam \GPIO_0[2]~I .output_async_reset = "none";
defparam \GPIO_0[2]~I .output_power_up = "low";
defparam \GPIO_0[2]~I .output_register_mode = "none";
defparam \GPIO_0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[1]));
// synopsys translate_off
defparam \GPIO_0[1]~I .input_async_reset = "none";
defparam \GPIO_0[1]~I .input_power_up = "low";
defparam \GPIO_0[1]~I .input_register_mode = "none";
defparam \GPIO_0[1]~I .input_sync_reset = "none";
defparam \GPIO_0[1]~I .oe_async_reset = "none";
defparam \GPIO_0[1]~I .oe_power_up = "low";
defparam \GPIO_0[1]~I .oe_register_mode = "none";
defparam \GPIO_0[1]~I .oe_sync_reset = "none";
defparam \GPIO_0[1]~I .open_drain_output = "true";
defparam \GPIO_0[1]~I .operation_mode = "bidir";
defparam \GPIO_0[1]~I .output_async_reset = "none";
defparam \GPIO_0[1]~I .output_power_up = "low";
defparam \GPIO_0[1]~I .output_register_mode = "none";
defparam \GPIO_0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[0]));
// synopsys translate_off
defparam \GPIO_0[0]~I .input_async_reset = "none";
defparam \GPIO_0[0]~I .input_power_up = "low";
defparam \GPIO_0[0]~I .input_register_mode = "none";
defparam \GPIO_0[0]~I .input_sync_reset = "none";
defparam \GPIO_0[0]~I .oe_async_reset = "none";
defparam \GPIO_0[0]~I .oe_power_up = "low";
defparam \GPIO_0[0]~I .oe_register_mode = "none";
defparam \GPIO_0[0]~I .oe_sync_reset = "none";
defparam \GPIO_0[0]~I .open_drain_output = "true";
defparam \GPIO_0[0]~I .operation_mode = "bidir";
defparam \GPIO_0[0]~I .output_async_reset = "none";
defparam \GPIO_0[0]~I .output_power_up = "low";
defparam \GPIO_0[0]~I .output_register_mode = "none";
defparam \GPIO_0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[35]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[35]));
// synopsys translate_off
defparam \GPIO_1[35]~I .input_async_reset = "none";
defparam \GPIO_1[35]~I .input_power_up = "low";
defparam \GPIO_1[35]~I .input_register_mode = "none";
defparam \GPIO_1[35]~I .input_sync_reset = "none";
defparam \GPIO_1[35]~I .oe_async_reset = "none";
defparam \GPIO_1[35]~I .oe_power_up = "low";
defparam \GPIO_1[35]~I .oe_register_mode = "none";
defparam \GPIO_1[35]~I .oe_sync_reset = "none";
defparam \GPIO_1[35]~I .operation_mode = "bidir";
defparam \GPIO_1[35]~I .output_async_reset = "none";
defparam \GPIO_1[35]~I .output_power_up = "low";
defparam \GPIO_1[35]~I .output_register_mode = "none";
defparam \GPIO_1[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[34]~I (
	.datain(\inst1|altpll_component|_clk0~clkctrl_outclk ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[34]));
// synopsys translate_off
defparam \GPIO_1[34]~I .input_async_reset = "none";
defparam \GPIO_1[34]~I .input_power_up = "low";
defparam \GPIO_1[34]~I .input_register_mode = "none";
defparam \GPIO_1[34]~I .input_sync_reset = "none";
defparam \GPIO_1[34]~I .oe_async_reset = "none";
defparam \GPIO_1[34]~I .oe_power_up = "low";
defparam \GPIO_1[34]~I .oe_register_mode = "none";
defparam \GPIO_1[34]~I .oe_sync_reset = "none";
defparam \GPIO_1[34]~I .operation_mode = "bidir";
defparam \GPIO_1[34]~I .output_async_reset = "none";
defparam \GPIO_1[34]~I .output_power_up = "low";
defparam \GPIO_1[34]~I .output_register_mode = "none";
defparam \GPIO_1[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[33]~I (
	.datain(\inst2|GPIO_0_TEMP[20]~15 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[33]));
// synopsys translate_off
defparam \GPIO_1[33]~I .input_async_reset = "none";
defparam \GPIO_1[33]~I .input_power_up = "low";
defparam \GPIO_1[33]~I .input_register_mode = "none";
defparam \GPIO_1[33]~I .input_sync_reset = "none";
defparam \GPIO_1[33]~I .oe_async_reset = "none";
defparam \GPIO_1[33]~I .oe_power_up = "low";
defparam \GPIO_1[33]~I .oe_register_mode = "none";
defparam \GPIO_1[33]~I .oe_sync_reset = "none";
defparam \GPIO_1[33]~I .operation_mode = "bidir";
defparam \GPIO_1[33]~I .output_async_reset = "none";
defparam \GPIO_1[33]~I .output_power_up = "low";
defparam \GPIO_1[33]~I .output_register_mode = "none";
defparam \GPIO_1[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[32]~I (
	.datain(\inst2|GPIO_0_TEMP[17]~18 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[32]));
// synopsys translate_off
defparam \GPIO_1[32]~I .input_async_reset = "none";
defparam \GPIO_1[32]~I .input_power_up = "low";
defparam \GPIO_1[32]~I .input_register_mode = "none";
defparam \GPIO_1[32]~I .input_sync_reset = "none";
defparam \GPIO_1[32]~I .oe_async_reset = "none";
defparam \GPIO_1[32]~I .oe_power_up = "low";
defparam \GPIO_1[32]~I .oe_register_mode = "none";
defparam \GPIO_1[32]~I .oe_sync_reset = "none";
defparam \GPIO_1[32]~I .operation_mode = "bidir";
defparam \GPIO_1[32]~I .output_async_reset = "none";
defparam \GPIO_1[32]~I .output_power_up = "low";
defparam \GPIO_1[32]~I .output_register_mode = "none";
defparam \GPIO_1[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[31]~I (
	.datain(\inst2|GPIO_0_TEMP[22]~13 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[31]));
// synopsys translate_off
defparam \GPIO_1[31]~I .input_async_reset = "none";
defparam \GPIO_1[31]~I .input_power_up = "low";
defparam \GPIO_1[31]~I .input_register_mode = "none";
defparam \GPIO_1[31]~I .input_sync_reset = "none";
defparam \GPIO_1[31]~I .oe_async_reset = "none";
defparam \GPIO_1[31]~I .oe_power_up = "low";
defparam \GPIO_1[31]~I .oe_register_mode = "none";
defparam \GPIO_1[31]~I .oe_sync_reset = "none";
defparam \GPIO_1[31]~I .operation_mode = "bidir";
defparam \GPIO_1[31]~I .output_async_reset = "none";
defparam \GPIO_1[31]~I .output_power_up = "low";
defparam \GPIO_1[31]~I .output_register_mode = "none";
defparam \GPIO_1[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[30]~I (
	.datain(\inst2|GPIO_0_TEMP[19]~16 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[30]));
// synopsys translate_off
defparam \GPIO_1[30]~I .input_async_reset = "none";
defparam \GPIO_1[30]~I .input_power_up = "low";
defparam \GPIO_1[30]~I .input_register_mode = "none";
defparam \GPIO_1[30]~I .input_sync_reset = "none";
defparam \GPIO_1[30]~I .oe_async_reset = "none";
defparam \GPIO_1[30]~I .oe_power_up = "low";
defparam \GPIO_1[30]~I .oe_register_mode = "none";
defparam \GPIO_1[30]~I .oe_sync_reset = "none";
defparam \GPIO_1[30]~I .operation_mode = "bidir";
defparam \GPIO_1[30]~I .output_async_reset = "none";
defparam \GPIO_1[30]~I .output_power_up = "low";
defparam \GPIO_1[30]~I .output_register_mode = "none";
defparam \GPIO_1[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[29]~I (
	.datain(\inst2|GPIO_0_TEMP[24]~11 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[29]));
// synopsys translate_off
defparam \GPIO_1[29]~I .input_async_reset = "none";
defparam \GPIO_1[29]~I .input_power_up = "low";
defparam \GPIO_1[29]~I .input_register_mode = "none";
defparam \GPIO_1[29]~I .input_sync_reset = "none";
defparam \GPIO_1[29]~I .oe_async_reset = "none";
defparam \GPIO_1[29]~I .oe_power_up = "low";
defparam \GPIO_1[29]~I .oe_register_mode = "none";
defparam \GPIO_1[29]~I .oe_sync_reset = "none";
defparam \GPIO_1[29]~I .operation_mode = "bidir";
defparam \GPIO_1[29]~I .output_async_reset = "none";
defparam \GPIO_1[29]~I .output_power_up = "low";
defparam \GPIO_1[29]~I .output_register_mode = "none";
defparam \GPIO_1[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[28]~I (
	.datain(\inst2|GPIO_0_TEMP[21]~14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[28]));
// synopsys translate_off
defparam \GPIO_1[28]~I .input_async_reset = "none";
defparam \GPIO_1[28]~I .input_power_up = "low";
defparam \GPIO_1[28]~I .input_register_mode = "none";
defparam \GPIO_1[28]~I .input_sync_reset = "none";
defparam \GPIO_1[28]~I .oe_async_reset = "none";
defparam \GPIO_1[28]~I .oe_power_up = "low";
defparam \GPIO_1[28]~I .oe_register_mode = "none";
defparam \GPIO_1[28]~I .oe_sync_reset = "none";
defparam \GPIO_1[28]~I .operation_mode = "bidir";
defparam \GPIO_1[28]~I .output_async_reset = "none";
defparam \GPIO_1[28]~I .output_power_up = "low";
defparam \GPIO_1[28]~I .output_register_mode = "none";
defparam \GPIO_1[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[27]~I (
	.datain(\inst2|GPIO_0_TEMP[26]~9 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[27]));
// synopsys translate_off
defparam \GPIO_1[27]~I .input_async_reset = "none";
defparam \GPIO_1[27]~I .input_power_up = "low";
defparam \GPIO_1[27]~I .input_register_mode = "none";
defparam \GPIO_1[27]~I .input_sync_reset = "none";
defparam \GPIO_1[27]~I .oe_async_reset = "none";
defparam \GPIO_1[27]~I .oe_power_up = "low";
defparam \GPIO_1[27]~I .oe_register_mode = "none";
defparam \GPIO_1[27]~I .oe_sync_reset = "none";
defparam \GPIO_1[27]~I .operation_mode = "bidir";
defparam \GPIO_1[27]~I .output_async_reset = "none";
defparam \GPIO_1[27]~I .output_power_up = "low";
defparam \GPIO_1[27]~I .output_register_mode = "none";
defparam \GPIO_1[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[26]~I (
	.datain(\inst2|GPIO_0_TEMP[23]~12 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[26]));
// synopsys translate_off
defparam \GPIO_1[26]~I .input_async_reset = "none";
defparam \GPIO_1[26]~I .input_power_up = "low";
defparam \GPIO_1[26]~I .input_register_mode = "none";
defparam \GPIO_1[26]~I .input_sync_reset = "none";
defparam \GPIO_1[26]~I .oe_async_reset = "none";
defparam \GPIO_1[26]~I .oe_power_up = "low";
defparam \GPIO_1[26]~I .oe_register_mode = "none";
defparam \GPIO_1[26]~I .oe_sync_reset = "none";
defparam \GPIO_1[26]~I .operation_mode = "bidir";
defparam \GPIO_1[26]~I .output_async_reset = "none";
defparam \GPIO_1[26]~I .output_power_up = "low";
defparam \GPIO_1[26]~I .output_register_mode = "none";
defparam \GPIO_1[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[25]~I (
	.datain(\inst2|GPIO_0_TEMP[25]~10 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[25]));
// synopsys translate_off
defparam \GPIO_1[25]~I .input_async_reset = "none";
defparam \GPIO_1[25]~I .input_power_up = "low";
defparam \GPIO_1[25]~I .input_register_mode = "none";
defparam \GPIO_1[25]~I .input_sync_reset = "none";
defparam \GPIO_1[25]~I .oe_async_reset = "none";
defparam \GPIO_1[25]~I .oe_power_up = "low";
defparam \GPIO_1[25]~I .oe_register_mode = "none";
defparam \GPIO_1[25]~I .oe_sync_reset = "none";
defparam \GPIO_1[25]~I .operation_mode = "bidir";
defparam \GPIO_1[25]~I .output_async_reset = "none";
defparam \GPIO_1[25]~I .output_power_up = "low";
defparam \GPIO_1[25]~I .output_register_mode = "none";
defparam \GPIO_1[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[24]~I (
	.datain(\inst2|GPIO_0_TEMP[28]~7 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[24]));
// synopsys translate_off
defparam \GPIO_1[24]~I .input_async_reset = "none";
defparam \GPIO_1[24]~I .input_power_up = "low";
defparam \GPIO_1[24]~I .input_register_mode = "none";
defparam \GPIO_1[24]~I .input_sync_reset = "none";
defparam \GPIO_1[24]~I .oe_async_reset = "none";
defparam \GPIO_1[24]~I .oe_power_up = "low";
defparam \GPIO_1[24]~I .oe_register_mode = "none";
defparam \GPIO_1[24]~I .oe_sync_reset = "none";
defparam \GPIO_1[24]~I .operation_mode = "bidir";
defparam \GPIO_1[24]~I .output_async_reset = "none";
defparam \GPIO_1[24]~I .output_power_up = "low";
defparam \GPIO_1[24]~I .output_register_mode = "none";
defparam \GPIO_1[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[23]~I (
	.datain(\inst2|GPIO_0_TEMP[27]~8 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[23]));
// synopsys translate_off
defparam \GPIO_1[23]~I .input_async_reset = "none";
defparam \GPIO_1[23]~I .input_power_up = "low";
defparam \GPIO_1[23]~I .input_register_mode = "none";
defparam \GPIO_1[23]~I .input_sync_reset = "none";
defparam \GPIO_1[23]~I .oe_async_reset = "none";
defparam \GPIO_1[23]~I .oe_power_up = "low";
defparam \GPIO_1[23]~I .oe_register_mode = "none";
defparam \GPIO_1[23]~I .oe_sync_reset = "none";
defparam \GPIO_1[23]~I .operation_mode = "bidir";
defparam \GPIO_1[23]~I .output_async_reset = "none";
defparam \GPIO_1[23]~I .output_power_up = "low";
defparam \GPIO_1[23]~I .output_register_mode = "none";
defparam \GPIO_1[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[22]~I (
	.datain(\inst2|GPIO_0_TEMP[30]~5 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[22]));
// synopsys translate_off
defparam \GPIO_1[22]~I .input_async_reset = "none";
defparam \GPIO_1[22]~I .input_power_up = "low";
defparam \GPIO_1[22]~I .input_register_mode = "none";
defparam \GPIO_1[22]~I .input_sync_reset = "none";
defparam \GPIO_1[22]~I .oe_async_reset = "none";
defparam \GPIO_1[22]~I .oe_power_up = "low";
defparam \GPIO_1[22]~I .oe_register_mode = "none";
defparam \GPIO_1[22]~I .oe_sync_reset = "none";
defparam \GPIO_1[22]~I .operation_mode = "bidir";
defparam \GPIO_1[22]~I .output_async_reset = "none";
defparam \GPIO_1[22]~I .output_power_up = "low";
defparam \GPIO_1[22]~I .output_register_mode = "none";
defparam \GPIO_1[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[21]~I (
	.datain(\inst2|GPIO_0_TEMP[29]~6 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[21]));
// synopsys translate_off
defparam \GPIO_1[21]~I .input_async_reset = "none";
defparam \GPIO_1[21]~I .input_power_up = "low";
defparam \GPIO_1[21]~I .input_register_mode = "none";
defparam \GPIO_1[21]~I .input_sync_reset = "none";
defparam \GPIO_1[21]~I .oe_async_reset = "none";
defparam \GPIO_1[21]~I .oe_power_up = "low";
defparam \GPIO_1[21]~I .oe_register_mode = "none";
defparam \GPIO_1[21]~I .oe_sync_reset = "none";
defparam \GPIO_1[21]~I .operation_mode = "bidir";
defparam \GPIO_1[21]~I .output_async_reset = "none";
defparam \GPIO_1[21]~I .output_power_up = "low";
defparam \GPIO_1[21]~I .output_register_mode = "none";
defparam \GPIO_1[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[20]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[20]));
// synopsys translate_off
defparam \GPIO_1[20]~I .input_async_reset = "none";
defparam \GPIO_1[20]~I .input_power_up = "low";
defparam \GPIO_1[20]~I .input_register_mode = "none";
defparam \GPIO_1[20]~I .input_sync_reset = "none";
defparam \GPIO_1[20]~I .oe_async_reset = "none";
defparam \GPIO_1[20]~I .oe_power_up = "low";
defparam \GPIO_1[20]~I .oe_register_mode = "none";
defparam \GPIO_1[20]~I .oe_sync_reset = "none";
defparam \GPIO_1[20]~I .open_drain_output = "true";
defparam \GPIO_1[20]~I .operation_mode = "bidir";
defparam \GPIO_1[20]~I .output_async_reset = "none";
defparam \GPIO_1[20]~I .output_power_up = "low";
defparam \GPIO_1[20]~I .output_register_mode = "none";
defparam \GPIO_1[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[19]~I (
	.datain(\inst2|GPIO_0_TEMP[31]~4 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[19]));
// synopsys translate_off
defparam \GPIO_1[19]~I .input_async_reset = "none";
defparam \GPIO_1[19]~I .input_power_up = "low";
defparam \GPIO_1[19]~I .input_register_mode = "none";
defparam \GPIO_1[19]~I .input_sync_reset = "none";
defparam \GPIO_1[19]~I .oe_async_reset = "none";
defparam \GPIO_1[19]~I .oe_power_up = "low";
defparam \GPIO_1[19]~I .oe_register_mode = "none";
defparam \GPIO_1[19]~I .oe_sync_reset = "none";
defparam \GPIO_1[19]~I .operation_mode = "bidir";
defparam \GPIO_1[19]~I .output_async_reset = "none";
defparam \GPIO_1[19]~I .output_power_up = "low";
defparam \GPIO_1[19]~I .output_register_mode = "none";
defparam \GPIO_1[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[18]~I (
	.datain(\inst1|altpll_component|_clk0~clkctrl_outclk ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[18]));
// synopsys translate_off
defparam \GPIO_1[18]~I .input_async_reset = "none";
defparam \GPIO_1[18]~I .input_power_up = "low";
defparam \GPIO_1[18]~I .input_register_mode = "none";
defparam \GPIO_1[18]~I .input_sync_reset = "none";
defparam \GPIO_1[18]~I .oe_async_reset = "none";
defparam \GPIO_1[18]~I .oe_power_up = "low";
defparam \GPIO_1[18]~I .oe_register_mode = "none";
defparam \GPIO_1[18]~I .oe_sync_reset = "none";
defparam \GPIO_1[18]~I .operation_mode = "bidir";
defparam \GPIO_1[18]~I .output_async_reset = "none";
defparam \GPIO_1[18]~I .output_power_up = "low";
defparam \GPIO_1[18]~I .output_register_mode = "none";
defparam \GPIO_1[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[17]~I (
	.datain(\inst1|altpll_component|_clk0~clkctrl_outclk ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[17]));
// synopsys translate_off
defparam \GPIO_1[17]~I .input_async_reset = "none";
defparam \GPIO_1[17]~I .input_power_up = "low";
defparam \GPIO_1[17]~I .input_register_mode = "none";
defparam \GPIO_1[17]~I .input_sync_reset = "none";
defparam \GPIO_1[17]~I .oe_async_reset = "none";
defparam \GPIO_1[17]~I .oe_power_up = "low";
defparam \GPIO_1[17]~I .oe_register_mode = "none";
defparam \GPIO_1[17]~I .oe_sync_reset = "none";
defparam \GPIO_1[17]~I .operation_mode = "bidir";
defparam \GPIO_1[17]~I .output_async_reset = "none";
defparam \GPIO_1[17]~I .output_power_up = "low";
defparam \GPIO_1[17]~I .output_register_mode = "none";
defparam \GPIO_1[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[16]~I (
	.datain(\inst1|altpll_component|_clk0~clkctrl_outclk ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[16]));
// synopsys translate_off
defparam \GPIO_1[16]~I .input_async_reset = "none";
defparam \GPIO_1[16]~I .input_power_up = "low";
defparam \GPIO_1[16]~I .input_register_mode = "none";
defparam \GPIO_1[16]~I .input_sync_reset = "none";
defparam \GPIO_1[16]~I .oe_async_reset = "none";
defparam \GPIO_1[16]~I .oe_power_up = "low";
defparam \GPIO_1[16]~I .oe_register_mode = "none";
defparam \GPIO_1[16]~I .oe_sync_reset = "none";
defparam \GPIO_1[16]~I .operation_mode = "bidir";
defparam \GPIO_1[16]~I .output_async_reset = "none";
defparam \GPIO_1[16]~I .output_power_up = "low";
defparam \GPIO_1[16]~I .output_register_mode = "none";
defparam \GPIO_1[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[15]));
// synopsys translate_off
defparam \GPIO_1[15]~I .input_async_reset = "none";
defparam \GPIO_1[15]~I .input_power_up = "low";
defparam \GPIO_1[15]~I .input_register_mode = "none";
defparam \GPIO_1[15]~I .input_sync_reset = "none";
defparam \GPIO_1[15]~I .oe_async_reset = "none";
defparam \GPIO_1[15]~I .oe_power_up = "low";
defparam \GPIO_1[15]~I .oe_register_mode = "none";
defparam \GPIO_1[15]~I .oe_sync_reset = "none";
defparam \GPIO_1[15]~I .open_drain_output = "true";
defparam \GPIO_1[15]~I .operation_mode = "bidir";
defparam \GPIO_1[15]~I .output_async_reset = "none";
defparam \GPIO_1[15]~I .output_power_up = "low";
defparam \GPIO_1[15]~I .output_register_mode = "none";
defparam \GPIO_1[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[14]));
// synopsys translate_off
defparam \GPIO_1[14]~I .input_async_reset = "none";
defparam \GPIO_1[14]~I .input_power_up = "low";
defparam \GPIO_1[14]~I .input_register_mode = "none";
defparam \GPIO_1[14]~I .input_sync_reset = "none";
defparam \GPIO_1[14]~I .oe_async_reset = "none";
defparam \GPIO_1[14]~I .oe_power_up = "low";
defparam \GPIO_1[14]~I .oe_register_mode = "none";
defparam \GPIO_1[14]~I .oe_sync_reset = "none";
defparam \GPIO_1[14]~I .open_drain_output = "true";
defparam \GPIO_1[14]~I .operation_mode = "bidir";
defparam \GPIO_1[14]~I .output_async_reset = "none";
defparam \GPIO_1[14]~I .output_power_up = "low";
defparam \GPIO_1[14]~I .output_register_mode = "none";
defparam \GPIO_1[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[13]));
// synopsys translate_off
defparam \GPIO_1[13]~I .input_async_reset = "none";
defparam \GPIO_1[13]~I .input_power_up = "low";
defparam \GPIO_1[13]~I .input_register_mode = "none";
defparam \GPIO_1[13]~I .input_sync_reset = "none";
defparam \GPIO_1[13]~I .oe_async_reset = "none";
defparam \GPIO_1[13]~I .oe_power_up = "low";
defparam \GPIO_1[13]~I .oe_register_mode = "none";
defparam \GPIO_1[13]~I .oe_sync_reset = "none";
defparam \GPIO_1[13]~I .open_drain_output = "true";
defparam \GPIO_1[13]~I .operation_mode = "bidir";
defparam \GPIO_1[13]~I .output_async_reset = "none";
defparam \GPIO_1[13]~I .output_power_up = "low";
defparam \GPIO_1[13]~I .output_register_mode = "none";
defparam \GPIO_1[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[12]));
// synopsys translate_off
defparam \GPIO_1[12]~I .input_async_reset = "none";
defparam \GPIO_1[12]~I .input_power_up = "low";
defparam \GPIO_1[12]~I .input_register_mode = "none";
defparam \GPIO_1[12]~I .input_sync_reset = "none";
defparam \GPIO_1[12]~I .oe_async_reset = "none";
defparam \GPIO_1[12]~I .oe_power_up = "low";
defparam \GPIO_1[12]~I .oe_register_mode = "none";
defparam \GPIO_1[12]~I .oe_sync_reset = "none";
defparam \GPIO_1[12]~I .open_drain_output = "true";
defparam \GPIO_1[12]~I .operation_mode = "bidir";
defparam \GPIO_1[12]~I .output_async_reset = "none";
defparam \GPIO_1[12]~I .output_power_up = "low";
defparam \GPIO_1[12]~I .output_register_mode = "none";
defparam \GPIO_1[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[11]));
// synopsys translate_off
defparam \GPIO_1[11]~I .input_async_reset = "none";
defparam \GPIO_1[11]~I .input_power_up = "low";
defparam \GPIO_1[11]~I .input_register_mode = "none";
defparam \GPIO_1[11]~I .input_sync_reset = "none";
defparam \GPIO_1[11]~I .oe_async_reset = "none";
defparam \GPIO_1[11]~I .oe_power_up = "low";
defparam \GPIO_1[11]~I .oe_register_mode = "none";
defparam \GPIO_1[11]~I .oe_sync_reset = "none";
defparam \GPIO_1[11]~I .open_drain_output = "true";
defparam \GPIO_1[11]~I .operation_mode = "bidir";
defparam \GPIO_1[11]~I .output_async_reset = "none";
defparam \GPIO_1[11]~I .output_power_up = "low";
defparam \GPIO_1[11]~I .output_register_mode = "none";
defparam \GPIO_1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[10]));
// synopsys translate_off
defparam \GPIO_1[10]~I .input_async_reset = "none";
defparam \GPIO_1[10]~I .input_power_up = "low";
defparam \GPIO_1[10]~I .input_register_mode = "none";
defparam \GPIO_1[10]~I .input_sync_reset = "none";
defparam \GPIO_1[10]~I .oe_async_reset = "none";
defparam \GPIO_1[10]~I .oe_power_up = "low";
defparam \GPIO_1[10]~I .oe_register_mode = "none";
defparam \GPIO_1[10]~I .oe_sync_reset = "none";
defparam \GPIO_1[10]~I .open_drain_output = "true";
defparam \GPIO_1[10]~I .operation_mode = "bidir";
defparam \GPIO_1[10]~I .output_async_reset = "none";
defparam \GPIO_1[10]~I .output_power_up = "low";
defparam \GPIO_1[10]~I .output_register_mode = "none";
defparam \GPIO_1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[9]));
// synopsys translate_off
defparam \GPIO_1[9]~I .input_async_reset = "none";
defparam \GPIO_1[9]~I .input_power_up = "low";
defparam \GPIO_1[9]~I .input_register_mode = "none";
defparam \GPIO_1[9]~I .input_sync_reset = "none";
defparam \GPIO_1[9]~I .oe_async_reset = "none";
defparam \GPIO_1[9]~I .oe_power_up = "low";
defparam \GPIO_1[9]~I .oe_register_mode = "none";
defparam \GPIO_1[9]~I .oe_sync_reset = "none";
defparam \GPIO_1[9]~I .open_drain_output = "true";
defparam \GPIO_1[9]~I .operation_mode = "bidir";
defparam \GPIO_1[9]~I .output_async_reset = "none";
defparam \GPIO_1[9]~I .output_power_up = "low";
defparam \GPIO_1[9]~I .output_register_mode = "none";
defparam \GPIO_1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[8]));
// synopsys translate_off
defparam \GPIO_1[8]~I .input_async_reset = "none";
defparam \GPIO_1[8]~I .input_power_up = "low";
defparam \GPIO_1[8]~I .input_register_mode = "none";
defparam \GPIO_1[8]~I .input_sync_reset = "none";
defparam \GPIO_1[8]~I .oe_async_reset = "none";
defparam \GPIO_1[8]~I .oe_power_up = "low";
defparam \GPIO_1[8]~I .oe_register_mode = "none";
defparam \GPIO_1[8]~I .oe_sync_reset = "none";
defparam \GPIO_1[8]~I .open_drain_output = "true";
defparam \GPIO_1[8]~I .operation_mode = "bidir";
defparam \GPIO_1[8]~I .output_async_reset = "none";
defparam \GPIO_1[8]~I .output_power_up = "low";
defparam \GPIO_1[8]~I .output_register_mode = "none";
defparam \GPIO_1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[7]));
// synopsys translate_off
defparam \GPIO_1[7]~I .input_async_reset = "none";
defparam \GPIO_1[7]~I .input_power_up = "low";
defparam \GPIO_1[7]~I .input_register_mode = "none";
defparam \GPIO_1[7]~I .input_sync_reset = "none";
defparam \GPIO_1[7]~I .oe_async_reset = "none";
defparam \GPIO_1[7]~I .oe_power_up = "low";
defparam \GPIO_1[7]~I .oe_register_mode = "none";
defparam \GPIO_1[7]~I .oe_sync_reset = "none";
defparam \GPIO_1[7]~I .open_drain_output = "true";
defparam \GPIO_1[7]~I .operation_mode = "bidir";
defparam \GPIO_1[7]~I .output_async_reset = "none";
defparam \GPIO_1[7]~I .output_power_up = "low";
defparam \GPIO_1[7]~I .output_register_mode = "none";
defparam \GPIO_1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[6]));
// synopsys translate_off
defparam \GPIO_1[6]~I .input_async_reset = "none";
defparam \GPIO_1[6]~I .input_power_up = "low";
defparam \GPIO_1[6]~I .input_register_mode = "none";
defparam \GPIO_1[6]~I .input_sync_reset = "none";
defparam \GPIO_1[6]~I .oe_async_reset = "none";
defparam \GPIO_1[6]~I .oe_power_up = "low";
defparam \GPIO_1[6]~I .oe_register_mode = "none";
defparam \GPIO_1[6]~I .oe_sync_reset = "none";
defparam \GPIO_1[6]~I .open_drain_output = "true";
defparam \GPIO_1[6]~I .operation_mode = "bidir";
defparam \GPIO_1[6]~I .output_async_reset = "none";
defparam \GPIO_1[6]~I .output_power_up = "low";
defparam \GPIO_1[6]~I .output_register_mode = "none";
defparam \GPIO_1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[5]));
// synopsys translate_off
defparam \GPIO_1[5]~I .input_async_reset = "none";
defparam \GPIO_1[5]~I .input_power_up = "low";
defparam \GPIO_1[5]~I .input_register_mode = "none";
defparam \GPIO_1[5]~I .input_sync_reset = "none";
defparam \GPIO_1[5]~I .oe_async_reset = "none";
defparam \GPIO_1[5]~I .oe_power_up = "low";
defparam \GPIO_1[5]~I .oe_register_mode = "none";
defparam \GPIO_1[5]~I .oe_sync_reset = "none";
defparam \GPIO_1[5]~I .open_drain_output = "true";
defparam \GPIO_1[5]~I .operation_mode = "bidir";
defparam \GPIO_1[5]~I .output_async_reset = "none";
defparam \GPIO_1[5]~I .output_power_up = "low";
defparam \GPIO_1[5]~I .output_register_mode = "none";
defparam \GPIO_1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[4]));
// synopsys translate_off
defparam \GPIO_1[4]~I .input_async_reset = "none";
defparam \GPIO_1[4]~I .input_power_up = "low";
defparam \GPIO_1[4]~I .input_register_mode = "none";
defparam \GPIO_1[4]~I .input_sync_reset = "none";
defparam \GPIO_1[4]~I .oe_async_reset = "none";
defparam \GPIO_1[4]~I .oe_power_up = "low";
defparam \GPIO_1[4]~I .oe_register_mode = "none";
defparam \GPIO_1[4]~I .oe_sync_reset = "none";
defparam \GPIO_1[4]~I .open_drain_output = "true";
defparam \GPIO_1[4]~I .operation_mode = "bidir";
defparam \GPIO_1[4]~I .output_async_reset = "none";
defparam \GPIO_1[4]~I .output_power_up = "low";
defparam \GPIO_1[4]~I .output_register_mode = "none";
defparam \GPIO_1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[3]));
// synopsys translate_off
defparam \GPIO_1[3]~I .input_async_reset = "none";
defparam \GPIO_1[3]~I .input_power_up = "low";
defparam \GPIO_1[3]~I .input_register_mode = "none";
defparam \GPIO_1[3]~I .input_sync_reset = "none";
defparam \GPIO_1[3]~I .oe_async_reset = "none";
defparam \GPIO_1[3]~I .oe_power_up = "low";
defparam \GPIO_1[3]~I .oe_register_mode = "none";
defparam \GPIO_1[3]~I .oe_sync_reset = "none";
defparam \GPIO_1[3]~I .open_drain_output = "true";
defparam \GPIO_1[3]~I .operation_mode = "bidir";
defparam \GPIO_1[3]~I .output_async_reset = "none";
defparam \GPIO_1[3]~I .output_power_up = "low";
defparam \GPIO_1[3]~I .output_register_mode = "none";
defparam \GPIO_1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[2]));
// synopsys translate_off
defparam \GPIO_1[2]~I .input_async_reset = "none";
defparam \GPIO_1[2]~I .input_power_up = "low";
defparam \GPIO_1[2]~I .input_register_mode = "none";
defparam \GPIO_1[2]~I .input_sync_reset = "none";
defparam \GPIO_1[2]~I .oe_async_reset = "none";
defparam \GPIO_1[2]~I .oe_power_up = "low";
defparam \GPIO_1[2]~I .oe_register_mode = "none";
defparam \GPIO_1[2]~I .oe_sync_reset = "none";
defparam \GPIO_1[2]~I .open_drain_output = "true";
defparam \GPIO_1[2]~I .operation_mode = "bidir";
defparam \GPIO_1[2]~I .output_async_reset = "none";
defparam \GPIO_1[2]~I .output_power_up = "low";
defparam \GPIO_1[2]~I .output_register_mode = "none";
defparam \GPIO_1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[1]));
// synopsys translate_off
defparam \GPIO_1[1]~I .input_async_reset = "none";
defparam \GPIO_1[1]~I .input_power_up = "low";
defparam \GPIO_1[1]~I .input_register_mode = "none";
defparam \GPIO_1[1]~I .input_sync_reset = "none";
defparam \GPIO_1[1]~I .oe_async_reset = "none";
defparam \GPIO_1[1]~I .oe_power_up = "low";
defparam \GPIO_1[1]~I .oe_register_mode = "none";
defparam \GPIO_1[1]~I .oe_sync_reset = "none";
defparam \GPIO_1[1]~I .open_drain_output = "true";
defparam \GPIO_1[1]~I .operation_mode = "bidir";
defparam \GPIO_1[1]~I .output_async_reset = "none";
defparam \GPIO_1[1]~I .output_power_up = "low";
defparam \GPIO_1[1]~I .output_register_mode = "none";
defparam \GPIO_1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[0]));
// synopsys translate_off
defparam \GPIO_1[0]~I .input_async_reset = "none";
defparam \GPIO_1[0]~I .input_power_up = "low";
defparam \GPIO_1[0]~I .input_register_mode = "none";
defparam \GPIO_1[0]~I .input_sync_reset = "none";
defparam \GPIO_1[0]~I .oe_async_reset = "none";
defparam \GPIO_1[0]~I .oe_power_up = "low";
defparam \GPIO_1[0]~I .oe_register_mode = "none";
defparam \GPIO_1[0]~I .oe_sync_reset = "none";
defparam \GPIO_1[0]~I .open_drain_output = "true";
defparam \GPIO_1[0]~I .operation_mode = "bidir";
defparam \GPIO_1[0]~I .output_async_reset = "none";
defparam \GPIO_1[0]~I .output_power_up = "low";
defparam \GPIO_1[0]~I .output_register_mode = "none";
defparam \GPIO_1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_DATA[7]~I (
	.datain(\inst10|mLCD_DATA [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_DATA[7]));
// synopsys translate_off
defparam \LCD_DATA[7]~I .input_async_reset = "none";
defparam \LCD_DATA[7]~I .input_power_up = "low";
defparam \LCD_DATA[7]~I .input_register_mode = "none";
defparam \LCD_DATA[7]~I .input_sync_reset = "none";
defparam \LCD_DATA[7]~I .oe_async_reset = "none";
defparam \LCD_DATA[7]~I .oe_power_up = "low";
defparam \LCD_DATA[7]~I .oe_register_mode = "none";
defparam \LCD_DATA[7]~I .oe_sync_reset = "none";
defparam \LCD_DATA[7]~I .operation_mode = "bidir";
defparam \LCD_DATA[7]~I .output_async_reset = "none";
defparam \LCD_DATA[7]~I .output_power_up = "low";
defparam \LCD_DATA[7]~I .output_register_mode = "none";
defparam \LCD_DATA[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_DATA[6]~I (
	.datain(\inst10|mLCD_DATA [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_DATA[6]));
// synopsys translate_off
defparam \LCD_DATA[6]~I .input_async_reset = "none";
defparam \LCD_DATA[6]~I .input_power_up = "low";
defparam \LCD_DATA[6]~I .input_register_mode = "none";
defparam \LCD_DATA[6]~I .input_sync_reset = "none";
defparam \LCD_DATA[6]~I .oe_async_reset = "none";
defparam \LCD_DATA[6]~I .oe_power_up = "low";
defparam \LCD_DATA[6]~I .oe_register_mode = "none";
defparam \LCD_DATA[6]~I .oe_sync_reset = "none";
defparam \LCD_DATA[6]~I .operation_mode = "bidir";
defparam \LCD_DATA[6]~I .output_async_reset = "none";
defparam \LCD_DATA[6]~I .output_power_up = "low";
defparam \LCD_DATA[6]~I .output_register_mode = "none";
defparam \LCD_DATA[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_DATA[5]~I (
	.datain(\inst10|mLCD_DATA [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_DATA[5]));
// synopsys translate_off
defparam \LCD_DATA[5]~I .input_async_reset = "none";
defparam \LCD_DATA[5]~I .input_power_up = "low";
defparam \LCD_DATA[5]~I .input_register_mode = "none";
defparam \LCD_DATA[5]~I .input_sync_reset = "none";
defparam \LCD_DATA[5]~I .oe_async_reset = "none";
defparam \LCD_DATA[5]~I .oe_power_up = "low";
defparam \LCD_DATA[5]~I .oe_register_mode = "none";
defparam \LCD_DATA[5]~I .oe_sync_reset = "none";
defparam \LCD_DATA[5]~I .operation_mode = "bidir";
defparam \LCD_DATA[5]~I .output_async_reset = "none";
defparam \LCD_DATA[5]~I .output_power_up = "low";
defparam \LCD_DATA[5]~I .output_register_mode = "none";
defparam \LCD_DATA[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_DATA[4]~I (
	.datain(\inst10|mLCD_DATA [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_DATA[4]));
// synopsys translate_off
defparam \LCD_DATA[4]~I .input_async_reset = "none";
defparam \LCD_DATA[4]~I .input_power_up = "low";
defparam \LCD_DATA[4]~I .input_register_mode = "none";
defparam \LCD_DATA[4]~I .input_sync_reset = "none";
defparam \LCD_DATA[4]~I .oe_async_reset = "none";
defparam \LCD_DATA[4]~I .oe_power_up = "low";
defparam \LCD_DATA[4]~I .oe_register_mode = "none";
defparam \LCD_DATA[4]~I .oe_sync_reset = "none";
defparam \LCD_DATA[4]~I .operation_mode = "bidir";
defparam \LCD_DATA[4]~I .output_async_reset = "none";
defparam \LCD_DATA[4]~I .output_power_up = "low";
defparam \LCD_DATA[4]~I .output_register_mode = "none";
defparam \LCD_DATA[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_DATA[3]~I (
	.datain(\inst10|mLCD_DATA [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_DATA[3]));
// synopsys translate_off
defparam \LCD_DATA[3]~I .input_async_reset = "none";
defparam \LCD_DATA[3]~I .input_power_up = "low";
defparam \LCD_DATA[3]~I .input_register_mode = "none";
defparam \LCD_DATA[3]~I .input_sync_reset = "none";
defparam \LCD_DATA[3]~I .oe_async_reset = "none";
defparam \LCD_DATA[3]~I .oe_power_up = "low";
defparam \LCD_DATA[3]~I .oe_register_mode = "none";
defparam \LCD_DATA[3]~I .oe_sync_reset = "none";
defparam \LCD_DATA[3]~I .operation_mode = "bidir";
defparam \LCD_DATA[3]~I .output_async_reset = "none";
defparam \LCD_DATA[3]~I .output_power_up = "low";
defparam \LCD_DATA[3]~I .output_register_mode = "none";
defparam \LCD_DATA[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_DATA[2]~I (
	.datain(\inst10|mLCD_DATA [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_DATA[2]));
// synopsys translate_off
defparam \LCD_DATA[2]~I .input_async_reset = "none";
defparam \LCD_DATA[2]~I .input_power_up = "low";
defparam \LCD_DATA[2]~I .input_register_mode = "none";
defparam \LCD_DATA[2]~I .input_sync_reset = "none";
defparam \LCD_DATA[2]~I .oe_async_reset = "none";
defparam \LCD_DATA[2]~I .oe_power_up = "low";
defparam \LCD_DATA[2]~I .oe_register_mode = "none";
defparam \LCD_DATA[2]~I .oe_sync_reset = "none";
defparam \LCD_DATA[2]~I .operation_mode = "bidir";
defparam \LCD_DATA[2]~I .output_async_reset = "none";
defparam \LCD_DATA[2]~I .output_power_up = "low";
defparam \LCD_DATA[2]~I .output_register_mode = "none";
defparam \LCD_DATA[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_DATA[1]~I (
	.datain(\inst10|mLCD_DATA [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_DATA[1]));
// synopsys translate_off
defparam \LCD_DATA[1]~I .input_async_reset = "none";
defparam \LCD_DATA[1]~I .input_power_up = "low";
defparam \LCD_DATA[1]~I .input_register_mode = "none";
defparam \LCD_DATA[1]~I .input_sync_reset = "none";
defparam \LCD_DATA[1]~I .oe_async_reset = "none";
defparam \LCD_DATA[1]~I .oe_power_up = "low";
defparam \LCD_DATA[1]~I .oe_register_mode = "none";
defparam \LCD_DATA[1]~I .oe_sync_reset = "none";
defparam \LCD_DATA[1]~I .operation_mode = "bidir";
defparam \LCD_DATA[1]~I .output_async_reset = "none";
defparam \LCD_DATA[1]~I .output_power_up = "low";
defparam \LCD_DATA[1]~I .output_register_mode = "none";
defparam \LCD_DATA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_DATA[0]~I (
	.datain(\inst10|mLCD_DATA [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_DATA[0]));
// synopsys translate_off
defparam \LCD_DATA[0]~I .input_async_reset = "none";
defparam \LCD_DATA[0]~I .input_power_up = "low";
defparam \LCD_DATA[0]~I .input_register_mode = "none";
defparam \LCD_DATA[0]~I .input_sync_reset = "none";
defparam \LCD_DATA[0]~I .oe_async_reset = "none";
defparam \LCD_DATA[0]~I .oe_power_up = "low";
defparam \LCD_DATA[0]~I .oe_register_mode = "none";
defparam \LCD_DATA[0]~I .oe_sync_reset = "none";
defparam \LCD_DATA[0]~I .operation_mode = "bidir";
defparam \LCD_DATA[0]~I .output_async_reset = "none";
defparam \LCD_DATA[0]~I .output_power_up = "low";
defparam \LCD_DATA[0]~I .output_register_mode = "none";
defparam \LCD_DATA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_CLK~I (
	.datain(\inst6|altpll_component|_clk1~clkctrl_outclk ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_CLK));
// synopsys translate_off
defparam \VGA_CLK~I .input_async_reset = "none";
defparam \VGA_CLK~I .input_power_up = "low";
defparam \VGA_CLK~I .input_register_mode = "none";
defparam \VGA_CLK~I .input_sync_reset = "none";
defparam \VGA_CLK~I .oe_async_reset = "none";
defparam \VGA_CLK~I .oe_power_up = "low";
defparam \VGA_CLK~I .oe_register_mode = "none";
defparam \VGA_CLK~I .oe_sync_reset = "none";
defparam \VGA_CLK~I .operation_mode = "output";
defparam \VGA_CLK~I .output_async_reset = "none";
defparam \VGA_CLK~I .output_power_up = "low";
defparam \VGA_CLK~I .output_register_mode = "none";
defparam \VGA_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_HS~I (
	.datain(!\inst|VGA_HSYNC~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_HS));
// synopsys translate_off
defparam \VGA_HS~I .input_async_reset = "none";
defparam \VGA_HS~I .input_power_up = "low";
defparam \VGA_HS~I .input_register_mode = "none";
defparam \VGA_HS~I .input_sync_reset = "none";
defparam \VGA_HS~I .oe_async_reset = "none";
defparam \VGA_HS~I .oe_power_up = "low";
defparam \VGA_HS~I .oe_register_mode = "none";
defparam \VGA_HS~I .oe_sync_reset = "none";
defparam \VGA_HS~I .operation_mode = "output";
defparam \VGA_HS~I .output_async_reset = "none";
defparam \VGA_HS~I .output_power_up = "low";
defparam \VGA_HS~I .output_register_mode = "none";
defparam \VGA_HS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[7]));
// synopsys translate_off
defparam \LEDG[7]~I .input_async_reset = "none";
defparam \LEDG[7]~I .input_power_up = "low";
defparam \LEDG[7]~I .input_register_mode = "none";
defparam \LEDG[7]~I .input_sync_reset = "none";
defparam \LEDG[7]~I .oe_async_reset = "none";
defparam \LEDG[7]~I .oe_power_up = "low";
defparam \LEDG[7]~I .oe_register_mode = "none";
defparam \LEDG[7]~I .oe_sync_reset = "none";
defparam \LEDG[7]~I .operation_mode = "output";
defparam \LEDG[7]~I .output_async_reset = "none";
defparam \LEDG[7]~I .output_power_up = "low";
defparam \LEDG[7]~I .output_register_mode = "none";
defparam \LEDG[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[6]));
// synopsys translate_off
defparam \LEDG[6]~I .input_async_reset = "none";
defparam \LEDG[6]~I .input_power_up = "low";
defparam \LEDG[6]~I .input_register_mode = "none";
defparam \LEDG[6]~I .input_sync_reset = "none";
defparam \LEDG[6]~I .oe_async_reset = "none";
defparam \LEDG[6]~I .oe_power_up = "low";
defparam \LEDG[6]~I .oe_register_mode = "none";
defparam \LEDG[6]~I .oe_sync_reset = "none";
defparam \LEDG[6]~I .operation_mode = "output";
defparam \LEDG[6]~I .output_async_reset = "none";
defparam \LEDG[6]~I .output_power_up = "low";
defparam \LEDG[6]~I .output_register_mode = "none";
defparam \LEDG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[5]));
// synopsys translate_off
defparam \LEDG[5]~I .input_async_reset = "none";
defparam \LEDG[5]~I .input_power_up = "low";
defparam \LEDG[5]~I .input_register_mode = "none";
defparam \LEDG[5]~I .input_sync_reset = "none";
defparam \LEDG[5]~I .oe_async_reset = "none";
defparam \LEDG[5]~I .oe_power_up = "low";
defparam \LEDG[5]~I .oe_register_mode = "none";
defparam \LEDG[5]~I .oe_sync_reset = "none";
defparam \LEDG[5]~I .operation_mode = "output";
defparam \LEDG[5]~I .output_async_reset = "none";
defparam \LEDG[5]~I .output_power_up = "low";
defparam \LEDG[5]~I .output_register_mode = "none";
defparam \LEDG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[4]));
// synopsys translate_off
defparam \LEDG[4]~I .input_async_reset = "none";
defparam \LEDG[4]~I .input_power_up = "low";
defparam \LEDG[4]~I .input_register_mode = "none";
defparam \LEDG[4]~I .input_sync_reset = "none";
defparam \LEDG[4]~I .oe_async_reset = "none";
defparam \LEDG[4]~I .oe_power_up = "low";
defparam \LEDG[4]~I .oe_register_mode = "none";
defparam \LEDG[4]~I .oe_sync_reset = "none";
defparam \LEDG[4]~I .operation_mode = "output";
defparam \LEDG[4]~I .output_async_reset = "none";
defparam \LEDG[4]~I .output_power_up = "low";
defparam \LEDG[4]~I .output_register_mode = "none";
defparam \LEDG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[3]));
// synopsys translate_off
defparam \LEDG[3]~I .input_async_reset = "none";
defparam \LEDG[3]~I .input_power_up = "low";
defparam \LEDG[3]~I .input_register_mode = "none";
defparam \LEDG[3]~I .input_sync_reset = "none";
defparam \LEDG[3]~I .oe_async_reset = "none";
defparam \LEDG[3]~I .oe_power_up = "low";
defparam \LEDG[3]~I .oe_register_mode = "none";
defparam \LEDG[3]~I .oe_sync_reset = "none";
defparam \LEDG[3]~I .operation_mode = "output";
defparam \LEDG[3]~I .output_async_reset = "none";
defparam \LEDG[3]~I .output_power_up = "low";
defparam \LEDG[3]~I .output_register_mode = "none";
defparam \LEDG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[2]));
// synopsys translate_off
defparam \LEDG[2]~I .input_async_reset = "none";
defparam \LEDG[2]~I .input_power_up = "low";
defparam \LEDG[2]~I .input_register_mode = "none";
defparam \LEDG[2]~I .input_sync_reset = "none";
defparam \LEDG[2]~I .oe_async_reset = "none";
defparam \LEDG[2]~I .oe_power_up = "low";
defparam \LEDG[2]~I .oe_register_mode = "none";
defparam \LEDG[2]~I .oe_sync_reset = "none";
defparam \LEDG[2]~I .operation_mode = "output";
defparam \LEDG[2]~I .output_async_reset = "none";
defparam \LEDG[2]~I .output_power_up = "low";
defparam \LEDG[2]~I .output_register_mode = "none";
defparam \LEDG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[1]));
// synopsys translate_off
defparam \LEDG[1]~I .input_async_reset = "none";
defparam \LEDG[1]~I .input_power_up = "low";
defparam \LEDG[1]~I .input_register_mode = "none";
defparam \LEDG[1]~I .input_sync_reset = "none";
defparam \LEDG[1]~I .oe_async_reset = "none";
defparam \LEDG[1]~I .oe_power_up = "low";
defparam \LEDG[1]~I .oe_register_mode = "none";
defparam \LEDG[1]~I .oe_sync_reset = "none";
defparam \LEDG[1]~I .operation_mode = "output";
defparam \LEDG[1]~I .output_async_reset = "none";
defparam \LEDG[1]~I .output_power_up = "low";
defparam \LEDG[1]~I .output_register_mode = "none";
defparam \LEDG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[0]~I (
	.datain(\EXT_CLOCK~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[0]));
// synopsys translate_off
defparam \LEDG[0]~I .input_async_reset = "none";
defparam \LEDG[0]~I .input_power_up = "low";
defparam \LEDG[0]~I .input_register_mode = "none";
defparam \LEDG[0]~I .input_sync_reset = "none";
defparam \LEDG[0]~I .oe_async_reset = "none";
defparam \LEDG[0]~I .oe_power_up = "low";
defparam \LEDG[0]~I .oe_register_mode = "none";
defparam \LEDG[0]~I .oe_sync_reset = "none";
defparam \LEDG[0]~I .operation_mode = "output";
defparam \LEDG[0]~I .output_async_reset = "none";
defparam \LEDG[0]~I .output_power_up = "low";
defparam \LEDG[0]~I .output_register_mode = "none";
defparam \LEDG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_VS~I (
	.datain(!\inst|VGA_VSYNC~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_VS));
// synopsys translate_off
defparam \VGA_VS~I .input_async_reset = "none";
defparam \VGA_VS~I .input_power_up = "low";
defparam \VGA_VS~I .input_register_mode = "none";
defparam \VGA_VS~I .input_sync_reset = "none";
defparam \VGA_VS~I .oe_async_reset = "none";
defparam \VGA_VS~I .oe_power_up = "low";
defparam \VGA_VS~I .oe_register_mode = "none";
defparam \VGA_VS~I .oe_sync_reset = "none";
defparam \VGA_VS~I .operation_mode = "output";
defparam \VGA_VS~I .output_async_reset = "none";
defparam \VGA_VS~I .output_power_up = "low";
defparam \VGA_VS~I .output_register_mode = "none";
defparam \VGA_VS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLANK~I (
	.datain(\inst|VGA_BLANK~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLANK));
// synopsys translate_off
defparam \VGA_BLANK~I .input_async_reset = "none";
defparam \VGA_BLANK~I .input_power_up = "low";
defparam \VGA_BLANK~I .input_register_mode = "none";
defparam \VGA_BLANK~I .input_sync_reset = "none";
defparam \VGA_BLANK~I .oe_async_reset = "none";
defparam \VGA_BLANK~I .oe_power_up = "low";
defparam \VGA_BLANK~I .oe_register_mode = "none";
defparam \VGA_BLANK~I .oe_sync_reset = "none";
defparam \VGA_BLANK~I .operation_mode = "output";
defparam \VGA_BLANK~I .output_async_reset = "none";
defparam \VGA_BLANK~I .output_power_up = "low";
defparam \VGA_BLANK~I .output_register_mode = "none";
defparam \VGA_BLANK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_SYNC~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_SYNC));
// synopsys translate_off
defparam \VGA_SYNC~I .input_async_reset = "none";
defparam \VGA_SYNC~I .input_power_up = "low";
defparam \VGA_SYNC~I .input_register_mode = "none";
defparam \VGA_SYNC~I .input_sync_reset = "none";
defparam \VGA_SYNC~I .oe_async_reset = "none";
defparam \VGA_SYNC~I .oe_power_up = "low";
defparam \VGA_SYNC~I .oe_register_mode = "none";
defparam \VGA_SYNC~I .oe_sync_reset = "none";
defparam \VGA_SYNC~I .operation_mode = "output";
defparam \VGA_SYNC~I .output_async_reset = "none";
defparam \VGA_SYNC~I .output_power_up = "low";
defparam \VGA_SYNC~I .output_register_mode = "none";
defparam \VGA_SYNC~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_ON~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_ON));
// synopsys translate_off
defparam \LCD_ON~I .input_async_reset = "none";
defparam \LCD_ON~I .input_power_up = "low";
defparam \LCD_ON~I .input_register_mode = "none";
defparam \LCD_ON~I .input_sync_reset = "none";
defparam \LCD_ON~I .oe_async_reset = "none";
defparam \LCD_ON~I .oe_power_up = "low";
defparam \LCD_ON~I .oe_register_mode = "none";
defparam \LCD_ON~I .oe_sync_reset = "none";
defparam \LCD_ON~I .operation_mode = "output";
defparam \LCD_ON~I .output_async_reset = "none";
defparam \LCD_ON~I .output_power_up = "low";
defparam \LCD_ON~I .output_register_mode = "none";
defparam \LCD_ON~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_BLON~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_BLON));
// synopsys translate_off
defparam \LCD_BLON~I .input_async_reset = "none";
defparam \LCD_BLON~I .input_power_up = "low";
defparam \LCD_BLON~I .input_register_mode = "none";
defparam \LCD_BLON~I .input_sync_reset = "none";
defparam \LCD_BLON~I .oe_async_reset = "none";
defparam \LCD_BLON~I .oe_power_up = "low";
defparam \LCD_BLON~I .oe_register_mode = "none";
defparam \LCD_BLON~I .oe_sync_reset = "none";
defparam \LCD_BLON~I .operation_mode = "output";
defparam \LCD_BLON~I .output_async_reset = "none";
defparam \LCD_BLON~I .output_power_up = "low";
defparam \LCD_BLON~I .output_register_mode = "none";
defparam \LCD_BLON~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_RW~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_RW));
// synopsys translate_off
defparam \LCD_RW~I .input_async_reset = "none";
defparam \LCD_RW~I .input_power_up = "low";
defparam \LCD_RW~I .input_register_mode = "none";
defparam \LCD_RW~I .input_sync_reset = "none";
defparam \LCD_RW~I .oe_async_reset = "none";
defparam \LCD_RW~I .oe_power_up = "low";
defparam \LCD_RW~I .oe_register_mode = "none";
defparam \LCD_RW~I .oe_sync_reset = "none";
defparam \LCD_RW~I .operation_mode = "output";
defparam \LCD_RW~I .output_async_reset = "none";
defparam \LCD_RW~I .output_power_up = "low";
defparam \LCD_RW~I .output_register_mode = "none";
defparam \LCD_RW~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_EN~I (
	.datain(\inst10|u0|LCD_EN~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_EN));
// synopsys translate_off
defparam \LCD_EN~I .input_async_reset = "none";
defparam \LCD_EN~I .input_power_up = "low";
defparam \LCD_EN~I .input_register_mode = "none";
defparam \LCD_EN~I .input_sync_reset = "none";
defparam \LCD_EN~I .oe_async_reset = "none";
defparam \LCD_EN~I .oe_power_up = "low";
defparam \LCD_EN~I .oe_register_mode = "none";
defparam \LCD_EN~I .oe_sync_reset = "none";
defparam \LCD_EN~I .operation_mode = "output";
defparam \LCD_EN~I .output_async_reset = "none";
defparam \LCD_EN~I .output_power_up = "low";
defparam \LCD_EN~I .output_register_mode = "none";
defparam \LCD_EN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_RS~I (
	.datain(\inst10|mLCD_RS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_RS));
// synopsys translate_off
defparam \LCD_RS~I .input_async_reset = "none";
defparam \LCD_RS~I .input_power_up = "low";
defparam \LCD_RS~I .input_register_mode = "none";
defparam \LCD_RS~I .input_sync_reset = "none";
defparam \LCD_RS~I .oe_async_reset = "none";
defparam \LCD_RS~I .oe_power_up = "low";
defparam \LCD_RS~I .oe_register_mode = "none";
defparam \LCD_RS~I .oe_sync_reset = "none";
defparam \LCD_RS~I .operation_mode = "output";
defparam \LCD_RS~I .output_async_reset = "none";
defparam \LCD_RS~I .output_power_up = "low";
defparam \LCD_RS~I .output_register_mode = "none";
defparam \LCD_RS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[17]~I (
	.datain(\SW~combout [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[17]));
// synopsys translate_off
defparam \LEDR[17]~I .input_async_reset = "none";
defparam \LEDR[17]~I .input_power_up = "low";
defparam \LEDR[17]~I .input_register_mode = "none";
defparam \LEDR[17]~I .input_sync_reset = "none";
defparam \LEDR[17]~I .oe_async_reset = "none";
defparam \LEDR[17]~I .oe_power_up = "low";
defparam \LEDR[17]~I .oe_register_mode = "none";
defparam \LEDR[17]~I .oe_sync_reset = "none";
defparam \LEDR[17]~I .operation_mode = "output";
defparam \LEDR[17]~I .output_async_reset = "none";
defparam \LEDR[17]~I .output_power_up = "low";
defparam \LEDR[17]~I .output_register_mode = "none";
defparam \LEDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[16]~I (
	.datain(\SW~combout [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[16]));
// synopsys translate_off
defparam \LEDR[16]~I .input_async_reset = "none";
defparam \LEDR[16]~I .input_power_up = "low";
defparam \LEDR[16]~I .input_register_mode = "none";
defparam \LEDR[16]~I .input_sync_reset = "none";
defparam \LEDR[16]~I .oe_async_reset = "none";
defparam \LEDR[16]~I .oe_power_up = "low";
defparam \LEDR[16]~I .oe_register_mode = "none";
defparam \LEDR[16]~I .oe_sync_reset = "none";
defparam \LEDR[16]~I .operation_mode = "output";
defparam \LEDR[16]~I .output_async_reset = "none";
defparam \LEDR[16]~I .output_power_up = "low";
defparam \LEDR[16]~I .output_register_mode = "none";
defparam \LEDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[15]~I (
	.datain(\SW~combout [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[15]));
// synopsys translate_off
defparam \LEDR[15]~I .input_async_reset = "none";
defparam \LEDR[15]~I .input_power_up = "low";
defparam \LEDR[15]~I .input_register_mode = "none";
defparam \LEDR[15]~I .input_sync_reset = "none";
defparam \LEDR[15]~I .oe_async_reset = "none";
defparam \LEDR[15]~I .oe_power_up = "low";
defparam \LEDR[15]~I .oe_register_mode = "none";
defparam \LEDR[15]~I .oe_sync_reset = "none";
defparam \LEDR[15]~I .operation_mode = "output";
defparam \LEDR[15]~I .output_async_reset = "none";
defparam \LEDR[15]~I .output_power_up = "low";
defparam \LEDR[15]~I .output_register_mode = "none";
defparam \LEDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[14]~I (
	.datain(\SW~combout [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[14]));
// synopsys translate_off
defparam \LEDR[14]~I .input_async_reset = "none";
defparam \LEDR[14]~I .input_power_up = "low";
defparam \LEDR[14]~I .input_register_mode = "none";
defparam \LEDR[14]~I .input_sync_reset = "none";
defparam \LEDR[14]~I .oe_async_reset = "none";
defparam \LEDR[14]~I .oe_power_up = "low";
defparam \LEDR[14]~I .oe_register_mode = "none";
defparam \LEDR[14]~I .oe_sync_reset = "none";
defparam \LEDR[14]~I .operation_mode = "output";
defparam \LEDR[14]~I .output_async_reset = "none";
defparam \LEDR[14]~I .output_power_up = "low";
defparam \LEDR[14]~I .output_register_mode = "none";
defparam \LEDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[13]~I (
	.datain(\SW~combout [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[13]));
// synopsys translate_off
defparam \LEDR[13]~I .input_async_reset = "none";
defparam \LEDR[13]~I .input_power_up = "low";
defparam \LEDR[13]~I .input_register_mode = "none";
defparam \LEDR[13]~I .input_sync_reset = "none";
defparam \LEDR[13]~I .oe_async_reset = "none";
defparam \LEDR[13]~I .oe_power_up = "low";
defparam \LEDR[13]~I .oe_register_mode = "none";
defparam \LEDR[13]~I .oe_sync_reset = "none";
defparam \LEDR[13]~I .operation_mode = "output";
defparam \LEDR[13]~I .output_async_reset = "none";
defparam \LEDR[13]~I .output_power_up = "low";
defparam \LEDR[13]~I .output_register_mode = "none";
defparam \LEDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[12]~I (
	.datain(\SW~combout [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[12]));
// synopsys translate_off
defparam \LEDR[12]~I .input_async_reset = "none";
defparam \LEDR[12]~I .input_power_up = "low";
defparam \LEDR[12]~I .input_register_mode = "none";
defparam \LEDR[12]~I .input_sync_reset = "none";
defparam \LEDR[12]~I .oe_async_reset = "none";
defparam \LEDR[12]~I .oe_power_up = "low";
defparam \LEDR[12]~I .oe_register_mode = "none";
defparam \LEDR[12]~I .oe_sync_reset = "none";
defparam \LEDR[12]~I .operation_mode = "output";
defparam \LEDR[12]~I .output_async_reset = "none";
defparam \LEDR[12]~I .output_power_up = "low";
defparam \LEDR[12]~I .output_register_mode = "none";
defparam \LEDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[11]~I (
	.datain(\SW~combout [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[11]));
// synopsys translate_off
defparam \LEDR[11]~I .input_async_reset = "none";
defparam \LEDR[11]~I .input_power_up = "low";
defparam \LEDR[11]~I .input_register_mode = "none";
defparam \LEDR[11]~I .input_sync_reset = "none";
defparam \LEDR[11]~I .oe_async_reset = "none";
defparam \LEDR[11]~I .oe_power_up = "low";
defparam \LEDR[11]~I .oe_register_mode = "none";
defparam \LEDR[11]~I .oe_sync_reset = "none";
defparam \LEDR[11]~I .operation_mode = "output";
defparam \LEDR[11]~I .output_async_reset = "none";
defparam \LEDR[11]~I .output_power_up = "low";
defparam \LEDR[11]~I .output_register_mode = "none";
defparam \LEDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[10]~I (
	.datain(\SW~combout [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[10]));
// synopsys translate_off
defparam \LEDR[10]~I .input_async_reset = "none";
defparam \LEDR[10]~I .input_power_up = "low";
defparam \LEDR[10]~I .input_register_mode = "none";
defparam \LEDR[10]~I .input_sync_reset = "none";
defparam \LEDR[10]~I .oe_async_reset = "none";
defparam \LEDR[10]~I .oe_power_up = "low";
defparam \LEDR[10]~I .oe_register_mode = "none";
defparam \LEDR[10]~I .oe_sync_reset = "none";
defparam \LEDR[10]~I .operation_mode = "output";
defparam \LEDR[10]~I .output_async_reset = "none";
defparam \LEDR[10]~I .output_power_up = "low";
defparam \LEDR[10]~I .output_register_mode = "none";
defparam \LEDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[9]~I (
	.datain(\SW~combout [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "none";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[8]~I (
	.datain(\SW~combout [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "none";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[7]~I (
	.datain(\SW~combout [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "none";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[6]~I (
	.datain(\SW~combout [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "none";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[5]~I (
	.datain(\SW~combout [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "none";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[4]~I (
	.datain(\SW~combout [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "none";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[3]~I (
	.datain(\SW~combout [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "none";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[2]~I (
	.datain(\SW~combout [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "none";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[1]~I (
	.datain(\SW~combout [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "none";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[0]~I (
	.datain(\SW~combout [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[9]~I (
	.datain(\inst|VGA_B [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[9]));
// synopsys translate_off
defparam \VGA_B[9]~I .input_async_reset = "none";
defparam \VGA_B[9]~I .input_power_up = "low";
defparam \VGA_B[9]~I .input_register_mode = "none";
defparam \VGA_B[9]~I .input_sync_reset = "none";
defparam \VGA_B[9]~I .oe_async_reset = "none";
defparam \VGA_B[9]~I .oe_power_up = "low";
defparam \VGA_B[9]~I .oe_register_mode = "none";
defparam \VGA_B[9]~I .oe_sync_reset = "none";
defparam \VGA_B[9]~I .operation_mode = "output";
defparam \VGA_B[9]~I .output_async_reset = "none";
defparam \VGA_B[9]~I .output_power_up = "low";
defparam \VGA_B[9]~I .output_register_mode = "none";
defparam \VGA_B[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[8]~I (
	.datain(\inst|VGA_B [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[8]));
// synopsys translate_off
defparam \VGA_B[8]~I .input_async_reset = "none";
defparam \VGA_B[8]~I .input_power_up = "low";
defparam \VGA_B[8]~I .input_register_mode = "none";
defparam \VGA_B[8]~I .input_sync_reset = "none";
defparam \VGA_B[8]~I .oe_async_reset = "none";
defparam \VGA_B[8]~I .oe_power_up = "low";
defparam \VGA_B[8]~I .oe_register_mode = "none";
defparam \VGA_B[8]~I .oe_sync_reset = "none";
defparam \VGA_B[8]~I .operation_mode = "output";
defparam \VGA_B[8]~I .output_async_reset = "none";
defparam \VGA_B[8]~I .output_power_up = "low";
defparam \VGA_B[8]~I .output_register_mode = "none";
defparam \VGA_B[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[7]~I (
	.datain(\inst|VGA_B [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[7]));
// synopsys translate_off
defparam \VGA_B[7]~I .input_async_reset = "none";
defparam \VGA_B[7]~I .input_power_up = "low";
defparam \VGA_B[7]~I .input_register_mode = "none";
defparam \VGA_B[7]~I .input_sync_reset = "none";
defparam \VGA_B[7]~I .oe_async_reset = "none";
defparam \VGA_B[7]~I .oe_power_up = "low";
defparam \VGA_B[7]~I .oe_register_mode = "none";
defparam \VGA_B[7]~I .oe_sync_reset = "none";
defparam \VGA_B[7]~I .operation_mode = "output";
defparam \VGA_B[7]~I .output_async_reset = "none";
defparam \VGA_B[7]~I .output_power_up = "low";
defparam \VGA_B[7]~I .output_register_mode = "none";
defparam \VGA_B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[6]~I (
	.datain(\inst|VGA_B [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[6]));
// synopsys translate_off
defparam \VGA_B[6]~I .input_async_reset = "none";
defparam \VGA_B[6]~I .input_power_up = "low";
defparam \VGA_B[6]~I .input_register_mode = "none";
defparam \VGA_B[6]~I .input_sync_reset = "none";
defparam \VGA_B[6]~I .oe_async_reset = "none";
defparam \VGA_B[6]~I .oe_power_up = "low";
defparam \VGA_B[6]~I .oe_register_mode = "none";
defparam \VGA_B[6]~I .oe_sync_reset = "none";
defparam \VGA_B[6]~I .operation_mode = "output";
defparam \VGA_B[6]~I .output_async_reset = "none";
defparam \VGA_B[6]~I .output_power_up = "low";
defparam \VGA_B[6]~I .output_register_mode = "none";
defparam \VGA_B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[5]~I (
	.datain(\inst|VGA_B [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[5]));
// synopsys translate_off
defparam \VGA_B[5]~I .input_async_reset = "none";
defparam \VGA_B[5]~I .input_power_up = "low";
defparam \VGA_B[5]~I .input_register_mode = "none";
defparam \VGA_B[5]~I .input_sync_reset = "none";
defparam \VGA_B[5]~I .oe_async_reset = "none";
defparam \VGA_B[5]~I .oe_power_up = "low";
defparam \VGA_B[5]~I .oe_register_mode = "none";
defparam \VGA_B[5]~I .oe_sync_reset = "none";
defparam \VGA_B[5]~I .operation_mode = "output";
defparam \VGA_B[5]~I .output_async_reset = "none";
defparam \VGA_B[5]~I .output_power_up = "low";
defparam \VGA_B[5]~I .output_register_mode = "none";
defparam \VGA_B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[4]~I (
	.datain(\inst|VGA_B [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[4]));
// synopsys translate_off
defparam \VGA_B[4]~I .input_async_reset = "none";
defparam \VGA_B[4]~I .input_power_up = "low";
defparam \VGA_B[4]~I .input_register_mode = "none";
defparam \VGA_B[4]~I .input_sync_reset = "none";
defparam \VGA_B[4]~I .oe_async_reset = "none";
defparam \VGA_B[4]~I .oe_power_up = "low";
defparam \VGA_B[4]~I .oe_register_mode = "none";
defparam \VGA_B[4]~I .oe_sync_reset = "none";
defparam \VGA_B[4]~I .operation_mode = "output";
defparam \VGA_B[4]~I .output_async_reset = "none";
defparam \VGA_B[4]~I .output_power_up = "low";
defparam \VGA_B[4]~I .output_register_mode = "none";
defparam \VGA_B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[3]~I (
	.datain(\inst|VGA_B [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[3]));
// synopsys translate_off
defparam \VGA_B[3]~I .input_async_reset = "none";
defparam \VGA_B[3]~I .input_power_up = "low";
defparam \VGA_B[3]~I .input_register_mode = "none";
defparam \VGA_B[3]~I .input_sync_reset = "none";
defparam \VGA_B[3]~I .oe_async_reset = "none";
defparam \VGA_B[3]~I .oe_power_up = "low";
defparam \VGA_B[3]~I .oe_register_mode = "none";
defparam \VGA_B[3]~I .oe_sync_reset = "none";
defparam \VGA_B[3]~I .operation_mode = "output";
defparam \VGA_B[3]~I .output_async_reset = "none";
defparam \VGA_B[3]~I .output_power_up = "low";
defparam \VGA_B[3]~I .output_register_mode = "none";
defparam \VGA_B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[2]~I (
	.datain(\inst|VGA_B [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[2]));
// synopsys translate_off
defparam \VGA_B[2]~I .input_async_reset = "none";
defparam \VGA_B[2]~I .input_power_up = "low";
defparam \VGA_B[2]~I .input_register_mode = "none";
defparam \VGA_B[2]~I .input_sync_reset = "none";
defparam \VGA_B[2]~I .oe_async_reset = "none";
defparam \VGA_B[2]~I .oe_power_up = "low";
defparam \VGA_B[2]~I .oe_register_mode = "none";
defparam \VGA_B[2]~I .oe_sync_reset = "none";
defparam \VGA_B[2]~I .operation_mode = "output";
defparam \VGA_B[2]~I .output_async_reset = "none";
defparam \VGA_B[2]~I .output_power_up = "low";
defparam \VGA_B[2]~I .output_register_mode = "none";
defparam \VGA_B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[1]~I (
	.datain(\inst|VGA_B [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[1]));
// synopsys translate_off
defparam \VGA_B[1]~I .input_async_reset = "none";
defparam \VGA_B[1]~I .input_power_up = "low";
defparam \VGA_B[1]~I .input_register_mode = "none";
defparam \VGA_B[1]~I .input_sync_reset = "none";
defparam \VGA_B[1]~I .oe_async_reset = "none";
defparam \VGA_B[1]~I .oe_power_up = "low";
defparam \VGA_B[1]~I .oe_register_mode = "none";
defparam \VGA_B[1]~I .oe_sync_reset = "none";
defparam \VGA_B[1]~I .operation_mode = "output";
defparam \VGA_B[1]~I .output_async_reset = "none";
defparam \VGA_B[1]~I .output_power_up = "low";
defparam \VGA_B[1]~I .output_register_mode = "none";
defparam \VGA_B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[0]~I (
	.datain(\inst|VGA_B [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[0]));
// synopsys translate_off
defparam \VGA_B[0]~I .input_async_reset = "none";
defparam \VGA_B[0]~I .input_power_up = "low";
defparam \VGA_B[0]~I .input_register_mode = "none";
defparam \VGA_B[0]~I .input_sync_reset = "none";
defparam \VGA_B[0]~I .oe_async_reset = "none";
defparam \VGA_B[0]~I .oe_power_up = "low";
defparam \VGA_B[0]~I .oe_register_mode = "none";
defparam \VGA_B[0]~I .oe_sync_reset = "none";
defparam \VGA_B[0]~I .operation_mode = "output";
defparam \VGA_B[0]~I .output_async_reset = "none";
defparam \VGA_B[0]~I .output_power_up = "low";
defparam \VGA_B[0]~I .output_register_mode = "none";
defparam \VGA_B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[9]~I (
	.datain(\inst|VGA_G [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[9]));
// synopsys translate_off
defparam \VGA_G[9]~I .input_async_reset = "none";
defparam \VGA_G[9]~I .input_power_up = "low";
defparam \VGA_G[9]~I .input_register_mode = "none";
defparam \VGA_G[9]~I .input_sync_reset = "none";
defparam \VGA_G[9]~I .oe_async_reset = "none";
defparam \VGA_G[9]~I .oe_power_up = "low";
defparam \VGA_G[9]~I .oe_register_mode = "none";
defparam \VGA_G[9]~I .oe_sync_reset = "none";
defparam \VGA_G[9]~I .operation_mode = "output";
defparam \VGA_G[9]~I .output_async_reset = "none";
defparam \VGA_G[9]~I .output_power_up = "low";
defparam \VGA_G[9]~I .output_register_mode = "none";
defparam \VGA_G[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[8]~I (
	.datain(\inst|VGA_G [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[8]));
// synopsys translate_off
defparam \VGA_G[8]~I .input_async_reset = "none";
defparam \VGA_G[8]~I .input_power_up = "low";
defparam \VGA_G[8]~I .input_register_mode = "none";
defparam \VGA_G[8]~I .input_sync_reset = "none";
defparam \VGA_G[8]~I .oe_async_reset = "none";
defparam \VGA_G[8]~I .oe_power_up = "low";
defparam \VGA_G[8]~I .oe_register_mode = "none";
defparam \VGA_G[8]~I .oe_sync_reset = "none";
defparam \VGA_G[8]~I .operation_mode = "output";
defparam \VGA_G[8]~I .output_async_reset = "none";
defparam \VGA_G[8]~I .output_power_up = "low";
defparam \VGA_G[8]~I .output_register_mode = "none";
defparam \VGA_G[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[7]~I (
	.datain(\inst|VGA_G [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[7]));
// synopsys translate_off
defparam \VGA_G[7]~I .input_async_reset = "none";
defparam \VGA_G[7]~I .input_power_up = "low";
defparam \VGA_G[7]~I .input_register_mode = "none";
defparam \VGA_G[7]~I .input_sync_reset = "none";
defparam \VGA_G[7]~I .oe_async_reset = "none";
defparam \VGA_G[7]~I .oe_power_up = "low";
defparam \VGA_G[7]~I .oe_register_mode = "none";
defparam \VGA_G[7]~I .oe_sync_reset = "none";
defparam \VGA_G[7]~I .operation_mode = "output";
defparam \VGA_G[7]~I .output_async_reset = "none";
defparam \VGA_G[7]~I .output_power_up = "low";
defparam \VGA_G[7]~I .output_register_mode = "none";
defparam \VGA_G[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[6]~I (
	.datain(\inst|VGA_G [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[6]));
// synopsys translate_off
defparam \VGA_G[6]~I .input_async_reset = "none";
defparam \VGA_G[6]~I .input_power_up = "low";
defparam \VGA_G[6]~I .input_register_mode = "none";
defparam \VGA_G[6]~I .input_sync_reset = "none";
defparam \VGA_G[6]~I .oe_async_reset = "none";
defparam \VGA_G[6]~I .oe_power_up = "low";
defparam \VGA_G[6]~I .oe_register_mode = "none";
defparam \VGA_G[6]~I .oe_sync_reset = "none";
defparam \VGA_G[6]~I .operation_mode = "output";
defparam \VGA_G[6]~I .output_async_reset = "none";
defparam \VGA_G[6]~I .output_power_up = "low";
defparam \VGA_G[6]~I .output_register_mode = "none";
defparam \VGA_G[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[5]~I (
	.datain(\inst|VGA_G [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[5]));
// synopsys translate_off
defparam \VGA_G[5]~I .input_async_reset = "none";
defparam \VGA_G[5]~I .input_power_up = "low";
defparam \VGA_G[5]~I .input_register_mode = "none";
defparam \VGA_G[5]~I .input_sync_reset = "none";
defparam \VGA_G[5]~I .oe_async_reset = "none";
defparam \VGA_G[5]~I .oe_power_up = "low";
defparam \VGA_G[5]~I .oe_register_mode = "none";
defparam \VGA_G[5]~I .oe_sync_reset = "none";
defparam \VGA_G[5]~I .operation_mode = "output";
defparam \VGA_G[5]~I .output_async_reset = "none";
defparam \VGA_G[5]~I .output_power_up = "low";
defparam \VGA_G[5]~I .output_register_mode = "none";
defparam \VGA_G[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[4]~I (
	.datain(\inst|VGA_G [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[4]));
// synopsys translate_off
defparam \VGA_G[4]~I .input_async_reset = "none";
defparam \VGA_G[4]~I .input_power_up = "low";
defparam \VGA_G[4]~I .input_register_mode = "none";
defparam \VGA_G[4]~I .input_sync_reset = "none";
defparam \VGA_G[4]~I .oe_async_reset = "none";
defparam \VGA_G[4]~I .oe_power_up = "low";
defparam \VGA_G[4]~I .oe_register_mode = "none";
defparam \VGA_G[4]~I .oe_sync_reset = "none";
defparam \VGA_G[4]~I .operation_mode = "output";
defparam \VGA_G[4]~I .output_async_reset = "none";
defparam \VGA_G[4]~I .output_power_up = "low";
defparam \VGA_G[4]~I .output_register_mode = "none";
defparam \VGA_G[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[3]~I (
	.datain(\inst|VGA_G [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[3]));
// synopsys translate_off
defparam \VGA_G[3]~I .input_async_reset = "none";
defparam \VGA_G[3]~I .input_power_up = "low";
defparam \VGA_G[3]~I .input_register_mode = "none";
defparam \VGA_G[3]~I .input_sync_reset = "none";
defparam \VGA_G[3]~I .oe_async_reset = "none";
defparam \VGA_G[3]~I .oe_power_up = "low";
defparam \VGA_G[3]~I .oe_register_mode = "none";
defparam \VGA_G[3]~I .oe_sync_reset = "none";
defparam \VGA_G[3]~I .operation_mode = "output";
defparam \VGA_G[3]~I .output_async_reset = "none";
defparam \VGA_G[3]~I .output_power_up = "low";
defparam \VGA_G[3]~I .output_register_mode = "none";
defparam \VGA_G[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[2]~I (
	.datain(\inst|VGA_G [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[2]));
// synopsys translate_off
defparam \VGA_G[2]~I .input_async_reset = "none";
defparam \VGA_G[2]~I .input_power_up = "low";
defparam \VGA_G[2]~I .input_register_mode = "none";
defparam \VGA_G[2]~I .input_sync_reset = "none";
defparam \VGA_G[2]~I .oe_async_reset = "none";
defparam \VGA_G[2]~I .oe_power_up = "low";
defparam \VGA_G[2]~I .oe_register_mode = "none";
defparam \VGA_G[2]~I .oe_sync_reset = "none";
defparam \VGA_G[2]~I .operation_mode = "output";
defparam \VGA_G[2]~I .output_async_reset = "none";
defparam \VGA_G[2]~I .output_power_up = "low";
defparam \VGA_G[2]~I .output_register_mode = "none";
defparam \VGA_G[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[1]~I (
	.datain(\inst|VGA_G [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[1]));
// synopsys translate_off
defparam \VGA_G[1]~I .input_async_reset = "none";
defparam \VGA_G[1]~I .input_power_up = "low";
defparam \VGA_G[1]~I .input_register_mode = "none";
defparam \VGA_G[1]~I .input_sync_reset = "none";
defparam \VGA_G[1]~I .oe_async_reset = "none";
defparam \VGA_G[1]~I .oe_power_up = "low";
defparam \VGA_G[1]~I .oe_register_mode = "none";
defparam \VGA_G[1]~I .oe_sync_reset = "none";
defparam \VGA_G[1]~I .operation_mode = "output";
defparam \VGA_G[1]~I .output_async_reset = "none";
defparam \VGA_G[1]~I .output_power_up = "low";
defparam \VGA_G[1]~I .output_register_mode = "none";
defparam \VGA_G[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[0]~I (
	.datain(\inst|VGA_G [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[0]));
// synopsys translate_off
defparam \VGA_G[0]~I .input_async_reset = "none";
defparam \VGA_G[0]~I .input_power_up = "low";
defparam \VGA_G[0]~I .input_register_mode = "none";
defparam \VGA_G[0]~I .input_sync_reset = "none";
defparam \VGA_G[0]~I .oe_async_reset = "none";
defparam \VGA_G[0]~I .oe_power_up = "low";
defparam \VGA_G[0]~I .oe_register_mode = "none";
defparam \VGA_G[0]~I .oe_sync_reset = "none";
defparam \VGA_G[0]~I .operation_mode = "output";
defparam \VGA_G[0]~I .output_async_reset = "none";
defparam \VGA_G[0]~I .output_power_up = "low";
defparam \VGA_G[0]~I .output_register_mode = "none";
defparam \VGA_G[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[9]~I (
	.datain(\inst|VGA_R [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[9]));
// synopsys translate_off
defparam \VGA_R[9]~I .input_async_reset = "none";
defparam \VGA_R[9]~I .input_power_up = "low";
defparam \VGA_R[9]~I .input_register_mode = "none";
defparam \VGA_R[9]~I .input_sync_reset = "none";
defparam \VGA_R[9]~I .oe_async_reset = "none";
defparam \VGA_R[9]~I .oe_power_up = "low";
defparam \VGA_R[9]~I .oe_register_mode = "none";
defparam \VGA_R[9]~I .oe_sync_reset = "none";
defparam \VGA_R[9]~I .operation_mode = "output";
defparam \VGA_R[9]~I .output_async_reset = "none";
defparam \VGA_R[9]~I .output_power_up = "low";
defparam \VGA_R[9]~I .output_register_mode = "none";
defparam \VGA_R[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[8]~I (
	.datain(\inst|VGA_R [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[8]));
// synopsys translate_off
defparam \VGA_R[8]~I .input_async_reset = "none";
defparam \VGA_R[8]~I .input_power_up = "low";
defparam \VGA_R[8]~I .input_register_mode = "none";
defparam \VGA_R[8]~I .input_sync_reset = "none";
defparam \VGA_R[8]~I .oe_async_reset = "none";
defparam \VGA_R[8]~I .oe_power_up = "low";
defparam \VGA_R[8]~I .oe_register_mode = "none";
defparam \VGA_R[8]~I .oe_sync_reset = "none";
defparam \VGA_R[8]~I .operation_mode = "output";
defparam \VGA_R[8]~I .output_async_reset = "none";
defparam \VGA_R[8]~I .output_power_up = "low";
defparam \VGA_R[8]~I .output_register_mode = "none";
defparam \VGA_R[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[7]~I (
	.datain(\inst|VGA_R [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[7]));
// synopsys translate_off
defparam \VGA_R[7]~I .input_async_reset = "none";
defparam \VGA_R[7]~I .input_power_up = "low";
defparam \VGA_R[7]~I .input_register_mode = "none";
defparam \VGA_R[7]~I .input_sync_reset = "none";
defparam \VGA_R[7]~I .oe_async_reset = "none";
defparam \VGA_R[7]~I .oe_power_up = "low";
defparam \VGA_R[7]~I .oe_register_mode = "none";
defparam \VGA_R[7]~I .oe_sync_reset = "none";
defparam \VGA_R[7]~I .operation_mode = "output";
defparam \VGA_R[7]~I .output_async_reset = "none";
defparam \VGA_R[7]~I .output_power_up = "low";
defparam \VGA_R[7]~I .output_register_mode = "none";
defparam \VGA_R[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[6]~I (
	.datain(\inst|VGA_R [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[6]));
// synopsys translate_off
defparam \VGA_R[6]~I .input_async_reset = "none";
defparam \VGA_R[6]~I .input_power_up = "low";
defparam \VGA_R[6]~I .input_register_mode = "none";
defparam \VGA_R[6]~I .input_sync_reset = "none";
defparam \VGA_R[6]~I .oe_async_reset = "none";
defparam \VGA_R[6]~I .oe_power_up = "low";
defparam \VGA_R[6]~I .oe_register_mode = "none";
defparam \VGA_R[6]~I .oe_sync_reset = "none";
defparam \VGA_R[6]~I .operation_mode = "output";
defparam \VGA_R[6]~I .output_async_reset = "none";
defparam \VGA_R[6]~I .output_power_up = "low";
defparam \VGA_R[6]~I .output_register_mode = "none";
defparam \VGA_R[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[5]~I (
	.datain(\inst|VGA_R [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[5]));
// synopsys translate_off
defparam \VGA_R[5]~I .input_async_reset = "none";
defparam \VGA_R[5]~I .input_power_up = "low";
defparam \VGA_R[5]~I .input_register_mode = "none";
defparam \VGA_R[5]~I .input_sync_reset = "none";
defparam \VGA_R[5]~I .oe_async_reset = "none";
defparam \VGA_R[5]~I .oe_power_up = "low";
defparam \VGA_R[5]~I .oe_register_mode = "none";
defparam \VGA_R[5]~I .oe_sync_reset = "none";
defparam \VGA_R[5]~I .operation_mode = "output";
defparam \VGA_R[5]~I .output_async_reset = "none";
defparam \VGA_R[5]~I .output_power_up = "low";
defparam \VGA_R[5]~I .output_register_mode = "none";
defparam \VGA_R[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[4]~I (
	.datain(\inst|VGA_R [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[4]));
// synopsys translate_off
defparam \VGA_R[4]~I .input_async_reset = "none";
defparam \VGA_R[4]~I .input_power_up = "low";
defparam \VGA_R[4]~I .input_register_mode = "none";
defparam \VGA_R[4]~I .input_sync_reset = "none";
defparam \VGA_R[4]~I .oe_async_reset = "none";
defparam \VGA_R[4]~I .oe_power_up = "low";
defparam \VGA_R[4]~I .oe_register_mode = "none";
defparam \VGA_R[4]~I .oe_sync_reset = "none";
defparam \VGA_R[4]~I .operation_mode = "output";
defparam \VGA_R[4]~I .output_async_reset = "none";
defparam \VGA_R[4]~I .output_power_up = "low";
defparam \VGA_R[4]~I .output_register_mode = "none";
defparam \VGA_R[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[3]~I (
	.datain(\inst|VGA_R [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[3]));
// synopsys translate_off
defparam \VGA_R[3]~I .input_async_reset = "none";
defparam \VGA_R[3]~I .input_power_up = "low";
defparam \VGA_R[3]~I .input_register_mode = "none";
defparam \VGA_R[3]~I .input_sync_reset = "none";
defparam \VGA_R[3]~I .oe_async_reset = "none";
defparam \VGA_R[3]~I .oe_power_up = "low";
defparam \VGA_R[3]~I .oe_register_mode = "none";
defparam \VGA_R[3]~I .oe_sync_reset = "none";
defparam \VGA_R[3]~I .operation_mode = "output";
defparam \VGA_R[3]~I .output_async_reset = "none";
defparam \VGA_R[3]~I .output_power_up = "low";
defparam \VGA_R[3]~I .output_register_mode = "none";
defparam \VGA_R[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[2]~I (
	.datain(\inst|VGA_R [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[2]));
// synopsys translate_off
defparam \VGA_R[2]~I .input_async_reset = "none";
defparam \VGA_R[2]~I .input_power_up = "low";
defparam \VGA_R[2]~I .input_register_mode = "none";
defparam \VGA_R[2]~I .input_sync_reset = "none";
defparam \VGA_R[2]~I .oe_async_reset = "none";
defparam \VGA_R[2]~I .oe_power_up = "low";
defparam \VGA_R[2]~I .oe_register_mode = "none";
defparam \VGA_R[2]~I .oe_sync_reset = "none";
defparam \VGA_R[2]~I .operation_mode = "output";
defparam \VGA_R[2]~I .output_async_reset = "none";
defparam \VGA_R[2]~I .output_power_up = "low";
defparam \VGA_R[2]~I .output_register_mode = "none";
defparam \VGA_R[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[1]~I (
	.datain(\inst|VGA_R [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[1]));
// synopsys translate_off
defparam \VGA_R[1]~I .input_async_reset = "none";
defparam \VGA_R[1]~I .input_power_up = "low";
defparam \VGA_R[1]~I .input_register_mode = "none";
defparam \VGA_R[1]~I .input_sync_reset = "none";
defparam \VGA_R[1]~I .oe_async_reset = "none";
defparam \VGA_R[1]~I .oe_power_up = "low";
defparam \VGA_R[1]~I .oe_register_mode = "none";
defparam \VGA_R[1]~I .oe_sync_reset = "none";
defparam \VGA_R[1]~I .operation_mode = "output";
defparam \VGA_R[1]~I .output_async_reset = "none";
defparam \VGA_R[1]~I .output_power_up = "low";
defparam \VGA_R[1]~I .output_register_mode = "none";
defparam \VGA_R[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[0]~I (
	.datain(\inst|VGA_R [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[0]));
// synopsys translate_off
defparam \VGA_R[0]~I .input_async_reset = "none";
defparam \VGA_R[0]~I .input_power_up = "low";
defparam \VGA_R[0]~I .input_register_mode = "none";
defparam \VGA_R[0]~I .input_sync_reset = "none";
defparam \VGA_R[0]~I .oe_async_reset = "none";
defparam \VGA_R[0]~I .oe_power_up = "low";
defparam \VGA_R[0]~I .oe_register_mode = "none";
defparam \VGA_R[0]~I .oe_sync_reset = "none";
defparam \VGA_R[0]~I .operation_mode = "output";
defparam \VGA_R[0]~I .output_async_reset = "none";
defparam \VGA_R[0]~I .output_power_up = "low";
defparam \VGA_R[0]~I .output_register_mode = "none";
defparam \VGA_R[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
