INFO: [VRFC 10-163] Analyzing VHDL file "D:/Git/Tomas/Digital-electronics-1/Labs/07-ffs/07-ffs/07-ffs.srcs/sim_1/new/tb_d_latch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_d_latch'
