module reg_file #(parameter W=4)(
	input CLK, RESET, WE,
   input [3:0] A1, A2, A3,
   input [W-1:0] data,
   output [W-1:0] RD1,RD2,
	output [16-1:0] dec

);