<!-- HTML header for doxygen 1.8.14-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>REG</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">libTriton
   &#160;<span id="projectnumber">version 1.0 build 1532</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="PageDoc"><div class="header">
  <div class="headertitle">
<div class="title">REG </div>  </div>
</div><!--header-->
<div class="contents">
<div class="toc"><h3>Table of Contents</h3>
<ul><li class="level1"><a href="#REG_py_description">Description</a></li>
<li class="level1"><a href="#REG_py_api">Python API - Items of the REG namespace</a><ul><li class="level2"><a href="#REG_X86_py_api">x86 registers</a></li>
<li class="level2"><a href="#REG_X8664_py_api">x86-64 registers</a></li>
<li class="level2"><a href="#REG_ARM32_py_api">ARM32 registers</a></li>
<li class="level2"><a href="#REG_AArch64_py_api">AArch64 registers</a></li>
</ul>
</li>
</ul>
</div>
<div class="textblock"><p>[<b>python api</b>] All information about the REG Python namespace.</p>
<h1><a class="anchor" id="REG_py_description"></a>
Description</h1>
<hr  />
<p>According to the CPU architecture, the REG namespace contains all enums of registers. It's possible to create a <a class="el" href="py_Register_page.html">Register</a> from a register id using <code>getRegister</code> like this:</p>
<div class="fragment"><div class="line">&gt;&gt;&gt; ah = ctxt.getRegister(REG.X86_64.AH)</div>
<div class="line">&gt;&gt;&gt; <span class="keywordflow">print</span> ah</div>
<div class="line">ah:8 bv[15..8]</div>
</div><!-- fragment --><p>Note that creating a <a class="el" href="py_TritonContext_page.html">TritonContext</a>, you can directly access the constructed <a class="el" href="py_Register_page.html">Register</a> according to your defined architecture.</p>
<div class="fragment"><div class="line">&gt;&gt;&gt; ctxt.setArchitecture(ARCH.X86_64)</div>
<div class="line">&gt;&gt;&gt; <span class="keywordflow">print</span> ctxt.registers.zmm1</div>
<div class="line">zmm1:512 bv[511..0]</div>
</div><!-- fragment --><h1><a class="anchor" id="REG_py_api"></a>
Python API - Items of the REG namespace</h1>
<hr  />
<h2><a class="anchor" id="REG_X86_py_api"></a>
x86 registers</h2>
<ul>
<li><b>REG.X86.EAX</b></li>
<li><b>REG.X86.AX</b></li>
<li><b>REG.X86.AH</b></li>
<li><b>REG.X86.AL</b></li>
<li><b>REG.X86.EBX</b></li>
<li><b>REG.X86.BX</b></li>
<li><b>REG.X86.BH</b></li>
<li><b>REG.X86.BL</b></li>
<li><b>REG.X86.ECX</b></li>
<li><b>REG.X86.CX</b></li>
<li><b>REG.X86.CH</b></li>
<li><b>REG.X86.CL</b></li>
<li><b>REG.X86.EDX</b></li>
<li><b>REG.X86.DX</b></li>
<li><b>REG.X86.DH</b></li>
<li><b>REG.X86.DL</b></li>
<li><b>REG.X86.EDI</b></li>
<li><b>REG.X86.DI</b></li>
<li><b>REG.X86.DIL</b></li>
<li><b>REG.X86.ESI</b></li>
<li><b>REG.X86.SI</b></li>
<li><b>REG.X86.SIL</b></li>
<li><b>REG.X86.EBP</b></li>
<li><b>REG.X86.BP</b></li>
<li><b>REG.X86.BPL</b></li>
<li><b>REG.X86.ESP</b></li>
<li><b>REG.X86.SP</b></li>
<li><b>REG.X86.SPL</b></li>
<li><b>REG.X86.EIP</b></li>
<li><b>REG.X86.IP</b></li>
<li><b>REG.X86.EFLAGS</b></li>
<li><b>REG.X86.MM0</b></li>
<li><b>REG.X86.MM1</b></li>
<li><b>REG.X86.MM2</b></li>
<li><b>REG.X86.MM3</b></li>
<li><b>REG.X86.MM4</b></li>
<li><b>REG.X86.MM5</b></li>
<li><b>REG.X86.MM6</b></li>
<li><b>REG.X86.MM7</b></li>
<li><b>REG.X86.ST0</b></li>
<li><b>REG.X86.ST1</b></li>
<li><b>REG.X86.ST2</b></li>
<li><b>REG.X86.ST3</b></li>
<li><b>REG.X86.ST4</b></li>
<li><b>REG.X86.ST5</b></li>
<li><b>REG.X86.ST6</b></li>
<li><b>REG.X86.ST7</b></li>
<li><b>REG.X86.FTW</b></li>
<li><b>REG.X86.FCW</b></li>
<li><b>REG.X86.FSW</b></li>
<li><b>REG.X86.FOP</b></li>
<li><b>REG.X86.FCS</b></li>
<li><b>REG.X86.FDS</b></li>
<li><b>REG.X86.FIP</b></li>
<li><b>REG.X86.FDP</b></li>
<li><b>REG.X86.MXCSR</b></li>
<li><b>REG.X86.MXCSR_MASK</b></li>
<li><b>REG.X86.XMM0</b></li>
<li><b>REG.X86.XMM1</b></li>
<li><b>REG.X86.XMM2</b></li>
<li><b>REG.X86.XMM3</b></li>
<li><b>REG.X86.XMM4</b></li>
<li><b>REG.X86.XMM5</b></li>
<li><b>REG.X86.XMM6</b></li>
<li><b>REG.X86.XMM7</b></li>
<li><b>REG.X86.YMM0</b></li>
<li><b>REG.X86.YMM1</b></li>
<li><b>REG.X86.YMM2</b></li>
<li><b>REG.X86.YMM3</b></li>
<li><b>REG.X86.YMM4</b></li>
<li><b>REG.X86.YMM5</b></li>
<li><b>REG.X86.YMM6</b></li>
<li><b>REG.X86.YMM7</b></li>
<li><b>REG.X86.CR0</b></li>
<li><b>REG.X86.CR1</b></li>
<li><b>REG.X86.CR2</b></li>
<li><b>REG.X86.CR3</b></li>
<li><b>REG.X86.CR4</b></li>
<li><b>REG.X86.CR5</b></li>
<li><b>REG.X86.CR6</b></li>
<li><b>REG.X86.CR7</b></li>
<li><b>REG.X86.CR8</b></li>
<li><b>REG.X86.CR9</b></li>
<li><b>REG.X86.CR10</b></li>
<li><b>REG.X86.CR11</b></li>
<li><b>REG.X86.CR12</b></li>
<li><b>REG.X86.CR13</b></li>
<li><b>REG.X86.CR14</b></li>
<li><b>REG.X86.CR15</b></li>
<li><b>REG.X86.DR0</b></li>
<li><b>REG.X86.DR1</b></li>
<li><b>REG.X86.DR2</b></li>
<li><b>REG.X86.DR3</b></li>
<li><b>REG.X86.DR6</b></li>
<li><b>REG.X86.DR7</b></li>
<li><b>REG.X86.AC</b></li>
<li><b>REG.X86.AF</b></li>
<li><b>REG.X86.CF</b></li>
<li><b>REG.X86.DF</b></li>
<li><b>REG.X86.ID</b></li>
<li><b>REG.X86.IF</b></li>
<li><b>REG.X86.NT</b></li>
<li><b>REG.X86.OF</b></li>
<li><b>REG.X86.PF</b></li>
<li><b>REG.X86.RF</b></li>
<li><b>REG.X86.SF</b></li>
<li><b>REG.X86.TF</b></li>
<li><b>REG.X86.VIF</b></li>
<li><b>REG.X86.VIP</b></li>
<li><b>REG.X86.VM</b></li>
<li><b>REG.X86.ZF</b></li>
<li><b>REG.X86.SSE_IE</b></li>
<li><b>REG.X86.SSE_DE</b></li>
<li><b>REG.X86.SSE_ZE</b></li>
<li><b>REG.X86.SSE_OE</b></li>
<li><b>REG.X86.SSE_UE</b></li>
<li><b>REG.X86.SSE_PE</b></li>
<li><b>REG.X86.SSE_DAZ</b></li>
<li><b>REG.X86.SSE_IM</b></li>
<li><b>REG.X86.SSE_DM</b></li>
<li><b>REG.X86.SSE_ZM</b></li>
<li><b>REG.X86.SSE_OM</b></li>
<li><b>REG.X86.SSE_UM</b></li>
<li><b>REG.X86.SSE_PM</b></li>
<li><b>REG.X86.SSE_RL</b></li>
<li><b>REG.X86.SSE_RH</b></li>
<li><b>REG.X86.SSE_FZ</b></li>
<li><b>REG.X86.FCW_IM</b></li>
<li><b>REG.X86.FCW_DM</b></li>
<li><b>REG.X86.FCW_ZM</b></li>
<li><b>REG.X86.FCW_OM</b></li>
<li><b>REG.X86.FCW_UM</b></li>
<li><b>REG.X86.FCW_PM</b></li>
<li><b>REG.X86.FCW_PC</b></li>
<li><b>REG.X86.FCW_RC</b></li>
<li><b>REG.X86.FCW_X</b></li>
<li><b>REG.X86.FSW_IE</b></li>
<li><b>REG.X86.FSW_DE</b></li>
<li><b>REG.X86.FSW_ZE</b></li>
<li><b>REG.X86.FSW_OE</b></li>
<li><b>REG.X86.FSW_UE</b></li>
<li><b>REG.X86.FSW_PE</b></li>
<li><b>REG.X86.FSW_SF</b></li>
<li><b>REG.X86.FSW_ES</b></li>
<li><b>REG.X86.FSW_C0</b></li>
<li><b>REG.X86.FSW_C1</b></li>
<li><b>REG.X86.FSW_C2</b></li>
<li><b>REG.X86.FSW_TOP</b></li>
<li><b>REG.X86.FSW_C3</b></li>
<li><b>REG.X86.FSW_B</b></li>
<li><b>REG.X86.EFER</b></li>
<li><b>REG.X86.EFER_TCE</b></li>
<li><b>REG.X86.EFER_FFXSR</b></li>
<li><b>REG.X86.EFER_LMSLE</b></li>
<li><b>REG.X86.EFER_SVME</b></li>
<li><b>REG.X86.EFER_NXE</b></li>
<li><b>REG.X86.EFER_LMA</b></li>
<li><b>REG.X86.EFER_LME</b></li>
<li><b>REG.X86.EFER_SCE</b></li>
<li><b>REG.X86.CS</b></li>
<li><b>REG.X86.DS</b></li>
<li><b>REG.X86.ES</b></li>
<li><b>REG.X86.FS</b></li>
<li><b>REG.X86.GS</b></li>
<li><b>REG.X86.SS</b></li>
</ul>
<h2><a class="anchor" id="REG_X8664_py_api"></a>
x86-64 registers</h2>
<ul>
<li><b>REG.X86_64.RAX</b></li>
<li><b>REG.X86_64.RBX</b></li>
<li><b>REG.X86_64.RCX</b></li>
<li><b>REG.X86_64.RDX</b></li>
<li><b>REG.X86_64.RDI</b></li>
<li><b>REG.X86_64.RSI</b></li>
<li><b>REG.X86_64.RBP</b></li>
<li><b>REG.X86_64.RSP</b></li>
<li><b>REG.X86_64.RIP</b></li>
<li><b>REG.X86_64.R8</b></li>
<li><b>REG.X86_64.R8D</b></li>
<li><b>REG.X86_64.R8W</b></li>
<li><b>REG.X86_64.R8B</b></li>
<li><b>REG.X86_64.R9</b></li>
<li><b>REG.X86_64.R9D</b></li>
<li><b>REG.X86_64.R9W</b></li>
<li><b>REG.X86_64.R9B</b></li>
<li><b>REG.X86_64.R10</b></li>
<li><b>REG.X86_64.R10D</b></li>
<li><b>REG.X86_64.R10W</b></li>
<li><b>REG.X86_64.R10B</b></li>
<li><b>REG.X86_64.R11</b></li>
<li><b>REG.X86_64.R11D</b></li>
<li><b>REG.X86_64.R11W</b></li>
<li><b>REG.X86_64.R11B</b></li>
<li><b>REG.X86_64.R12</b></li>
<li><b>REG.X86_64.R12D</b></li>
<li><b>REG.X86_64.R12W</b></li>
<li><b>REG.X86_64.R12B</b></li>
<li><b>REG.X86_64.R13</b></li>
<li><b>REG.X86_64.R13D</b></li>
<li><b>REG.X86_64.R13W</b></li>
<li><b>REG.X86_64.R13B</b></li>
<li><b>REG.X86_64.R14</b></li>
<li><b>REG.X86_64.R14D</b></li>
<li><b>REG.X86_64.R14W</b></li>
<li><b>REG.X86_64.R14B</b></li>
<li><b>REG.X86_64.R15</b></li>
<li><b>REG.X86_64.R15D</b></li>
<li><b>REG.X86_64.R15W</b></li>
<li><b>REG.X86_64.R15B</b></li>
<li><b>REG.X86_64.EAX</b></li>
<li><b>REG.X86_64.AX</b></li>
<li><b>REG.X86_64.AH</b></li>
<li><b>REG.X86_64.AL</b></li>
<li><b>REG.X86_64.EBX</b></li>
<li><b>REG.X86_64.BX</b></li>
<li><b>REG.X86_64.BH</b></li>
<li><b>REG.X86_64.BL</b></li>
<li><b>REG.X86_64.ECX</b></li>
<li><b>REG.X86_64.CX</b></li>
<li><b>REG.X86_64.CH</b></li>
<li><b>REG.X86_64.CL</b></li>
<li><b>REG.X86_64.EDX</b></li>
<li><b>REG.X86_64.DX</b></li>
<li><b>REG.X86_64.DH</b></li>
<li><b>REG.X86_64.DL</b></li>
<li><b>REG.X86_64.EDI</b></li>
<li><b>REG.X86_64.DI</b></li>
<li><b>REG.X86_64.DIL</b></li>
<li><b>REG.X86_64.ESI</b></li>
<li><b>REG.X86_64.SI</b></li>
<li><b>REG.X86_64.SIL</b></li>
<li><b>REG.X86_64.EBP</b></li>
<li><b>REG.X86_64.BP</b></li>
<li><b>REG.X86_64.BPL</b></li>
<li><b>REG.X86_64.ESP</b></li>
<li><b>REG.X86_64.SP</b></li>
<li><b>REG.X86_64.SPL</b></li>
<li><b>REG.X86_64.EIP</b></li>
<li><b>REG.X86_64.IP</b></li>
<li><b>REG.X86_64.EFLAGS</b></li>
<li><b>REG.X86_64.MM0</b></li>
<li><b>REG.X86_64.MM1</b></li>
<li><b>REG.X86_64.MM2</b></li>
<li><b>REG.X86_64.MM3</b></li>
<li><b>REG.X86_64.MM4</b></li>
<li><b>REG.X86_64.MM5</b></li>
<li><b>REG.X86_64.MM6</b></li>
<li><b>REG.X86_64.MM7</b></li>
<li><b>REG.X86_64.ST0</b></li>
<li><b>REG.X86_64.ST1</b></li>
<li><b>REG.X86_64.ST2</b></li>
<li><b>REG.X86_64.ST3</b></li>
<li><b>REG.X86_64.ST4</b></li>
<li><b>REG.X86_64.ST5</b></li>
<li><b>REG.X86_64.ST6</b></li>
<li><b>REG.X86_64.ST7</b></li>
<li><b>REG.X86_64.FTW</b></li>
<li><b>REG.X86_64.FCW</b></li>
<li><b>REG.X86_64.FSW</b></li>
<li><b>REG.X86_64.FOP</b></li>
<li><b>REG.X86_64.FCS</b></li>
<li><b>REG.X86_64.FDS</b></li>
<li><b>REG.X86_64.FIP</b></li>
<li><b>REG.X86_64.FDP</b></li>
<li><b>REG.X86_64.MXCSR</b></li>
<li><b>REG.X86_64.MXCSR_MASK</b></li>
<li><b>REG.X86_64.XMM0</b></li>
<li><b>REG.X86_64.XMM1</b></li>
<li><b>REG.X86_64.XMM2</b></li>
<li><b>REG.X86_64.XMM3</b></li>
<li><b>REG.X86_64.XMM4</b></li>
<li><b>REG.X86_64.XMM5</b></li>
<li><b>REG.X86_64.XMM6</b></li>
<li><b>REG.X86_64.XMM7</b></li>
<li><b>REG.X86_64.XMM8</b></li>
<li><b>REG.X86_64.XMM9</b></li>
<li><b>REG.X86_64.XMM10</b></li>
<li><b>REG.X86_64.XMM11</b></li>
<li><b>REG.X86_64.XMM12</b></li>
<li><b>REG.X86_64.XMM13</b></li>
<li><b>REG.X86_64.XMM14</b></li>
<li><b>REG.X86_64.XMM15</b></li>
<li><b>REG.X86_64.YMM0</b></li>
<li><b>REG.X86_64.YMM1</b></li>
<li><b>REG.X86_64.YMM2</b></li>
<li><b>REG.X86_64.YMM3</b></li>
<li><b>REG.X86_64.YMM4</b></li>
<li><b>REG.X86_64.YMM5</b></li>
<li><b>REG.X86_64.YMM6</b></li>
<li><b>REG.X86_64.YMM7</b></li>
<li><b>REG.X86_64.YMM8</b></li>
<li><b>REG.X86_64.YMM9</b></li>
<li><b>REG.X86_64.YMM10</b></li>
<li><b>REG.X86_64.YMM11</b></li>
<li><b>REG.X86_64.YMM12</b></li>
<li><b>REG.X86_64.YMM13</b></li>
<li><b>REG.X86_64.YMM14</b></li>
<li><b>REG.X86_64.YMM15</b></li>
<li><b>REG.X86_64.ZMM0</b></li>
<li><b>REG.X86_64.ZMM1</b></li>
<li><b>REG.X86_64.ZMM2</b></li>
<li><b>REG.X86_64.ZMM3</b></li>
<li><b>REG.X86_64.ZMM4</b></li>
<li><b>REG.X86_64.ZMM5</b></li>
<li><b>REG.X86_64.ZMM6</b></li>
<li><b>REG.X86_64.ZMM7</b></li>
<li><b>REG.X86_64.ZMM8</b></li>
<li><b>REG.X86_64.ZMM9</b></li>
<li><b>REG.X86_64.ZMM10</b></li>
<li><b>REG.X86_64.ZMM11</b></li>
<li><b>REG.X86_64.ZMM12</b></li>
<li><b>REG.X86_64.ZMM13</b></li>
<li><b>REG.X86_64.ZMM14</b></li>
<li><b>REG.X86_64.ZMM15</b></li>
<li><b>REG.X86_64.ZMM16</b></li>
<li><b>REG.X86_64.ZMM17</b></li>
<li><b>REG.X86_64.ZMM18</b></li>
<li><b>REG.X86_64.ZMM19</b></li>
<li><b>REG.X86_64.ZMM20</b></li>
<li><b>REG.X86_64.ZMM21</b></li>
<li><b>REG.X86_64.ZMM22</b></li>
<li><b>REG.X86_64.ZMM23</b></li>
<li><b>REG.X86_64.ZMM24</b></li>
<li><b>REG.X86_64.ZMM25</b></li>
<li><b>REG.X86_64.ZMM26</b></li>
<li><b>REG.X86_64.ZMM27</b></li>
<li><b>REG.X86_64.ZMM28</b></li>
<li><b>REG.X86_64.ZMM29</b></li>
<li><b>REG.X86_64.ZMM30</b></li>
<li><b>REG.X86_64.ZMM31</b></li>
<li><b>REG.X86_64.CR0</b></li>
<li><b>REG.X86_64.CR1</b></li>
<li><b>REG.X86_64.CR2</b></li>
<li><b>REG.X86_64.CR3</b></li>
<li><b>REG.X86_64.CR4</b></li>
<li><b>REG.X86_64.CR5</b></li>
<li><b>REG.X86_64.CR6</b></li>
<li><b>REG.X86_64.CR7</b></li>
<li><b>REG.X86_64.CR8</b></li>
<li><b>REG.X86_64.CR9</b></li>
<li><b>REG.X86_64.CR10</b></li>
<li><b>REG.X86_64.CR11</b></li>
<li><b>REG.X86_64.CR12</b></li>
<li><b>REG.X86_64.CR13</b></li>
<li><b>REG.X86_64.CR14</b></li>
<li><b>REG.X86_64.CR15</b></li>
<li><b>REG.X86_64.DR0</b></li>
<li><b>REG.X86_64.DR1</b></li>
<li><b>REG.X86_64.DR2</b></li>
<li><b>REG.X86_64.DR3</b></li>
<li><b>REG.X86_64.DR6</b></li>
<li><b>REG.X86_64.DR7</b></li>
<li><b>REG.X86_64.AC</b></li>
<li><b>REG.X86_64.AF</b></li>
<li><b>REG.X86_64.CF</b></li>
<li><b>REG.X86_64.DF</b></li>
<li><b>REG.X86_64.ID</b></li>
<li><b>REG.X86_64.IF</b></li>
<li><b>REG.X86_64.NT</b></li>
<li><b>REG.X86_64.OF</b></li>
<li><b>REG.X86_64.PF</b></li>
<li><b>REG.X86_64.RF</b></li>
<li><b>REG.X86_64.SF</b></li>
<li><b>REG.X86_64.TF</b></li>
<li><b>REG.X86_64.VIF</b></li>
<li><b>REG.X86_64.VIP</b></li>
<li><b>REG.X86_64.VM</b></li>
<li><b>REG.X86_64.ZF</b></li>
<li><b>REG.X86_64.SSE_IE</b></li>
<li><b>REG.X86_64.SSE_DE</b></li>
<li><b>REG.X86_64.SSE_ZE</b></li>
<li><b>REG.X86_64.SSE_OE</b></li>
<li><b>REG.X86_64.SSE_UE</b></li>
<li><b>REG.X86_64.SSE_PE</b></li>
<li><b>REG.X86_64.SSE_DAZ</b></li>
<li><b>REG.X86_64.SSE_IM</b></li>
<li><b>REG.X86_64.SSE_DM</b></li>
<li><b>REG.X86_64.SSE_ZM</b></li>
<li><b>REG.X86_64.SSE_OM</b></li>
<li><b>REG.X86_64.SSE_UM</b></li>
<li><b>REG.X86_64.SSE_PM</b></li>
<li><b>REG.X86_64.SSE_RL</b></li>
<li><b>REG.X86_64.SSE_RH</b></li>
<li><b>REG.X86_64.SSE_FZ</b></li>
<li><b>REG.X86_64.FCW_IM</b></li>
<li><b>REG.X86_64.FCW_DM</b></li>
<li><b>REG.X86_64.FCW_ZM</b></li>
<li><b>REG.X86_64.FCW_OM</b></li>
<li><b>REG.X86_64.FCW_UM</b></li>
<li><b>REG.X86_64.FCW_PM</b></li>
<li><b>REG.X86_64.FCW_PC</b></li>
<li><b>REG.X86_64.FCW_RC</b></li>
<li><b>REG.X86_64.FCW_X</b></li>
<li><b>REG.X86_64.FSW_IE</b></li>
<li><b>REG.X86_64.FSW_DE</b></li>
<li><b>REG.X86_64.FSW_ZE</b></li>
<li><b>REG.X86_64.FSW_OE</b></li>
<li><b>REG.X86_64.FSW_UE</b></li>
<li><b>REG.X86_64.FSW_PE</b></li>
<li><b>REG.X86_64.FSW_SF</b></li>
<li><b>REG.X86_64.FSW_ES</b></li>
<li><b>REG.X86_64.FSW_C0</b></li>
<li><b>REG.X86_64.FSW_C1</b></li>
<li><b>REG.X86_64.FSW_C2</b></li>
<li><b>REG.X86_64.FSW_TOP</b></li>
<li><b>REG.X86_64.FSW_C3</b></li>
<li><b>REG.X86_64.FSW_B</b></li>
<li><b>REG.X86_64.EFER</b></li>
<li><b>REG.X86_64.EFER_TCE</b></li>
<li><b>REG.X86_64.EFER_FFXSR</b></li>
<li><b>REG.X86_64.EFER_LMSLE</b></li>
<li><b>REG.X86_64.EFER_SVME</b></li>
<li><b>REG.X86_64.EFER_NXE</b></li>
<li><b>REG.X86_64.EFER_LMA</b></li>
<li><b>REG.X86_64.EFER_LME</b></li>
<li><b>REG.X86_64.EFER_SCE</b></li>
<li><b>REG.X86_64.CS</b></li>
<li><b>REG.X86_64.DS</b></li>
<li><b>REG.X86_64.ES</b></li>
<li><b>REG.X86_64.FS</b></li>
<li><b>REG.X86_64.GS</b></li>
<li><b>REG.X86_64.SS</b></li>
</ul>
<h2><a class="anchor" id="REG_ARM32_py_api"></a>
ARM32 registers</h2>
<ul>
<li><b>REG.ARM32.R0</b></li>
<li><b>REG.ARM32.R1</b></li>
<li><b>REG.ARM32.R2</b></li>
<li><b>REG.ARM32.R3</b></li>
<li><b>REG.ARM32.R4</b></li>
<li><b>REG.ARM32.R5</b></li>
<li><b>REG.ARM32.R6</b></li>
<li><b>REG.ARM32.R7</b></li>
<li><b>REG.ARM32.R8</b></li>
<li><b>REG.ARM32.R9</b></li>
<li><b>REG.ARM32.R10</b></li>
<li><b>REG.ARM32.R11</b></li>
<li><b>REG.ARM32.R12</b></li>
<li><b>REG.ARM32.SP</b></li>
<li><b>REG.ARM32.R14</b></li>
<li><b>REG.ARM32.PC</b></li>
<li><b>REG.ARM32.APSR</b></li>
<li><b>REG.ARM32.C</b></li>
<li><b>REG.ARM32.N</b></li>
<li><b>REG.ARM32.V</b></li>
<li><b>REG.ARM32.Z</b></li>
</ul>
<h2><a class="anchor" id="REG_AArch64_py_api"></a>
AArch64 registers</h2>
<ul>
<li><b>REG.AARCH64.X0</b></li>
<li><b>REG.AARCH64.X1</b></li>
<li><b>REG.AARCH64.X2</b></li>
<li><b>REG.AARCH64.X3</b></li>
<li><b>REG.AARCH64.X4</b></li>
<li><b>REG.AARCH64.X5</b></li>
<li><b>REG.AARCH64.X6</b></li>
<li><b>REG.AARCH64.X7</b></li>
<li><b>REG.AARCH64.X8</b></li>
<li><b>REG.AARCH64.X9</b></li>
<li><b>REG.AARCH64.X10</b></li>
<li><b>REG.AARCH64.X11</b></li>
<li><b>REG.AARCH64.X12</b></li>
<li><b>REG.AARCH64.X13</b></li>
<li><b>REG.AARCH64.X14</b></li>
<li><b>REG.AARCH64.X15</b></li>
<li><b>REG.AARCH64.X16</b></li>
<li><b>REG.AARCH64.X17</b></li>
<li><b>REG.AARCH64.X18</b></li>
<li><b>REG.AARCH64.X19</b></li>
<li><b>REG.AARCH64.X20</b></li>
<li><b>REG.AARCH64.X21</b></li>
<li><b>REG.AARCH64.X22</b></li>
<li><b>REG.AARCH64.X23</b></li>
<li><b>REG.AARCH64.X24</b></li>
<li><b>REG.AARCH64.X25</b></li>
<li><b>REG.AARCH64.X26</b></li>
<li><b>REG.AARCH64.X27</b></li>
<li><b>REG.AARCH64.X28</b></li>
<li><b>REG.AARCH64.X29</b></li>
<li><b>REG.AARCH64.X30</b></li>
<li><b>REG.AARCH64.W0</b></li>
<li><b>REG.AARCH64.W1</b></li>
<li><b>REG.AARCH64.W2</b></li>
<li><b>REG.AARCH64.W3</b></li>
<li><b>REG.AARCH64.W4</b></li>
<li><b>REG.AARCH64.W5</b></li>
<li><b>REG.AARCH64.W6</b></li>
<li><b>REG.AARCH64.W7</b></li>
<li><b>REG.AARCH64.W8</b></li>
<li><b>REG.AARCH64.W9</b></li>
<li><b>REG.AARCH64.W10</b></li>
<li><b>REG.AARCH64.W11</b></li>
<li><b>REG.AARCH64.W12</b></li>
<li><b>REG.AARCH64.W13</b></li>
<li><b>REG.AARCH64.W14</b></li>
<li><b>REG.AARCH64.W15</b></li>
<li><b>REG.AARCH64.W16</b></li>
<li><b>REG.AARCH64.W17</b></li>
<li><b>REG.AARCH64.W18</b></li>
<li><b>REG.AARCH64.W19</b></li>
<li><b>REG.AARCH64.W20</b></li>
<li><b>REG.AARCH64.W21</b></li>
<li><b>REG.AARCH64.W22</b></li>
<li><b>REG.AARCH64.W23</b></li>
<li><b>REG.AARCH64.W24</b></li>
<li><b>REG.AARCH64.W25</b></li>
<li><b>REG.AARCH64.W26</b></li>
<li><b>REG.AARCH64.W27</b></li>
<li><b>REG.AARCH64.W28</b></li>
<li><b>REG.AARCH64.W29</b></li>
<li><b>REG.AARCH64.W30</b></li>
<li><b>REG.AARCH64.SPSR</b></li>
<li><b>REG.AARCH64.SP</b></li>
<li><b>REG.AARCH64.WSP</b></li>
<li><b>REG.AARCH64.PC</b></li>
<li><b>REG.AARCH64.XZR</b></li>
<li><b>REG.AARCH64.WZR</b></li>
<li><b>REG.AARCH64.C</b></li>
<li><b>REG.AARCH64.N</b></li>
<li><b>REG.AARCH64.V</b></li>
<li><b>REG.AARCH64.Z</b></li>
<li><b>REG.AARCH64.Q0</b></li>
<li><b>REG.AARCH64.Q1</b></li>
<li><b>REG.AARCH64.Q2</b></li>
<li><b>REG.AARCH64.Q3</b></li>
<li><b>REG.AARCH64.Q4</b></li>
<li><b>REG.AARCH64.Q5</b></li>
<li><b>REG.AARCH64.Q6</b></li>
<li><b>REG.AARCH64.Q7</b></li>
<li><b>REG.AARCH64.Q8</b></li>
<li><b>REG.AARCH64.Q9</b></li>
<li><b>REG.AARCH64.Q10</b></li>
<li><b>REG.AARCH64.Q11</b></li>
<li><b>REG.AARCH64.Q12</b></li>
<li><b>REG.AARCH64.Q13</b></li>
<li><b>REG.AARCH64.Q14</b></li>
<li><b>REG.AARCH64.Q15</b></li>
<li><b>REG.AARCH64.Q16</b></li>
<li><b>REG.AARCH64.Q17</b></li>
<li><b>REG.AARCH64.Q18</b></li>
<li><b>REG.AARCH64.Q19</b></li>
<li><b>REG.AARCH64.Q20</b></li>
<li><b>REG.AARCH64.Q21</b></li>
<li><b>REG.AARCH64.Q22</b></li>
<li><b>REG.AARCH64.Q23</b></li>
<li><b>REG.AARCH64.Q24</b></li>
<li><b>REG.AARCH64.Q25</b></li>
<li><b>REG.AARCH64.Q26</b></li>
<li><b>REG.AARCH64.Q27</b></li>
<li><b>REG.AARCH64.Q28</b></li>
<li><b>REG.AARCH64.Q29</b></li>
<li><b>REG.AARCH64.Q30</b></li>
<li><b>REG.AARCH64.Q31</b></li>
<li><b>REG.AARCH64.D0</b></li>
<li><b>REG.AARCH64.D1</b></li>
<li><b>REG.AARCH64.D2</b></li>
<li><b>REG.AARCH64.D3</b></li>
<li><b>REG.AARCH64.D4</b></li>
<li><b>REG.AARCH64.D5</b></li>
<li><b>REG.AARCH64.D6</b></li>
<li><b>REG.AARCH64.D7</b></li>
<li><b>REG.AARCH64.D8</b></li>
<li><b>REG.AARCH64.D9</b></li>
<li><b>REG.AARCH64.D10</b></li>
<li><b>REG.AARCH64.D11</b></li>
<li><b>REG.AARCH64.D12</b></li>
<li><b>REG.AARCH64.D13</b></li>
<li><b>REG.AARCH64.D14</b></li>
<li><b>REG.AARCH64.D15</b></li>
<li><b>REG.AARCH64.D16</b></li>
<li><b>REG.AARCH64.D17</b></li>
<li><b>REG.AARCH64.D18</b></li>
<li><b>REG.AARCH64.D19</b></li>
<li><b>REG.AARCH64.D20</b></li>
<li><b>REG.AARCH64.D21</b></li>
<li><b>REG.AARCH64.D22</b></li>
<li><b>REG.AARCH64.D23</b></li>
<li><b>REG.AARCH64.D24</b></li>
<li><b>REG.AARCH64.D25</b></li>
<li><b>REG.AARCH64.D26</b></li>
<li><b>REG.AARCH64.D27</b></li>
<li><b>REG.AARCH64.D28</b></li>
<li><b>REG.AARCH64.D29</b></li>
<li><b>REG.AARCH64.D30</b></li>
<li><b>REG.AARCH64.D31</b></li>
<li><b>REG.AARCH64.S0</b></li>
<li><b>REG.AARCH64.S1</b></li>
<li><b>REG.AARCH64.S2</b></li>
<li><b>REG.AARCH64.S3</b></li>
<li><b>REG.AARCH64.S4</b></li>
<li><b>REG.AARCH64.S5</b></li>
<li><b>REG.AARCH64.S6</b></li>
<li><b>REG.AARCH64.S7</b></li>
<li><b>REG.AARCH64.S8</b></li>
<li><b>REG.AARCH64.S9</b></li>
<li><b>REG.AARCH64.S10</b></li>
<li><b>REG.AARCH64.S11</b></li>
<li><b>REG.AARCH64.S12</b></li>
<li><b>REG.AARCH64.S13</b></li>
<li><b>REG.AARCH64.S14</b></li>
<li><b>REG.AARCH64.S15</b></li>
<li><b>REG.AARCH64.S16</b></li>
<li><b>REG.AARCH64.S17</b></li>
<li><b>REG.AARCH64.S18</b></li>
<li><b>REG.AARCH64.S19</b></li>
<li><b>REG.AARCH64.S20</b></li>
<li><b>REG.AARCH64.S21</b></li>
<li><b>REG.AARCH64.S22</b></li>
<li><b>REG.AARCH64.S23</b></li>
<li><b>REG.AARCH64.S24</b></li>
<li><b>REG.AARCH64.S25</b></li>
<li><b>REG.AARCH64.S26</b></li>
<li><b>REG.AARCH64.S27</b></li>
<li><b>REG.AARCH64.S28</b></li>
<li><b>REG.AARCH64.S29</b></li>
<li><b>REG.AARCH64.S30</b></li>
<li><b>REG.AARCH64.S31</b></li>
<li><b>REG.AARCH64.H0</b></li>
<li><b>REG.AARCH64.H1</b></li>
<li><b>REG.AARCH64.H2</b></li>
<li><b>REG.AARCH64.H3</b></li>
<li><b>REG.AARCH64.H4</b></li>
<li><b>REG.AARCH64.H5</b></li>
<li><b>REG.AARCH64.H6</b></li>
<li><b>REG.AARCH64.H7</b></li>
<li><b>REG.AARCH64.H8</b></li>
<li><b>REG.AARCH64.H9</b></li>
<li><b>REG.AARCH64.H10</b></li>
<li><b>REG.AARCH64.H11</b></li>
<li><b>REG.AARCH64.H12</b></li>
<li><b>REG.AARCH64.H13</b></li>
<li><b>REG.AARCH64.H14</b></li>
<li><b>REG.AARCH64.H15</b></li>
<li><b>REG.AARCH64.H16</b></li>
<li><b>REG.AARCH64.H17</b></li>
<li><b>REG.AARCH64.H18</b></li>
<li><b>REG.AARCH64.H19</b></li>
<li><b>REG.AARCH64.H20</b></li>
<li><b>REG.AARCH64.H21</b></li>
<li><b>REG.AARCH64.H22</b></li>
<li><b>REG.AARCH64.H23</b></li>
<li><b>REG.AARCH64.H24</b></li>
<li><b>REG.AARCH64.H25</b></li>
<li><b>REG.AARCH64.H26</b></li>
<li><b>REG.AARCH64.H27</b></li>
<li><b>REG.AARCH64.H28</b></li>
<li><b>REG.AARCH64.H29</b></li>
<li><b>REG.AARCH64.H30</b></li>
<li><b>REG.AARCH64.H31</b></li>
<li><b>REG.AARCH64.B0</b></li>
<li><b>REG.AARCH64.B1</b></li>
<li><b>REG.AARCH64.B2</b></li>
<li><b>REG.AARCH64.B3</b></li>
<li><b>REG.AARCH64.B4</b></li>
<li><b>REG.AARCH64.B5</b></li>
<li><b>REG.AARCH64.B6</b></li>
<li><b>REG.AARCH64.B7</b></li>
<li><b>REG.AARCH64.B8</b></li>
<li><b>REG.AARCH64.B9</b></li>
<li><b>REG.AARCH64.B10</b></li>
<li><b>REG.AARCH64.B11</b></li>
<li><b>REG.AARCH64.B12</b></li>
<li><b>REG.AARCH64.B13</b></li>
<li><b>REG.AARCH64.B14</b></li>
<li><b>REG.AARCH64.B15</b></li>
<li><b>REG.AARCH64.B16</b></li>
<li><b>REG.AARCH64.B17</b></li>
<li><b>REG.AARCH64.B18</b></li>
<li><b>REG.AARCH64.B19</b></li>
<li><b>REG.AARCH64.B20</b></li>
<li><b>REG.AARCH64.B21</b></li>
<li><b>REG.AARCH64.B22</b></li>
<li><b>REG.AARCH64.B23</b></li>
<li><b>REG.AARCH64.B24</b></li>
<li><b>REG.AARCH64.B25</b></li>
<li><b>REG.AARCH64.B26</b></li>
<li><b>REG.AARCH64.B27</b></li>
<li><b>REG.AARCH64.B28</b></li>
<li><b>REG.AARCH64.B29</b></li>
<li><b>REG.AARCH64.B30</b></li>
<li><b>REG.AARCH64.B31</b></li>
</ul>
 </div></div><!-- contents -->
</div><!-- PageDoc -->
<!-- HTML footer for doxygen 1.8.14-->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.9.1
</small></address>
</body>
</html>
