{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651926085371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651926085372 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 07 17:51:25 2022 " "Processing started: Sat May 07 17:51:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651926085372 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651926085372 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB-RISC_Pipeline -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB-RISC_Pipeline -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651926085372 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651926085862 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651926085862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file forwarding_unit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwarding_unit-forward " "Found design unit 1: forwarding_unit-forward" {  } { { "forwarding_unit.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097362 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "forwarding_unit.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651926097362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-a1 " "Found design unit 1: ALU-a1" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097362 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651926097362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097362 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651926097362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage6.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file stage6.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_back-wb_arch " "Found design unit 1: write_back-wb_arch" {  } { { "stage6.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097362 ""} { "Info" "ISGN_ENTITY_NAME" "1 write_back " "Found entity 1: write_back" {  } { { "stage6.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651926097362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage5.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file stage5.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_access-ma_arch " "Found design unit 1: memory_access-ma_arch" {  } { { "stage5.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097362 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_access " "Found entity 1: memory_access" {  } { { "stage5.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651926097362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file stage4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 execute-ex_arch " "Found design unit 1: execute-ex_arch" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097377 ""} { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651926097377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage3.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file stage3.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_read-rr_arch " "Found design unit 1: reg_read-rr_arch" {  } { { "stage3.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage3.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097379 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_read " "Found entity 1: reg_read" {  } { { "stage3.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage3.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651926097379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file stage2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instr_decode-id_arch " "Found design unit 1: instr_decode-id_arch" {  } { { "stage2.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage2.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097379 ""} { "Info" "ISGN_ENTITY_NAME" "1 instr_decode " "Found entity 1: instr_decode" {  } { { "stage2.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage2.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651926097379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file stage1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instr_fetch-if_arch " "Found design unit 1: instr_fetch-if_arch" {  } { { "stage1.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage1.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097379 ""} { "Info" "ISGN_ENTITY_NAME" "1 instr_fetch " "Found entity 1: instr_fetch" {  } { { "stage1.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage1.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651926097379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend7.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sign_extend7.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend7-extend7 " "Found design unit 1: sign_extend7-extend7" {  } { { "sign_extend7.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/sign_extend7.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097388 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend7 " "Found entity 1: sign_extend7" {  } { { "sign_extend7.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/sign_extend7.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651926097388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rr_ex.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rr_ex.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RR_EX_reg-reg " "Found design unit 1: RR_EX_reg-reg" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097389 ""} { "Info" "ISGN_ENTITY_NAME" "1 RR_EX_reg " "Found entity 1: RR_EX_reg" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651926097389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 code_memory-memory_a " "Found design unit 1: code_memory-memory_a" {  } { { "ROM.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ROM.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097391 ""} { "Info" "ISGN_ENTITY_NAME" "1 code_memory " "Found entity 1: code_memory" {  } { { "ROM.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ROM.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651926097391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file risc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iitb_risc-final " "Found design unit 1: iitb_risc-final" {  } { { "risc.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/risc.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097394 ""} { "Info" "ISGN_ENTITY_NAME" "1 iitb_risc " "Found entity 1: iitb_risc" {  } { { "risc.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/risc.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651926097394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-rf " "Found design unit 1: register_file-rf" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097396 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651926097396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-memory_a " "Found design unit 1: data_memory-memory_a" {  } { { "RAM.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RAM.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097399 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "RAM.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RAM.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651926097399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file pipeline.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline-final " "Found design unit 1: pipeline-final" {  } { { "pipeline.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097401 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "pipeline.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651926097401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pad7.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file pad7.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pad7-pad " "Found design unit 1: pad7-pad" {  } { { "pad7.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pad7.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097404 ""} { "Info" "ISGN_ENTITY_NAME" "1 pad7 " "Found entity 1: pad7" {  } { { "pad7.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pad7.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651926097404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ma_wb.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ma_wb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MA_WB_reg-reg " "Found design unit 1: MA_WB_reg-reg" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097406 ""} { "Info" "ISGN_ENTITY_NAME" "1 MA_WB_reg " "Found entity 1: MA_WB_reg" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651926097406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lshift.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lshift.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 left_shift-shift " "Found design unit 1: left_shift-shift" {  } { { "lshift.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/lshift.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097409 ""} { "Info" "ISGN_ENTITY_NAME" "1 left_shift " "Found entity 1: left_shift" {  } { { "lshift.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/lshift.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651926097409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file if_id.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_ID_reg-reg " "Found design unit 1: IF_ID_reg-reg" {  } { { "IF_ID.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097411 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_reg " "Found entity 1: IF_ID_reg" {  } { { "IF_ID.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651926097411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_rr.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file id_rr.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_RR_reg-reg " "Found design unit 1: ID_RR_reg-reg" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097414 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_RR_reg " "Found entity 1: ID_RR_reg" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651926097414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_ma.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ex_ma.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_MA_reg-reg " "Found design unit 1: EX_MA_reg-reg" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097416 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_MA_reg " "Found entity 1: EX_MA_reg" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651926097416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/DUT.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097419 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/DUT.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651926097419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file comp.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-compare " "Found design unit 1: comparator-compare" {  } { { "comp.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/comp.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097421 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comp.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/comp.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651926097421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651926097421 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651926097445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline pipeline:add_instance " "Elaborating entity \"pipeline\" for hierarchy \"pipeline:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/DUT.vhdl" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651926097461 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "stall1 pipeline.vhdl(236) " "VHDL Signal Declaration warning at pipeline.vhdl(236): used explicit default value for signal \"stall1\" because signal was never assigned a value" {  } { { "pipeline.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl" 236 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1651926097461 "|DUT|pipeline:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "stall2 pipeline.vhdl(236) " "VHDL Signal Declaration warning at pipeline.vhdl(236): used explicit default value for signal \"stall2\" because signal was never assigned a value" {  } { { "pipeline.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl" 236 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1651926097462 "|DUT|pipeline:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "stall3 pipeline.vhdl(236) " "VHDL Signal Declaration warning at pipeline.vhdl(236): used explicit default value for signal \"stall3\" because signal was never assigned a value" {  } { { "pipeline.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl" 236 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1651926097462 "|DUT|pipeline:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "stall4 pipeline.vhdl(236) " "VHDL Signal Declaration warning at pipeline.vhdl(236): used explicit default value for signal \"stall4\" because signal was never assigned a value" {  } { { "pipeline.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl" 236 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1651926097462 "|DUT|pipeline:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "stall5 pipeline.vhdl(236) " "VHDL Signal Declaration warning at pipeline.vhdl(236): used explicit default value for signal \"stall5\" because signal was never assigned a value" {  } { { "pipeline.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl" 236 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1651926097462 "|DUT|pipeline:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "stall6 pipeline.vhdl(236) " "VHDL Signal Declaration warning at pipeline.vhdl(236): used explicit default value for signal \"stall6\" because signal was never assigned a value" {  } { { "pipeline.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl" 236 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1651926097462 "|DUT|pipeline:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wb_pc pipeline.vhdl(239) " "Verilog HDL or VHDL warning at pipeline.vhdl(239): object \"wb_pc\" assigned a value but never read" {  } { { "pipeline.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651926097463 "|DUT|pipeline:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rfpc pipeline.vhdl(239) " "Verilog HDL or VHDL warning at pipeline.vhdl(239): object \"rfpc\" assigned a value but never read" {  } { { "pipeline.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651926097463 "|DUT|pipeline:add_instance"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "4 16 pipeline.vhdl(269) " "VHDL expression error at pipeline.vhdl(269): expression has 4 elements, but must have 16 elements" {  } { { "pipeline.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl" 269 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1651926097464 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "opcode_in pipeline.vhdl(269) " "VHDL error at pipeline.vhdl(269): formal port or parameter \"opcode_in\" must have actual or default value" {  } { { "pipeline.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl" 269 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1651926097464 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "pipeline:add_instance " "Can't elaborate user hierarchy \"pipeline:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/DUT.vhdl" 15 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651926097473 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651926097546 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 07 17:51:37 2022 " "Processing ended: Sat May 07 17:51:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651926097546 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651926097546 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651926097546 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651926097546 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651926098228 ""}
