

================================================================
== Vitis HLS Report for 'tpgBackground'
================================================================
* Date:           Thu Feb 22 13:13:29 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu4ev-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  13.75 ns|  8.930 ns|     3.71 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+-----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)   |     Interval     | Pipeline|
    |   min   |     max    |    min    |     max    | min |     max    |   Type  |
    +---------+------------+-----------+------------+-----+------------+---------+
    |        1|  4296409066|  13.750 ns|  59.076 sec|    1|  4296409066|       no|
    +---------+------------+-----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-------+---------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min |  max  |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-------+---------+
        |grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496  |tpgBackground_Pipeline_VITIS_LOOP_520_2  |       20|    65555|  0.275 us|  0.901 ms|   20|  65555|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-------+---------+

        * Loop: 
        +--------------------+---------+------------+------------+-----------+-----------+-----------+----------+
        |                    |   Latency (cycles)   |  Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |     max    |   Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+------------+------------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_518_1  |        0|  4296409065|  24 ~ 65559|          -|          -|  0 ~ 65535|        no|
        +--------------------+---------+------------+------------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    445|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       13|   13|    4194|   4986|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    211|    -|
|Register         |        -|    -|     557|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       13|   13|    4751|   5642|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      256|  728|  175680|  87840|   48|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        5|    1|       2|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496  |tpgBackground_Pipeline_VITIS_LOOP_520_2  |       13|  13|  4194|  4986|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |Total                                               |                                         |       13|  13|  4194|  4986|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add2_i_fu_778_p2                    |         +|   0|  0|  21|          14|           4|
    |add5_i_fu_808_p2                    |         +|   0|  0|  21|          14|           4|
    |add_i_fu_830_p2                     |         +|   0|  0|  21|          14|           3|
    |add_ln1404_fu_872_p2                |         +|   0|  0|  24|          17|           2|
    |add_ln1488_fu_1181_p2               |         +|   0|  0|  15|           8|           8|
    |add_ln518_fu_1071_p2                |         +|   0|  0|  23|          16|           1|
    |add_ln705_fu_1110_p2                |         +|   0|  0|  15|           8|           8|
    |barWidthMinSamples_fu_794_p2        |         +|   0|  0|  17|          10|           2|
    |sub40_i_fu_866_p2                   |         +|   0|  0|  24|          17|           2|
    |sub_i_i_i_fu_860_p2                 |         +|   0|  0|  18|          11|           2|
    |cmp126_i_fu_884_p2                  |      icmp|   0|  0|  11|           8|           1|
    |cmp12_i_fu_1154_p2                  |      icmp|   0|  0|  13|          16|           1|
    |cmp141_i_fu_890_p2                  |      icmp|   0|  0|  11|           8|           1|
    |cmp2_i381_fu_702_p2                 |      icmp|   0|  0|  11|           8|           1|
    |cmp59_i_fu_878_p2                   |      icmp|   0|  0|  11|           8|           1|
    |cmp8_fu_696_p2                      |      icmp|   0|  0|  11|           8|           1|
    |icmp_fu_824_p2                      |      icmp|   0|  0|  10|           7|           1|
    |icmp_ln1217_fu_988_p2               |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln1404_1_fu_1100_p2            |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln1404_fu_1175_p2              |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1592_1_fu_1192_p2            |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln1592_2_fu_1205_p2            |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln1592_fu_1186_p2              |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln518_fu_1066_p2               |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln691_fu_1091_p2               |      icmp|   0|  0|  13|          16|          16|
    |ult_fu_1086_p2                      |      icmp|   0|  0|  13|          16|          16|
    |ap_block_state1                     |        or|   0|  0|   2|           1|           1|
    |or_ln1592_1_fu_1211_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln1592_2_fu_1218_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln1592_fu_1198_p2                |        or|   0|  0|   2|           1|           1|
    |outpix_val_V_2_fu_722_p3            |    select|   0|  0|   8|           1|           1|
    |outpix_val_V_3_fu_746_p3            |    select|   0|  0|   7|           1|           2|
    |outpix_val_V_fu_708_p3              |    select|   0|  0|   7|           1|           2|
    |pix_val_V_14_fu_762_p3              |    select|   0|  0|   8|           1|           2|
    |pix_val_V_fu_754_p3                 |    select|   0|  0|   8|           1|           1|
    |select_ln214_fu_972_p3              |    select|   0|  0|   8|           1|           8|
    |select_ln507_1_cast_cast_fu_738_p3  |    select|   0|  0|   3|           1|           1|
    |select_ln507_fu_730_p3              |    select|   0|  0|   5|           1|           1|
    |outpix_val_V_1_fu_716_p2            |       xor|   0|  0|   2|           1|           2|
    |rev357_fu_1148_p2                   |       xor|   0|  0|   2|           1|           2|
    |xor_ln691_fu_1169_p2                |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 445|         302|         143|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  31|          6|    1|          6|
    |ap_done                      |   9|          2|    1|          2|
    |bckgndYUV_write              |   9|          2|    1|          2|
    |hBarSel_3_loc_0_fu_308       |   9|          2|    8|         16|
    |hBarSel_4_loc_0_fu_336       |   9|          2|    8|         16|
    |hBarSel_5_loc_0_fu_292       |   9|          2|    8|         16|
    |hBarSel_loc_0_fu_324         |   9|          2|    8|         16|
    |hdata_flag_0_reg_472         |   9|          2|    1|          2|
    |hdata_loc_0_fu_316           |   9|          2|   16|         32|
    |rampVal_2_flag_0_reg_484     |   9|          2|    1|          2|
    |rampVal_2_loc_0_fu_300       |   9|          2|   16|         32|
    |rampVal_3_flag_0_reg_460     |   9|          2|    1|          2|
    |rampVal_3_loc_0_fu_344       |   9|          2|   16|         32|
    |rampVal_loc_0_fu_340         |   9|          2|   16|         32|
    |real_start                   |   9|          2|    1|          2|
    |srcYUV_read                  |   9|          2|    1|          2|
    |vBarSel_2_loc_0_fu_312       |   9|          2|    8|         16|
    |vBarSel_3_loc_0_fu_296       |   9|          2|    8|         16|
    |vBarSel_loc_0_fu_328         |   9|          2|    8|         16|
    |y_fu_276                     |   9|          2|   16|         32|
    |zonePlateVAddr_loc_0_fu_332  |   9|          2|   16|         32|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 211|         46|  160|        324|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |add_ln1404_reg_1518                                              |  17|   0|   17|          0|
    |add_ln1488_reg_1626                                              |   8|   0|    8|          0|
    |ap_CS_fsm                                                        |   5|   0|    5|          0|
    |ap_done_reg                                                      |   1|   0|    1|          0|
    |barWidthMinSamples_reg_1492                                      |  10|   0|   10|          0|
    |barWidth_reg_1502                                                |  11|   0|   11|          0|
    |cmp126_i_reg_1528                                                |   1|   0|    1|          0|
    |cmp12_i_reg_1611                                                 |   1|   0|    1|          0|
    |cmp141_i_reg_1533                                                |   1|   0|    1|          0|
    |cmp2_i381_reg_1447                                               |   1|   0|    1|          0|
    |cmp59_i_reg_1523                                                 |   1|   0|    1|          0|
    |cmp8_reg_1397                                                    |   1|   0|    1|          0|
    |grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496_ap_start_reg  |   1|   0|    1|          0|
    |hBarSel                                                          |   3|   0|    3|          0|
    |hBarSel_1                                                        |   3|   0|    3|          0|
    |hBarSel_2                                                        |   8|   0|    8|          0|
    |hBarSel_3                                                        |   3|   0|    3|          0|
    |hBarSel_3_loc_0_fu_308                                           |   8|   0|    8|          0|
    |hBarSel_4_loc_0_fu_336                                           |   8|   0|    8|          0|
    |hBarSel_5_loc_0_fu_292                                           |   8|   0|    8|          0|
    |hBarSel_loc_0_fu_324                                             |   8|   0|    8|          0|
    |hdata                                                            |  16|   0|   16|          0|
    |hdata_flag_0_reg_472                                             |   1|   0|    1|          0|
    |hdata_loc_0_fu_316                                               |  16|   0|   16|          0|
    |hdata_new_0_fu_320                                               |  16|   0|   16|          0|
    |icmp_ln1217_reg_1555                                             |   1|   0|    1|          0|
    |icmp_ln1404_1_reg_1601                                           |   1|   0|    1|          0|
    |icmp_ln1404_reg_1621                                             |   1|   0|    1|          0|
    |icmp_ln691_reg_1596                                              |   1|   0|    1|          0|
    |icmp_reg_1497                                                    |   1|   0|    1|          0|
    |or_ln1592_1_reg_1636                                             |   1|   0|    1|          0|
    |or_ln1592_2_reg_1641                                             |   1|   0|    1|          0|
    |or_ln1592_reg_1631                                               |   1|   0|    1|          0|
    |outpix_val_V_1_reg_1457                                          |   1|   0|    1|          0|
    |outpix_val_V_2_reg_1462                                          |   4|   0|    8|          4|
    |outpix_val_V_3_reg_1477                                          |   3|   0|    8|          5|
    |outpix_val_V_6_fu_280                                            |   8|   0|    8|          0|
    |outpix_val_V_6_load_reg_1576                                     |   8|   0|    8|          0|
    |outpix_val_V_7_fu_284                                            |   8|   0|    8|          0|
    |outpix_val_V_7_load_reg_1581                                     |   8|   0|    8|          0|
    |outpix_val_V_8_fu_288                                            |   8|   0|    8|          0|
    |outpix_val_V_8_load_reg_1586                                     |   8|   0|    8|          0|
    |outpix_val_V_reg_1452                                            |   5|   0|    8|          3|
    |p_0_0_0_0_0129360_lcssa367_fu_264                                |   8|   0|    8|          0|
    |p_0_1_0_0_0131362_lcssa370_fu_268                                |   8|   0|    8|          0|
    |p_0_2_0_0_0133364_lcssa373_fu_272                                |   8|   0|    8|          0|
    |pix_val_V_14_reg_1487                                            |   7|   0|    8|          1|
    |pix_val_V_reg_1482                                               |   1|   0|    8|          7|
    |rampStart                                                        |   8|   0|    8|          0|
    |rampStart_load_reg_1538                                          |   8|   0|    8|          0|
    |rampVal                                                          |   8|   0|    8|          0|
    |rampVal_1                                                        |  16|   0|   16|          0|
    |rampVal_2                                                        |  16|   0|   16|          0|
    |rampVal_2_flag_0_reg_484                                         |   1|   0|    1|          0|
    |rampVal_2_loc_0_fu_300                                           |  16|   0|   16|          0|
    |rampVal_2_new_0_fu_304                                           |  16|   0|   16|          0|
    |rampVal_3_flag_0_reg_460                                         |   1|   0|    1|          0|
    |rampVal_3_loc_0_fu_344                                           |  16|   0|   16|          0|
    |rampVal_3_new_0_fu_348                                           |  16|   0|   16|          0|
    |rampVal_loc_0_fu_340                                             |  16|   0|   16|          0|
    |rev357_reg_1606                                                  |   1|   0|    1|          0|
    |select_ln214_reg_1545                                            |   8|   0|    8|          0|
    |select_ln507_1_cast_cast_reg_1472                                |   2|   0|    3|          1|
    |select_ln507_reg_1467                                            |   3|   0|    5|          2|
    |shl_ln_reg_1550                                                  |   8|   0|   16|          8|
    |start_once_reg                                                   |   1|   0|    1|          0|
    |sub40_i_reg_1513                                                 |  17|   0|   17|          0|
    |sub_i_i_i_reg_1508                                               |  11|   0|   11|          0|
    |trunc_ln518_reg_1568                                             |   8|   0|    8|          0|
    |ult_reg_1591                                                     |   1|   0|    1|          0|
    |vBarSel                                                          |   3|   0|    3|          0|
    |vBarSel_1                                                        |   1|   0|    1|          0|
    |vBarSel_2                                                        |   8|   0|    8|          0|
    |vBarSel_2_loc_0_fu_312                                           |   8|   0|    8|          0|
    |vBarSel_3_loc_0_fu_296                                           |   8|   0|    8|          0|
    |vBarSel_loc_0_fu_328                                             |   8|   0|    8|          0|
    |xor_ln691_reg_1616                                               |   1|   0|    1|          0|
    |y_3_reg_1560                                                     |  16|   0|   16|          0|
    |y_fu_276                                                         |  16|   0|   16|          0|
    |zonePlateVAddr                                                   |  16|   0|   16|          0|
    |zonePlateVAddr_loc_0_fu_332                                      |  16|   0|   16|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 557|   0|  588|         31|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|srcYUV_dout               |   in|   24|     ap_fifo|              srcYUV|       pointer|
|srcYUV_num_data_valid     |   in|    6|     ap_fifo|              srcYUV|       pointer|
|srcYUV_fifo_cap           |   in|    6|     ap_fifo|              srcYUV|       pointer|
|srcYUV_empty_n            |   in|    1|     ap_fifo|              srcYUV|       pointer|
|srcYUV_read               |  out|    1|     ap_fifo|              srcYUV|       pointer|
|height                    |   in|   16|   ap_stable|              height|       pointer|
|width                     |   in|   16|   ap_stable|               width|       pointer|
|passthruStartX            |   in|   16|   ap_stable|      passthruStartX|       pointer|
|passthruStartY            |   in|   16|   ap_stable|      passthruStartY|       pointer|
|passthruEndX              |   in|   16|   ap_stable|        passthruEndX|       pointer|
|passthruEndY              |   in|   16|   ap_stable|        passthruEndY|       pointer|
|enableInput               |   in|    8|   ap_stable|         enableInput|       pointer|
|bckgndId                  |   in|    8|   ap_stable|            bckgndId|       pointer|
|ZplateHorContStart        |   in|   16|   ap_stable|  ZplateHorContStart|       pointer|
|ZplateHorContDelta        |   in|   16|   ap_stable|  ZplateHorContDelta|       pointer|
|ZplateVerContStart        |   in|   16|   ap_stable|  ZplateVerContStart|       pointer|
|ZplateVerContDelta        |   in|   16|   ap_stable|  ZplateVerContDelta|       pointer|
|dpDynamicRange            |   in|    8|   ap_stable|      dpDynamicRange|       pointer|
|dpYUVCoef                 |   in|    8|   ap_stable|           dpYUVCoef|       pointer|
|motionSpeed               |   in|    8|   ap_stable|         motionSpeed|       pointer|
|colorFormat               |   in|    8|   ap_stable|         colorFormat|       pointer|
|bckgndYUV_din             |  out|   24|     ap_fifo|           bckgndYUV|       pointer|
|bckgndYUV_num_data_valid  |   in|    5|     ap_fifo|           bckgndYUV|       pointer|
|bckgndYUV_fifo_cap        |   in|    5|     ap_fifo|           bckgndYUV|       pointer|
|bckgndYUV_full_n          |   in|    1|     ap_fifo|           bckgndYUV|       pointer|
|bckgndYUV_write           |  out|    1|     ap_fifo|           bckgndYUV|       pointer|
|s                         |   in|   32|     ap_none|                   s|       pointer|
+--------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.92>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0129360_lcssa367 = alloca i32 1"   --->   Operation 6 'alloca' 'p_0_0_0_0_0129360_lcssa367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0131362_lcssa370 = alloca i32 1"   --->   Operation 7 'alloca' 'p_0_1_0_0_0131362_lcssa370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0133364_lcssa373 = alloca i32 1"   --->   Operation 8 'alloca' 'p_0_2_0_0_0133364_lcssa373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 9 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%outpix_val_V_6 = alloca i32 1"   --->   Operation 10 'alloca' 'outpix_val_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%outpix_val_V_7 = alloca i32 1"   --->   Operation 11 'alloca' 'outpix_val_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%outpix_val_V_8 = alloca i32 1"   --->   Operation 12 'alloca' 'outpix_val_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%hBarSel_5_loc_0 = alloca i32 1"   --->   Operation 13 'alloca' 'hBarSel_5_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%vBarSel_3_loc_0 = alloca i32 1"   --->   Operation 14 'alloca' 'vBarSel_3_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%rampVal_2_loc_0 = alloca i32 1"   --->   Operation 15 'alloca' 'rampVal_2_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%rampVal_2_new_0 = alloca i32 1"   --->   Operation 16 'alloca' 'rampVal_2_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%hBarSel_3_loc_0 = alloca i32 1"   --->   Operation 17 'alloca' 'hBarSel_3_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%vBarSel_2_loc_0 = alloca i32 1"   --->   Operation 18 'alloca' 'vBarSel_2_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%hdata_loc_0 = alloca i32 1"   --->   Operation 19 'alloca' 'hdata_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%hdata_new_0 = alloca i32 1"   --->   Operation 20 'alloca' 'hdata_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%hBarSel_loc_0 = alloca i32 1"   --->   Operation 21 'alloca' 'hBarSel_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%vBarSel_loc_0 = alloca i32 1"   --->   Operation 22 'alloca' 'vBarSel_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zonePlateVAddr_loc_0 = alloca i32 1"   --->   Operation 23 'alloca' 'zonePlateVAddr_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%hBarSel_4_loc_0 = alloca i32 1"   --->   Operation 24 'alloca' 'hBarSel_4_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%rampVal_loc_0 = alloca i32 1"   --->   Operation 25 'alloca' 'rampVal_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%rampVal_3_loc_0 = alloca i32 1"   --->   Operation 26 'alloca' 'rampVal_3_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%rampVal_3_new_0 = alloca i32 1"   --->   Operation 27 'alloca' 'rampVal_3_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%rampVal_2_flag_1_loc = alloca i64 1"   --->   Operation 28 'alloca' 'rampVal_2_flag_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%hdata_flag_1_loc = alloca i64 1"   --->   Operation 29 'alloca' 'hdata_flag_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%rampVal_3_flag_1_loc = alloca i64 1"   --->   Operation 30 'alloca' 'rampVal_3_flag_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %dpYUVCoef, void "   --->   Operation 31 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %dpDynamicRange, void "   --->   Operation 32 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %ZplateVerContDelta, void "   --->   Operation 33 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %ZplateVerContStart, void "   --->   Operation 34 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %ZplateHorContDelta, void "   --->   Operation 35 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %ZplateHorContStart, void "   --->   Operation 36 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %colorFormat, void "   --->   Operation 37 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %motionSpeed, void "   --->   Operation 38 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %bckgndId, void "   --->   Operation 39 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %enableInput, void "   --->   Operation 40 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %passthruEndY, void "   --->   Operation 41 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %passthruEndX, void "   --->   Operation 42 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %passthruStartY, void "   --->   Operation 43 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %passthruStartX, void "   --->   Operation 44 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %height, void "   --->   Operation 45 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %width, void "   --->   Operation 46 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %bckgndYUV, void @empty_11, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcYUV, void @empty_11, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%loopHeight = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %height" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:505]   --->   Operation 49 'read' 'loopHeight' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%loopWidth = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %width" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:506]   --->   Operation 50 'read' 'loopWidth' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%colorFormatLocal = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %colorFormat" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 51 'read' 'colorFormatLocal' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%enableInput_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %enableInput"   --->   Operation 52 'read' 'enableInput_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.85ns)   --->   "%cmp8 = icmp_ne  i8 %enableInput_read, i8 0"   --->   Operation 53 'icmp' 'cmp8' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%bckgndId_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %bckgndId"   --->   Operation 54 'read' 'bckgndId_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%ZplateHorContStart_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %ZplateHorContStart"   --->   Operation 55 'read' 'ZplateHorContStart_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%ZplateHorContDelta_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %ZplateHorContDelta"   --->   Operation 56 'read' 'ZplateHorContDelta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%ZplateVerContStart_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %ZplateVerContStart"   --->   Operation 57 'read' 'ZplateVerContStart_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%ZplateVerContDelta_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %ZplateVerContDelta"   --->   Operation 58 'read' 'ZplateVerContDelta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%dpDynamicRange_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %dpDynamicRange"   --->   Operation 59 'read' 'dpDynamicRange_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%dpYUVCoef_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %dpYUVCoef"   --->   Operation 60 'read' 'dpYUVCoef_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%passthruStartX_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %passthruStartX"   --->   Operation 61 'read' 'passthruStartX_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%passthruStartY_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %passthruStartY"   --->   Operation 62 'read' 'passthruStartY_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%passthruEndX_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %passthruEndX"   --->   Operation 63 'read' 'passthruEndX_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%passthruEndY_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %passthruEndY"   --->   Operation 64 'read' 'passthruEndY_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.85ns)   --->   "%cmp2_i381 = icmp_eq  i8 %colorFormatLocal, i8 0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 65 'icmp' 'cmp2_i381' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.44ns)   --->   "%outpix_val_V = select i1 %cmp2_i381, i8 255, i8 76" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 66 'select' 'outpix_val_V' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.33ns)   --->   "%outpix_val_V_1 = xor i1 %cmp2_i381, i1 1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 67 'xor' 'outpix_val_V_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.44ns)   --->   "%outpix_val_V_2 = select i1 %cmp2_i381, i8 0, i8 149" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 68 'select' 'outpix_val_V_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.48ns)   --->   "%select_ln507 = select i1 %cmp2_i381, i5 0, i5 21" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:507]   --->   Operation 69 'select' 'select_ln507' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.27ns)   --->   "%select_ln507_1_cast_cast = select i1 %cmp2_i381, i3 0, i3 5" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 70 'select' 'select_ln507_1_cast_cast' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.44ns)   --->   "%outpix_val_V_3 = select i1 %cmp2_i381, i8 255, i8 107" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 71 'select' 'outpix_val_V_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.44ns)   --->   "%pix_val_V = select i1 %cmp2_i381, i8 0, i8 128" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 72 'select' 'pix_val_V' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.44ns)   --->   "%pix_val_V_14 = select i1 %cmp2_i381, i8 255, i8 128" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 73 'select' 'pix_val_V_14' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%loopWidth_cast15 = zext i16 %loopWidth" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:506]   --->   Operation 74 'zext' 'loopWidth_cast15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%empty = trunc i16 %loopWidth" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:506]   --->   Operation 75 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.98ns)   --->   "%add2_i = add i14 %empty, i14 15" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:506]   --->   Operation 76 'add' 'add2_i' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_cast = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add2_i, i32 4, i32 13" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:506]   --->   Operation 77 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.93ns)   --->   "%barWidthMinSamples = add i10 %p_cast, i10 1023" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:506]   --->   Operation 78 'add' 'barWidthMinSamples' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%loopHeight_cast16 = zext i16 %loopHeight" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:505]   --->   Operation 79 'zext' 'loopHeight_cast16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%empty_81 = trunc i16 %loopHeight" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:505]   --->   Operation 80 'trunc' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.98ns)   --->   "%add5_i = add i14 %empty_81, i14 15" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:505]   --->   Operation 81 'add' 'add5_i' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %colorFormatLocal, i32 1, i32 7" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 82 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.86ns)   --->   "%icmp = icmp_ne  i7 %tmp_23, i7 0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 83 'icmp' 'icmp' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.98ns)   --->   "%add_i = add i14 %empty, i14 7" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:506]   --->   Operation 84 'add' 'add_i' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%barWidth = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_i, i32 3, i32 13" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:506]   --->   Operation 85 'partselect' 'barWidth' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add5_i, i32 4, i32 13" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:505]   --->   Operation 86 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%barHeight_cast_cast = zext i10 %tmp" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:505]   --->   Operation 87 'zext' 'barHeight_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.93ns)   --->   "%sub_i_i_i = add i11 %barHeight_cast_cast, i11 2047" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:505]   --->   Operation 88 'add' 'sub_i_i_i' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (1.01ns)   --->   "%sub40_i = add i17 %loopWidth_cast15, i17 131071" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:506]   --->   Operation 89 'add' 'sub40_i' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (1.01ns)   --->   "%add_ln1404 = add i17 %loopHeight_cast16, i17 131071" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1404]   --->   Operation 90 'add' 'add_ln1404' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.85ns)   --->   "%cmp59_i = icmp_eq  i8 %dpDynamicRange_read, i8 0"   --->   Operation 91 'icmp' 'cmp59_i' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.85ns)   --->   "%cmp126_i = icmp_eq  i8 %dpYUVCoef_read, i8 0"   --->   Operation 92 'icmp' 'cmp126_i' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.85ns)   --->   "%cmp141_i = icmp_ne  i8 %colorFormatLocal, i8 1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 93 'icmp' 'cmp141_i' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%rampStart_load = load i8 %rampStart" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:540]   --->   Operation 94 'load' 'rampStart_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%rampVal_1_load = load i16 %rampVal_1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1032]   --->   Operation 95 'load' 'rampVal_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%rampVal_load = load i8 %rampVal" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1056]   --->   Operation 96 'load' 'rampVal_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln1212 = zext i8 %rampVal_load" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1212]   --->   Operation 97 'zext' 'zext_ln1212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%hBarSel_2_load = load i8 %hBarSel_2" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1212]   --->   Operation 98 'load' 'hBarSel_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%zonePlateVAddr_load = load i16 %zonePlateVAddr" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1296]   --->   Operation 99 'load' 'zonePlateVAddr_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%vBarSel_load = load i3 %vBarSel" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1348]   --->   Operation 100 'load' 'vBarSel_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln1367 = zext i3 %vBarSel_load" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1367]   --->   Operation 101 'zext' 'zext_ln1367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%hBarSel_load = load i3 %hBarSel" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1367]   --->   Operation 102 'load' 'hBarSel_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln1493 = zext i3 %hBarSel_load" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1493]   --->   Operation 103 'zext' 'zext_ln1493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%hdata_load = load i16 %hdata" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1493]   --->   Operation 104 'load' 'hdata_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%vBarSel_2_load = load i8 %vBarSel_2" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1530]   --->   Operation 105 'load' 'vBarSel_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%hBarSel_3_load = load i3 %hBarSel_3" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1548]   --->   Operation 106 'load' 'hBarSel_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1610 = zext i3 %hBarSel_3_load" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1610]   --->   Operation 107 'zext' 'zext_ln1610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%rampVal_2_load = load i16 %rampVal_2" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1610]   --->   Operation 108 'load' 'rampVal_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%vBarSel_1_load = load i1 %vBarSel_1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1713]   --->   Operation 109 'load' 'vBarSel_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln1730 = zext i1 %vBarSel_1_load" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1730]   --->   Operation 110 'zext' 'zext_ln1730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%hBarSel_1_load = load i3 %hBarSel_1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1730]   --->   Operation 111 'load' 'hBarSel_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln518 = zext i3 %hBarSel_1_load" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 112 'zext' 'zext_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.44ns)   --->   "%select_ln214 = select i1 %cmp2_i381, i8 %rampStart_load, i8 128"   --->   Operation 113 'select' 'select_ln214' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %rampStart_load, i8 0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1287]   --->   Operation 114 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.85ns)   --->   "%icmp_ln1217 = icmp_ne  i8 %colorFormatLocal, i8 0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1217]   --->   Operation 115 'icmp' 'icmp_ln1217' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%store_ln518 = store i16 %rampVal_1_load, i16 %rampVal_3_loc_0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 116 'store' 'store_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%store_ln518 = store i16 %zext_ln1212, i16 %rampVal_loc_0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 117 'store' 'store_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln518 = store i8 %hBarSel_2_load, i8 %hBarSel_4_loc_0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 118 'store' 'store_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%store_ln518 = store i16 %zonePlateVAddr_load, i16 %zonePlateVAddr_loc_0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 119 'store' 'store_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%store_ln518 = store i8 %zext_ln1367, i8 %vBarSel_loc_0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 120 'store' 'store_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%store_ln518 = store i8 %zext_ln1493, i8 %hBarSel_loc_0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 121 'store' 'store_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln518 = store i16 %hdata_load, i16 %hdata_loc_0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 122 'store' 'store_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%store_ln518 = store i8 %vBarSel_2_load, i8 %vBarSel_2_loc_0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 123 'store' 'store_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%store_ln518 = store i8 %zext_ln1610, i8 %hBarSel_3_loc_0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 124 'store' 'store_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%store_ln518 = store i16 %rampVal_2_load, i16 %rampVal_2_loc_0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 125 'store' 'store_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%store_ln518 = store i8 %zext_ln1730, i8 %vBarSel_3_loc_0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 126 'store' 'store_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%store_ln518 = store i8 %zext_ln518, i8 %hBarSel_5_loc_0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 127 'store' 'store_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.48ns)   --->   "%store_ln518 = store i16 0, i16 %y" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 128 'store' 'store_ln518' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 129 [1/1] (0.48ns)   --->   "%br_ln518 = br void %VITIS_LOOP_520_2" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 129 'br' 'br_ln518' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.50>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%rampVal_3_flag_0 = phi i1 0, void %entry, i1 %rampVal_3_flag_1_loc_load, void %VITIS_LOOP_520_2.split"   --->   Operation 130 'phi' 'rampVal_3_flag_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%hdata_flag_0 = phi i1 0, void %entry, i1 %hdata_flag_1_loc_load, void %VITIS_LOOP_520_2.split"   --->   Operation 131 'phi' 'hdata_flag_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%rampVal_2_flag_0 = phi i1 0, void %entry, i1 %rampVal_2_flag_1_loc_load, void %VITIS_LOOP_520_2.split"   --->   Operation 132 'phi' 'rampVal_2_flag_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%y_3 = load i16 %y" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:691]   --->   Operation 133 'load' 'y_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln518 = trunc i16 %y_3" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 134 'trunc' 'trunc_ln518' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.86ns)   --->   "%icmp_ln518 = icmp_eq  i16 %y_3, i16 %loopHeight" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 135 'icmp' 'icmp_ln518' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 0"   --->   Operation 136 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (1.01ns)   --->   "%add_ln518 = add i16 %y_3, i16 1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 137 'add' 'add_ln518' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln518 = br i1 %icmp_ln518, void %VITIS_LOOP_520_2.split, void %for.end105.loopexit" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 138 'br' 'br_ln518' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%outpix_val_V_6_load = load i8 %outpix_val_V_6"   --->   Operation 139 'load' 'outpix_val_V_6_load' <Predicate = (!icmp_ln518)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%outpix_val_V_7_load = load i8 %outpix_val_V_7"   --->   Operation 140 'load' 'outpix_val_V_7_load' <Predicate = (!icmp_ln518)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%outpix_val_V_8_load = load i8 %outpix_val_V_8"   --->   Operation 141 'load' 'outpix_val_V_8_load' <Predicate = (!icmp_ln518)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.86ns)   --->   "%ult = icmp_ult  i16 %y_3, i16 %passthruEndY_read" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:691]   --->   Operation 142 'icmp' 'ult' <Predicate = (!icmp_ln518)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.86ns)   --->   "%icmp_ln691 = icmp_ult  i16 %y_3, i16 %passthruStartY_read" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:691]   --->   Operation 143 'icmp' 'icmp_ln691' <Predicate = (!icmp_ln518)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln1404 = zext i16 %y_3" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1404]   --->   Operation 144 'zext' 'zext_ln1404' <Predicate = (!icmp_ln518)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.88ns)   --->   "%icmp_ln1404_1 = icmp_eq  i17 %add_ln1404, i17 %zext_ln1404" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1404]   --->   Operation 145 'icmp' 'icmp_ln1404_1' <Predicate = (!icmp_ln518)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%empty_82 = wait i32 @_ssdm_op_Wait"   --->   Operation 146 'wait' 'empty_82' <Predicate = (!icmp_ln518)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.48ns)   --->   "%store_ln518 = store i16 %add_ln518, i16 %y" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 147 'store' 'store_ln518' <Predicate = (!icmp_ln518)> <Delay = 0.48>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%motionSpeed_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %motionSpeed" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:705]   --->   Operation 148 'read' 'motionSpeed_read' <Predicate = (icmp_ln518)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.90ns)   --->   "%add_ln705 = add i8 %motionSpeed_read, i8 %rampStart_load" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:705]   --->   Operation 149 'add' 'add_ln705' <Predicate = (icmp_ln518)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%store_ln705 = store i8 %add_ln705, i8 %rampStart" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:705]   --->   Operation 150 'store' 'store_ln705' <Predicate = (icmp_ln518)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %rampVal_2_flag_0, void %for.end105.loopexit.new13, void %mergeST12"   --->   Operation 151 'br' 'br_ln0' <Predicate = (icmp_ln518)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%rampVal_2_new_0_load = load i16 %rampVal_2_new_0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1585]   --->   Operation 152 'load' 'rampVal_2_new_0_load' <Predicate = (icmp_ln518 & rampVal_2_flag_0)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%store_ln1585 = store i16 %rampVal_2_new_0_load, i16 %rampVal_2" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1585]   --->   Operation 153 'store' 'store_ln1585' <Predicate = (icmp_ln518 & rampVal_2_flag_0)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end105.loopexit.new13"   --->   Operation 154 'br' 'br_ln0' <Predicate = (icmp_ln518 & rampVal_2_flag_0)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %hdata_flag_0, void %for.end105.loopexit.new11, void %mergeST10"   --->   Operation 155 'br' 'br_ln0' <Predicate = (icmp_ln518)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%hdata_new_0_load = load i16 %hdata_new_0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1488]   --->   Operation 156 'load' 'hdata_new_0_load' <Predicate = (icmp_ln518 & hdata_flag_0)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%store_ln1488 = store i16 %hdata_new_0_load, i16 %hdata" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1488]   --->   Operation 157 'store' 'store_ln1488' <Predicate = (icmp_ln518 & hdata_flag_0)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end105.loopexit.new11"   --->   Operation 158 'br' 'br_ln0' <Predicate = (icmp_ln518 & hdata_flag_0)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %rampVal_3_flag_0, void %for.end105.loopexit.new, void %mergeST"   --->   Operation 159 'br' 'br_ln0' <Predicate = (icmp_ln518)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%rampVal_3_new_0_load = load i16 %rampVal_3_new_0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1028]   --->   Operation 160 'load' 'rampVal_3_new_0_load' <Predicate = (icmp_ln518 & rampVal_3_flag_0)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%store_ln1028 = store i16 %rampVal_3_new_0_load, i16 %rampVal_1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1028]   --->   Operation 161 'store' 'store_ln1028' <Predicate = (icmp_ln518 & rampVal_3_flag_0)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end105.loopexit.new"   --->   Operation 162 'br' 'br_ln0' <Predicate = (icmp_ln518 & rampVal_3_flag_0)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%ret_ln706 = ret" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:706]   --->   Operation 163 'ret' 'ret_ln706' <Predicate = (icmp_ln518)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.33>
ST_3 : Operation 164 [1/1] (0.33ns)   --->   "%rev357 = xor i1 %ult, i1 1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:691]   --->   Operation 164 'xor' 'rev357' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.86ns)   --->   "%cmp12_i = icmp_ne  i16 %y_3, i16 0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:691]   --->   Operation 165 'icmp' 'cmp12_i' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%Sel = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %y_3, i32 6, i32 7" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:691]   --->   Operation 166 'partselect' 'Sel' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.33ns)   --->   "%xor_ln691 = xor i1 %icmp_ln691, i1 1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:691]   --->   Operation 167 'xor' 'xor_ln691' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.86ns)   --->   "%icmp_ln1404 = icmp_eq  i16 %y_3, i16 0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1404]   --->   Operation 168 'icmp' 'icmp_ln1404' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.90ns)   --->   "%add_ln1488 = add i8 %rampStart_load, i8 %trunc_ln518" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1488]   --->   Operation 169 'add' 'add_ln1488' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.51ns)   --->   "%icmp_ln1592 = icmp_eq  i2 %Sel, i2 1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1592]   --->   Operation 170 'icmp' 'icmp_ln1592' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.51ns)   --->   "%icmp_ln1592_1 = icmp_eq  i2 %Sel, i2 2" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1592]   --->   Operation 171 'icmp' 'icmp_ln1592_1' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.33ns)   --->   "%or_ln1592 = or i1 %icmp_ln1592, i1 %icmp_ln1592_1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1592]   --->   Operation 172 'or' 'or_ln1592' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.51ns)   --->   "%icmp_ln1592_2 = icmp_eq  i2 %Sel, i2 0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1592]   --->   Operation 173 'icmp' 'icmp_ln1592_2' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.33ns)   --->   "%or_ln1592_1 = or i1 %icmp_ln1592_2, i1 %icmp_ln1592_1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1592]   --->   Operation 174 'or' 'or_ln1592_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.33ns)   --->   "%or_ln1592_2 = or i1 %icmp_ln1592_2, i1 %icmp_ln1592" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1592]   --->   Operation 175 'or' 'or_ln1592_2' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [2/2] (1.42ns)   --->   "%call_ln506 = call void @tpgBackground_Pipeline_VITIS_LOOP_520_2, i1 %rampVal_3_flag_0, i1 %hdata_flag_0, i1 %rampVal_2_flag_0, i8 %outpix_val_V_8_load, i8 %outpix_val_V_7_load, i8 %outpix_val_V_6_load, i16 %loopWidth, i24 %bckgndYUV, i8 %pix_val_V_14, i8 %pix_val_V, i8 %outpix_val_V_3, i5 %select_ln507, i1 %outpix_val_V_1, i8 %select_ln214, i3 %select_ln507_1_cast_cast, i8 %outpix_val_V_2, i8 %outpix_val_V, i8 %rampStart_load, i1 %cmp8, i8 %bckgndId_read, i16 %ZplateHorContStart_read, i24 %srcYUV, i1 %cmp2_i381, i8 %rampStart_load, i16 %y_3, i8 %colorFormatLocal, i1 %cmp141_i, i1 %icmp_ln1217, i11 %barWidth, i11 %barWidth, i16 %shl_ln, i16 %ZplateHorContDelta_read, i16 %ZplateVerContStart_read, i1 %cmp12_i, i16 %ZplateVerContDelta_read, i11 %sub_i_i_i, i10 %barWidthMinSamples, i1 %icmp_ln1404_1, i1 %icmp_ln1404, i17 %sub40_i, i8 %add_ln1488, i1 %icmp, i1 %or_ln1592, i1 %or_ln1592_1, i1 %or_ln1592_2, i1 %cmp59_i, i1 %cmp126_i, i16 %passthruStartX_read, i16 %passthruEndX_read, i1 %xor_ln691, i1 %rev357, i1 %rampVal_3_flag_1_loc, i16 %rampVal_3_new_0, i16 %rampVal_3_loc_0, i16 %rampVal_loc_0, i8 %hBarSel_4_loc_0, i16 %zonePlateVAddr_loc_0, i8 %vBarSel_loc_0, i8 %hBarSel_loc_0, i1 %hdata_flag_1_loc, i16 %hdata_new_0, i16 %hdata_loc_0, i8 %vBarSel_2_loc_0, i8 %hBarSel_3_loc_0, i1 %rampVal_2_flag_1_loc, i16 %rampVal_2_new_0, i16 %rampVal_2_loc_0, i8 %vBarSel_3_loc_0, i8 %hBarSel_5_loc_0, i8 %outpix_val_V_8, i8 %outpix_val_V_7, i8 %outpix_val_V_6, i8 %p_0_2_0_0_0133364_lcssa373, i8 %p_0_1_0_0_0131362_lcssa370, i8 %p_0_0_0_0_0129360_lcssa367, i8 %rampVal, i8 %redYuv, i8 %grnYuv, i8 %bluYuv, i8 %blkYuv, i8 %whiYuv, i2 %tpgBarSelRgb_r, i8 %tpgBarSelYuv_y, i2 %tpgBarSelRgb_g, i8 %tpgBarSelYuv_u, i8 %tpgBarSelYuv_v, i8 %hBarSel_2, i11 %xBar_V, i32 %s, i2 %tpgBarSelRgb_b, i20 %tpgSinTableArray, i16 %zonePlateVAddr, i16 %zonePlateVDelta, i3 %tpgTartanBarArray, i3 %hBarSel, i10 %xCount_V, i10 %yCount_V, i3 %vBarSel, i10 %xCount_V_2, i1 %vHatch, i10 %yCount_V_2, i8 %whiYuv_1, i8 %blkYuv_1, i8 %tpgSinTableArray_9bit_0, i8 %tpgSinTableArray_9bit_1, i9 %tpgSinTableArray_9bit_2, i8 %tpgSinTableArray_9bit_3, i8 %tpgSinTableArray_9bit_4, i2 %tpgCheckerBoardArray, i3 %hBarSel_3, i10 %xCount_V_3, i10 %yCount_V_3, i8 %vBarSel_2, i28 %rSerie_V, i28 %gSerie_V, i28 %bSerie_V, i2 %DPtpgBarSelRgb_VESA_r, i2 %DPtpgBarSelRgb_VESA_g, i2 %DPtpgBarSelRgb_VESA_b, i3 %DPtpgBarArray, i3 %hBarSel_1, i10 %xCount_V_1, i6 %yCount_V_1, i1 %vBarSel_1, i6 %DPtpgBarSelRgb_CEA_r, i6 %DPtpgBarSelRgb_CEA_g, i6 %DPtpgBarSelRgb_CEA_b, i8 %DPtpgBarSelYuv_601_y, i8 %DPtpgBarSelYuv_601_v, i8 %DPtpgBarSelYuv_601_u, i8 %DPtpgBarSelYuv_709_y, i8 %DPtpgBarSelYuv_709_v, i8 %DPtpgBarSelYuv_709_u" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:506]   --->   Operation 176 'call' 'call_ln506' <Predicate = true> <Delay = 1.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 177 [1/2] (0.00ns)   --->   "%call_ln506 = call void @tpgBackground_Pipeline_VITIS_LOOP_520_2, i1 %rampVal_3_flag_0, i1 %hdata_flag_0, i1 %rampVal_2_flag_0, i8 %outpix_val_V_8_load, i8 %outpix_val_V_7_load, i8 %outpix_val_V_6_load, i16 %loopWidth, i24 %bckgndYUV, i8 %pix_val_V_14, i8 %pix_val_V, i8 %outpix_val_V_3, i5 %select_ln507, i1 %outpix_val_V_1, i8 %select_ln214, i3 %select_ln507_1_cast_cast, i8 %outpix_val_V_2, i8 %outpix_val_V, i8 %rampStart_load, i1 %cmp8, i8 %bckgndId_read, i16 %ZplateHorContStart_read, i24 %srcYUV, i1 %cmp2_i381, i8 %rampStart_load, i16 %y_3, i8 %colorFormatLocal, i1 %cmp141_i, i1 %icmp_ln1217, i11 %barWidth, i11 %barWidth, i16 %shl_ln, i16 %ZplateHorContDelta_read, i16 %ZplateVerContStart_read, i1 %cmp12_i, i16 %ZplateVerContDelta_read, i11 %sub_i_i_i, i10 %barWidthMinSamples, i1 %icmp_ln1404_1, i1 %icmp_ln1404, i17 %sub40_i, i8 %add_ln1488, i1 %icmp, i1 %or_ln1592, i1 %or_ln1592_1, i1 %or_ln1592_2, i1 %cmp59_i, i1 %cmp126_i, i16 %passthruStartX_read, i16 %passthruEndX_read, i1 %xor_ln691, i1 %rev357, i1 %rampVal_3_flag_1_loc, i16 %rampVal_3_new_0, i16 %rampVal_3_loc_0, i16 %rampVal_loc_0, i8 %hBarSel_4_loc_0, i16 %zonePlateVAddr_loc_0, i8 %vBarSel_loc_0, i8 %hBarSel_loc_0, i1 %hdata_flag_1_loc, i16 %hdata_new_0, i16 %hdata_loc_0, i8 %vBarSel_2_loc_0, i8 %hBarSel_3_loc_0, i1 %rampVal_2_flag_1_loc, i16 %rampVal_2_new_0, i16 %rampVal_2_loc_0, i8 %vBarSel_3_loc_0, i8 %hBarSel_5_loc_0, i8 %outpix_val_V_8, i8 %outpix_val_V_7, i8 %outpix_val_V_6, i8 %p_0_2_0_0_0133364_lcssa373, i8 %p_0_1_0_0_0131362_lcssa370, i8 %p_0_0_0_0_0129360_lcssa367, i8 %rampVal, i8 %redYuv, i8 %grnYuv, i8 %bluYuv, i8 %blkYuv, i8 %whiYuv, i2 %tpgBarSelRgb_r, i8 %tpgBarSelYuv_y, i2 %tpgBarSelRgb_g, i8 %tpgBarSelYuv_u, i8 %tpgBarSelYuv_v, i8 %hBarSel_2, i11 %xBar_V, i32 %s, i2 %tpgBarSelRgb_b, i20 %tpgSinTableArray, i16 %zonePlateVAddr, i16 %zonePlateVDelta, i3 %tpgTartanBarArray, i3 %hBarSel, i10 %xCount_V, i10 %yCount_V, i3 %vBarSel, i10 %xCount_V_2, i1 %vHatch, i10 %yCount_V_2, i8 %whiYuv_1, i8 %blkYuv_1, i8 %tpgSinTableArray_9bit_0, i8 %tpgSinTableArray_9bit_1, i9 %tpgSinTableArray_9bit_2, i8 %tpgSinTableArray_9bit_3, i8 %tpgSinTableArray_9bit_4, i2 %tpgCheckerBoardArray, i3 %hBarSel_3, i10 %xCount_V_3, i10 %yCount_V_3, i8 %vBarSel_2, i28 %rSerie_V, i28 %gSerie_V, i28 %bSerie_V, i2 %DPtpgBarSelRgb_VESA_r, i2 %DPtpgBarSelRgb_VESA_g, i2 %DPtpgBarSelRgb_VESA_b, i3 %DPtpgBarArray, i3 %hBarSel_1, i10 %xCount_V_1, i6 %yCount_V_1, i1 %vBarSel_1, i6 %DPtpgBarSelRgb_CEA_r, i6 %DPtpgBarSelRgb_CEA_g, i6 %DPtpgBarSelRgb_CEA_b, i8 %DPtpgBarSelYuv_601_y, i8 %DPtpgBarSelYuv_601_v, i8 %DPtpgBarSelYuv_601_u, i8 %DPtpgBarSelYuv_709_y, i8 %DPtpgBarSelYuv_709_v, i8 %DPtpgBarSelYuv_709_u" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:506]   --->   Operation 177 'call' 'call_ln506' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%specloopname_ln507 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:507]   --->   Operation 178 'specloopname' 'specloopname_ln507' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%rampVal_3_flag_1_loc_load = load i1 %rampVal_3_flag_1_loc"   --->   Operation 179 'load' 'rampVal_3_flag_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%hdata_flag_1_loc_load = load i1 %hdata_flag_1_loc"   --->   Operation 180 'load' 'hdata_flag_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%rampVal_2_flag_1_loc_load = load i1 %rampVal_2_flag_1_loc"   --->   Operation 181 'load' 'rampVal_2_flag_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln518 = br void %VITIS_LOOP_520_2" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 182 'br' 'br_ln518' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ srcYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ passthruStartX]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ passthruStartY]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ passthruEndX]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ passthruEndY]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ enableInput]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ bckgndId]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ ZplateHorContStart]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ ZplateHorContDelta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ ZplateVerContStart]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ ZplateVerContDelta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ dpDynamicRange]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ dpYUVCoef]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ motionSpeed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ colorFormat]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ bckgndYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rampStart]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rampVal_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rampVal]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ hBarSel_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ zonePlateVAddr]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ vBarSel]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ hBarSel]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ hdata]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ vBarSel_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ hBarSel_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rampVal_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ vBarSel_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ hBarSel_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ redYuv]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ grnYuv]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bluYuv]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ blkYuv]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ whiYuv]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelRgb_r]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelYuv_y]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelRgb_g]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelYuv_u]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelYuv_v]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ xBar_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ s]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tpgBarSelRgb_b]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgSinTableArray]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ zonePlateVDelta]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ tpgTartanBarArray]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ xCount_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ yCount_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ xCount_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ vHatch]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ yCount_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ whiYuv_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ blkYuv_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgSinTableArray_9bit_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[111]; IO mode=ap_memory:ce=0
Port [ tpgSinTableArray_9bit_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[111]; IO mode=ap_memory:ce=0
Port [ tpgSinTableArray_9bit_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[111]; IO mode=ap_memory:ce=0
Port [ tpgSinTableArray_9bit_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[111]; IO mode=ap_memory:ce=0
Port [ tpgSinTableArray_9bit_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[111]; IO mode=ap_memory:ce=0
Port [ tpgCheckerBoardArray]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ xCount_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ yCount_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ rSerie_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ gSerie_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ bSerie_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ DPtpgBarSelRgb_VESA_r]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelRgb_VESA_g]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelRgb_VESA_b]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarArray]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ xCount_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ yCount_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ DPtpgBarSelRgb_CEA_r]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelRgb_CEA_g]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelRgb_CEA_b]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_601_y]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_601_v]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_601_u]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_709_y]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_709_v]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_709_u]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_0_0_0_0_0129360_lcssa367 (alloca           ) [ 001111]
p_0_1_0_0_0131362_lcssa370 (alloca           ) [ 001111]
p_0_2_0_0_0133364_lcssa373 (alloca           ) [ 001111]
y                          (alloca           ) [ 011111]
outpix_val_V_6             (alloca           ) [ 001111]
outpix_val_V_7             (alloca           ) [ 001111]
outpix_val_V_8             (alloca           ) [ 001111]
hBarSel_5_loc_0            (alloca           ) [ 011111]
vBarSel_3_loc_0            (alloca           ) [ 011111]
rampVal_2_loc_0            (alloca           ) [ 011111]
rampVal_2_new_0            (alloca           ) [ 001111]
hBarSel_3_loc_0            (alloca           ) [ 011111]
vBarSel_2_loc_0            (alloca           ) [ 011111]
hdata_loc_0                (alloca           ) [ 011111]
hdata_new_0                (alloca           ) [ 001111]
hBarSel_loc_0              (alloca           ) [ 011111]
vBarSel_loc_0              (alloca           ) [ 011111]
zonePlateVAddr_loc_0       (alloca           ) [ 011111]
hBarSel_4_loc_0            (alloca           ) [ 011111]
rampVal_loc_0              (alloca           ) [ 011111]
rampVal_3_loc_0            (alloca           ) [ 011111]
rampVal_3_new_0            (alloca           ) [ 001111]
rampVal_2_flag_1_loc       (alloca           ) [ 001111]
hdata_flag_1_loc           (alloca           ) [ 001111]
rampVal_3_flag_1_loc       (alloca           ) [ 001111]
specstablecontent_ln0      (specstablecontent) [ 000000]
specstablecontent_ln0      (specstablecontent) [ 000000]
specstablecontent_ln0      (specstablecontent) [ 000000]
specstablecontent_ln0      (specstablecontent) [ 000000]
specstablecontent_ln0      (specstablecontent) [ 000000]
specstablecontent_ln0      (specstablecontent) [ 000000]
specstablecontent_ln0      (specstablecontent) [ 000000]
specstablecontent_ln0      (specstablecontent) [ 000000]
specstablecontent_ln0      (specstablecontent) [ 000000]
specstablecontent_ln0      (specstablecontent) [ 000000]
specstablecontent_ln0      (specstablecontent) [ 000000]
specstablecontent_ln0      (specstablecontent) [ 000000]
specstablecontent_ln0      (specstablecontent) [ 000000]
specstablecontent_ln0      (specstablecontent) [ 000000]
specstablecontent_ln0      (specstablecontent) [ 000000]
specstablecontent_ln0      (specstablecontent) [ 000000]
specinterface_ln0          (specinterface    ) [ 000000]
specinterface_ln0          (specinterface    ) [ 000000]
loopHeight                 (read             ) [ 001111]
loopWidth                  (read             ) [ 001111]
colorFormatLocal           (read             ) [ 001111]
enableInput_read           (read             ) [ 000000]
cmp8                       (icmp             ) [ 001111]
bckgndId_read              (read             ) [ 001111]
ZplateHorContStart_read    (read             ) [ 001111]
ZplateHorContDelta_read    (read             ) [ 001111]
ZplateVerContStart_read    (read             ) [ 001111]
ZplateVerContDelta_read    (read             ) [ 001111]
dpDynamicRange_read        (read             ) [ 000000]
dpYUVCoef_read             (read             ) [ 000000]
passthruStartX_read        (read             ) [ 001111]
passthruStartY_read        (read             ) [ 001111]
passthruEndX_read          (read             ) [ 001111]
passthruEndY_read          (read             ) [ 001111]
cmp2_i381                  (icmp             ) [ 001111]
outpix_val_V               (select           ) [ 001111]
outpix_val_V_1             (xor              ) [ 001111]
outpix_val_V_2             (select           ) [ 001111]
select_ln507               (select           ) [ 001111]
select_ln507_1_cast_cast   (select           ) [ 001111]
outpix_val_V_3             (select           ) [ 001111]
pix_val_V                  (select           ) [ 001111]
pix_val_V_14               (select           ) [ 001111]
loopWidth_cast15           (zext             ) [ 000000]
empty                      (trunc            ) [ 000000]
add2_i                     (add              ) [ 000000]
p_cast                     (partselect       ) [ 000000]
barWidthMinSamples         (add              ) [ 001111]
loopHeight_cast16          (zext             ) [ 000000]
empty_81                   (trunc            ) [ 000000]
add5_i                     (add              ) [ 000000]
tmp_23                     (partselect       ) [ 000000]
icmp                       (icmp             ) [ 001111]
add_i                      (add              ) [ 000000]
barWidth                   (partselect       ) [ 001111]
tmp                        (partselect       ) [ 000000]
barHeight_cast_cast        (zext             ) [ 000000]
sub_i_i_i                  (add              ) [ 001111]
sub40_i                    (add              ) [ 001111]
add_ln1404                 (add              ) [ 001111]
cmp59_i                    (icmp             ) [ 001111]
cmp126_i                   (icmp             ) [ 001111]
cmp141_i                   (icmp             ) [ 001111]
rampStart_load             (load             ) [ 001111]
rampVal_1_load             (load             ) [ 000000]
rampVal_load               (load             ) [ 000000]
zext_ln1212                (zext             ) [ 000000]
hBarSel_2_load             (load             ) [ 000000]
zonePlateVAddr_load        (load             ) [ 000000]
vBarSel_load               (load             ) [ 000000]
zext_ln1367                (zext             ) [ 000000]
hBarSel_load               (load             ) [ 000000]
zext_ln1493                (zext             ) [ 000000]
hdata_load                 (load             ) [ 000000]
vBarSel_2_load             (load             ) [ 000000]
hBarSel_3_load             (load             ) [ 000000]
zext_ln1610                (zext             ) [ 000000]
rampVal_2_load             (load             ) [ 000000]
vBarSel_1_load             (load             ) [ 000000]
zext_ln1730                (zext             ) [ 000000]
hBarSel_1_load             (load             ) [ 000000]
zext_ln518                 (zext             ) [ 000000]
select_ln214               (select           ) [ 001111]
shl_ln                     (bitconcatenate   ) [ 001111]
icmp_ln1217                (icmp             ) [ 001111]
store_ln518                (store            ) [ 000000]
store_ln518                (store            ) [ 000000]
store_ln518                (store            ) [ 000000]
store_ln518                (store            ) [ 000000]
store_ln518                (store            ) [ 000000]
store_ln518                (store            ) [ 000000]
store_ln518                (store            ) [ 000000]
store_ln518                (store            ) [ 000000]
store_ln518                (store            ) [ 000000]
store_ln518                (store            ) [ 000000]
store_ln518                (store            ) [ 000000]
store_ln518                (store            ) [ 000000]
store_ln518                (store            ) [ 000000]
br_ln518                   (br               ) [ 011111]
rampVal_3_flag_0           (phi              ) [ 001110]
hdata_flag_0               (phi              ) [ 001110]
rampVal_2_flag_0           (phi              ) [ 001110]
y_3                        (load             ) [ 000110]
trunc_ln518                (trunc            ) [ 000100]
icmp_ln518                 (icmp             ) [ 001111]
speclooptripcount_ln0      (speclooptripcount) [ 000000]
add_ln518                  (add              ) [ 000000]
br_ln518                   (br               ) [ 000000]
outpix_val_V_6_load        (load             ) [ 000110]
outpix_val_V_7_load        (load             ) [ 000110]
outpix_val_V_8_load        (load             ) [ 000110]
ult                        (icmp             ) [ 000100]
icmp_ln691                 (icmp             ) [ 000100]
zext_ln1404                (zext             ) [ 000000]
icmp_ln1404_1              (icmp             ) [ 000110]
empty_82                   (wait             ) [ 000000]
store_ln518                (store            ) [ 000000]
motionSpeed_read           (read             ) [ 000000]
add_ln705                  (add              ) [ 000000]
store_ln705                (store            ) [ 000000]
br_ln0                     (br               ) [ 000000]
rampVal_2_new_0_load       (load             ) [ 000000]
store_ln1585               (store            ) [ 000000]
br_ln0                     (br               ) [ 000000]
br_ln0                     (br               ) [ 000000]
hdata_new_0_load           (load             ) [ 000000]
store_ln1488               (store            ) [ 000000]
br_ln0                     (br               ) [ 000000]
br_ln0                     (br               ) [ 000000]
rampVal_3_new_0_load       (load             ) [ 000000]
store_ln1028               (store            ) [ 000000]
br_ln0                     (br               ) [ 000000]
ret_ln706                  (ret              ) [ 000000]
rev357                     (xor              ) [ 000010]
cmp12_i                    (icmp             ) [ 000010]
Sel                        (partselect       ) [ 000000]
xor_ln691                  (xor              ) [ 000010]
icmp_ln1404                (icmp             ) [ 000010]
add_ln1488                 (add              ) [ 000010]
icmp_ln1592                (icmp             ) [ 000000]
icmp_ln1592_1              (icmp             ) [ 000000]
or_ln1592                  (or               ) [ 000010]
icmp_ln1592_2              (icmp             ) [ 000000]
or_ln1592_1                (or               ) [ 000010]
or_ln1592_2                (or               ) [ 000010]
call_ln506                 (call             ) [ 000000]
specloopname_ln507         (specloopname     ) [ 000000]
rampVal_3_flag_1_loc_load  (load             ) [ 011111]
hdata_flag_1_loc_load      (load             ) [ 011111]
rampVal_2_flag_1_loc_load  (load             ) [ 011111]
br_ln518                   (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="srcYUV">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcYUV"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="width">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="passthruStartX">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="passthruStartX"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="passthruStartY">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="passthruStartY"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="passthruEndX">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="passthruEndX"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="passthruEndY">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="passthruEndY"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="enableInput">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="enableInput"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="bckgndId">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bckgndId"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ZplateHorContStart">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZplateHorContStart"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ZplateHorContDelta">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZplateHorContDelta"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ZplateVerContStart">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZplateVerContStart"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ZplateVerContDelta">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZplateVerContDelta"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dpDynamicRange">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpDynamicRange"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dpYUVCoef">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpYUVCoef"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="motionSpeed">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="motionSpeed"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="colorFormat">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colorFormat"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="bckgndYUV">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bckgndYUV"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="rampStart">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rampStart"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="rampVal_1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rampVal_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="rampVal">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rampVal"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="hBarSel_2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hBarSel_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="zonePlateVAddr">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zonePlateVAddr"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="vBarSel">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vBarSel"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="hBarSel">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hBarSel"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="hdata">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hdata"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="vBarSel_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vBarSel_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="hBarSel_3">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hBarSel_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="rampVal_2">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rampVal_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="vBarSel_1">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vBarSel_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="hBarSel_1">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hBarSel_1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="redYuv">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="redYuv"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="grnYuv">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grnYuv"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="bluYuv">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bluYuv"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="blkYuv">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blkYuv"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="whiYuv">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="whiYuv"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="tpgBarSelRgb_r">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelRgb_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="tpgBarSelYuv_y">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelYuv_y"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="tpgBarSelRgb_g">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelRgb_g"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="tpgBarSelYuv_u">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelYuv_u"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="tpgBarSelYuv_v">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelYuv_v"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="xBar_V">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xBar_V"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="s">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="tpgBarSelRgb_b">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelRgb_b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="tpgSinTableArray">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgSinTableArray"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="zonePlateVDelta">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zonePlateVDelta"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="tpgTartanBarArray">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgTartanBarArray"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="xCount_V">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xCount_V"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="yCount_V">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yCount_V"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="xCount_V_2">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xCount_V_2"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="vHatch">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vHatch"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="yCount_V_2">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yCount_V_2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="whiYuv_1">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="whiYuv_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="blkYuv_1">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blkYuv_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="tpgSinTableArray_9bit_0">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgSinTableArray_9bit_0"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="tpgSinTableArray_9bit_1">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgSinTableArray_9bit_1"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="tpgSinTableArray_9bit_2">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgSinTableArray_9bit_2"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="tpgSinTableArray_9bit_3">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgSinTableArray_9bit_3"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="tpgSinTableArray_9bit_4">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgSinTableArray_9bit_4"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="tpgCheckerBoardArray">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgCheckerBoardArray"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="xCount_V_3">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xCount_V_3"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="yCount_V_3">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yCount_V_3"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="rSerie_V">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rSerie_V"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="gSerie_V">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gSerie_V"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="bSerie_V">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bSerie_V"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="DPtpgBarSelRgb_VESA_r">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="DPtpgBarSelRgb_VESA_g">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_g"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="DPtpgBarSelRgb_VESA_b">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="DPtpgBarArray">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarArray"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="xCount_V_1">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xCount_V_1"/></StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="yCount_V_1">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yCount_V_1"/></StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="DPtpgBarSelRgb_CEA_r">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="DPtpgBarSelRgb_CEA_g">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_g"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="DPtpgBarSelRgb_CEA_b">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="DPtpgBarSelYuv_601_y">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_601_y"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="DPtpgBarSelYuv_601_v">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_601_v"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="DPtpgBarSelYuv_601_u">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_601_u"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="DPtpgBarSelYuv_709_y">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_709_y"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="DPtpgBarSelYuv_709_v">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_709_v"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="DPtpgBarSelYuv_709_u">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_709_u"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBackground_Pipeline_VITIS_LOOP_520_2"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="264" class="1004" name="p_0_0_0_0_0129360_lcssa367_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0_0_0129360_lcssa367/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="p_0_1_0_0_0131362_lcssa370_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_1_0_0_0131362_lcssa370/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_0_2_0_0_0133364_lcssa373_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_2_0_0_0133364_lcssa373/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="y_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="outpix_val_V_6_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outpix_val_V_6/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="outpix_val_V_7_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outpix_val_V_7/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="outpix_val_V_8_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outpix_val_V_8/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="hBarSel_5_loc_0_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hBarSel_5_loc_0/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="vBarSel_3_loc_0_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vBarSel_3_loc_0/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="rampVal_2_loc_0_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rampVal_2_loc_0/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="rampVal_2_new_0_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rampVal_2_new_0/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="hBarSel_3_loc_0_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hBarSel_3_loc_0/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="vBarSel_2_loc_0_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vBarSel_2_loc_0/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="hdata_loc_0_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hdata_loc_0/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="hdata_new_0_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hdata_new_0/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="hBarSel_loc_0_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hBarSel_loc_0/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="vBarSel_loc_0_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vBarSel_loc_0/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zonePlateVAddr_loc_0_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="zonePlateVAddr_loc_0/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="hBarSel_4_loc_0_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hBarSel_4_loc_0/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="rampVal_loc_0_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rampVal_loc_0/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="rampVal_3_loc_0_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rampVal_3_loc_0/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="rampVal_3_new_0_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rampVal_3_new_0/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="rampVal_2_flag_1_loc_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rampVal_2_flag_1_loc/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="hdata_flag_1_loc_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hdata_flag_1_loc/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="rampVal_3_flag_1_loc_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rampVal_3_flag_1_loc/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="loopHeight_read_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="0"/>
<pin id="366" dir="0" index="1" bw="16" slack="0"/>
<pin id="367" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopHeight/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="loopWidth_read_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="16" slack="0"/>
<pin id="372" dir="0" index="1" bw="16" slack="0"/>
<pin id="373" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopWidth/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="colorFormatLocal_read_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="0" index="1" bw="8" slack="0"/>
<pin id="379" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="colorFormatLocal/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="enableInput_read_read_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="0"/>
<pin id="384" dir="0" index="1" bw="8" slack="0"/>
<pin id="385" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="enableInput_read/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="bckgndId_read_read_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="0"/>
<pin id="390" dir="0" index="1" bw="8" slack="0"/>
<pin id="391" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bckgndId_read/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="ZplateHorContStart_read_read_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="16" slack="0"/>
<pin id="396" dir="0" index="1" bw="16" slack="0"/>
<pin id="397" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ZplateHorContStart_read/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="ZplateHorContDelta_read_read_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="16" slack="0"/>
<pin id="402" dir="0" index="1" bw="16" slack="0"/>
<pin id="403" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ZplateHorContDelta_read/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="ZplateVerContStart_read_read_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="16" slack="0"/>
<pin id="408" dir="0" index="1" bw="16" slack="0"/>
<pin id="409" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ZplateVerContStart_read/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="ZplateVerContDelta_read_read_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="16" slack="0"/>
<pin id="414" dir="0" index="1" bw="16" slack="0"/>
<pin id="415" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ZplateVerContDelta_read/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="dpDynamicRange_read_read_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="0"/>
<pin id="420" dir="0" index="1" bw="8" slack="0"/>
<pin id="421" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dpDynamicRange_read/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="dpYUVCoef_read_read_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="0"/>
<pin id="426" dir="0" index="1" bw="8" slack="0"/>
<pin id="427" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dpYUVCoef_read/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="passthruStartX_read_read_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="16" slack="0"/>
<pin id="432" dir="0" index="1" bw="16" slack="0"/>
<pin id="433" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="passthruStartX_read/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="passthruStartY_read_read_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="16" slack="0"/>
<pin id="438" dir="0" index="1" bw="16" slack="0"/>
<pin id="439" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="passthruStartY_read/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="passthruEndX_read_read_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="16" slack="0"/>
<pin id="444" dir="0" index="1" bw="16" slack="0"/>
<pin id="445" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="passthruEndX_read/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="passthruEndY_read_read_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="16" slack="0"/>
<pin id="450" dir="0" index="1" bw="16" slack="0"/>
<pin id="451" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="passthruEndY_read/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="motionSpeed_read_read_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="0" index="1" bw="8" slack="0"/>
<pin id="457" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="motionSpeed_read/2 "/>
</bind>
</comp>

<comp id="460" class="1005" name="rampVal_3_flag_0_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="1"/>
<pin id="462" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rampVal_3_flag_0 (phireg) "/>
</bind>
</comp>

<comp id="464" class="1004" name="rampVal_3_flag_0_phi_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="1"/>
<pin id="466" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="467" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="468" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="469" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rampVal_3_flag_0/2 "/>
</bind>
</comp>

<comp id="472" class="1005" name="hdata_flag_0_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="1"/>
<pin id="474" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="hdata_flag_0 (phireg) "/>
</bind>
</comp>

<comp id="476" class="1004" name="hdata_flag_0_phi_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="1"/>
<pin id="478" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="479" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="480" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="481" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="hdata_flag_0/2 "/>
</bind>
</comp>

<comp id="484" class="1005" name="rampVal_2_flag_0_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="1"/>
<pin id="486" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rampVal_2_flag_0 (phireg) "/>
</bind>
</comp>

<comp id="488" class="1004" name="rampVal_2_flag_0_phi_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="1"/>
<pin id="490" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="491" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="492" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="493" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rampVal_2_flag_0/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="0" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="1"/>
<pin id="499" dir="0" index="2" bw="1" slack="1"/>
<pin id="500" dir="0" index="3" bw="1" slack="1"/>
<pin id="501" dir="0" index="4" bw="8" slack="2"/>
<pin id="502" dir="0" index="5" bw="8" slack="2"/>
<pin id="503" dir="0" index="6" bw="8" slack="2"/>
<pin id="504" dir="0" index="7" bw="16" slack="2"/>
<pin id="505" dir="0" index="8" bw="24" slack="0"/>
<pin id="506" dir="0" index="9" bw="8" slack="2"/>
<pin id="507" dir="0" index="10" bw="8" slack="2"/>
<pin id="508" dir="0" index="11" bw="8" slack="2"/>
<pin id="509" dir="0" index="12" bw="5" slack="2"/>
<pin id="510" dir="0" index="13" bw="1" slack="2"/>
<pin id="511" dir="0" index="14" bw="8" slack="2"/>
<pin id="512" dir="0" index="15" bw="3" slack="2"/>
<pin id="513" dir="0" index="16" bw="8" slack="2"/>
<pin id="514" dir="0" index="17" bw="8" slack="2"/>
<pin id="515" dir="0" index="18" bw="8" slack="2"/>
<pin id="516" dir="0" index="19" bw="1" slack="2"/>
<pin id="517" dir="0" index="20" bw="8" slack="2"/>
<pin id="518" dir="0" index="21" bw="16" slack="2"/>
<pin id="519" dir="0" index="22" bw="24" slack="0"/>
<pin id="520" dir="0" index="23" bw="1" slack="2"/>
<pin id="521" dir="0" index="24" bw="8" slack="2"/>
<pin id="522" dir="0" index="25" bw="16" slack="1"/>
<pin id="523" dir="0" index="26" bw="8" slack="2"/>
<pin id="524" dir="0" index="27" bw="1" slack="2"/>
<pin id="525" dir="0" index="28" bw="1" slack="2"/>
<pin id="526" dir="0" index="29" bw="11" slack="2"/>
<pin id="527" dir="0" index="30" bw="11" slack="2"/>
<pin id="528" dir="0" index="31" bw="16" slack="2"/>
<pin id="529" dir="0" index="32" bw="16" slack="2"/>
<pin id="530" dir="0" index="33" bw="16" slack="2"/>
<pin id="531" dir="0" index="34" bw="1" slack="0"/>
<pin id="532" dir="0" index="35" bw="16" slack="2"/>
<pin id="533" dir="0" index="36" bw="11" slack="2"/>
<pin id="534" dir="0" index="37" bw="10" slack="2"/>
<pin id="535" dir="0" index="38" bw="1" slack="1"/>
<pin id="536" dir="0" index="39" bw="1" slack="0"/>
<pin id="537" dir="0" index="40" bw="17" slack="2"/>
<pin id="538" dir="0" index="41" bw="8" slack="0"/>
<pin id="539" dir="0" index="42" bw="1" slack="2"/>
<pin id="540" dir="0" index="43" bw="1" slack="0"/>
<pin id="541" dir="0" index="44" bw="1" slack="0"/>
<pin id="542" dir="0" index="45" bw="1" slack="0"/>
<pin id="543" dir="0" index="46" bw="1" slack="2"/>
<pin id="544" dir="0" index="47" bw="1" slack="2"/>
<pin id="545" dir="0" index="48" bw="16" slack="2"/>
<pin id="546" dir="0" index="49" bw="16" slack="2"/>
<pin id="547" dir="0" index="50" bw="1" slack="0"/>
<pin id="548" dir="0" index="51" bw="1" slack="0"/>
<pin id="549" dir="0" index="52" bw="1" slack="2"/>
<pin id="550" dir="0" index="53" bw="16" slack="2"/>
<pin id="551" dir="0" index="54" bw="16" slack="2"/>
<pin id="552" dir="0" index="55" bw="16" slack="2"/>
<pin id="553" dir="0" index="56" bw="8" slack="2"/>
<pin id="554" dir="0" index="57" bw="16" slack="2"/>
<pin id="555" dir="0" index="58" bw="8" slack="2"/>
<pin id="556" dir="0" index="59" bw="8" slack="2"/>
<pin id="557" dir="0" index="60" bw="1" slack="2"/>
<pin id="558" dir="0" index="61" bw="16" slack="2"/>
<pin id="559" dir="0" index="62" bw="16" slack="2"/>
<pin id="560" dir="0" index="63" bw="8" slack="2"/>
<pin id="561" dir="0" index="64" bw="8" slack="2"/>
<pin id="562" dir="0" index="65" bw="1" slack="2"/>
<pin id="563" dir="0" index="66" bw="16" slack="2"/>
<pin id="564" dir="0" index="67" bw="16" slack="2"/>
<pin id="565" dir="0" index="68" bw="8" slack="2"/>
<pin id="566" dir="0" index="69" bw="8" slack="2"/>
<pin id="567" dir="0" index="70" bw="8" slack="2"/>
<pin id="568" dir="0" index="71" bw="8" slack="2"/>
<pin id="569" dir="0" index="72" bw="8" slack="2"/>
<pin id="570" dir="0" index="73" bw="8" slack="2"/>
<pin id="571" dir="0" index="74" bw="8" slack="2"/>
<pin id="572" dir="0" index="75" bw="8" slack="2"/>
<pin id="573" dir="0" index="76" bw="8" slack="0"/>
<pin id="574" dir="0" index="77" bw="8" slack="0"/>
<pin id="575" dir="0" index="78" bw="8" slack="0"/>
<pin id="576" dir="0" index="79" bw="8" slack="0"/>
<pin id="577" dir="0" index="80" bw="8" slack="0"/>
<pin id="578" dir="0" index="81" bw="8" slack="0"/>
<pin id="579" dir="0" index="82" bw="2" slack="0"/>
<pin id="580" dir="0" index="83" bw="8" slack="0"/>
<pin id="581" dir="0" index="84" bw="2" slack="0"/>
<pin id="582" dir="0" index="85" bw="8" slack="0"/>
<pin id="583" dir="0" index="86" bw="8" slack="0"/>
<pin id="584" dir="0" index="87" bw="8" slack="0"/>
<pin id="585" dir="0" index="88" bw="11" slack="0"/>
<pin id="586" dir="0" index="89" bw="32" slack="0"/>
<pin id="587" dir="0" index="90" bw="2" slack="0"/>
<pin id="588" dir="0" index="91" bw="20" slack="0"/>
<pin id="589" dir="0" index="92" bw="16" slack="0"/>
<pin id="590" dir="0" index="93" bw="16" slack="0"/>
<pin id="591" dir="0" index="94" bw="3" slack="0"/>
<pin id="592" dir="0" index="95" bw="3" slack="0"/>
<pin id="593" dir="0" index="96" bw="10" slack="0"/>
<pin id="594" dir="0" index="97" bw="10" slack="0"/>
<pin id="595" dir="0" index="98" bw="3" slack="0"/>
<pin id="596" dir="0" index="99" bw="10" slack="0"/>
<pin id="597" dir="0" index="100" bw="1" slack="0"/>
<pin id="598" dir="0" index="101" bw="10" slack="0"/>
<pin id="599" dir="0" index="102" bw="8" slack="0"/>
<pin id="600" dir="0" index="103" bw="8" slack="0"/>
<pin id="601" dir="0" index="104" bw="8" slack="0"/>
<pin id="602" dir="0" index="105" bw="8" slack="0"/>
<pin id="603" dir="0" index="106" bw="9" slack="0"/>
<pin id="604" dir="0" index="107" bw="8" slack="0"/>
<pin id="605" dir="0" index="108" bw="8" slack="0"/>
<pin id="606" dir="0" index="109" bw="2" slack="0"/>
<pin id="607" dir="0" index="110" bw="3" slack="0"/>
<pin id="608" dir="0" index="111" bw="10" slack="0"/>
<pin id="609" dir="0" index="112" bw="10" slack="0"/>
<pin id="610" dir="0" index="113" bw="8" slack="0"/>
<pin id="611" dir="0" index="114" bw="28" slack="0"/>
<pin id="612" dir="0" index="115" bw="28" slack="0"/>
<pin id="613" dir="0" index="116" bw="28" slack="0"/>
<pin id="614" dir="0" index="117" bw="2" slack="0"/>
<pin id="615" dir="0" index="118" bw="2" slack="0"/>
<pin id="616" dir="0" index="119" bw="2" slack="0"/>
<pin id="617" dir="0" index="120" bw="3" slack="0"/>
<pin id="618" dir="0" index="121" bw="3" slack="0"/>
<pin id="619" dir="0" index="122" bw="10" slack="0"/>
<pin id="620" dir="0" index="123" bw="6" slack="0"/>
<pin id="621" dir="0" index="124" bw="1" slack="0"/>
<pin id="622" dir="0" index="125" bw="6" slack="0"/>
<pin id="623" dir="0" index="126" bw="6" slack="0"/>
<pin id="624" dir="0" index="127" bw="6" slack="0"/>
<pin id="625" dir="0" index="128" bw="8" slack="0"/>
<pin id="626" dir="0" index="129" bw="8" slack="0"/>
<pin id="627" dir="0" index="130" bw="8" slack="0"/>
<pin id="628" dir="0" index="131" bw="8" slack="0"/>
<pin id="629" dir="0" index="132" bw="8" slack="0"/>
<pin id="630" dir="0" index="133" bw="8" slack="0"/>
<pin id="631" dir="1" index="134" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln506/3 "/>
</bind>
</comp>

<comp id="696" class="1004" name="cmp8_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="0"/>
<pin id="698" dir="0" index="1" bw="8" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp8/1 "/>
</bind>
</comp>

<comp id="702" class="1004" name="cmp2_i381_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="8" slack="0"/>
<pin id="704" dir="0" index="1" bw="8" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp2_i381/1 "/>
</bind>
</comp>

<comp id="708" class="1004" name="outpix_val_V_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="0" index="1" bw="8" slack="0"/>
<pin id="711" dir="0" index="2" bw="8" slack="0"/>
<pin id="712" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outpix_val_V/1 "/>
</bind>
</comp>

<comp id="716" class="1004" name="outpix_val_V_1_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="outpix_val_V_1/1 "/>
</bind>
</comp>

<comp id="722" class="1004" name="outpix_val_V_2_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="8" slack="0"/>
<pin id="725" dir="0" index="2" bw="8" slack="0"/>
<pin id="726" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outpix_val_V_2/1 "/>
</bind>
</comp>

<comp id="730" class="1004" name="select_ln507_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="0" index="1" bw="5" slack="0"/>
<pin id="733" dir="0" index="2" bw="5" slack="0"/>
<pin id="734" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln507/1 "/>
</bind>
</comp>

<comp id="738" class="1004" name="select_ln507_1_cast_cast_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="3" slack="0"/>
<pin id="741" dir="0" index="2" bw="3" slack="0"/>
<pin id="742" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln507_1_cast_cast/1 "/>
</bind>
</comp>

<comp id="746" class="1004" name="outpix_val_V_3_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="8" slack="0"/>
<pin id="749" dir="0" index="2" bw="8" slack="0"/>
<pin id="750" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outpix_val_V_3/1 "/>
</bind>
</comp>

<comp id="754" class="1004" name="pix_val_V_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="0"/>
<pin id="756" dir="0" index="1" bw="8" slack="0"/>
<pin id="757" dir="0" index="2" bw="8" slack="0"/>
<pin id="758" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pix_val_V/1 "/>
</bind>
</comp>

<comp id="762" class="1004" name="pix_val_V_14_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="8" slack="0"/>
<pin id="765" dir="0" index="2" bw="8" slack="0"/>
<pin id="766" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pix_val_V_14/1 "/>
</bind>
</comp>

<comp id="770" class="1004" name="loopWidth_cast15_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="16" slack="0"/>
<pin id="772" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loopWidth_cast15/1 "/>
</bind>
</comp>

<comp id="774" class="1004" name="empty_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="16" slack="0"/>
<pin id="776" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="778" class="1004" name="add2_i_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="14" slack="0"/>
<pin id="780" dir="0" index="1" bw="5" slack="0"/>
<pin id="781" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add2_i/1 "/>
</bind>
</comp>

<comp id="784" class="1004" name="p_cast_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="10" slack="0"/>
<pin id="786" dir="0" index="1" bw="14" slack="0"/>
<pin id="787" dir="0" index="2" bw="4" slack="0"/>
<pin id="788" dir="0" index="3" bw="5" slack="0"/>
<pin id="789" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="794" class="1004" name="barWidthMinSamples_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="10" slack="0"/>
<pin id="796" dir="0" index="1" bw="1" slack="0"/>
<pin id="797" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="barWidthMinSamples/1 "/>
</bind>
</comp>

<comp id="800" class="1004" name="loopHeight_cast16_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="16" slack="0"/>
<pin id="802" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loopHeight_cast16/1 "/>
</bind>
</comp>

<comp id="804" class="1004" name="empty_81_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="16" slack="0"/>
<pin id="806" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_81/1 "/>
</bind>
</comp>

<comp id="808" class="1004" name="add5_i_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="14" slack="0"/>
<pin id="810" dir="0" index="1" bw="5" slack="0"/>
<pin id="811" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add5_i/1 "/>
</bind>
</comp>

<comp id="814" class="1004" name="tmp_23_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="7" slack="0"/>
<pin id="816" dir="0" index="1" bw="8" slack="0"/>
<pin id="817" dir="0" index="2" bw="1" slack="0"/>
<pin id="818" dir="0" index="3" bw="4" slack="0"/>
<pin id="819" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/1 "/>
</bind>
</comp>

<comp id="824" class="1004" name="icmp_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="7" slack="0"/>
<pin id="826" dir="0" index="1" bw="7" slack="0"/>
<pin id="827" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="830" class="1004" name="add_i_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="14" slack="0"/>
<pin id="832" dir="0" index="1" bw="4" slack="0"/>
<pin id="833" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_i/1 "/>
</bind>
</comp>

<comp id="836" class="1004" name="barWidth_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="11" slack="0"/>
<pin id="838" dir="0" index="1" bw="14" slack="0"/>
<pin id="839" dir="0" index="2" bw="3" slack="0"/>
<pin id="840" dir="0" index="3" bw="5" slack="0"/>
<pin id="841" dir="1" index="4" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="barWidth/1 "/>
</bind>
</comp>

<comp id="846" class="1004" name="tmp_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="10" slack="0"/>
<pin id="848" dir="0" index="1" bw="14" slack="0"/>
<pin id="849" dir="0" index="2" bw="4" slack="0"/>
<pin id="850" dir="0" index="3" bw="5" slack="0"/>
<pin id="851" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="856" class="1004" name="barHeight_cast_cast_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="10" slack="0"/>
<pin id="858" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="barHeight_cast_cast/1 "/>
</bind>
</comp>

<comp id="860" class="1004" name="sub_i_i_i_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="10" slack="0"/>
<pin id="862" dir="0" index="1" bw="1" slack="0"/>
<pin id="863" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i_i_i/1 "/>
</bind>
</comp>

<comp id="866" class="1004" name="sub40_i_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="16" slack="0"/>
<pin id="868" dir="0" index="1" bw="1" slack="0"/>
<pin id="869" dir="1" index="2" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub40_i/1 "/>
</bind>
</comp>

<comp id="872" class="1004" name="add_ln1404_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="16" slack="0"/>
<pin id="874" dir="0" index="1" bw="1" slack="0"/>
<pin id="875" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1404/1 "/>
</bind>
</comp>

<comp id="878" class="1004" name="cmp59_i_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="8" slack="0"/>
<pin id="880" dir="0" index="1" bw="8" slack="0"/>
<pin id="881" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp59_i/1 "/>
</bind>
</comp>

<comp id="884" class="1004" name="cmp126_i_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="8" slack="0"/>
<pin id="886" dir="0" index="1" bw="8" slack="0"/>
<pin id="887" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp126_i/1 "/>
</bind>
</comp>

<comp id="890" class="1004" name="cmp141_i_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="8" slack="0"/>
<pin id="892" dir="0" index="1" bw="8" slack="0"/>
<pin id="893" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp141_i/1 "/>
</bind>
</comp>

<comp id="896" class="1004" name="rampStart_load_load_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="8" slack="0"/>
<pin id="898" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampStart_load/1 "/>
</bind>
</comp>

<comp id="900" class="1004" name="rampVal_1_load_load_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="16" slack="0"/>
<pin id="902" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampVal_1_load/1 "/>
</bind>
</comp>

<comp id="904" class="1004" name="rampVal_load_load_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="8" slack="0"/>
<pin id="906" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampVal_load/1 "/>
</bind>
</comp>

<comp id="908" class="1004" name="zext_ln1212_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="8" slack="0"/>
<pin id="910" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1212/1 "/>
</bind>
</comp>

<comp id="912" class="1004" name="hBarSel_2_load_load_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="8" slack="0"/>
<pin id="914" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hBarSel_2_load/1 "/>
</bind>
</comp>

<comp id="916" class="1004" name="zonePlateVAddr_load_load_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="16" slack="0"/>
<pin id="918" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="zonePlateVAddr_load/1 "/>
</bind>
</comp>

<comp id="920" class="1004" name="vBarSel_load_load_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="3" slack="0"/>
<pin id="922" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vBarSel_load/1 "/>
</bind>
</comp>

<comp id="924" class="1004" name="zext_ln1367_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="3" slack="0"/>
<pin id="926" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1367/1 "/>
</bind>
</comp>

<comp id="928" class="1004" name="hBarSel_load_load_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="3" slack="0"/>
<pin id="930" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hBarSel_load/1 "/>
</bind>
</comp>

<comp id="932" class="1004" name="zext_ln1493_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="3" slack="0"/>
<pin id="934" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1493/1 "/>
</bind>
</comp>

<comp id="936" class="1004" name="hdata_load_load_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="16" slack="0"/>
<pin id="938" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hdata_load/1 "/>
</bind>
</comp>

<comp id="940" class="1004" name="vBarSel_2_load_load_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="8" slack="0"/>
<pin id="942" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vBarSel_2_load/1 "/>
</bind>
</comp>

<comp id="944" class="1004" name="hBarSel_3_load_load_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="3" slack="0"/>
<pin id="946" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hBarSel_3_load/1 "/>
</bind>
</comp>

<comp id="948" class="1004" name="zext_ln1610_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="3" slack="0"/>
<pin id="950" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1610/1 "/>
</bind>
</comp>

<comp id="952" class="1004" name="rampVal_2_load_load_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="16" slack="0"/>
<pin id="954" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampVal_2_load/1 "/>
</bind>
</comp>

<comp id="956" class="1004" name="vBarSel_1_load_load_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="1" slack="0"/>
<pin id="958" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vBarSel_1_load/1 "/>
</bind>
</comp>

<comp id="960" class="1004" name="zext_ln1730_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="0"/>
<pin id="962" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1730/1 "/>
</bind>
</comp>

<comp id="964" class="1004" name="hBarSel_1_load_load_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="3" slack="0"/>
<pin id="966" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hBarSel_1_load/1 "/>
</bind>
</comp>

<comp id="968" class="1004" name="zext_ln518_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="3" slack="0"/>
<pin id="970" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln518/1 "/>
</bind>
</comp>

<comp id="972" class="1004" name="select_ln214_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="0"/>
<pin id="974" dir="0" index="1" bw="8" slack="0"/>
<pin id="975" dir="0" index="2" bw="8" slack="0"/>
<pin id="976" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln214/1 "/>
</bind>
</comp>

<comp id="980" class="1004" name="shl_ln_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="16" slack="0"/>
<pin id="982" dir="0" index="1" bw="8" slack="0"/>
<pin id="983" dir="0" index="2" bw="1" slack="0"/>
<pin id="984" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="988" class="1004" name="icmp_ln1217_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="8" slack="0"/>
<pin id="990" dir="0" index="1" bw="8" slack="0"/>
<pin id="991" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1217/1 "/>
</bind>
</comp>

<comp id="994" class="1004" name="store_ln518_store_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="16" slack="0"/>
<pin id="996" dir="0" index="1" bw="16" slack="0"/>
<pin id="997" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln518/1 "/>
</bind>
</comp>

<comp id="999" class="1004" name="store_ln518_store_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="8" slack="0"/>
<pin id="1001" dir="0" index="1" bw="16" slack="0"/>
<pin id="1002" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln518/1 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="store_ln518_store_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="8" slack="0"/>
<pin id="1006" dir="0" index="1" bw="8" slack="0"/>
<pin id="1007" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln518/1 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="store_ln518_store_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="16" slack="0"/>
<pin id="1011" dir="0" index="1" bw="16" slack="0"/>
<pin id="1012" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln518/1 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="store_ln518_store_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="3" slack="0"/>
<pin id="1016" dir="0" index="1" bw="8" slack="0"/>
<pin id="1017" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln518/1 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="store_ln518_store_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="3" slack="0"/>
<pin id="1021" dir="0" index="1" bw="8" slack="0"/>
<pin id="1022" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln518/1 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="store_ln518_store_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="16" slack="0"/>
<pin id="1026" dir="0" index="1" bw="16" slack="0"/>
<pin id="1027" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln518/1 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="store_ln518_store_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="8" slack="0"/>
<pin id="1031" dir="0" index="1" bw="8" slack="0"/>
<pin id="1032" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln518/1 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="store_ln518_store_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="3" slack="0"/>
<pin id="1036" dir="0" index="1" bw="8" slack="0"/>
<pin id="1037" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln518/1 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="store_ln518_store_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="16" slack="0"/>
<pin id="1041" dir="0" index="1" bw="16" slack="0"/>
<pin id="1042" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln518/1 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="store_ln518_store_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="1" slack="0"/>
<pin id="1046" dir="0" index="1" bw="8" slack="0"/>
<pin id="1047" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln518/1 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="store_ln518_store_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="3" slack="0"/>
<pin id="1051" dir="0" index="1" bw="8" slack="0"/>
<pin id="1052" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln518/1 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="store_ln518_store_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="1" slack="0"/>
<pin id="1056" dir="0" index="1" bw="16" slack="0"/>
<pin id="1057" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln518/1 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="y_3_load_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="16" slack="1"/>
<pin id="1061" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_3/2 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="trunc_ln518_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="16" slack="0"/>
<pin id="1064" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln518/2 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="icmp_ln518_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="16" slack="0"/>
<pin id="1068" dir="0" index="1" bw="16" slack="1"/>
<pin id="1069" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln518/2 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="add_ln518_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="16" slack="0"/>
<pin id="1073" dir="0" index="1" bw="1" slack="0"/>
<pin id="1074" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln518/2 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="outpix_val_V_6_load_load_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="8" slack="1"/>
<pin id="1079" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outpix_val_V_6_load/2 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="outpix_val_V_7_load_load_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="8" slack="1"/>
<pin id="1082" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outpix_val_V_7_load/2 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="outpix_val_V_8_load_load_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="8" slack="1"/>
<pin id="1085" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outpix_val_V_8_load/2 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="ult_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="16" slack="0"/>
<pin id="1088" dir="0" index="1" bw="16" slack="1"/>
<pin id="1089" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/2 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="icmp_ln691_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="16" slack="0"/>
<pin id="1093" dir="0" index="1" bw="16" slack="1"/>
<pin id="1094" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln691/2 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="zext_ln1404_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="16" slack="0"/>
<pin id="1098" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1404/2 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="icmp_ln1404_1_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="17" slack="1"/>
<pin id="1102" dir="0" index="1" bw="17" slack="0"/>
<pin id="1103" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1404_1/2 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="store_ln518_store_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="16" slack="0"/>
<pin id="1107" dir="0" index="1" bw="16" slack="1"/>
<pin id="1108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln518/2 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="add_ln705_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="8" slack="0"/>
<pin id="1112" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="1113" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln705/2 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="store_ln705_store_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="8" slack="0"/>
<pin id="1117" dir="0" index="1" bw="8" slack="0"/>
<pin id="1118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln705/2 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="rampVal_2_new_0_load_load_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="16" slack="1"/>
<pin id="1123" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampVal_2_new_0_load/2 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="store_ln1585_store_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="16" slack="0"/>
<pin id="1126" dir="0" index="1" bw="16" slack="0"/>
<pin id="1127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1585/2 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="hdata_new_0_load_load_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="16" slack="1"/>
<pin id="1132" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hdata_new_0_load/2 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="store_ln1488_store_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="16" slack="0"/>
<pin id="1135" dir="0" index="1" bw="16" slack="0"/>
<pin id="1136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1488/2 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="rampVal_3_new_0_load_load_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="16" slack="1"/>
<pin id="1141" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampVal_3_new_0_load/2 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="store_ln1028_store_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="16" slack="0"/>
<pin id="1144" dir="0" index="1" bw="16" slack="0"/>
<pin id="1145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1028/2 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="rev357_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="1" slack="1"/>
<pin id="1150" dir="0" index="1" bw="1" slack="0"/>
<pin id="1151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev357/3 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="cmp12_i_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="16" slack="1"/>
<pin id="1156" dir="0" index="1" bw="16" slack="0"/>
<pin id="1157" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp12_i/3 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="Sel_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="2" slack="0"/>
<pin id="1162" dir="0" index="1" bw="16" slack="1"/>
<pin id="1163" dir="0" index="2" bw="4" slack="0"/>
<pin id="1164" dir="0" index="3" bw="4" slack="0"/>
<pin id="1165" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Sel/3 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="xor_ln691_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="1" slack="1"/>
<pin id="1171" dir="0" index="1" bw="1" slack="0"/>
<pin id="1172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln691/3 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="icmp_ln1404_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="16" slack="1"/>
<pin id="1177" dir="0" index="1" bw="16" slack="0"/>
<pin id="1178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1404/3 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="add_ln1488_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="8" slack="2"/>
<pin id="1183" dir="0" index="1" bw="8" slack="1"/>
<pin id="1184" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1488/3 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="icmp_ln1592_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="2" slack="0"/>
<pin id="1188" dir="0" index="1" bw="2" slack="0"/>
<pin id="1189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1592/3 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="icmp_ln1592_1_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="2" slack="0"/>
<pin id="1194" dir="0" index="1" bw="2" slack="0"/>
<pin id="1195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1592_1/3 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="or_ln1592_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="1" slack="0"/>
<pin id="1200" dir="0" index="1" bw="1" slack="0"/>
<pin id="1201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1592/3 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="icmp_ln1592_2_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="2" slack="0"/>
<pin id="1207" dir="0" index="1" bw="2" slack="0"/>
<pin id="1208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1592_2/3 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="or_ln1592_1_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="1" slack="0"/>
<pin id="1213" dir="0" index="1" bw="1" slack="0"/>
<pin id="1214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1592_1/3 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="or_ln1592_2_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="1" slack="0"/>
<pin id="1220" dir="0" index="1" bw="1" slack="0"/>
<pin id="1221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1592_2/3 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="rampVal_3_flag_1_loc_load_load_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="1" slack="4"/>
<pin id="1227" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampVal_3_flag_1_loc_load/5 "/>
</bind>
</comp>

<comp id="1228" class="1004" name="hdata_flag_1_loc_load_load_fu_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="1" slack="4"/>
<pin id="1230" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hdata_flag_1_loc_load/5 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="rampVal_2_flag_1_loc_load_load_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="1" slack="4"/>
<pin id="1233" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampVal_2_flag_1_loc_load/5 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="p_0_0_0_0_0129360_lcssa367_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="8" slack="2"/>
<pin id="1236" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_0129360_lcssa367 "/>
</bind>
</comp>

<comp id="1239" class="1005" name="p_0_1_0_0_0131362_lcssa370_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="8" slack="2"/>
<pin id="1241" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_0131362_lcssa370 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="p_0_2_0_0_0133364_lcssa373_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="8" slack="2"/>
<pin id="1246" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_2_0_0_0133364_lcssa373 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="y_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="16" slack="0"/>
<pin id="1251" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="1256" class="1005" name="outpix_val_V_6_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="8" slack="1"/>
<pin id="1258" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outpix_val_V_6 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="outpix_val_V_7_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="8" slack="1"/>
<pin id="1264" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outpix_val_V_7 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="outpix_val_V_8_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="8" slack="1"/>
<pin id="1270" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outpix_val_V_8 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="hBarSel_5_loc_0_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="8" slack="0"/>
<pin id="1276" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="hBarSel_5_loc_0 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="vBarSel_3_loc_0_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="8" slack="0"/>
<pin id="1282" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="vBarSel_3_loc_0 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="rampVal_2_loc_0_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="16" slack="0"/>
<pin id="1288" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="rampVal_2_loc_0 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="rampVal_2_new_0_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="16" slack="1"/>
<pin id="1294" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="rampVal_2_new_0 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="hBarSel_3_loc_0_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="8" slack="0"/>
<pin id="1300" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="hBarSel_3_loc_0 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="vBarSel_2_loc_0_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="8" slack="0"/>
<pin id="1306" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="vBarSel_2_loc_0 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="hdata_loc_0_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="16" slack="0"/>
<pin id="1312" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="hdata_loc_0 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="hdata_new_0_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="16" slack="1"/>
<pin id="1318" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="hdata_new_0 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="hBarSel_loc_0_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="8" slack="0"/>
<pin id="1324" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="hBarSel_loc_0 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="vBarSel_loc_0_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="8" slack="0"/>
<pin id="1330" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="vBarSel_loc_0 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="zonePlateVAddr_loc_0_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="16" slack="0"/>
<pin id="1336" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="zonePlateVAddr_loc_0 "/>
</bind>
</comp>

<comp id="1340" class="1005" name="hBarSel_4_loc_0_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="8" slack="0"/>
<pin id="1342" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="hBarSel_4_loc_0 "/>
</bind>
</comp>

<comp id="1346" class="1005" name="rampVal_loc_0_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="16" slack="0"/>
<pin id="1348" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="rampVal_loc_0 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="rampVal_3_loc_0_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="16" slack="0"/>
<pin id="1354" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="rampVal_3_loc_0 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="rampVal_3_new_0_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="16" slack="1"/>
<pin id="1360" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="rampVal_3_new_0 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="rampVal_2_flag_1_loc_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="1" slack="2"/>
<pin id="1366" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="rampVal_2_flag_1_loc "/>
</bind>
</comp>

<comp id="1370" class="1005" name="hdata_flag_1_loc_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="1" slack="2"/>
<pin id="1372" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="hdata_flag_1_loc "/>
</bind>
</comp>

<comp id="1376" class="1005" name="rampVal_3_flag_1_loc_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="1" slack="2"/>
<pin id="1378" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="rampVal_3_flag_1_loc "/>
</bind>
</comp>

<comp id="1382" class="1005" name="loopHeight_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="16" slack="1"/>
<pin id="1384" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="loopHeight "/>
</bind>
</comp>

<comp id="1387" class="1005" name="loopWidth_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="16" slack="2"/>
<pin id="1389" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="loopWidth "/>
</bind>
</comp>

<comp id="1392" class="1005" name="colorFormatLocal_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="8" slack="2"/>
<pin id="1394" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="colorFormatLocal "/>
</bind>
</comp>

<comp id="1397" class="1005" name="cmp8_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="1" slack="2"/>
<pin id="1399" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp8 "/>
</bind>
</comp>

<comp id="1402" class="1005" name="bckgndId_read_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="8" slack="2"/>
<pin id="1404" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="bckgndId_read "/>
</bind>
</comp>

<comp id="1407" class="1005" name="ZplateHorContStart_read_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="16" slack="2"/>
<pin id="1409" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="ZplateHorContStart_read "/>
</bind>
</comp>

<comp id="1412" class="1005" name="ZplateHorContDelta_read_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="16" slack="2"/>
<pin id="1414" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="ZplateHorContDelta_read "/>
</bind>
</comp>

<comp id="1417" class="1005" name="ZplateVerContStart_read_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="16" slack="2"/>
<pin id="1419" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="ZplateVerContStart_read "/>
</bind>
</comp>

<comp id="1422" class="1005" name="ZplateVerContDelta_read_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="16" slack="2"/>
<pin id="1424" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="ZplateVerContDelta_read "/>
</bind>
</comp>

<comp id="1427" class="1005" name="passthruStartX_read_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="16" slack="2"/>
<pin id="1429" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="passthruStartX_read "/>
</bind>
</comp>

<comp id="1432" class="1005" name="passthruStartY_read_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="16" slack="1"/>
<pin id="1434" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="passthruStartY_read "/>
</bind>
</comp>

<comp id="1437" class="1005" name="passthruEndX_read_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="16" slack="2"/>
<pin id="1439" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="passthruEndX_read "/>
</bind>
</comp>

<comp id="1442" class="1005" name="passthruEndY_read_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="16" slack="1"/>
<pin id="1444" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="passthruEndY_read "/>
</bind>
</comp>

<comp id="1447" class="1005" name="cmp2_i381_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="1" slack="2"/>
<pin id="1449" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp2_i381 "/>
</bind>
</comp>

<comp id="1452" class="1005" name="outpix_val_V_reg_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="8" slack="2"/>
<pin id="1454" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="outpix_val_V "/>
</bind>
</comp>

<comp id="1457" class="1005" name="outpix_val_V_1_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="1" slack="2"/>
<pin id="1459" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="outpix_val_V_1 "/>
</bind>
</comp>

<comp id="1462" class="1005" name="outpix_val_V_2_reg_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="8" slack="2"/>
<pin id="1464" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="outpix_val_V_2 "/>
</bind>
</comp>

<comp id="1467" class="1005" name="select_ln507_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="5" slack="2"/>
<pin id="1469" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="select_ln507 "/>
</bind>
</comp>

<comp id="1472" class="1005" name="select_ln507_1_cast_cast_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="3" slack="2"/>
<pin id="1474" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="select_ln507_1_cast_cast "/>
</bind>
</comp>

<comp id="1477" class="1005" name="outpix_val_V_3_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="8" slack="2"/>
<pin id="1479" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="outpix_val_V_3 "/>
</bind>
</comp>

<comp id="1482" class="1005" name="pix_val_V_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="8" slack="2"/>
<pin id="1484" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pix_val_V "/>
</bind>
</comp>

<comp id="1487" class="1005" name="pix_val_V_14_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="8" slack="2"/>
<pin id="1489" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pix_val_V_14 "/>
</bind>
</comp>

<comp id="1492" class="1005" name="barWidthMinSamples_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="10" slack="2"/>
<pin id="1494" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="barWidthMinSamples "/>
</bind>
</comp>

<comp id="1497" class="1005" name="icmp_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="1" slack="2"/>
<pin id="1499" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1502" class="1005" name="barWidth_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="11" slack="2"/>
<pin id="1504" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="barWidth "/>
</bind>
</comp>

<comp id="1508" class="1005" name="sub_i_i_i_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="11" slack="2"/>
<pin id="1510" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="sub_i_i_i "/>
</bind>
</comp>

<comp id="1513" class="1005" name="sub40_i_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="17" slack="2"/>
<pin id="1515" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="sub40_i "/>
</bind>
</comp>

<comp id="1518" class="1005" name="add_ln1404_reg_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="17" slack="1"/>
<pin id="1520" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1404 "/>
</bind>
</comp>

<comp id="1523" class="1005" name="cmp59_i_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="1" slack="2"/>
<pin id="1525" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp59_i "/>
</bind>
</comp>

<comp id="1528" class="1005" name="cmp126_i_reg_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="1" slack="2"/>
<pin id="1530" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp126_i "/>
</bind>
</comp>

<comp id="1533" class="1005" name="cmp141_i_reg_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="1" slack="2"/>
<pin id="1535" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp141_i "/>
</bind>
</comp>

<comp id="1538" class="1005" name="rampStart_load_reg_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="8" slack="2"/>
<pin id="1540" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="rampStart_load "/>
</bind>
</comp>

<comp id="1545" class="1005" name="select_ln214_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="8" slack="2"/>
<pin id="1547" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="select_ln214 "/>
</bind>
</comp>

<comp id="1550" class="1005" name="shl_ln_reg_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="16" slack="2"/>
<pin id="1552" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="1555" class="1005" name="icmp_ln1217_reg_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="1" slack="2"/>
<pin id="1557" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1217 "/>
</bind>
</comp>

<comp id="1560" class="1005" name="y_3_reg_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="16" slack="1"/>
<pin id="1562" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_3 "/>
</bind>
</comp>

<comp id="1568" class="1005" name="trunc_ln518_reg_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="8" slack="1"/>
<pin id="1570" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln518 "/>
</bind>
</comp>

<comp id="1576" class="1005" name="outpix_val_V_6_load_reg_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="8" slack="2"/>
<pin id="1578" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="outpix_val_V_6_load "/>
</bind>
</comp>

<comp id="1581" class="1005" name="outpix_val_V_7_load_reg_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="8" slack="2"/>
<pin id="1583" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="outpix_val_V_7_load "/>
</bind>
</comp>

<comp id="1586" class="1005" name="outpix_val_V_8_load_reg_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="8" slack="2"/>
<pin id="1588" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="outpix_val_V_8_load "/>
</bind>
</comp>

<comp id="1591" class="1005" name="ult_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="1" slack="1"/>
<pin id="1593" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="ult "/>
</bind>
</comp>

<comp id="1596" class="1005" name="icmp_ln691_reg_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="1" slack="1"/>
<pin id="1598" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln691 "/>
</bind>
</comp>

<comp id="1601" class="1005" name="icmp_ln1404_1_reg_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="1" slack="1"/>
<pin id="1603" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1404_1 "/>
</bind>
</comp>

<comp id="1606" class="1005" name="rev357_reg_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="1" slack="1"/>
<pin id="1608" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rev357 "/>
</bind>
</comp>

<comp id="1611" class="1005" name="cmp12_i_reg_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="1" slack="1"/>
<pin id="1613" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp12_i "/>
</bind>
</comp>

<comp id="1616" class="1005" name="xor_ln691_reg_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="1" slack="1"/>
<pin id="1618" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln691 "/>
</bind>
</comp>

<comp id="1621" class="1005" name="icmp_ln1404_reg_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="1" slack="1"/>
<pin id="1623" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1404 "/>
</bind>
</comp>

<comp id="1626" class="1005" name="add_ln1488_reg_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="8" slack="1"/>
<pin id="1628" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1488 "/>
</bind>
</comp>

<comp id="1631" class="1005" name="or_ln1592_reg_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="1" slack="1"/>
<pin id="1633" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln1592 "/>
</bind>
</comp>

<comp id="1636" class="1005" name="or_ln1592_1_reg_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="1" slack="1"/>
<pin id="1638" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln1592_1 "/>
</bind>
</comp>

<comp id="1641" class="1005" name="or_ln1592_2_reg_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="1" slack="1"/>
<pin id="1643" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln1592_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="267"><net_src comp="160" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="160" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="160" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="160" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="160" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="160" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="160" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="160" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="160" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="160" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="160" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="160" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="160" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="160" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="160" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="160" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="160" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="160" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="160" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="160" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="160" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="160" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="162" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="162" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="162" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="178" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="2" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="178" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="4" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="180" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="32" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="180" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="14" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="180" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="16" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="178" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="18" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="178" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="20" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="178" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="22" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="178" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="24" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="180" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="26" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="180" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="28" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="178" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="6" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="178" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="8" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="178" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="10" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="178" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="12" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="180" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="30" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="236" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="470"><net_src comp="460" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="464" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="475"><net_src comp="236" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="482"><net_src comp="472" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="476" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="487"><net_src comp="236" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="494"><net_src comp="484" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="488" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="632"><net_src comp="258" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="633"><net_src comp="460" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="634"><net_src comp="472" pin="1"/><net_sink comp="496" pin=2"/></net>

<net id="635"><net_src comp="484" pin="1"/><net_sink comp="496" pin=3"/></net>

<net id="636"><net_src comp="34" pin="0"/><net_sink comp="496" pin=8"/></net>

<net id="637"><net_src comp="0" pin="0"/><net_sink comp="496" pin=22"/></net>

<net id="638"><net_src comp="40" pin="0"/><net_sink comp="496" pin=76"/></net>

<net id="639"><net_src comp="62" pin="0"/><net_sink comp="496" pin=77"/></net>

<net id="640"><net_src comp="64" pin="0"/><net_sink comp="496" pin=78"/></net>

<net id="641"><net_src comp="66" pin="0"/><net_sink comp="496" pin=79"/></net>

<net id="642"><net_src comp="68" pin="0"/><net_sink comp="496" pin=80"/></net>

<net id="643"><net_src comp="70" pin="0"/><net_sink comp="496" pin=81"/></net>

<net id="644"><net_src comp="72" pin="0"/><net_sink comp="496" pin=82"/></net>

<net id="645"><net_src comp="74" pin="0"/><net_sink comp="496" pin=83"/></net>

<net id="646"><net_src comp="76" pin="0"/><net_sink comp="496" pin=84"/></net>

<net id="647"><net_src comp="78" pin="0"/><net_sink comp="496" pin=85"/></net>

<net id="648"><net_src comp="80" pin="0"/><net_sink comp="496" pin=86"/></net>

<net id="649"><net_src comp="42" pin="0"/><net_sink comp="496" pin=87"/></net>

<net id="650"><net_src comp="82" pin="0"/><net_sink comp="496" pin=88"/></net>

<net id="651"><net_src comp="84" pin="0"/><net_sink comp="496" pin=89"/></net>

<net id="652"><net_src comp="86" pin="0"/><net_sink comp="496" pin=90"/></net>

<net id="653"><net_src comp="88" pin="0"/><net_sink comp="496" pin=91"/></net>

<net id="654"><net_src comp="44" pin="0"/><net_sink comp="496" pin=92"/></net>

<net id="655"><net_src comp="90" pin="0"/><net_sink comp="496" pin=93"/></net>

<net id="656"><net_src comp="92" pin="0"/><net_sink comp="496" pin=94"/></net>

<net id="657"><net_src comp="48" pin="0"/><net_sink comp="496" pin=95"/></net>

<net id="658"><net_src comp="94" pin="0"/><net_sink comp="496" pin=96"/></net>

<net id="659"><net_src comp="96" pin="0"/><net_sink comp="496" pin=97"/></net>

<net id="660"><net_src comp="46" pin="0"/><net_sink comp="496" pin=98"/></net>

<net id="661"><net_src comp="98" pin="0"/><net_sink comp="496" pin=99"/></net>

<net id="662"><net_src comp="100" pin="0"/><net_sink comp="496" pin=100"/></net>

<net id="663"><net_src comp="102" pin="0"/><net_sink comp="496" pin=101"/></net>

<net id="664"><net_src comp="104" pin="0"/><net_sink comp="496" pin=102"/></net>

<net id="665"><net_src comp="106" pin="0"/><net_sink comp="496" pin=103"/></net>

<net id="666"><net_src comp="108" pin="0"/><net_sink comp="496" pin=104"/></net>

<net id="667"><net_src comp="110" pin="0"/><net_sink comp="496" pin=105"/></net>

<net id="668"><net_src comp="112" pin="0"/><net_sink comp="496" pin=106"/></net>

<net id="669"><net_src comp="114" pin="0"/><net_sink comp="496" pin=107"/></net>

<net id="670"><net_src comp="116" pin="0"/><net_sink comp="496" pin=108"/></net>

<net id="671"><net_src comp="118" pin="0"/><net_sink comp="496" pin=109"/></net>

<net id="672"><net_src comp="54" pin="0"/><net_sink comp="496" pin=110"/></net>

<net id="673"><net_src comp="120" pin="0"/><net_sink comp="496" pin=111"/></net>

<net id="674"><net_src comp="122" pin="0"/><net_sink comp="496" pin=112"/></net>

<net id="675"><net_src comp="52" pin="0"/><net_sink comp="496" pin=113"/></net>

<net id="676"><net_src comp="124" pin="0"/><net_sink comp="496" pin=114"/></net>

<net id="677"><net_src comp="126" pin="0"/><net_sink comp="496" pin=115"/></net>

<net id="678"><net_src comp="128" pin="0"/><net_sink comp="496" pin=116"/></net>

<net id="679"><net_src comp="130" pin="0"/><net_sink comp="496" pin=117"/></net>

<net id="680"><net_src comp="132" pin="0"/><net_sink comp="496" pin=118"/></net>

<net id="681"><net_src comp="134" pin="0"/><net_sink comp="496" pin=119"/></net>

<net id="682"><net_src comp="136" pin="0"/><net_sink comp="496" pin=120"/></net>

<net id="683"><net_src comp="60" pin="0"/><net_sink comp="496" pin=121"/></net>

<net id="684"><net_src comp="138" pin="0"/><net_sink comp="496" pin=122"/></net>

<net id="685"><net_src comp="140" pin="0"/><net_sink comp="496" pin=123"/></net>

<net id="686"><net_src comp="58" pin="0"/><net_sink comp="496" pin=124"/></net>

<net id="687"><net_src comp="142" pin="0"/><net_sink comp="496" pin=125"/></net>

<net id="688"><net_src comp="144" pin="0"/><net_sink comp="496" pin=126"/></net>

<net id="689"><net_src comp="146" pin="0"/><net_sink comp="496" pin=127"/></net>

<net id="690"><net_src comp="148" pin="0"/><net_sink comp="496" pin=128"/></net>

<net id="691"><net_src comp="150" pin="0"/><net_sink comp="496" pin=129"/></net>

<net id="692"><net_src comp="152" pin="0"/><net_sink comp="496" pin=130"/></net>

<net id="693"><net_src comp="154" pin="0"/><net_sink comp="496" pin=131"/></net>

<net id="694"><net_src comp="156" pin="0"/><net_sink comp="496" pin=132"/></net>

<net id="695"><net_src comp="158" pin="0"/><net_sink comp="496" pin=133"/></net>

<net id="700"><net_src comp="382" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="182" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="376" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="182" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="713"><net_src comp="702" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="714"><net_src comp="184" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="715"><net_src comp="186" pin="0"/><net_sink comp="708" pin=2"/></net>

<net id="720"><net_src comp="702" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="188" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="727"><net_src comp="702" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="728"><net_src comp="182" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="729"><net_src comp="190" pin="0"/><net_sink comp="722" pin=2"/></net>

<net id="735"><net_src comp="702" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="736"><net_src comp="192" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="737"><net_src comp="194" pin="0"/><net_sink comp="730" pin=2"/></net>

<net id="743"><net_src comp="702" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="744"><net_src comp="196" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="745"><net_src comp="198" pin="0"/><net_sink comp="738" pin=2"/></net>

<net id="751"><net_src comp="702" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="752"><net_src comp="184" pin="0"/><net_sink comp="746" pin=1"/></net>

<net id="753"><net_src comp="200" pin="0"/><net_sink comp="746" pin=2"/></net>

<net id="759"><net_src comp="702" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="760"><net_src comp="182" pin="0"/><net_sink comp="754" pin=1"/></net>

<net id="761"><net_src comp="202" pin="0"/><net_sink comp="754" pin=2"/></net>

<net id="767"><net_src comp="702" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="768"><net_src comp="184" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="769"><net_src comp="202" pin="0"/><net_sink comp="762" pin=2"/></net>

<net id="773"><net_src comp="370" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="777"><net_src comp="370" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="782"><net_src comp="774" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="204" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="790"><net_src comp="206" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="791"><net_src comp="778" pin="2"/><net_sink comp="784" pin=1"/></net>

<net id="792"><net_src comp="208" pin="0"/><net_sink comp="784" pin=2"/></net>

<net id="793"><net_src comp="210" pin="0"/><net_sink comp="784" pin=3"/></net>

<net id="798"><net_src comp="784" pin="4"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="212" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="803"><net_src comp="364" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="807"><net_src comp="364" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="812"><net_src comp="804" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="204" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="820"><net_src comp="214" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="821"><net_src comp="376" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="822"><net_src comp="160" pin="0"/><net_sink comp="814" pin=2"/></net>

<net id="823"><net_src comp="216" pin="0"/><net_sink comp="814" pin=3"/></net>

<net id="828"><net_src comp="814" pin="4"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="218" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="774" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="220" pin="0"/><net_sink comp="830" pin=1"/></net>

<net id="842"><net_src comp="222" pin="0"/><net_sink comp="836" pin=0"/></net>

<net id="843"><net_src comp="830" pin="2"/><net_sink comp="836" pin=1"/></net>

<net id="844"><net_src comp="224" pin="0"/><net_sink comp="836" pin=2"/></net>

<net id="845"><net_src comp="210" pin="0"/><net_sink comp="836" pin=3"/></net>

<net id="852"><net_src comp="206" pin="0"/><net_sink comp="846" pin=0"/></net>

<net id="853"><net_src comp="808" pin="2"/><net_sink comp="846" pin=1"/></net>

<net id="854"><net_src comp="208" pin="0"/><net_sink comp="846" pin=2"/></net>

<net id="855"><net_src comp="210" pin="0"/><net_sink comp="846" pin=3"/></net>

<net id="859"><net_src comp="846" pin="4"/><net_sink comp="856" pin=0"/></net>

<net id="864"><net_src comp="856" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="226" pin="0"/><net_sink comp="860" pin=1"/></net>

<net id="870"><net_src comp="770" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="228" pin="0"/><net_sink comp="866" pin=1"/></net>

<net id="876"><net_src comp="800" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="877"><net_src comp="228" pin="0"/><net_sink comp="872" pin=1"/></net>

<net id="882"><net_src comp="418" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="182" pin="0"/><net_sink comp="878" pin=1"/></net>

<net id="888"><net_src comp="424" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="889"><net_src comp="182" pin="0"/><net_sink comp="884" pin=1"/></net>

<net id="894"><net_src comp="376" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="230" pin="0"/><net_sink comp="890" pin=1"/></net>

<net id="899"><net_src comp="36" pin="0"/><net_sink comp="896" pin=0"/></net>

<net id="903"><net_src comp="38" pin="0"/><net_sink comp="900" pin=0"/></net>

<net id="907"><net_src comp="40" pin="0"/><net_sink comp="904" pin=0"/></net>

<net id="911"><net_src comp="904" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="915"><net_src comp="42" pin="0"/><net_sink comp="912" pin=0"/></net>

<net id="919"><net_src comp="44" pin="0"/><net_sink comp="916" pin=0"/></net>

<net id="923"><net_src comp="46" pin="0"/><net_sink comp="920" pin=0"/></net>

<net id="927"><net_src comp="920" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="931"><net_src comp="48" pin="0"/><net_sink comp="928" pin=0"/></net>

<net id="935"><net_src comp="928" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="939"><net_src comp="50" pin="0"/><net_sink comp="936" pin=0"/></net>

<net id="943"><net_src comp="52" pin="0"/><net_sink comp="940" pin=0"/></net>

<net id="947"><net_src comp="54" pin="0"/><net_sink comp="944" pin=0"/></net>

<net id="951"><net_src comp="944" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="955"><net_src comp="56" pin="0"/><net_sink comp="952" pin=0"/></net>

<net id="959"><net_src comp="58" pin="0"/><net_sink comp="956" pin=0"/></net>

<net id="963"><net_src comp="956" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="967"><net_src comp="60" pin="0"/><net_sink comp="964" pin=0"/></net>

<net id="971"><net_src comp="964" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="977"><net_src comp="702" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="978"><net_src comp="896" pin="1"/><net_sink comp="972" pin=1"/></net>

<net id="979"><net_src comp="202" pin="0"/><net_sink comp="972" pin=2"/></net>

<net id="985"><net_src comp="232" pin="0"/><net_sink comp="980" pin=0"/></net>

<net id="986"><net_src comp="896" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="987"><net_src comp="182" pin="0"/><net_sink comp="980" pin=2"/></net>

<net id="992"><net_src comp="376" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="993"><net_src comp="182" pin="0"/><net_sink comp="988" pin=1"/></net>

<net id="998"><net_src comp="900" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="1003"><net_src comp="908" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1008"><net_src comp="912" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1013"><net_src comp="916" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1018"><net_src comp="924" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1023"><net_src comp="932" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1028"><net_src comp="936" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1033"><net_src comp="940" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1038"><net_src comp="948" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1043"><net_src comp="952" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1048"><net_src comp="960" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1053"><net_src comp="968" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1058"><net_src comp="234" pin="0"/><net_sink comp="1054" pin=0"/></net>

<net id="1065"><net_src comp="1059" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1070"><net_src comp="1059" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1075"><net_src comp="1059" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1076"><net_src comp="244" pin="0"/><net_sink comp="1071" pin=1"/></net>

<net id="1090"><net_src comp="1059" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1095"><net_src comp="1059" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1099"><net_src comp="1059" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1104"><net_src comp="1096" pin="1"/><net_sink comp="1100" pin=1"/></net>

<net id="1109"><net_src comp="1071" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1114"><net_src comp="454" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1119"><net_src comp="1110" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1120"><net_src comp="36" pin="0"/><net_sink comp="1115" pin=1"/></net>

<net id="1128"><net_src comp="1121" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1129"><net_src comp="56" pin="0"/><net_sink comp="1124" pin=1"/></net>

<net id="1137"><net_src comp="1130" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1138"><net_src comp="50" pin="0"/><net_sink comp="1133" pin=1"/></net>

<net id="1146"><net_src comp="1139" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1147"><net_src comp="38" pin="0"/><net_sink comp="1142" pin=1"/></net>

<net id="1152"><net_src comp="188" pin="0"/><net_sink comp="1148" pin=1"/></net>

<net id="1153"><net_src comp="1148" pin="2"/><net_sink comp="496" pin=51"/></net>

<net id="1158"><net_src comp="234" pin="0"/><net_sink comp="1154" pin=1"/></net>

<net id="1159"><net_src comp="1154" pin="2"/><net_sink comp="496" pin=34"/></net>

<net id="1166"><net_src comp="248" pin="0"/><net_sink comp="1160" pin=0"/></net>

<net id="1167"><net_src comp="250" pin="0"/><net_sink comp="1160" pin=2"/></net>

<net id="1168"><net_src comp="216" pin="0"/><net_sink comp="1160" pin=3"/></net>

<net id="1173"><net_src comp="188" pin="0"/><net_sink comp="1169" pin=1"/></net>

<net id="1174"><net_src comp="1169" pin="2"/><net_sink comp="496" pin=50"/></net>

<net id="1179"><net_src comp="234" pin="0"/><net_sink comp="1175" pin=1"/></net>

<net id="1180"><net_src comp="1175" pin="2"/><net_sink comp="496" pin=39"/></net>

<net id="1185"><net_src comp="1181" pin="2"/><net_sink comp="496" pin=41"/></net>

<net id="1190"><net_src comp="1160" pin="4"/><net_sink comp="1186" pin=0"/></net>

<net id="1191"><net_src comp="252" pin="0"/><net_sink comp="1186" pin=1"/></net>

<net id="1196"><net_src comp="1160" pin="4"/><net_sink comp="1192" pin=0"/></net>

<net id="1197"><net_src comp="254" pin="0"/><net_sink comp="1192" pin=1"/></net>

<net id="1202"><net_src comp="1186" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1203"><net_src comp="1192" pin="2"/><net_sink comp="1198" pin=1"/></net>

<net id="1204"><net_src comp="1198" pin="2"/><net_sink comp="496" pin=43"/></net>

<net id="1209"><net_src comp="1160" pin="4"/><net_sink comp="1205" pin=0"/></net>

<net id="1210"><net_src comp="256" pin="0"/><net_sink comp="1205" pin=1"/></net>

<net id="1215"><net_src comp="1205" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1216"><net_src comp="1192" pin="2"/><net_sink comp="1211" pin=1"/></net>

<net id="1217"><net_src comp="1211" pin="2"/><net_sink comp="496" pin=44"/></net>

<net id="1222"><net_src comp="1205" pin="2"/><net_sink comp="1218" pin=0"/></net>

<net id="1223"><net_src comp="1186" pin="2"/><net_sink comp="1218" pin=1"/></net>

<net id="1224"><net_src comp="1218" pin="2"/><net_sink comp="496" pin=45"/></net>

<net id="1237"><net_src comp="264" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="496" pin=75"/></net>

<net id="1242"><net_src comp="268" pin="1"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="496" pin=74"/></net>

<net id="1247"><net_src comp="272" pin="1"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="496" pin=73"/></net>

<net id="1252"><net_src comp="276" pin="1"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="1054" pin=1"/></net>

<net id="1254"><net_src comp="1249" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1255"><net_src comp="1249" pin="1"/><net_sink comp="1105" pin=1"/></net>

<net id="1259"><net_src comp="280" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1261"><net_src comp="1256" pin="1"/><net_sink comp="496" pin=72"/></net>

<net id="1265"><net_src comp="284" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1267"><net_src comp="1262" pin="1"/><net_sink comp="496" pin=71"/></net>

<net id="1271"><net_src comp="288" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1273"><net_src comp="1268" pin="1"/><net_sink comp="496" pin=70"/></net>

<net id="1277"><net_src comp="292" pin="1"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="1049" pin=1"/></net>

<net id="1279"><net_src comp="1274" pin="1"/><net_sink comp="496" pin=69"/></net>

<net id="1283"><net_src comp="296" pin="1"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="1044" pin=1"/></net>

<net id="1285"><net_src comp="1280" pin="1"/><net_sink comp="496" pin=68"/></net>

<net id="1289"><net_src comp="300" pin="1"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="1039" pin=1"/></net>

<net id="1291"><net_src comp="1286" pin="1"/><net_sink comp="496" pin=67"/></net>

<net id="1295"><net_src comp="304" pin="1"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1297"><net_src comp="1292" pin="1"/><net_sink comp="496" pin=66"/></net>

<net id="1301"><net_src comp="308" pin="1"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="1034" pin=1"/></net>

<net id="1303"><net_src comp="1298" pin="1"/><net_sink comp="496" pin=64"/></net>

<net id="1307"><net_src comp="312" pin="1"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="1029" pin=1"/></net>

<net id="1309"><net_src comp="1304" pin="1"/><net_sink comp="496" pin=63"/></net>

<net id="1313"><net_src comp="316" pin="1"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="1024" pin=1"/></net>

<net id="1315"><net_src comp="1310" pin="1"/><net_sink comp="496" pin=62"/></net>

<net id="1319"><net_src comp="320" pin="1"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1321"><net_src comp="1316" pin="1"/><net_sink comp="496" pin=61"/></net>

<net id="1325"><net_src comp="324" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="1327"><net_src comp="1322" pin="1"/><net_sink comp="496" pin=59"/></net>

<net id="1331"><net_src comp="328" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="1014" pin=1"/></net>

<net id="1333"><net_src comp="1328" pin="1"/><net_sink comp="496" pin=58"/></net>

<net id="1337"><net_src comp="332" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="1009" pin=1"/></net>

<net id="1339"><net_src comp="1334" pin="1"/><net_sink comp="496" pin=57"/></net>

<net id="1343"><net_src comp="336" pin="1"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="1004" pin=1"/></net>

<net id="1345"><net_src comp="1340" pin="1"/><net_sink comp="496" pin=56"/></net>

<net id="1349"><net_src comp="340" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="999" pin=1"/></net>

<net id="1351"><net_src comp="1346" pin="1"/><net_sink comp="496" pin=55"/></net>

<net id="1355"><net_src comp="344" pin="1"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="994" pin=1"/></net>

<net id="1357"><net_src comp="1352" pin="1"/><net_sink comp="496" pin=54"/></net>

<net id="1361"><net_src comp="348" pin="1"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1363"><net_src comp="1358" pin="1"/><net_sink comp="496" pin=53"/></net>

<net id="1367"><net_src comp="352" pin="1"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="496" pin=65"/></net>

<net id="1369"><net_src comp="1364" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1373"><net_src comp="356" pin="1"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="496" pin=60"/></net>

<net id="1375"><net_src comp="1370" pin="1"/><net_sink comp="1228" pin=0"/></net>

<net id="1379"><net_src comp="360" pin="1"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="496" pin=52"/></net>

<net id="1381"><net_src comp="1376" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1385"><net_src comp="364" pin="2"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="1066" pin=1"/></net>

<net id="1390"><net_src comp="370" pin="2"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="496" pin=7"/></net>

<net id="1395"><net_src comp="376" pin="2"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="496" pin=26"/></net>

<net id="1400"><net_src comp="696" pin="2"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="496" pin=19"/></net>

<net id="1405"><net_src comp="388" pin="2"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="496" pin=20"/></net>

<net id="1410"><net_src comp="394" pin="2"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="496" pin=21"/></net>

<net id="1415"><net_src comp="400" pin="2"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="496" pin=32"/></net>

<net id="1420"><net_src comp="406" pin="2"/><net_sink comp="1417" pin=0"/></net>

<net id="1421"><net_src comp="1417" pin="1"/><net_sink comp="496" pin=33"/></net>

<net id="1425"><net_src comp="412" pin="2"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="496" pin=35"/></net>

<net id="1430"><net_src comp="430" pin="2"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="496" pin=48"/></net>

<net id="1435"><net_src comp="436" pin="2"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="1091" pin=1"/></net>

<net id="1440"><net_src comp="442" pin="2"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="496" pin=49"/></net>

<net id="1445"><net_src comp="448" pin="2"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="1086" pin=1"/></net>

<net id="1450"><net_src comp="702" pin="2"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="496" pin=23"/></net>

<net id="1455"><net_src comp="708" pin="3"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="496" pin=17"/></net>

<net id="1460"><net_src comp="716" pin="2"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="496" pin=13"/></net>

<net id="1465"><net_src comp="722" pin="3"/><net_sink comp="1462" pin=0"/></net>

<net id="1466"><net_src comp="1462" pin="1"/><net_sink comp="496" pin=16"/></net>

<net id="1470"><net_src comp="730" pin="3"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="496" pin=12"/></net>

<net id="1475"><net_src comp="738" pin="3"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="496" pin=15"/></net>

<net id="1480"><net_src comp="746" pin="3"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="496" pin=11"/></net>

<net id="1485"><net_src comp="754" pin="3"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="496" pin=10"/></net>

<net id="1490"><net_src comp="762" pin="3"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="496" pin=9"/></net>

<net id="1495"><net_src comp="794" pin="2"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="496" pin=37"/></net>

<net id="1500"><net_src comp="824" pin="2"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="496" pin=42"/></net>

<net id="1505"><net_src comp="836" pin="4"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="496" pin=29"/></net>

<net id="1507"><net_src comp="1502" pin="1"/><net_sink comp="496" pin=30"/></net>

<net id="1511"><net_src comp="860" pin="2"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="496" pin=36"/></net>

<net id="1516"><net_src comp="866" pin="2"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="496" pin=40"/></net>

<net id="1521"><net_src comp="872" pin="2"/><net_sink comp="1518" pin=0"/></net>

<net id="1522"><net_src comp="1518" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1526"><net_src comp="878" pin="2"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="496" pin=46"/></net>

<net id="1531"><net_src comp="884" pin="2"/><net_sink comp="1528" pin=0"/></net>

<net id="1532"><net_src comp="1528" pin="1"/><net_sink comp="496" pin=47"/></net>

<net id="1536"><net_src comp="890" pin="2"/><net_sink comp="1533" pin=0"/></net>

<net id="1537"><net_src comp="1533" pin="1"/><net_sink comp="496" pin=27"/></net>

<net id="1541"><net_src comp="896" pin="1"/><net_sink comp="1538" pin=0"/></net>

<net id="1542"><net_src comp="1538" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1543"><net_src comp="1538" pin="1"/><net_sink comp="496" pin=18"/></net>

<net id="1544"><net_src comp="1538" pin="1"/><net_sink comp="496" pin=24"/></net>

<net id="1548"><net_src comp="972" pin="3"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="496" pin=14"/></net>

<net id="1553"><net_src comp="980" pin="3"/><net_sink comp="1550" pin=0"/></net>

<net id="1554"><net_src comp="1550" pin="1"/><net_sink comp="496" pin=31"/></net>

<net id="1558"><net_src comp="988" pin="2"/><net_sink comp="1555" pin=0"/></net>

<net id="1559"><net_src comp="1555" pin="1"/><net_sink comp="496" pin=28"/></net>

<net id="1563"><net_src comp="1059" pin="1"/><net_sink comp="1560" pin=0"/></net>

<net id="1564"><net_src comp="1560" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1565"><net_src comp="1560" pin="1"/><net_sink comp="1160" pin=1"/></net>

<net id="1566"><net_src comp="1560" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1567"><net_src comp="1560" pin="1"/><net_sink comp="496" pin=25"/></net>

<net id="1571"><net_src comp="1062" pin="1"/><net_sink comp="1568" pin=0"/></net>

<net id="1572"><net_src comp="1568" pin="1"/><net_sink comp="1181" pin=1"/></net>

<net id="1579"><net_src comp="1077" pin="1"/><net_sink comp="1576" pin=0"/></net>

<net id="1580"><net_src comp="1576" pin="1"/><net_sink comp="496" pin=6"/></net>

<net id="1584"><net_src comp="1080" pin="1"/><net_sink comp="1581" pin=0"/></net>

<net id="1585"><net_src comp="1581" pin="1"/><net_sink comp="496" pin=5"/></net>

<net id="1589"><net_src comp="1083" pin="1"/><net_sink comp="1586" pin=0"/></net>

<net id="1590"><net_src comp="1586" pin="1"/><net_sink comp="496" pin=4"/></net>

<net id="1594"><net_src comp="1086" pin="2"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="1148" pin=0"/></net>

<net id="1599"><net_src comp="1091" pin="2"/><net_sink comp="1596" pin=0"/></net>

<net id="1600"><net_src comp="1596" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1604"><net_src comp="1100" pin="2"/><net_sink comp="1601" pin=0"/></net>

<net id="1605"><net_src comp="1601" pin="1"/><net_sink comp="496" pin=38"/></net>

<net id="1609"><net_src comp="1148" pin="2"/><net_sink comp="1606" pin=0"/></net>

<net id="1610"><net_src comp="1606" pin="1"/><net_sink comp="496" pin=51"/></net>

<net id="1614"><net_src comp="1154" pin="2"/><net_sink comp="1611" pin=0"/></net>

<net id="1615"><net_src comp="1611" pin="1"/><net_sink comp="496" pin=34"/></net>

<net id="1619"><net_src comp="1169" pin="2"/><net_sink comp="1616" pin=0"/></net>

<net id="1620"><net_src comp="1616" pin="1"/><net_sink comp="496" pin=50"/></net>

<net id="1624"><net_src comp="1175" pin="2"/><net_sink comp="1621" pin=0"/></net>

<net id="1625"><net_src comp="1621" pin="1"/><net_sink comp="496" pin=39"/></net>

<net id="1629"><net_src comp="1181" pin="2"/><net_sink comp="1626" pin=0"/></net>

<net id="1630"><net_src comp="1626" pin="1"/><net_sink comp="496" pin=41"/></net>

<net id="1634"><net_src comp="1198" pin="2"/><net_sink comp="1631" pin=0"/></net>

<net id="1635"><net_src comp="1631" pin="1"/><net_sink comp="496" pin=43"/></net>

<net id="1639"><net_src comp="1211" pin="2"/><net_sink comp="1636" pin=0"/></net>

<net id="1640"><net_src comp="1636" pin="1"/><net_sink comp="496" pin=44"/></net>

<net id="1644"><net_src comp="1218" pin="2"/><net_sink comp="1641" pin=0"/></net>

<net id="1645"><net_src comp="1641" pin="1"/><net_sink comp="496" pin=45"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: height | {}
	Port: width | {}
	Port: passthruStartX | {}
	Port: passthruStartY | {}
	Port: passthruEndX | {}
	Port: passthruEndY | {}
	Port: enableInput | {}
	Port: bckgndId | {}
	Port: ZplateHorContStart | {}
	Port: ZplateHorContDelta | {}
	Port: ZplateVerContStart | {}
	Port: ZplateVerContDelta | {}
	Port: dpDynamicRange | {}
	Port: dpYUVCoef | {}
	Port: motionSpeed | {}
	Port: colorFormat | {}
	Port: bckgndYUV | {3 4 }
	Port: rampStart | {2 }
	Port: rampVal_1 | {2 }
	Port: rampVal | {3 4 }
	Port: hBarSel_2 | {3 4 }
	Port: zonePlateVAddr | {3 4 }
	Port: vBarSel | {3 4 }
	Port: hBarSel | {3 4 }
	Port: hdata | {2 }
	Port: vBarSel_2 | {3 4 }
	Port: hBarSel_3 | {3 4 }
	Port: rampVal_2 | {2 }
	Port: vBarSel_1 | {3 4 }
	Port: hBarSel_1 | {3 4 }
	Port: redYuv | {}
	Port: grnYuv | {}
	Port: bluYuv | {}
	Port: blkYuv | {}
	Port: whiYuv | {}
	Port: tpgBarSelRgb_r | {}
	Port: tpgBarSelYuv_y | {}
	Port: tpgBarSelRgb_g | {}
	Port: tpgBarSelYuv_u | {}
	Port: tpgBarSelYuv_v | {}
	Port: xBar_V | {3 4 }
	Port: s | {}
	Port: tpgBarSelRgb_b | {}
	Port: tpgSinTableArray | {}
	Port: zonePlateVDelta | {3 4 }
	Port: tpgTartanBarArray | {}
	Port: xCount_V | {3 4 }
	Port: yCount_V | {3 4 }
	Port: xCount_V_2 | {3 4 }
	Port: vHatch | {3 4 }
	Port: yCount_V_2 | {3 4 }
	Port: whiYuv_1 | {}
	Port: blkYuv_1 | {}
	Port: tpgSinTableArray_9bit_0 | {}
	Port: tpgSinTableArray_9bit_1 | {}
	Port: tpgSinTableArray_9bit_2 | {}
	Port: tpgSinTableArray_9bit_3 | {}
	Port: tpgSinTableArray_9bit_4 | {}
	Port: tpgCheckerBoardArray | {}
	Port: xCount_V_3 | {3 4 }
	Port: yCount_V_3 | {3 4 }
	Port: rSerie_V | {3 4 }
	Port: gSerie_V | {3 4 }
	Port: bSerie_V | {3 4 }
	Port: DPtpgBarSelRgb_VESA_r | {}
	Port: DPtpgBarSelRgb_VESA_g | {}
	Port: DPtpgBarSelRgb_VESA_b | {}
	Port: DPtpgBarArray | {}
	Port: xCount_V_1 | {3 4 }
	Port: yCount_V_1 | {3 4 }
	Port: DPtpgBarSelRgb_CEA_r | {}
	Port: DPtpgBarSelRgb_CEA_g | {}
	Port: DPtpgBarSelRgb_CEA_b | {}
	Port: DPtpgBarSelYuv_601_y | {}
	Port: DPtpgBarSelYuv_601_v | {}
	Port: DPtpgBarSelYuv_601_u | {}
	Port: DPtpgBarSelYuv_709_y | {}
	Port: DPtpgBarSelYuv_709_v | {}
	Port: DPtpgBarSelYuv_709_u | {}
 - Input state : 
	Port: tpgBackground : srcYUV | {3 4 }
	Port: tpgBackground : height | {1 }
	Port: tpgBackground : width | {1 }
	Port: tpgBackground : passthruStartX | {1 }
	Port: tpgBackground : passthruStartY | {1 }
	Port: tpgBackground : passthruEndX | {1 }
	Port: tpgBackground : passthruEndY | {1 }
	Port: tpgBackground : enableInput | {1 }
	Port: tpgBackground : bckgndId | {1 }
	Port: tpgBackground : ZplateHorContStart | {1 }
	Port: tpgBackground : ZplateHorContDelta | {1 }
	Port: tpgBackground : ZplateVerContStart | {1 }
	Port: tpgBackground : ZplateVerContDelta | {1 }
	Port: tpgBackground : dpDynamicRange | {1 }
	Port: tpgBackground : dpYUVCoef | {1 }
	Port: tpgBackground : motionSpeed | {2 }
	Port: tpgBackground : colorFormat | {1 }
	Port: tpgBackground : rampStart | {1 }
	Port: tpgBackground : rampVal_1 | {1 }
	Port: tpgBackground : rampVal | {1 }
	Port: tpgBackground : hBarSel_2 | {1 }
	Port: tpgBackground : zonePlateVAddr | {1 }
	Port: tpgBackground : vBarSel | {1 }
	Port: tpgBackground : hBarSel | {1 }
	Port: tpgBackground : hdata | {1 }
	Port: tpgBackground : vBarSel_2 | {1 }
	Port: tpgBackground : hBarSel_3 | {1 }
	Port: tpgBackground : rampVal_2 | {1 }
	Port: tpgBackground : vBarSel_1 | {1 }
	Port: tpgBackground : hBarSel_1 | {1 }
	Port: tpgBackground : redYuv | {3 4 }
	Port: tpgBackground : grnYuv | {3 4 }
	Port: tpgBackground : bluYuv | {3 4 }
	Port: tpgBackground : blkYuv | {3 4 }
	Port: tpgBackground : whiYuv | {3 4 }
	Port: tpgBackground : tpgBarSelRgb_r | {3 4 }
	Port: tpgBackground : tpgBarSelYuv_y | {3 4 }
	Port: tpgBackground : tpgBarSelRgb_g | {3 4 }
	Port: tpgBackground : tpgBarSelYuv_u | {3 4 }
	Port: tpgBackground : tpgBarSelYuv_v | {3 4 }
	Port: tpgBackground : xBar_V | {3 4 }
	Port: tpgBackground : s | {3 4 }
	Port: tpgBackground : tpgBarSelRgb_b | {3 4 }
	Port: tpgBackground : tpgSinTableArray | {3 4 }
	Port: tpgBackground : zonePlateVDelta | {3 4 }
	Port: tpgBackground : tpgTartanBarArray | {3 4 }
	Port: tpgBackground : xCount_V | {3 4 }
	Port: tpgBackground : yCount_V | {3 4 }
	Port: tpgBackground : xCount_V_2 | {3 4 }
	Port: tpgBackground : vHatch | {3 4 }
	Port: tpgBackground : yCount_V_2 | {3 4 }
	Port: tpgBackground : whiYuv_1 | {3 4 }
	Port: tpgBackground : blkYuv_1 | {3 4 }
	Port: tpgBackground : tpgSinTableArray_9bit_0 | {3 4 }
	Port: tpgBackground : tpgSinTableArray_9bit_1 | {3 4 }
	Port: tpgBackground : tpgSinTableArray_9bit_2 | {3 4 }
	Port: tpgBackground : tpgSinTableArray_9bit_3 | {3 4 }
	Port: tpgBackground : tpgSinTableArray_9bit_4 | {3 4 }
	Port: tpgBackground : tpgCheckerBoardArray | {3 4 }
	Port: tpgBackground : xCount_V_3 | {3 4 }
	Port: tpgBackground : yCount_V_3 | {3 4 }
	Port: tpgBackground : rSerie_V | {3 4 }
	Port: tpgBackground : gSerie_V | {3 4 }
	Port: tpgBackground : bSerie_V | {3 4 }
	Port: tpgBackground : DPtpgBarSelRgb_VESA_r | {3 4 }
	Port: tpgBackground : DPtpgBarSelRgb_VESA_g | {3 4 }
	Port: tpgBackground : DPtpgBarSelRgb_VESA_b | {3 4 }
	Port: tpgBackground : DPtpgBarArray | {3 4 }
	Port: tpgBackground : xCount_V_1 | {3 4 }
	Port: tpgBackground : yCount_V_1 | {3 4 }
	Port: tpgBackground : DPtpgBarSelRgb_CEA_r | {3 4 }
	Port: tpgBackground : DPtpgBarSelRgb_CEA_g | {3 4 }
	Port: tpgBackground : DPtpgBarSelRgb_CEA_b | {3 4 }
	Port: tpgBackground : DPtpgBarSelYuv_601_y | {3 4 }
	Port: tpgBackground : DPtpgBarSelYuv_601_v | {3 4 }
	Port: tpgBackground : DPtpgBarSelYuv_601_u | {3 4 }
	Port: tpgBackground : DPtpgBarSelYuv_709_y | {3 4 }
	Port: tpgBackground : DPtpgBarSelYuv_709_v | {3 4 }
	Port: tpgBackground : DPtpgBarSelYuv_709_u | {3 4 }
  - Chain level:
	State 1
		outpix_val_V : 1
		outpix_val_V_1 : 1
		outpix_val_V_2 : 1
		select_ln507 : 1
		select_ln507_1_cast_cast : 1
		outpix_val_V_3 : 1
		pix_val_V : 1
		pix_val_V_14 : 1
		add2_i : 1
		p_cast : 2
		barWidthMinSamples : 3
		add5_i : 1
		icmp : 1
		add_i : 1
		barWidth : 2
		tmp : 2
		barHeight_cast_cast : 3
		sub_i_i_i : 4
		sub40_i : 1
		add_ln1404 : 1
		zext_ln1212 : 1
		zext_ln1367 : 1
		zext_ln1493 : 1
		zext_ln1610 : 1
		zext_ln1730 : 1
		zext_ln518 : 1
		select_ln214 : 1
		shl_ln : 1
		store_ln518 : 1
		store_ln518 : 2
		store_ln518 : 1
		store_ln518 : 1
		store_ln518 : 2
		store_ln518 : 2
		store_ln518 : 1
		store_ln518 : 1
		store_ln518 : 2
		store_ln518 : 1
		store_ln518 : 2
		store_ln518 : 2
		store_ln518 : 1
	State 2
		trunc_ln518 : 1
		icmp_ln518 : 1
		add_ln518 : 1
		br_ln518 : 2
		ult : 1
		icmp_ln691 : 1
		zext_ln1404 : 1
		icmp_ln1404_1 : 2
		store_ln518 : 2
		store_ln705 : 1
		br_ln0 : 1
		store_ln1585 : 1
		br_ln0 : 1
		store_ln1488 : 1
		br_ln0 : 1
		store_ln1028 : 1
	State 3
		icmp_ln1592 : 1
		icmp_ln1592_1 : 1
		or_ln1592 : 2
		icmp_ln1592_2 : 1
		or_ln1592_1 : 2
		or_ln1592_2 : 2
		call_ln506 : 2
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|---------|---------|
| Operation|                   Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496 |    13   |  33.235 |   2458  |   3281  |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |                    add2_i_fu_778                   |    0    |    0    |    0    |    21   |
|          |              barWidthMinSamples_fu_794             |    0    |    0    |    0    |    17   |
|          |                    add5_i_fu_808                   |    0    |    0    |    0    |    21   |
|          |                    add_i_fu_830                    |    0    |    0    |    0    |    21   |
|    add   |                  sub_i_i_i_fu_860                  |    0    |    0    |    0    |    17   |
|          |                   sub40_i_fu_866                   |    0    |    0    |    0    |    23   |
|          |                  add_ln1404_fu_872                 |    0    |    0    |    0    |    23   |
|          |                  add_ln518_fu_1071                 |    0    |    0    |    0    |    23   |
|          |                  add_ln705_fu_1110                 |    0    |    0    |    0    |    15   |
|          |                 add_ln1488_fu_1181                 |    0    |    0    |    0    |    15   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |                     cmp8_fu_696                    |    0    |    0    |    0    |    11   |
|          |                  cmp2_i381_fu_702                  |    0    |    0    |    0    |    11   |
|          |                     icmp_fu_824                    |    0    |    0    |    0    |    10   |
|          |                   cmp59_i_fu_878                   |    0    |    0    |    0    |    11   |
|          |                   cmp126_i_fu_884                  |    0    |    0    |    0    |    11   |
|          |                   cmp141_i_fu_890                  |    0    |    0    |    0    |    11   |
|          |                 icmp_ln1217_fu_988                 |    0    |    0    |    0    |    11   |
|   icmp   |                 icmp_ln518_fu_1066                 |    0    |    0    |    0    |    13   |
|          |                     ult_fu_1086                    |    0    |    0    |    0    |    13   |
|          |                 icmp_ln691_fu_1091                 |    0    |    0    |    0    |    13   |
|          |                icmp_ln1404_1_fu_1100               |    0    |    0    |    0    |    13   |
|          |                   cmp12_i_fu_1154                  |    0    |    0    |    0    |    13   |
|          |                 icmp_ln1404_fu_1175                |    0    |    0    |    0    |    13   |
|          |                 icmp_ln1592_fu_1186                |    0    |    0    |    0    |    8    |
|          |                icmp_ln1592_1_fu_1192               |    0    |    0    |    0    |    8    |
|          |                icmp_ln1592_2_fu_1205               |    0    |    0    |    0    |    8    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |                 outpix_val_V_fu_708                |    0    |    0    |    0    |    8    |
|          |                outpix_val_V_2_fu_722               |    0    |    0    |    0    |    8    |
|          |                 select_ln507_fu_730                |    0    |    0    |    0    |    5    |
|  select  |           select_ln507_1_cast_cast_fu_738          |    0    |    0    |    0    |    3    |
|          |                outpix_val_V_3_fu_746               |    0    |    0    |    0    |    8    |
|          |                  pix_val_V_fu_754                  |    0    |    0    |    0    |    8    |
|          |                 pix_val_V_14_fu_762                |    0    |    0    |    0    |    8    |
|          |                 select_ln214_fu_972                |    0    |    0    |    0    |    8    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |                outpix_val_V_1_fu_716               |    0    |    0    |    0    |    2    |
|    xor   |                   rev357_fu_1148                   |    0    |    0    |    0    |    2    |
|          |                  xor_ln691_fu_1169                 |    0    |    0    |    0    |    2    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |                  or_ln1592_fu_1198                 |    0    |    0    |    0    |    2    |
|    or    |                 or_ln1592_1_fu_1211                |    0    |    0    |    0    |    2    |
|          |                 or_ln1592_2_fu_1218                |    0    |    0    |    0    |    2    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |               loopHeight_read_fu_364               |    0    |    0    |    0    |    0    |
|          |                loopWidth_read_fu_370               |    0    |    0    |    0    |    0    |
|          |            colorFormatLocal_read_fu_376            |    0    |    0    |    0    |    0    |
|          |            enableInput_read_read_fu_382            |    0    |    0    |    0    |    0    |
|          |              bckgndId_read_read_fu_388             |    0    |    0    |    0    |    0    |
|          |         ZplateHorContStart_read_read_fu_394        |    0    |    0    |    0    |    0    |
|          |         ZplateHorContDelta_read_read_fu_400        |    0    |    0    |    0    |    0    |
|   read   |         ZplateVerContStart_read_read_fu_406        |    0    |    0    |    0    |    0    |
|          |         ZplateVerContDelta_read_read_fu_412        |    0    |    0    |    0    |    0    |
|          |           dpDynamicRange_read_read_fu_418          |    0    |    0    |    0    |    0    |
|          |             dpYUVCoef_read_read_fu_424             |    0    |    0    |    0    |    0    |
|          |           passthruStartX_read_read_fu_430          |    0    |    0    |    0    |    0    |
|          |           passthruStartY_read_read_fu_436          |    0    |    0    |    0    |    0    |
|          |            passthruEndX_read_read_fu_442           |    0    |    0    |    0    |    0    |
|          |            passthruEndY_read_read_fu_448           |    0    |    0    |    0    |    0    |
|          |            motionSpeed_read_read_fu_454            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |               loopWidth_cast15_fu_770              |    0    |    0    |    0    |    0    |
|          |              loopHeight_cast16_fu_800              |    0    |    0    |    0    |    0    |
|          |             barHeight_cast_cast_fu_856             |    0    |    0    |    0    |    0    |
|          |                 zext_ln1212_fu_908                 |    0    |    0    |    0    |    0    |
|   zext   |                 zext_ln1367_fu_924                 |    0    |    0    |    0    |    0    |
|          |                 zext_ln1493_fu_932                 |    0    |    0    |    0    |    0    |
|          |                 zext_ln1610_fu_948                 |    0    |    0    |    0    |    0    |
|          |                 zext_ln1730_fu_960                 |    0    |    0    |    0    |    0    |
|          |                  zext_ln518_fu_968                 |    0    |    0    |    0    |    0    |
|          |                 zext_ln1404_fu_1096                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |                    empty_fu_774                    |    0    |    0    |    0    |    0    |
|   trunc  |                   empty_81_fu_804                  |    0    |    0    |    0    |    0    |
|          |                 trunc_ln518_fu_1062                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |                    p_cast_fu_784                   |    0    |    0    |    0    |    0    |
|          |                    tmp_23_fu_814                   |    0    |    0    |    0    |    0    |
|partselect|                   barWidth_fu_836                  |    0    |    0    |    0    |    0    |
|          |                     tmp_fu_846                     |    0    |    0    |    0    |    0    |
|          |                     Sel_fu_1160                    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                    shl_ln_fu_980                   |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                    |    13   |  33.235 |   2458  |   3723  |
|----------|----------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|  ZplateHorContDelta_read_reg_1412 |   16   |
|  ZplateHorContStart_read_reg_1407 |   16   |
|  ZplateVerContDelta_read_reg_1422 |   16   |
|  ZplateVerContStart_read_reg_1417 |   16   |
|        add_ln1404_reg_1518        |   17   |
|        add_ln1488_reg_1626        |    8   |
|    barWidthMinSamples_reg_1492    |   10   |
|         barWidth_reg_1502         |   11   |
|       bckgndId_read_reg_1402      |    8   |
|         cmp126_i_reg_1528         |    1   |
|          cmp12_i_reg_1611         |    1   |
|         cmp141_i_reg_1533         |    1   |
|         cmp2_i381_reg_1447        |    1   |
|          cmp59_i_reg_1523         |    1   |
|           cmp8_reg_1397           |    1   |
|     colorFormatLocal_reg_1392     |    8   |
|      hBarSel_3_loc_0_reg_1298     |    8   |
|      hBarSel_4_loc_0_reg_1340     |    8   |
|      hBarSel_5_loc_0_reg_1274     |    8   |
|       hBarSel_loc_0_reg_1322      |    8   |
|        hdata_flag_0_reg_472       |    1   |
|     hdata_flag_1_loc_reg_1370     |    1   |
|        hdata_loc_0_reg_1310       |   16   |
|        hdata_new_0_reg_1316       |   16   |
|        icmp_ln1217_reg_1555       |    1   |
|       icmp_ln1404_1_reg_1601      |    1   |
|        icmp_ln1404_reg_1621       |    1   |
|        icmp_ln691_reg_1596        |    1   |
|           icmp_reg_1497           |    1   |
|        loopHeight_reg_1382        |   16   |
|         loopWidth_reg_1387        |   16   |
|        or_ln1592_1_reg_1636       |    1   |
|        or_ln1592_2_reg_1641       |    1   |
|         or_ln1592_reg_1631        |    1   |
|      outpix_val_V_1_reg_1457      |    1   |
|      outpix_val_V_2_reg_1462      |    8   |
|      outpix_val_V_3_reg_1477      |    8   |
|    outpix_val_V_6_load_reg_1576   |    8   |
|      outpix_val_V_6_reg_1256      |    8   |
|    outpix_val_V_7_load_reg_1581   |    8   |
|      outpix_val_V_7_reg_1262      |    8   |
|    outpix_val_V_8_load_reg_1586   |    8   |
|      outpix_val_V_8_reg_1268      |    8   |
|       outpix_val_V_reg_1452       |    8   |
|p_0_0_0_0_0129360_lcssa367_reg_1234|    8   |
|p_0_1_0_0_0131362_lcssa370_reg_1239|    8   |
|p_0_2_0_0_0133364_lcssa373_reg_1244|    8   |
|     passthruEndX_read_reg_1437    |   16   |
|     passthruEndY_read_reg_1442    |   16   |
|    passthruStartX_read_reg_1427   |   16   |
|    passthruStartY_read_reg_1432   |   16   |
|       pix_val_V_14_reg_1487       |    8   |
|         pix_val_V_reg_1482        |    8   |
|      rampStart_load_reg_1538      |    8   |
|      rampVal_2_flag_0_reg_484     |    1   |
|   rampVal_2_flag_1_loc_reg_1364   |    1   |
|      rampVal_2_loc_0_reg_1286     |   16   |
|      rampVal_2_new_0_reg_1292     |   16   |
|      rampVal_3_flag_0_reg_460     |    1   |
|   rampVal_3_flag_1_loc_reg_1376   |    1   |
|      rampVal_3_loc_0_reg_1352     |   16   |
|      rampVal_3_new_0_reg_1358     |   16   |
|       rampVal_loc_0_reg_1346      |   16   |
|          rev357_reg_1606          |    1   |
|       select_ln214_reg_1545       |    8   |
| select_ln507_1_cast_cast_reg_1472 |    3   |
|       select_ln507_reg_1467       |    5   |
|          shl_ln_reg_1550          |   16   |
|          sub40_i_reg_1513         |   17   |
|         sub_i_i_i_reg_1508        |   11   |
|        trunc_ln518_reg_1568       |    8   |
|            ult_reg_1591           |    1   |
|      vBarSel_2_loc_0_reg_1304     |    8   |
|      vBarSel_3_loc_0_reg_1280     |    8   |
|       vBarSel_loc_0_reg_1328      |    8   |
|         xor_ln691_reg_1616        |    1   |
|            y_3_reg_1560           |   16   |
|             y_reg_1249            |   16   |
|   zonePlateVAddr_loc_0_reg_1334   |   16   |
+-----------------------------------+--------+
|               Total               |   650  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------|------|------|------|--------||---------||---------|
|              rampVal_3_flag_0_reg_460              |  p0  |   2  |   1  |    2   ||    9    |
|                hdata_flag_0_reg_472                |  p0  |   2  |   1  |    2   ||    9    |
|              rampVal_2_flag_0_reg_484              |  p0  |   2  |   1  |    2   ||    9    |
| grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496 |  p34 |   2  |   1  |    2   ||    9    |
| grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496 |  p39 |   2  |   1  |    2   ||    9    |
| grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496 |  p41 |   2  |   8  |   16   ||    9    |
| grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496 |  p43 |   2  |   1  |    2   ||    9    |
| grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496 |  p44 |   2  |   1  |    2   ||    9    |
| grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496 |  p45 |   2  |   1  |    2   ||    9    |
| grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496 |  p50 |   2  |   1  |    2   ||    9    |
| grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496 |  p51 |   2  |   1  |    2   ||    9    |
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Total                       |      |      |      |   36   ||  5.379  ||    99   |
|----------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   13   |   33   |  2458  |  3723  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   99   |
|  Register |    -   |    -   |   650  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   13   |   38   |  3108  |  3822  |
+-----------+--------+--------+--------+--------+
