Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon May  3 11:31:14 2021
| Host         : DESKTOP-K1L16CN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (13)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_code/FSM_onehot_s_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_code/FSM_onehot_s_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_code/FSM_onehot_s_state_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.487        0.000                      0                  383        0.179        0.000                      0                  383        4.500        0.000                       0                   212  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.487        0.000                      0                  383        0.179        0.000                      0                  383        4.500        0.000                       0                   212  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 door_lock_code/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 3.196ns (57.378%)  route 2.374ns (42.622%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.624     5.176    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  door_lock_code/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.518     5.694 f  door_lock_code/counter_reg[3]/Q
                         net (fo=3, routed)           0.807     6.501    door_lock_code/counter_reg[3]
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.124     6.625 r  door_lock_code/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.625    door_lock_code/i__carry_i_7_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  door_lock_code/s_state1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.175    door_lock_code/s_state1_inferred__5/i__carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  door_lock_code/s_state1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.289    door_lock_code/s_state1_inferred__5/i__carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  door_lock_code/s_state1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.403    door_lock_code/s_state1_inferred__5/i__carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 f  door_lock_code/s_state1_inferred__5/i__carry__2/CO[3]
                         net (fo=36, routed)          1.567     9.084    door_lock_code/load
    SLICE_X6Y29          LUT2 (Prop_lut2_I1_O)        0.124     9.208 r  door_lock_code/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.208    door_lock_code/counter[0]_i_7_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.721 r  door_lock_code/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.721    door_lock_code/counter_reg[0]_i_2_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.838 r  door_lock_code/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.838    door_lock_code/counter_reg[4]_i_1_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.955 r  door_lock_code/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.955    door_lock_code/counter_reg[8]_i_1_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.072 r  door_lock_code/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.072    door_lock_code/counter_reg[12]_i_1_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.189 r  door_lock_code/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.189    door_lock_code/counter_reg[16]_i_1_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.306 r  door_lock_code/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.306    door_lock_code/counter_reg[20]_i_1_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.423 r  door_lock_code/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.423    door_lock_code/counter_reg[24]_i_1_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.746 r  door_lock_code/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.746    door_lock_code/counter_reg[28]_i_1_n_6
    SLICE_X6Y36          FDRE                                         r  door_lock_code/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.515    14.887    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  door_lock_code/counter_reg[29]/C
                         clock pessimism              0.272    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X6Y36          FDRE (Setup_fdre_C_D)        0.109    15.232    door_lock_code/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -10.746    
  -------------------------------------------------------------------
                         slack                                  4.487    

Slack (MET) :             4.495ns  (required time - arrival time)
  Source:                 door_lock_code/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 3.188ns (57.316%)  route 2.374ns (42.684%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.624     5.176    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  door_lock_code/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.518     5.694 f  door_lock_code/counter_reg[3]/Q
                         net (fo=3, routed)           0.807     6.501    door_lock_code/counter_reg[3]
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.124     6.625 r  door_lock_code/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.625    door_lock_code/i__carry_i_7_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  door_lock_code/s_state1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.175    door_lock_code/s_state1_inferred__5/i__carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  door_lock_code/s_state1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.289    door_lock_code/s_state1_inferred__5/i__carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  door_lock_code/s_state1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.403    door_lock_code/s_state1_inferred__5/i__carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 f  door_lock_code/s_state1_inferred__5/i__carry__2/CO[3]
                         net (fo=36, routed)          1.567     9.084    door_lock_code/load
    SLICE_X6Y29          LUT2 (Prop_lut2_I1_O)        0.124     9.208 r  door_lock_code/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.208    door_lock_code/counter[0]_i_7_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.721 r  door_lock_code/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.721    door_lock_code/counter_reg[0]_i_2_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.838 r  door_lock_code/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.838    door_lock_code/counter_reg[4]_i_1_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.955 r  door_lock_code/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.955    door_lock_code/counter_reg[8]_i_1_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.072 r  door_lock_code/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.072    door_lock_code/counter_reg[12]_i_1_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.189 r  door_lock_code/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.189    door_lock_code/counter_reg[16]_i_1_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.306 r  door_lock_code/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.306    door_lock_code/counter_reg[20]_i_1_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.423 r  door_lock_code/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.423    door_lock_code/counter_reg[24]_i_1_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.738 r  door_lock_code/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.738    door_lock_code/counter_reg[28]_i_1_n_4
    SLICE_X6Y36          FDRE                                         r  door_lock_code/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.515    14.887    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  door_lock_code/counter_reg[31]/C
                         clock pessimism              0.272    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X6Y36          FDRE (Setup_fdre_C_D)        0.109    15.232    door_lock_code/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                  4.495    

Slack (MET) :             4.571ns  (required time - arrival time)
  Source:                 door_lock_code/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.486ns  (logic 3.112ns (56.725%)  route 2.374ns (43.275%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.624     5.176    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  door_lock_code/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.518     5.694 f  door_lock_code/counter_reg[3]/Q
                         net (fo=3, routed)           0.807     6.501    door_lock_code/counter_reg[3]
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.124     6.625 r  door_lock_code/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.625    door_lock_code/i__carry_i_7_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  door_lock_code/s_state1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.175    door_lock_code/s_state1_inferred__5/i__carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  door_lock_code/s_state1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.289    door_lock_code/s_state1_inferred__5/i__carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  door_lock_code/s_state1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.403    door_lock_code/s_state1_inferred__5/i__carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 f  door_lock_code/s_state1_inferred__5/i__carry__2/CO[3]
                         net (fo=36, routed)          1.567     9.084    door_lock_code/load
    SLICE_X6Y29          LUT2 (Prop_lut2_I1_O)        0.124     9.208 r  door_lock_code/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.208    door_lock_code/counter[0]_i_7_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.721 r  door_lock_code/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.721    door_lock_code/counter_reg[0]_i_2_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.838 r  door_lock_code/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.838    door_lock_code/counter_reg[4]_i_1_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.955 r  door_lock_code/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.955    door_lock_code/counter_reg[8]_i_1_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.072 r  door_lock_code/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.072    door_lock_code/counter_reg[12]_i_1_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.189 r  door_lock_code/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.189    door_lock_code/counter_reg[16]_i_1_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.306 r  door_lock_code/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.306    door_lock_code/counter_reg[20]_i_1_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.423 r  door_lock_code/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.423    door_lock_code/counter_reg[24]_i_1_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.662 r  door_lock_code/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.662    door_lock_code/counter_reg[28]_i_1_n_5
    SLICE_X6Y36          FDRE                                         r  door_lock_code/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.515    14.887    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  door_lock_code/counter_reg[30]/C
                         clock pessimism              0.272    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X6Y36          FDRE (Setup_fdre_C_D)        0.109    15.232    door_lock_code/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -10.662    
  -------------------------------------------------------------------
                         slack                                  4.571    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 door_lock_code/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 3.092ns (56.567%)  route 2.374ns (43.433%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.624     5.176    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  door_lock_code/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.518     5.694 f  door_lock_code/counter_reg[3]/Q
                         net (fo=3, routed)           0.807     6.501    door_lock_code/counter_reg[3]
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.124     6.625 r  door_lock_code/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.625    door_lock_code/i__carry_i_7_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  door_lock_code/s_state1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.175    door_lock_code/s_state1_inferred__5/i__carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  door_lock_code/s_state1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.289    door_lock_code/s_state1_inferred__5/i__carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  door_lock_code/s_state1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.403    door_lock_code/s_state1_inferred__5/i__carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 f  door_lock_code/s_state1_inferred__5/i__carry__2/CO[3]
                         net (fo=36, routed)          1.567     9.084    door_lock_code/load
    SLICE_X6Y29          LUT2 (Prop_lut2_I1_O)        0.124     9.208 r  door_lock_code/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.208    door_lock_code/counter[0]_i_7_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.721 r  door_lock_code/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.721    door_lock_code/counter_reg[0]_i_2_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.838 r  door_lock_code/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.838    door_lock_code/counter_reg[4]_i_1_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.955 r  door_lock_code/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.955    door_lock_code/counter_reg[8]_i_1_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.072 r  door_lock_code/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.072    door_lock_code/counter_reg[12]_i_1_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.189 r  door_lock_code/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.189    door_lock_code/counter_reg[16]_i_1_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.306 r  door_lock_code/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.306    door_lock_code/counter_reg[20]_i_1_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.423 r  door_lock_code/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.423    door_lock_code/counter_reg[24]_i_1_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.642 r  door_lock_code/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.642    door_lock_code/counter_reg[28]_i_1_n_7
    SLICE_X6Y36          FDRE                                         r  door_lock_code/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.515    14.887    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  door_lock_code/counter_reg[28]/C
                         clock pessimism              0.272    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X6Y36          FDRE (Setup_fdre_C_D)        0.109    15.232    door_lock_code/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.604ns  (required time - arrival time)
  Source:                 door_lock_code/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 3.079ns (56.463%)  route 2.374ns (43.537%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.624     5.176    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  door_lock_code/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.518     5.694 f  door_lock_code/counter_reg[3]/Q
                         net (fo=3, routed)           0.807     6.501    door_lock_code/counter_reg[3]
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.124     6.625 r  door_lock_code/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.625    door_lock_code/i__carry_i_7_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  door_lock_code/s_state1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.175    door_lock_code/s_state1_inferred__5/i__carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  door_lock_code/s_state1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.289    door_lock_code/s_state1_inferred__5/i__carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  door_lock_code/s_state1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.403    door_lock_code/s_state1_inferred__5/i__carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 f  door_lock_code/s_state1_inferred__5/i__carry__2/CO[3]
                         net (fo=36, routed)          1.567     9.084    door_lock_code/load
    SLICE_X6Y29          LUT2 (Prop_lut2_I1_O)        0.124     9.208 r  door_lock_code/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.208    door_lock_code/counter[0]_i_7_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.721 r  door_lock_code/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.721    door_lock_code/counter_reg[0]_i_2_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.838 r  door_lock_code/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.838    door_lock_code/counter_reg[4]_i_1_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.955 r  door_lock_code/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.955    door_lock_code/counter_reg[8]_i_1_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.072 r  door_lock_code/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.072    door_lock_code/counter_reg[12]_i_1_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.189 r  door_lock_code/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.189    door_lock_code/counter_reg[16]_i_1_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.306 r  door_lock_code/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.306    door_lock_code/counter_reg[20]_i_1_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.629 r  door_lock_code/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.629    door_lock_code/counter_reg[24]_i_1_n_6
    SLICE_X6Y35          FDRE                                         r  door_lock_code/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.515    14.887    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y35          FDRE                                         r  door_lock_code/counter_reg[25]/C
                         clock pessimism              0.272    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X6Y35          FDRE (Setup_fdre_C_D)        0.109    15.232    door_lock_code/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -10.629    
  -------------------------------------------------------------------
                         slack                                  4.604    

Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 door_lock_code/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 3.071ns (56.399%)  route 2.374ns (43.601%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.624     5.176    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  door_lock_code/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.518     5.694 f  door_lock_code/counter_reg[3]/Q
                         net (fo=3, routed)           0.807     6.501    door_lock_code/counter_reg[3]
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.124     6.625 r  door_lock_code/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.625    door_lock_code/i__carry_i_7_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  door_lock_code/s_state1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.175    door_lock_code/s_state1_inferred__5/i__carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  door_lock_code/s_state1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.289    door_lock_code/s_state1_inferred__5/i__carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  door_lock_code/s_state1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.403    door_lock_code/s_state1_inferred__5/i__carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 f  door_lock_code/s_state1_inferred__5/i__carry__2/CO[3]
                         net (fo=36, routed)          1.567     9.084    door_lock_code/load
    SLICE_X6Y29          LUT2 (Prop_lut2_I1_O)        0.124     9.208 r  door_lock_code/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.208    door_lock_code/counter[0]_i_7_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.721 r  door_lock_code/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.721    door_lock_code/counter_reg[0]_i_2_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.838 r  door_lock_code/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.838    door_lock_code/counter_reg[4]_i_1_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.955 r  door_lock_code/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.955    door_lock_code/counter_reg[8]_i_1_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.072 r  door_lock_code/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.072    door_lock_code/counter_reg[12]_i_1_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.189 r  door_lock_code/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.189    door_lock_code/counter_reg[16]_i_1_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.306 r  door_lock_code/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.306    door_lock_code/counter_reg[20]_i_1_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.621 r  door_lock_code/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.621    door_lock_code/counter_reg[24]_i_1_n_4
    SLICE_X6Y35          FDRE                                         r  door_lock_code/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.515    14.887    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y35          FDRE                                         r  door_lock_code/counter_reg[27]/C
                         clock pessimism              0.272    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X6Y35          FDRE (Setup_fdre_C_D)        0.109    15.232    door_lock_code/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -10.621    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.688ns  (required time - arrival time)
  Source:                 door_lock_code/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.369ns  (logic 2.995ns (55.782%)  route 2.374ns (44.218%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.624     5.176    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  door_lock_code/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.518     5.694 f  door_lock_code/counter_reg[3]/Q
                         net (fo=3, routed)           0.807     6.501    door_lock_code/counter_reg[3]
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.124     6.625 r  door_lock_code/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.625    door_lock_code/i__carry_i_7_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  door_lock_code/s_state1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.175    door_lock_code/s_state1_inferred__5/i__carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  door_lock_code/s_state1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.289    door_lock_code/s_state1_inferred__5/i__carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  door_lock_code/s_state1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.403    door_lock_code/s_state1_inferred__5/i__carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 f  door_lock_code/s_state1_inferred__5/i__carry__2/CO[3]
                         net (fo=36, routed)          1.567     9.084    door_lock_code/load
    SLICE_X6Y29          LUT2 (Prop_lut2_I1_O)        0.124     9.208 r  door_lock_code/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.208    door_lock_code/counter[0]_i_7_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.721 r  door_lock_code/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.721    door_lock_code/counter_reg[0]_i_2_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.838 r  door_lock_code/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.838    door_lock_code/counter_reg[4]_i_1_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.955 r  door_lock_code/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.955    door_lock_code/counter_reg[8]_i_1_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.072 r  door_lock_code/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.072    door_lock_code/counter_reg[12]_i_1_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.189 r  door_lock_code/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.189    door_lock_code/counter_reg[16]_i_1_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.306 r  door_lock_code/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.306    door_lock_code/counter_reg[20]_i_1_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.545 r  door_lock_code/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.545    door_lock_code/counter_reg[24]_i_1_n_5
    SLICE_X6Y35          FDRE                                         r  door_lock_code/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.515    14.887    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y35          FDRE                                         r  door_lock_code/counter_reg[26]/C
                         clock pessimism              0.272    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X6Y35          FDRE (Setup_fdre_C_D)        0.109    15.232    door_lock_code/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -10.545    
  -------------------------------------------------------------------
                         slack                                  4.688    

Slack (MET) :             4.708ns  (required time - arrival time)
  Source:                 door_lock_code/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.349ns  (logic 2.975ns (55.617%)  route 2.374ns (44.383%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.624     5.176    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  door_lock_code/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.518     5.694 f  door_lock_code/counter_reg[3]/Q
                         net (fo=3, routed)           0.807     6.501    door_lock_code/counter_reg[3]
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.124     6.625 r  door_lock_code/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.625    door_lock_code/i__carry_i_7_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  door_lock_code/s_state1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.175    door_lock_code/s_state1_inferred__5/i__carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  door_lock_code/s_state1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.289    door_lock_code/s_state1_inferred__5/i__carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  door_lock_code/s_state1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.403    door_lock_code/s_state1_inferred__5/i__carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 f  door_lock_code/s_state1_inferred__5/i__carry__2/CO[3]
                         net (fo=36, routed)          1.567     9.084    door_lock_code/load
    SLICE_X6Y29          LUT2 (Prop_lut2_I1_O)        0.124     9.208 r  door_lock_code/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.208    door_lock_code/counter[0]_i_7_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.721 r  door_lock_code/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.721    door_lock_code/counter_reg[0]_i_2_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.838 r  door_lock_code/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.838    door_lock_code/counter_reg[4]_i_1_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.955 r  door_lock_code/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.955    door_lock_code/counter_reg[8]_i_1_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.072 r  door_lock_code/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.072    door_lock_code/counter_reg[12]_i_1_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.189 r  door_lock_code/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.189    door_lock_code/counter_reg[16]_i_1_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.306 r  door_lock_code/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.306    door_lock_code/counter_reg[20]_i_1_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.525 r  door_lock_code/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.525    door_lock_code/counter_reg[24]_i_1_n_7
    SLICE_X6Y35          FDRE                                         r  door_lock_code/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.515    14.887    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y35          FDRE                                         r  door_lock_code/counter_reg[24]/C
                         clock pessimism              0.272    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X6Y35          FDRE (Setup_fdre_C_D)        0.109    15.232    door_lock_code/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -10.525    
  -------------------------------------------------------------------
                         slack                                  4.708    

Slack (MET) :             4.720ns  (required time - arrival time)
  Source:                 door_lock_code/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.336ns  (logic 2.962ns (55.509%)  route 2.374ns (44.491%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.624     5.176    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  door_lock_code/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.518     5.694 f  door_lock_code/counter_reg[3]/Q
                         net (fo=3, routed)           0.807     6.501    door_lock_code/counter_reg[3]
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.124     6.625 r  door_lock_code/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.625    door_lock_code/i__carry_i_7_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  door_lock_code/s_state1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.175    door_lock_code/s_state1_inferred__5/i__carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  door_lock_code/s_state1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.289    door_lock_code/s_state1_inferred__5/i__carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  door_lock_code/s_state1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.403    door_lock_code/s_state1_inferred__5/i__carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 f  door_lock_code/s_state1_inferred__5/i__carry__2/CO[3]
                         net (fo=36, routed)          1.567     9.084    door_lock_code/load
    SLICE_X6Y29          LUT2 (Prop_lut2_I1_O)        0.124     9.208 r  door_lock_code/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.208    door_lock_code/counter[0]_i_7_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.721 r  door_lock_code/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.721    door_lock_code/counter_reg[0]_i_2_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.838 r  door_lock_code/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.838    door_lock_code/counter_reg[4]_i_1_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.955 r  door_lock_code/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.955    door_lock_code/counter_reg[8]_i_1_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.072 r  door_lock_code/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.072    door_lock_code/counter_reg[12]_i_1_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.189 r  door_lock_code/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.189    door_lock_code/counter_reg[16]_i_1_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.512 r  door_lock_code/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.512    door_lock_code/counter_reg[20]_i_1_n_6
    SLICE_X6Y34          FDRE                                         r  door_lock_code/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.514    14.886    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  door_lock_code/counter_reg[21]/C
                         clock pessimism              0.272    15.158    
                         clock uncertainty           -0.035    15.122    
    SLICE_X6Y34          FDRE (Setup_fdre_C_D)        0.109    15.231    door_lock_code/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.231    
                         arrival time                         -10.512    
  -------------------------------------------------------------------
                         slack                                  4.720    

Slack (MET) :             4.728ns  (required time - arrival time)
  Source:                 door_lock_code/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.328ns  (logic 2.954ns (55.442%)  route 2.374ns (44.558%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.624     5.176    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  door_lock_code/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.518     5.694 f  door_lock_code/counter_reg[3]/Q
                         net (fo=3, routed)           0.807     6.501    door_lock_code/counter_reg[3]
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.124     6.625 r  door_lock_code/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.625    door_lock_code/i__carry_i_7_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  door_lock_code/s_state1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.175    door_lock_code/s_state1_inferred__5/i__carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  door_lock_code/s_state1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.289    door_lock_code/s_state1_inferred__5/i__carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  door_lock_code/s_state1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.403    door_lock_code/s_state1_inferred__5/i__carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 f  door_lock_code/s_state1_inferred__5/i__carry__2/CO[3]
                         net (fo=36, routed)          1.567     9.084    door_lock_code/load
    SLICE_X6Y29          LUT2 (Prop_lut2_I1_O)        0.124     9.208 r  door_lock_code/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.208    door_lock_code/counter[0]_i_7_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.721 r  door_lock_code/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.721    door_lock_code/counter_reg[0]_i_2_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.838 r  door_lock_code/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.838    door_lock_code/counter_reg[4]_i_1_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.955 r  door_lock_code/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.955    door_lock_code/counter_reg[8]_i_1_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.072 r  door_lock_code/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.072    door_lock_code/counter_reg[12]_i_1_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.189 r  door_lock_code/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.189    door_lock_code/counter_reg[16]_i_1_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.504 r  door_lock_code/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.504    door_lock_code/counter_reg[20]_i_1_n_4
    SLICE_X6Y34          FDRE                                         r  door_lock_code/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.514    14.886    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  door_lock_code/counter_reg[23]/C
                         clock pessimism              0.272    15.158    
                         clock uncertainty           -0.035    15.122    
    SLICE_X6Y34          FDRE (Setup_fdre_C_D)        0.109    15.231    door_lock_code/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.231    
                         arrival time                         -10.504    
  -------------------------------------------------------------------
                         slack                                  4.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 keyboard_decoder0/s_btn_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_decoder0/decoder_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.190ns (63.569%)  route 0.109ns (36.431%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.585     1.498    keyboard_decoder0/CLK
    SLICE_X4Y21          FDRE                                         r  keyboard_decoder0/s_btn_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  keyboard_decoder0/s_btn_in_reg[0]/Q
                         net (fo=4, routed)           0.109     1.748    keyboard_decoder0/s_btn_in[0]
    SLICE_X5Y21          LUT4 (Prop_lut4_I3_O)        0.049     1.797 r  keyboard_decoder0/decoder_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.797    keyboard_decoder0/decoder_out[2]
    SLICE_X5Y21          FDRE                                         r  keyboard_decoder0/decoder_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.854     2.012    keyboard_decoder0/CLK
    SLICE_X5Y21          FDRE                                         r  keyboard_decoder0/decoder_out_reg[2]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X5Y21          FDRE (Hold_fdre_C_D)         0.107     1.618    keyboard_decoder0/decoder_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 keyboard_decoder0/s_btn_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_decoder0/decoder_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.585     1.498    keyboard_decoder0/CLK
    SLICE_X4Y21          FDRE                                         r  keyboard_decoder0/s_btn_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  keyboard_decoder0/s_btn_in_reg[0]/Q
                         net (fo=4, routed)           0.108     1.747    keyboard_decoder0/s_btn_in[0]
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.045     1.792 r  keyboard_decoder0/decoder_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.792    keyboard_decoder0/decoder_out[0]
    SLICE_X5Y21          FDRE                                         r  keyboard_decoder0/decoder_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.854     2.012    keyboard_decoder0/CLK
    SLICE_X5Y21          FDRE                                         r  keyboard_decoder0/decoder_out_reg[0]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X5Y21          FDRE (Hold_fdre_C_D)         0.091     1.602    keyboard_decoder0/decoder_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 keyboard_decoder0/s_btn_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_decoder0/decoder_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.075%)  route 0.109ns (36.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.585     1.498    keyboard_decoder0/CLK
    SLICE_X4Y21          FDRE                                         r  keyboard_decoder0/s_btn_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.141     1.639 f  keyboard_decoder0/s_btn_in_reg[0]/Q
                         net (fo=4, routed)           0.109     1.748    keyboard_decoder0/s_btn_in[0]
    SLICE_X5Y21          LUT3 (Prop_lut3_I2_O)        0.045     1.793 r  keyboard_decoder0/decoder_out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.793    keyboard_decoder0/decoder_out[1]
    SLICE_X5Y21          FDRE                                         r  keyboard_decoder0/decoder_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.854     2.012    keyboard_decoder0/CLK
    SLICE_X5Y21          FDRE                                         r  keyboard_decoder0/decoder_out_reg[1]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X5Y21          FDRE (Hold_fdre_C_D)         0.092     1.603    keyboard_decoder0/decoder_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 door_lock_code/entered_password_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/current_password_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.583     1.496    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  door_lock_code/entered_password_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.164     1.660 r  door_lock_code/entered_password_reg[6]/Q
                         net (fo=3, routed)           0.128     1.789    door_lock_code/entered_password[6]
    SLICE_X7Y23          FDRE                                         r  door_lock_code/current_password_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.851     2.009    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  door_lock_code/current_password_reg[6]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X7Y23          FDRE (Hold_fdre_C_D)         0.075     1.584    door_lock_code/current_password_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 door_lock_code/entered_password_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/current_password_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.583     1.496    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  door_lock_code/entered_password_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.164     1.660 r  door_lock_code/entered_password_reg[7]/Q
                         net (fo=3, routed)           0.128     1.789    door_lock_code/entered_password[7]
    SLICE_X7Y23          FDRE                                         r  door_lock_code/current_password_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.851     2.009    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  door_lock_code/current_password_reg[7]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X7Y23          FDRE (Hold_fdre_C_D)         0.071     1.580    door_lock_code/current_password_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 door_lock_code/FSM_onehot_s_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/FSM_onehot_s_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.514%)  route 0.089ns (26.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.555     1.468    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y24          FDRE                                         r  door_lock_code/FSM_onehot_s_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.148     1.616 r  door_lock_code/FSM_onehot_s_state_reg[6]/Q
                         net (fo=10, routed)          0.089     1.705    door_lock_code/Q[1]
    SLICE_X8Y24          LUT5 (Prop_lut5_I4_O)        0.098     1.803 r  door_lock_code/FSM_onehot_s_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.803    door_lock_code/FSM_onehot_s_state[0]_i_1_n_0
    SLICE_X8Y24          FDSE                                         r  door_lock_code/FSM_onehot_s_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.822     1.980    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y24          FDSE                                         r  door_lock_code/FSM_onehot_s_state_reg[0]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X8Y24          FDSE (Hold_fdse_C_D)         0.121     1.589    door_lock_code/FSM_onehot_s_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/ce_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.582%)  route 0.168ns (47.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.558     1.471    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  driver_seg_4/clk_en0/s_cnt_local_reg[0]/Q
                         net (fo=3, routed)           0.168     1.780    driver_seg_4/clk_en0/s_cnt_local_reg[0]
    SLICE_X8Y29          LUT6 (Prop_lut6_I2_O)        0.045     1.825 r  driver_seg_4/clk_en0/ce_o_i_1/O
                         net (fo=1, routed)           0.000     1.825    driver_seg_4/clk_en0/ce_o_i_1_n_0
    SLICE_X8Y29          FDRE                                         r  driver_seg_4/clk_en0/ce_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.827     1.985    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  driver_seg_4/clk_en0/ce_o_reg/C
                         clock pessimism             -0.499     1.486    
    SLICE_X8Y29          FDRE (Hold_fdre_C_D)         0.120     1.606    driver_seg_4/clk_en0/ce_o_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 door_lock_code/entered_password_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/current_password_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.880%)  route 0.153ns (52.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.585     1.498    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  door_lock_code/entered_password_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  door_lock_code/entered_password_reg[10]/Q
                         net (fo=3, routed)           0.153     1.793    door_lock_code/entered_password[10]
    SLICE_X7Y25          FDRE                                         r  door_lock_code/current_password_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.850     2.008    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  door_lock_code/current_password_reg[10]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X7Y25          FDRE (Hold_fdre_C_D)         0.055     1.563    door_lock_code/current_password_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 door_lock_code/FSM_onehot_s_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/FSM_onehot_s_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (53.975%)  route 0.178ns (46.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.555     1.468    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y25          FDRE                                         r  door_lock_code/FSM_onehot_s_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  door_lock_code/FSM_onehot_s_state_reg[4]/Q
                         net (fo=9, routed)           0.178     1.811    door_lock_code/FSM_onehot_s_state_reg_n_0_[4]
    SLICE_X8Y24          LUT6 (Prop_lut6_I0_O)        0.045     1.856 r  door_lock_code/FSM_onehot_s_state[5]_i_1/O
                         net (fo=1, routed)           0.000     1.856    door_lock_code/FSM_onehot_s_state[5]_i_1_n_0
    SLICE_X8Y24          FDRE                                         r  door_lock_code/FSM_onehot_s_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.822     1.980    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y24          FDRE                                         r  door_lock_code/FSM_onehot_s_state_reg[5]/C
                         clock pessimism             -0.479     1.501    
    SLICE_X8Y24          FDRE (Hold_fdre_C_D)         0.121     1.622    door_lock_code/FSM_onehot_s_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 keyboard_decoder0/decoder_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/entered_password_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.940%)  route 0.180ns (56.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.585     1.498    keyboard_decoder0/CLK
    SLICE_X5Y21          FDRE                                         r  keyboard_decoder0/decoder_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  keyboard_decoder0/decoder_out_reg[1]/Q
                         net (fo=13, routed)          0.180     1.819    door_lock_code/entered_password_reg[15]_0[1]
    SLICE_X7Y22          FDRE                                         r  door_lock_code/entered_password_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.853     2.011    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y22          FDRE                                         r  door_lock_code/entered_password_reg[9]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X7Y22          FDRE (Hold_fdre_C_D)         0.070     1.581    door_lock_code/entered_password_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y25     door_lock_code/FSM_onehot_s_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y24     door_lock_code/FSM_onehot_s_state_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y24     door_lock_code/FSM_onehot_s_state_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y29     door_lock_code/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y31     door_lock_code/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y31     door_lock_code/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y32     door_lock_code/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y34     door_lock_code/counter_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y34     door_lock_code/counter_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y34     door_lock_code/counter_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y34     door_lock_code/counter_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y34     door_lock_code/counter_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y34     door_lock_code/counter_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y35     door_lock_code/counter_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y35     door_lock_code/counter_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y35     door_lock_code/counter_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y35     door_lock_code/counter_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y36     door_lock_code/counter_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y36     door_lock_code/counter_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y32     door_lock_code/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y34     door_lock_code/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y34     door_lock_code/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y34     door_lock_code/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y34     door_lock_code/counter_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y24     door_lock_code/current_password_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y25     door_lock_code/current_password_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y23     door_lock_code/current_password_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y25     door_lock_code/current_password_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y25     door_lock_code/current_password_reg[13]/C



