21:43:31 INFO  : Launching XSDB server: xsdb -n -interactive /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/temp_xsdb_launch_script.tcl
21:43:36 INFO  : XSDB server has started successfully.
21:43:36 INFO  : Processing command line option -hwspec /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf.
21:46:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:13 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
21:46:13 INFO  : 'jtag frequency' command is executed.
21:46:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
21:46:15 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:46:15 INFO  : Context for processor 'microblaze_0' is selected.
21:46:15 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:46:15 INFO  : Context for processor 'microblaze_0' is selected.
21:46:15 INFO  : System reset is completed.
21:46:18 INFO  : 'after 3000' command is executed.
21:46:18 INFO  : Context for processor 'microblaze_0' is selected.
21:46:18 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
21:46:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

21:46:18 INFO  : Memory regions updated for context MicroBlaze #0
21:46:18 INFO  : Context for processor 'microblaze_0' is selected.
21:46:18 INFO  : 'con' command is executed.
21:46:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

21:46:18 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:46:48 INFO  : Disconnected from the channel tcfchan#1.
22:09:33 INFO  : Launching XSDB server: xsdb -n -interactive /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/temp_xsdb_launch_script.tcl
22:09:35 INFO  : XSDB server has started successfully.
22:09:35 INFO  : Processing command line option -hwspec /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf.
22:09:35 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
22:09:35 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1473562536000,  Project:1473557188000
22:09:35 INFO  : The hardware specification for project 'block_design_wrapper_hw_platform_0' is different from /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf.
22:09:35 INFO  : Copied contents of /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf into /block_design_wrapper_hw_platform_0/system.hdf.
22:09:36 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:09:37 INFO  : 
22:09:38 INFO  : Updating hardware inferred compiler options for mb_app_0.
22:09:38 INFO  : Clearing existing target manager status.
22:27:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:48 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
22:27:48 INFO  : 'jtag frequency' command is executed.
22:27:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
22:27:52 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:27:52 INFO  : Context for processor 'microblaze_0' is selected.
22:27:52 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:27:52 INFO  : Context for processor 'microblaze_0' is selected.
22:27:52 INFO  : System reset is completed.
22:27:55 INFO  : 'after 3000' command is executed.
22:27:55 INFO  : Context for processor 'microblaze_0' is selected.
22:27:55 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
22:27:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

22:27:55 INFO  : Memory regions updated for context MicroBlaze #0
22:27:55 INFO  : Context for processor 'microblaze_0' is selected.
22:27:55 INFO  : 'con' command is executed.
22:27:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

22:27:55 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:28:37 INFO  : Disconnected from the channel tcfchan#1.
22:28:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:28:38 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
22:28:38 INFO  : 'jtag frequency' command is executed.
22:28:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
22:28:40 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:28:40 INFO  : Context for processor 'microblaze_0' is selected.
22:28:40 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:28:40 INFO  : Context for processor 'microblaze_0' is selected.
22:28:41 INFO  : System reset is completed.
22:28:44 INFO  : 'after 3000' command is executed.
22:28:44 INFO  : Context for processor 'microblaze_0' is selected.
22:28:44 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
22:28:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

22:28:44 INFO  : Memory regions updated for context MicroBlaze #0
22:28:44 INFO  : Context for processor 'microblaze_0' is selected.
22:28:44 INFO  : 'con' command is executed.
22:28:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

22:28:44 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
23:14:26 INFO  : Disconnected from the channel tcfchan#2.
23:14:27 ERROR : Unexpected error while parsing XMD response ï¿¿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
08:32:00 INFO  : Launching XSDB server: xsdb -n -interactive /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/temp_xsdb_launch_script.tcl
08:32:01 INFO  : XSDB server has started successfully.
08:32:01 INFO  : Processing command line option -hwspec /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf.
08:32:01 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
08:39:46 INFO  : Example project mb_app_0_bsp_xaxidma_example_sg_intr_1 has been created successfully.
18:57:02 INFO  : Launching XSDB server: xsdb -n -interactive /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/temp_xsdb_launch_script.tcl
18:57:03 INFO  : XSDB server has started successfully.
18:57:03 INFO  : Processing command line option -hwspec /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf.
18:57:03 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
19:20:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:40 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
19:20:40 INFO  : 'jtag frequency' command is executed.
19:20:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
19:20:43 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:20:43 INFO  : Context for processor 'microblaze_0' is selected.
19:20:43 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
19:20:43 INFO  : Context for processor 'microblaze_0' is selected.
19:20:43 INFO  : System reset is completed.
19:20:46 INFO  : 'after 3000' command is executed.
19:20:46 INFO  : Context for processor 'microblaze_0' is selected.
19:20:46 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
19:20:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

19:20:46 INFO  : Memory regions updated for context MicroBlaze #0
19:20:46 INFO  : Context for processor 'microblaze_0' is selected.
19:20:46 INFO  : 'con' command is executed.
19:20:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

19:20:47 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
20:34:20 INFO  : Disconnected from the channel tcfchan#1.
20:34:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:20 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
20:34:20 INFO  : 'jtag frequency' command is executed.
20:34:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
20:34:22 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:34:22 INFO  : Context for processor 'microblaze_0' is selected.
20:34:23 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
20:34:23 INFO  : Context for processor 'microblaze_0' is selected.
20:34:23 INFO  : System reset is completed.
20:34:26 INFO  : 'after 3000' command is executed.
20:34:26 INFO  : Context for processor 'microblaze_0' is selected.
20:34:26 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
20:34:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

20:34:26 INFO  : Memory regions updated for context MicroBlaze #0
20:34:26 INFO  : Context for processor 'microblaze_0' is selected.
20:34:26 INFO  : 'con' command is executed.
20:34:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

20:34:26 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
20:36:40 INFO  : Disconnected from the channel tcfchan#2.
20:36:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:36:40 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
20:36:40 INFO  : 'jtag frequency' command is executed.
20:36:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
20:36:42 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:36:42 INFO  : Context for processor 'microblaze_0' is selected.
20:36:43 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
20:36:43 INFO  : Context for processor 'microblaze_0' is selected.
20:36:43 INFO  : System reset is completed.
20:36:46 INFO  : 'after 3000' command is executed.
20:36:46 INFO  : Context for processor 'microblaze_0' is selected.
20:36:46 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
20:36:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

20:36:46 INFO  : Memory regions updated for context MicroBlaze #0
20:36:46 INFO  : Context for processor 'microblaze_0' is selected.
20:36:46 INFO  : 'con' command is executed.
20:36:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

20:36:46 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
20:44:08 INFO  : Disconnected from the channel tcfchan#3.
20:44:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:08 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
20:44:08 INFO  : 'jtag frequency' command is executed.
20:44:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
20:44:10 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:44:10 INFO  : Context for processor 'microblaze_0' is selected.
20:44:11 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
20:44:11 INFO  : Context for processor 'microblaze_0' is selected.
20:44:11 INFO  : System reset is completed.
20:44:14 INFO  : 'after 3000' command is executed.
20:44:14 INFO  : Context for processor 'microblaze_0' is selected.
20:44:14 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
20:44:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

20:44:14 INFO  : Memory regions updated for context MicroBlaze #0
20:44:14 INFO  : Context for processor 'microblaze_0' is selected.
20:44:14 INFO  : 'con' command is executed.
20:44:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

20:44:14 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
20:44:28 INFO  : Disconnected from the channel tcfchan#4.
20:44:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:28 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
20:44:28 INFO  : 'jtag frequency' command is executed.
20:44:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
20:44:33 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:44:33 INFO  : Context for processor 'microblaze_0' is selected.
20:44:33 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
20:44:34 INFO  : Context for processor 'microblaze_0' is selected.
20:44:34 INFO  : System reset is completed.
20:44:37 INFO  : 'after 3000' command is executed.
20:44:37 INFO  : Context for processor 'microblaze_0' is selected.
20:44:37 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
20:44:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

20:44:37 INFO  : Memory regions updated for context MicroBlaze #0
20:44:37 INFO  : Context for processor 'microblaze_0' is selected.
20:44:37 INFO  : 'con' command is executed.
20:44:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

20:44:37 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
20:47:56 INFO  : Disconnected from the channel tcfchan#5.
20:47:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:47:56 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
20:47:56 INFO  : 'jtag frequency' command is executed.
20:47:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
20:48:02 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:48:02 INFO  : Context for processor 'microblaze_0' is selected.
20:48:03 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
20:48:03 INFO  : Context for processor 'microblaze_0' is selected.
20:48:03 INFO  : System reset is completed.
20:48:06 INFO  : 'after 3000' command is executed.
20:48:06 INFO  : Context for processor 'microblaze_0' is selected.
20:48:06 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
20:48:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

20:48:06 INFO  : Memory regions updated for context MicroBlaze #0
20:48:06 INFO  : Context for processor 'microblaze_0' is selected.
20:48:06 INFO  : 'con' command is executed.
20:48:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

20:48:06 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
20:57:11 INFO  : Disconnected from the channel tcfchan#6.
20:57:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:12 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
20:57:12 INFO  : 'jtag frequency' command is executed.
20:57:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
20:57:17 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:57:17 INFO  : Context for processor 'microblaze_0' is selected.
20:57:17 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
20:57:18 INFO  : Context for processor 'microblaze_0' is selected.
20:57:18 INFO  : System reset is completed.
20:57:21 INFO  : 'after 3000' command is executed.
20:57:21 INFO  : Context for processor 'microblaze_0' is selected.
20:57:21 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
20:57:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

20:57:21 INFO  : Memory regions updated for context MicroBlaze #0
20:57:21 INFO  : Context for processor 'microblaze_0' is selected.
20:57:21 INFO  : 'con' command is executed.
20:57:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

20:57:21 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:07:36 INFO  : Disconnected from the channel tcfchan#7.
21:07:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:36 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
21:07:36 INFO  : 'jtag frequency' command is executed.
21:07:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
21:07:42 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:07:42 INFO  : Context for processor 'microblaze_0' is selected.
21:07:42 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:07:42 INFO  : Context for processor 'microblaze_0' is selected.
21:07:42 INFO  : System reset is completed.
21:07:45 INFO  : 'after 3000' command is executed.
21:07:45 INFO  : Context for processor 'microblaze_0' is selected.
21:07:45 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
21:07:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

21:07:46 INFO  : Memory regions updated for context MicroBlaze #0
21:07:46 INFO  : Context for processor 'microblaze_0' is selected.
21:07:46 INFO  : 'con' command is executed.
21:07:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

21:07:46 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:09:58 INFO  : Disconnected from the channel tcfchan#8.
21:09:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:09:59 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
21:09:59 INFO  : 'jtag frequency' command is executed.
21:09:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
21:10:04 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:10:04 INFO  : Context for processor 'microblaze_0' is selected.
21:10:05 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:10:05 INFO  : Context for processor 'microblaze_0' is selected.
21:10:05 INFO  : System reset is completed.
21:10:08 INFO  : 'after 3000' command is executed.
21:10:08 INFO  : Context for processor 'microblaze_0' is selected.
21:10:08 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
21:10:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

21:10:08 INFO  : Memory regions updated for context MicroBlaze #0
21:10:08 INFO  : Context for processor 'microblaze_0' is selected.
21:10:08 INFO  : 'con' command is executed.
21:10:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

21:10:08 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:15:12 INFO  : Disconnected from the channel tcfchan#9.
21:15:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:15:12 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
21:15:12 INFO  : 'jtag frequency' command is executed.
21:15:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
21:15:17 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:15:17 INFO  : Context for processor 'microblaze_0' is selected.
21:15:18 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:15:18 INFO  : Context for processor 'microblaze_0' is selected.
21:15:18 INFO  : System reset is completed.
21:15:21 INFO  : 'after 3000' command is executed.
21:15:21 INFO  : Context for processor 'microblaze_0' is selected.
21:15:21 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
21:15:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

21:15:21 INFO  : Memory regions updated for context MicroBlaze #0
21:15:21 INFO  : Context for processor 'microblaze_0' is selected.
21:15:21 INFO  : 'con' command is executed.
21:15:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

21:15:21 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:16:17 INFO  : Disconnected from the channel tcfchan#10.
21:16:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:16:17 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
21:16:17 INFO  : 'jtag frequency' command is executed.
21:16:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
21:16:23 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:16:23 INFO  : Context for processor 'microblaze_0' is selected.
21:16:24 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:16:24 INFO  : Context for processor 'microblaze_0' is selected.
21:16:24 INFO  : System reset is completed.
21:16:27 INFO  : 'after 3000' command is executed.
21:16:27 INFO  : Context for processor 'microblaze_0' is selected.
21:16:27 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
21:16:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

21:16:27 INFO  : Memory regions updated for context MicroBlaze #0
21:16:27 INFO  : Context for processor 'microblaze_0' is selected.
21:16:27 INFO  : 'con' command is executed.
21:16:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

21:16:27 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:16:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1473901501000,  Project:1473562536000
21:16:56 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:16:58 INFO  : Copied contents of /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf into /block_design_wrapper_hw_platform_0/system.hdf.
21:16:58 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:16:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-c3285874a1ed468b80968331bf231cee-systemd-timesyncd.service-HOiBPc"

21:16:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-c3285874a1ed468b80968331bf231cee-colord.service-PPjzMm"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-c3285874a1ed468b80968331bf231cee-rtkit-daemon.service-9ozRu7"

21:16:59 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

21:16:59 ERROR : Error updating BSP project MSS files.
21:17:00 INFO  : Updating hardware inferred compiler options for mb_app_0.
21:17:01 INFO  : Updating hardware inferred compiler options for mb_app_0_bsp_xaxidma_example_sg_intr_1.
21:17:01 INFO  : Clearing existing target manager status.
21:17:29 INFO  : Disconnected from the channel tcfchan#11.
21:17:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:17:30 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
21:17:30 INFO  : 'jtag frequency' command is executed.
21:17:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
21:17:36 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:17:36 INFO  : Context for processor 'microblaze_0' is selected.
21:17:36 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:17:36 INFO  : Context for processor 'microblaze_0' is selected.
21:17:36 INFO  : System reset is completed.
21:17:39 INFO  : 'after 3000' command is executed.
21:17:39 INFO  : Context for processor 'microblaze_0' is selected.
21:17:39 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
21:17:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

21:17:39 INFO  : Memory regions updated for context MicroBlaze #0
21:17:39 INFO  : Context for processor 'microblaze_0' is selected.
21:17:40 INFO  : 'con' command is executed.
21:17:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

21:17:40 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:22:07 INFO  : Disconnected from the channel tcfchan#12.
21:22:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:22:07 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
21:22:07 INFO  : 'jtag frequency' command is executed.
21:22:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
21:22:13 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:22:13 INFO  : Context for processor 'microblaze_0' is selected.
21:22:13 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:22:13 INFO  : Context for processor 'microblaze_0' is selected.
21:22:13 INFO  : System reset is completed.
21:22:16 INFO  : 'after 3000' command is executed.
21:22:16 INFO  : Context for processor 'microblaze_0' is selected.
21:22:17 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
21:22:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

21:22:17 INFO  : Memory regions updated for context MicroBlaze #0
21:22:17 INFO  : Context for processor 'microblaze_0' is selected.
21:22:17 INFO  : 'con' command is executed.
21:22:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

21:22:17 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:24:41 INFO  : Disconnected from the channel tcfchan#13.
21:24:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:41 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
21:24:41 INFO  : 'jtag frequency' command is executed.
21:24:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
21:24:47 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:24:47 INFO  : Context for processor 'microblaze_0' is selected.
21:24:47 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:24:47 INFO  : Context for processor 'microblaze_0' is selected.
21:24:48 INFO  : System reset is completed.
21:24:51 INFO  : 'after 3000' command is executed.
21:24:51 INFO  : Context for processor 'microblaze_0' is selected.
21:24:51 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
21:24:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

21:24:51 INFO  : Memory regions updated for context MicroBlaze #0
21:24:51 INFO  : Context for processor 'microblaze_0' is selected.
21:24:51 INFO  : 'con' command is executed.
21:24:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

21:24:51 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:25:11 INFO  : Disconnected from the channel tcfchan#14.
21:25:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:11 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
21:25:11 INFO  : 'jtag frequency' command is executed.
21:25:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
21:25:16 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:25:16 INFO  : Context for processor 'microblaze_0' is selected.
21:25:16 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:25:16 INFO  : Context for processor 'microblaze_0' is selected.
21:25:16 INFO  : System reset is completed.
21:25:19 INFO  : 'after 3000' command is executed.
21:25:20 INFO  : Context for processor 'microblaze_0' is selected.
21:25:20 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
21:25:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

21:25:20 INFO  : Memory regions updated for context MicroBlaze #0
21:25:20 INFO  : Context for processor 'microblaze_0' is selected.
21:25:20 INFO  : 'con' command is executed.
21:25:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

21:25:20 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:25:40 INFO  : Disconnected from the channel tcfchan#15.
21:25:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:40 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
21:25:40 INFO  : 'jtag frequency' command is executed.
21:25:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
21:25:47 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:25:47 INFO  : Context for processor 'microblaze_0' is selected.
21:25:47 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:25:47 INFO  : Context for processor 'microblaze_0' is selected.
21:25:47 INFO  : System reset is completed.
21:25:50 INFO  : 'after 3000' command is executed.
21:25:50 INFO  : Context for processor 'microblaze_0' is selected.
21:25:50 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
21:25:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

21:25:50 INFO  : Memory regions updated for context MicroBlaze #0
21:25:50 INFO  : Context for processor 'microblaze_0' is selected.
21:25:51 INFO  : 'con' command is executed.
21:25:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

21:25:51 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:26:47 INFO  : Disconnected from the channel tcfchan#16.
21:26:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:47 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
21:26:47 INFO  : 'jtag frequency' command is executed.
21:26:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
21:26:54 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:26:54 INFO  : Context for processor 'microblaze_0' is selected.
21:26:54 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:26:54 INFO  : Context for processor 'microblaze_0' is selected.
21:26:54 INFO  : System reset is completed.
21:26:57 INFO  : 'after 3000' command is executed.
21:26:57 INFO  : Context for processor 'microblaze_0' is selected.
21:26:57 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
21:26:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

21:26:57 INFO  : Memory regions updated for context MicroBlaze #0
21:26:57 INFO  : Context for processor 'microblaze_0' is selected.
21:26:57 INFO  : 'con' command is executed.
21:26:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

21:26:57 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:28:40 INFO  : Disconnected from the channel tcfchan#17.
21:28:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:40 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
21:28:40 INFO  : 'jtag frequency' command is executed.
21:28:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
21:28:46 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:28:46 INFO  : Context for processor 'microblaze_0' is selected.
21:28:46 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:28:46 INFO  : Context for processor 'microblaze_0' is selected.
21:28:46 INFO  : System reset is completed.
21:28:49 INFO  : 'after 3000' command is executed.
21:28:49 INFO  : Context for processor 'microblaze_0' is selected.
21:28:50 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
21:28:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

21:28:50 INFO  : Memory regions updated for context MicroBlaze #0
21:28:50 INFO  : Context for processor 'microblaze_0' is selected.
21:28:50 INFO  : 'con' command is executed.
21:28:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

21:28:50 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:29:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:29:22 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
21:29:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:29:22 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
21:29:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:29:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:29:22 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

21:29:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:29:23 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
21:29:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:29:23 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
21:29:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:29:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:29:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:29:24 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
21:29:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:29:24 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
21:29:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:29:24 ERROR : Failed to closesw "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss"
Reason: Cannot close sw design '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss'.
Design is not opened in the current session.


21:29:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:29:31 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
21:29:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:29:31 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
21:29:31 ERROR : Unexpected error occurred during generating bsp sources
java.lang.reflect.InvocationTargetException
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:420)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:500)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:284)
	at org.eclipse.ui.internal.progress.ProgressManager$3.run(ProgressManager.java:997)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:1032)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:1007)
	at org.eclipse.ui.internal.progress.ProgressManager.run(ProgressManager.java:1208)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:124)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:78)
	at org.eclipse.ui.internal.handlers.HandlerProxy.execute(HandlerProxy.java:295)
	at org.eclipse.ui.internal.handlers.E4HandlerProxy.execute(E4HandlerProxy.java:90)
	at sun.reflect.GeneratedMethodAccessor47.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:56)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invokeUsingClass(InjectorImpl.java:252)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invoke(InjectorImpl.java:234)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.invoke(ContextInjectionFactory.java:132)
	at org.eclipse.e4.core.commands.internal.HandlerServiceHandler.execute(HandlerServiceHandler.java:152)
	at org.eclipse.core.commands.Command.executeWithChecks(Command.java:493)
	at org.eclipse.core.commands.ParameterizedCommand.executeWithChecks(ParameterizedCommand.java:486)
	at org.eclipse.e4.core.commands.internal.HandlerServiceImpl.executeHandler(HandlerServiceImpl.java:210)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.executeItem(HandledContributionItem.java:799)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.handleWidgetSelection(HandledContributionItem.java:675)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.access$7(HandledContributionItem.java:659)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem$4.handleEvent(HandledContributionItem.java:592)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4481)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1327)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3819)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3430)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1127)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:337)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1018)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:156)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:654)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:337)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:598)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:150)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:139)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:380)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:235)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:669)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:608)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1515)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1488)
Caused by: java.lang.IllegalArgumentException: Path must include project and resource name: /mb_app_0_bsp
	at org.eclipse.core.runtime.Assert.isLegal(Assert.java:63)
	at org.eclipse.core.internal.resources.Workspace.newResource(Workspace.java:2069)
	at org.eclipse.core.internal.resources.Container.getFolder(Container.java:196)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:169)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2241)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
21:29:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:29:37 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
21:29:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:29:37 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
21:29:37 ERROR : Unexpected error occurred during generating bsp sources
java.lang.reflect.InvocationTargetException
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:420)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:500)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:284)
	at org.eclipse.ui.internal.progress.ProgressManager$3.run(ProgressManager.java:997)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:1032)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:1007)
	at org.eclipse.ui.internal.progress.ProgressManager.run(ProgressManager.java:1208)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:124)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:78)
	at org.eclipse.ui.internal.handlers.HandlerProxy.execute(HandlerProxy.java:295)
	at org.eclipse.ui.internal.handlers.E4HandlerProxy.execute(E4HandlerProxy.java:90)
	at sun.reflect.GeneratedMethodAccessor47.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:56)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invokeUsingClass(InjectorImpl.java:252)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invoke(InjectorImpl.java:234)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.invoke(ContextInjectionFactory.java:132)
	at org.eclipse.e4.core.commands.internal.HandlerServiceHandler.execute(HandlerServiceHandler.java:152)
	at org.eclipse.core.commands.Command.executeWithChecks(Command.java:493)
	at org.eclipse.core.commands.ParameterizedCommand.executeWithChecks(ParameterizedCommand.java:486)
	at org.eclipse.e4.core.commands.internal.HandlerServiceImpl.executeHandler(HandlerServiceImpl.java:210)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.executeItem(HandledContributionItem.java:799)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.handleWidgetSelection(HandledContributionItem.java:675)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.access$7(HandledContributionItem.java:659)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem$4.handleEvent(HandledContributionItem.java:592)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4481)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1327)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3819)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3430)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1127)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:337)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1018)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:156)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:654)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:337)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:598)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:150)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:139)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:380)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:235)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:669)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:608)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1515)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1488)
Caused by: java.lang.IllegalArgumentException: Path must include project and resource name: /mb_app_0_bsp
	at org.eclipse.core.runtime.Assert.isLegal(Assert.java:63)
	at org.eclipse.core.internal.resources.Workspace.newResource(Workspace.java:2069)
	at org.eclipse.core.internal.resources.Container.getFolder(Container.java:196)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:169)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2241)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
21:29:42 INFO  : Disconnected from the channel tcfchan#18.
21:29:43 ERROR : Unexpected error while parsing XMD response ï¿¿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
21:29:55 INFO  : Launching XSDB server: xsdb -n -interactive /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/temp_xsdb_launch_script.tcl
21:29:56 INFO  : XSDB server has started successfully.
21:29:56 INFO  : Processing command line option -hwspec /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf.
21:29:56 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
21:30:38 INFO  : Example project mb_app_0_bsp_xintc_example_1 has been created successfully.
21:33:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:38 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
21:33:38 INFO  : 'jtag frequency' command is executed.
21:33:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
21:33:40 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:33:41 INFO  : Context for processor 'microblaze_0' is selected.
21:33:41 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:33:41 INFO  : Context for processor 'microblaze_0' is selected.
21:33:41 INFO  : System reset is completed.
21:33:44 INFO  : 'after 3000' command is executed.
21:33:44 INFO  : Context for processor 'microblaze_0' is selected.
21:33:44 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
21:33:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

21:33:44 INFO  : Memory regions updated for context MicroBlaze #0
21:33:44 INFO  : Context for processor 'microblaze_0' is selected.
21:33:44 INFO  : 'con' command is executed.
21:33:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

21:33:44 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:38:50 INFO  : Disconnected from the channel tcfchan#1.
21:38:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:50 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
21:38:50 INFO  : 'jtag frequency' command is executed.
21:38:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
21:38:52 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:38:52 INFO  : Context for processor 'microblaze_0' is selected.
21:38:53 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:38:53 INFO  : Context for processor 'microblaze_0' is selected.
21:38:53 INFO  : System reset is completed.
21:38:56 INFO  : 'after 3000' command is executed.
21:38:56 INFO  : Context for processor 'microblaze_0' is selected.
21:38:56 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
21:38:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

21:38:56 INFO  : Memory regions updated for context MicroBlaze #0
21:38:56 INFO  : Context for processor 'microblaze_0' is selected.
21:38:56 INFO  : 'con' command is executed.
21:38:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

21:38:56 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:46:47 INFO  : Disconnected from the channel tcfchan#2.
21:46:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:47 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
21:46:47 INFO  : 'jtag frequency' command is executed.
21:46:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
21:46:50 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:46:50 INFO  : Context for processor 'microblaze_0' is selected.
21:46:50 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:46:50 INFO  : Context for processor 'microblaze_0' is selected.
21:46:50 INFO  : System reset is completed.
21:46:53 INFO  : 'after 3000' command is executed.
21:46:53 INFO  : Context for processor 'microblaze_0' is selected.
21:46:54 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
21:46:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

21:46:54 INFO  : Memory regions updated for context MicroBlaze #0
21:46:54 INFO  : Context for processor 'microblaze_0' is selected.
21:46:54 INFO  : 'con' command is executed.
21:46:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

21:46:54 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:47:19 INFO  : Disconnected from the channel tcfchan#3.
21:47:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:19 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
21:47:19 INFO  : 'jtag frequency' command is executed.
21:47:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
21:47:22 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:47:22 INFO  : Context for processor 'microblaze_0' is selected.
21:47:22 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:47:22 INFO  : Context for processor 'microblaze_0' is selected.
21:47:22 INFO  : System reset is completed.
21:47:25 INFO  : 'after 3000' command is executed.
21:47:25 INFO  : Context for processor 'microblaze_0' is selected.
21:47:26 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
21:47:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

21:47:26 INFO  : Memory regions updated for context MicroBlaze #0
21:47:26 INFO  : Context for processor 'microblaze_0' is selected.
21:47:26 INFO  : 'con' command is executed.
21:47:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

21:47:26 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:47:53 INFO  : Disconnected from the channel tcfchan#4.
21:47:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:53 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
21:47:53 INFO  : 'jtag frequency' command is executed.
21:47:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
21:47:56 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:47:56 INFO  : Context for processor 'microblaze_0' is selected.
21:47:56 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:47:56 INFO  : Context for processor 'microblaze_0' is selected.
21:47:56 INFO  : System reset is completed.
21:47:59 INFO  : 'after 3000' command is executed.
21:47:59 INFO  : Context for processor 'microblaze_0' is selected.
21:48:00 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
21:48:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

21:48:00 INFO  : Memory regions updated for context MicroBlaze #0
21:48:00 INFO  : Context for processor 'microblaze_0' is selected.
21:48:00 INFO  : 'con' command is executed.
21:48:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

21:48:00 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:48:24 INFO  : Disconnected from the channel tcfchan#5.
21:48:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:24 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
21:48:24 INFO  : 'jtag frequency' command is executed.
21:48:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
21:48:26 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:48:26 INFO  : Context for processor 'microblaze_0' is selected.
21:48:27 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:48:27 INFO  : Context for processor 'microblaze_0' is selected.
21:48:27 INFO  : System reset is completed.
21:48:30 INFO  : 'after 3000' command is executed.
21:48:30 INFO  : Context for processor 'microblaze_0' is selected.
21:48:30 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
21:48:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

21:48:30 INFO  : Memory regions updated for context MicroBlaze #0
21:48:30 INFO  : Context for processor 'microblaze_0' is selected.
21:48:30 INFO  : 'con' command is executed.
21:48:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

21:48:30 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:49:47 INFO  : Disconnected from the channel tcfchan#6.
21:49:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:47 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
21:49:47 INFO  : 'jtag frequency' command is executed.
21:49:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
21:49:52 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:49:52 INFO  : Context for processor 'microblaze_0' is selected.
21:49:53 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:49:53 INFO  : Context for processor 'microblaze_0' is selected.
21:49:53 INFO  : System reset is completed.
21:49:56 INFO  : 'after 3000' command is executed.
21:49:56 INFO  : Context for processor 'microblaze_0' is selected.
21:49:56 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
21:49:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

21:49:56 INFO  : Memory regions updated for context MicroBlaze #0
21:49:56 INFO  : Context for processor 'microblaze_0' is selected.
21:49:56 INFO  : 'con' command is executed.
21:49:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

21:49:56 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:54:02 INFO  : Disconnected from the channel tcfchan#7.
21:54:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:02 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
21:54:02 INFO  : 'jtag frequency' command is executed.
21:54:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
21:54:08 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:54:08 INFO  : Context for processor 'microblaze_0' is selected.
21:54:08 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:54:08 INFO  : Context for processor 'microblaze_0' is selected.
21:54:08 INFO  : System reset is completed.
21:54:11 INFO  : 'after 3000' command is executed.
21:54:11 INFO  : Context for processor 'microblaze_0' is selected.
21:54:12 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
21:54:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

21:54:12 INFO  : Memory regions updated for context MicroBlaze #0
21:54:12 INFO  : Context for processor 'microblaze_0' is selected.
21:54:12 INFO  : 'con' command is executed.
21:54:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

21:54:12 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:58:31 INFO  : Disconnected from the channel tcfchan#8.
21:58:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:31 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
21:58:31 INFO  : 'jtag frequency' command is executed.
21:58:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
21:58:38 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:58:38 INFO  : Context for processor 'microblaze_0' is selected.
21:58:38 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:58:38 INFO  : Context for processor 'microblaze_0' is selected.
21:58:38 INFO  : System reset is completed.
21:58:41 INFO  : 'after 3000' command is executed.
21:58:41 INFO  : Context for processor 'microblaze_0' is selected.
21:58:41 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
21:58:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

21:58:42 INFO  : Memory regions updated for context MicroBlaze #0
21:58:42 INFO  : Context for processor 'microblaze_0' is selected.
21:58:42 INFO  : 'con' command is executed.
21:58:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

21:58:42 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:20:12 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1473905941000,  Project:1473901501000
22:20:12 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:20:13 INFO  : Copied contents of /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf into /block_design_wrapper_hw_platform_0/system.hdf.
22:20:14 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:20:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-c3285874a1ed468b80968331bf231cee-systemd-timesyncd.service-HOiBPc"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-c3285874a1ed468b80968331bf231cee-colord.service-PPjzMm"

22:20:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-c3285874a1ed468b80968331bf231cee-rtkit-daemon.service-9ozRu7"

22:20:15 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

22:20:15 ERROR : Error updating BSP project MSS files.
22:20:16 INFO  : Updating hardware inferred compiler options for mb_app_0.
22:20:16 INFO  : Updating hardware inferred compiler options for mb_app_0_bsp_xaxidma_example_sg_intr_1.
22:20:17 INFO  : Updating hardware inferred compiler options for mb_app_0_bsp_xintc_example_1.
22:20:17 INFO  : Clearing existing target manager status.
22:20:19 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
22:20:20 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
22:20:20 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:20:20 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:20:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

22:20:20 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
22:20:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

22:20:20 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
22:20:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

22:20:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

22:20:20 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

22:20:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

22:20:20 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
22:20:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

22:20:20 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
22:20:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

22:20:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

22:20:20 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

22:21:02 INFO  : Disconnected from the channel tcfchan#9.
22:21:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:21:03 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
22:21:03 INFO  : 'jtag frequency' command is executed.
22:21:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
22:21:09 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:21:09 INFO  : Context for processor 'microblaze_0' is selected.
22:21:09 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:21:09 INFO  : Context for processor 'microblaze_0' is selected.
22:21:09 INFO  : System reset is completed.
22:21:12 INFO  : 'after 3000' command is executed.
22:21:12 INFO  : Context for processor 'microblaze_0' is selected.
22:21:12 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
22:21:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

22:21:12 INFO  : Memory regions updated for context MicroBlaze #0
22:21:12 INFO  : Context for processor 'microblaze_0' is selected.
22:21:12 INFO  : 'con' command is executed.
22:21:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

22:21:12 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:24:15 INFO  : Disconnected from the channel tcfchan#10.
22:24:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:16 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
22:24:16 INFO  : 'jtag frequency' command is executed.
22:24:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
22:24:21 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:24:21 INFO  : Context for processor 'microblaze_0' is selected.
22:24:22 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:24:22 INFO  : Context for processor 'microblaze_0' is selected.
22:24:22 INFO  : System reset is completed.
22:24:25 INFO  : 'after 3000' command is executed.
22:24:25 INFO  : Context for processor 'microblaze_0' is selected.
22:24:25 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
22:24:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

22:24:25 INFO  : Memory regions updated for context MicroBlaze #0
22:24:25 INFO  : Context for processor 'microblaze_0' is selected.
22:24:25 INFO  : 'con' command is executed.
22:24:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

22:24:25 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:28:40 INFO  : Disconnected from the channel tcfchan#11.
22:28:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:28:40 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
22:28:40 INFO  : 'jtag frequency' command is executed.
22:28:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
22:28:46 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:28:46 INFO  : Context for processor 'microblaze_0' is selected.
22:28:46 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:28:46 INFO  : Context for processor 'microblaze_0' is selected.
22:28:46 INFO  : System reset is completed.
22:28:49 INFO  : 'after 3000' command is executed.
22:28:49 INFO  : Context for processor 'microblaze_0' is selected.
22:28:49 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
22:28:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

22:28:49 INFO  : Memory regions updated for context MicroBlaze #0
22:28:49 INFO  : Context for processor 'microblaze_0' is selected.
22:28:49 INFO  : 'con' command is executed.
22:28:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

22:28:49 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:31:09 INFO  : Disconnected from the channel tcfchan#12.
22:31:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:31:09 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
22:31:09 INFO  : 'jtag frequency' command is executed.
22:31:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
22:31:14 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:31:15 INFO  : Context for processor 'microblaze_0' is selected.
22:31:15 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:31:15 INFO  : Context for processor 'microblaze_0' is selected.
22:31:15 INFO  : System reset is completed.
22:31:18 INFO  : 'after 3000' command is executed.
22:31:18 INFO  : Context for processor 'microblaze_0' is selected.
22:31:18 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
22:31:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

22:31:18 INFO  : Memory regions updated for context MicroBlaze #0
22:31:18 INFO  : Context for processor 'microblaze_0' is selected.
22:31:18 INFO  : 'con' command is executed.
22:31:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

22:31:18 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:33:41 INFO  : Disconnected from the channel tcfchan#13.
22:33:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:33:41 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
22:33:41 INFO  : 'jtag frequency' command is executed.
22:33:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
22:33:47 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:33:47 INFO  : Context for processor 'microblaze_0' is selected.
22:33:47 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:33:47 INFO  : Context for processor 'microblaze_0' is selected.
22:33:48 INFO  : System reset is completed.
22:33:51 INFO  : 'after 3000' command is executed.
22:33:51 INFO  : Context for processor 'microblaze_0' is selected.
22:33:51 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
22:33:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

22:33:51 INFO  : Memory regions updated for context MicroBlaze #0
22:33:51 INFO  : Context for processor 'microblaze_0' is selected.
22:33:51 INFO  : 'con' command is executed.
22:33:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

22:33:51 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:41:10 INFO  : Disconnected from the channel tcfchan#14.
22:41:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:10 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
22:41:10 INFO  : 'jtag frequency' command is executed.
22:41:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
22:41:15 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:41:16 INFO  : Context for processor 'microblaze_0' is selected.
22:41:16 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:41:16 INFO  : Context for processor 'microblaze_0' is selected.
22:41:16 INFO  : System reset is completed.
22:41:19 INFO  : 'after 3000' command is executed.
22:41:19 INFO  : Context for processor 'microblaze_0' is selected.
22:41:19 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
22:41:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

22:41:19 INFO  : Memory regions updated for context MicroBlaze #0
22:41:19 INFO  : Context for processor 'microblaze_0' is selected.
22:41:19 INFO  : 'con' command is executed.
22:41:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

22:41:19 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:44:44 INFO  : Disconnected from the channel tcfchan#15.
22:44:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:44:44 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
22:44:44 INFO  : 'jtag frequency' command is executed.
22:44:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
22:44:50 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:44:50 INFO  : Context for processor 'microblaze_0' is selected.
22:44:50 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:44:50 INFO  : Context for processor 'microblaze_0' is selected.
22:44:50 INFO  : System reset is completed.
22:44:53 INFO  : 'after 3000' command is executed.
22:44:53 INFO  : Context for processor 'microblaze_0' is selected.
22:44:53 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
22:44:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

22:44:53 INFO  : Memory regions updated for context MicroBlaze #0
22:44:54 INFO  : Context for processor 'microblaze_0' is selected.
22:44:54 INFO  : 'con' command is executed.
22:44:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

22:44:54 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:47:53 INFO  : Disconnected from the channel tcfchan#16.
22:47:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:53 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
22:47:53 INFO  : 'jtag frequency' command is executed.
22:47:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
22:47:59 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:47:59 INFO  : Context for processor 'microblaze_0' is selected.
22:47:59 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:47:59 INFO  : Context for processor 'microblaze_0' is selected.
22:47:59 INFO  : System reset is completed.
22:48:02 INFO  : 'after 3000' command is executed.
22:48:02 INFO  : Context for processor 'microblaze_0' is selected.
22:48:03 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
22:48:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

22:48:03 INFO  : Memory regions updated for context MicroBlaze #0
22:48:03 INFO  : Context for processor 'microblaze_0' is selected.
22:48:03 INFO  : 'con' command is executed.
22:48:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

22:48:03 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:49:37 INFO  : Disconnected from the channel tcfchan#17.
22:49:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:49:37 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
22:49:37 INFO  : 'jtag frequency' command is executed.
22:49:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
22:49:42 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:49:42 INFO  : Context for processor 'microblaze_0' is selected.
22:49:42 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:49:42 INFO  : Context for processor 'microblaze_0' is selected.
22:49:43 INFO  : System reset is completed.
22:49:46 INFO  : 'after 3000' command is executed.
22:49:46 INFO  : Context for processor 'microblaze_0' is selected.
22:49:46 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
22:49:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

22:49:46 INFO  : Memory regions updated for context MicroBlaze #0
22:49:46 INFO  : Context for processor 'microblaze_0' is selected.
22:49:46 INFO  : 'con' command is executed.
22:49:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

22:49:46 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:54:45 INFO  : Disconnected from the channel tcfchan#18.
22:54:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:54:45 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
22:54:45 INFO  : 'jtag frequency' command is executed.
22:54:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
22:54:51 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:54:51 INFO  : Context for processor 'microblaze_0' is selected.
22:54:51 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:54:51 INFO  : Context for processor 'microblaze_0' is selected.
22:54:51 INFO  : System reset is completed.
22:54:54 INFO  : 'after 3000' command is executed.
22:54:54 INFO  : Context for processor 'microblaze_0' is selected.
22:54:54 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
22:54:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

22:54:54 INFO  : Memory regions updated for context MicroBlaze #0
22:54:54 INFO  : Context for processor 'microblaze_0' is selected.
22:54:54 INFO  : 'con' command is executed.
22:54:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

22:54:54 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:58:49 INFO  : Disconnected from the channel tcfchan#19.
22:58:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:58:49 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
22:58:49 INFO  : 'jtag frequency' command is executed.
22:58:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
22:58:55 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:58:55 INFO  : Context for processor 'microblaze_0' is selected.
22:58:55 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:58:55 INFO  : Context for processor 'microblaze_0' is selected.
22:58:56 INFO  : System reset is completed.
22:58:59 INFO  : 'after 3000' command is executed.
22:58:59 INFO  : Context for processor 'microblaze_0' is selected.
22:58:59 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
22:58:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

22:58:59 INFO  : Memory regions updated for context MicroBlaze #0
22:58:59 INFO  : Context for processor 'microblaze_0' is selected.
22:58:59 INFO  : 'con' command is executed.
22:58:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

22:58:59 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
23:00:02 INFO  : Disconnected from the channel tcfchan#20.
23:00:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:00:02 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
23:00:02 INFO  : 'jtag frequency' command is executed.
23:00:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
23:00:07 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:00:07 INFO  : Context for processor 'microblaze_0' is selected.
23:00:07 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
23:00:07 INFO  : Context for processor 'microblaze_0' is selected.
23:00:07 INFO  : System reset is completed.
23:00:10 INFO  : 'after 3000' command is executed.
23:00:10 INFO  : Context for processor 'microblaze_0' is selected.
23:00:10 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
23:00:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

23:00:10 INFO  : Memory regions updated for context MicroBlaze #0
23:00:10 INFO  : Context for processor 'microblaze_0' is selected.
23:00:10 INFO  : 'con' command is executed.
23:00:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

23:00:10 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
23:03:41 INFO  : Disconnected from the channel tcfchan#21.
23:03:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:41 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
23:03:41 INFO  : 'jtag frequency' command is executed.
23:03:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
23:03:48 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:03:48 INFO  : Context for processor 'microblaze_0' is selected.
23:03:48 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
23:03:48 INFO  : Context for processor 'microblaze_0' is selected.
23:03:48 INFO  : System reset is completed.
23:03:51 INFO  : 'after 3000' command is executed.
23:03:52 INFO  : Context for processor 'microblaze_0' is selected.
23:03:52 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
23:03:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

23:03:52 INFO  : Memory regions updated for context MicroBlaze #0
23:03:52 INFO  : Context for processor 'microblaze_0' is selected.
23:03:52 INFO  : 'con' command is executed.
23:03:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

23:03:52 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
23:18:42 INFO  : Disconnected from the channel tcfchan#22.
23:18:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:18:42 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
23:18:42 INFO  : 'jtag frequency' command is executed.
23:18:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
23:18:48 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:18:48 INFO  : Context for processor 'microblaze_0' is selected.
23:18:48 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
23:18:48 INFO  : Context for processor 'microblaze_0' is selected.
23:18:49 INFO  : System reset is completed.
23:18:52 INFO  : 'after 3000' command is executed.
23:18:52 INFO  : Context for processor 'microblaze_0' is selected.
23:18:52 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
23:18:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

23:18:52 INFO  : Memory regions updated for context MicroBlaze #0
23:18:52 INFO  : Context for processor 'microblaze_0' is selected.
23:18:52 INFO  : 'con' command is executed.
23:18:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

23:18:52 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
23:20:58 INFO  : Disconnected from the channel tcfchan#23.
23:20:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:20:58 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
23:20:58 INFO  : 'jtag frequency' command is executed.
23:20:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
23:21:03 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:21:03 INFO  : Context for processor 'microblaze_0' is selected.
23:21:03 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
23:21:03 INFO  : Context for processor 'microblaze_0' is selected.
23:21:03 INFO  : System reset is completed.
23:21:07 INFO  : 'after 3000' command is executed.
23:21:07 INFO  : Context for processor 'microblaze_0' is selected.
23:21:07 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
23:21:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

23:21:07 INFO  : Memory regions updated for context MicroBlaze #0
23:21:07 INFO  : Context for processor 'microblaze_0' is selected.
23:21:07 INFO  : 'con' command is executed.
23:21:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

23:21:07 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
23:22:36 INFO  : Disconnected from the channel tcfchan#24.
23:22:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:37 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
23:22:37 INFO  : 'jtag frequency' command is executed.
23:22:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
23:22:43 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:22:43 INFO  : Context for processor 'microblaze_0' is selected.
23:22:43 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
23:22:43 INFO  : Context for processor 'microblaze_0' is selected.
23:22:43 INFO  : System reset is completed.
23:22:46 INFO  : 'after 3000' command is executed.
23:22:46 INFO  : Context for processor 'microblaze_0' is selected.
23:22:46 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
23:22:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

23:22:46 INFO  : Memory regions updated for context MicroBlaze #0
23:22:46 INFO  : Context for processor 'microblaze_0' is selected.
23:22:46 INFO  : 'con' command is executed.
23:22:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

23:22:46 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
23:24:16 INFO  : Disconnected from the channel tcfchan#25.
23:24:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:24:16 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
23:24:16 INFO  : 'jtag frequency' command is executed.
23:24:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
23:24:22 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:24:22 INFO  : Context for processor 'microblaze_0' is selected.
23:24:22 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
23:24:22 INFO  : Context for processor 'microblaze_0' is selected.
23:24:22 INFO  : System reset is completed.
23:24:25 INFO  : 'after 3000' command is executed.
23:24:25 INFO  : Context for processor 'microblaze_0' is selected.
23:24:26 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
23:24:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

23:24:26 INFO  : Memory regions updated for context MicroBlaze #0
23:24:26 INFO  : Context for processor 'microblaze_0' is selected.
23:24:26 INFO  : 'con' command is executed.
23:24:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

23:24:26 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
23:24:58 INFO  : Disconnected from the channel tcfchan#26.
23:24:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:24:58 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
23:24:58 INFO  : 'jtag frequency' command is executed.
23:24:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
23:25:03 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:25:03 INFO  : Context for processor 'microblaze_0' is selected.
23:25:04 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
23:25:04 INFO  : Context for processor 'microblaze_0' is selected.
23:25:04 INFO  : System reset is completed.
23:25:07 INFO  : 'after 3000' command is executed.
23:25:07 INFO  : Context for processor 'microblaze_0' is selected.
23:25:07 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
23:25:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

23:25:07 INFO  : Memory regions updated for context MicroBlaze #0
23:25:07 INFO  : Context for processor 'microblaze_0' is selected.
23:25:07 INFO  : 'con' command is executed.
23:25:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

23:25:07 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
23:34:59 INFO  : Disconnected from the channel tcfchan#27.
23:34:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:35:00 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
23:35:00 INFO  : 'jtag frequency' command is executed.
23:35:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
23:35:05 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:35:06 INFO  : Context for processor 'microblaze_0' is selected.
23:35:06 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
23:35:06 INFO  : Context for processor 'microblaze_0' is selected.
23:35:06 INFO  : System reset is completed.
23:35:09 INFO  : 'after 3000' command is executed.
23:35:09 INFO  : Context for processor 'microblaze_0' is selected.
23:35:09 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
23:35:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

23:35:09 INFO  : Memory regions updated for context MicroBlaze #0
23:35:09 INFO  : Context for processor 'microblaze_0' is selected.
23:35:09 INFO  : 'con' command is executed.
23:35:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

23:35:09 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
23:44:43 INFO  : Disconnected from the channel tcfchan#28.
23:44:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:44:43 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
23:44:43 INFO  : 'jtag frequency' command is executed.
23:44:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
23:44:48 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:44:48 INFO  : Context for processor 'microblaze_0' is selected.
23:44:48 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
23:44:49 INFO  : Context for processor 'microblaze_0' is selected.
23:44:49 INFO  : System reset is completed.
23:44:52 INFO  : 'after 3000' command is executed.
23:44:52 INFO  : Context for processor 'microblaze_0' is selected.
23:44:52 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
23:44:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

23:44:52 INFO  : Memory regions updated for context MicroBlaze #0
23:44:52 INFO  : Context for processor 'microblaze_0' is selected.
23:44:52 INFO  : 'con' command is executed.
23:44:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

23:44:52 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
23:50:08 INFO  : Disconnected from the channel tcfchan#29.
23:50:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:50:09 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
23:50:09 INFO  : 'jtag frequency' command is executed.
23:50:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
23:50:14 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:50:14 INFO  : Context for processor 'microblaze_0' is selected.
23:50:14 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
23:50:14 INFO  : Context for processor 'microblaze_0' is selected.
23:50:14 INFO  : System reset is completed.
23:50:17 INFO  : 'after 3000' command is executed.
23:50:17 INFO  : Context for processor 'microblaze_0' is selected.
23:50:18 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
23:50:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

23:50:18 INFO  : Memory regions updated for context MicroBlaze #0
23:50:18 INFO  : Context for processor 'microblaze_0' is selected.
23:50:18 INFO  : 'con' command is executed.
23:50:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

23:50:18 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
23:51:35 INFO  : Disconnected from the channel tcfchan#30.
23:51:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:51:35 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
23:51:35 INFO  : 'jtag frequency' command is executed.
23:51:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
23:51:40 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:51:40 INFO  : Context for processor 'microblaze_0' is selected.
23:51:40 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
23:51:41 INFO  : Context for processor 'microblaze_0' is selected.
23:51:41 INFO  : System reset is completed.
23:51:44 INFO  : 'after 3000' command is executed.
23:51:44 INFO  : Context for processor 'microblaze_0' is selected.
23:51:44 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
23:51:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

23:51:44 INFO  : Memory regions updated for context MicroBlaze #0
23:51:44 INFO  : Context for processor 'microblaze_0' is selected.
23:51:44 INFO  : 'con' command is executed.
23:51:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

23:51:44 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
23:56:34 INFO  : Disconnected from the channel tcfchan#31.
23:56:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:56:34 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
23:56:34 INFO  : 'jtag frequency' command is executed.
23:56:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
23:56:39 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:56:39 INFO  : Context for processor 'microblaze_0' is selected.
23:56:39 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
23:56:39 INFO  : Context for processor 'microblaze_0' is selected.
23:56:40 INFO  : System reset is completed.
23:56:43 INFO  : 'after 3000' command is executed.
23:56:43 INFO  : Context for processor 'microblaze_0' is selected.
23:56:43 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
23:56:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

23:56:43 INFO  : Memory regions updated for context MicroBlaze #0
23:56:43 INFO  : Context for processor 'microblaze_0' is selected.
23:56:43 INFO  : 'con' command is executed.
23:56:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

23:56:43 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
23:57:09 INFO  : Disconnected from the channel tcfchan#32.
23:57:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:57:10 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
23:57:10 INFO  : 'jtag frequency' command is executed.
23:57:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
23:57:15 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:57:15 INFO  : Context for processor 'microblaze_0' is selected.
23:57:15 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
23:57:15 INFO  : Context for processor 'microblaze_0' is selected.
23:57:15 INFO  : System reset is completed.
23:57:18 INFO  : 'after 3000' command is executed.
23:57:18 INFO  : Context for processor 'microblaze_0' is selected.
23:57:18 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
23:57:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

23:57:18 INFO  : Memory regions updated for context MicroBlaze #0
23:57:18 INFO  : Context for processor 'microblaze_0' is selected.
23:57:18 INFO  : 'con' command is executed.
23:57:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

23:57:18 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
23:58:17 INFO  : Disconnected from the channel tcfchan#33.
23:58:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:17 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
23:58:17 INFO  : 'jtag frequency' command is executed.
23:58:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
23:58:23 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:58:23 INFO  : Context for processor 'microblaze_0' is selected.
23:58:23 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
23:58:23 INFO  : Context for processor 'microblaze_0' is selected.
23:58:23 INFO  : System reset is completed.
23:58:26 INFO  : 'after 3000' command is executed.
23:58:26 INFO  : Context for processor 'microblaze_0' is selected.
23:58:26 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
23:58:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

23:58:26 INFO  : Memory regions updated for context MicroBlaze #0
23:58:26 INFO  : Context for processor 'microblaze_0' is selected.
23:58:26 INFO  : 'con' command is executed.
23:58:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

23:58:26 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
00:01:59 INFO  : Disconnected from the channel tcfchan#34.
00:01:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:01:59 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
00:01:59 INFO  : 'jtag frequency' command is executed.
00:01:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
00:02:04 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
00:02:05 INFO  : Context for processor 'microblaze_0' is selected.
00:02:05 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
00:02:05 INFO  : Context for processor 'microblaze_0' is selected.
00:02:05 INFO  : System reset is completed.
00:02:08 INFO  : 'after 3000' command is executed.
00:02:08 INFO  : Context for processor 'microblaze_0' is selected.
00:02:08 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
00:02:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

00:02:08 INFO  : Memory regions updated for context MicroBlaze #0
00:02:08 INFO  : Context for processor 'microblaze_0' is selected.
00:02:08 INFO  : 'con' command is executed.
00:02:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

00:02:08 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
00:03:24 INFO  : Disconnected from the channel tcfchan#35.
00:03:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:03:24 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
00:03:24 INFO  : 'jtag frequency' command is executed.
00:03:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
00:03:30 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
00:03:31 INFO  : Context for processor 'microblaze_0' is selected.
00:03:31 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
00:03:31 INFO  : Context for processor 'microblaze_0' is selected.
00:03:31 INFO  : System reset is completed.
00:03:34 INFO  : 'after 3000' command is executed.
00:03:34 INFO  : Context for processor 'microblaze_0' is selected.
00:03:34 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
00:03:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

00:03:34 INFO  : Memory regions updated for context MicroBlaze #0
00:03:34 INFO  : Context for processor 'microblaze_0' is selected.
00:03:34 INFO  : 'con' command is executed.
00:03:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

00:03:34 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
00:04:36 INFO  : Disconnected from the channel tcfchan#36.
00:04:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:04:36 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
00:04:36 INFO  : 'jtag frequency' command is executed.
00:04:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
00:04:42 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
00:04:42 INFO  : Context for processor 'microblaze_0' is selected.
00:04:42 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
00:04:42 INFO  : Context for processor 'microblaze_0' is selected.
00:04:42 INFO  : System reset is completed.
00:04:45 INFO  : 'after 3000' command is executed.
00:04:45 INFO  : Context for processor 'microblaze_0' is selected.
00:04:46 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
00:04:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

00:04:46 INFO  : Memory regions updated for context MicroBlaze #0
00:04:46 INFO  : Context for processor 'microblaze_0' is selected.
00:04:46 INFO  : 'con' command is executed.
00:04:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

00:04:46 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
00:06:29 INFO  : Disconnected from the channel tcfchan#37.
00:06:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:06:29 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
00:06:29 INFO  : 'jtag frequency' command is executed.
00:06:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
00:06:34 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
00:06:34 INFO  : Context for processor 'microblaze_0' is selected.
00:06:34 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
00:06:34 INFO  : Context for processor 'microblaze_0' is selected.
00:06:34 INFO  : System reset is completed.
00:06:37 INFO  : 'after 3000' command is executed.
00:06:37 INFO  : Context for processor 'microblaze_0' is selected.
00:06:38 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
00:06:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

00:06:38 INFO  : Memory regions updated for context MicroBlaze #0
00:06:38 INFO  : Context for processor 'microblaze_0' is selected.
00:06:38 INFO  : 'con' command is executed.
00:06:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

00:06:38 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
00:07:42 INFO  : Disconnected from the channel tcfchan#38.
00:07:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:07:43 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
00:07:43 INFO  : 'jtag frequency' command is executed.
00:07:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
00:07:49 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
00:07:49 INFO  : Context for processor 'microblaze_0' is selected.
00:07:49 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
00:07:49 INFO  : Context for processor 'microblaze_0' is selected.
00:07:49 INFO  : System reset is completed.
00:07:52 INFO  : 'after 3000' command is executed.
00:07:53 INFO  : Context for processor 'microblaze_0' is selected.
00:07:53 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
00:07:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

00:07:53 INFO  : Memory regions updated for context MicroBlaze #0
00:07:53 INFO  : Context for processor 'microblaze_0' is selected.
00:07:53 INFO  : 'con' command is executed.
00:07:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

00:07:53 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
00:18:09 INFO  : Disconnected from the channel tcfchan#39.
00:18:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:18:09 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
00:18:09 INFO  : 'jtag frequency' command is executed.
00:18:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
00:18:16 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
00:18:16 INFO  : Context for processor 'microblaze_0' is selected.
00:18:16 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
00:18:16 INFO  : Context for processor 'microblaze_0' is selected.
00:18:17 INFO  : System reset is completed.
00:18:20 INFO  : 'after 3000' command is executed.
00:18:20 INFO  : Context for processor 'microblaze_0' is selected.
00:18:20 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
00:18:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

00:18:20 INFO  : Memory regions updated for context MicroBlaze #0
00:18:20 INFO  : Context for processor 'microblaze_0' is selected.
00:18:20 INFO  : 'con' command is executed.
00:18:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

00:18:20 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
00:21:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

00:21:05 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
00:21:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

00:21:05 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
00:21:05 ERROR : Failed to closesw "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss"
Reason: Cannot close sw design '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss'.
Design is not opened in the current session.


00:21:15 INFO  : Disconnected from the channel tcfchan#40.
00:21:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:21:15 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
00:21:15 INFO  : 'jtag frequency' command is executed.
00:21:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
00:21:22 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
00:21:22 INFO  : Context for processor 'microblaze_0' is selected.
00:21:22 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
00:21:22 INFO  : Context for processor 'microblaze_0' is selected.
00:21:22 INFO  : System reset is completed.
00:21:25 INFO  : 'after 3000' command is executed.
00:21:25 INFO  : Context for processor 'microblaze_0' is selected.
00:21:26 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
00:21:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

00:21:26 INFO  : Memory regions updated for context MicroBlaze #0
00:21:26 INFO  : Context for processor 'microblaze_0' is selected.
00:21:26 INFO  : 'con' command is executed.
00:21:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

00:21:26 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
00:38:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1473914320000,  Project:1473905941000
00:38:56 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:38:58 INFO  : Copied contents of /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf into /block_design_wrapper_hw_platform_0/system.hdf.
00:38:59 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:38:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-c3285874a1ed468b80968331bf231cee-systemd-timesyncd.service-HOiBPc"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-c3285874a1ed468b80968331bf231cee-colord.service-PPjzMm"

00:38:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-c3285874a1ed468b80968331bf231cee-rtkit-daemon.service-9ozRu7"

00:38:59 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

00:38:59 ERROR : Error updating BSP project MSS files.
00:39:00 INFO  : Updating hardware inferred compiler options for mb_app_0.
00:39:01 INFO  : Updating hardware inferred compiler options for mb_app_0_bsp_xaxidma_example_sg_intr_1.
00:39:02 INFO  : Updating hardware inferred compiler options for mb_app_0_bsp_xintc_example_1.
00:39:02 INFO  : Clearing existing target manager status.
00:39:02 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
00:39:02 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
00:39:02 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
00:39:02 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
00:39:02 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
00:39:02 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
00:39:02 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
00:39:03 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
00:39:03 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
00:39:03 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:39:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

00:39:05 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
00:39:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

00:39:05 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
00:39:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

00:39:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

00:39:05 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

00:39:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

00:39:06 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
00:39:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

00:39:06 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
00:39:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

00:39:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

00:39:06 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

00:39:06 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:39:11 INFO  : Disconnected from the channel tcfchan#41.
00:39:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:39:11 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
00:39:11 INFO  : 'jtag frequency' command is executed.
00:39:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
00:39:18 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
00:39:18 INFO  : Context for processor 'microblaze_0' is selected.
00:39:18 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
00:39:18 INFO  : Context for processor 'microblaze_0' is selected.
00:39:19 INFO  : System reset is completed.
00:39:22 INFO  : 'after 3000' command is executed.
00:39:22 INFO  : Context for processor 'microblaze_0' is selected.
00:39:22 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
00:39:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

00:39:22 INFO  : Memory regions updated for context MicroBlaze #0
00:39:22 INFO  : Context for processor 'microblaze_0' is selected.
00:39:22 INFO  : 'con' command is executed.
00:39:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

00:39:22 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
00:42:04 INFO  : Disconnected from the channel tcfchan#42.
00:42:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:42:05 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
00:42:05 INFO  : 'jtag frequency' command is executed.
00:42:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
00:42:12 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
00:42:12 INFO  : Context for processor 'microblaze_0' is selected.
00:42:12 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
00:42:12 INFO  : Context for processor 'microblaze_0' is selected.
00:42:12 INFO  : System reset is completed.
00:42:15 INFO  : 'after 3000' command is executed.
00:42:15 INFO  : Context for processor 'microblaze_0' is selected.
00:42:16 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
00:42:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

00:42:16 INFO  : Memory regions updated for context MicroBlaze #0
00:42:16 INFO  : Context for processor 'microblaze_0' is selected.
00:42:16 INFO  : 'con' command is executed.
00:42:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

00:42:16 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
07:39:41 INFO  : Disconnected from the channel tcfchan#43.
07:39:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:39:41 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
07:39:41 INFO  : 'jtag frequency' command is executed.
07:39:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
07:39:48 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
07:39:48 INFO  : Context for processor 'microblaze_0' is selected.
07:39:48 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
07:39:48 INFO  : Context for processor 'microblaze_0' is selected.
07:39:48 INFO  : System reset is completed.
07:39:51 INFO  : 'after 3000' command is executed.
07:39:51 INFO  : Context for processor 'microblaze_0' is selected.
07:39:52 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
07:39:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

07:39:52 INFO  : Memory regions updated for context MicroBlaze #0
07:39:52 INFO  : Context for processor 'microblaze_0' is selected.
07:39:52 INFO  : 'con' command is executed.
07:39:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

07:39:52 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
07:55:48 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1473940516000,  Project:1473914320000
07:55:48 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
07:55:51 INFO  : Copied contents of /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf into /block_design_wrapper_hw_platform_0/system.hdf.
07:55:52 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
07:55:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-c3285874a1ed468b80968331bf231cee-systemd-timesyncd.service-HOiBPc"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-c3285874a1ed468b80968331bf231cee-colord.service-PPjzMm"

07:55:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-c3285874a1ed468b80968331bf231cee-rtkit-daemon.service-9ozRu7"

07:55:52 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

07:55:52 ERROR : Error updating BSP project MSS files.
07:55:53 INFO  : Updating hardware inferred compiler options for mb_app_0.
07:55:54 INFO  : Updating hardware inferred compiler options for mb_app_0_bsp_xaxidma_example_sg_intr_1.
07:55:55 INFO  : Updating hardware inferred compiler options for mb_app_0_bsp_xintc_example_1.
07:55:55 INFO  : Clearing existing target manager status.
07:55:55 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
07:55:55 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
07:55:55 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
07:55:55 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
07:55:55 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
07:55:55 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
07:55:55 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
07:55:55 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
07:55:56 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
07:55:56 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
07:55:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

07:55:58 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
07:55:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

07:55:58 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
07:55:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

07:55:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

07:55:58 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

07:55:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

07:55:58 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
07:55:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

07:55:58 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
07:55:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

07:55:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

07:55:58 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

07:55:59 WARN  : Linker script will not be updated automatically. Users need to update it manually.
07:59:23 INFO  : Disconnected from the channel tcfchan#44.
07:59:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:59:23 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
07:59:23 INFO  : 'jtag frequency' command is executed.
07:59:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
07:59:29 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
07:59:30 INFO  : Context for processor 'microblaze_0' is selected.
07:59:30 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
07:59:30 INFO  : Context for processor 'microblaze_0' is selected.
07:59:30 INFO  : System reset is completed.
07:59:33 INFO  : 'after 3000' command is executed.
07:59:33 INFO  : Context for processor 'microblaze_0' is selected.
07:59:33 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
07:59:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

07:59:33 INFO  : Memory regions updated for context MicroBlaze #0
07:59:33 INFO  : Context for processor 'microblaze_0' is selected.
07:59:33 INFO  : 'con' command is executed.
07:59:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

07:59:33 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
08:01:15 INFO  : Disconnected from the channel tcfchan#45.
08:01:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:01:15 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
08:01:15 INFO  : 'jtag frequency' command is executed.
08:01:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
08:01:24 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
08:01:24 INFO  : Context for processor 'microblaze_0' is selected.
08:01:24 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
08:01:24 INFO  : Context for processor 'microblaze_0' is selected.
08:01:24 INFO  : System reset is completed.
08:01:27 INFO  : 'after 3000' command is executed.
08:01:27 INFO  : Context for processor 'microblaze_0' is selected.
08:01:27 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
08:01:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

08:01:27 INFO  : Memory regions updated for context MicroBlaze #0
08:01:27 INFO  : Context for processor 'microblaze_0' is selected.
08:01:27 INFO  : 'con' command is executed.
08:01:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

08:01:27 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
08:36:38 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1473942311000,  Project:1473940516000
08:36:38 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
08:36:41 INFO  : Copied contents of /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf into /block_design_wrapper_hw_platform_0/system.hdf.
08:36:41 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
08:36:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-c3285874a1ed468b80968331bf231cee-systemd-timesyncd.service-HOiBPc"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-c3285874a1ed468b80968331bf231cee-colord.service-PPjzMm"

08:36:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-c3285874a1ed468b80968331bf231cee-rtkit-daemon.service-9ozRu7"

08:36:42 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

08:36:42 ERROR : Error updating BSP project MSS files.
08:36:43 INFO  : Updating hardware inferred compiler options for mb_app_0.
08:36:44 INFO  : Updating hardware inferred compiler options for mb_app_0_bsp_xaxidma_example_sg_intr_1.
08:36:44 INFO  : Updating hardware inferred compiler options for mb_app_0_bsp_xintc_example_1.
08:36:45 INFO  : Clearing existing target manager status.
08:36:45 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
08:36:45 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
08:36:45 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
08:36:45 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
08:36:45 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
08:36:45 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
08:36:45 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
08:36:45 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
08:36:46 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
08:36:46 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
08:36:49 WARN  : Linker script will not be updated automatically. Users need to update it manually.
08:36:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

08:36:49 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
08:36:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

08:36:49 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
08:36:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

08:36:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

08:36:49 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

08:36:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

08:36:49 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
08:36:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

08:36:49 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
08:36:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

08:36:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

08:36:49 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

08:36:57 INFO  : Disconnected from the channel tcfchan#46.
08:36:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:36:58 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
08:36:58 INFO  : 'jtag frequency' command is executed.
08:36:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
08:37:04 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
08:37:04 INFO  : Context for processor 'microblaze_0' is selected.
08:37:04 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
08:37:04 INFO  : Context for processor 'microblaze_0' is selected.
08:37:04 INFO  : System reset is completed.
08:37:07 INFO  : 'after 3000' command is executed.
08:37:07 INFO  : Context for processor 'microblaze_0' is selected.
08:37:08 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
08:37:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

08:37:08 INFO  : Memory regions updated for context MicroBlaze #0
08:37:08 INFO  : Context for processor 'microblaze_0' is selected.
08:37:08 INFO  : 'con' command is executed.
08:37:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

08:37:08 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
09:11:02 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1473944946000,  Project:1473942311000
09:11:02 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:11:03 INFO  : Copied contents of /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf into /block_design_wrapper_hw_platform_0/system.hdf.
09:11:04 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:11:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-c3285874a1ed468b80968331bf231cee-systemd-timesyncd.service-HOiBPc"

09:11:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-c3285874a1ed468b80968331bf231cee-colord.service-PPjzMm"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-c3285874a1ed468b80968331bf231cee-rtkit-daemon.service-9ozRu7"

09:11:04 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

09:11:04 ERROR : Error updating BSP project MSS files.
09:11:05 INFO  : Updating hardware inferred compiler options for mb_app_0.
09:11:06 INFO  : Updating hardware inferred compiler options for mb_app_0_bsp_xaxidma_example_sg_intr_1.
09:11:07 INFO  : Updating hardware inferred compiler options for mb_app_0_bsp_xintc_example_1.
09:11:07 INFO  : Clearing existing target manager status.
09:11:07 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
09:11:07 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
09:11:07 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
09:11:07 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
09:11:07 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
09:11:07 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
09:11:08 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
09:11:08 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
09:11:08 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
09:11:08 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
09:11:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

09:11:10 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
09:11:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

09:11:10 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
09:11:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

09:11:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

09:11:10 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

09:11:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

09:11:10 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
09:11:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

09:11:10 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
09:11:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

09:11:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

09:11:10 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

09:11:11 WARN  : Linker script will not be updated automatically. Users need to update it manually.
09:11:24 INFO  : Disconnected from the channel tcfchan#47.
09:11:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:11:25 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
09:11:25 INFO  : 'jtag frequency' command is executed.
09:11:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
09:11:32 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
09:11:32 INFO  : Context for processor 'microblaze_0' is selected.
09:11:32 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
09:11:32 INFO  : Context for processor 'microblaze_0' is selected.
09:11:32 INFO  : System reset is completed.
09:11:35 INFO  : 'after 3000' command is executed.
09:11:35 INFO  : Context for processor 'microblaze_0' is selected.
09:11:35 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
09:11:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

09:11:35 INFO  : Memory regions updated for context MicroBlaze #0
09:11:35 INFO  : Context for processor 'microblaze_0' is selected.
09:11:35 INFO  : 'con' command is executed.
09:11:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

09:11:35 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
09:12:32 INFO  : Disconnected from the channel tcfchan#48.
09:12:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:12:32 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
09:12:32 INFO  : 'jtag frequency' command is executed.
09:12:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
09:12:39 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
09:12:39 INFO  : Context for processor 'microblaze_0' is selected.
09:12:39 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
09:12:39 INFO  : Context for processor 'microblaze_0' is selected.
09:12:40 INFO  : System reset is completed.
09:12:43 INFO  : 'after 3000' command is executed.
09:12:43 INFO  : Context for processor 'microblaze_0' is selected.
09:12:43 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
09:12:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

09:12:43 INFO  : Memory regions updated for context MicroBlaze #0
09:12:43 INFO  : Context for processor 'microblaze_0' is selected.
09:12:43 INFO  : 'con' command is executed.
09:12:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

09:12:43 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
09:23:36 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1473945787000,  Project:1473944946000
09:23:36 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:23:37 INFO  : Copied contents of /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf into /block_design_wrapper_hw_platform_0/system.hdf.
09:23:38 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:23:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-c3285874a1ed468b80968331bf231cee-systemd-timesyncd.service-HOiBPc"

09:23:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-c3285874a1ed468b80968331bf231cee-colord.service-PPjzMm"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-c3285874a1ed468b80968331bf231cee-rtkit-daemon.service-9ozRu7"

09:23:38 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

09:23:39 ERROR : Error updating BSP project MSS files.
09:23:39 INFO  : Updating hardware inferred compiler options for mb_app_0.
09:23:40 INFO  : Updating hardware inferred compiler options for mb_app_0_bsp_xaxidma_example_sg_intr_1.
09:23:41 INFO  : Updating hardware inferred compiler options for mb_app_0_bsp_xintc_example_1.
09:23:41 INFO  : Clearing existing target manager status.
09:23:41 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
09:23:41 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
09:23:41 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
09:23:41 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
09:23:41 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
09:23:41 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
09:23:42 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
09:23:42 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
09:23:42 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
09:23:42 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
09:23:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

09:23:44 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
09:23:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

09:23:44 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
09:23:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

09:23:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

09:23:44 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

09:23:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

09:23:44 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
09:23:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

09:23:44 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
09:23:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

09:23:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

09:23:44 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

09:23:45 WARN  : Linker script will not be updated automatically. Users need to update it manually.
09:28:44 INFO  : Disconnected from the channel tcfchan#49.
09:28:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:28:45 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
09:28:45 INFO  : 'jtag frequency' command is executed.
09:28:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
09:28:52 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
09:28:52 INFO  : Context for processor 'microblaze_0' is selected.
09:28:52 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
09:28:52 INFO  : Context for processor 'microblaze_0' is selected.
09:28:52 INFO  : System reset is completed.
09:28:55 INFO  : 'after 3000' command is executed.
09:28:55 INFO  : Context for processor 'microblaze_0' is selected.
09:28:55 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
09:28:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

09:28:56 INFO  : Memory regions updated for context MicroBlaze #0
09:28:56 INFO  : Context for processor 'microblaze_0' is selected.
09:28:56 INFO  : 'con' command is executed.
09:28:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

09:28:56 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
09:40:06 INFO  : Disconnected from the channel tcfchan#50.
09:40:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:40:06 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
09:40:06 INFO  : 'jtag frequency' command is executed.
09:40:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
09:40:13 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
09:40:13 INFO  : Context for processor 'microblaze_0' is selected.
09:40:13 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
09:40:13 INFO  : Context for processor 'microblaze_0' is selected.
09:40:13 INFO  : System reset is completed.
09:40:16 INFO  : 'after 3000' command is executed.
09:40:16 INFO  : Context for processor 'microblaze_0' is selected.
09:40:17 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
09:40:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

09:40:17 INFO  : Memory regions updated for context MicroBlaze #0
09:40:17 INFO  : Context for processor 'microblaze_0' is selected.
09:40:17 INFO  : 'con' command is executed.
09:40:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

09:40:17 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
09:40:48 INFO  : Disconnected from the channel tcfchan#51.
09:40:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:40:49 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
09:40:49 INFO  : 'jtag frequency' command is executed.
09:40:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
09:40:55 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
09:40:55 INFO  : Context for processor 'microblaze_0' is selected.
09:40:55 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
09:40:55 INFO  : Context for processor 'microblaze_0' is selected.
09:40:55 INFO  : System reset is completed.
09:40:58 INFO  : 'after 3000' command is executed.
09:40:58 INFO  : Context for processor 'microblaze_0' is selected.
09:40:59 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
09:40:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

09:40:59 INFO  : Memory regions updated for context MicroBlaze #0
09:40:59 INFO  : Context for processor 'microblaze_0' is selected.
09:40:59 INFO  : 'con' command is executed.
09:40:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

09:40:59 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
09:41:22 INFO  : Disconnected from the channel tcfchan#52.
09:41:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:41:23 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
09:41:23 INFO  : 'jtag frequency' command is executed.
09:41:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
09:41:29 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
09:41:30 INFO  : Context for processor 'microblaze_0' is selected.
09:41:30 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
09:41:30 INFO  : Context for processor 'microblaze_0' is selected.
09:41:30 INFO  : System reset is completed.
09:41:33 INFO  : 'after 3000' command is executed.
09:41:33 INFO  : Context for processor 'microblaze_0' is selected.
09:41:33 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
09:41:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

09:41:33 INFO  : Memory regions updated for context MicroBlaze #0
09:41:33 INFO  : Context for processor 'microblaze_0' is selected.
09:41:33 INFO  : 'con' command is executed.
09:41:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

09:41:33 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
09:42:10 INFO  : Disconnected from the channel tcfchan#53.
09:42:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:42:10 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
09:42:10 INFO  : 'jtag frequency' command is executed.
09:42:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
09:42:17 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
09:42:17 INFO  : Context for processor 'microblaze_0' is selected.
09:42:17 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
09:42:17 INFO  : Context for processor 'microblaze_0' is selected.
09:42:18 INFO  : System reset is completed.
09:42:21 INFO  : 'after 3000' command is executed.
09:42:21 INFO  : Context for processor 'microblaze_0' is selected.
09:42:21 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
09:42:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

09:42:21 INFO  : Memory regions updated for context MicroBlaze #0
09:42:21 INFO  : Context for processor 'microblaze_0' is selected.
09:42:21 INFO  : 'con' command is executed.
09:42:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

09:42:21 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
09:43:11 INFO  : Disconnected from the channel tcfchan#54.
09:43:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:43:12 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
09:43:12 INFO  : 'jtag frequency' command is executed.
09:43:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
09:43:19 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
09:43:19 INFO  : Context for processor 'microblaze_0' is selected.
09:43:19 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
09:43:19 INFO  : Context for processor 'microblaze_0' is selected.
09:43:19 INFO  : System reset is completed.
09:43:22 INFO  : 'after 3000' command is executed.
09:43:22 INFO  : Context for processor 'microblaze_0' is selected.
09:43:23 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
09:43:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

09:43:23 INFO  : Memory regions updated for context MicroBlaze #0
09:43:23 INFO  : Context for processor 'microblaze_0' is selected.
09:43:23 INFO  : 'con' command is executed.
09:43:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

09:43:23 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
09:47:54 INFO  : Disconnected from the channel tcfchan#55.
09:47:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:47:54 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
09:47:54 INFO  : 'jtag frequency' command is executed.
09:47:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
09:48:00 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
09:48:00 INFO  : Context for processor 'microblaze_0' is selected.
09:48:00 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
09:48:00 INFO  : Context for processor 'microblaze_0' is selected.
09:48:00 INFO  : System reset is completed.
09:48:03 INFO  : 'after 3000' command is executed.
09:48:04 INFO  : Context for processor 'microblaze_0' is selected.
09:48:04 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
09:48:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

09:48:04 INFO  : Memory regions updated for context MicroBlaze #0
09:48:04 INFO  : Context for processor 'microblaze_0' is selected.
09:48:04 INFO  : 'con' command is executed.
09:48:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

09:48:04 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
09:49:08 INFO  : Disconnected from the channel tcfchan#56.
09:49:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:49:08 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
09:49:08 INFO  : 'jtag frequency' command is executed.
09:49:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
09:49:14 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
09:49:14 INFO  : Context for processor 'microblaze_0' is selected.
09:49:14 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
09:49:14 INFO  : Context for processor 'microblaze_0' is selected.
09:49:14 INFO  : System reset is completed.
09:49:17 INFO  : 'after 3000' command is executed.
09:49:17 INFO  : Context for processor 'microblaze_0' is selected.
09:49:18 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
09:49:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

09:49:18 INFO  : Memory regions updated for context MicroBlaze #0
09:49:18 INFO  : Context for processor 'microblaze_0' is selected.
09:49:18 INFO  : 'con' command is executed.
09:49:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

09:49:18 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
09:49:55 INFO  : Disconnected from the channel tcfchan#57.
09:49:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:49:55 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
09:49:55 INFO  : 'jtag frequency' command is executed.
09:49:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
09:50:02 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
09:50:02 INFO  : Context for processor 'microblaze_0' is selected.
09:50:02 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
09:50:02 INFO  : Context for processor 'microblaze_0' is selected.
09:50:03 INFO  : System reset is completed.
09:50:06 INFO  : 'after 3000' command is executed.
09:50:06 INFO  : Context for processor 'microblaze_0' is selected.
09:50:06 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
09:50:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

09:50:06 INFO  : Memory regions updated for context MicroBlaze #0
09:50:06 INFO  : Context for processor 'microblaze_0' is selected.
09:50:06 INFO  : 'con' command is executed.
09:50:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

09:50:06 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
09:50:33 INFO  : Disconnected from the channel tcfchan#58.
09:50:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:50:33 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
09:50:33 INFO  : 'jtag frequency' command is executed.
09:50:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
09:50:40 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
09:50:40 INFO  : Context for processor 'microblaze_0' is selected.
09:50:40 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
09:50:40 INFO  : Context for processor 'microblaze_0' is selected.
09:50:40 INFO  : System reset is completed.
09:50:43 INFO  : 'after 3000' command is executed.
09:50:44 INFO  : Context for processor 'microblaze_0' is selected.
09:50:44 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
09:50:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

09:50:44 INFO  : Memory regions updated for context MicroBlaze #0
09:50:44 INFO  : Context for processor 'microblaze_0' is selected.
09:50:44 INFO  : 'con' command is executed.
09:50:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

09:50:44 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
09:51:09 INFO  : Disconnected from the channel tcfchan#59.
09:51:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:51:09 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
09:51:09 INFO  : 'jtag frequency' command is executed.
09:51:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
09:51:16 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
09:51:16 INFO  : Context for processor 'microblaze_0' is selected.
09:51:16 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
09:51:16 INFO  : Context for processor 'microblaze_0' is selected.
09:51:16 INFO  : System reset is completed.
09:51:19 INFO  : 'after 3000' command is executed.
09:51:19 INFO  : Context for processor 'microblaze_0' is selected.
09:51:20 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
09:51:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

09:51:20 INFO  : Memory regions updated for context MicroBlaze #0
09:51:20 INFO  : Context for processor 'microblaze_0' is selected.
09:51:20 INFO  : 'con' command is executed.
09:51:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

09:51:20 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
09:55:38 INFO  : Disconnected from the channel tcfchan#60.
09:55:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:55:39 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
09:55:39 INFO  : 'jtag frequency' command is executed.
09:55:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
09:55:45 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
09:55:45 INFO  : Context for processor 'microblaze_0' is selected.
09:55:45 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
09:55:45 INFO  : Context for processor 'microblaze_0' is selected.
09:55:45 INFO  : System reset is completed.
09:55:48 INFO  : 'after 3000' command is executed.
09:55:48 INFO  : Context for processor 'microblaze_0' is selected.
09:55:48 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
09:55:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

09:55:48 INFO  : Memory regions updated for context MicroBlaze #0
09:55:48 INFO  : Context for processor 'microblaze_0' is selected.
09:55:48 INFO  : 'con' command is executed.
09:55:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

09:55:48 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
10:03:29 INFO  : Disconnected from the channel tcfchan#61.
10:03:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:03:29 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
10:03:29 INFO  : 'jtag frequency' command is executed.
10:03:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
10:03:36 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:03:36 INFO  : Context for processor 'microblaze_0' is selected.
10:03:36 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
10:03:36 INFO  : Context for processor 'microblaze_0' is selected.
10:03:36 INFO  : System reset is completed.
10:03:39 INFO  : 'after 3000' command is executed.
10:03:40 INFO  : Context for processor 'microblaze_0' is selected.
10:03:40 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
10:03:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

10:03:40 INFO  : Memory regions updated for context MicroBlaze #0
10:03:40 INFO  : Context for processor 'microblaze_0' is selected.
10:03:40 INFO  : 'con' command is executed.
10:03:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

10:03:40 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
10:07:18 INFO  : Disconnected from the channel tcfchan#62.
10:07:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:07:18 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
10:07:18 INFO  : 'jtag frequency' command is executed.
10:07:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
10:07:26 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:07:26 INFO  : Context for processor 'microblaze_0' is selected.
10:07:26 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
10:07:26 INFO  : Context for processor 'microblaze_0' is selected.
10:07:26 INFO  : System reset is completed.
10:07:29 INFO  : 'after 3000' command is executed.
10:07:29 INFO  : Context for processor 'microblaze_0' is selected.
10:07:30 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
10:07:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

10:07:30 INFO  : Memory regions updated for context MicroBlaze #0
10:07:30 INFO  : Context for processor 'microblaze_0' is selected.
10:07:30 INFO  : 'con' command is executed.
10:07:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

10:07:30 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
10:13:47 INFO  : Disconnected from the channel tcfchan#63.
10:13:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:13:47 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
10:13:47 INFO  : 'jtag frequency' command is executed.
10:13:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
10:13:54 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:13:54 INFO  : Context for processor 'microblaze_0' is selected.
10:13:54 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
10:13:54 INFO  : Context for processor 'microblaze_0' is selected.
10:13:54 INFO  : System reset is completed.
10:13:57 INFO  : 'after 3000' command is executed.
10:13:57 INFO  : Context for processor 'microblaze_0' is selected.
10:13:58 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
10:13:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

10:13:58 INFO  : Memory regions updated for context MicroBlaze #0
10:13:58 INFO  : Context for processor 'microblaze_0' is selected.
10:13:58 INFO  : 'con' command is executed.
10:13:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

10:13:58 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
10:14:32 INFO  : Disconnected from the channel tcfchan#64.
10:14:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:14:32 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
10:14:32 INFO  : 'jtag frequency' command is executed.
10:14:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
10:14:39 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:14:39 INFO  : Context for processor 'microblaze_0' is selected.
10:14:39 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
10:14:39 INFO  : Context for processor 'microblaze_0' is selected.
10:14:39 INFO  : System reset is completed.
10:14:42 INFO  : 'after 3000' command is executed.
10:14:42 INFO  : Context for processor 'microblaze_0' is selected.
10:14:42 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
10:14:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

10:14:42 INFO  : Memory regions updated for context MicroBlaze #0
10:14:42 INFO  : Context for processor 'microblaze_0' is selected.
10:14:42 INFO  : 'con' command is executed.
10:14:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

10:14:42 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
10:15:25 INFO  : Disconnected from the channel tcfchan#65.
10:15:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:15:26 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
10:15:26 INFO  : 'jtag frequency' command is executed.
10:15:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
10:15:33 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:15:33 INFO  : Context for processor 'microblaze_0' is selected.
10:15:33 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
10:15:33 INFO  : Context for processor 'microblaze_0' is selected.
10:15:33 INFO  : System reset is completed.
10:15:36 INFO  : 'after 3000' command is executed.
10:15:36 INFO  : Context for processor 'microblaze_0' is selected.
10:15:36 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
10:15:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

10:15:36 INFO  : Memory regions updated for context MicroBlaze #0
10:15:36 INFO  : Context for processor 'microblaze_0' is selected.
10:15:36 INFO  : 'con' command is executed.
10:15:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

10:15:36 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
10:20:36 INFO  : Disconnected from the channel tcfchan#66.
10:20:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:20:37 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
10:20:37 INFO  : 'jtag frequency' command is executed.
10:20:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
10:20:44 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:20:44 INFO  : Context for processor 'microblaze_0' is selected.
10:20:44 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
10:20:44 INFO  : Context for processor 'microblaze_0' is selected.
10:20:44 INFO  : System reset is completed.
10:20:47 INFO  : 'after 3000' command is executed.
10:20:47 INFO  : Context for processor 'microblaze_0' is selected.
10:20:48 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
10:20:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

10:20:48 INFO  : Memory regions updated for context MicroBlaze #0
10:20:48 INFO  : Context for processor 'microblaze_0' is selected.
10:20:48 INFO  : 'con' command is executed.
10:20:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

10:20:48 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
10:23:23 INFO  : Disconnected from the channel tcfchan#67.
10:23:24 ERROR : Unexpected error while parsing XMD response ï¿¿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
07:36:36 INFO  : Launching XSDB server: xsdb -n -interactive /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/temp_xsdb_launch_script.tcl
07:36:39 INFO  : XSDB server has started successfully.
07:36:39 INFO  : Processing command line option -hwspec /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf.
07:36:39 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
09:23:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:23:33 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
09:23:33 INFO  : 'jtag frequency' command is executed.
09:23:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
09:23:40 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
09:23:40 INFO  : Context for processor 'microblaze_0' is selected.
09:23:40 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
09:23:40 INFO  : Context for processor 'microblaze_0' is selected.
09:23:41 INFO  : System reset is completed.
09:23:44 INFO  : 'after 3000' command is executed.
09:23:44 INFO  : Context for processor 'microblaze_0' is selected.
09:23:47 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
09:23:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

09:23:47 INFO  : Memory regions updated for context MicroBlaze #0
09:23:47 INFO  : Context for processor 'microblaze_0' is selected.
09:23:47 INFO  : 'con' command is executed.
09:23:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

09:23:47 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
09:34:27 INFO  : Disconnected from the channel tcfchan#1.
09:34:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:34:28 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
09:34:28 INFO  : 'jtag frequency' command is executed.
09:34:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
09:34:36 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
09:34:36 INFO  : Context for processor 'microblaze_0' is selected.
09:34:37 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
09:34:37 INFO  : Context for processor 'microblaze_0' is selected.
09:34:37 INFO  : System reset is completed.
09:34:40 INFO  : 'after 3000' command is executed.
09:34:41 INFO  : Context for processor 'microblaze_0' is selected.
09:34:44 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
09:34:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

09:34:44 INFO  : Memory regions updated for context MicroBlaze #0
09:34:44 INFO  : Context for processor 'microblaze_0' is selected.
09:34:44 INFO  : 'con' command is executed.
09:34:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

09:34:44 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
09:36:27 INFO  : Disconnected from the channel tcfchan#2.
09:36:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:36:27 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
09:36:28 INFO  : 'jtag frequency' command is executed.
09:36:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
09:36:36 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
09:36:36 INFO  : Context for processor 'microblaze_0' is selected.
09:36:36 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
09:36:37 INFO  : Context for processor 'microblaze_0' is selected.
09:36:37 INFO  : System reset is completed.
09:36:40 INFO  : 'after 3000' command is executed.
09:36:41 INFO  : Context for processor 'microblaze_0' is selected.
09:36:44 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
09:36:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

09:36:44 INFO  : Memory regions updated for context MicroBlaze #0
09:36:44 INFO  : Context for processor 'microblaze_0' is selected.
09:36:44 INFO  : 'con' command is executed.
09:36:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

09:36:44 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
10:01:13 INFO  : Disconnected from the channel tcfchan#3.
10:01:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:01:13 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
10:01:13 INFO  : 'jtag frequency' command is executed.
10:01:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
10:01:23 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:01:23 INFO  : Context for processor 'microblaze_0' is selected.
10:01:24 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
10:01:24 INFO  : Context for processor 'microblaze_0' is selected.
10:01:25 INFO  : System reset is completed.
10:01:28 INFO  : 'after 3000' command is executed.
10:01:28 INFO  : Context for processor 'microblaze_0' is selected.
10:01:31 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
10:01:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

10:01:31 INFO  : Memory regions updated for context MicroBlaze #0
10:01:31 INFO  : Context for processor 'microblaze_0' is selected.
10:01:31 INFO  : 'con' command is executed.
10:01:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

10:01:31 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
10:02:52 INFO  : Disconnected from the channel tcfchan#4.
12:58:58 INFO  : Launching XSDB server: xsdb -n -interactive /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/temp_xsdb_launch_script.tcl
12:58:59 INFO  : XSDB server has started successfully.
12:59:00 INFO  : Processing command line option -hwspec /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf.
12:59:00 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
13:54:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:54:24 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
13:54:24 INFO  : 'jtag frequency' command is executed.
13:54:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
13:54:27 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:54:27 INFO  : Context for processor 'microblaze_0' is selected.
13:54:27 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:54:27 INFO  : Context for processor 'microblaze_0' is selected.
13:54:27 INFO  : System reset is completed.
13:54:30 INFO  : 'after 3000' command is executed.
13:54:30 INFO  : Context for processor 'microblaze_0' is selected.
13:54:31 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
13:54:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

13:54:31 INFO  : Memory regions updated for context MicroBlaze #0
13:54:31 INFO  : Context for processor 'microblaze_0' is selected.
13:54:31 INFO  : 'con' command is executed.
13:54:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

13:54:31 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:16:03 INFO  : Disconnected from the channel tcfchan#1.
14:16:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:03 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
14:16:03 INFO  : 'jtag frequency' command is executed.
14:16:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
14:16:05 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:16:05 INFO  : Context for processor 'microblaze_0' is selected.
14:16:06 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:16:06 INFO  : Context for processor 'microblaze_0' is selected.
14:16:06 INFO  : System reset is completed.
14:16:09 INFO  : 'after 3000' command is executed.
14:16:09 INFO  : Context for processor 'microblaze_0' is selected.
14:16:09 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
14:16:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

14:16:09 INFO  : Memory regions updated for context MicroBlaze #0
14:16:09 INFO  : Context for processor 'microblaze_0' is selected.
14:16:09 INFO  : 'con' command is executed.
14:16:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

14:16:09 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:25:31 INFO  : Disconnected from the channel tcfchan#2.
14:25:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:31 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
14:25:31 INFO  : 'jtag frequency' command is executed.
14:25:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
14:25:38 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:25:38 INFO  : Context for processor 'microblaze_0' is selected.
14:25:38 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:25:38 INFO  : Context for processor 'microblaze_0' is selected.
14:25:38 INFO  : System reset is completed.
14:25:41 INFO  : 'after 3000' command is executed.
14:25:42 INFO  : Context for processor 'microblaze_0' is selected.
14:25:42 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
14:25:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

14:25:42 INFO  : Memory regions updated for context MicroBlaze #0
14:25:42 INFO  : Context for processor 'microblaze_0' is selected.
14:25:42 INFO  : 'con' command is executed.
14:25:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

14:25:42 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:27:56 INFO  : Disconnected from the channel tcfchan#3.
14:27:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:56 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
14:27:56 INFO  : 'jtag frequency' command is executed.
14:27:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
14:28:02 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:28:02 INFO  : Context for processor 'microblaze_0' is selected.
14:28:02 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:28:03 INFO  : Context for processor 'microblaze_0' is selected.
14:28:03 INFO  : System reset is completed.
14:28:06 INFO  : 'after 3000' command is executed.
14:28:06 INFO  : Context for processor 'microblaze_0' is selected.
14:28:06 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
14:28:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

14:28:06 INFO  : Memory regions updated for context MicroBlaze #0
14:28:06 INFO  : Context for processor 'microblaze_0' is selected.
14:28:06 INFO  : 'con' command is executed.
14:28:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

14:28:06 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:30:24 INFO  : Disconnected from the channel tcfchan#4.
14:30:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:24 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
14:30:24 INFO  : 'jtag frequency' command is executed.
14:30:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
14:30:31 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:30:31 INFO  : Context for processor 'microblaze_0' is selected.
14:30:31 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:30:31 INFO  : Context for processor 'microblaze_0' is selected.
14:30:31 INFO  : System reset is completed.
14:30:34 INFO  : 'after 3000' command is executed.
14:30:35 INFO  : Context for processor 'microblaze_0' is selected.
14:30:35 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
14:30:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

14:30:35 INFO  : Memory regions updated for context MicroBlaze #0
14:30:35 INFO  : Context for processor 'microblaze_0' is selected.
14:30:35 INFO  : 'con' command is executed.
14:30:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

14:30:35 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:34:40 INFO  : Disconnected from the channel tcfchan#5.
14:34:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:40 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
14:34:40 INFO  : 'jtag frequency' command is executed.
14:34:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
14:34:46 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:34:46 INFO  : Context for processor 'microblaze_0' is selected.
14:34:46 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:34:46 INFO  : Context for processor 'microblaze_0' is selected.
14:34:46 INFO  : System reset is completed.
14:34:49 INFO  : 'after 3000' command is executed.
14:34:49 INFO  : Context for processor 'microblaze_0' is selected.
14:34:49 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
14:34:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

14:34:49 INFO  : Memory regions updated for context MicroBlaze #0
14:34:50 INFO  : Context for processor 'microblaze_0' is selected.
14:34:50 INFO  : 'con' command is executed.
14:34:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

14:34:50 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
15:13:09 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1474138836000,  Project:1473945787000
15:13:09 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:13:10 INFO  : Copied contents of /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf into /block_design_wrapper_hw_platform_0/system.hdf.
15:13:11 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:13:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-74ad4a4372614a47b2f6365fa6d0c3a0-colord.service-drcCPx"

15:13:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-74ad4a4372614a47b2f6365fa6d0c3a0-rtkit-daemon.service-2crAV1"

15:13:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-74ad4a4372614a47b2f6365fa6d0c3a0-systemd-timesyncd.service-53RNIm"

15:13:12 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

15:13:12 ERROR : Error updating BSP project MSS files.
15:13:13 INFO  : Updating hardware inferred compiler options for mb_app_0.
15:13:13 INFO  : Updating hardware inferred compiler options for mb_app_0_bsp_xaxidma_example_sg_intr_1.
15:13:14 INFO  : Updating hardware inferred compiler options for mb_app_0_bsp_xintc_example_1.
15:13:14 INFO  : Clearing existing target manager status.
15:13:16 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
15:13:17 INFO  : Closing and re-opening the MSS file of ther project mb_app_0_bsp
15:13:17 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:13:17 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:13:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

15:13:17 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
15:13:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

15:13:17 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
15:13:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

15:13:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

15:13:17 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

15:13:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

15:13:17 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
15:13:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

15:13:17 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
15:13:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

15:13:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

15:13:17 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

15:14:32 INFO  : Disconnected from the channel tcfchan#6.
15:14:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:33 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
15:14:33 INFO  : 'jtag frequency' command is executed.
15:14:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
15:14:38 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:14:38 INFO  : Context for processor 'microblaze_0' is selected.
15:14:38 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
15:14:38 INFO  : Context for processor 'microblaze_0' is selected.
15:14:38 INFO  : System reset is completed.
15:14:41 INFO  : 'after 3000' command is executed.
15:14:41 INFO  : Context for processor 'microblaze_0' is selected.
15:14:41 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
15:14:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

15:14:41 INFO  : Memory regions updated for context MicroBlaze #0
15:14:41 INFO  : Context for processor 'microblaze_0' is selected.
15:14:41 INFO  : 'con' command is executed.
15:14:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

15:14:41 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
19:34:14 INFO  : Disconnected from the channel tcfchan#7.
19:34:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:14 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
19:34:14 INFO  : 'jtag frequency' command is executed.
19:34:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
19:34:20 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:34:20 INFO  : Context for processor 'microblaze_0' is selected.
19:34:20 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
19:34:20 INFO  : Context for processor 'microblaze_0' is selected.
19:34:20 INFO  : System reset is completed.
19:34:23 INFO  : 'after 3000' command is executed.
19:34:23 INFO  : Context for processor 'microblaze_0' is selected.
19:34:24 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
19:34:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

19:34:24 INFO  : Memory regions updated for context MicroBlaze #0
19:34:24 INFO  : Context for processor 'microblaze_0' is selected.
19:34:24 INFO  : 'con' command is executed.
19:34:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

19:34:24 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
19:43:07 INFO  : Disconnected from the channel tcfchan#8.
19:43:08 ERROR : Unexpected error while parsing XMD response ï¿¿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
21:11:06 INFO  : Launching XSDB server: xsdb -n -interactive /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/temp_xsdb_launch_script.tcl
21:11:07 INFO  : XSDB server has started successfully.
21:11:07 INFO  : Processing command line option -hwspec /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf.
21:11:07 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
21:12:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:41 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
21:12:41 INFO  : 'jtag frequency' command is executed.
21:12:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
21:12:43 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:12:43 INFO  : Context for processor 'microblaze_0' is selected.
21:12:43 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:12:43 INFO  : Context for processor 'microblaze_0' is selected.
21:12:43 INFO  : System reset is completed.
21:12:46 INFO  : 'after 3000' command is executed.
21:12:46 INFO  : Context for processor 'microblaze_0' is selected.
21:12:47 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
21:12:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

21:12:47 INFO  : Memory regions updated for context MicroBlaze #0
21:12:47 INFO  : Context for processor 'microblaze_0' is selected.
21:12:47 INFO  : 'con' command is executed.
21:12:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

21:12:47 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:14:04 INFO  : Disconnected from the channel tcfchan#1.
21:14:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:04 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
21:14:04 INFO  : 'jtag frequency' command is executed.
21:14:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
21:14:06 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:14:06 INFO  : Context for processor 'microblaze_0' is selected.
21:14:07 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:14:07 INFO  : Context for processor 'microblaze_0' is selected.
21:14:07 INFO  : System reset is completed.
21:14:10 INFO  : 'after 3000' command is executed.
21:14:10 INFO  : Context for processor 'microblaze_0' is selected.
21:14:10 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
21:14:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

21:14:10 INFO  : Memory regions updated for context MicroBlaze #0
21:14:10 INFO  : Context for processor 'microblaze_0' is selected.
21:14:10 INFO  : 'con' command is executed.
21:14:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

21:14:10 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:24:33 INFO  : Disconnected from the channel tcfchan#2.
21:24:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:33 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
21:24:33 INFO  : 'jtag frequency' command is executed.
21:24:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
21:24:35 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:24:35 INFO  : Context for processor 'microblaze_0' is selected.
21:24:36 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:24:36 INFO  : Context for processor 'microblaze_0' is selected.
21:24:36 INFO  : System reset is completed.
21:24:39 INFO  : 'after 3000' command is executed.
21:24:39 INFO  : Context for processor 'microblaze_0' is selected.
21:24:39 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
21:24:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

21:24:39 INFO  : Memory regions updated for context MicroBlaze #0
21:24:39 INFO  : Context for processor 'microblaze_0' is selected.
21:24:39 INFO  : 'con' command is executed.
21:24:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

21:24:39 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:27:26 INFO  : Disconnected from the channel tcfchan#3.
21:27:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:26 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
21:27:26 INFO  : 'jtag frequency' command is executed.
21:27:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
21:27:29 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:27:29 INFO  : Context for processor 'microblaze_0' is selected.
21:27:29 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:27:29 INFO  : Context for processor 'microblaze_0' is selected.
21:27:29 INFO  : System reset is completed.
21:27:32 INFO  : 'after 3000' command is executed.
21:27:32 INFO  : Context for processor 'microblaze_0' is selected.
21:27:33 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
21:27:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

21:27:33 INFO  : Memory regions updated for context MicroBlaze #0
21:27:33 INFO  : Context for processor 'microblaze_0' is selected.
21:27:33 INFO  : 'con' command is executed.
21:27:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

21:27:33 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:30:39 INFO  : Disconnected from the channel tcfchan#4.
21:30:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:39 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
21:30:39 INFO  : 'jtag frequency' command is executed.
21:30:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
21:30:42 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:30:42 INFO  : Context for processor 'microblaze_0' is selected.
21:30:42 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:30:42 INFO  : Context for processor 'microblaze_0' is selected.
21:30:42 INFO  : System reset is completed.
21:30:45 INFO  : 'after 3000' command is executed.
21:30:45 INFO  : Context for processor 'microblaze_0' is selected.
21:30:46 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
21:30:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

21:30:46 INFO  : Memory regions updated for context MicroBlaze #0
21:30:46 INFO  : Context for processor 'microblaze_0' is selected.
21:30:46 INFO  : 'con' command is executed.
21:30:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

21:30:46 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:33:04 INFO  : Disconnected from the channel tcfchan#5.
21:33:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:04 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
21:33:04 INFO  : 'jtag frequency' command is executed.
21:33:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
21:33:10 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:33:10 INFO  : Context for processor 'microblaze_0' is selected.
21:33:10 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:33:10 INFO  : Context for processor 'microblaze_0' is selected.
21:33:10 INFO  : System reset is completed.
21:33:13 INFO  : 'after 3000' command is executed.
21:33:13 INFO  : Context for processor 'microblaze_0' is selected.
21:33:14 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
21:33:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

21:33:14 INFO  : Memory regions updated for context MicroBlaze #0
21:33:14 INFO  : Context for processor 'microblaze_0' is selected.
21:33:14 INFO  : 'con' command is executed.
21:33:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

21:33:14 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:34:25 INFO  : Disconnected from the channel tcfchan#6.
21:34:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:25 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
21:34:25 INFO  : 'jtag frequency' command is executed.
21:34:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
21:34:31 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:34:32 INFO  : Context for processor 'microblaze_0' is selected.
21:34:32 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:34:32 INFO  : Context for processor 'microblaze_0' is selected.
21:34:32 INFO  : System reset is completed.
21:34:35 INFO  : 'after 3000' command is executed.
21:34:35 INFO  : Context for processor 'microblaze_0' is selected.
21:34:35 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
21:34:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

21:34:35 INFO  : Memory regions updated for context MicroBlaze #0
21:34:36 INFO  : Context for processor 'microblaze_0' is selected.
21:34:36 INFO  : 'con' command is executed.
21:34:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

21:34:36 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:36:40 INFO  : Disconnected from the channel tcfchan#7.
21:36:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:40 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
21:36:40 INFO  : 'jtag frequency' command is executed.
21:36:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
21:36:46 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:36:46 INFO  : Context for processor 'microblaze_0' is selected.
21:36:46 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:36:46 INFO  : Context for processor 'microblaze_0' is selected.
21:36:46 INFO  : System reset is completed.
21:36:49 INFO  : 'after 3000' command is executed.
21:36:49 INFO  : Context for processor 'microblaze_0' is selected.
21:36:50 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
21:36:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

21:36:50 INFO  : Memory regions updated for context MicroBlaze #0
21:36:50 INFO  : Context for processor 'microblaze_0' is selected.
21:36:50 INFO  : 'con' command is executed.
21:36:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

21:36:50 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:38:03 INFO  : Disconnected from the channel tcfchan#8.
21:38:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:04 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
21:38:04 INFO  : 'jtag frequency' command is executed.
21:38:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
21:38:10 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:38:10 INFO  : Context for processor 'microblaze_0' is selected.
21:38:10 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:38:10 INFO  : Context for processor 'microblaze_0' is selected.
21:38:10 INFO  : System reset is completed.
21:38:13 INFO  : 'after 3000' command is executed.
21:38:13 INFO  : Context for processor 'microblaze_0' is selected.
21:38:14 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
21:38:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

21:38:14 INFO  : Memory regions updated for context MicroBlaze #0
21:38:14 INFO  : Context for processor 'microblaze_0' is selected.
21:38:14 INFO  : 'con' command is executed.
21:38:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

21:38:14 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:39:55 INFO  : Disconnected from the channel tcfchan#9.
21:39:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:55 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
21:39:55 INFO  : 'jtag frequency' command is executed.
21:39:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
21:40:00 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:40:01 INFO  : Context for processor 'microblaze_0' is selected.
21:40:01 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:40:01 INFO  : Context for processor 'microblaze_0' is selected.
21:40:01 INFO  : System reset is completed.
21:40:04 INFO  : 'after 3000' command is executed.
21:40:04 INFO  : Context for processor 'microblaze_0' is selected.
21:40:04 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
21:40:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

21:40:04 INFO  : Memory regions updated for context MicroBlaze #0
21:40:05 INFO  : Context for processor 'microblaze_0' is selected.
21:40:05 INFO  : 'con' command is executed.
21:40:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

21:40:05 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:42:47 INFO  : Disconnected from the channel tcfchan#10.
21:42:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:47 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
21:42:47 INFO  : 'jtag frequency' command is executed.
21:42:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
21:42:54 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:42:54 INFO  : Context for processor 'microblaze_0' is selected.
21:42:54 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:42:54 INFO  : Context for processor 'microblaze_0' is selected.
21:42:54 INFO  : System reset is completed.
21:42:57 INFO  : 'after 3000' command is executed.
21:42:57 INFO  : Context for processor 'microblaze_0' is selected.
21:42:58 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
21:42:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

21:42:58 INFO  : Memory regions updated for context MicroBlaze #0
21:42:58 INFO  : Context for processor 'microblaze_0' is selected.
21:42:58 INFO  : 'con' command is executed.
21:42:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

21:42:58 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:08:44 INFO  : Disconnected from the channel tcfchan#11.
22:08:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:08:45 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
22:08:45 INFO  : 'jtag frequency' command is executed.
22:08:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
22:08:50 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:08:51 INFO  : Context for processor 'microblaze_0' is selected.
22:08:51 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:08:51 INFO  : Context for processor 'microblaze_0' is selected.
22:08:51 INFO  : System reset is completed.
22:08:54 INFO  : 'after 3000' command is executed.
22:08:54 INFO  : Context for processor 'microblaze_0' is selected.
22:08:54 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
22:08:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

22:08:54 INFO  : Memory regions updated for context MicroBlaze #0
22:08:54 INFO  : Context for processor 'microblaze_0' is selected.
22:08:55 INFO  : 'con' command is executed.
22:08:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

22:08:55 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:12:22 INFO  : Disconnected from the channel tcfchan#12.
22:12:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:12:22 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
22:12:22 INFO  : 'jtag frequency' command is executed.
22:12:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
22:12:29 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:12:29 INFO  : Context for processor 'microblaze_0' is selected.
22:12:29 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:12:29 INFO  : Context for processor 'microblaze_0' is selected.
22:12:29 INFO  : System reset is completed.
22:12:32 INFO  : 'after 3000' command is executed.
22:12:32 INFO  : Context for processor 'microblaze_0' is selected.
22:12:32 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
22:12:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

22:12:32 INFO  : Memory regions updated for context MicroBlaze #0
22:12:33 INFO  : Context for processor 'microblaze_0' is selected.
22:12:33 INFO  : 'con' command is executed.
22:12:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

22:12:33 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:13:35 INFO  : Disconnected from the channel tcfchan#13.
22:13:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:35 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
22:13:35 INFO  : 'jtag frequency' command is executed.
22:13:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
22:13:39 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:13:40 INFO  : Context for processor 'microblaze_0' is selected.
22:13:40 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:13:40 INFO  : Context for processor 'microblaze_0' is selected.
22:13:40 INFO  : System reset is completed.
22:13:43 INFO  : 'after 3000' command is executed.
22:13:43 INFO  : Context for processor 'microblaze_0' is selected.
22:13:43 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
22:13:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

22:13:43 INFO  : Memory regions updated for context MicroBlaze #0
22:13:43 INFO  : Context for processor 'microblaze_0' is selected.
22:13:43 INFO  : 'con' command is executed.
22:13:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

22:13:43 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:15:53 INFO  : Disconnected from the channel tcfchan#14.
22:15:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:53 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
22:15:53 INFO  : 'jtag frequency' command is executed.
22:15:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
22:15:59 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:15:59 INFO  : Context for processor 'microblaze_0' is selected.
22:15:59 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:15:59 INFO  : Context for processor 'microblaze_0' is selected.
22:15:59 INFO  : System reset is completed.
22:16:02 INFO  : 'after 3000' command is executed.
22:16:02 INFO  : Context for processor 'microblaze_0' is selected.
22:16:03 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
22:16:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

22:16:03 INFO  : Memory regions updated for context MicroBlaze #0
22:16:03 INFO  : Context for processor 'microblaze_0' is selected.
22:16:03 INFO  : 'con' command is executed.
22:16:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

22:16:03 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:37:13 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1474166216000,  Project:1474138836000
22:37:13 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:37:14 INFO  : Copied contents of /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf into /block_design_wrapper_hw_platform_0/system.hdf.
22:37:15 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:37:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-705b90b549be4ca7a4f3d311f1ad2b56-colord.service-w61QaC"

22:37:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-705b90b549be4ca7a4f3d311f1ad2b56-rtkit-daemon.service-YuKj1c"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-705b90b549be4ca7a4f3d311f1ad2b56-systemd-timesyncd.service-Zgfnzd"

22:37:16 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

22:37:16 ERROR : Error updating BSP project MSS files.
22:37:16 INFO  : Updating hardware inferred compiler options for mb_app_0.
22:37:17 INFO  : Updating hardware inferred compiler options for mb_app_0_bsp_xaxidma_example_sg_intr_1.
22:37:18 INFO  : Updating hardware inferred compiler options for mb_app_0_bsp_xintc_example_1.
22:37:18 INFO  : Clearing existing target manager status.
22:37:41 INFO  : Disconnected from the channel tcfchan#15.
22:37:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:37:41 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
22:37:41 INFO  : 'jtag frequency' command is executed.
22:37:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
22:37:47 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:37:47 INFO  : Context for processor 'microblaze_0' is selected.
22:37:47 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:37:47 INFO  : Context for processor 'microblaze_0' is selected.
22:37:47 INFO  : System reset is completed.
22:37:50 INFO  : 'after 3000' command is executed.
22:37:50 INFO  : Context for processor 'microblaze_0' is selected.
22:37:51 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
22:37:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

22:37:51 INFO  : Memory regions updated for context MicroBlaze #0
22:37:51 INFO  : Context for processor 'microblaze_0' is selected.
22:37:51 INFO  : 'con' command is executed.
22:37:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

22:37:51 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:55:35 INFO  : Disconnected from the channel tcfchan#16.
22:55:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:55:36 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
22:55:36 INFO  : 'jtag frequency' command is executed.
22:55:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
22:55:42 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:55:42 INFO  : Context for processor 'microblaze_0' is selected.
22:55:42 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:55:42 INFO  : Context for processor 'microblaze_0' is selected.
22:55:42 INFO  : System reset is completed.
22:55:45 INFO  : 'after 3000' command is executed.
22:55:45 INFO  : Context for processor 'microblaze_0' is selected.
22:55:45 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
22:55:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

22:55:45 INFO  : Memory regions updated for context MicroBlaze #0
22:55:45 INFO  : Context for processor 'microblaze_0' is selected.
22:55:45 INFO  : 'con' command is executed.
22:55:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

22:55:45 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:55:58 INFO  : Disconnected from the channel tcfchan#17.
22:55:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:55:58 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
22:55:58 INFO  : 'jtag frequency' command is executed.
22:55:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
22:56:04 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:56:04 INFO  : Context for processor 'microblaze_0' is selected.
22:56:04 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:56:04 INFO  : Context for processor 'microblaze_0' is selected.
22:56:04 INFO  : System reset is completed.
22:56:07 INFO  : 'after 3000' command is executed.
22:56:07 INFO  : Context for processor 'microblaze_0' is selected.
22:56:07 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
22:56:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

22:56:07 INFO  : Memory regions updated for context MicroBlaze #0
22:56:07 INFO  : Context for processor 'microblaze_0' is selected.
22:56:07 INFO  : 'con' command is executed.
22:56:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

22:56:07 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
23:35:57 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1474169737000,  Project:1474166216000
23:35:57 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:35:58 INFO  : Copied contents of /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf into /block_design_wrapper_hw_platform_0/system.hdf.
23:35:59 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:36:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-705b90b549be4ca7a4f3d311f1ad2b56-colord.service-w61QaC"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-705b90b549be4ca7a4f3d311f1ad2b56-rtkit-daemon.service-YuKj1c"

23:36:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-705b90b549be4ca7a4f3d311f1ad2b56-systemd-timesyncd.service-Zgfnzd"

23:36:00 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

23:36:00 ERROR : Error updating BSP project MSS files.
23:36:00 INFO  : Updating hardware inferred compiler options for mb_app_0.
23:36:01 INFO  : Updating hardware inferred compiler options for mb_app_0_bsp_xaxidma_example_sg_intr_1.
23:36:02 INFO  : Updating hardware inferred compiler options for mb_app_0_bsp_xintc_example_1.
23:36:02 INFO  : Clearing existing target manager status.
23:36:09 INFO  : Disconnected from the channel tcfchan#18.
23:36:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:36:10 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
23:36:10 INFO  : 'jtag frequency' command is executed.
23:36:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
23:36:15 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:36:15 INFO  : Context for processor 'microblaze_0' is selected.
23:36:15 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
23:36:16 INFO  : Context for processor 'microblaze_0' is selected.
23:36:16 INFO  : System reset is completed.
23:36:19 INFO  : 'after 3000' command is executed.
23:36:19 INFO  : Context for processor 'microblaze_0' is selected.
23:36:19 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
23:36:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

23:36:19 INFO  : Memory regions updated for context MicroBlaze #0
23:36:19 INFO  : Context for processor 'microblaze_0' is selected.
23:36:19 INFO  : 'con' command is executed.
23:36:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

23:36:19 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
23:38:54 INFO  : Disconnected from the channel tcfchan#19.
23:38:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:55 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
23:38:55 INFO  : 'jtag frequency' command is executed.
23:38:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
23:39:00 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:39:00 INFO  : Context for processor 'microblaze_0' is selected.
23:39:00 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
23:39:00 INFO  : Context for processor 'microblaze_0' is selected.
23:39:01 INFO  : System reset is completed.
23:39:04 INFO  : 'after 3000' command is executed.
23:39:04 INFO  : Context for processor 'microblaze_0' is selected.
23:39:04 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
23:39:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

23:39:04 INFO  : Memory regions updated for context MicroBlaze #0
23:39:04 INFO  : Context for processor 'microblaze_0' is selected.
23:39:04 INFO  : 'con' command is executed.
23:39:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

23:39:04 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
23:40:55 INFO  : Disconnected from the channel tcfchan#20.
23:40:56 ERROR : Unexpected error while parsing XMD response ï¿¿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
00:31:29 INFO  : Launching XSDB server: xsdb -n -interactive /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/temp_xsdb_launch_script.tcl
00:31:30 INFO  : XSDB server has started successfully.
00:31:30 INFO  : Processing command line option -hwspec /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf.
00:31:30 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
00:31:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1474173026000,  Project:1474169737000
00:31:30 INFO  : The hardware specification for project 'block_design_wrapper_hw_platform_0' is different from /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf.
00:31:30 INFO  : Copied contents of /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf into /block_design_wrapper_hw_platform_0/system.hdf.
00:31:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:31:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-705b90b549be4ca7a4f3d311f1ad2b56-colord.service-w61QaC"

00:31:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-705b90b549be4ca7a4f3d311f1ad2b56-rtkit-daemon.service-YuKj1c"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-705b90b549be4ca7a4f3d311f1ad2b56-systemd-timesyncd.service-Zgfnzd"

00:31:32 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

00:31:32 ERROR : Error updating BSP project MSS files.
00:31:33 INFO  : Updating hardware inferred compiler options for mb_app_0.
00:31:34 INFO  : Updating hardware inferred compiler options for mb_app_0_bsp_xaxidma_example_sg_intr_1.
00:31:34 INFO  : Updating hardware inferred compiler options for mb_app_0_bsp_xintc_example_1.
00:31:34 INFO  : Clearing existing target manager status.
00:31:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

00:31:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:31:44 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
00:31:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

00:31:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:31:44 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
00:31:44 ERROR : Unexpected error occurred during generating bsp sources
java.lang.reflect.InvocationTargetException
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:420)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:500)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:284)
	at org.eclipse.ui.internal.progress.ProgressManager$3.run(ProgressManager.java:997)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:1032)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:1007)
	at org.eclipse.ui.internal.progress.ProgressManager.run(ProgressManager.java:1208)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:124)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:78)
	at org.eclipse.ui.internal.handlers.HandlerProxy.execute(HandlerProxy.java:295)
	at org.eclipse.ui.internal.handlers.E4HandlerProxy.execute(E4HandlerProxy.java:90)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:56)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invokeUsingClass(InjectorImpl.java:252)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invoke(InjectorImpl.java:234)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.invoke(ContextInjectionFactory.java:132)
	at org.eclipse.e4.core.commands.internal.HandlerServiceHandler.execute(HandlerServiceHandler.java:152)
	at org.eclipse.core.commands.Command.executeWithChecks(Command.java:493)
	at org.eclipse.core.commands.ParameterizedCommand.executeWithChecks(ParameterizedCommand.java:486)
	at org.eclipse.e4.core.commands.internal.HandlerServiceImpl.executeHandler(HandlerServiceImpl.java:210)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.executeItem(HandledContributionItem.java:799)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.handleWidgetSelection(HandledContributionItem.java:675)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.access$7(HandledContributionItem.java:659)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem$4.handleEvent(HandledContributionItem.java:592)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4481)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1327)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3819)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3430)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1127)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:337)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1018)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:156)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:654)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:337)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:598)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:150)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:139)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:380)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:235)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:669)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:608)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1515)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1488)
Caused by: java.lang.IllegalArgumentException: Path must include project and resource name: /mb_app_0_bsp
	at org.eclipse.core.runtime.Assert.isLegal(Assert.java:63)
	at org.eclipse.core.internal.resources.Workspace.newResource(Workspace.java:2069)
	at org.eclipse.core.internal.resources.Container.getFolder(Container.java:196)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:169)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2241)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
00:45:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:45:02 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
00:45:02 INFO  : 'jtag frequency' command is executed.
00:45:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
00:45:04 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
00:45:04 INFO  : Context for processor 'microblaze_0' is selected.
00:45:04 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
00:45:04 INFO  : Context for processor 'microblaze_0' is selected.
00:45:04 INFO  : System reset is completed.
00:45:07 INFO  : 'after 3000' command is executed.
00:45:07 INFO  : Context for processor 'microblaze_0' is selected.
00:45:08 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
00:45:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

00:45:08 INFO  : Memory regions updated for context MicroBlaze #0
00:45:08 INFO  : Context for processor 'microblaze_0' is selected.
00:45:08 INFO  : 'con' command is executed.
00:45:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

00:45:08 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
00:45:51 INFO  : Disconnected from the channel tcfchan#1.
00:45:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:45:51 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
00:45:51 INFO  : 'jtag frequency' command is executed.
00:45:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
00:45:54 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
00:45:54 INFO  : Context for processor 'microblaze_0' is selected.
00:45:54 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
00:45:54 INFO  : Context for processor 'microblaze_0' is selected.
00:45:54 INFO  : System reset is completed.
00:45:57 INFO  : 'after 3000' command is executed.
00:45:57 INFO  : Context for processor 'microblaze_0' is selected.
00:45:58 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
00:45:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

00:45:58 INFO  : Memory regions updated for context MicroBlaze #0
00:45:58 INFO  : Context for processor 'microblaze_0' is selected.
00:45:58 INFO  : 'con' command is executed.
00:45:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

00:45:58 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
00:54:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:54:09 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
00:54:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:54:09 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
00:54:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

00:54:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:54:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

00:54:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:54:09 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

00:56:01 INFO  : Disconnected from the channel tcfchan#2.
00:56:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:56:01 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
00:56:01 INFO  : 'jtag frequency' command is executed.
00:56:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
00:56:07 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
00:56:07 INFO  : Context for processor 'microblaze_0' is selected.
00:56:07 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
00:56:07 INFO  : Context for processor 'microblaze_0' is selected.
00:56:07 INFO  : System reset is completed.
00:56:10 INFO  : 'after 3000' command is executed.
00:56:10 INFO  : Context for processor 'microblaze_0' is selected.
00:56:11 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
00:56:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

00:56:11 INFO  : Memory regions updated for context MicroBlaze #0
00:56:11 INFO  : Context for processor 'microblaze_0' is selected.
00:56:11 INFO  : 'con' command is executed.
00:56:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

00:56:11 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
00:56:46 INFO  : Disconnected from the channel tcfchan#3.
00:56:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:56:47 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
00:56:47 INFO  : 'jtag frequency' command is executed.
00:56:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
00:56:53 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
00:56:53 INFO  : Context for processor 'microblaze_0' is selected.
00:56:53 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
00:56:53 INFO  : Context for processor 'microblaze_0' is selected.
00:56:53 INFO  : System reset is completed.
00:56:56 INFO  : 'after 3000' command is executed.
00:56:56 INFO  : Context for processor 'microblaze_0' is selected.
00:56:56 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
00:56:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

00:56:56 INFO  : Memory regions updated for context MicroBlaze #0
00:56:56 INFO  : Context for processor 'microblaze_0' is selected.
00:56:56 INFO  : 'con' command is executed.
00:56:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

00:56:56 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
01:00:17 INFO  : Disconnected from the channel tcfchan#4.
01:00:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:00:17 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
01:00:17 INFO  : 'jtag frequency' command is executed.
01:00:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
01:00:23 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
01:00:23 INFO  : Context for processor 'microblaze_0' is selected.
01:00:23 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
01:00:23 INFO  : Context for processor 'microblaze_0' is selected.
01:00:23 INFO  : System reset is completed.
01:00:26 INFO  : 'after 3000' command is executed.
01:00:26 INFO  : Context for processor 'microblaze_0' is selected.
01:00:27 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
01:00:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

01:00:27 INFO  : Memory regions updated for context MicroBlaze #0
01:00:27 INFO  : Context for processor 'microblaze_0' is selected.
01:00:27 INFO  : 'con' command is executed.
01:00:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

01:00:27 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
01:03:37 INFO  : Disconnected from the channel tcfchan#5.
01:03:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:03:37 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
01:03:37 INFO  : 'jtag frequency' command is executed.
01:03:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
01:03:42 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
01:03:42 INFO  : Context for processor 'microblaze_0' is selected.
01:03:42 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
01:03:42 INFO  : Context for processor 'microblaze_0' is selected.
01:03:43 INFO  : System reset is completed.
01:03:46 INFO  : 'after 3000' command is executed.
01:03:46 INFO  : Context for processor 'microblaze_0' is selected.
01:03:46 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
01:03:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

01:03:46 INFO  : Memory regions updated for context MicroBlaze #0
01:03:46 INFO  : Context for processor 'microblaze_0' is selected.
01:03:46 INFO  : 'con' command is executed.
01:03:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

01:03:46 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
01:11:42 INFO  : Disconnected from the channel tcfchan#6.
01:11:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:11:42 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
01:11:42 INFO  : 'jtag frequency' command is executed.
01:11:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
01:11:48 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
01:11:48 INFO  : Context for processor 'microblaze_0' is selected.
01:11:48 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
01:11:48 INFO  : Context for processor 'microblaze_0' is selected.
01:11:49 INFO  : System reset is completed.
01:11:52 INFO  : 'after 3000' command is executed.
01:11:52 INFO  : Context for processor 'microblaze_0' is selected.
01:11:52 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
01:11:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

01:11:52 INFO  : Memory regions updated for context MicroBlaze #0
01:11:52 INFO  : Context for processor 'microblaze_0' is selected.
01:11:52 INFO  : 'con' command is executed.
01:11:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

01:11:52 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
01:12:21 INFO  : Disconnected from the channel tcfchan#7.
01:12:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:12:21 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
01:12:21 INFO  : 'jtag frequency' command is executed.
01:12:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
01:12:26 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
01:12:26 INFO  : Context for processor 'microblaze_0' is selected.
01:12:26 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
01:12:26 INFO  : Context for processor 'microblaze_0' is selected.
01:12:26 INFO  : System reset is completed.
01:12:29 INFO  : 'after 3000' command is executed.
01:12:29 INFO  : Context for processor 'microblaze_0' is selected.
01:12:30 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
01:12:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

01:12:30 INFO  : Memory regions updated for context MicroBlaze #0
01:12:30 INFO  : Context for processor 'microblaze_0' is selected.
01:12:30 INFO  : 'con' command is executed.
01:12:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

01:12:30 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
01:13:19 INFO  : Disconnected from the channel tcfchan#8.
01:13:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:13:19 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
01:13:19 INFO  : 'jtag frequency' command is executed.
01:13:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
01:13:25 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
01:13:25 INFO  : Context for processor 'microblaze_0' is selected.
01:13:25 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
01:13:25 INFO  : Context for processor 'microblaze_0' is selected.
01:13:25 INFO  : System reset is completed.
01:13:28 INFO  : 'after 3000' command is executed.
01:13:28 INFO  : Context for processor 'microblaze_0' is selected.
01:13:29 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
01:13:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

01:13:29 INFO  : Memory regions updated for context MicroBlaze #0
01:13:29 INFO  : Context for processor 'microblaze_0' is selected.
01:13:29 INFO  : 'con' command is executed.
01:13:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

01:13:29 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
01:20:09 INFO  : Disconnected from the channel tcfchan#9.
01:20:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:20:09 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
01:20:09 INFO  : 'jtag frequency' command is executed.
01:20:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
01:20:16 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
01:20:16 INFO  : Context for processor 'microblaze_0' is selected.
01:20:16 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
01:20:16 INFO  : Context for processor 'microblaze_0' is selected.
01:20:16 INFO  : System reset is completed.
01:20:19 INFO  : 'after 3000' command is executed.
01:20:19 INFO  : Context for processor 'microblaze_0' is selected.
01:20:19 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
01:20:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

01:20:20 INFO  : Memory regions updated for context MicroBlaze #0
01:20:20 INFO  : Context for processor 'microblaze_0' is selected.
01:20:20 INFO  : 'con' command is executed.
01:20:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

01:20:20 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
01:22:03 INFO  : Disconnected from the channel tcfchan#10.
01:22:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:22:03 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
01:22:03 INFO  : 'jtag frequency' command is executed.
01:22:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
01:22:11 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
01:22:11 INFO  : Context for processor 'microblaze_0' is selected.
01:22:11 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
01:22:11 INFO  : Context for processor 'microblaze_0' is selected.
01:22:11 INFO  : System reset is completed.
01:22:14 INFO  : 'after 3000' command is executed.
01:22:14 INFO  : Context for processor 'microblaze_0' is selected.
01:22:14 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
01:22:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

01:22:14 INFO  : Memory regions updated for context MicroBlaze #0
01:22:14 INFO  : Context for processor 'microblaze_0' is selected.
01:22:14 INFO  : 'con' command is executed.
01:22:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

01:22:14 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
01:36:41 INFO  : Disconnected from the channel tcfchan#11.
01:36:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:36:41 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
01:36:41 INFO  : 'jtag frequency' command is executed.
01:36:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
01:36:47 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
01:36:47 INFO  : Context for processor 'microblaze_0' is selected.
01:36:47 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
01:36:48 INFO  : Context for processor 'microblaze_0' is selected.
01:36:48 INFO  : System reset is completed.
01:36:51 INFO  : 'after 3000' command is executed.
01:36:51 INFO  : Context for processor 'microblaze_0' is selected.
01:36:51 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
01:36:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

01:36:51 INFO  : Memory regions updated for context MicroBlaze #0
01:36:51 INFO  : Context for processor 'microblaze_0' is selected.
01:36:51 INFO  : 'con' command is executed.
01:36:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

01:36:51 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
01:37:27 INFO  : Disconnected from the channel tcfchan#12.
01:37:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:37:28 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
01:37:28 INFO  : 'jtag frequency' command is executed.
01:37:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
01:37:35 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
01:37:35 INFO  : Context for processor 'microblaze_0' is selected.
01:37:35 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
01:37:35 INFO  : Context for processor 'microblaze_0' is selected.
01:37:35 INFO  : System reset is completed.
01:37:38 INFO  : 'after 3000' command is executed.
01:37:38 INFO  : Context for processor 'microblaze_0' is selected.
01:37:38 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
01:37:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

01:37:38 INFO  : Memory regions updated for context MicroBlaze #0
01:37:38 INFO  : Context for processor 'microblaze_0' is selected.
01:37:38 INFO  : 'con' command is executed.
01:37:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

01:37:38 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
01:38:31 INFO  : Disconnected from the channel tcfchan#13.
01:38:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:38:31 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
01:38:31 INFO  : 'jtag frequency' command is executed.
01:38:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
01:38:37 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
01:38:37 INFO  : Context for processor 'microblaze_0' is selected.
01:38:37 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
01:38:37 INFO  : Context for processor 'microblaze_0' is selected.
01:38:37 INFO  : System reset is completed.
01:38:40 INFO  : 'after 3000' command is executed.
01:38:40 INFO  : Context for processor 'microblaze_0' is selected.
01:38:40 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
01:38:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

01:38:40 INFO  : Memory regions updated for context MicroBlaze #0
01:38:41 INFO  : Context for processor 'microblaze_0' is selected.
01:38:41 INFO  : 'con' command is executed.
01:38:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

01:38:41 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
01:39:57 INFO  : Disconnected from the channel tcfchan#14.
01:39:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:39:57 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
01:39:57 INFO  : 'jtag frequency' command is executed.
01:39:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
01:40:04 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
01:40:04 INFO  : Context for processor 'microblaze_0' is selected.
01:40:04 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
01:40:04 INFO  : Context for processor 'microblaze_0' is selected.
01:40:04 INFO  : System reset is completed.
01:40:07 INFO  : 'after 3000' command is executed.
01:40:07 INFO  : Context for processor 'microblaze_0' is selected.
01:40:08 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
01:40:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

01:40:08 INFO  : Memory regions updated for context MicroBlaze #0
01:40:08 INFO  : Context for processor 'microblaze_0' is selected.
01:40:08 INFO  : 'con' command is executed.
01:40:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

01:40:08 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
01:40:38 INFO  : Disconnected from the channel tcfchan#15.
01:40:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:40:38 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
01:40:38 INFO  : 'jtag frequency' command is executed.
01:40:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
01:40:46 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
01:40:46 INFO  : Context for processor 'microblaze_0' is selected.
01:40:46 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
01:40:46 INFO  : Context for processor 'microblaze_0' is selected.
01:40:46 INFO  : System reset is completed.
01:40:49 INFO  : 'after 3000' command is executed.
01:40:49 INFO  : Context for processor 'microblaze_0' is selected.
01:40:50 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
01:40:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

01:40:50 INFO  : Memory regions updated for context MicroBlaze #0
01:40:50 INFO  : Context for processor 'microblaze_0' is selected.
01:40:50 INFO  : 'con' command is executed.
01:40:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

01:40:50 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
01:42:33 INFO  : Disconnected from the channel tcfchan#16.
01:42:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:42:34 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
01:42:34 INFO  : 'jtag frequency' command is executed.
01:42:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
01:42:40 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
01:42:40 INFO  : Context for processor 'microblaze_0' is selected.
01:42:40 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
01:42:40 INFO  : Context for processor 'microblaze_0' is selected.
01:42:40 INFO  : System reset is completed.
01:42:43 INFO  : 'after 3000' command is executed.
01:42:43 INFO  : Context for processor 'microblaze_0' is selected.
01:42:44 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
01:42:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

01:42:44 INFO  : Memory regions updated for context MicroBlaze #0
01:42:44 INFO  : Context for processor 'microblaze_0' is selected.
01:42:44 INFO  : 'con' command is executed.
01:42:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

01:42:44 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
01:46:03 INFO  : Disconnected from the channel tcfchan#17.
01:46:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:46:03 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
01:46:03 INFO  : 'jtag frequency' command is executed.
01:46:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
01:46:10 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
01:46:10 INFO  : Context for processor 'microblaze_0' is selected.
01:46:10 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
01:46:10 INFO  : Context for processor 'microblaze_0' is selected.
01:46:10 INFO  : System reset is completed.
01:46:13 INFO  : 'after 3000' command is executed.
01:46:13 INFO  : Context for processor 'microblaze_0' is selected.
01:46:13 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
01:46:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

01:46:13 INFO  : Memory regions updated for context MicroBlaze #0
01:46:13 INFO  : Context for processor 'microblaze_0' is selected.
01:46:13 INFO  : 'con' command is executed.
01:46:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

01:46:13 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
01:47:44 INFO  : Disconnected from the channel tcfchan#18.
01:47:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:47:44 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
01:47:44 INFO  : 'jtag frequency' command is executed.
01:47:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
01:47:50 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
01:47:50 INFO  : Context for processor 'microblaze_0' is selected.
01:47:50 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
01:47:50 INFO  : Context for processor 'microblaze_0' is selected.
01:47:50 INFO  : System reset is completed.
01:47:53 INFO  : 'after 3000' command is executed.
01:47:54 INFO  : Context for processor 'microblaze_0' is selected.
01:47:54 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
01:47:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

01:47:54 INFO  : Memory regions updated for context MicroBlaze #0
01:47:54 INFO  : Context for processor 'microblaze_0' is selected.
01:47:54 INFO  : 'con' command is executed.
01:47:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

01:47:54 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
01:48:59 INFO  : Disconnected from the channel tcfchan#19.
01:48:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:48:59 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
01:48:59 INFO  : 'jtag frequency' command is executed.
01:48:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
01:49:05 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
01:49:06 INFO  : Context for processor 'microblaze_0' is selected.
01:49:06 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
01:49:06 INFO  : Context for processor 'microblaze_0' is selected.
01:49:06 INFO  : System reset is completed.
01:49:09 INFO  : 'after 3000' command is executed.
01:49:09 INFO  : Context for processor 'microblaze_0' is selected.
01:49:09 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
01:49:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

01:49:09 INFO  : Memory regions updated for context MicroBlaze #0
01:49:09 INFO  : Context for processor 'microblaze_0' is selected.
01:49:09 INFO  : 'con' command is executed.
01:49:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

01:49:09 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
01:52:44 INFO  : Disconnected from the channel tcfchan#20.
01:52:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:52:44 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
01:52:44 INFO  : 'jtag frequency' command is executed.
01:52:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
01:52:52 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
01:52:52 INFO  : Context for processor 'microblaze_0' is selected.
01:52:52 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
01:52:52 INFO  : Context for processor 'microblaze_0' is selected.
01:52:52 INFO  : System reset is completed.
01:52:55 INFO  : 'after 3000' command is executed.
01:52:55 INFO  : Context for processor 'microblaze_0' is selected.
01:52:55 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
01:52:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

01:52:56 INFO  : Memory regions updated for context MicroBlaze #0
01:52:56 INFO  : Context for processor 'microblaze_0' is selected.
01:52:56 INFO  : 'con' command is executed.
01:52:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

01:52:56 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
01:53:18 INFO  : Disconnected from the channel tcfchan#21.
01:53:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:53:18 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
01:53:18 INFO  : 'jtag frequency' command is executed.
01:53:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
01:53:25 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
01:53:25 INFO  : Context for processor 'microblaze_0' is selected.
01:53:25 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
01:53:25 INFO  : Context for processor 'microblaze_0' is selected.
01:53:25 INFO  : System reset is completed.
01:53:28 INFO  : 'after 3000' command is executed.
01:53:28 INFO  : Context for processor 'microblaze_0' is selected.
01:53:29 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
01:53:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

01:53:29 INFO  : Memory regions updated for context MicroBlaze #0
01:53:29 INFO  : Context for processor 'microblaze_0' is selected.
01:53:29 INFO  : 'con' command is executed.
01:53:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

01:53:29 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
01:55:55 INFO  : Disconnected from the channel tcfchan#22.
01:55:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:55:55 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
01:55:55 INFO  : 'jtag frequency' command is executed.
01:55:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
01:56:02 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
01:56:02 INFO  : Context for processor 'microblaze_0' is selected.
01:56:02 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
01:56:02 INFO  : Context for processor 'microblaze_0' is selected.
01:56:02 INFO  : System reset is completed.
01:56:05 INFO  : 'after 3000' command is executed.
01:56:05 INFO  : Context for processor 'microblaze_0' is selected.
01:56:06 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
01:56:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

01:56:06 INFO  : Memory regions updated for context MicroBlaze #0
01:56:06 INFO  : Context for processor 'microblaze_0' is selected.
01:56:06 INFO  : 'con' command is executed.
01:56:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

01:56:06 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
01:58:17 INFO  : Disconnected from the channel tcfchan#23.
01:58:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:58:17 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
01:58:17 INFO  : 'jtag frequency' command is executed.
01:58:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
01:58:24 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
01:58:24 INFO  : Context for processor 'microblaze_0' is selected.
01:58:24 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
01:58:24 INFO  : Context for processor 'microblaze_0' is selected.
01:58:24 INFO  : System reset is completed.
01:58:27 INFO  : 'after 3000' command is executed.
01:58:27 INFO  : Context for processor 'microblaze_0' is selected.
01:58:28 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
01:58:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

01:58:28 INFO  : Memory regions updated for context MicroBlaze #0
01:58:28 INFO  : Context for processor 'microblaze_0' is selected.
01:58:28 INFO  : 'con' command is executed.
01:58:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

01:58:28 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
02:04:25 INFO  : Disconnected from the channel tcfchan#24.
02:04:26 ERROR : Unexpected error while parsing XMD response ï¿¿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
13:21:45 INFO  : Launching XSDB server: xsdb -n -interactive /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/temp_xsdb_launch_script.tcl
13:21:46 INFO  : XSDB server has started successfully.
13:21:46 INFO  : Processing command line option -hwspec /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf.
13:21:46 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
13:42:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:50 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
13:42:50 INFO  : 'jtag frequency' command is executed.
13:42:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
13:42:52 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:42:52 INFO  : Context for processor 'microblaze_0' is selected.
13:42:52 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:42:52 INFO  : Context for processor 'microblaze_0' is selected.
13:42:52 INFO  : System reset is completed.
13:42:55 INFO  : 'after 3000' command is executed.
13:42:56 INFO  : Context for processor 'microblaze_0' is selected.
13:42:56 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
13:42:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

13:42:56 INFO  : Memory regions updated for context MicroBlaze #0
13:42:56 INFO  : Context for processor 'microblaze_0' is selected.
13:42:56 INFO  : 'con' command is executed.
13:42:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

13:42:56 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:43:25 INFO  : Disconnected from the channel tcfchan#1.
13:43:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:25 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
13:43:25 INFO  : 'jtag frequency' command is executed.
13:43:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
13:43:27 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:43:27 INFO  : Context for processor 'microblaze_0' is selected.
13:43:28 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:43:28 INFO  : Context for processor 'microblaze_0' is selected.
13:43:28 INFO  : System reset is completed.
13:43:31 INFO  : 'after 3000' command is executed.
13:43:31 INFO  : Context for processor 'microblaze_0' is selected.
13:43:31 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
13:43:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

13:43:31 INFO  : Memory regions updated for context MicroBlaze #0
13:43:31 INFO  : Context for processor 'microblaze_0' is selected.
13:43:31 INFO  : 'con' command is executed.
13:43:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

13:43:31 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:44:01 INFO  : Disconnected from the channel tcfchan#2.
13:44:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:01 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
13:44:01 INFO  : 'jtag frequency' command is executed.
13:44:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
13:44:04 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:44:04 INFO  : Context for processor 'microblaze_0' is selected.
13:44:04 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:44:04 INFO  : Context for processor 'microblaze_0' is selected.
13:44:04 INFO  : System reset is completed.
13:44:07 INFO  : 'after 3000' command is executed.
13:44:07 INFO  : Context for processor 'microblaze_0' is selected.
13:44:08 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
13:44:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

13:44:08 INFO  : Memory regions updated for context MicroBlaze #0
13:44:08 INFO  : Context for processor 'microblaze_0' is selected.
13:44:08 INFO  : 'con' command is executed.
13:44:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

13:44:08 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:45:38 INFO  : Disconnected from the channel tcfchan#3.
13:45:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:45:38 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
13:45:38 INFO  : 'jtag frequency' command is executed.
13:45:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
13:45:40 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:45:40 INFO  : Context for processor 'microblaze_0' is selected.
13:45:41 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:45:41 INFO  : Context for processor 'microblaze_0' is selected.
13:45:41 INFO  : System reset is completed.
13:45:44 INFO  : 'after 3000' command is executed.
13:45:44 INFO  : Context for processor 'microblaze_0' is selected.
13:45:44 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
13:45:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

13:45:44 INFO  : Memory regions updated for context MicroBlaze #0
13:45:45 INFO  : Context for processor 'microblaze_0' is selected.
13:45:45 INFO  : 'con' command is executed.
13:45:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

13:45:45 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:48:05 INFO  : Disconnected from the channel tcfchan#4.
13:48:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:06 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
13:48:06 INFO  : 'jtag frequency' command is executed.
13:48:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
13:48:08 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:48:08 INFO  : Context for processor 'microblaze_0' is selected.
13:48:08 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:48:08 INFO  : Context for processor 'microblaze_0' is selected.
13:48:09 INFO  : System reset is completed.
13:48:12 INFO  : 'after 3000' command is executed.
13:48:12 INFO  : Context for processor 'microblaze_0' is selected.
13:48:12 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
13:48:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

13:48:12 INFO  : Memory regions updated for context MicroBlaze #0
13:48:12 INFO  : Context for processor 'microblaze_0' is selected.
13:48:12 INFO  : 'con' command is executed.
13:48:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

13:48:12 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:49:23 INFO  : Disconnected from the channel tcfchan#5.
13:49:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:24 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
13:49:24 INFO  : 'jtag frequency' command is executed.
13:49:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
13:49:26 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:49:26 INFO  : Context for processor 'microblaze_0' is selected.
13:49:26 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:49:26 INFO  : Context for processor 'microblaze_0' is selected.
13:49:27 INFO  : System reset is completed.
13:49:30 INFO  : 'after 3000' command is executed.
13:49:30 INFO  : Context for processor 'microblaze_0' is selected.
13:49:30 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
13:49:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

13:49:30 INFO  : Memory regions updated for context MicroBlaze #0
13:49:30 INFO  : Context for processor 'microblaze_0' is selected.
13:49:30 INFO  : 'con' command is executed.
13:49:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

13:49:30 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:50:17 INFO  : Disconnected from the channel tcfchan#6.
13:50:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:50:17 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
13:50:17 INFO  : 'jtag frequency' command is executed.
13:50:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
13:50:20 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:50:20 INFO  : Context for processor 'microblaze_0' is selected.
13:50:20 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:50:20 INFO  : Context for processor 'microblaze_0' is selected.
13:50:20 INFO  : System reset is completed.
13:50:23 INFO  : 'after 3000' command is executed.
13:50:23 INFO  : Context for processor 'microblaze_0' is selected.
13:50:24 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
13:50:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

13:50:24 INFO  : Memory regions updated for context MicroBlaze #0
13:50:24 INFO  : Context for processor 'microblaze_0' is selected.
13:50:24 INFO  : 'con' command is executed.
13:50:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

13:50:24 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:50:46 INFO  : Disconnected from the channel tcfchan#7.
13:50:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:50:46 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
13:50:46 INFO  : 'jtag frequency' command is executed.
13:50:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
13:50:49 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:50:49 INFO  : Context for processor 'microblaze_0' is selected.
13:50:49 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:50:49 INFO  : Context for processor 'microblaze_0' is selected.
13:50:49 INFO  : System reset is completed.
13:50:52 INFO  : 'after 3000' command is executed.
13:50:52 INFO  : Context for processor 'microblaze_0' is selected.
13:50:53 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
13:50:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

13:50:53 INFO  : Memory regions updated for context MicroBlaze #0
13:50:53 INFO  : Context for processor 'microblaze_0' is selected.
13:50:53 INFO  : 'con' command is executed.
13:50:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

13:50:53 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:52:41 INFO  : Disconnected from the channel tcfchan#8.
13:52:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:41 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
13:52:41 INFO  : 'jtag frequency' command is executed.
13:52:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
13:52:43 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:52:43 INFO  : Context for processor 'microblaze_0' is selected.
13:52:44 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:52:44 INFO  : Context for processor 'microblaze_0' is selected.
13:52:44 INFO  : System reset is completed.
13:52:47 INFO  : 'after 3000' command is executed.
13:52:47 INFO  : Context for processor 'microblaze_0' is selected.
13:52:47 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
13:52:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

13:52:47 INFO  : Memory regions updated for context MicroBlaze #0
13:52:47 INFO  : Context for processor 'microblaze_0' is selected.
13:52:47 INFO  : 'con' command is executed.
13:52:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

13:52:47 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:53:07 INFO  : Disconnected from the channel tcfchan#9.
13:53:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:07 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
13:53:07 INFO  : 'jtag frequency' command is executed.
13:53:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
13:53:10 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:53:10 INFO  : Context for processor 'microblaze_0' is selected.
13:53:10 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:53:10 INFO  : Context for processor 'microblaze_0' is selected.
13:53:10 INFO  : System reset is completed.
13:53:13 INFO  : 'after 3000' command is executed.
13:53:13 INFO  : Context for processor 'microblaze_0' is selected.
13:53:14 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
13:53:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

13:53:14 INFO  : Memory regions updated for context MicroBlaze #0
13:53:14 INFO  : Context for processor 'microblaze_0' is selected.
13:53:14 INFO  : 'con' command is executed.
13:53:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

13:53:14 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:56:37 INFO  : Disconnected from the channel tcfchan#10.
13:56:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:37 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
13:56:38 INFO  : 'jtag frequency' command is executed.
13:56:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
13:56:40 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:56:40 INFO  : Context for processor 'microblaze_0' is selected.
13:56:40 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:56:40 INFO  : Context for processor 'microblaze_0' is selected.
13:56:40 INFO  : System reset is completed.
13:56:43 INFO  : 'after 3000' command is executed.
13:56:43 INFO  : Context for processor 'microblaze_0' is selected.
13:56:44 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
13:56:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

13:56:44 INFO  : Memory regions updated for context MicroBlaze #0
13:56:44 INFO  : Context for processor 'microblaze_0' is selected.
13:56:44 INFO  : 'con' command is executed.
13:56:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

13:56:44 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:59:08 INFO  : Disconnected from the channel tcfchan#11.
13:59:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:08 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
13:59:08 INFO  : 'jtag frequency' command is executed.
13:59:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
13:59:10 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:59:10 INFO  : Context for processor 'microblaze_0' is selected.
13:59:11 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:59:11 INFO  : Context for processor 'microblaze_0' is selected.
13:59:11 INFO  : System reset is completed.
13:59:14 INFO  : 'after 3000' command is executed.
13:59:14 INFO  : Context for processor 'microblaze_0' is selected.
13:59:14 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
13:59:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

13:59:14 INFO  : Memory regions updated for context MicroBlaze #0
13:59:14 INFO  : Context for processor 'microblaze_0' is selected.
13:59:14 INFO  : 'con' command is executed.
13:59:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

13:59:14 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:59:46 INFO  : Disconnected from the channel tcfchan#12.
13:59:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:46 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
13:59:46 INFO  : 'jtag frequency' command is executed.
13:59:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
13:59:49 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:59:49 INFO  : Context for processor 'microblaze_0' is selected.
13:59:49 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:59:49 INFO  : Context for processor 'microblaze_0' is selected.
13:59:49 INFO  : System reset is completed.
13:59:52 INFO  : 'after 3000' command is executed.
13:59:52 INFO  : Context for processor 'microblaze_0' is selected.
13:59:53 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
13:59:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

13:59:53 INFO  : Memory regions updated for context MicroBlaze #0
13:59:53 INFO  : Context for processor 'microblaze_0' is selected.
13:59:53 INFO  : 'con' command is executed.
13:59:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

13:59:53 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:00:25 INFO  : Disconnected from the channel tcfchan#13.
14:00:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:26 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
14:00:26 INFO  : 'jtag frequency' command is executed.
14:00:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
14:00:30 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:00:31 INFO  : Context for processor 'microblaze_0' is selected.
14:00:31 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:00:31 INFO  : Context for processor 'microblaze_0' is selected.
14:00:31 INFO  : System reset is completed.
14:00:34 INFO  : 'after 3000' command is executed.
14:00:34 INFO  : Context for processor 'microblaze_0' is selected.
14:00:34 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
14:00:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

14:00:35 INFO  : Memory regions updated for context MicroBlaze #0
14:00:35 INFO  : Context for processor 'microblaze_0' is selected.
14:00:35 INFO  : 'con' command is executed.
14:00:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

14:00:35 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:02:09 INFO  : Disconnected from the channel tcfchan#14.
14:02:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:10 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
14:02:10 INFO  : 'jtag frequency' command is executed.
14:02:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
14:02:15 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:02:15 INFO  : Context for processor 'microblaze_0' is selected.
14:02:16 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:02:16 INFO  : Context for processor 'microblaze_0' is selected.
14:02:16 INFO  : System reset is completed.
14:02:19 INFO  : 'after 3000' command is executed.
14:02:19 INFO  : Context for processor 'microblaze_0' is selected.
14:02:19 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
14:02:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

14:02:19 INFO  : Memory regions updated for context MicroBlaze #0
14:02:19 INFO  : Context for processor 'microblaze_0' is selected.
14:02:19 INFO  : 'con' command is executed.
14:02:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

14:02:19 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:03:59 INFO  : Disconnected from the channel tcfchan#15.
14:03:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:59 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
14:03:59 INFO  : 'jtag frequency' command is executed.
14:03:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
14:04:05 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:04:05 INFO  : Context for processor 'microblaze_0' is selected.
14:04:06 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:04:06 INFO  : Context for processor 'microblaze_0' is selected.
14:04:06 INFO  : System reset is completed.
14:04:09 INFO  : 'after 3000' command is executed.
14:04:09 INFO  : Context for processor 'microblaze_0' is selected.
14:04:09 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
14:04:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

14:04:09 INFO  : Memory regions updated for context MicroBlaze #0
14:04:09 INFO  : Context for processor 'microblaze_0' is selected.
14:04:09 INFO  : 'con' command is executed.
14:04:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

14:04:09 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:06:17 INFO  : Disconnected from the channel tcfchan#16.
14:06:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:06:18 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
14:06:18 INFO  : 'jtag frequency' command is executed.
14:06:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
14:06:24 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:06:24 INFO  : Context for processor 'microblaze_0' is selected.
14:06:24 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:06:24 INFO  : Context for processor 'microblaze_0' is selected.
14:06:24 INFO  : System reset is completed.
14:06:27 INFO  : 'after 3000' command is executed.
14:06:27 INFO  : Context for processor 'microblaze_0' is selected.
14:06:28 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
14:06:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

14:06:28 INFO  : Memory regions updated for context MicroBlaze #0
14:06:28 INFO  : Context for processor 'microblaze_0' is selected.
14:06:28 INFO  : 'con' command is executed.
14:06:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

14:06:28 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:08:59 INFO  : Disconnected from the channel tcfchan#17.
14:08:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:09:00 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
14:09:00 INFO  : 'jtag frequency' command is executed.
14:09:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
14:09:04 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:09:05 INFO  : Context for processor 'microblaze_0' is selected.
14:09:05 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:09:05 INFO  : Context for processor 'microblaze_0' is selected.
14:09:05 INFO  : System reset is completed.
14:09:08 INFO  : 'after 3000' command is executed.
14:09:08 INFO  : Context for processor 'microblaze_0' is selected.
14:09:08 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
14:09:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

14:09:09 INFO  : Memory regions updated for context MicroBlaze #0
14:09:09 INFO  : Context for processor 'microblaze_0' is selected.
14:09:09 INFO  : 'con' command is executed.
14:09:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

14:09:09 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:10:00 INFO  : Disconnected from the channel tcfchan#18.
14:10:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:00 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
14:10:00 INFO  : 'jtag frequency' command is executed.
14:10:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
14:10:06 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:10:06 INFO  : Context for processor 'microblaze_0' is selected.
14:10:06 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:10:06 INFO  : Context for processor 'microblaze_0' is selected.
14:10:06 INFO  : System reset is completed.
14:10:09 INFO  : 'after 3000' command is executed.
14:10:09 INFO  : Context for processor 'microblaze_0' is selected.
14:10:10 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
14:10:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

14:10:10 INFO  : Memory regions updated for context MicroBlaze #0
14:10:10 INFO  : Context for processor 'microblaze_0' is selected.
14:10:10 INFO  : 'con' command is executed.
14:10:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

14:10:10 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:11:37 INFO  : Disconnected from the channel tcfchan#19.
14:11:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:38 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
14:11:38 INFO  : 'jtag frequency' command is executed.
14:11:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
14:11:43 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:11:43 INFO  : Context for processor 'microblaze_0' is selected.
14:11:43 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:11:43 INFO  : Context for processor 'microblaze_0' is selected.
14:11:43 INFO  : System reset is completed.
14:11:46 INFO  : 'after 3000' command is executed.
14:11:46 INFO  : Context for processor 'microblaze_0' is selected.
14:11:47 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
14:11:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

14:11:47 INFO  : Memory regions updated for context MicroBlaze #0
14:11:47 INFO  : Context for processor 'microblaze_0' is selected.
14:11:47 INFO  : 'con' command is executed.
14:11:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

14:11:47 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:12:38 INFO  : Disconnected from the channel tcfchan#20.
14:12:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:39 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
14:12:39 INFO  : 'jtag frequency' command is executed.
14:12:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
14:12:45 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:12:45 INFO  : Context for processor 'microblaze_0' is selected.
14:12:45 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:12:45 INFO  : Context for processor 'microblaze_0' is selected.
14:12:45 INFO  : System reset is completed.
14:12:48 INFO  : 'after 3000' command is executed.
14:12:48 INFO  : Context for processor 'microblaze_0' is selected.
14:12:49 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
14:12:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

14:12:49 INFO  : Memory regions updated for context MicroBlaze #0
14:12:49 INFO  : Context for processor 'microblaze_0' is selected.
14:12:49 INFO  : 'con' command is executed.
14:12:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

14:12:49 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:14:29 INFO  : Disconnected from the channel tcfchan#21.
14:14:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:29 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
14:14:29 INFO  : 'jtag frequency' command is executed.
14:14:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
14:14:34 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:14:35 INFO  : Context for processor 'microblaze_0' is selected.
14:14:35 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:14:35 INFO  : Context for processor 'microblaze_0' is selected.
14:14:35 INFO  : System reset is completed.
14:14:38 INFO  : 'after 3000' command is executed.
14:14:38 INFO  : Context for processor 'microblaze_0' is selected.
14:14:38 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
14:14:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

14:14:39 INFO  : Memory regions updated for context MicroBlaze #0
14:14:39 INFO  : Context for processor 'microblaze_0' is selected.
14:14:39 INFO  : 'con' command is executed.
14:14:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

14:14:39 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
15:06:00 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1474225089000,  Project:1474173026000
15:06:00 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:06:02 INFO  : Copied contents of /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf into /block_design_wrapper_hw_platform_0/system.hdf.
15:06:02 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:06:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:06:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:06:03 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

15:06:03 ERROR : Error updating BSP project MSS files.
15:06:04 INFO  : Updating hardware inferred compiler options for mb_app_0.
15:06:05 INFO  : Updating hardware inferred compiler options for mb_app_0_bsp_xaxidma_example_sg_intr_1.
15:06:05 INFO  : Updating hardware inferred compiler options for mb_app_0_bsp_xintc_example_1.
15:06:05 INFO  : Clearing existing target manager status.
15:08:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:08:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:08:58 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:08:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:08:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:08:58 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
15:08:58 ERROR : Unexpected error occurred during generating bsp sources
java.lang.reflect.InvocationTargetException
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:420)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:500)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:284)
	at org.eclipse.ui.internal.progress.ProgressManager$3.run(ProgressManager.java:997)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:1032)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:1007)
	at org.eclipse.ui.internal.progress.ProgressManager.run(ProgressManager.java:1208)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:124)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:78)
	at org.eclipse.ui.internal.handlers.HandlerProxy.execute(HandlerProxy.java:295)
	at org.eclipse.ui.internal.handlers.E4HandlerProxy.execute(E4HandlerProxy.java:90)
	at sun.reflect.GeneratedMethodAccessor36.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:56)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invokeUsingClass(InjectorImpl.java:252)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invoke(InjectorImpl.java:234)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.invoke(ContextInjectionFactory.java:132)
	at org.eclipse.e4.core.commands.internal.HandlerServiceHandler.execute(HandlerServiceHandler.java:152)
	at org.eclipse.core.commands.Command.executeWithChecks(Command.java:493)
	at org.eclipse.core.commands.ParameterizedCommand.executeWithChecks(ParameterizedCommand.java:486)
	at org.eclipse.e4.core.commands.internal.HandlerServiceImpl.executeHandler(HandlerServiceImpl.java:210)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.executeItem(HandledContributionItem.java:799)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.handleWidgetSelection(HandledContributionItem.java:675)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.access$7(HandledContributionItem.java:659)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem$4.handleEvent(HandledContributionItem.java:592)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4481)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1327)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3819)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3430)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1127)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:337)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1018)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:156)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:654)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:337)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:598)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:150)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:139)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:380)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:235)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:669)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:608)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1515)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1488)
Caused by: java.lang.IllegalArgumentException: Path must include project and resource name: /mb_app_0_bsp
	at org.eclipse.core.runtime.Assert.isLegal(Assert.java:63)
	at org.eclipse.core.internal.resources.Workspace.newResource(Workspace.java:2069)
	at org.eclipse.core.internal.resources.Container.getFolder(Container.java:196)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:169)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2241)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
15:11:56 INFO  : Disconnected from the channel tcfchan#22.
15:11:57 ERROR : Unexpected error while parsing XMD response ï¿¿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
15:12:12 INFO  : Launching XSDB server: xsdb -n -interactive /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/temp_xsdb_launch_script.tcl
15:12:13 INFO  : XSDB server has started successfully.
15:12:13 INFO  : Processing command line option -hwspec /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf.
15:12:13 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
15:14:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:14:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:14:12 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:14:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:14:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:14:12 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
15:14:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:14:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:14:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:14:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:14:12 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

15:18:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:18:57 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:18:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:18:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:18:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:18:57 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
15:18:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:18:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:18:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:18:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:18:57 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

15:19:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:19:14 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:19:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:19:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:19:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:19:14 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
15:19:14 ERROR : Failed to closesw "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss"
Reason: Cannot close sw design '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss'.
Design is not opened in the current session.


15:19:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:19:26 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:19:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:19:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:19:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:19:26 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
15:19:26 ERROR : Failed to closesw "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss"
Reason: Cannot close sw design '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss'.
Design is not opened in the current session.


15:19:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:19:31 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:19:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:19:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:19:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:19:31 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
15:19:31 ERROR : Failed to closesw "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss"
Reason: Cannot close sw design '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss'.
Design is not opened in the current session.


15:19:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:19:36 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:19:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:19:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:19:36 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
15:19:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:19:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:19:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:19:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:19:46 ERROR : (XSDB Server)/opt/Xilinx/SDK/2016.2/bin/loader: line 164: 15913 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

15:19:50 INFO  : Launching XSDB server: xsdb -n -interactive /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/temp_xsdb_launch_script.tcl
15:19:51 INFO  : XSDB server has started successfully.
15:19:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:19:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:19:51 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:19:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:19:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:19:51 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
15:19:51 ERROR : Failed to closesw "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss"
Reason: Cannot close sw design '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss'.
Design is not opened in the current session.


15:19:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:19:53 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:19:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:19:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:19:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:19:53 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
15:19:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:19:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:19:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:19:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:20:03 ERROR : (XSDB Server)/opt/Xilinx/SDK/2016.2/bin/loader: line 164: 16564 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

15:20:15 INFO  : Launching XSDB server: xsdb -n -interactive /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/temp_xsdb_launch_script.tcl
15:20:16 INFO  : XSDB server has started successfully.
15:20:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:20:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:20:17 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:20:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:20:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:20:17 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
15:20:17 ERROR : Failed to closesw "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss"
Reason: Cannot close sw design '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss'.
Design is not opened in the current session.


15:20:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:20:19 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:20:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:20:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:20:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:20:19 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
15:20:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:20:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:20:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:20:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:20:19 ERROR : (XSDB Server)/opt/Xilinx/SDK/2016.2/bin/loader: line 164: 16632 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

15:20:36 INFO  : Launching XSDB server: xsdb -n -interactive /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/temp_xsdb_launch_script.tcl
15:20:37 INFO  : XSDB server has started successfully.
15:20:37 INFO  : Processing command line option -hwspec /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf.
15:20:37 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
15:20:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:20:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:20:39 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:20:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:20:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:20:39 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
15:20:39 ERROR : Failed to closesw "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss"
Reason: Cannot close sw design '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss'.
Design is not opened in the current session.


15:20:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:20:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:20:41 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:20:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:20:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:20:41 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
15:20:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:20:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:20:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:20:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:20:41 ERROR : (XSDB Server)/opt/Xilinx/SDK/2016.2/bin/loader: line 164: 16849 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

15:20:48 INFO  : Launching XSDB server: xsdb -n -interactive /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/temp_xsdb_launch_script.tcl
15:20:49 INFO  : XSDB server has started successfully.
15:20:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:20:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:20:49 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:20:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:20:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:20:49 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
15:20:49 ERROR : Failed to closesw "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss"
Reason: Cannot close sw design '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss'.
Design is not opened in the current session.


15:20:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:20:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:20:51 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:20:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:20:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:20:51 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
15:20:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:20:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:20:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:20:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:20:51 ERROR : (XSDB Server)/opt/Xilinx/SDK/2016.2/bin/loader: line 164: 16951 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

15:21:02 INFO  : Launching XSDB server: xsdb -n -interactive /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/temp_xsdb_launch_script.tcl
15:21:03 INFO  : XSDB server has started successfully.
15:21:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:21:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:21:03 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:21:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:21:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:21:03 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
15:21:03 ERROR : Unexpected error occurred during generating bsp sources
java.lang.reflect.InvocationTargetException
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:420)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:500)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:284)
	at org.eclipse.ui.internal.progress.ProgressManager$3.run(ProgressManager.java:997)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:1032)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:1007)
	at org.eclipse.ui.internal.progress.ProgressManager.run(ProgressManager.java:1208)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:124)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:78)
	at org.eclipse.ui.internal.handlers.HandlerProxy.execute(HandlerProxy.java:295)
	at org.eclipse.ui.internal.handlers.E4HandlerProxy.execute(E4HandlerProxy.java:90)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:56)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invokeUsingClass(InjectorImpl.java:252)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invoke(InjectorImpl.java:234)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.invoke(ContextInjectionFactory.java:132)
	at org.eclipse.e4.core.commands.internal.HandlerServiceHandler.execute(HandlerServiceHandler.java:152)
	at org.eclipse.core.commands.Command.executeWithChecks(Command.java:493)
	at org.eclipse.core.commands.ParameterizedCommand.executeWithChecks(ParameterizedCommand.java:486)
	at org.eclipse.e4.core.commands.internal.HandlerServiceImpl.executeHandler(HandlerServiceImpl.java:210)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.executeItem(HandledContributionItem.java:799)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.handleWidgetSelection(HandledContributionItem.java:675)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.access$7(HandledContributionItem.java:659)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem$4.handleEvent(HandledContributionItem.java:592)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4481)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1327)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3819)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3430)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1127)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:337)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1018)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:156)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:654)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:337)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:598)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:150)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:139)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:380)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:235)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:669)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:608)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1515)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1488)
Caused by: java.lang.IllegalArgumentException: Path must include project and resource name: /mb_app_0_bsp
	at org.eclipse.core.runtime.Assert.isLegal(Assert.java:63)
	at org.eclipse.core.internal.resources.Workspace.newResource(Workspace.java:2069)
	at org.eclipse.core.internal.resources.Container.getFolder(Container.java:196)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:169)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2241)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
15:21:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:21:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:21:04 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:21:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:21:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:21:04 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
15:21:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:21:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:21:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:21:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:21:04 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

15:21:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:21:22 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:21:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:21:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:21:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:21:22 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
15:21:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:21:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:21:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:21:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:21:22 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:21:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:21:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:21:22 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
15:21:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:21:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:22:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:22:05 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:22:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:22:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:22:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:22:05 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
15:22:05 ERROR : Failed to closesw "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss"
Reason: Cannot close sw design '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss'.
Design is not opened in the current session.


15:22:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:22:12 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:22:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:22:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss line 57 - No IP instance named spkr_periph_ctrl_0 present in hardware design

15:22:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:22:12 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss : null
15:22:12 ERROR : Failed to closesw "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss"
Reason: Cannot close sw design '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0_bsp/system.mss'.
Design is not opened in the current session.


15:28:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:49 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
15:28:49 INFO  : 'jtag frequency' command is executed.
15:28:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
15:28:51 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:28:51 INFO  : Context for processor 'microblaze_0' is selected.
15:28:51 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
15:28:51 INFO  : Context for processor 'microblaze_0' is selected.
15:28:51 INFO  : System reset is completed.
15:28:54 INFO  : 'after 3000' command is executed.
15:28:54 INFO  : Context for processor 'microblaze_0' is selected.
15:28:55 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_1/Debug/mb_app_1.elf' is downloaded to processor 'microblaze_0'.
15:28:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_1/Debug/mb_app_1.elf
----------------End of Script----------------

15:28:55 INFO  : Memory regions updated for context MicroBlaze #0
15:28:55 INFO  : Context for processor 'microblaze_0' is selected.
15:28:55 INFO  : 'con' command is executed.
15:28:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

15:28:55 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
15:30:17 INFO  : Disconnected from the channel tcfchan#1.
15:30:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:18 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
15:30:18 INFO  : 'jtag frequency' command is executed.
15:30:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
15:30:21 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:30:22 INFO  : Context for processor 'microblaze_0' is selected.
15:30:22 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
15:30:22 INFO  : Context for processor 'microblaze_0' is selected.
15:30:22 INFO  : System reset is completed.
15:30:25 INFO  : 'after 3000' command is executed.
15:30:25 INFO  : Context for processor 'microblaze_0' is selected.
15:30:26 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_1/Debug/mb_app_1.elf' is downloaded to processor 'microblaze_0'.
15:30:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_1/Debug/mb_app_1.elf
----------------End of Script----------------

15:30:26 INFO  : Memory regions updated for context MicroBlaze #0
15:30:26 INFO  : Context for processor 'microblaze_0' is selected.
15:30:26 INFO  : 'con' command is executed.
15:30:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

15:30:26 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
16:54:52 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1474231167000,  Project:1474225089000
16:54:52 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:54:53 INFO  : Copied contents of /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf into /block_design_wrapper_hw_platform_0/system.hdf.
16:54:53 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:54:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-b24c019ed2644da984a2bbca3dd81006-systemd-timesyncd.service-YFKGyP"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-b24c019ed2644da984a2bbca3dd81006-rtkit-daemon.service-JDqs0g"

16:54:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-b24c019ed2644da984a2bbca3dd81006-colord.service-n6CNlT"

16:54:54 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

16:54:54 ERROR : Error updating BSP project MSS files.
16:54:55 INFO  : Updating hardware inferred compiler options for mb_app_1.
16:54:55 INFO  : Clearing existing target manager status.
16:54:57 INFO  : Closing and re-opening the MSS file of ther project mb_app_1_bsp
16:54:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:54:57 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
16:54:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:54:57 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_1_bsp/system.mss : null
16:54:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:54:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:54:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:54:58 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
16:54:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:54:58 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_1_bsp/system.mss : null
16:54:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:54:58 ERROR : Failed to closesw "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_1_bsp/system.mss"
Reason: Cannot close sw design '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_1_bsp/system.mss'.
Design is not opened in the current session.


16:54:58 INFO  : Closing and re-opening the MSS file of ther project mb_app_1_bsp
16:54:58 INFO  : Closing and re-opening the MSS file of ther project mb_app_1_bsp
16:54:58 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:54:58 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:55:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:55:11 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
16:55:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:55:11 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_1_bsp/system.mss : null
16:55:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:55:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:55:11 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

16:55:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:55:21 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
16:55:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:55:21 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_1_bsp/system.mss : null
16:55:21 ERROR : Unexpected error occurred during generating bsp sources
java.lang.reflect.InvocationTargetException
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:420)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:500)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:284)
	at org.eclipse.ui.internal.progress.ProgressManager$3.run(ProgressManager.java:997)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:1032)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:1007)
	at org.eclipse.ui.internal.progress.ProgressManager.run(ProgressManager.java:1208)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:124)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:78)
	at org.eclipse.ui.internal.handlers.HandlerProxy.execute(HandlerProxy.java:295)
	at org.eclipse.ui.internal.handlers.E4HandlerProxy.execute(E4HandlerProxy.java:90)
	at sun.reflect.GeneratedMethodAccessor51.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:56)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invokeUsingClass(InjectorImpl.java:252)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invoke(InjectorImpl.java:234)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.invoke(ContextInjectionFactory.java:132)
	at org.eclipse.e4.core.commands.internal.HandlerServiceHandler.execute(HandlerServiceHandler.java:152)
	at org.eclipse.core.commands.Command.executeWithChecks(Command.java:493)
	at org.eclipse.core.commands.ParameterizedCommand.executeWithChecks(ParameterizedCommand.java:486)
	at org.eclipse.e4.core.commands.internal.HandlerServiceImpl.executeHandler(HandlerServiceImpl.java:210)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.executeItem(HandledContributionItem.java:799)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.handleWidgetSelection(HandledContributionItem.java:675)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.access$7(HandledContributionItem.java:659)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem$4.handleEvent(HandledContributionItem.java:592)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4481)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1327)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3819)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3430)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1127)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:337)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1018)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:156)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:654)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:337)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:598)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:150)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:139)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:380)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:235)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:669)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:608)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1515)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1488)
Caused by: java.lang.IllegalArgumentException: Path must include project and resource name: /mb_app_1_bsp
	at org.eclipse.core.runtime.Assert.isLegal(Assert.java:63)
	at org.eclipse.core.internal.resources.Workspace.newResource(Workspace.java:2069)
	at org.eclipse.core.internal.resources.Container.getFolder(Container.java:196)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:169)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2241)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
17:17:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

17:17:39 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
17:17:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

17:17:39 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_1_bsp/system.mss : null
17:17:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

17:17:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

17:17:39 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
17:17:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

17:17:39 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_1_bsp/system.mss : null
17:17:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

17:37:25 INFO  : Disconnected from the channel tcfchan#2.
17:37:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:26 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
17:37:26 INFO  : 'jtag frequency' command is executed.
17:37:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
17:37:32 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:37:32 INFO  : Context for processor 'microblaze_0' is selected.
17:37:32 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
17:37:32 INFO  : Context for processor 'microblaze_0' is selected.
17:37:32 INFO  : System reset is completed.
17:37:35 INFO  : 'after 3000' command is executed.
17:37:35 INFO  : Context for processor 'microblaze_0' is selected.
17:37:36 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf' is downloaded to processor 'microblaze_0'.
17:37:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf
----------------End of Script----------------

17:37:36 INFO  : Memory regions updated for context MicroBlaze #0
17:37:36 INFO  : Context for processor 'microblaze_0' is selected.
17:37:36 INFO  : 'con' command is executed.
17:37:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

17:37:36 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
17:41:21 INFO  : Disconnected from the channel tcfchan#3.
17:41:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:21 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
17:41:21 INFO  : 'jtag frequency' command is executed.
17:41:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
17:41:26 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:41:26 INFO  : Context for processor 'microblaze_0' is selected.
17:41:26 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
17:41:26 INFO  : Context for processor 'microblaze_0' is selected.
17:41:26 INFO  : System reset is completed.
17:41:29 INFO  : 'after 3000' command is executed.
17:41:29 INFO  : Context for processor 'microblaze_0' is selected.
17:41:30 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf' is downloaded to processor 'microblaze_0'.
17:41:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf
----------------End of Script----------------

17:41:30 INFO  : Memory regions updated for context MicroBlaze #0
17:41:30 INFO  : Context for processor 'microblaze_0' is selected.
17:41:30 INFO  : 'con' command is executed.
17:41:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

17:41:30 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
17:42:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

17:42:59 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
17:42:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

17:42:59 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_1_bsp/system.mss : null
17:42:59 ERROR : Failed to closesw "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_1_bsp/system.mss"
Reason: Cannot close sw design '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_1_bsp/system.mss'.
Design is not opened in the current session.


17:43:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

17:43:05 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
17:43:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

17:43:05 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_1_bsp/system.mss : null
17:43:05 ERROR : Failed to closesw "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_1_bsp/system.mss"
Reason: Cannot close sw design '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_1_bsp/system.mss'.
Design is not opened in the current session.


17:43:08 INFO  : Disconnected from the channel tcfchan#4.
17:43:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:09 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
17:43:09 INFO  : 'jtag frequency' command is executed.
17:43:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
17:43:14 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:43:14 INFO  : Context for processor 'microblaze_0' is selected.
17:43:14 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
17:43:14 INFO  : Context for processor 'microblaze_0' is selected.
17:43:14 INFO  : System reset is completed.
17:43:17 INFO  : 'after 3000' command is executed.
17:43:17 INFO  : Context for processor 'microblaze_0' is selected.
17:43:18 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf' is downloaded to processor 'microblaze_0'.
17:43:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf
----------------End of Script----------------

17:43:18 INFO  : Memory regions updated for context MicroBlaze #0
17:43:18 INFO  : Context for processor 'microblaze_0' is selected.
17:43:18 INFO  : 'con' command is executed.
17:43:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

17:43:18 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
17:43:53 INFO  : Disconnected from the channel tcfchan#5.
17:43:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:53 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
17:43:53 INFO  : 'jtag frequency' command is executed.
17:43:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
17:43:59 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:43:59 INFO  : Context for processor 'microblaze_0' is selected.
17:43:59 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
17:43:59 INFO  : Context for processor 'microblaze_0' is selected.
17:43:59 INFO  : System reset is completed.
17:44:02 INFO  : 'after 3000' command is executed.
17:44:02 INFO  : Context for processor 'microblaze_0' is selected.
17:44:02 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf' is downloaded to processor 'microblaze_0'.
17:44:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf
----------------End of Script----------------

17:44:02 INFO  : Memory regions updated for context MicroBlaze #0
17:44:03 INFO  : Context for processor 'microblaze_0' is selected.
17:44:03 INFO  : 'con' command is executed.
17:44:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

17:44:03 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
17:44:50 INFO  : Disconnected from the channel tcfchan#6.
17:44:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:51 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
17:44:51 INFO  : 'jtag frequency' command is executed.
17:44:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
17:44:56 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:44:56 INFO  : Context for processor 'microblaze_0' is selected.
17:44:56 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
17:44:56 INFO  : Context for processor 'microblaze_0' is selected.
17:44:56 INFO  : System reset is completed.
17:44:59 INFO  : 'after 3000' command is executed.
17:44:59 INFO  : Context for processor 'microblaze_0' is selected.
17:45:00 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf' is downloaded to processor 'microblaze_0'.
17:45:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf
----------------End of Script----------------

17:45:00 INFO  : Memory regions updated for context MicroBlaze #0
17:45:00 INFO  : Context for processor 'microblaze_0' is selected.
17:45:00 INFO  : 'con' command is executed.
17:45:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

17:45:00 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
17:46:30 INFO  : Disconnected from the channel tcfchan#7.
17:46:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:31 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
17:46:31 INFO  : 'jtag frequency' command is executed.
17:46:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
17:46:36 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:46:36 INFO  : Context for processor 'microblaze_0' is selected.
17:46:36 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
17:46:36 INFO  : Context for processor 'microblaze_0' is selected.
17:46:37 INFO  : System reset is completed.
17:46:40 INFO  : 'after 3000' command is executed.
17:46:40 INFO  : Context for processor 'microblaze_0' is selected.
17:46:40 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf' is downloaded to processor 'microblaze_0'.
17:46:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf
----------------End of Script----------------

17:46:40 INFO  : Memory regions updated for context MicroBlaze #0
17:46:40 INFO  : Context for processor 'microblaze_0' is selected.
17:46:40 INFO  : 'con' command is executed.
17:46:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

17:46:40 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
17:47:08 INFO  : Disconnected from the channel tcfchan#8.
17:47:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:08 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
17:47:08 INFO  : 'jtag frequency' command is executed.
17:47:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
17:47:14 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:47:14 INFO  : Context for processor 'microblaze_0' is selected.
17:47:14 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
17:47:14 INFO  : Context for processor 'microblaze_0' is selected.
17:47:14 INFO  : System reset is completed.
17:47:17 INFO  : 'after 3000' command is executed.
17:47:18 INFO  : Context for processor 'microblaze_0' is selected.
17:47:18 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf' is downloaded to processor 'microblaze_0'.
17:47:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf
----------------End of Script----------------

17:47:18 INFO  : Memory regions updated for context MicroBlaze #0
17:47:18 INFO  : Context for processor 'microblaze_0' is selected.
17:47:18 INFO  : 'con' command is executed.
17:47:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

17:47:18 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
17:48:34 INFO  : Disconnected from the channel tcfchan#9.
17:48:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:34 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
17:48:34 INFO  : 'jtag frequency' command is executed.
17:48:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
17:48:39 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:48:39 INFO  : Context for processor 'microblaze_0' is selected.
17:48:39 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
17:48:39 INFO  : Context for processor 'microblaze_0' is selected.
17:48:39 INFO  : System reset is completed.
17:48:42 INFO  : 'after 3000' command is executed.
17:48:42 INFO  : Context for processor 'microblaze_0' is selected.
17:48:43 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf' is downloaded to processor 'microblaze_0'.
17:48:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf
----------------End of Script----------------

17:48:43 INFO  : Memory regions updated for context MicroBlaze #0
17:48:43 INFO  : Context for processor 'microblaze_0' is selected.
17:48:43 INFO  : 'con' command is executed.
17:48:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

17:48:43 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
17:49:04 INFO  : Disconnected from the channel tcfchan#10.
17:49:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:04 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
17:49:04 INFO  : 'jtag frequency' command is executed.
17:49:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
17:49:10 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:49:10 INFO  : Context for processor 'microblaze_0' is selected.
17:49:10 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
17:49:10 INFO  : Context for processor 'microblaze_0' is selected.
17:49:10 INFO  : System reset is completed.
17:49:13 INFO  : 'after 3000' command is executed.
17:49:13 INFO  : Context for processor 'microblaze_0' is selected.
17:49:14 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf' is downloaded to processor 'microblaze_0'.
17:49:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf
----------------End of Script----------------

17:49:14 INFO  : Memory regions updated for context MicroBlaze #0
17:49:14 INFO  : Context for processor 'microblaze_0' is selected.
17:49:14 INFO  : 'con' command is executed.
17:49:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

17:49:14 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
17:50:40 INFO  : Disconnected from the channel tcfchan#11.
17:50:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:40 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
17:50:40 INFO  : 'jtag frequency' command is executed.
17:50:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
17:50:46 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:50:46 INFO  : Context for processor 'microblaze_0' is selected.
17:50:46 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
17:50:46 INFO  : Context for processor 'microblaze_0' is selected.
17:50:46 INFO  : System reset is completed.
17:50:49 INFO  : 'after 3000' command is executed.
17:50:49 INFO  : Context for processor 'microblaze_0' is selected.
17:50:50 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf' is downloaded to processor 'microblaze_0'.
17:50:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf
----------------End of Script----------------

17:50:50 INFO  : Memory regions updated for context MicroBlaze #0
17:50:50 INFO  : Context for processor 'microblaze_0' is selected.
17:50:50 INFO  : 'con' command is executed.
17:50:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

17:50:50 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
17:51:22 INFO  : Disconnected from the channel tcfchan#12.
17:51:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:23 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
17:51:23 INFO  : 'jtag frequency' command is executed.
17:51:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
17:51:28 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:51:28 INFO  : Context for processor 'microblaze_0' is selected.
17:51:28 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
17:51:28 INFO  : Context for processor 'microblaze_0' is selected.
17:51:28 INFO  : System reset is completed.
17:51:31 INFO  : 'after 3000' command is executed.
17:51:31 INFO  : Context for processor 'microblaze_0' is selected.
17:51:32 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf' is downloaded to processor 'microblaze_0'.
17:51:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf
----------------End of Script----------------

17:51:32 INFO  : Memory regions updated for context MicroBlaze #0
17:51:32 INFO  : Context for processor 'microblaze_0' is selected.
17:51:32 INFO  : 'con' command is executed.
17:51:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

17:51:32 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
17:52:02 INFO  : Disconnected from the channel tcfchan#13.
17:52:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:02 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
17:52:02 INFO  : 'jtag frequency' command is executed.
17:52:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
17:52:08 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:52:08 INFO  : Context for processor 'microblaze_0' is selected.
17:52:08 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
17:52:08 INFO  : Context for processor 'microblaze_0' is selected.
17:52:08 INFO  : System reset is completed.
17:52:11 INFO  : 'after 3000' command is executed.
17:52:11 INFO  : Context for processor 'microblaze_0' is selected.
17:52:11 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf' is downloaded to processor 'microblaze_0'.
17:52:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf
----------------End of Script----------------

17:52:11 INFO  : Memory regions updated for context MicroBlaze #0
17:52:12 INFO  : Context for processor 'microblaze_0' is selected.
17:52:12 INFO  : 'con' command is executed.
17:52:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

17:52:12 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
17:53:04 INFO  : Disconnected from the channel tcfchan#14.
17:53:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:53:05 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
17:53:05 INFO  : 'jtag frequency' command is executed.
17:53:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
17:53:10 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:53:10 INFO  : Context for processor 'microblaze_0' is selected.
17:53:10 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
17:53:10 INFO  : Context for processor 'microblaze_0' is selected.
17:53:10 INFO  : System reset is completed.
17:53:13 INFO  : 'after 3000' command is executed.
17:53:14 INFO  : Context for processor 'microblaze_0' is selected.
17:53:14 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf' is downloaded to processor 'microblaze_0'.
17:53:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf
----------------End of Script----------------

17:53:14 INFO  : Memory regions updated for context MicroBlaze #0
17:53:14 INFO  : Context for processor 'microblaze_0' is selected.
17:53:14 INFO  : 'con' command is executed.
17:53:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

17:53:14 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
17:54:23 INFO  : Disconnected from the channel tcfchan#15.
17:54:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:23 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
17:54:23 INFO  : 'jtag frequency' command is executed.
17:54:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
17:54:28 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:54:28 INFO  : Context for processor 'microblaze_0' is selected.
17:54:28 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
17:54:28 INFO  : Context for processor 'microblaze_0' is selected.
17:54:29 INFO  : System reset is completed.
17:54:32 INFO  : 'after 3000' command is executed.
17:54:32 INFO  : Context for processor 'microblaze_0' is selected.
17:54:32 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf' is downloaded to processor 'microblaze_0'.
17:54:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf
----------------End of Script----------------

17:54:32 INFO  : Memory regions updated for context MicroBlaze #0
17:54:32 INFO  : Context for processor 'microblaze_0' is selected.
17:54:32 INFO  : 'con' command is executed.
17:54:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

17:54:32 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
17:54:59 INFO  : Disconnected from the channel tcfchan#16.
17:54:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:59 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
17:54:59 INFO  : 'jtag frequency' command is executed.
17:54:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
17:55:04 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:55:05 INFO  : Context for processor 'microblaze_0' is selected.
17:55:05 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
17:55:05 INFO  : Context for processor 'microblaze_0' is selected.
17:55:05 INFO  : System reset is completed.
17:55:08 INFO  : 'after 3000' command is executed.
17:55:08 INFO  : Context for processor 'microblaze_0' is selected.
17:55:08 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf' is downloaded to processor 'microblaze_0'.
17:55:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf
----------------End of Script----------------

17:55:08 INFO  : Memory regions updated for context MicroBlaze #0
17:55:08 INFO  : Context for processor 'microblaze_0' is selected.
17:55:08 INFO  : 'con' command is executed.
17:55:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

17:55:08 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
17:55:40 INFO  : Disconnected from the channel tcfchan#17.
17:55:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:40 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
17:55:40 INFO  : 'jtag frequency' command is executed.
17:55:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
17:55:45 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:55:45 INFO  : Context for processor 'microblaze_0' is selected.
17:55:45 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
17:55:45 INFO  : Context for processor 'microblaze_0' is selected.
17:55:45 INFO  : System reset is completed.
17:55:48 INFO  : 'after 3000' command is executed.
17:55:48 INFO  : Context for processor 'microblaze_0' is selected.
17:55:49 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf' is downloaded to processor 'microblaze_0'.
17:55:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf
----------------End of Script----------------

17:55:49 INFO  : Memory regions updated for context MicroBlaze #0
17:55:49 INFO  : Context for processor 'microblaze_0' is selected.
17:55:49 INFO  : 'con' command is executed.
17:55:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

17:55:49 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
17:56:40 INFO  : Disconnected from the channel tcfchan#18.
17:56:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:41 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
17:56:41 INFO  : 'jtag frequency' command is executed.
17:56:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
17:56:46 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:56:46 INFO  : Context for processor 'microblaze_0' is selected.
17:56:46 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
17:56:46 INFO  : Context for processor 'microblaze_0' is selected.
17:56:46 INFO  : System reset is completed.
17:56:49 INFO  : 'after 3000' command is executed.
17:56:49 INFO  : Context for processor 'microblaze_0' is selected.
17:56:50 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf' is downloaded to processor 'microblaze_0'.
17:56:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf
----------------End of Script----------------

17:56:50 INFO  : Memory regions updated for context MicroBlaze #0
17:56:50 INFO  : Context for processor 'microblaze_0' is selected.
17:56:50 INFO  : 'con' command is executed.
17:56:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

17:56:50 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
17:57:37 INFO  : Disconnected from the channel tcfchan#19.
17:57:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:37 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
17:57:37 INFO  : 'jtag frequency' command is executed.
17:57:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
17:57:42 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:57:43 INFO  : Context for processor 'microblaze_0' is selected.
17:57:43 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
17:57:43 INFO  : Context for processor 'microblaze_0' is selected.
17:57:43 INFO  : System reset is completed.
17:57:46 INFO  : 'after 3000' command is executed.
17:57:46 INFO  : Context for processor 'microblaze_0' is selected.
17:57:46 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf' is downloaded to processor 'microblaze_0'.
17:57:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf
----------------End of Script----------------

17:57:46 INFO  : Memory regions updated for context MicroBlaze #0
17:57:46 INFO  : Context for processor 'microblaze_0' is selected.
17:57:46 INFO  : 'con' command is executed.
17:57:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

17:57:46 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
17:58:08 INFO  : Disconnected from the channel tcfchan#20.
17:58:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:08 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
17:58:08 INFO  : 'jtag frequency' command is executed.
17:58:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
17:58:14 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:58:14 INFO  : Context for processor 'microblaze_0' is selected.
17:58:14 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
17:58:14 INFO  : Context for processor 'microblaze_0' is selected.
17:58:14 INFO  : System reset is completed.
17:58:17 INFO  : 'after 3000' command is executed.
17:58:17 INFO  : Context for processor 'microblaze_0' is selected.
17:58:17 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf' is downloaded to processor 'microblaze_0'.
17:58:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf
----------------End of Script----------------

17:58:17 INFO  : Memory regions updated for context MicroBlaze #0
17:58:17 INFO  : Context for processor 'microblaze_0' is selected.
17:58:17 INFO  : 'con' command is executed.
17:58:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

17:58:17 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
18:38:36 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1474237693000,  Project:1474231167000
18:38:36 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:38:38 INFO  : Copied contents of /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf into /block_design_wrapper_hw_platform_0/system.hdf.
18:38:39 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:38:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-b24c019ed2644da984a2bbca3dd81006-systemd-timesyncd.service-YFKGyP"

18:38:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-b24c019ed2644da984a2bbca3dd81006-rtkit-daemon.service-JDqs0g"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-b24c019ed2644da984a2bbca3dd81006-colord.service-n6CNlT"

18:38:40 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

18:38:40 ERROR : Error updating BSP project MSS files.
18:38:41 INFO  : Updating hardware inferred compiler options for mp_app_0.
18:38:41 INFO  : Clearing existing target manager status.
18:38:41 INFO  : Closing and re-opening the MSS file of ther project mp_app_0_bsp
18:38:41 INFO  : Closing and re-opening the MSS file of ther project mp_app_0_bsp
18:38:41 INFO  : Closing and re-opening the MSS file of ther project mp_app_0_bsp
18:38:41 INFO  : Closing and re-opening the MSS file of ther project mp_app_0_bsp
18:38:41 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:38:42 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:11:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system_0 system_0 is not found

19:11:52 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
19:11:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system_0 system_0 is not found

19:11:52 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0_bsp/system.mss : null
19:11:52 ERROR : Unexpected error occurred during generating bsp sources
java.lang.reflect.InvocationTargetException
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:420)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:500)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:284)
	at org.eclipse.ui.internal.progress.ProgressManager$3.run(ProgressManager.java:997)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:1032)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:1007)
	at org.eclipse.ui.internal.progress.ProgressManager.run(ProgressManager.java:1208)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:124)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:78)
	at org.eclipse.ui.internal.handlers.HandlerProxy.execute(HandlerProxy.java:295)
	at org.eclipse.ui.internal.handlers.E4HandlerProxy.execute(E4HandlerProxy.java:90)
	at sun.reflect.GeneratedMethodAccessor51.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:56)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invokeUsingClass(InjectorImpl.java:252)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invoke(InjectorImpl.java:234)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.invoke(ContextInjectionFactory.java:132)
	at org.eclipse.e4.core.commands.internal.HandlerServiceHandler.execute(HandlerServiceHandler.java:152)
	at org.eclipse.core.commands.Command.executeWithChecks(Command.java:493)
	at org.eclipse.core.commands.ParameterizedCommand.executeWithChecks(ParameterizedCommand.java:486)
	at org.eclipse.e4.core.commands.internal.HandlerServiceImpl.executeHandler(HandlerServiceImpl.java:210)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.executeItem(HandledContributionItem.java:799)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.handleWidgetSelection(HandledContributionItem.java:675)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.access$7(HandledContributionItem.java:659)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem$4.handleEvent(HandledContributionItem.java:592)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4481)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1327)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3819)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3430)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1127)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:337)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1018)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:156)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:654)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:337)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:598)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:150)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:139)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:380)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:235)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:669)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:608)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1515)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1488)
Caused by: java.lang.IllegalArgumentException: Path must include project and resource name: /mp_app_0_bsp
	at org.eclipse.core.runtime.Assert.isLegal(Assert.java:63)
	at org.eclipse.core.internal.resources.Workspace.newResource(Workspace.java:2069)
	at org.eclipse.core.internal.resources.Container.getFolder(Container.java:196)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:169)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2241)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
19:12:21 INFO  : Disconnected from the channel tcfchan#21.
19:12:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:12:21 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
19:12:21 INFO  : 'jtag frequency' command is executed.
19:12:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
19:12:28 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:12:28 INFO  : Context for processor 'microblaze_0' is selected.
19:12:28 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
19:12:28 INFO  : Context for processor 'microblaze_0' is selected.
19:12:28 INFO  : System reset is completed.
19:12:31 INFO  : 'after 3000' command is executed.
19:12:31 INFO  : Context for processor 'microblaze_0' is selected.
19:12:31 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf' is downloaded to processor 'microblaze_0'.
19:12:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf
----------------End of Script----------------

19:12:31 INFO  : Memory regions updated for context MicroBlaze #0
19:12:32 INFO  : Context for processor 'microblaze_0' is selected.
19:12:32 INFO  : 'con' command is executed.
19:12:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

19:12:32 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
19:13:15 INFO  : Disconnected from the channel tcfchan#22.
19:13:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:15 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
19:13:15 INFO  : 'jtag frequency' command is executed.
19:13:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
19:13:22 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:13:22 INFO  : Context for processor 'microblaze_0' is selected.
19:13:22 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
19:13:22 INFO  : Context for processor 'microblaze_0' is selected.
19:13:22 INFO  : System reset is completed.
19:13:25 INFO  : 'after 3000' command is executed.
19:13:25 INFO  : Context for processor 'microblaze_0' is selected.
19:13:26 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf' is downloaded to processor 'microblaze_0'.
19:13:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf
----------------End of Script----------------

19:13:26 INFO  : Memory regions updated for context MicroBlaze #0
19:13:26 INFO  : Context for processor 'microblaze_0' is selected.
19:13:26 INFO  : 'con' command is executed.
19:13:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

19:13:26 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
19:14:00 INFO  : Disconnected from the channel tcfchan#23.
19:14:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:14:00 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
19:14:00 INFO  : 'jtag frequency' command is executed.
19:14:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
19:14:07 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:14:07 INFO  : Context for processor 'microblaze_0' is selected.
19:14:07 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
19:14:07 INFO  : Context for processor 'microblaze_0' is selected.
19:14:07 INFO  : System reset is completed.
19:14:10 INFO  : 'after 3000' command is executed.
19:14:10 INFO  : Context for processor 'microblaze_0' is selected.
19:14:11 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf' is downloaded to processor 'microblaze_0'.
19:14:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf
----------------End of Script----------------

19:14:11 INFO  : Memory regions updated for context MicroBlaze #0
19:14:11 INFO  : Context for processor 'microblaze_0' is selected.
19:14:11 INFO  : 'con' command is executed.
19:14:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

19:14:11 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
19:14:40 INFO  : Disconnected from the channel tcfchan#24.
19:14:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:14:40 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
19:14:40 INFO  : 'jtag frequency' command is executed.
19:14:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
19:14:47 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:14:47 INFO  : Context for processor 'microblaze_0' is selected.
19:14:47 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
19:14:47 INFO  : Context for processor 'microblaze_0' is selected.
19:14:47 INFO  : System reset is completed.
19:14:50 INFO  : 'after 3000' command is executed.
19:14:50 INFO  : Context for processor 'microblaze_0' is selected.
19:14:51 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf' is downloaded to processor 'microblaze_0'.
19:14:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf
----------------End of Script----------------

19:14:51 INFO  : Memory regions updated for context MicroBlaze #0
19:14:51 INFO  : Context for processor 'microblaze_0' is selected.
19:14:51 INFO  : 'con' command is executed.
19:14:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

19:14:51 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
19:16:18 INFO  : Disconnected from the channel tcfchan#25.
19:16:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:16:19 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
19:16:19 INFO  : 'jtag frequency' command is executed.
19:16:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
19:16:25 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:16:25 INFO  : Context for processor 'microblaze_0' is selected.
19:16:25 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
19:16:25 INFO  : Context for processor 'microblaze_0' is selected.
19:16:25 INFO  : System reset is completed.
19:16:28 INFO  : 'after 3000' command is executed.
19:16:28 INFO  : Context for processor 'microblaze_0' is selected.
19:16:28 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf' is downloaded to processor 'microblaze_0'.
19:16:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf
----------------End of Script----------------

19:16:28 INFO  : Memory regions updated for context MicroBlaze #0
19:16:29 INFO  : Context for processor 'microblaze_0' is selected.
19:16:29 INFO  : 'con' command is executed.
19:16:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

19:16:29 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
19:17:02 INFO  : Disconnected from the channel tcfchan#26.
19:17:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:03 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
19:17:03 INFO  : 'jtag frequency' command is executed.
19:17:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
19:17:09 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:17:09 INFO  : Context for processor 'microblaze_0' is selected.
19:17:09 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
19:17:09 INFO  : Context for processor 'microblaze_0' is selected.
19:17:09 INFO  : System reset is completed.
19:17:12 INFO  : 'after 3000' command is executed.
19:17:12 INFO  : Context for processor 'microblaze_0' is selected.
19:17:13 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf' is downloaded to processor 'microblaze_0'.
19:17:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf
----------------End of Script----------------

19:17:13 INFO  : Memory regions updated for context MicroBlaze #0
19:17:13 INFO  : Context for processor 'microblaze_0' is selected.
19:17:13 INFO  : 'con' command is executed.
19:17:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

19:17:13 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
19:18:38 INFO  : Disconnected from the channel tcfchan#27.
19:18:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:38 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
19:18:38 INFO  : 'jtag frequency' command is executed.
19:18:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
19:18:45 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:18:45 INFO  : Context for processor 'microblaze_0' is selected.
19:18:45 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
19:18:45 INFO  : Context for processor 'microblaze_0' is selected.
19:18:46 INFO  : System reset is completed.
19:18:49 INFO  : 'after 3000' command is executed.
19:18:49 INFO  : Context for processor 'microblaze_0' is selected.
19:18:49 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf' is downloaded to processor 'microblaze_0'.
19:18:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf
----------------End of Script----------------

19:18:49 INFO  : Memory regions updated for context MicroBlaze #0
19:18:49 INFO  : Context for processor 'microblaze_0' is selected.
19:18:49 INFO  : 'con' command is executed.
19:18:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

19:18:49 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
19:19:37 INFO  : Disconnected from the channel tcfchan#28.
19:19:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:19:37 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
19:19:37 INFO  : 'jtag frequency' command is executed.
19:19:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
19:19:44 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:19:44 INFO  : Context for processor 'microblaze_0' is selected.
19:19:44 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
19:19:44 INFO  : Context for processor 'microblaze_0' is selected.
19:19:44 INFO  : System reset is completed.
19:19:47 INFO  : 'after 3000' command is executed.
19:19:47 INFO  : Context for processor 'microblaze_0' is selected.
19:19:48 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf' is downloaded to processor 'microblaze_0'.
19:19:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf
----------------End of Script----------------

19:19:48 INFO  : Memory regions updated for context MicroBlaze #0
19:19:48 INFO  : Context for processor 'microblaze_0' is selected.
19:19:48 INFO  : 'con' command is executed.
19:19:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

19:19:48 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
19:21:09 INFO  : Disconnected from the channel tcfchan#29.
19:21:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:21:09 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
19:21:09 INFO  : 'jtag frequency' command is executed.
19:21:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
19:21:16 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:21:16 INFO  : Context for processor 'microblaze_0' is selected.
19:21:16 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
19:21:16 INFO  : Context for processor 'microblaze_0' is selected.
19:21:16 INFO  : System reset is completed.
19:21:19 INFO  : 'after 3000' command is executed.
19:21:20 INFO  : Context for processor 'microblaze_0' is selected.
19:21:20 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf' is downloaded to processor 'microblaze_0'.
19:21:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf
----------------End of Script----------------

19:21:20 INFO  : Memory regions updated for context MicroBlaze #0
19:21:20 INFO  : Context for processor 'microblaze_0' is selected.
19:21:20 INFO  : 'con' command is executed.
19:21:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

19:21:20 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
19:22:01 INFO  : Disconnected from the channel tcfchan#30.
19:22:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:01 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
19:22:01 INFO  : 'jtag frequency' command is executed.
19:22:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
19:22:08 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:22:08 INFO  : Context for processor 'microblaze_0' is selected.
19:22:08 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
19:22:08 INFO  : Context for processor 'microblaze_0' is selected.
19:22:08 INFO  : System reset is completed.
19:22:11 INFO  : 'after 3000' command is executed.
19:22:12 INFO  : Context for processor 'microblaze_0' is selected.
19:22:12 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf' is downloaded to processor 'microblaze_0'.
19:22:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf
----------------End of Script----------------

19:22:12 INFO  : Memory regions updated for context MicroBlaze #0
19:22:12 INFO  : Context for processor 'microblaze_0' is selected.
19:22:12 INFO  : 'con' command is executed.
19:22:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

19:22:12 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
19:22:40 INFO  : Disconnected from the channel tcfchan#31.
19:22:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:40 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
19:22:40 INFO  : 'jtag frequency' command is executed.
19:22:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
19:22:48 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:22:48 INFO  : Context for processor 'microblaze_0' is selected.
19:22:48 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
19:22:48 INFO  : Context for processor 'microblaze_0' is selected.
19:22:48 INFO  : System reset is completed.
19:22:51 INFO  : 'after 3000' command is executed.
19:22:51 INFO  : Context for processor 'microblaze_0' is selected.
19:22:52 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf' is downloaded to processor 'microblaze_0'.
19:22:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf
----------------End of Script----------------

19:22:52 INFO  : Memory regions updated for context MicroBlaze #0
19:22:52 INFO  : Context for processor 'microblaze_0' is selected.
19:22:52 INFO  : 'con' command is executed.
19:22:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

19:22:52 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
19:26:36 INFO  : Disconnected from the channel tcfchan#32.
19:26:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:36 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
19:26:36 INFO  : 'jtag frequency' command is executed.
19:26:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
19:26:43 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:26:43 INFO  : Context for processor 'microblaze_0' is selected.
19:26:43 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
19:26:44 INFO  : Context for processor 'microblaze_0' is selected.
19:26:44 INFO  : System reset is completed.
19:26:47 INFO  : 'after 3000' command is executed.
19:26:47 INFO  : Context for processor 'microblaze_0' is selected.
19:26:47 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf' is downloaded to processor 'microblaze_0'.
19:26:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0/Debug/mp_app_0.elf
----------------End of Script----------------

19:26:47 INFO  : Memory regions updated for context MicroBlaze #0
19:26:47 INFO  : Context for processor 'microblaze_0' is selected.
19:26:47 INFO  : 'con' command is executed.
19:26:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

19:26:47 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
19:55:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system_0 system_0 is not found

19:55:37 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
19:55:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system_0 system_0 is not found

19:55:37 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0_bsp/system.mss : null
19:55:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system_0 system_0 is not found

19:55:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system_0 system_0 is not found

19:55:37 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

21:27:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system_0 system_0 is not found

21:27:31 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
21:27:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system_0 system_0 is not found

21:27:31 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0_bsp/system.mss : null
21:27:31 ERROR : Unexpected error occurred during generating bsp sources
java.lang.reflect.InvocationTargetException
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:420)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:500)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:284)
	at org.eclipse.ui.internal.progress.ProgressManager$3.run(ProgressManager.java:997)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:1032)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:1007)
	at org.eclipse.ui.internal.progress.ProgressManager.run(ProgressManager.java:1208)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:124)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:78)
	at org.eclipse.ui.internal.handlers.HandlerProxy.execute(HandlerProxy.java:295)
	at org.eclipse.ui.internal.handlers.E4HandlerProxy.execute(E4HandlerProxy.java:90)
	at sun.reflect.GeneratedMethodAccessor51.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:56)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invokeUsingClass(InjectorImpl.java:252)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invoke(InjectorImpl.java:234)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.invoke(ContextInjectionFactory.java:132)
	at org.eclipse.e4.core.commands.internal.HandlerServiceHandler.execute(HandlerServiceHandler.java:152)
	at org.eclipse.core.commands.Command.executeWithChecks(Command.java:493)
	at org.eclipse.core.commands.ParameterizedCommand.executeWithChecks(ParameterizedCommand.java:486)
	at org.eclipse.e4.core.commands.internal.HandlerServiceImpl.executeHandler(HandlerServiceImpl.java:210)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.executeItem(HandledContributionItem.java:799)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.handleWidgetSelection(HandledContributionItem.java:675)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.access$7(HandledContributionItem.java:659)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem$4.handleEvent(HandledContributionItem.java:592)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4481)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1327)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3819)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3430)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1127)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:337)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1018)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:156)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:654)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:337)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:598)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:150)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:139)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:380)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:235)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:669)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:608)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1515)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1488)
Caused by: java.lang.IllegalArgumentException: Path must include project and resource name: /mp_app_0_bsp
	at org.eclipse.core.runtime.Assert.isLegal(Assert.java:63)
	at org.eclipse.core.internal.resources.Workspace.newResource(Workspace.java:2069)
	at org.eclipse.core.internal.resources.Container.getFolder(Container.java:196)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:169)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2241)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
21:28:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system_0 system_0 is not found

21:28:06 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
21:28:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system_0 system_0 is not found

21:28:06 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0_bsp/system.mss : null
21:28:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system_0 system_0 is not found

21:28:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system_0 system_0 is not found

21:28:06 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
21:28:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system_0 system_0 is not found

21:28:06 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0_bsp/system.mss : null
21:28:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system_0 system_0 is not found

21:28:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:28:29 ERROR : Failed to call write_mss 
Reason: ERROR: [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.

21:28:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system_0 system_0 is not found

21:28:29 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
21:28:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system_0 system_0 is not found

21:28:29 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0_bsp/system.mss : null
21:28:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system_0 system_0 is not found

21:28:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system_0 system_0 is not found

21:28:29 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

21:28:31 ERROR : The Hardware Project referenced by this BSP (mb_app_1_bsp) was not found in this workspace. As a result, this BSP will not build properly. To fix this error, please import the associated hardware project or recreate a new BSP targeting an existing hardware platform.
21:28:44 ERROR : Failed to call write_mss 
Reason: ERROR: [Common 17-176] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_1_bsp/system.mss]

21:29:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system_0 system_0 is not found

21:29:08 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
21:29:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system_0 system_0 is not found

21:29:08 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0_bsp/system.mss : null
21:29:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system_0 system_0 is not found

21:29:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system_0 system_0 is not found

21:29:08 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
21:29:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system_0 system_0 is not found

21:29:08 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0_bsp/system.mss : null
21:29:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system_0 system_0 is not found

21:29:16 ERROR : (XSDB Server)ERROR: [Hsi 61-13] No current software db available.

21:29:16 ERROR : Failed to call write_mss 
Reason: ERROR: [Common 17-39] 'hsi::write_mss' failed due to earlier errors.

21:29:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system_0 system_0 is not found

21:29:16 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
21:29:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system_0 system_0 is not found

21:29:16 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0_bsp/system.mss : null
21:29:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system_0 system_0 is not found

21:29:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system_0 system_0 is not found

21:29:16 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

21:29:18 ERROR : The Hardware Project referenced by this BSP (mb_app_1_bsp) was not found in this workspace. As a result, this BSP will not build properly. To fix this error, please import the associated hardware project or recreate a new BSP targeting an existing hardware platform.
21:29:37 INFO  : Disconnected from the channel tcfchan#33.
21:29:37 ERROR : Unexpected error while parsing XMD response ï¿¿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
21:30:21 INFO  : Launching XSDB server: xsdb -n -interactive /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/temp_xsdb_launch_script.tcl
21:30:22 INFO  : XSDB server has started successfully.
21:30:22 INFO  : Processing command line option -hwspec /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf.
21:30:22 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
21:30:22 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1474243175000,  Project:1474237693000
21:30:22 INFO  : The hardware specification for project 'block_design_wrapper_hw_platform_0' is different from /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf.
21:30:22 INFO  : Copied contents of /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf into /block_design_wrapper_hw_platform_0/system.hdf.
21:30:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:30:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-b24c019ed2644da984a2bbca3dd81006-systemd-timesyncd.service-YFKGyP"

21:30:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-b24c019ed2644da984a2bbca3dd81006-rtkit-daemon.service-JDqs0g"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-b24c019ed2644da984a2bbca3dd81006-colord.service-n6CNlT"

21:30:24 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

21:30:24 ERROR : Error updating BSP project MSS files.
21:30:25 INFO  : Updating hardware inferred compiler options for mp_app_0.
21:30:25 INFO  : Clearing existing target manager status.
21:32:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:32:42 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
21:32:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:32:42 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0_bsp/system.mss : null
21:32:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:32:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:32:42 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
21:32:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:32:42 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mp_app_0_bsp/system.mss : null
21:32:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:45:05 ERROR : Unexpected error while parsing XMD response ï¿¿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
06:41:27 INFO  : Launching XSDB server: xsdb -n -interactive /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/temp_xsdb_launch_script.tcl
06:41:29 INFO  : XSDB server has started successfully.
06:41:29 INFO  : Processing command line option -hwspec /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf.
06:41:29 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
06:53:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:53:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

06:53:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:53:40 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
06:53:40 INFO  : 'jtag frequency' command is executed.
06:53:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
06:53:43 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
06:53:43 INFO  : Context for processor 'microblaze_0' is selected.
06:53:43 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
06:53:43 INFO  : Context for processor 'microblaze_0' is selected.
06:53:43 INFO  : System reset is completed.
06:53:46 INFO  : 'after 3000' command is executed.
06:53:46 INFO  : Context for processor 'microblaze_0' is selected.
06:53:46 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
06:53:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

06:53:46 INFO  : Memory regions updated for context MicroBlaze #0
06:53:47 INFO  : Context for processor 'microblaze_0' is selected.
06:53:47 INFO  : 'con' command is executed.
06:53:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

06:53:47 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
06:57:38 INFO  : Disconnected from the channel tcfchan#1.
06:57:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:57:38 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
06:57:38 INFO  : 'jtag frequency' command is executed.
06:57:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
06:57:40 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
06:57:40 INFO  : Context for processor 'microblaze_0' is selected.
06:57:41 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
06:57:41 INFO  : Context for processor 'microblaze_0' is selected.
06:57:41 INFO  : System reset is completed.
06:57:44 INFO  : 'after 3000' command is executed.
06:57:44 INFO  : Context for processor 'microblaze_0' is selected.
06:57:45 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
06:57:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

06:57:45 INFO  : Memory regions updated for context MicroBlaze #0
06:57:45 INFO  : Context for processor 'microblaze_0' is selected.
06:57:45 INFO  : 'con' command is executed.
06:57:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

06:57:45 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
07:14:27 INFO  : Disconnected from the channel tcfchan#2.
07:14:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:14:27 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
07:14:27 INFO  : 'jtag frequency' command is executed.
07:14:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
07:14:30 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
07:14:30 INFO  : Context for processor 'microblaze_0' is selected.
07:14:30 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
07:14:30 INFO  : Context for processor 'microblaze_0' is selected.
07:14:30 INFO  : System reset is completed.
07:14:33 INFO  : 'after 3000' command is executed.
07:14:33 INFO  : Context for processor 'microblaze_0' is selected.
07:14:34 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
07:14:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

07:14:34 INFO  : Memory regions updated for context MicroBlaze #0
07:14:34 INFO  : Context for processor 'microblaze_0' is selected.
07:14:34 INFO  : 'con' command is executed.
07:14:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

07:14:34 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
07:30:54 INFO  : Disconnected from the channel tcfchan#3.
07:30:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:30:55 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
07:30:55 INFO  : 'jtag frequency' command is executed.
07:30:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
07:30:57 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
07:30:57 INFO  : Context for processor 'microblaze_0' is selected.
07:30:57 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
07:30:57 INFO  : Context for processor 'microblaze_0' is selected.
07:30:58 INFO  : System reset is completed.
07:31:01 INFO  : 'after 3000' command is executed.
07:31:01 INFO  : Context for processor 'microblaze_0' is selected.
07:31:01 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
07:31:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

07:31:01 INFO  : Memory regions updated for context MicroBlaze #0
07:31:01 INFO  : Context for processor 'microblaze_0' is selected.
07:31:01 INFO  : 'con' command is executed.
07:31:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

07:31:01 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
07:31:30 INFO  : Disconnected from the channel tcfchan#4.
07:31:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:31:30 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
07:31:30 INFO  : 'jtag frequency' command is executed.
07:31:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
07:31:32 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
07:31:32 INFO  : Context for processor 'microblaze_0' is selected.
07:31:33 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
07:31:33 INFO  : Context for processor 'microblaze_0' is selected.
07:31:33 INFO  : System reset is completed.
07:31:36 INFO  : 'after 3000' command is executed.
07:31:36 INFO  : Context for processor 'microblaze_0' is selected.
07:31:37 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
07:31:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

07:31:37 INFO  : Memory regions updated for context MicroBlaze #0
07:31:37 INFO  : Context for processor 'microblaze_0' is selected.
07:31:37 INFO  : 'con' command is executed.
07:31:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

07:31:37 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
07:33:29 INFO  : Disconnected from the channel tcfchan#5.
07:33:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:33:29 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
07:33:29 INFO  : 'jtag frequency' command is executed.
07:33:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
07:33:31 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
07:33:31 INFO  : Context for processor 'microblaze_0' is selected.
07:33:32 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
07:33:32 INFO  : Context for processor 'microblaze_0' is selected.
07:33:32 INFO  : System reset is completed.
07:33:35 INFO  : 'after 3000' command is executed.
07:33:35 INFO  : Context for processor 'microblaze_0' is selected.
07:33:35 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
07:33:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

07:33:35 INFO  : Memory regions updated for context MicroBlaze #0
07:33:35 INFO  : Context for processor 'microblaze_0' is selected.
07:33:35 INFO  : 'con' command is executed.
07:33:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

07:33:35 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
07:34:38 INFO  : Disconnected from the channel tcfchan#6.
07:34:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:34:38 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
07:34:38 INFO  : 'jtag frequency' command is executed.
07:34:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
07:34:40 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
07:34:40 INFO  : Context for processor 'microblaze_0' is selected.
07:34:41 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
07:34:41 INFO  : Context for processor 'microblaze_0' is selected.
07:34:41 INFO  : System reset is completed.
07:34:44 INFO  : 'after 3000' command is executed.
07:34:44 INFO  : Context for processor 'microblaze_0' is selected.
07:34:45 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
07:34:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

07:34:45 INFO  : Memory regions updated for context MicroBlaze #0
07:34:45 INFO  : Context for processor 'microblaze_0' is selected.
07:34:45 INFO  : 'con' command is executed.
07:34:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

07:34:45 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
07:40:05 INFO  : Disconnected from the channel tcfchan#7.
07:40:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:40:06 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
07:40:06 INFO  : 'jtag frequency' command is executed.
07:40:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
07:40:12 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
07:40:12 INFO  : Context for processor 'microblaze_0' is selected.
07:40:12 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
07:40:12 INFO  : Context for processor 'microblaze_0' is selected.
07:40:12 INFO  : System reset is completed.
07:40:15 INFO  : 'after 3000' command is executed.
07:40:15 INFO  : Context for processor 'microblaze_0' is selected.
07:40:16 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
07:40:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

07:40:16 INFO  : Memory regions updated for context MicroBlaze #0
07:40:16 INFO  : Context for processor 'microblaze_0' is selected.
07:40:16 INFO  : 'con' command is executed.
07:40:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

07:40:16 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
08:24:19 INFO  : Disconnected from the channel tcfchan#8.
08:24:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:24:19 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
08:24:19 INFO  : 'jtag frequency' command is executed.
08:24:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
08:24:26 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
08:24:26 INFO  : Context for processor 'microblaze_0' is selected.
08:24:27 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
08:24:27 INFO  : Context for processor 'microblaze_0' is selected.
08:24:27 INFO  : System reset is completed.
08:24:30 INFO  : 'after 3000' command is executed.
08:24:30 INFO  : Context for processor 'microblaze_0' is selected.
08:24:30 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
08:24:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

08:24:30 INFO  : Memory regions updated for context MicroBlaze #0
08:24:30 INFO  : Context for processor 'microblaze_0' is selected.
08:24:30 INFO  : 'con' command is executed.
08:24:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

08:24:30 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
08:26:04 INFO  : Disconnected from the channel tcfchan#9.
08:26:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:26:04 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
08:26:04 INFO  : 'jtag frequency' command is executed.
08:26:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
08:26:11 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
08:26:11 INFO  : Context for processor 'microblaze_0' is selected.
08:26:12 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
08:26:12 INFO  : Context for processor 'microblaze_0' is selected.
08:26:12 INFO  : System reset is completed.
08:26:15 INFO  : 'after 3000' command is executed.
08:26:15 INFO  : Context for processor 'microblaze_0' is selected.
08:26:15 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
08:26:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

08:26:15 INFO  : Memory regions updated for context MicroBlaze #0
08:26:15 INFO  : Context for processor 'microblaze_0' is selected.
08:26:15 INFO  : 'con' command is executed.
08:26:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

08:26:15 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
08:58:52 INFO  : Disconnected from the channel tcfchan#10.
08:58:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:58:52 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
08:58:52 INFO  : 'jtag frequency' command is executed.
08:58:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
08:59:00 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
08:59:00 INFO  : Context for processor 'microblaze_0' is selected.
08:59:00 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
08:59:00 INFO  : Context for processor 'microblaze_0' is selected.
08:59:00 INFO  : System reset is completed.
08:59:03 INFO  : 'after 3000' command is executed.
08:59:03 INFO  : Context for processor 'microblaze_0' is selected.
08:59:04 INFO  : The application '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf' is downloaded to processor 'microblaze_0'.
08:59:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

08:59:04 INFO  : Memory regions updated for context MicroBlaze #0
08:59:04 INFO  : Context for processor 'microblaze_0' is selected.
08:59:04 INFO  : 'con' command is executed.
08:59:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
con
----------------End of Script----------------

08:59:04 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
09:01:21 INFO  : Successfully generated /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/src/lscript.ld.
09:01:21 INFO  : Applying linker script to all configurations of project mb_app_0.
09:01:21 INFO  : Setting rebuild state to true for all configurations of project mb_app_0.
09:01:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1474289744000,  Project:1474243175000
09:01:51 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:01:53 INFO  : Copied contents of /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf into /block_design_wrapper_hw_platform_0/system.hdf.
09:01:53 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:01:54 INFO  : 
09:01:55 INFO  : Updating hardware inferred compiler options for mb_app_0.
09:01:55 INFO  : Clearing existing target manager status.
09:06:55 INFO  : Disconnected from the channel tcfchan#11.
09:06:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:06:55 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
09:06:55 INFO  : 'jtag frequency' command is executed.
09:06:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
09:07:02 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
09:07:02 INFO  : Context for processor 'microblaze_0' is selected.
09:07:02 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
09:07:02 INFO  : Context for processor 'microblaze_0' is selected.
09:07:03 INFO  : System reset is completed.
09:07:06 INFO  : 'after 3000' command is executed.
09:07:06 INFO  : Context for processor 'microblaze_0' is selected.
09:07:06 ERROR : Cannot stop MicroBlaze. Stalled on instruction fetch
09:07:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

09:11:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:11:17 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
09:11:17 INFO  : 'jtag frequency' command is executed.
09:11:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
09:11:22 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
09:11:22 INFO  : Context for processor 'microblaze_0' is selected.
09:11:22 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
09:11:22 INFO  : Context for processor 'microblaze_0' is selected.
09:11:22 INFO  : System reset is completed.
09:11:25 INFO  : 'after 3000' command is executed.
09:11:25 INFO  : Context for processor 'microblaze_0' is selected.
09:11:25 ERROR : Cannot stop MicroBlaze. Stalled on instruction fetch
09:11:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

09:11:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:11:44 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
09:11:44 INFO  : 'jtag frequency' command is executed.
09:11:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
09:11:50 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
09:11:50 INFO  : Context for processor 'microblaze_0' is selected.
09:11:50 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
09:11:50 INFO  : Context for processor 'microblaze_0' is selected.
09:11:50 INFO  : System reset is completed.
09:11:53 INFO  : 'after 3000' command is executed.
09:11:53 INFO  : Context for processor 'microblaze_0' is selected.
09:11:53 ERROR : Cannot stop MicroBlaze. Stalled on instruction fetch
09:11:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_1/Debug/mb_app_1.elf
----------------End of Script----------------

09:13:08 INFO  : Successfully generated /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_1/src/lscript.ld.
09:13:08 INFO  : Applying linker script to all configurations of project mb_app_1.
09:13:08 INFO  : Setting rebuild state to true for all configurations of project mb_app_1.
09:13:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:13:16 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
09:13:17 INFO  : 'jtag frequency' command is executed.
09:13:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
09:13:24 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
09:13:24 INFO  : Context for processor 'microblaze_0' is selected.
09:13:24 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
09:13:24 INFO  : Context for processor 'microblaze_0' is selected.
09:13:24 INFO  : System reset is completed.
09:13:27 INFO  : 'after 3000' command is executed.
09:13:27 INFO  : Context for processor 'microblaze_0' is selected.
09:13:27 ERROR : Cannot stop MicroBlaze. Stalled on instruction fetch
09:13:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_1/Debug/mb_app_1.elf
----------------End of Script----------------

09:13:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:13:37 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
09:13:37 INFO  : 'jtag frequency' command is executed.
09:13:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
09:13:44 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
09:13:44 INFO  : Context for processor 'microblaze_0' is selected.
09:13:44 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
09:13:44 INFO  : Context for processor 'microblaze_0' is selected.
09:13:44 INFO  : System reset is completed.
09:13:47 INFO  : 'after 3000' command is executed.
09:13:47 INFO  : Context for processor 'microblaze_0' is selected.
09:13:47 ERROR : Cannot stop MicroBlaze. Stalled on instruction fetch
09:13:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_1/Debug/mb_app_1.elf
----------------End of Script----------------

09:14:24 INFO  : Successfully generated /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_1/src/lscript.ld.
09:14:24 INFO  : Applying linker script to all configurations of project mb_app_1.
09:14:24 INFO  : Setting rebuild state to true for all configurations of project mb_app_1.
09:14:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:14:37 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
09:14:37 INFO  : 'jtag frequency' command is executed.
09:14:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
09:14:44 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
09:14:44 INFO  : Context for processor 'microblaze_0' is selected.
09:14:44 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
09:14:44 INFO  : Context for processor 'microblaze_0' is selected.
09:14:44 INFO  : System reset is completed.
09:14:47 INFO  : 'after 3000' command is executed.
09:14:47 INFO  : Context for processor 'microblaze_0' is selected.
09:14:47 ERROR : Cannot stop MicroBlaze. Stalled on instruction fetch
09:14:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_1/Debug/mb_app_1.elf
----------------End of Script----------------

09:17:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:17:27 INFO  : Jtag cable 'Digilent Nexys4DDR 210292745510A' is selected.
09:17:27 INFO  : 'jtag frequency' command is executed.
09:17:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0' command is executed.
09:17:32 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
09:17:32 INFO  : Context for processor 'microblaze_0' is selected.
09:17:32 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
09:17:32 INFO  : Context for processor 'microblaze_0' is selected.
09:17:33 INFO  : System reset is completed.
09:17:36 INFO  : 'after 3000' command is executed.
09:17:36 INFO  : Context for processor 'microblaze_0' is selected.
09:17:36 ERROR : Cannot stop MicroBlaze. Stalled on instruction fetch
09:17:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A" && level==0} -index 0
fpga -file /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
loadhw /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292745510A"} -index 0
dow /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/Debug/mb_app_0.elf
----------------End of Script----------------

09:18:54 INFO  : Successfully generated /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/src/lscript.ld.
09:18:54 INFO  : Applying linker script to all configurations of project mb_app_0.
09:18:54 INFO  : Setting rebuild state to true for all configurations of project mb_app_0.
09:22:06 INFO  : Successfully generated /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/mb_app_0/src/lscript.ld.
09:22:06 INFO  : Applying linker script to all configurations of project mb_app_0.
09:22:06 INFO  : Setting rebuild state to true for all configurations of project mb_app_0.
11:26:19 ERROR : Unexpected error while parsing XMD response ï¿¿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
12:47:22 INFO  : Launching XSDB server: xsdb -n -interactive /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/temp_xsdb_launch_script.tcl
12:47:23 INFO  : XSDB server has started successfully.
12:47:23 INFO  : Processing command line option -hwspec /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf.
12:47:23 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
12:47:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1474293259000,  Project:1474289744000
12:47:24 INFO  : The hardware specification for project 'block_design_wrapper_hw_platform_0' is different from /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf.
12:47:24 INFO  : Copied contents of /opt/Xilinx/Projects/scatter_dma/scatter_dma.sdk/block_design_wrapper.hdf into /block_design_wrapper_hw_platform_0/system.hdf.
12:47:24 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:47:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-dbf0e8f138f444c0acf9e92a8e93ef56-rtkit-daemon.service-b9Qk4M"

12:47:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-dbf0e8f138f444c0acf9e92a8e93ef56-systemd-timesyncd.service-vDT8KH"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-dbf0e8f138f444c0acf9e92a8e93ef56-colord.service-XxUmd4"

12:47:25 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

12:47:25 ERROR : Error updating BSP project MSS files.
12:47:26 INFO  : Updating hardware inferred compiler options for mb_app_0.
12:47:26 INFO  : Clearing existing target manager status.
12:48:25 ERROR : Unexpected error while parsing XMD response ï¿¿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
