{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 28 19:33:16 2025 " "Info: Processing started: Mon Apr 28 19:33:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LAB4 -c LAB4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LAB4 -c LAB4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_27 " "Info: Assuming node \"CLOCK_27\" is an undefined clock" {  } { { "LAB4.bdf" "" { Schematic "C:/Users/melo.eduardo/Downloads/LAB4 - 1404/LAB4 - 1404/LAB4.bdf" { { 1128 -784 -616 1144 "CLOCK_27" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "DivisorCLK:D\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[20\]~_Duplicate_1 " "Info: Detected ripple clock \"DivisorCLK:D\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[20\]~_Duplicate_1\" as buffer" {  } { { "db/cntr_9mh.tdf" "" { Text "C:/Users/melo.eduardo/Downloads/LAB4 - 1404/LAB4 - 1404/db/cntr_9mh.tdf" 156 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DivisorCLK:D\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[20\]~_Duplicate_1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_27 register TableRom:inst9\|REG_FF\[10\] register REG_RS:SAiDA\|RS_FF\[7\] 40.3 MHz 24.814 ns Internal " "Info: Clock \"CLOCK_27\" has Internal fmax of 40.3 MHz between source register \"TableRom:inst9\|REG_FF\[10\]\" and destination register \"REG_RS:SAiDA\|RS_FF\[7\]\" (period= 24.814 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.078 ns + Longest register register " "Info: + Longest register to register delay is 12.078 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TableRom:inst9\|REG_FF\[10\] 1 REG LCFF_X55_Y14_N15 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X55_Y14_N15; Fanout = 9; REG Node = 'TableRom:inst9\|REG_FF\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TableRom:inst9|REG_FF[10] } "NODE_NAME" } } { "TableRom.tdf" "" { Text "C:/Users/melo.eduardo/Downloads/LAB4 - 1404/LAB4 - 1404/TableRom.tdf" 8 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.275 ns) 1.347 ns A~13 2 COMB LCCOMB_X57_Y13_N16 1 " "Info: 2: + IC(1.072 ns) + CELL(0.275 ns) = 1.347 ns; Loc. = LCCOMB_X57_Y13_N16; Fanout = 1; COMB Node = 'A~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { TableRom:inst9|REG_FF[10] A~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.275 ns) 1.882 ns A~14 3 COMB LCCOMB_X57_Y13_N26 10 " "Info: 3: + IC(0.260 ns) + CELL(0.275 ns) = 1.882 ns; Loc. = LCCOMB_X57_Y13_N26; Fanout = 10; COMB Node = 'A~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { A~13 A~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.488 ns) + CELL(0.420 ns) 3.790 ns A~20 4 COMB LCCOMB_X55_Y15_N10 13 " "Info: 4: + IC(1.488 ns) + CELL(0.420 ns) = 3.790 ns; Loc. = LCCOMB_X55_Y15_N10; Fanout = 13; COMB Node = 'A~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.908 ns" { A~14 A~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.248 ns) + CELL(0.393 ns) 6.431 ns ULA:ULA\|op_2~13 5 COMB LCCOMB_X57_Y13_N12 1 " "Info: 5: + IC(2.248 ns) + CELL(0.393 ns) = 6.431 ns; Loc. = LCCOMB_X57_Y13_N12; Fanout = 1; COMB Node = 'ULA:ULA\|op_2~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { A~20 ULA:ULA|op_2~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.841 ns ULA:ULA\|op_2~14 6 COMB LCCOMB_X57_Y13_N14 1 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 6.841 ns; Loc. = LCCOMB_X57_Y13_N14; Fanout = 1; COMB Node = 'ULA:ULA\|op_2~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ULA:ULA|op_2~13 ULA:ULA|op_2~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.150 ns) 7.737 ns ULA:ULA\|Z\[7\]~246 7 COMB LCCOMB_X57_Y15_N24 1 " "Info: 7: + IC(0.746 ns) + CELL(0.150 ns) = 7.737 ns; Loc. = LCCOMB_X57_Y15_N24; Fanout = 1; COMB Node = 'ULA:ULA\|Z\[7\]~246'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { ULA:ULA|op_2~14 ULA:ULA|Z[7]~246 } "NODE_NAME" } } { "ULA.tdf" "" { Text "C:/Users/melo.eduardo/Downloads/LAB4 - 1404/LAB4 - 1404/ULA.tdf" 6 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.149 ns) 8.328 ns ULA:ULA\|Z\[7\]~248 8 COMB LCCOMB_X56_Y15_N22 1 " "Info: 8: + IC(0.442 ns) + CELL(0.149 ns) = 8.328 ns; Loc. = LCCOMB_X56_Y15_N22; Fanout = 1; COMB Node = 'ULA:ULA\|Z\[7\]~248'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { ULA:ULA|Z[7]~246 ULA:ULA|Z[7]~248 } "NODE_NAME" } } { "ULA.tdf" "" { Text "C:/Users/melo.eduardo/Downloads/LAB4 - 1404/LAB4 - 1404/ULA.tdf" 6 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.438 ns) 9.761 ns ULA:ULA\|Z\[7\]~250 9 COMB LCCOMB_X58_Y14_N24 4 " "Info: 9: + IC(0.995 ns) + CELL(0.438 ns) = 9.761 ns; Loc. = LCCOMB_X58_Y14_N24; Fanout = 4; COMB Node = 'ULA:ULA\|Z\[7\]~250'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { ULA:ULA|Z[7]~248 ULA:ULA|Z[7]~250 } "NODE_NAME" } } { "ULA.tdf" "" { Text "C:/Users/melo.eduardo/Downloads/LAB4 - 1404/LAB4 - 1404/ULA.tdf" 6 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.038 ns) + CELL(0.279 ns) 12.078 ns REG_RS:SAiDA\|RS_FF\[7\] 10 REG IOC_X57_Y0_N3 1 " "Info: 10: + IC(2.038 ns) + CELL(0.279 ns) = 12.078 ns; Loc. = IOC_X57_Y0_N3; Fanout = 1; REG Node = 'REG_RS:SAiDA\|RS_FF\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.317 ns" { ULA:ULA|Z[7]~250 REG_RS:SAiDA|RS_FF[7] } "NODE_NAME" } } { "REG_RS.tdf" "" { Text "C:/Users/melo.eduardo/Downloads/LAB4 - 1404/LAB4 - 1404/REG_RS.tdf" 9 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.789 ns ( 23.09 % ) " "Info: Total cell delay = 2.789 ns ( 23.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.289 ns ( 76.91 % ) " "Info: Total interconnect delay = 9.289 ns ( 76.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.078 ns" { TableRom:inst9|REG_FF[10] A~13 A~14 A~20 ULA:ULA|op_2~13 ULA:ULA|op_2~14 ULA:ULA|Z[7]~246 ULA:ULA|Z[7]~248 ULA:ULA|Z[7]~250 REG_RS:SAiDA|RS_FF[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.078 ns" { TableRom:inst9|REG_FF[10] {} A~13 {} A~14 {} A~20 {} ULA:ULA|op_2~13 {} ULA:ULA|op_2~14 {} ULA:ULA|Z[7]~246 {} ULA:ULA|Z[7]~248 {} ULA:ULA|Z[7]~250 {} REG_RS:SAiDA|RS_FF[7] {} } { 0.000ns 1.072ns 0.260ns 1.488ns 2.248ns 0.000ns 0.746ns 0.442ns 0.995ns 2.038ns } { 0.000ns 0.275ns 0.275ns 0.420ns 0.393ns 0.410ns 0.150ns 0.149ns 0.438ns 0.279ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 6.348 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_27\" to destination register is 6.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "LAB4.bdf" "" { Schematic "C:/Users/melo.eduardo/Downloads/LAB4 - 1404/LAB4 - 1404/LAB4.bdf" { { 1128 -784 -616 1144 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.132 ns) + CELL(0.787 ns) 3.898 ns DivisorCLK:D\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[20\]~_Duplicate_1 2 REG LCFF_X32_Y1_N29 2 " "Info: 2: + IC(2.132 ns) + CELL(0.787 ns) = 3.898 ns; Loc. = LCFF_X32_Y1_N29; Fanout = 2; REG Node = 'DivisorCLK:D\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[20\]~_Duplicate_1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.919 ns" { CLOCK_27 DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~_Duplicate_1 } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "C:/Users/melo.eduardo/Downloads/LAB4 - 1404/LAB4 - 1404/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.000 ns) 4.786 ns DivisorCLK:D\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[20\]~clkctrl 3 COMB CLKCTRL_G15 44 " "Info: 3: + IC(0.888 ns) + CELL(0.000 ns) = 4.786 ns; Loc. = CLKCTRL_G15; Fanout = 44; COMB Node = 'DivisorCLK:D\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[20\]~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~_Duplicate_1 DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~clkctrl } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "C:/Users/melo.eduardo/Downloads/LAB4 - 1404/LAB4 - 1404/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.265 ns) + CELL(0.297 ns) 6.348 ns REG_RS:SAiDA\|RS_FF\[7\] 4 REG IOC_X57_Y0_N3 1 " "Info: 4: + IC(1.265 ns) + CELL(0.297 ns) = 6.348 ns; Loc. = IOC_X57_Y0_N3; Fanout = 1; REG Node = 'REG_RS:SAiDA\|RS_FF\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~clkctrl REG_RS:SAiDA|RS_FF[7] } "NODE_NAME" } } { "REG_RS.tdf" "" { Text "C:/Users/melo.eduardo/Downloads/LAB4 - 1404/LAB4 - 1404/REG_RS.tdf" 9 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.063 ns ( 32.50 % ) " "Info: Total cell delay = 2.063 ns ( 32.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.285 ns ( 67.50 % ) " "Info: Total interconnect delay = 4.285 ns ( 67.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.348 ns" { CLOCK_27 DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~_Duplicate_1 DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~clkctrl REG_RS:SAiDA|RS_FF[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.348 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~_Duplicate_1 {} DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~clkctrl {} REG_RS:SAiDA|RS_FF[7] {} } { 0.000ns 0.000ns 2.132ns 0.888ns 1.265ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.297ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 6.349 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_27\" to source register is 6.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "LAB4.bdf" "" { Schematic "C:/Users/melo.eduardo/Downloads/LAB4 - 1404/LAB4 - 1404/LAB4.bdf" { { 1128 -784 -616 1144 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.132 ns) + CELL(0.787 ns) 3.898 ns DivisorCLK:D\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[20\]~_Duplicate_1 2 REG LCFF_X32_Y1_N29 2 " "Info: 2: + IC(2.132 ns) + CELL(0.787 ns) = 3.898 ns; Loc. = LCFF_X32_Y1_N29; Fanout = 2; REG Node = 'DivisorCLK:D\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[20\]~_Duplicate_1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.919 ns" { CLOCK_27 DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~_Duplicate_1 } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "C:/Users/melo.eduardo/Downloads/LAB4 - 1404/LAB4 - 1404/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.000 ns) 4.786 ns DivisorCLK:D\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[20\]~clkctrl 3 COMB CLKCTRL_G15 44 " "Info: 3: + IC(0.888 ns) + CELL(0.000 ns) = 4.786 ns; Loc. = CLKCTRL_G15; Fanout = 44; COMB Node = 'DivisorCLK:D\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[20\]~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~_Duplicate_1 DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~clkctrl } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "C:/Users/melo.eduardo/Downloads/LAB4 - 1404/LAB4 - 1404/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 6.349 ns TableRom:inst9\|REG_FF\[10\] 4 REG LCFF_X55_Y14_N15 9 " "Info: 4: + IC(1.026 ns) + CELL(0.537 ns) = 6.349 ns; Loc. = LCFF_X55_Y14_N15; Fanout = 9; REG Node = 'TableRom:inst9\|REG_FF\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~clkctrl TableRom:inst9|REG_FF[10] } "NODE_NAME" } } { "TableRom.tdf" "" { Text "C:/Users/melo.eduardo/Downloads/LAB4 - 1404/LAB4 - 1404/TableRom.tdf" 8 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 36.27 % ) " "Info: Total cell delay = 2.303 ns ( 36.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.046 ns ( 63.73 % ) " "Info: Total interconnect delay = 4.046 ns ( 63.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.349 ns" { CLOCK_27 DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~_Duplicate_1 DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~clkctrl TableRom:inst9|REG_FF[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.349 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~_Duplicate_1 {} DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~clkctrl {} TableRom:inst9|REG_FF[10] {} } { 0.000ns 0.000ns 2.132ns 0.888ns 1.026ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.348 ns" { CLOCK_27 DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~_Duplicate_1 DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~clkctrl REG_RS:SAiDA|RS_FF[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.348 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~_Duplicate_1 {} DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~clkctrl {} REG_RS:SAiDA|RS_FF[7] {} } { 0.000ns 0.000ns 2.132ns 0.888ns 1.265ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.297ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.349 ns" { CLOCK_27 DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~_Duplicate_1 DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~clkctrl TableRom:inst9|REG_FF[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.349 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~_Duplicate_1 {} DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~clkctrl {} TableRom:inst9|REG_FF[10] {} } { 0.000ns 0.000ns 2.132ns 0.888ns 1.026ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "TableRom.tdf" "" { Text "C:/Users/melo.eduardo/Downloads/LAB4 - 1404/LAB4 - 1404/TableRom.tdf" 8 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.078 ns + " "Info: + Micro setup delay of destination is 0.078 ns" {  } { { "REG_RS.tdf" "" { Text "C:/Users/melo.eduardo/Downloads/LAB4 - 1404/LAB4 - 1404/REG_RS.tdf" 9 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "TableRom.tdf" "" { Text "C:/Users/melo.eduardo/Downloads/LAB4 - 1404/LAB4 - 1404/TableRom.tdf" 8 8 0 } } { "REG_RS.tdf" "" { Text "C:/Users/melo.eduardo/Downloads/LAB4 - 1404/LAB4 - 1404/REG_RS.tdf" 9 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.078 ns" { TableRom:inst9|REG_FF[10] A~13 A~14 A~20 ULA:ULA|op_2~13 ULA:ULA|op_2~14 ULA:ULA|Z[7]~246 ULA:ULA|Z[7]~248 ULA:ULA|Z[7]~250 REG_RS:SAiDA|RS_FF[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.078 ns" { TableRom:inst9|REG_FF[10] {} A~13 {} A~14 {} A~20 {} ULA:ULA|op_2~13 {} ULA:ULA|op_2~14 {} ULA:ULA|Z[7]~246 {} ULA:ULA|Z[7]~248 {} ULA:ULA|Z[7]~250 {} REG_RS:SAiDA|RS_FF[7] {} } { 0.000ns 1.072ns 0.260ns 1.488ns 2.248ns 0.000ns 0.746ns 0.442ns 0.995ns 2.038ns } { 0.000ns 0.275ns 0.275ns 0.420ns 0.393ns 0.410ns 0.150ns 0.149ns 0.438ns 0.279ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.348 ns" { CLOCK_27 DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~_Duplicate_1 DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~clkctrl REG_RS:SAiDA|RS_FF[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.348 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~_Duplicate_1 {} DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~clkctrl {} REG_RS:SAiDA|RS_FF[7] {} } { 0.000ns 0.000ns 2.132ns 0.888ns 1.265ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.297ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.349 ns" { CLOCK_27 DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~_Duplicate_1 DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~clkctrl TableRom:inst9|REG_FF[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.349 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~_Duplicate_1 {} DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~clkctrl {} TableRom:inst9|REG_FF[10] {} } { 0.000ns 0.000ns 2.132ns 0.888ns 1.026ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_27 11 " "Warning: Circuit may not operate. Detected 11 non-operational path(s) clocked by clock \"CLOCK_27\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "DivisorCLK:D\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[19\] DivisorCLK:D\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[20\] CLOCK_27 861 ps " "Info: Found hold time violation between source  pin or register \"DivisorCLK:D\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[19\]\" and destination pin or register \"DivisorCLK:D\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[20\]\" for clock \"CLOCK_27\" (Hold time is 861 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.209 ns + Largest " "Info: + Largest clock skew is 3.209 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 5.886 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_27\" to destination register is 5.886 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "LAB4.bdf" "" { Schematic "C:/Users/melo.eduardo/Downloads/LAB4 - 1404/LAB4 - 1404/LAB4.bdf" { { 1128 -784 -616 1144 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.610 ns) + CELL(0.297 ns) 5.886 ns DivisorCLK:D\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[20\] 2 REG IOC_X29_Y0_N0 1 " "Info: 2: + IC(4.610 ns) + CELL(0.297 ns) = 5.886 ns; Loc. = IOC_X29_Y0_N0; Fanout = 1; REG Node = 'DivisorCLK:D\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[20\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.907 ns" { CLOCK_27 DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20] } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "C:/Users/melo.eduardo/Downloads/LAB4 - 1404/LAB4 - 1404/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.276 ns ( 21.68 % ) " "Info: Total cell delay = 1.276 ns ( 21.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.610 ns ( 78.32 % ) " "Info: Total interconnect delay = 4.610 ns ( 78.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.886 ns" { CLOCK_27 DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.886 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20] {} } { 0.000ns 0.000ns 4.610ns } { 0.000ns 0.979ns 0.297ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 2.677 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_27\" to source register is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "LAB4.bdf" "" { Schematic "C:/Users/melo.eduardo/Downloads/LAB4 - 1404/LAB4 - 1404/LAB4.bdf" { { 1128 -784 -616 1144 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G11 20 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 20; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "LAB4.bdf" "" { Schematic "C:/Users/melo.eduardo/Downloads/LAB4 - 1404/LAB4 - 1404/LAB4.bdf" { { 1128 -784 -616 1144 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.048 ns) + CELL(0.537 ns) 2.677 ns DivisorCLK:D\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[19\] 3 REG LCFF_X32_Y1_N19 2 " "Info: 3: + IC(1.048 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X32_Y1_N19; Fanout = 2; REG Node = 'DivisorCLK:D\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[19\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { CLOCK_27~clkctrl DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[19] } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "C:/Users/melo.eduardo/Downloads/LAB4 - 1404/LAB4 - 1404/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 56.63 % ) " "Info: Total cell delay = 1.516 ns ( 56.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.161 ns ( 43.37 % ) " "Info: Total interconnect delay = 1.161 ns ( 43.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { CLOCK_27 CLOCK_27~clkctrl DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[19] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[19] {} } { 0.000ns 0.000ns 0.113ns 1.048ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.886 ns" { CLOCK_27 DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.886 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20] {} } { 0.000ns 0.000ns 4.610ns } { 0.000ns 0.979ns 0.297ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { CLOCK_27 CLOCK_27~clkctrl DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[19] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[19] {} } { 0.000ns 0.000ns 0.113ns 1.048ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_9mh.tdf" "" { Text "C:/Users/melo.eduardo/Downloads/LAB4 - 1404/LAB4 - 1404/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.201 ns - Shortest register register " "Info: - Shortest register to register delay is 2.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DivisorCLK:D\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[19\] 1 REG LCFF_X32_Y1_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y1_N19; Fanout = 2; REG Node = 'DivisorCLK:D\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[19\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[19] } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "C:/Users/melo.eduardo/Downloads/LAB4 - 1404/LAB4 - 1404/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.393 ns) 0.699 ns DivisorCLK:D\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|counter_comb_bita19~COUT 2 COMB LCCOMB_X32_Y1_N18 1 " "Info: 2: + IC(0.306 ns) + CELL(0.393 ns) = 0.699 ns; Loc. = LCCOMB_X32_Y1_N18; Fanout = 1; COMB Node = 'DivisorCLK:D\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.699 ns" { DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[19] DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "C:/Users/melo.eduardo/Downloads/LAB4 - 1404/LAB4 - 1404/db/cntr_9mh.tdf" 129 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.109 ns DivisorCLK:D\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|counter_comb_bita20 3 COMB LCCOMB_X32_Y1_N20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.410 ns) = 1.109 ns; Loc. = LCCOMB_X32_Y1_N20; Fanout = 2; COMB Node = 'DivisorCLK:D\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|counter_comb_bita20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|counter_comb_bita19~COUT DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "C:/Users/melo.eduardo/Downloads/LAB4 - 1404/LAB4 - 1404/db/cntr_9mh.tdf" 134 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.279 ns) 2.201 ns DivisorCLK:D\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[20\] 4 REG IOC_X29_Y0_N0 1 " "Info: 4: + IC(0.813 ns) + CELL(0.279 ns) = 2.201 ns; Loc. = IOC_X29_Y0_N0; Fanout = 1; REG Node = 'DivisorCLK:D\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[20\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.092 ns" { DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|counter_comb_bita20 DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20] } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "C:/Users/melo.eduardo/Downloads/LAB4 - 1404/LAB4 - 1404/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.082 ns ( 49.16 % ) " "Info: Total cell delay = 1.082 ns ( 49.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.119 ns ( 50.84 % ) " "Info: Total interconnect delay = 1.119 ns ( 50.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.201 ns" { DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[19] DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|counter_comb_bita19~COUT DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|counter_comb_bita20 DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.201 ns" { DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[19] {} DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|counter_comb_bita19~COUT {} DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|counter_comb_bita20 {} DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20] {} } { 0.000ns 0.306ns 0.000ns 0.813ns } { 0.000ns 0.393ns 0.410ns 0.279ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.103 ns + " "Info: + Micro hold delay of destination is 0.103 ns" {  } { { "db/cntr_9mh.tdf" "" { Text "C:/Users/melo.eduardo/Downloads/LAB4 - 1404/LAB4 - 1404/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.886 ns" { CLOCK_27 DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.886 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20] {} } { 0.000ns 0.000ns 4.610ns } { 0.000ns 0.979ns 0.297ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { CLOCK_27 CLOCK_27~clkctrl DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[19] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[19] {} } { 0.000ns 0.000ns 0.113ns 1.048ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.201 ns" { DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[19] DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|counter_comb_bita19~COUT DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|counter_comb_bita20 DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.201 ns" { DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[19] {} DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|counter_comb_bita19~COUT {} DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|counter_comb_bita20 {} DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20] {} } { 0.000ns 0.306ns 0.000ns 0.813ns } { 0.000ns 0.393ns 0.410ns 0.279ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_27 LEDG\[4\] REG_RS:SAiDA\|RS_FF\[4\] 9.524 ns register " "Info: tco from clock \"CLOCK_27\" to destination pin \"LEDG\[4\]\" through register \"REG_RS:SAiDA\|RS_FF\[4\]\" is 9.524 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 6.348 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_27\" to source register is 6.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "LAB4.bdf" "" { Schematic "C:/Users/melo.eduardo/Downloads/LAB4 - 1404/LAB4 - 1404/LAB4.bdf" { { 1128 -784 -616 1144 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.132 ns) + CELL(0.787 ns) 3.898 ns DivisorCLK:D\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[20\]~_Duplicate_1 2 REG LCFF_X32_Y1_N29 2 " "Info: 2: + IC(2.132 ns) + CELL(0.787 ns) = 3.898 ns; Loc. = LCFF_X32_Y1_N29; Fanout = 2; REG Node = 'DivisorCLK:D\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[20\]~_Duplicate_1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.919 ns" { CLOCK_27 DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~_Duplicate_1 } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "C:/Users/melo.eduardo/Downloads/LAB4 - 1404/LAB4 - 1404/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.000 ns) 4.786 ns DivisorCLK:D\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[20\]~clkctrl 3 COMB CLKCTRL_G15 44 " "Info: 3: + IC(0.888 ns) + CELL(0.000 ns) = 4.786 ns; Loc. = CLKCTRL_G15; Fanout = 44; COMB Node = 'DivisorCLK:D\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[20\]~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~_Duplicate_1 DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~clkctrl } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "C:/Users/melo.eduardo/Downloads/LAB4 - 1404/LAB4 - 1404/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.265 ns) + CELL(0.297 ns) 6.348 ns REG_RS:SAiDA\|RS_FF\[4\] 4 REG IOC_X57_Y0_N0 1 " "Info: 4: + IC(1.265 ns) + CELL(0.297 ns) = 6.348 ns; Loc. = IOC_X57_Y0_N0; Fanout = 1; REG Node = 'REG_RS:SAiDA\|RS_FF\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~clkctrl REG_RS:SAiDA|RS_FF[4] } "NODE_NAME" } } { "REG_RS.tdf" "" { Text "C:/Users/melo.eduardo/Downloads/LAB4 - 1404/LAB4 - 1404/REG_RS.tdf" 9 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.063 ns ( 32.50 % ) " "Info: Total cell delay = 2.063 ns ( 32.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.285 ns ( 67.50 % ) " "Info: Total interconnect delay = 4.285 ns ( 67.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.348 ns" { CLOCK_27 DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~_Duplicate_1 DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~clkctrl REG_RS:SAiDA|RS_FF[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.348 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~_Duplicate_1 {} DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~clkctrl {} REG_RS:SAiDA|RS_FF[4] {} } { 0.000ns 0.000ns 2.132ns 0.888ns 1.265ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.297ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.153 ns + " "Info: + Micro clock to output delay of source is 0.153 ns" {  } { { "REG_RS.tdf" "" { Text "C:/Users/melo.eduardo/Downloads/LAB4 - 1404/LAB4 - 1404/REG_RS.tdf" 9 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.023 ns + Longest register pin " "Info: + Longest register to pin delay is 3.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG_RS:SAiDA\|RS_FF\[4\] 1 REG IOC_X57_Y0_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = IOC_X57_Y0_N0; Fanout = 1; REG Node = 'REG_RS:SAiDA\|RS_FF\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_RS:SAiDA|RS_FF[4] } "NODE_NAME" } } { "REG_RS.tdf" "" { Text "C:/Users/melo.eduardo/Downloads/LAB4 - 1404/LAB4 - 1404/REG_RS.tdf" 9 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.023 ns) 3.023 ns LEDG\[4\] 2 PIN PIN_U18 0 " "Info: 2: + IC(0.000 ns) + CELL(3.023 ns) = 3.023 ns; Loc. = PIN_U18; Fanout = 0; PIN Node = 'LEDG\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.023 ns" { REG_RS:SAiDA|RS_FF[4] LEDG[4] } "NODE_NAME" } } { "LAB4.bdf" "" { Schematic "C:/Users/melo.eduardo/Downloads/LAB4 - 1404/LAB4 - 1404/LAB4.bdf" { { 1112 -144 32 1128 "LEDG\[8\]" "" } { 688 480 656 704 "LEDG\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.023 ns ( 100.00 % ) " "Info: Total cell delay = 3.023 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.023 ns" { REG_RS:SAiDA|RS_FF[4] LEDG[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.023 ns" { REG_RS:SAiDA|RS_FF[4] {} LEDG[4] {} } { 0.000ns 0.000ns } { 0.000ns 3.023ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.348 ns" { CLOCK_27 DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~_Duplicate_1 DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~clkctrl REG_RS:SAiDA|RS_FF[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.348 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~_Duplicate_1 {} DivisorCLK:D|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[20]~clkctrl {} REG_RS:SAiDA|RS_FF[4] {} } { 0.000ns 0.000ns 2.132ns 0.888ns 1.265ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.297ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.023 ns" { REG_RS:SAiDA|RS_FF[4] LEDG[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.023 ns" { REG_RS:SAiDA|RS_FF[4] {} LEDG[4] {} } { 0.000ns 0.000ns } { 0.000ns 3.023ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 28 19:33:17 2025 " "Info: Processing ended: Mon Apr 28 19:33:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
