$date
	Sat Nov 18 18:41:22 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dec2to4_tb $end
$var wire 4 ! y [0:3] $end
$var reg 1 " en $end
$var reg 2 # w [1:0] $end
$scope module uut $end
$var wire 1 $ en $end
$var wire 2 % w [1:0] $end
$var reg 4 & y [0:3] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 &
b0 %
1$
b0 #
1"
b1000 !
$end
#20
b100 &
b100 !
b1 #
b1 %
#40
b10 &
b10 !
b10 #
b10 %
#60
b1 &
b1 !
b11 #
b11 %
#80
b0 &
b0 !
b0 #
b0 %
0"
0$
#100
