

================================================================
== Vivado HLS Report for 'mlp_HLS'
================================================================
* Date:           Sun Nov 13 14:23:03 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        mlp_HLS
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.286 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   124740|   124740| 1.247 ms | 1.247 ms |  124740|  124740|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memset_output  |        3|        3|         1|          -|          -|     4|    no    |
        |- Loop 2         |       54|       54|         1|          -|          -|    54|    no    |
        |- Loop 3         |    39760|    39760|       355|          -|          -|   112|    no    |
        | + Loop 3.1      |      351|      351|        13|          -|          -|    27|    no    |
        |- Loop 4         |    81984|    81984|       732|          -|          -|   112|    no    |
        | + Loop 4.1      |      728|      728|        13|          -|          -|    56|    no    |
        |- Loop 5         |     2920|     2920|       730|          -|          -|     4|    no    |
        | + Loop 5.1      |      728|      728|        13|          -|          -|    56|    no    |
        |- Loop 6         |        4|        4|         1|          -|          -|     4|    no    |
        |- Loop 7         |        8|        8|         2|          -|          -|     4|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 52
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 3 4 
4 --> 5 20 
5 --> 6 
6 --> 7 19 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 6 
19 --> 4 
20 --> 21 36 
21 --> 22 
22 --> 23 35 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 22 
35 --> 20 
36 --> 37 50 
37 --> 38 36 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 37 
50 --> 50 51 
51 --> 52 
52 --> 51 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%output_0_0 = alloca i32"   --->   Operation 53 'alloca' 'output_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%output_1_0 = alloca i32"   --->   Operation 54 'alloca' 'output_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%output_2_0 = alloca i32"   --->   Operation 55 'alloca' 'output_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%output_3_0 = alloca i32"   --->   Operation 56 'alloca' 'output_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %S_AXIS_V_data), !map !19"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %S_AXIS_V_last), !map !25"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %M_AXIS_V_data), !map !29"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %M_AXIS_V_last), !map !33"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @mlp_HLS_str) nounwind"   --->   Operation 61 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%training_input = alloca [54 x i32], align 16" [mlp_HLS.cpp:51]   --->   Operation 62 'alloca' 'training_input' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 112> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%hidden1Layer = alloca [112 x float], align 16" [mlp_HLS.cpp:53]   --->   Operation 63 'alloca' 'hidden1Layer' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 112> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%hidden2Layer = alloca [112 x float], align 16" [mlp_HLS.cpp:54]   --->   Operation 64 'alloca' 'hidden2Layer' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 112> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [mlp_HLS.cpp:36]   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %S_AXIS_V_data, i1* %S_AXIS_V_last, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [mlp_HLS.cpp:37]   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %M_AXIS_V_data, i1* %M_AXIS_V_last, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [mlp_HLS.cpp:38]   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.75ns)   --->   "br label %meminst_ifconv"   --->   Operation 68 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.03>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%phi_ln57 = phi i2 [ 0, %0 ], [ %add_ln57, %meminst_ifconv ]" [mlp_HLS.cpp:57]   --->   Operation 69 'phi' 'phi_ln57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%output_0_0_load = load i32* %output_0_0" [mlp_HLS.cpp:57]   --->   Operation 70 'load' 'output_0_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%output_1_0_load = load i32* %output_1_0" [mlp_HLS.cpp:57]   --->   Operation 71 'load' 'output_1_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%output_2_0_load = load i32* %output_2_0" [mlp_HLS.cpp:57]   --->   Operation 72 'load' 'output_2_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%output_3_0_load = load i32* %output_3_0" [mlp_HLS.cpp:57]   --->   Operation 73 'load' 'output_3_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.62ns)   --->   "%add_ln57 = add i2 %phi_ln57, 1" [mlp_HLS.cpp:57]   --->   Operation 74 'add' 'add_ln57' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.51ns)   --->   "%icmp_ln57_1 = icmp eq i2 %phi_ln57, -2" [mlp_HLS.cpp:57]   --->   Operation 75 'icmp' 'icmp_ln57_1' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln57_2)   --->   "%select_ln57 = select i1 %icmp_ln57_1, i32 %output_3_0_load, i32 0" [mlp_HLS.cpp:57]   --->   Operation 76 'select' 'select_ln57' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.51ns)   --->   "%icmp_ln57_2 = icmp eq i2 %phi_ln57, 1" [mlp_HLS.cpp:57]   --->   Operation 77 'icmp' 'icmp_ln57_2' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln57_2)   --->   "%select_ln57_1 = select i1 %icmp_ln57_2, i32 %output_3_0_load, i32 %select_ln57" [mlp_HLS.cpp:57]   --->   Operation 78 'select' 'select_ln57_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.51ns)   --->   "%icmp_ln57_3 = icmp eq i2 %phi_ln57, 0" [mlp_HLS.cpp:57]   --->   Operation 79 'icmp' 'icmp_ln57_3' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln57_2 = select i1 %icmp_ln57_3, i32 %output_3_0_load, i32 %select_ln57_1" [mlp_HLS.cpp:57]   --->   Operation 80 'select' 'select_ln57_2' <Predicate = true> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln57_5)   --->   "%select_ln57_3 = select i1 %icmp_ln57_1, i32 0, i32 %output_2_0_load" [mlp_HLS.cpp:57]   --->   Operation 81 'select' 'select_ln57_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln57_5)   --->   "%select_ln57_4 = select i1 %icmp_ln57_2, i32 %output_2_0_load, i32 %select_ln57_3" [mlp_HLS.cpp:57]   --->   Operation 82 'select' 'select_ln57_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln57_5 = select i1 %icmp_ln57_3, i32 %output_2_0_load, i32 %select_ln57_4" [mlp_HLS.cpp:57]   --->   Operation 83 'select' 'select_ln57_5' <Predicate = true> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln57_7)   --->   "%select_ln57_6 = select i1 %icmp_ln57_2, i32 0, i32 %output_1_0_load" [mlp_HLS.cpp:57]   --->   Operation 84 'select' 'select_ln57_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln57_7 = select i1 %icmp_ln57_3, i32 %output_1_0_load, i32 %select_ln57_6" [mlp_HLS.cpp:57]   --->   Operation 85 'select' 'select_ln57_7' <Predicate = true> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.52ns)   --->   "%select_ln57_8 = select i1 %icmp_ln57_3, i32 0, i32 %output_0_0_load" [mlp_HLS.cpp:57]   --->   Operation 86 'select' 'select_ln57_8' <Predicate = true> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.51ns)   --->   "%icmp_ln57 = icmp eq i2 %phi_ln57, -1" [mlp_HLS.cpp:57]   --->   Operation 87 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopName([14 x i8]* @memset_output_str) nounwind"   --->   Operation 88 'specloopname' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 89 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "store i32 %select_ln57_2, i32* %output_3_0" [mlp_HLS.cpp:57]   --->   Operation 90 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "store i32 %select_ln57_5, i32* %output_2_0" [mlp_HLS.cpp:57]   --->   Operation 91 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "store i32 %select_ln57_7, i32* %output_1_0" [mlp_HLS.cpp:57]   --->   Operation 92 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "store i32 %select_ln57_8, i32* %output_0_0" [mlp_HLS.cpp:57]   --->   Operation 93 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %icmp_ln57, label %.preheader1.preheader, label %meminst_ifconv" [mlp_HLS.cpp:57]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.75ns)   --->   "br label %.preheader1" [mlp_HLS.cpp:60]   --->   Operation 95 'br' <Predicate = (icmp_ln57)> <Delay = 0.75>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ %i, %1 ], [ 0, %.preheader1.preheader ]"   --->   Operation 96 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.87ns)   --->   "%icmp_ln60 = icmp eq i6 %i_0, -10" [mlp_HLS.cpp:60]   --->   Operation 97 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 54, i64 54, i64 54)"   --->   Operation 98 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.88ns)   --->   "%i = add i6 %i_0, 1" [mlp_HLS.cpp:60]   --->   Operation 99 'add' 'i' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %icmp_ln60, label %.preheader6.preheader, label %1" [mlp_HLS.cpp:60]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%empty_7 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %S_AXIS_V_data, i1* %S_AXIS_V_last)" [mlp_HLS.cpp:61]   --->   Operation 101 'read' 'empty_7' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_data_1 = extractvalue { i32, i1 } %empty_7, 0" [mlp_HLS.cpp:61]   --->   Operation 102 'extractvalue' 'tmp_data_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i6 %i_0 to i64" [mlp_HLS.cpp:62]   --->   Operation 103 'zext' 'zext_ln62' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%training_input_addr = getelementptr inbounds [54 x i32]* %training_input, i64 0, i64 %zext_ln62" [mlp_HLS.cpp:62]   --->   Operation 104 'getelementptr' 'training_input_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.35ns)   --->   "store i32 %tmp_data_1, i32* %training_input_addr, align 4" [mlp_HLS.cpp:62]   --->   Operation 105 'store' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 112> <RAM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "br label %.preheader1" [mlp_HLS.cpp:60]   --->   Operation 106 'br' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.75ns)   --->   "br label %.preheader6" [mlp_HLS.cpp:79]   --->   Operation 107 'br' <Predicate = (icmp_ln60)> <Delay = 0.75>

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ %j, %5 ], [ 0, %.preheader6.preheader ]"   --->   Operation 108 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%phi_mul = phi i13 [ %add_ln79, %5 ], [ 0, %.preheader6.preheader ]" [mlp_HLS.cpp:79]   --->   Operation 109 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.97ns)   --->   "%add_ln79 = add i13 %phi_mul, 54" [mlp_HLS.cpp:79]   --->   Operation 110 'add' 'add_ln79' <Predicate = true> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.86ns)   --->   "%icmp_ln79 = icmp eq i7 %j_0, -16" [mlp_HLS.cpp:79]   --->   Operation 111 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 112, i64 112, i64 112)"   --->   Operation 112 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.89ns)   --->   "%j = add i7 %j_0, 1" [mlp_HLS.cpp:79]   --->   Operation 113 'add' 'j' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %icmp_ln79, label %.preheader5.preheader, label %2" [mlp_HLS.cpp:79]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i7 %j_0 to i64" [mlp_HLS.cpp:80]   --->   Operation 115 'zext' 'zext_ln80' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%layer1Bias_addr = getelementptr inbounds [112 x float]* @layer1Bias, i64 0, i64 %zext_ln80" [mlp_HLS.cpp:80]   --->   Operation 116 'getelementptr' 'layer1Bias_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 117 [2/2] (1.35ns)   --->   "%activation = load float* %layer1Bias_addr, align 4" [mlp_HLS.cpp:80]   --->   Operation 117 'load' 'activation' <Predicate = (!icmp_ln79)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 448> <ROM>
ST_4 : Operation 118 [1/1] (0.75ns)   --->   "br label %.preheader5" [mlp_HLS.cpp:96]   --->   Operation 118 'br' <Predicate = (icmp_ln79)> <Delay = 0.75>

State 5 <SV = 4> <Delay = 1.35>
ST_5 : Operation 119 [1/2] (1.35ns)   --->   "%activation = load float* %layer1Bias_addr, align 4" [mlp_HLS.cpp:80]   --->   Operation 119 'load' 'activation' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 448> <ROM>
ST_5 : Operation 120 [1/1] (0.75ns)   --->   "br label %3" [mlp_HLS.cpp:81]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.75>

State 6 <SV = 5> <Delay = 3.34>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%activation_0_0 = phi float [ %activation, %2 ], [ %activation_2_1, %4 ]"   --->   Operation 121 'phi' 'activation_0_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%k_0_0 = phi i6 [ 0, %2 ], [ %add_ln81, %4 ]" [mlp_HLS.cpp:81]   --->   Operation 122 'phi' 'k_0_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 27, i64 27, i64 27)"   --->   Operation 123 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.87ns)   --->   "%icmp_ln81 = icmp eq i6 %k_0_0, -10" [mlp_HLS.cpp:81]   --->   Operation 124 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %icmp_ln81, label %5, label %4" [mlp_HLS.cpp:81]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i6 %k_0_0 to i64" [mlp_HLS.cpp:84]   --->   Operation 126 'zext' 'zext_ln84' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i6 %k_0_0 to i13" [mlp_HLS.cpp:85]   --->   Operation 127 'zext' 'zext_ln85' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.97ns)   --->   "%add_ln85 = add i13 %phi_mul, %zext_ln85" [mlp_HLS.cpp:85]   --->   Operation 128 'add' 'add_ln85' <Predicate = (!icmp_ln81)> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i13 %add_ln85 to i64" [mlp_HLS.cpp:85]   --->   Operation 129 'zext' 'zext_ln85_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%layer1Weight_addr = getelementptr [6048 x float]* @layer1Weight, i64 0, i64 %zext_ln85_1" [mlp_HLS.cpp:85]   --->   Operation 130 'getelementptr' 'layer1Weight_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%training_input_addr_1 = getelementptr inbounds [54 x i32]* %training_input, i64 0, i64 %zext_ln84" [mlp_HLS.cpp:84]   --->   Operation 131 'getelementptr' 'training_input_addr_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 132 [2/2] (1.35ns)   --->   "%training_input_load = load i32* %training_input_addr_1, align 8" [mlp_HLS.cpp:84]   --->   Operation 132 'load' 'training_input_load' <Predicate = (!icmp_ln81)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 112> <RAM>
ST_6 : Operation 133 [2/2] (1.35ns)   --->   "%layer1Weight_load = load float* %layer1Weight_addr, align 8" [mlp_HLS.cpp:85]   --->   Operation 133 'load' 'layer1Weight_load' <Predicate = (!icmp_ln81)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 448> <ROM>
ST_6 : Operation 134 [2/2] (3.34ns)   --->   "%tmp_1 = fcmp olt float %activation_0_0, 0.000000e+00" [mlp_HLS.cpp:88]   --->   Operation 134 'fcmp' 'tmp_1' <Predicate = (icmp_ln81)> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.35>
ST_7 : Operation 135 [1/2] (1.35ns)   --->   "%training_input_load = load i32* %training_input_addr_1, align 8" [mlp_HLS.cpp:84]   --->   Operation 135 'load' 'training_input_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 112> <RAM>
ST_7 : Operation 136 [1/2] (1.35ns)   --->   "%layer1Weight_load = load float* %layer1Weight_addr, align 8" [mlp_HLS.cpp:85]   --->   Operation 136 'load' 'layer1Weight_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 448> <ROM>

State 8 <SV = 7> <Delay = 8.28>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%bitcast_ln85 = bitcast i32 %training_input_load to float" [mlp_HLS.cpp:85]   --->   Operation 137 'bitcast' 'bitcast_ln85' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [3/3] (8.28ns)   --->   "%tmp_2 = fmul float %bitcast_ln85, %layer1Weight_load" [mlp_HLS.cpp:85]   --->   Operation 138 'fmul' 'tmp_2' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.28>
ST_9 : Operation 139 [2/3] (8.28ns)   --->   "%tmp_2 = fmul float %bitcast_ln85, %layer1Weight_load" [mlp_HLS.cpp:85]   --->   Operation 139 'fmul' 'tmp_2' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.28>
ST_10 : Operation 140 [1/3] (8.28ns)   --->   "%tmp_2 = fmul float %bitcast_ln85, %layer1Weight_load" [mlp_HLS.cpp:85]   --->   Operation 140 'fmul' 'tmp_2' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%or_ln81 = or i6 %k_0_0, 1" [mlp_HLS.cpp:81]   --->   Operation 141 'or' 'or_ln81' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln84_1 = zext i6 %or_ln81 to i64" [mlp_HLS.cpp:84]   --->   Operation 142 'zext' 'zext_ln84_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln85_2 = zext i6 %or_ln81 to i13" [mlp_HLS.cpp:85]   --->   Operation 143 'zext' 'zext_ln85_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.97ns)   --->   "%add_ln85_1 = add i13 %phi_mul, %zext_ln85_2" [mlp_HLS.cpp:85]   --->   Operation 144 'add' 'add_ln85_1' <Predicate = true> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln85_3 = zext i13 %add_ln85_1 to i64" [mlp_HLS.cpp:85]   --->   Operation 145 'zext' 'zext_ln85_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%layer1Weight_addr_1 = getelementptr [6048 x float]* @layer1Weight, i64 0, i64 %zext_ln85_3" [mlp_HLS.cpp:85]   --->   Operation 146 'getelementptr' 'layer1Weight_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%training_input_addr_2 = getelementptr inbounds [54 x i32]* %training_input, i64 0, i64 %zext_ln84_1" [mlp_HLS.cpp:84]   --->   Operation 147 'getelementptr' 'training_input_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 148 [2/2] (1.35ns)   --->   "%training_input_load_1 = load i32* %training_input_addr_2, align 4" [mlp_HLS.cpp:84]   --->   Operation 148 'load' 'training_input_load_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 112> <RAM>
ST_10 : Operation 149 [2/2] (1.35ns)   --->   "%layer1Weight_load_1 = load float* %layer1Weight_addr_1, align 4" [mlp_HLS.cpp:85]   --->   Operation 149 'load' 'layer1Weight_load_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 448> <ROM>
ST_10 : Operation 150 [1/1] (0.88ns)   --->   "%add_ln81 = add i6 %k_0_0, 2" [mlp_HLS.cpp:81]   --->   Operation 150 'add' 'add_ln81' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.71>
ST_11 : Operation 151 [4/4] (7.71ns)   --->   "%activation_s = fadd float %activation_0_0, %tmp_2" [mlp_HLS.cpp:85]   --->   Operation 151 'fadd' 'activation_s' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 152 [1/2] (1.35ns)   --->   "%training_input_load_1 = load i32* %training_input_addr_2, align 4" [mlp_HLS.cpp:84]   --->   Operation 152 'load' 'training_input_load_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 112> <RAM>
ST_11 : Operation 153 [1/2] (1.35ns)   --->   "%layer1Weight_load_1 = load float* %layer1Weight_addr_1, align 4" [mlp_HLS.cpp:85]   --->   Operation 153 'load' 'layer1Weight_load_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 448> <ROM>

State 12 <SV = 11> <Delay = 8.28>
ST_12 : Operation 154 [3/4] (7.71ns)   --->   "%activation_s = fadd float %activation_0_0, %tmp_2" [mlp_HLS.cpp:85]   --->   Operation 154 'fadd' 'activation_s' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%bitcast_ln85_1 = bitcast i32 %training_input_load_1 to float" [mlp_HLS.cpp:85]   --->   Operation 155 'bitcast' 'bitcast_ln85_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 156 [3/3] (8.28ns)   --->   "%tmp_2_1 = fmul float %bitcast_ln85_1, %layer1Weight_load_1" [mlp_HLS.cpp:85]   --->   Operation 156 'fmul' 'tmp_2_1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.28>
ST_13 : Operation 157 [2/4] (7.71ns)   --->   "%activation_s = fadd float %activation_0_0, %tmp_2" [mlp_HLS.cpp:85]   --->   Operation 157 'fadd' 'activation_s' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 158 [2/3] (8.28ns)   --->   "%tmp_2_1 = fmul float %bitcast_ln85_1, %layer1Weight_load_1" [mlp_HLS.cpp:85]   --->   Operation 158 'fmul' 'tmp_2_1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.28>
ST_14 : Operation 159 [1/4] (7.71ns)   --->   "%activation_s = fadd float %activation_0_0, %tmp_2" [mlp_HLS.cpp:85]   --->   Operation 159 'fadd' 'activation_s' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 160 [1/3] (8.28ns)   --->   "%tmp_2_1 = fmul float %bitcast_ln85_1, %layer1Weight_load_1" [mlp_HLS.cpp:85]   --->   Operation 160 'fmul' 'tmp_2_1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.71>
ST_15 : Operation 161 [4/4] (7.71ns)   --->   "%activation_2_1 = fadd float %activation_s, %tmp_2_1" [mlp_HLS.cpp:85]   --->   Operation 161 'fadd' 'activation_2_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.71>
ST_16 : Operation 162 [3/4] (7.71ns)   --->   "%activation_2_1 = fadd float %activation_s, %tmp_2_1" [mlp_HLS.cpp:85]   --->   Operation 162 'fadd' 'activation_2_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.71>
ST_17 : Operation 163 [2/4] (7.71ns)   --->   "%activation_2_1 = fadd float %activation_s, %tmp_2_1" [mlp_HLS.cpp:85]   --->   Operation 163 'fadd' 'activation_2_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.71>
ST_18 : Operation 164 [1/4] (7.71ns)   --->   "%activation_2_1 = fadd float %activation_s, %tmp_2_1" [mlp_HLS.cpp:85]   --->   Operation 164 'fadd' 'activation_2_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 165 [1/1] (0.00ns)   --->   "br label %3" [mlp_HLS.cpp:81]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 6> <Delay = 5.22>
ST_19 : Operation 166 [1/1] (0.00ns)   --->   "%bitcast_ln88 = bitcast float %activation_0_0 to i32" [mlp_HLS.cpp:88]   --->   Operation 166 'bitcast' 'bitcast_ln88' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 167 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln88, i32 23, i32 30)" [mlp_HLS.cpp:88]   --->   Operation 167 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i32 %bitcast_ln88 to i23" [mlp_HLS.cpp:88]   --->   Operation 168 'trunc' 'trunc_ln88' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 169 [1/1] (0.85ns)   --->   "%icmp_ln88 = icmp ne i8 %tmp, -1" [mlp_HLS.cpp:88]   --->   Operation 169 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 170 [1/1] (0.97ns)   --->   "%icmp_ln88_1 = icmp eq i23 %trunc_ln88, 0" [mlp_HLS.cpp:88]   --->   Operation 170 'icmp' 'icmp_ln88_1' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln88)   --->   "%or_ln88 = or i1 %icmp_ln88_1, %icmp_ln88" [mlp_HLS.cpp:88]   --->   Operation 171 'or' 'or_ln88' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 172 [1/2] (3.34ns)   --->   "%tmp_1 = fcmp olt float %activation_0_0, 0.000000e+00" [mlp_HLS.cpp:88]   --->   Operation 172 'fcmp' 'tmp_1' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln88)   --->   "%and_ln88 = and i1 %or_ln88, %tmp_1" [mlp_HLS.cpp:88]   --->   Operation 173 'and' 'and_ln88' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 174 [1/1] (0.00ns)   --->   "%hidden1Layer_addr = getelementptr inbounds [112 x float]* %hidden1Layer, i64 0, i64 %zext_ln80" [mlp_HLS.cpp:89]   --->   Operation 174 'getelementptr' 'hidden1Layer_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 175 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln88 = select i1 %and_ln88, float 0.000000e+00, float %activation_0_0" [mlp_HLS.cpp:88]   --->   Operation 175 'select' 'select_ln88' <Predicate = true> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 176 [1/1] (1.35ns)   --->   "store float %select_ln88, float* %hidden1Layer_addr, align 4" [mlp_HLS.cpp:89]   --->   Operation 176 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 112> <RAM>
ST_19 : Operation 177 [1/1] (0.00ns)   --->   "br label %.preheader6" [mlp_HLS.cpp:79]   --->   Operation 177 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 4> <Delay = 1.35>
ST_20 : Operation 178 [1/1] (0.00ns)   --->   "%j1_0 = phi i7 [ %j_2, %9 ], [ 0, %.preheader5.preheader ]"   --->   Operation 178 'phi' 'j1_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 179 [1/1] (0.86ns)   --->   "%icmp_ln96 = icmp eq i7 %j1_0, -16" [mlp_HLS.cpp:96]   --->   Operation 179 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 180 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 112, i64 112, i64 112)"   --->   Operation 180 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 181 [1/1] (0.89ns)   --->   "%j_2 = add i7 %j1_0, 1" [mlp_HLS.cpp:96]   --->   Operation 181 'add' 'j_2' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 182 [1/1] (0.00ns)   --->   "br i1 %icmp_ln96, label %.preheader4.preheader, label %6" [mlp_HLS.cpp:96]   --->   Operation 182 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i7 %j1_0 to i64" [mlp_HLS.cpp:97]   --->   Operation 183 'zext' 'zext_ln97' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_20 : Operation 184 [1/1] (0.00ns)   --->   "%layer2Bias_addr = getelementptr inbounds [112 x float]* @layer2Bias, i64 0, i64 %zext_ln97" [mlp_HLS.cpp:97]   --->   Operation 184 'getelementptr' 'layer2Bias_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_20 : Operation 185 [2/2] (1.35ns)   --->   "%activation_1 = load float* %layer2Bias_addr, align 4" [mlp_HLS.cpp:97]   --->   Operation 185 'load' 'activation_1' <Predicate = (!icmp_ln96)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 448> <ROM>
ST_20 : Operation 186 [1/1] (0.00ns)   --->   "%outputLayer_3 = alloca float"   --->   Operation 186 'alloca' 'outputLayer_3' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_20 : Operation 187 [1/1] (0.00ns)   --->   "%outputLayer_3_1 = alloca float"   --->   Operation 187 'alloca' 'outputLayer_3_1' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_20 : Operation 188 [1/1] (0.00ns)   --->   "%outputLayer_3_2 = alloca float"   --->   Operation 188 'alloca' 'outputLayer_3_2' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_20 : Operation 189 [1/1] (0.00ns)   --->   "%outputLayer_3_3 = alloca float"   --->   Operation 189 'alloca' 'outputLayer_3_3' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_20 : Operation 190 [1/1] (0.75ns)   --->   "br label %.preheader4" [mlp_HLS.cpp:123]   --->   Operation 190 'br' <Predicate = (icmp_ln96)> <Delay = 0.75>

State 21 <SV = 5> <Delay = 1.35>
ST_21 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_3 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %j1_0, i7 0)" [mlp_HLS.cpp:100]   --->   Operation 191 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln100_2 = zext i14 %tmp_3 to i15" [mlp_HLS.cpp:100]   --->   Operation 192 'zext' 'zext_ln100_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_9 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %j1_0, i4 0)" [mlp_HLS.cpp:100]   --->   Operation 193 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln100_3 = zext i11 %tmp_9 to i15" [mlp_HLS.cpp:100]   --->   Operation 194 'zext' 'zext_ln100_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 195 [1/1] (0.98ns)   --->   "%sub_ln100 = sub i15 %zext_ln100_2, %zext_ln100_3" [mlp_HLS.cpp:100]   --->   Operation 195 'sub' 'sub_ln100' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 196 [1/2] (1.35ns)   --->   "%activation_1 = load float* %layer2Bias_addr, align 4" [mlp_HLS.cpp:97]   --->   Operation 196 'load' 'activation_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 448> <ROM>
ST_21 : Operation 197 [1/1] (0.75ns)   --->   "br label %7" [mlp_HLS.cpp:98]   --->   Operation 197 'br' <Predicate = true> <Delay = 0.75>

State 22 <SV = 6> <Delay = 3.34>
ST_22 : Operation 198 [1/1] (0.00ns)   --->   "%activation2_0_0 = phi float [ %activation_1, %6 ], [ %activation_4_1, %8 ]"   --->   Operation 198 'phi' 'activation2_0_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 199 [1/1] (0.00ns)   --->   "%k3_0_0 = phi i7 [ 0, %6 ], [ %add_ln98, %8 ]" [mlp_HLS.cpp:98]   --->   Operation 199 'phi' 'k3_0_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 200 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 56, i64 56, i64 56)"   --->   Operation 200 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 201 [1/1] (0.86ns)   --->   "%icmp_ln98 = icmp eq i7 %k3_0_0, -16" [mlp_HLS.cpp:98]   --->   Operation 201 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 202 [1/1] (0.00ns)   --->   "br i1 %icmp_ln98, label %9, label %8" [mlp_HLS.cpp:98]   --->   Operation 202 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i7 %k3_0_0 to i64" [mlp_HLS.cpp:100]   --->   Operation 203 'zext' 'zext_ln100' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_22 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln100_4 = zext i7 %k3_0_0 to i15" [mlp_HLS.cpp:100]   --->   Operation 204 'zext' 'zext_ln100_4' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_22 : Operation 205 [1/1] (1.00ns)   --->   "%add_ln100 = add i15 %sub_ln100, %zext_ln100_4" [mlp_HLS.cpp:100]   --->   Operation 205 'add' 'add_ln100' <Predicate = (!icmp_ln98)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln100 = sext i15 %add_ln100 to i64" [mlp_HLS.cpp:100]   --->   Operation 206 'sext' 'sext_ln100' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_22 : Operation 207 [1/1] (0.00ns)   --->   "%layer2Weight_addr = getelementptr [12544 x float]* @layer2Weight, i64 0, i64 %sext_ln100" [mlp_HLS.cpp:100]   --->   Operation 207 'getelementptr' 'layer2Weight_addr' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_22 : Operation 208 [1/1] (0.00ns)   --->   "%hidden1Layer_addr_1 = getelementptr inbounds [112 x float]* %hidden1Layer, i64 0, i64 %zext_ln100" [mlp_HLS.cpp:100]   --->   Operation 208 'getelementptr' 'hidden1Layer_addr_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_22 : Operation 209 [2/2] (1.35ns)   --->   "%hidden1Layer_load = load float* %hidden1Layer_addr_1, align 8" [mlp_HLS.cpp:100]   --->   Operation 209 'load' 'hidden1Layer_load' <Predicate = (!icmp_ln98)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 112> <RAM>
ST_22 : Operation 210 [2/2] (1.35ns)   --->   "%layer2Weight_load = load float* %layer2Weight_addr, align 8" [mlp_HLS.cpp:100]   --->   Operation 210 'load' 'layer2Weight_load' <Predicate = (!icmp_ln98)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 448> <ROM>
ST_22 : Operation 211 [2/2] (3.34ns)   --->   "%tmp_6 = fcmp olt float %activation2_0_0, 0.000000e+00" [mlp_HLS.cpp:102]   --->   Operation 211 'fcmp' 'tmp_6' <Predicate = (icmp_ln98)> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 7> <Delay = 1.35>
ST_23 : Operation 212 [1/2] (1.35ns)   --->   "%hidden1Layer_load = load float* %hidden1Layer_addr_1, align 8" [mlp_HLS.cpp:100]   --->   Operation 212 'load' 'hidden1Layer_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 112> <RAM>
ST_23 : Operation 213 [1/2] (1.35ns)   --->   "%layer2Weight_load = load float* %layer2Weight_addr, align 8" [mlp_HLS.cpp:100]   --->   Operation 213 'load' 'layer2Weight_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 448> <ROM>

State 24 <SV = 8> <Delay = 8.28>
ST_24 : Operation 214 [3/3] (8.28ns)   --->   "%tmp_5 = fmul float %hidden1Layer_load, %layer2Weight_load" [mlp_HLS.cpp:100]   --->   Operation 214 'fmul' 'tmp_5' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 9> <Delay = 8.28>
ST_25 : Operation 215 [2/3] (8.28ns)   --->   "%tmp_5 = fmul float %hidden1Layer_load, %layer2Weight_load" [mlp_HLS.cpp:100]   --->   Operation 215 'fmul' 'tmp_5' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 10> <Delay = 8.28>
ST_26 : Operation 216 [1/3] (8.28ns)   --->   "%tmp_5 = fmul float %hidden1Layer_load, %layer2Weight_load" [mlp_HLS.cpp:100]   --->   Operation 216 'fmul' 'tmp_5' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 217 [1/1] (0.00ns)   --->   "%or_ln98 = or i7 %k3_0_0, 1" [mlp_HLS.cpp:98]   --->   Operation 217 'or' 'or_ln98' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln100_1 = zext i7 %or_ln98 to i64" [mlp_HLS.cpp:100]   --->   Operation 218 'zext' 'zext_ln100_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln100_5 = zext i7 %or_ln98 to i15" [mlp_HLS.cpp:100]   --->   Operation 219 'zext' 'zext_ln100_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 220 [1/1] (1.00ns)   --->   "%add_ln100_1 = add i15 %sub_ln100, %zext_ln100_5" [mlp_HLS.cpp:100]   --->   Operation 220 'add' 'add_ln100_1' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln100_1 = sext i15 %add_ln100_1 to i64" [mlp_HLS.cpp:100]   --->   Operation 221 'sext' 'sext_ln100_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 222 [1/1] (0.00ns)   --->   "%layer2Weight_addr_1 = getelementptr [12544 x float]* @layer2Weight, i64 0, i64 %sext_ln100_1" [mlp_HLS.cpp:100]   --->   Operation 222 'getelementptr' 'layer2Weight_addr_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 223 [1/1] (0.00ns)   --->   "%hidden1Layer_addr_2 = getelementptr inbounds [112 x float]* %hidden1Layer, i64 0, i64 %zext_ln100_1" [mlp_HLS.cpp:100]   --->   Operation 223 'getelementptr' 'hidden1Layer_addr_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 224 [2/2] (1.35ns)   --->   "%hidden1Layer_load_1 = load float* %hidden1Layer_addr_2, align 4" [mlp_HLS.cpp:100]   --->   Operation 224 'load' 'hidden1Layer_load_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 112> <RAM>
ST_26 : Operation 225 [2/2] (1.35ns)   --->   "%layer2Weight_load_1 = load float* %layer2Weight_addr_1, align 4" [mlp_HLS.cpp:100]   --->   Operation 225 'load' 'layer2Weight_load_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 448> <ROM>
ST_26 : Operation 226 [1/1] (0.89ns)   --->   "%add_ln98 = add i7 %k3_0_0, 2" [mlp_HLS.cpp:98]   --->   Operation 226 'add' 'add_ln98' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 11> <Delay = 7.71>
ST_27 : Operation 227 [4/4] (7.71ns)   --->   "%activation_4 = fadd float %activation2_0_0, %tmp_5" [mlp_HLS.cpp:100]   --->   Operation 227 'fadd' 'activation_4' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 228 [1/2] (1.35ns)   --->   "%hidden1Layer_load_1 = load float* %hidden1Layer_addr_2, align 4" [mlp_HLS.cpp:100]   --->   Operation 228 'load' 'hidden1Layer_load_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 112> <RAM>
ST_27 : Operation 229 [1/2] (1.35ns)   --->   "%layer2Weight_load_1 = load float* %layer2Weight_addr_1, align 4" [mlp_HLS.cpp:100]   --->   Operation 229 'load' 'layer2Weight_load_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 448> <ROM>

State 28 <SV = 12> <Delay = 8.28>
ST_28 : Operation 230 [3/4] (7.71ns)   --->   "%activation_4 = fadd float %activation2_0_0, %tmp_5" [mlp_HLS.cpp:100]   --->   Operation 230 'fadd' 'activation_4' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 231 [3/3] (8.28ns)   --->   "%tmp_5_1 = fmul float %hidden1Layer_load_1, %layer2Weight_load_1" [mlp_HLS.cpp:100]   --->   Operation 231 'fmul' 'tmp_5_1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 13> <Delay = 8.28>
ST_29 : Operation 232 [2/4] (7.71ns)   --->   "%activation_4 = fadd float %activation2_0_0, %tmp_5" [mlp_HLS.cpp:100]   --->   Operation 232 'fadd' 'activation_4' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 233 [2/3] (8.28ns)   --->   "%tmp_5_1 = fmul float %hidden1Layer_load_1, %layer2Weight_load_1" [mlp_HLS.cpp:100]   --->   Operation 233 'fmul' 'tmp_5_1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 14> <Delay = 8.28>
ST_30 : Operation 234 [1/4] (7.71ns)   --->   "%activation_4 = fadd float %activation2_0_0, %tmp_5" [mlp_HLS.cpp:100]   --->   Operation 234 'fadd' 'activation_4' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 235 [1/3] (8.28ns)   --->   "%tmp_5_1 = fmul float %hidden1Layer_load_1, %layer2Weight_load_1" [mlp_HLS.cpp:100]   --->   Operation 235 'fmul' 'tmp_5_1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 15> <Delay = 7.71>
ST_31 : Operation 236 [4/4] (7.71ns)   --->   "%activation_4_1 = fadd float %activation_4, %tmp_5_1" [mlp_HLS.cpp:100]   --->   Operation 236 'fadd' 'activation_4_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 16> <Delay = 7.71>
ST_32 : Operation 237 [3/4] (7.71ns)   --->   "%activation_4_1 = fadd float %activation_4, %tmp_5_1" [mlp_HLS.cpp:100]   --->   Operation 237 'fadd' 'activation_4_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 17> <Delay = 7.71>
ST_33 : Operation 238 [2/4] (7.71ns)   --->   "%activation_4_1 = fadd float %activation_4, %tmp_5_1" [mlp_HLS.cpp:100]   --->   Operation 238 'fadd' 'activation_4_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 18> <Delay = 7.71>
ST_34 : Operation 239 [1/4] (7.71ns)   --->   "%activation_4_1 = fadd float %activation_4, %tmp_5_1" [mlp_HLS.cpp:100]   --->   Operation 239 'fadd' 'activation_4_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 240 [1/1] (0.00ns)   --->   "br label %7" [mlp_HLS.cpp:98]   --->   Operation 240 'br' <Predicate = true> <Delay = 0.00>

State 35 <SV = 7> <Delay = 5.22>
ST_35 : Operation 241 [1/1] (0.00ns)   --->   "%bitcast_ln102 = bitcast float %activation2_0_0 to i32" [mlp_HLS.cpp:102]   --->   Operation 241 'bitcast' 'bitcast_ln102' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln102, i32 23, i32 30)" [mlp_HLS.cpp:102]   --->   Operation 242 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i32 %bitcast_ln102 to i23" [mlp_HLS.cpp:102]   --->   Operation 243 'trunc' 'trunc_ln102' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 244 [1/1] (0.85ns)   --->   "%icmp_ln102 = icmp ne i8 %tmp_4, -1" [mlp_HLS.cpp:102]   --->   Operation 244 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 245 [1/1] (0.97ns)   --->   "%icmp_ln102_1 = icmp eq i23 %trunc_ln102, 0" [mlp_HLS.cpp:102]   --->   Operation 245 'icmp' 'icmp_ln102_1' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node select_ln102)   --->   "%or_ln102 = or i1 %icmp_ln102_1, %icmp_ln102" [mlp_HLS.cpp:102]   --->   Operation 246 'or' 'or_ln102' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 247 [1/2] (3.34ns)   --->   "%tmp_6 = fcmp olt float %activation2_0_0, 0.000000e+00" [mlp_HLS.cpp:102]   --->   Operation 247 'fcmp' 'tmp_6' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node select_ln102)   --->   "%and_ln102 = and i1 %or_ln102, %tmp_6" [mlp_HLS.cpp:102]   --->   Operation 248 'and' 'and_ln102' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 249 [1/1] (0.00ns)   --->   "%hidden2Layer_addr = getelementptr inbounds [112 x float]* %hidden2Layer, i64 0, i64 %zext_ln97" [mlp_HLS.cpp:103]   --->   Operation 249 'getelementptr' 'hidden2Layer_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 250 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln102 = select i1 %and_ln102, float 0.000000e+00, float %activation2_0_0" [mlp_HLS.cpp:102]   --->   Operation 250 'select' 'select_ln102' <Predicate = true> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 251 [1/1] (1.35ns)   --->   "store float %select_ln102, float* %hidden2Layer_addr, align 4" [mlp_HLS.cpp:103]   --->   Operation 251 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 112> <RAM>
ST_35 : Operation 252 [1/1] (0.00ns)   --->   "br label %.preheader5" [mlp_HLS.cpp:96]   --->   Operation 252 'br' <Predicate = true> <Delay = 0.00>

State 36 <SV = 5> <Delay = 0.93>
ST_36 : Operation 253 [1/1] (0.00ns)   --->   "%j4_0 = phi i3 [ 0, %.preheader4.preheader ], [ %j_1, %.preheader4.backedge ]"   --->   Operation 253 'phi' 'j4_0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 254 [1/1] (0.69ns)   --->   "%icmp_ln123 = icmp eq i3 %j4_0, -4" [mlp_HLS.cpp:123]   --->   Operation 254 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 255 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 255 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 256 [1/1] (0.74ns)   --->   "%j_1 = add i3 %j4_0, 1" [mlp_HLS.cpp:123]   --->   Operation 256 'add' 'j_1' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 257 [1/1] (0.00ns)   --->   "br i1 %icmp_ln123, label %.preheader3.preheader, label %10" [mlp_HLS.cpp:123]   --->   Operation 257 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %j4_0, i7 0)" [mlp_HLS.cpp:127]   --->   Operation 258 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_36 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_10 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %j4_0, i4 0)" [mlp_HLS.cpp:127]   --->   Operation 259 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_36 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln127_2 = zext i7 %tmp_10 to i10" [mlp_HLS.cpp:127]   --->   Operation 260 'zext' 'zext_ln127_2' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_36 : Operation 261 [1/1] (0.93ns)   --->   "%sub_ln127 = sub i10 %tmp_s, %zext_ln127_2" [mlp_HLS.cpp:127]   --->   Operation 261 'sub' 'sub_ln127' <Predicate = (!icmp_ln123)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i3 %j4_0 to i2" [mlp_HLS.cpp:124]   --->   Operation 262 'trunc' 'trunc_ln124' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_36 : Operation 263 [1/1] (0.65ns)   --->   "%activation_2 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 0x3F9A2E1180000000, float 0x3F45F20860000000, float 0xBF84338DC0000000, float 0xBF943A7380000000, i2 %trunc_ln124)" [mlp_HLS.cpp:124]   --->   Operation 263 'mux' 'activation_2' <Predicate = (!icmp_ln123)> <Delay = 0.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 264 [1/1] (0.75ns)   --->   "br label %11" [mlp_HLS.cpp:125]   --->   Operation 264 'br' <Predicate = (!icmp_ln123)> <Delay = 0.75>
ST_36 : Operation 265 [1/1] (0.00ns)   --->   "%output_3 = alloca i32"   --->   Operation 265 'alloca' 'output_3' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_36 : Operation 266 [1/1] (0.00ns)   --->   "%output_3_1 = alloca i32"   --->   Operation 266 'alloca' 'output_3_1' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_36 : Operation 267 [1/1] (0.00ns)   --->   "%output_3_3 = alloca i32"   --->   Operation 267 'alloca' 'output_3_3' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_36 : Operation 268 [1/1] (0.00ns)   --->   "%output_3_2 = alloca i32"   --->   Operation 268 'alloca' 'output_3_2' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_36 : Operation 269 [1/1] (0.75ns)   --->   "store i32 %select_ln57_2, i32* %output_3_2" [mlp_HLS.cpp:132]   --->   Operation 269 'store' <Predicate = (icmp_ln123)> <Delay = 0.75>
ST_36 : Operation 270 [1/1] (0.75ns)   --->   "store i32 %select_ln57_5, i32* %output_3_3" [mlp_HLS.cpp:132]   --->   Operation 270 'store' <Predicate = (icmp_ln123)> <Delay = 0.75>
ST_36 : Operation 271 [1/1] (0.75ns)   --->   "store i32 %select_ln57_7, i32* %output_3_1" [mlp_HLS.cpp:132]   --->   Operation 271 'store' <Predicate = (icmp_ln123)> <Delay = 0.75>
ST_36 : Operation 272 [1/1] (0.75ns)   --->   "store i32 %select_ln57_8, i32* %output_3" [mlp_HLS.cpp:132]   --->   Operation 272 'store' <Predicate = (icmp_ln123)> <Delay = 0.75>
ST_36 : Operation 273 [1/1] (0.75ns)   --->   "br label %.preheader3" [mlp_HLS.cpp:132]   --->   Operation 273 'br' <Predicate = (icmp_ln123)> <Delay = 0.75>

State 37 <SV = 6> <Delay = 2.28>
ST_37 : Operation 274 [1/1] (0.00ns)   --->   "%outputLayer_0 = phi float [ %activation_2, %10 ], [ %activation_5_1, %12 ]"   --->   Operation 274 'phi' 'outputLayer_0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 275 [1/1] (0.00ns)   --->   "%k6_0_0 = phi i7 [ 0, %10 ], [ %add_ln125, %12 ]" [mlp_HLS.cpp:125]   --->   Operation 275 'phi' 'k6_0_0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 276 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 56, i64 56, i64 56)"   --->   Operation 276 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 277 [1/1] (0.86ns)   --->   "%icmp_ln125 = icmp eq i7 %k6_0_0, -16" [mlp_HLS.cpp:125]   --->   Operation 277 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 278 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125, label %13, label %12" [mlp_HLS.cpp:125]   --->   Operation 278 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i7 %k6_0_0 to i64" [mlp_HLS.cpp:127]   --->   Operation 279 'zext' 'zext_ln127' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_37 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln127_3 = zext i7 %k6_0_0 to i10" [mlp_HLS.cpp:127]   --->   Operation 280 'zext' 'zext_ln127_3' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_37 : Operation 281 [1/1] (0.93ns)   --->   "%add_ln127 = add i10 %sub_ln127, %zext_ln127_3" [mlp_HLS.cpp:127]   --->   Operation 281 'add' 'add_ln127' <Predicate = (!icmp_ln125)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln127 = sext i10 %add_ln127 to i64" [mlp_HLS.cpp:127]   --->   Operation 282 'sext' 'sext_ln127' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_37 : Operation 283 [1/1] (0.00ns)   --->   "%outputWeight_addr = getelementptr [448 x float]* @outputWeight, i64 0, i64 %sext_ln127" [mlp_HLS.cpp:127]   --->   Operation 283 'getelementptr' 'outputWeight_addr' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_37 : Operation 284 [1/1] (0.00ns)   --->   "%hidden2Layer_addr_1 = getelementptr inbounds [112 x float]* %hidden2Layer, i64 0, i64 %zext_ln127" [mlp_HLS.cpp:127]   --->   Operation 284 'getelementptr' 'hidden2Layer_addr_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_37 : Operation 285 [2/2] (1.35ns)   --->   "%hidden2Layer_load = load float* %hidden2Layer_addr_1, align 8" [mlp_HLS.cpp:127]   --->   Operation 285 'load' 'hidden2Layer_load' <Predicate = (!icmp_ln125)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 112> <RAM>
ST_37 : Operation 286 [2/2] (1.35ns)   --->   "%outputWeight_load = load float* %outputWeight_addr, align 8" [mlp_HLS.cpp:127]   --->   Operation 286 'load' 'outputWeight_load' <Predicate = (!icmp_ln125)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 448> <ROM>
ST_37 : Operation 287 [1/1] (0.88ns)   --->   "switch i2 %trunc_ln124, label %branch3 [
    i2 0, label %..preheader4.backedge_crit_edge
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [mlp_HLS.cpp:129]   --->   Operation 287 'switch' <Predicate = (icmp_ln125)> <Delay = 0.88>
ST_37 : Operation 288 [1/1] (0.00ns)   --->   "store float %outputLayer_0, float* %outputLayer_3_2" [mlp_HLS.cpp:129]   --->   Operation 288 'store' <Predicate = (icmp_ln125 & trunc_ln124 == 2)> <Delay = 0.00>
ST_37 : Operation 289 [1/1] (0.00ns)   --->   "br label %.preheader4.backedge" [mlp_HLS.cpp:129]   --->   Operation 289 'br' <Predicate = (icmp_ln125 & trunc_ln124 == 2)> <Delay = 0.00>
ST_37 : Operation 290 [1/1] (0.00ns)   --->   "store float %outputLayer_0, float* %outputLayer_3_1" [mlp_HLS.cpp:129]   --->   Operation 290 'store' <Predicate = (icmp_ln125 & trunc_ln124 == 1)> <Delay = 0.00>
ST_37 : Operation 291 [1/1] (0.00ns)   --->   "br label %.preheader4.backedge" [mlp_HLS.cpp:129]   --->   Operation 291 'br' <Predicate = (icmp_ln125 & trunc_ln124 == 1)> <Delay = 0.00>
ST_37 : Operation 292 [1/1] (0.00ns)   --->   "store float %outputLayer_0, float* %outputLayer_3" [mlp_HLS.cpp:129]   --->   Operation 292 'store' <Predicate = (icmp_ln125 & trunc_ln124 == 0)> <Delay = 0.00>
ST_37 : Operation 293 [1/1] (0.00ns)   --->   "br label %.preheader4.backedge" [mlp_HLS.cpp:129]   --->   Operation 293 'br' <Predicate = (icmp_ln125 & trunc_ln124 == 0)> <Delay = 0.00>
ST_37 : Operation 294 [1/1] (0.00ns)   --->   "store float %outputLayer_0, float* %outputLayer_3_3" [mlp_HLS.cpp:129]   --->   Operation 294 'store' <Predicate = (icmp_ln125 & trunc_ln124 == 3)> <Delay = 0.00>
ST_37 : Operation 295 [1/1] (0.00ns)   --->   "br label %.preheader4.backedge" [mlp_HLS.cpp:129]   --->   Operation 295 'br' <Predicate = (icmp_ln125 & trunc_ln124 == 3)> <Delay = 0.00>
ST_37 : Operation 296 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 296 'br' <Predicate = (icmp_ln125)> <Delay = 0.00>

State 38 <SV = 7> <Delay = 1.35>
ST_38 : Operation 297 [1/2] (1.35ns)   --->   "%hidden2Layer_load = load float* %hidden2Layer_addr_1, align 8" [mlp_HLS.cpp:127]   --->   Operation 297 'load' 'hidden2Layer_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 112> <RAM>
ST_38 : Operation 298 [1/2] (1.35ns)   --->   "%outputWeight_load = load float* %outputWeight_addr, align 8" [mlp_HLS.cpp:127]   --->   Operation 298 'load' 'outputWeight_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 448> <ROM>

State 39 <SV = 8> <Delay = 8.28>
ST_39 : Operation 299 [3/3] (8.28ns)   --->   "%tmp_7 = fmul float %hidden2Layer_load, %outputWeight_load" [mlp_HLS.cpp:127]   --->   Operation 299 'fmul' 'tmp_7' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 9> <Delay = 8.28>
ST_40 : Operation 300 [2/3] (8.28ns)   --->   "%tmp_7 = fmul float %hidden2Layer_load, %outputWeight_load" [mlp_HLS.cpp:127]   --->   Operation 300 'fmul' 'tmp_7' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 10> <Delay = 8.28>
ST_41 : Operation 301 [1/3] (8.28ns)   --->   "%tmp_7 = fmul float %hidden2Layer_load, %outputWeight_load" [mlp_HLS.cpp:127]   --->   Operation 301 'fmul' 'tmp_7' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 302 [1/1] (0.00ns)   --->   "%or_ln125 = or i7 %k6_0_0, 1" [mlp_HLS.cpp:125]   --->   Operation 302 'or' 'or_ln125' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln127_1 = zext i7 %or_ln125 to i64" [mlp_HLS.cpp:127]   --->   Operation 303 'zext' 'zext_ln127_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln127_4 = zext i7 %or_ln125 to i10" [mlp_HLS.cpp:127]   --->   Operation 304 'zext' 'zext_ln127_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 305 [1/1] (0.93ns)   --->   "%add_ln127_1 = add i10 %sub_ln127, %zext_ln127_4" [mlp_HLS.cpp:127]   --->   Operation 305 'add' 'add_ln127_1' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln127_1 = sext i10 %add_ln127_1 to i64" [mlp_HLS.cpp:127]   --->   Operation 306 'sext' 'sext_ln127_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 307 [1/1] (0.00ns)   --->   "%outputWeight_addr_1 = getelementptr [448 x float]* @outputWeight, i64 0, i64 %sext_ln127_1" [mlp_HLS.cpp:127]   --->   Operation 307 'getelementptr' 'outputWeight_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 308 [1/1] (0.00ns)   --->   "%hidden2Layer_addr_2 = getelementptr inbounds [112 x float]* %hidden2Layer, i64 0, i64 %zext_ln127_1" [mlp_HLS.cpp:127]   --->   Operation 308 'getelementptr' 'hidden2Layer_addr_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 309 [2/2] (1.35ns)   --->   "%hidden2Layer_load_1 = load float* %hidden2Layer_addr_2, align 4" [mlp_HLS.cpp:127]   --->   Operation 309 'load' 'hidden2Layer_load_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 112> <RAM>
ST_41 : Operation 310 [2/2] (1.35ns)   --->   "%outputWeight_load_1 = load float* %outputWeight_addr_1, align 4" [mlp_HLS.cpp:127]   --->   Operation 310 'load' 'outputWeight_load_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 448> <ROM>
ST_41 : Operation 311 [1/1] (0.89ns)   --->   "%add_ln125 = add i7 %k6_0_0, 2" [mlp_HLS.cpp:125]   --->   Operation 311 'add' 'add_ln125' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 11> <Delay = 7.71>
ST_42 : Operation 312 [4/4] (7.71ns)   --->   "%activation_5 = fadd float %outputLayer_0, %tmp_7" [mlp_HLS.cpp:127]   --->   Operation 312 'fadd' 'activation_5' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 313 [1/2] (1.35ns)   --->   "%hidden2Layer_load_1 = load float* %hidden2Layer_addr_2, align 4" [mlp_HLS.cpp:127]   --->   Operation 313 'load' 'hidden2Layer_load_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 112> <RAM>
ST_42 : Operation 314 [1/2] (1.35ns)   --->   "%outputWeight_load_1 = load float* %outputWeight_addr_1, align 4" [mlp_HLS.cpp:127]   --->   Operation 314 'load' 'outputWeight_load_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 448> <ROM>

State 43 <SV = 12> <Delay = 8.28>
ST_43 : Operation 315 [3/4] (7.71ns)   --->   "%activation_5 = fadd float %outputLayer_0, %tmp_7" [mlp_HLS.cpp:127]   --->   Operation 315 'fadd' 'activation_5' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 316 [3/3] (8.28ns)   --->   "%tmp_7_1 = fmul float %hidden2Layer_load_1, %outputWeight_load_1" [mlp_HLS.cpp:127]   --->   Operation 316 'fmul' 'tmp_7_1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 13> <Delay = 8.28>
ST_44 : Operation 317 [2/4] (7.71ns)   --->   "%activation_5 = fadd float %outputLayer_0, %tmp_7" [mlp_HLS.cpp:127]   --->   Operation 317 'fadd' 'activation_5' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 318 [2/3] (8.28ns)   --->   "%tmp_7_1 = fmul float %hidden2Layer_load_1, %outputWeight_load_1" [mlp_HLS.cpp:127]   --->   Operation 318 'fmul' 'tmp_7_1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 14> <Delay = 8.28>
ST_45 : Operation 319 [1/4] (7.71ns)   --->   "%activation_5 = fadd float %outputLayer_0, %tmp_7" [mlp_HLS.cpp:127]   --->   Operation 319 'fadd' 'activation_5' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 320 [1/3] (8.28ns)   --->   "%tmp_7_1 = fmul float %hidden2Layer_load_1, %outputWeight_load_1" [mlp_HLS.cpp:127]   --->   Operation 320 'fmul' 'tmp_7_1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 15> <Delay = 7.71>
ST_46 : Operation 321 [4/4] (7.71ns)   --->   "%activation_5_1 = fadd float %activation_5, %tmp_7_1" [mlp_HLS.cpp:127]   --->   Operation 321 'fadd' 'activation_5_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 16> <Delay = 7.71>
ST_47 : Operation 322 [3/4] (7.71ns)   --->   "%activation_5_1 = fadd float %activation_5, %tmp_7_1" [mlp_HLS.cpp:127]   --->   Operation 322 'fadd' 'activation_5_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 17> <Delay = 7.71>
ST_48 : Operation 323 [2/4] (7.71ns)   --->   "%activation_5_1 = fadd float %activation_5, %tmp_7_1" [mlp_HLS.cpp:127]   --->   Operation 323 'fadd' 'activation_5_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 18> <Delay = 7.71>
ST_49 : Operation 324 [1/4] (7.71ns)   --->   "%activation_5_1 = fadd float %activation_5, %tmp_7_1" [mlp_HLS.cpp:127]   --->   Operation 324 'fadd' 'activation_5_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 325 [1/1] (0.00ns)   --->   "br label %11" [mlp_HLS.cpp:125]   --->   Operation 325 'br' <Predicate = true> <Delay = 0.00>

State 50 <SV = 6> <Delay = 1.41>
ST_50 : Operation 326 [1/1] (0.00ns)   --->   "%i7_0 = phi i3 [ 0, %.preheader3.preheader ], [ %i_2, %.preheader3.backedge ]"   --->   Operation 326 'phi' 'i7_0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 327 [1/1] (0.69ns)   --->   "%icmp_ln132 = icmp eq i3 %i7_0, -4" [mlp_HLS.cpp:132]   --->   Operation 327 'icmp' 'icmp_ln132' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 328 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 328 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 329 [1/1] (0.74ns)   --->   "%i_2 = add i3 %i7_0, 1" [mlp_HLS.cpp:132]   --->   Operation 329 'add' 'i_2' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 330 [1/1] (0.00ns)   --->   "br i1 %icmp_ln132, label %.preheader.preheader, label %14" [mlp_HLS.cpp:132]   --->   Operation 330 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 331 [1/1] (0.00ns)   --->   "%outputLayer_3_load = load float* %outputLayer_3" [mlp_HLS.cpp:134]   --->   Operation 331 'load' 'outputLayer_3_load' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_50 : Operation 332 [1/1] (0.00ns)   --->   "%outputLayer_3_1_loa = load float* %outputLayer_3_1" [mlp_HLS.cpp:134]   --->   Operation 332 'load' 'outputLayer_3_1_loa' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_50 : Operation 333 [1/1] (0.00ns)   --->   "%outputLayer_3_2_loa = load float* %outputLayer_3_2" [mlp_HLS.cpp:134]   --->   Operation 333 'load' 'outputLayer_3_2_loa' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_50 : Operation 334 [1/1] (0.00ns)   --->   "%outputLayer_3_3_loa = load float* %outputLayer_3_3" [mlp_HLS.cpp:134]   --->   Operation 334 'load' 'outputLayer_3_3_loa' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_50 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i3 %i7_0 to i2" [mlp_HLS.cpp:134]   --->   Operation 335 'trunc' 'trunc_ln134' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_50 : Operation 336 [1/1] (0.65ns)   --->   "%tmp_8 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %outputLayer_3_load, float %outputLayer_3_1_loa, float %outputLayer_3_2_loa, float %outputLayer_3_3_loa, i2 %trunc_ln134)" [mlp_HLS.cpp:134]   --->   Operation 336 'mux' 'tmp_8' <Predicate = (!icmp_ln132)> <Delay = 0.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 337 [1/1] (0.00ns)   --->   "%output_0 = bitcast float %tmp_8 to i32" [mlp_HLS.cpp:134]   --->   Operation 337 'bitcast' 'output_0' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_50 : Operation 338 [1/1] (0.88ns)   --->   "switch i2 %trunc_ln134, label %branch7 [
    i2 0, label %..preheader3.backedge_crit_edge
    i2 1, label %branch5
    i2 -2, label %branch6
  ]" [mlp_HLS.cpp:135]   --->   Operation 338 'switch' <Predicate = (!icmp_ln132)> <Delay = 0.88>
ST_50 : Operation 339 [1/1] (0.75ns)   --->   "store i32 %output_0, i32* %output_3_3" [mlp_HLS.cpp:135]   --->   Operation 339 'store' <Predicate = (!icmp_ln132 & trunc_ln134 == 2)> <Delay = 0.75>
ST_50 : Operation 340 [1/1] (0.00ns)   --->   "br label %.preheader3.backedge" [mlp_HLS.cpp:135]   --->   Operation 340 'br' <Predicate = (!icmp_ln132 & trunc_ln134 == 2)> <Delay = 0.00>
ST_50 : Operation 341 [1/1] (0.75ns)   --->   "store i32 %output_0, i32* %output_3_1" [mlp_HLS.cpp:135]   --->   Operation 341 'store' <Predicate = (!icmp_ln132 & trunc_ln134 == 1)> <Delay = 0.75>
ST_50 : Operation 342 [1/1] (0.00ns)   --->   "br label %.preheader3.backedge" [mlp_HLS.cpp:135]   --->   Operation 342 'br' <Predicate = (!icmp_ln132 & trunc_ln134 == 1)> <Delay = 0.00>
ST_50 : Operation 343 [1/1] (0.75ns)   --->   "store i32 %output_0, i32* %output_3" [mlp_HLS.cpp:135]   --->   Operation 343 'store' <Predicate = (!icmp_ln132 & trunc_ln134 == 0)> <Delay = 0.75>
ST_50 : Operation 344 [1/1] (0.00ns)   --->   "br label %.preheader3.backedge" [mlp_HLS.cpp:135]   --->   Operation 344 'br' <Predicate = (!icmp_ln132 & trunc_ln134 == 0)> <Delay = 0.00>
ST_50 : Operation 345 [1/1] (0.75ns)   --->   "store i32 %output_0, i32* %output_3_2" [mlp_HLS.cpp:135]   --->   Operation 345 'store' <Predicate = (!icmp_ln132 & trunc_ln134 == 3)> <Delay = 0.75>
ST_50 : Operation 346 [1/1] (0.00ns)   --->   "br label %.preheader3.backedge" [mlp_HLS.cpp:135]   --->   Operation 346 'br' <Predicate = (!icmp_ln132 & trunc_ln134 == 3)> <Delay = 0.00>
ST_50 : Operation 347 [1/1] (0.00ns)   --->   "br label %.preheader3"   --->   Operation 347 'br' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_50 : Operation 348 [1/1] (0.75ns)   --->   "br label %.preheader" [mlp_HLS.cpp:138]   --->   Operation 348 'br' <Predicate = (icmp_ln132)> <Delay = 0.75>

State 51 <SV = 7> <Delay = 0.74>
ST_51 : Operation 349 [1/1] (0.00ns)   --->   "%i8_0 = phi i3 [ %i_3, %15 ], [ 0, %.preheader.preheader ]"   --->   Operation 349 'phi' 'i8_0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 350 [1/1] (0.69ns)   --->   "%icmp_ln138 = icmp eq i3 %i8_0, -4" [mlp_HLS.cpp:138]   --->   Operation 350 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 351 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 351 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 352 [1/1] (0.74ns)   --->   "%i_3 = add i3 %i8_0, 1" [mlp_HLS.cpp:138]   --->   Operation 352 'add' 'i_3' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 353 [1/1] (0.00ns)   --->   "br i1 %icmp_ln138, label %16, label %15" [mlp_HLS.cpp:138]   --->   Operation 353 'br' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 354 [1/1] (0.00ns)   --->   "%output_3_load = load i32* %output_3" [mlp_HLS.cpp:140]   --->   Operation 354 'load' 'output_3_load' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_51 : Operation 355 [1/1] (0.00ns)   --->   "%output_3_1_load = load i32* %output_3_1" [mlp_HLS.cpp:140]   --->   Operation 355 'load' 'output_3_1_load' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_51 : Operation 356 [1/1] (0.00ns)   --->   "%output_3_3_load = load i32* %output_3_3" [mlp_HLS.cpp:140]   --->   Operation 356 'load' 'output_3_3_load' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_51 : Operation 357 [1/1] (0.00ns)   --->   "%output_3_2_load = load i32* %output_3_2" [mlp_HLS.cpp:140]   --->   Operation 357 'load' 'output_3_2_load' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_51 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i3 %i8_0 to i2" [mlp_HLS.cpp:140]   --->   Operation 358 'trunc' 'trunc_ln140' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_51 : Operation 359 [1/1] (0.65ns)   --->   "%write_output_data = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %output_3_load, i32 %output_3_1_load, i32 %output_3_3_load, i32 %output_3_2_load, i2 %trunc_ln140)" [mlp_HLS.cpp:140]   --->   Operation 359 'mux' 'write_output_data' <Predicate = (!icmp_ln138)> <Delay = 0.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 360 [1/1] (0.69ns)   --->   "%tmp_last = icmp eq i3 %i8_0, 3" [mlp_HLS.cpp:143]   --->   Operation 360 'icmp' 'tmp_last' <Predicate = (!icmp_ln138)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 361 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %M_AXIS_V_data, i1* %M_AXIS_V_last, i32 %write_output_data, i1 %tmp_last)" [mlp_HLS.cpp:148]   --->   Operation 361 'write' <Predicate = (!icmp_ln138)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_51 : Operation 362 [1/1] (0.00ns)   --->   "ret void" [mlp_HLS.cpp:152]   --->   Operation 362 'ret' <Predicate = (icmp_ln138)> <Delay = 0.00>

State 52 <SV = 8> <Delay = 0.00>
ST_52 : Operation 363 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %M_AXIS_V_data, i1* %M_AXIS_V_last, i32 %write_output_data, i1 %tmp_last)" [mlp_HLS.cpp:148]   --->   Operation 363 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_52 : Operation 364 [1/1] (0.00ns)   --->   "br label %.preheader" [mlp_HLS.cpp:138]   --->   Operation 364 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln57', mlp_HLS.cpp:57) with incoming values : ('add_ln57', mlp_HLS.cpp:57) [32]  (0.755 ns)

 <State 2>: 1.04ns
The critical path consists of the following:
	'phi' operation ('phi_ln57', mlp_HLS.cpp:57) with incoming values : ('add_ln57', mlp_HLS.cpp:57) [32]  (0 ns)
	'icmp' operation ('icmp_ln57_3', mlp_HLS.cpp:57) [42]  (0.512 ns)
	'select' operation ('select_ln57_2', mlp_HLS.cpp:57) [43]  (0.525 ns)

 <State 3>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', mlp_HLS.cpp:60) [61]  (0 ns)
	'getelementptr' operation ('training_input_addr', mlp_HLS.cpp:62) [70]  (0 ns)
	'store' operation ('store_ln62', mlp_HLS.cpp:62) of variable 'tmp.data', mlp_HLS.cpp:61 on array 'training_input', mlp_HLS.cpp:51 [71]  (1.35 ns)

 <State 4>: 1.35ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', mlp_HLS.cpp:79) [76]  (0 ns)
	'getelementptr' operation ('layer1Bias_addr', mlp_HLS.cpp:80) [85]  (0 ns)
	'load' operation ('activation', mlp_HLS.cpp:80) on array 'layer1Bias' [86]  (1.35 ns)

 <State 5>: 1.35ns
The critical path consists of the following:
	'load' operation ('activation', mlp_HLS.cpp:80) on array 'layer1Bias' [86]  (1.35 ns)

 <State 6>: 3.35ns
The critical path consists of the following:
	'phi' operation ('activation') with incoming values : ('activation', mlp_HLS.cpp:80) ('activation_2_1', mlp_HLS.cpp:85) [89]  (0 ns)
	'fcmp' operation ('tmp_1', mlp_HLS.cpp:88) [127]  (3.35 ns)

 <State 7>: 1.35ns
The critical path consists of the following:
	'load' operation ('training_input_load', mlp_HLS.cpp:84) on array 'training_input', mlp_HLS.cpp:51 [101]  (1.35 ns)

 <State 8>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_2', mlp_HLS.cpp:85) [104]  (8.29 ns)

 <State 9>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_2', mlp_HLS.cpp:85) [104]  (8.29 ns)

 <State 10>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_2', mlp_HLS.cpp:85) [104]  (8.29 ns)

 <State 11>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('activation_s', mlp_HLS.cpp:85) [105]  (7.72 ns)

 <State 12>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_1', mlp_HLS.cpp:85) [116]  (8.29 ns)

 <State 13>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_1', mlp_HLS.cpp:85) [116]  (8.29 ns)

 <State 14>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_1', mlp_HLS.cpp:85) [116]  (8.29 ns)

 <State 15>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('activation_2_1', mlp_HLS.cpp:85) [117]  (7.72 ns)

 <State 16>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('activation_2_1', mlp_HLS.cpp:85) [117]  (7.72 ns)

 <State 17>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('activation_2_1', mlp_HLS.cpp:85) [117]  (7.72 ns)

 <State 18>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('activation_2_1', mlp_HLS.cpp:85) [117]  (7.72 ns)

 <State 19>: 5.22ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', mlp_HLS.cpp:88) [127]  (3.35 ns)
	'and' operation ('and_ln88', mlp_HLS.cpp:88) [128]  (0 ns)
	'select' operation ('select_ln88', mlp_HLS.cpp:88) [130]  (0.525 ns)
	'store' operation ('store_ln89', mlp_HLS.cpp:89) of variable 'select_ln88', mlp_HLS.cpp:88 on array 'hidden1Layer', mlp_HLS.cpp:53 [131]  (1.35 ns)

 <State 20>: 1.35ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', mlp_HLS.cpp:96) [136]  (0 ns)
	'getelementptr' operation ('layer2Bias_addr', mlp_HLS.cpp:97) [148]  (0 ns)
	'load' operation ('activation', mlp_HLS.cpp:97) on array 'layer2Bias' [149]  (1.35 ns)

 <State 21>: 1.35ns
The critical path consists of the following:
	'load' operation ('activation', mlp_HLS.cpp:97) on array 'layer2Bias' [149]  (1.35 ns)

 <State 22>: 3.35ns
The critical path consists of the following:
	'phi' operation ('activation') with incoming values : ('activation', mlp_HLS.cpp:97) ('activation_4_1', mlp_HLS.cpp:100) [152]  (0 ns)
	'fcmp' operation ('tmp_6', mlp_HLS.cpp:102) [188]  (3.35 ns)

 <State 23>: 1.35ns
The critical path consists of the following:
	'load' operation ('hidden1Layer_load', mlp_HLS.cpp:100) on array 'hidden1Layer', mlp_HLS.cpp:53 [164]  (1.35 ns)

 <State 24>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_5', mlp_HLS.cpp:100) [166]  (8.29 ns)

 <State 25>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_5', mlp_HLS.cpp:100) [166]  (8.29 ns)

 <State 26>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_5', mlp_HLS.cpp:100) [166]  (8.29 ns)

 <State 27>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('activation_4', mlp_HLS.cpp:100) [167]  (7.72 ns)

 <State 28>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_5_1', mlp_HLS.cpp:100) [177]  (8.29 ns)

 <State 29>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_5_1', mlp_HLS.cpp:100) [177]  (8.29 ns)

 <State 30>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_5_1', mlp_HLS.cpp:100) [177]  (8.29 ns)

 <State 31>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('activation_4_1', mlp_HLS.cpp:100) [178]  (7.72 ns)

 <State 32>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('activation_4_1', mlp_HLS.cpp:100) [178]  (7.72 ns)

 <State 33>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('activation_4_1', mlp_HLS.cpp:100) [178]  (7.72 ns)

 <State 34>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('activation_4_1', mlp_HLS.cpp:100) [178]  (7.72 ns)

 <State 35>: 5.22ns
The critical path consists of the following:
	'fcmp' operation ('tmp_6', mlp_HLS.cpp:102) [188]  (3.35 ns)
	'and' operation ('and_ln102', mlp_HLS.cpp:102) [189]  (0 ns)
	'select' operation ('select_ln102', mlp_HLS.cpp:102) [191]  (0.525 ns)
	'store' operation ('store_ln103', mlp_HLS.cpp:103) of variable 'select_ln102', mlp_HLS.cpp:102 on array 'hidden2Layer', mlp_HLS.cpp:54 [192]  (1.35 ns)

 <State 36>: 0.934ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', mlp_HLS.cpp:123) [201]  (0 ns)
	'sub' operation ('sub_ln127', mlp_HLS.cpp:127) [210]  (0.934 ns)

 <State 37>: 2.29ns
The critical path consists of the following:
	'phi' operation ('k6_0_0', mlp_HLS.cpp:125) with incoming values : ('add_ln125', mlp_HLS.cpp:125) [216]  (0 ns)
	'add' operation ('add_ln127', mlp_HLS.cpp:127) [223]  (0.934 ns)
	'getelementptr' operation ('outputWeight_addr', mlp_HLS.cpp:127) [225]  (0 ns)
	'load' operation ('outputWeight_load', mlp_HLS.cpp:127) on array 'outputWeight' [228]  (1.35 ns)

 <State 38>: 1.35ns
The critical path consists of the following:
	'load' operation ('hidden2Layer_load', mlp_HLS.cpp:127) on array 'hidden2Layer', mlp_HLS.cpp:54 [227]  (1.35 ns)

 <State 39>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_7', mlp_HLS.cpp:127) [229]  (8.29 ns)

 <State 40>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_7', mlp_HLS.cpp:127) [229]  (8.29 ns)

 <State 41>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_7', mlp_HLS.cpp:127) [229]  (8.29 ns)

 <State 42>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('activation_5', mlp_HLS.cpp:127) [230]  (7.72 ns)

 <State 43>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_1', mlp_HLS.cpp:127) [240]  (8.29 ns)

 <State 44>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_1', mlp_HLS.cpp:127) [240]  (8.29 ns)

 <State 45>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_1', mlp_HLS.cpp:127) [240]  (8.29 ns)

 <State 46>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('activation_5_1', mlp_HLS.cpp:127) [241]  (7.72 ns)

 <State 47>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('activation_5_1', mlp_HLS.cpp:127) [241]  (7.72 ns)

 <State 48>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('activation_5_1', mlp_HLS.cpp:127) [241]  (7.72 ns)

 <State 49>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('activation_5_1', mlp_HLS.cpp:127) [241]  (7.72 ns)

 <State 50>: 1.41ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', mlp_HLS.cpp:132) [271]  (0 ns)
	'mux' operation ('tmp_8', mlp_HLS.cpp:134) [282]  (0.656 ns)
	'store' operation ('store_ln135', mlp_HLS.cpp:135) of variable 'output[0]', mlp_HLS.cpp:134 on local variable 'output[3]' [289]  (0.755 ns)

 <State 51>: 0.746ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', mlp_HLS.cpp:138) [302]  (0 ns)
	'add' operation ('i', mlp_HLS.cpp:138) [305]  (0.746 ns)

 <State 52>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
