Running: /home/nano/Desktop/LabDigitales/Xil/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "/home/nano/Desktop/LabDigitales/EX3/LCD/TestBench_isim_beh.exe" -prj "/home/nano/Desktop/LabDigitales/EX3/LCD/TestBench_beh.prj" "work.TestBench" "work.glbl" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "/home/nano/Desktop/LabDigitales/EX3/LCD/Collaterals.v" into library work
Analyzing Verilog file "/home/nano/Desktop/LabDigitales/EX3/LCD/RAM.v" into library work
Analyzing Verilog file "/home/nano/Desktop/LabDigitales/EX3/LCD/Module_ROM.v" into library work
Analyzing Verilog file "/home/nano/Desktop/LabDigitales/EX3/LCD/Init_LCD.v" into library work
ERROR:HDLCompiler:806 - "/home/nano/Desktop/LabDigitales/EX3/LCD/Init_LCD.v" Line 596: Syntax error near "end".
ERROR:HDLCompiler:346 - "/home/nano/Desktop/LabDigitales/EX3/LCD/Init_LCD.v" Line 626: Default case should appear only once
ERROR:HDLCompiler:598 - "/home/nano/Desktop/LabDigitales/EX3/LCD/Init_LCD.v" Line 24: Module <Module_Power_On_LCD> ignored due to previous errors.
Verilog file /home/nano/Desktop/LabDigitales/EX3/LCD/Init_LCD.v ignored due to errors
