Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys --block-symbol-file --output-directory=/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system --family="Cyclone IV E" --part=EP4CE30F23C7
Progress: Loading quartus_project/base_system.qsys
Progress: Reading input file
Progress: Adding ProfileTimer [altera_avalon_timer 18.1]
Progress: Parameterizing module ProfileTimer
Progress: Adding Systimer [altera_avalon_timer 18.1]
Progress: Parameterizing module Systimer
Progress: Adding altpll_0 [altpll 18.1]
Progress: Parameterizing module altpll_0
Progress: Adding cam_ctrl [cam_dma 1.0]
Progress: Parameterizing module cam_ctrl
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding i2c_ctrl [i2c_master 1.0]
Progress: Parameterizing module i2c_ctrl
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding lcd_ctrl [lcd_dma 1.0]
Progress: Parameterizing module lcd_ctrl
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding sdram_ctrl [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram_ctrl
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Adding vga_dma_0 [vga_dma 1.0]
Progress: Parameterizing module vga_dma_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: base_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: base_system.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: base_system.sdram_ctrl: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: base_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: base_system.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys --synthesis=VHDL --output-directory=/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system/synthesis --family="Cyclone IV E" --part=EP4CE30F23C7
Progress: Loading quartus_project/base_system.qsys
Progress: Reading input file
Progress: Adding ProfileTimer [altera_avalon_timer 18.1]
Progress: Parameterizing module ProfileTimer
Progress: Adding Systimer [altera_avalon_timer 18.1]
Progress: Parameterizing module Systimer
Progress: Adding altpll_0 [altpll 18.1]
Progress: Parameterizing module altpll_0
Progress: Adding cam_ctrl [cam_dma 1.0]
Progress: Parameterizing module cam_ctrl
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding i2c_ctrl [i2c_master 1.0]
Progress: Parameterizing module i2c_ctrl
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding lcd_ctrl [lcd_dma 1.0]
Progress: Parameterizing module lcd_ctrl
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding sdram_ctrl [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram_ctrl
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Adding vga_dma_0 [vga_dma 1.0]
Progress: Parameterizing module vga_dma_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: base_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: base_system.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: base_system.sdram_ctrl: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: base_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: base_system.sysid: Time stamp will be automatically updated when this component is generated.
Info: base_system: Generating base_system "base_system" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink1
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_001.sink3
Info: ProfileTimer: Starting RTL generation for module 'base_system_ProfileTimer'
Info: ProfileTimer:   Generation command is [exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=base_system_ProfileTimer --dir=/tmp/alt0039_6802008602188053449.dir/0002_ProfileTimer_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0039_6802008602188053449.dir/0002_ProfileTimer_gen//base_system_ProfileTimer_component_configuration.pl  --do_build_sim=0  ]
Info: ProfileTimer: Done RTL generation for module 'base_system_ProfileTimer'
Info: ProfileTimer: "base_system" instantiated altera_avalon_timer "ProfileTimer"
Info: altpll_0: "base_system" instantiated altpll "altpll_0"
Info: cam_ctrl: "base_system" instantiated cam_dma "cam_ctrl"
Info: i2c_ctrl: "base_system" instantiated i2c_master "i2c_ctrl"
Info: jtag_uart: Starting RTL generation for module 'base_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=base_system_jtag_uart --dir=/tmp/alt0039_6802008602188053449.dir/0007_jtag_uart_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0039_6802008602188053449.dir/0007_jtag_uart_gen//base_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'base_system_jtag_uart'
Info: jtag_uart: "base_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: lcd_ctrl: "base_system" instantiated lcd_dma "lcd_ctrl"
Info: nios2_gen2_0: "base_system" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: pio_0: Starting RTL generation for module 'base_system_pio_0'
Info: pio_0:   Generation command is [exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=base_system_pio_0 --dir=/tmp/alt0039_6802008602188053449.dir/0009_pio_0_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0039_6802008602188053449.dir/0009_pio_0_gen//base_system_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'base_system_pio_0'
Info: pio_0: "base_system" instantiated altera_avalon_pio "pio_0"
Info: sdram_ctrl: Starting RTL generation for module 'base_system_sdram_ctrl'
Info: sdram_ctrl:   Generation command is [exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=base_system_sdram_ctrl --dir=/tmp/alt0039_6802008602188053449.dir/0010_sdram_ctrl_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0039_6802008602188053449.dir/0010_sdram_ctrl_gen//base_system_sdram_ctrl_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_ctrl: Done RTL generation for module 'base_system_sdram_ctrl'
Info: sdram_ctrl: "base_system" instantiated altera_avalon_new_sdram_controller "sdram_ctrl"
Info: sysid: "base_system" instantiated altera_avalon_sysid_qsys "sysid"
Info: vga_dma_0: "base_system" instantiated vga_dma "vga_dma_0"
Info: Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system/synthesis/submodules/synchroflop_behavior.vhdl
Info: Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system/synthesis/submodules/synchroflop_entity.vhdl
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "base_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "base_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "base_system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'base_system_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=base_system_nios2_gen2_0_cpu --dir=/tmp/alt0039_6802008602188053449.dir/0015_cpu_gen/ --quartus_bindir=/home/deremos/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt0039_6802008602188053449.dir/0015_cpu_gen//base_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.11.12 18:22:31 (*) Starting Nios II generation
Info: cpu: # 2024.11.12 18:22:31 (*)   Checking for plaintext license.
Info: cpu: # 2024.11.12 18:22:32 (*)   Couldn't query license setup in Quartus directory /home/deremos/intelFPGA_lite/18.1/quartus/linux64/
Info: cpu: # 2024.11.12 18:22:32 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.11.12 18:22:32 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.11.12 18:22:32 (*)   Plaintext license not found.
Info: cpu: # 2024.11.12 18:22:32 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2024.11.12 18:22:33 (*)   Couldn't query license setup in Quartus directory /home/deremos/intelFPGA_lite/18.1/quartus/linux64/
Info: cpu: # 2024.11.12 18:22:33 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.11.12 18:22:33 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.11.12 18:22:33 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2024.11.12 18:22:33 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.11.12 18:22:33 (*)   Creating all objects for CPU
Info: cpu: # 2024.11.12 18:22:33 (*)     Testbench
Info: cpu: # 2024.11.12 18:22:33 (*)     Instruction decoding
Info: cpu: # 2024.11.12 18:22:33 (*)       Instruction fields
Info: cpu: # 2024.11.12 18:22:33 (*)       Instruction decodes
Info: cpu: # 2024.11.12 18:22:33 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2024.11.12 18:22:34 (*)       Instruction controls
Info: cpu: # 2024.11.12 18:22:34 (*)     Pipeline frontend
Info: cpu: # 2024.11.12 18:22:34 (*)     Pipeline backend
Info: cpu: # 2024.11.12 18:22:36 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.11.12 18:22:37 (*)   Creating encrypted RTL
Info: cpu: # 2024.11.12 18:22:38 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'base_system_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info: nios2_gen2_0_instruction_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_instruction_master_limiter"
Info: Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: jtag_uart_avalon_jtag_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "jtag_uart_avalon_jtag_slave_burst_adapter"
Info: Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info: Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_ctrl_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_ctrl_s1_rsp_width_adapter"
Info: Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info: base_system: Done "base_system" with 46 modules, 108 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
