INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calta/Dropbox/Progetti_fpga/CCD_controller_TestBench/CCD_controller_TestBench.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calta/Dropbox/Progetti_fpga/CCD_controller_TestBench/CCD_controller_TestBench.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calta/Dropbox/Progetti_fpga/CCD_controller_TestBench/CCD_controller_TestBench.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calta/Dropbox/Progetti_fpga/CCD_controller_TestBench/CCD_controller_TestBench.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calta/Dropbox/Progetti_fpga/CCD_controller_TestBench/CCD_controller_TestBench.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
