INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nwdev/Vivado/alu/alu.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nwdev/Vivado/alu/alu.srcs/sources_1/new/full_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nwdev/Vivado/alu/alu.srcs/sources_1/new/n_bit_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_bit_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nwdev/Vivado/alu/alu.srcs/sources_1/new/n_bit_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_bit_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nwdev/Vivado/alu/alu.srcs/sources_1/new/n_bit_ripple_borrow_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_bit_ripple_borrow_subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nwdev/Vivado/alu/alu.srcs/sources_1/new/n_bit_ripple_carry_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_bit_ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nwdev/Vivado/alu/alu.srcs/sources_1/new/operation_multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module operation_multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nwdev/Vivado/alu/alu.srcs/sources_1/new/seven_segment_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nwdev/Vivado/alu/alu.srcs/sources_1/new/seven_segment_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nwdev/Vivado/alu/alu.srcs/sources_1/new/seven_segment_scanner.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment_scanner
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nwdev/Vivado/alu/alu.srcs/sources_1/new/t_flip_flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_flip_flop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nwdev/Vivado/alu/alu.srcs/sources_1/new/tff_clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ttf_clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nwdev/Vivado/alu/alu.srcs/sources_1/new/twos_complement_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twos_complement_converter
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/nwdev/Vivado/alu/alu.srcs/sources_1/new/twos_complement_converter.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nwdev/Vivado/alu/alu.srcs/sources_1/new/unit_multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unit_multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nwdev/Vivado/alu/alu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
