#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Apr 19 09:36:05 2018
# Process ID: 17104
# Current directory: C:/Users/SUMANTH/AES 1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11548 C:\Users\SUMANTH\AES 1\aes.xpr
# Log file: C:/Users/SUMANTH/AES 1/vivado.log
# Journal file: C:/Users/SUMANTH/AES 1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/SUMANTH/AES 1/aes.xpr}
INFO: [Project 1-313] Project file moved from 'C:/vhdl/aes' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'aes.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 766.082 ; gain = 75.297
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/SUMANTH/AES 1/aes.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SUMANTH/AES 1/aes.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj aes_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES 1/aes.srcs/sources_1/new/add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES 1/aes.srcs/sources_1/new/addroundkey.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addroundkey
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES 1/aes.srcs/sources_1/new/affine.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity affine
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES 1/aes.srcs/sources_1/new/comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES 1/aes.srcs/sources_1/new/con2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity con2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES 1/aes.srcs/sources_1/new/decryption.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decryption
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES 1/aes.srcs/sources_1/new/inv.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES 1/aes.srcs/sources_1/new/inv_affine.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inv_affine
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES 1/aes.srcs/sources_1/new/inv_lastround.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inv_lastround
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES 1/aes.srcs/sources_1/new/inv_mix.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inv_mix
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES 1/aes.srcs/sources_1/new/inv_mixcolumns.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inv_mixcolumns
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES 1/aes.srcs/sources_1/new/inv_rounds.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inv_rounds
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES 1/aes.srcs/sources_1/new/inv_sbox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inv_sbox
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES 1/aes.srcs/sources_1/new/inv_shiftrows.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inv_shiftrows
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES 1/aes.srcs/sources_1/new/inv_subbytes.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inv_subbytes
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES 1/aes.srcs/sources_1/new/invcomp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity invcomp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES 1/aes.srcs/sources_1/new/keyexpansion.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyexpansion
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES 1/aes.srcs/sources_1/new/mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mul
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES 1/aes.srcs/sources_1/new/mul2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mul2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES 1/aes.srcs/sources_1/new/mul_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mul_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES 1/aes.srcs/sources_1/new/roundkeys.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity roundkeys
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES 1/aes.srcs/sources_1/new/sbox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sbox
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES 1/aes.srcs/sources_1/new/square.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES 1/aes.srcs/sim_1/new/aes_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aes_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 795.664 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SUMANTH/AES 1/aes.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 424610abc50149e9ab5bc27453a7c0db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot aes_tb_behav xil_defaultlib.aes_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.comp [comp_default]
Compiling architecture behavioral of entity xil_defaultlib.add [add_default]
Compiling architecture behavioral of entity xil_defaultlib.mul2 [mul2_default]
Compiling architecture behavioral of entity xil_defaultlib.con2 [con2_default]
Compiling architecture behavioral of entity xil_defaultlib.mul [mul_default]
Compiling architecture behavioral of entity xil_defaultlib.square [square_default]
Compiling architecture behavioral of entity xil_defaultlib.inv [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.invcomp [invcomp_default]
Compiling architecture behavioral of entity xil_defaultlib.affine [affine_default]
Compiling architecture behavioral of entity xil_defaultlib.sbox [sbox_default]
Compiling architecture behavioral of entity xil_defaultlib.keyexpansion [keyexpansion_default]
Compiling architecture behavioral of entity xil_defaultlib.roundkeys [roundkeys_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_shiftrows [inv_shiftrows_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_affine [inv_affine_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_sbox [inv_sbox_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_subbytes [inv_subbytes_default]
Compiling architecture behavioral of entity xil_defaultlib.addroundkey [addroundkey_default]
Compiling architecture behavioral of entity xil_defaultlib.mul_2 [mul_2_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_mix [inv_mix_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_mixcolumns [inv_mixcolumns_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_rounds [inv_rounds_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_lastround [inv_lastround_default]
Compiling architecture behavioral of entity xil_defaultlib.decryption [decryption_default]
Compiling architecture behavioral of entity xil_defaultlib.aes_tb
Built simulation snapshot aes_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/SUMANTH/AES -notrace
couldn't read file "C:/Users/SUMANTH/AES": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 19 09:38:32 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 795.664 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SUMANTH/AES 1/aes.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_tb_behav -key {Behavioral:sim_1:Functional:aes_tb} -tclbatch {aes_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source aes_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 825.449 ; gain = 29.785
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 825.449 ; gain = 29.785
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Users/SUMANTH/Desktop/dsd_project/dsd_project.xpr
INFO: [Project 1-313] Project file moved from 'G:/files/dsd_project' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'dsd_project.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2 -jobs 4
[Thu Apr 19 11:45:23 2018] Launched synth_2...
Run output will be captured here: C:/Users/SUMANTH/Desktop/dsd_project/dsd_project.runs/synth_2/runme.log
launch_runs impl_2 -jobs 4
[Thu Apr 19 11:46:08 2018] Launched impl_2...
Run output will be captured here: C:/Users/SUMANTH/Desktop/dsd_project/dsd_project.runs/impl_2/runme.log
open_run impl_2
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1144.832 ; gain = 0.145
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1144.832 ; gain = 0.145
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 1224.129 ; gain = 367.621
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Thu Apr 19 11:48:06 2018] Launched impl_2...
Run output will be captured here: C:/Users/SUMANTH/Desktop/dsd_project/dsd_project.runs/impl_2/runme.log
set_property IOSTANDARD LVCMOS33 [get_ports [list {P[7]} {P[6]} {P[5]} {P[4]} {P[3]} {P[2]} {P[1]} {P[0]}]]
set_property is_loc_fixed true [get_ports [list  {P[7]} {P[6]} {P[5]} {P[4]} {P[3]} {P[2]} {P[1]} {P[0]}]]
startgroup
set_property package_pin "" [get_ports [list  {X[1]}]]
place_ports {P[6]} V12
endgroup
place_ports {P[4]} V15
place_ports {P[3]} T16
place_ports {P[2]} U14
place_ports {P[1]} T15
place_ports {P[0]} V16
set_property IOSTANDARD LVCMOS33 [get_ports [list {X[3]} {X[2]} {X[1]} {X[0]}]]
startgroup
set_property package_pin "" [get_ports [list  {X[0]}]]
place_ports {X[3]} V10
endgroup
startgroup
set_property package_pin "" [get_ports [list  {P[7]}]]
place_ports {X[2]} V11
endgroup
startgroup
set_property package_pin "" [get_ports [list  {P[6]}]]
place_ports {X[1]} V12
endgroup
place_ports {X[0]} H6
place_ports {Y[3]} R15
place_ports {Y[2]} M13
place_ports {Y[1]} L16
place_ports {Y[0]} J15
set_property IOSTANDARD LVCMOS33 [get_ports [list {Y[3]} {Y[2]} {Y[1]} {Y[0]}]]
file mkdir C:/Users/SUMANTH/Desktop/dsd_project/dsd_project.srcs/constrs_1/new
close [ open C:/Users/SUMANTH/Desktop/dsd_project/dsd_project.srcs/constrs_1/new/xdc.xdc w ]
add_files -fileset constrs_1 C:/Users/SUMANTH/Desktop/dsd_project/dsd_project.srcs/constrs_1/new/xdc.xdc
set_property target_constrs_file C:/Users/SUMANTH/Desktop/dsd_project/dsd_project.srcs/constrs_1/new/xdc.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Thu Apr 19 11:52:41 2018] Launched synth_2...
Run output will be captured here: C:/Users/SUMANTH/Desktop/dsd_project/dsd_project.runs/synth_2/runme.log
[Thu Apr 19 11:52:41 2018] Launched impl_2...
Run output will be captured here: C:/Users/SUMANTH/Desktop/dsd_project/dsd_project.runs/impl_2/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 20 03:41:23 2018...
