<stg><name>radix_sort_unified_bucket.1.2</name>


<trans_list>

<trans id="41" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="10" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="64">
<![CDATA[
entry:4 %bucket = alloca i64 1

]]></Node>
<StgValue><ssdm name="bucket"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
entry:5 %bucket_pointer = alloca i64 1

]]></Node>
<StgValue><ssdm name="bucket_pointer"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %bucket_sizes = alloca i64 1

]]></Node>
<StgValue><ssdm name="bucket_sizes"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %call_ln0 = call void @radix_sort_unified_bucket.1.2_Pipeline_1, i32 %bucket_sizes

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:9 %store_ln24 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %call_ln0 = call void @radix_sort_unified_bucket.1.2_Pipeline_1, i32 %bucket_sizes

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:8 %call_ln0 = call void @radix_sort_unified_bucket.1.2_Pipeline_initialization, i32 %input_r, i32 %sorted_data, i32 %bucket_sizes

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="19" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:1 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %input_r, void @p_str

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="20" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:2 %specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %input_r, i32 1, void @p_str

]]></Node>
<StgValue><ssdm name="specbindport_ln0"/></StgValue>
</operation>

<operation id="21" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty_2, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:8 %call_ln0 = call void @radix_sort_unified_bucket.1.2_Pipeline_initialization, i32 %input_r, i32 %sorted_data, i32 %bucket_sizes

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="23" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
entry:10 %br_ln24 = br void %bucket_pointer_initialization

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="24" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
bucket_pointer_initialization:0 %i_1 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="25" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
bucket_pointer_initialization:1 %icmp_ln24 = icmp_eq  i4 %i_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="26" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bucket_pointer_initialization:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="27" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
bucket_pointer_initialization:3 %i_2 = add i4 %i_1, i4 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="28" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bucket_pointer_initialization:4 %br_ln24 = br i1 %icmp_ln24, void %xlx_merge_loop.bucket_pointer_initialization.0_begin, void %for.end64

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="29" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.0_begin:1 %call_ln0 = call void @radix_sort_unified_bucket.1.2_Pipeline_bucket_pointer_initialization, i32 %bucket_pointer, i32 %bucket_sizes

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="4">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.0_begin:2 %empty_17 = trunc i4 %i_1

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.0_begin:6 %store_ln24 = store i4 %i_2, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0">
<![CDATA[
for.end64:0 %ret_ln54 = ret

]]></Node>
<StgValue><ssdm name="ret_ln54"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="33" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.0_begin:1 %call_ln0 = call void @radix_sort_unified_bucket.1.2_Pipeline_bucket_pointer_initialization, i32 %bucket_pointer, i32 %bucket_sizes

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="34" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.0_begin:3 %mul = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty_17, i2 0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="35" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.0_begin:4 %call_ln0 = call void @radix_sort_unified_bucket.1.2_Pipeline_input_bucket, i32 %sorted_data, i5 %mul, i32 %bucket_pointer, i32 %bucket, i32 %bucket_sizes

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="36" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.0_begin:4 %call_ln0 = call void @radix_sort_unified_bucket.1.2_Pipeline_input_bucket, i32 %sorted_data, i5 %mul, i32 %bucket_pointer, i32 %bucket, i32 %bucket_sizes

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="37" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.0_begin:5 %call_ln0 = call void @radix_sort_unified_bucket.1.2_Pipeline_output_bucket, i32 %bucket, i32 %sorted_data

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="38" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.0_begin:0 %specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="39" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.0_begin:5 %call_ln0 = call void @radix_sort_unified_bucket.1.2_Pipeline_output_bucket, i32 %bucket, i32 %sorted_data

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="40" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.0_begin:7 %br_ln24 = br void %bucket_pointer_initialization

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
