// Seed: 953965293
module module_0 (
    input  wor  id_0,
    input  tri0 id_1,
    output wand id_2
);
  logic id_4;
  wire  id_5;
endmodule
module module_1 #(
    parameter id_7 = 32'd75
) (
    input uwire id_0,
    input tri id_1,
    input wor id_2,
    input wire id_3,
    input tri1 id_4,
    input wand id_5,
    output uwire id_6,
    input supply0 _id_7
);
  wire [id_7 : id_7] id_9;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_6
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 #(
    parameter id_5 = 32'd81
) (
    input tri0 id_0,
    output supply0 id_1,
    input wand id_2,
    input tri1 id_3,
    input wand id_4,
    input wor _id_5,
    input tri1 id_6,
    output tri0 id_7
);
  module_0 modCall_1 (
      id_3,
      id_6,
      id_7
  );
  assign modCall_1.id_1 = 0;
  logic [id_5 : 1] id_9;
  assign id_1 = 1;
endmodule
