CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - '/vol/cc/opt/Xilinx/13.3/ISE_DS/ISE/coregen/' [using existing xil_index.xml]
INFO:encore:314 - Created non-GUI application for batch mode execution.
INFO:sim - Generating component instance
   'CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_f
   r' of 'xilinx.com:ip:aurora_8b10b:5.2' from
   '/vol/cc/opt/Xilinx/13.3/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/a
   urora_8b10b_v5_2/aurora_8b10b_v5_2.xcd'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
WARNING:sim:89 - A core named
   <CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_f
   r> already exists in the output directory. Output products for this core may
   be overwritten.
WARNING:coreutil:581 - The DISPLAY environment variable is unset, this may
   result in some failures for older cores.
WARNING:sim:93 - NGC output will not be generated for this core.
Finished Generation.
Generating IP instantiation template...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
WARNING:coreutil - 
   CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr
   /src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p
   25_fr.vhd does not exist, will not be added to ISE project.
WARNING:coreutil - 
   CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr
   /src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p
   25_fr.vhd does not exist, will not be added to ISE project.
WARNING:coreutil - 
   CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr
   /ucf/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p
   25_fr.ucf does not exist, will not be added to ISE project.
WARNING:coreutil - 
   CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr
   /src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p
   25_fr.vhd does not exist, will not be added to ISE project.
WARNING:coreutil - 
   CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr
   /ucf/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p
   25_fr.ucf does not exist, will not be added to ISE project.
WARNING:coreutil - 
   CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr
   /src/clock_correction.vhd does not exist, will not be added to ISE project.
WARNING:coreutil - 
   CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr
   /clock_module/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_
   v5p2_4_6p25_fr_clock_module.vhd does not exist, will not be added to ISE
   project.
WARNING:coreutil - 
   CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr
   /src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p
   25_fr_v5_wrapper.vhd does not exist, will not be added to ISE project.
WARNING:coreutil - 
   CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr
   /src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p
   25_fr_phase_align.vhd does not exist, will not be added to ISE project.
WARNING:coreutil - 
   CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr
   /testbench/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p
   2_4_6p25_fr_sim_reset_on_config.vhd does not exist, will not be added to ISE
   project.
WARNING:coreutil - 
   CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr
   /cc_manager/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5
   p2_4_6p25_fr_standard_cc_module.vhd does not exist, will not be added to ISE
   project.
WARNING:coreutil -  This core does not have a top level called
   "/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_
   fr"
WARNING:coreutil -  Top level has been set to
   "/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_
   fr_AURORA_LANE_4BYTE"
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project
'CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr'.
