module and_(zero,branch,and_result,clk);

	input zero, branch;
	input clk;
	output and_result;
	
	reg and_result;
	
	
	always @(negedge clk)
	
	begin
		and_result<=(zero && branch);
	end
	

	
endmodule
