#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001e48e77e9c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001e48e7983a0 .scope module, "ru_tb" "ru_tb" 3 3;
 .timescale -9 -12;
v000001e48e801630_0 .var "DataWr", 31 0;
v000001e48e800eb0_0 .var "RUWr", 0 0;
v000001e48e801450_0 .net "RU_rs1", 31 0, L_000001e48e77b2f0;  1 drivers
v000001e48e801270_0 .net "RU_rs2", 31 0, L_000001e48e77b3d0;  1 drivers
v000001e48e8014f0_0 .var "clk", 0 0;
v000001e48e801a90_0 .var "rd", 4 0;
v000001e48e801590_0 .var "rs1", 4 0;
v000001e48e8018b0_0 .var "rs2", 4 0;
S_000001e48e79cc80 .scope module, "uut" "ru" 3 12, 4 1 0, S_000001e48e7983a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 32 "DataWr";
    .port_info 5 /INPUT 1 "RUWr";
    .port_info 6 /OUTPUT 32 "RU_rs1";
    .port_info 7 /OUTPUT 32 "RU_rs2";
    .port_info 8 /OUTPUT 32 "debug_x1";
    .port_info 9 /OUTPUT 32 "debug_x2";
    .port_info 10 /OUTPUT 32 "debug_x3";
    .port_info 11 /OUTPUT 32 "debug_x4";
    .port_info 12 /OUTPUT 32 "debug_x5";
    .port_info 13 /OUTPUT 32 "debug_x6";
    .port_info 14 /OUTPUT 32 "debug_x7";
L_000001e48e77b2f0 .functor BUFZ 32, L_000001e48e801090, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e48e77b3d0 .functor BUFZ 32, L_000001e48e801130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e48e797450_1 .array/port v000001e48e797450, 1;
L_000001e48e77a950 .functor BUFZ 32, v000001e48e797450_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e48e797450_2 .array/port v000001e48e797450, 2;
L_000001e48e77ac60 .functor BUFZ 32, v000001e48e797450_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e48e797450_3 .array/port v000001e48e797450, 3;
L_000001e48e77b0c0 .functor BUFZ 32, v000001e48e797450_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e48e797450_4 .array/port v000001e48e797450, 4;
L_000001e48e77a9c0 .functor BUFZ 32, v000001e48e797450_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e48e797450_5 .array/port v000001e48e797450, 5;
L_000001e48e77acd0 .functor BUFZ 32, v000001e48e797450_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e48e797450_6 .array/port v000001e48e797450, 6;
L_000001e48e77b520 .functor BUFZ 32, v000001e48e797450_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e48e797450_7 .array/port v000001e48e797450, 7;
L_000001e48e77b360 .functor BUFZ 32, v000001e48e797450_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e48e7973b0_0 .net "DataWr", 31 0, v000001e48e801630_0;  1 drivers
v000001e48e797450 .array "RU", 31 0, 31 0;
v000001e48e799a50_0 .net "RUWr", 0 0, v000001e48e800eb0_0;  1 drivers
v000001e48e78f100_0 .net "RU_rs1", 31 0, L_000001e48e77b2f0;  alias, 1 drivers
v000001e48e78f1a0_0 .net "RU_rs2", 31 0, L_000001e48e77b3d0;  alias, 1 drivers
v000001e48e78f240_0 .net *"_ivl_0", 31 0, L_000001e48e801090;  1 drivers
v000001e48e78f2e0_0 .net *"_ivl_10", 6 0, L_000001e48e801b30;  1 drivers
L_000001e48e9200d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e48e78f380_0 .net *"_ivl_13", 1 0, L_000001e48e9200d0;  1 drivers
v000001e48e78f420_0 .net *"_ivl_2", 6 0, L_000001e48e801950;  1 drivers
L_000001e48e920088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e48e78f4c0_0 .net *"_ivl_5", 1 0, L_000001e48e920088;  1 drivers
v000001e48e752830_0 .net *"_ivl_8", 31 0, L_000001e48e801130;  1 drivers
v000001e48e800f50_0 .net "clk", 0 0, v000001e48e8014f0_0;  1 drivers
v000001e48e8019f0_0 .net "debug_x1", 31 0, L_000001e48e77a950;  1 drivers
v000001e48e800e10_0 .net "debug_x2", 31 0, L_000001e48e77ac60;  1 drivers
v000001e48e801310_0 .net "debug_x3", 31 0, L_000001e48e77b0c0;  1 drivers
v000001e48e801770_0 .net "debug_x4", 31 0, L_000001e48e77a9c0;  1 drivers
v000001e48e801d10_0 .net "debug_x5", 31 0, L_000001e48e77acd0;  1 drivers
v000001e48e800ff0_0 .net "debug_x6", 31 0, L_000001e48e77b520;  1 drivers
v000001e48e8016d0_0 .net "debug_x7", 31 0, L_000001e48e77b360;  1 drivers
v000001e48e801810_0 .net "rd", 4 0, v000001e48e801a90_0;  1 drivers
v000001e48e801c70_0 .net "rs1", 4 0, v000001e48e801590_0;  1 drivers
v000001e48e8013b0_0 .net "rs2", 4 0, v000001e48e8018b0_0;  1 drivers
E_000001e48e780410 .event posedge, v000001e48e800f50_0;
L_000001e48e801090 .array/port v000001e48e797450, L_000001e48e801950;
L_000001e48e801950 .concat [ 5 2 0 0], v000001e48e801590_0, L_000001e48e920088;
L_000001e48e801130 .array/port v000001e48e797450, L_000001e48e801b30;
L_000001e48e801b30 .concat [ 5 2 0 0], v000001e48e8018b0_0, L_000001e48e9200d0;
S_000001e48e7997b0 .scope begin, "$unm_blk_3" "$unm_blk_3" 4 24, 4 24 0, S_000001e48e79cc80;
 .timescale -9 -12;
v000001e48e798530_0 .var/i "i", 31 0;
    .scope S_000001e48e79cc80;
T_0 ;
    %fork t_1, S_000001e48e7997b0;
    %jmp t_0;
    .scope S_000001e48e7997b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e48e798530_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001e48e798530_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001e48e798530_0;
    %store/vec4a v000001e48e797450, 4, 0;
    %load/vec4 v000001e48e798530_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e48e798530_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_000001e48e79cc80;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_000001e48e79cc80;
T_1 ;
    %wait E_000001e48e780410;
    %load/vec4 v000001e48e799a50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v000001e48e801810_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001e48e7973b0_0;
    %load/vec4 v000001e48e801810_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e48e797450, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e48e7983a0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e48e8014f0_0, 0, 1;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v000001e48e8014f0_0;
    %inv;
    %store/vec4 v000001e48e8014f0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_000001e48e7983a0;
T_3 ;
    %vpi_call/w 3 30 "$dumpfile", "vcd/ru_tb.vcd" {0 0 0};
    %vpi_call/w 3 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e48e7983a0 {0 0 0};
    %vpi_call/w 3 32 "$display", "=================================================================" {0 0 0};
    %vpi_call/w 3 33 "$display", "            TESTBENCH PARA REGISTER UNIT (RU)" {0 0 0};
    %vpi_call/w 3 34 "$display", "=================================================================\012" {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001e48e801590_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001e48e8018b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001e48e801a90_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e48e801630_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e48e800eb0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 40 "$display", "\012--- Prueba 1: Lectura as\303\255ncrona de x0 y x2 (Stack Pointer) ---" {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001e48e801590_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001e48e8018b0_0, 0, 5;
    %delay 2000, 0;
    %vpi_call/w 3 43 "$display", "x0 = 0x%h (debe ser 0x00000000)", v000001e48e801450_0 {0 0 0};
    %vpi_call/w 3 44 "$display", "x2 = 0x%h (debe ser 0xFFFFFFFF)", v000001e48e801270_0 {0 0 0};
    %vpi_call/w 3 46 "$display", "\012--- Prueba 2: Escritura s\303\255ncrona en x5 ---" {0 0 0};
    %wait E_000001e48e780410;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001e48e801a90_0, 0, 5;
    %pushi/vec4 2779096485, 0, 32;
    %store/vec4 v000001e48e801630_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e48e800eb0_0, 0, 1;
    %vpi_call/w 3 49 "$display", "Escribiendo 0xA5A5A5A5 en x5..." {0 0 0};
    %wait E_000001e48e780410;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e48e800eb0_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001e48e801590_0, 0, 5;
    %delay 2000, 0;
    %vpi_call/w 3 53 "$display", "x5 = 0x%h (debe ser 0xA5A5A5A5)", v000001e48e801450_0 {0 0 0};
    %vpi_call/w 3 55 "$display", "\012--- Prueba 3: Protecci\303\263n de x0 (intento de escritura) ---" {0 0 0};
    %wait E_000001e48e780410;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001e48e801a90_0, 0, 5;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v000001e48e801630_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e48e800eb0_0, 0, 1;
    %vpi_call/w 3 58 "$display", "Intentando escribir 0xDEADBEEF en x0..." {0 0 0};
    %wait E_000001e48e780410;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e48e800eb0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001e48e801590_0, 0, 5;
    %delay 2000, 0;
    %vpi_call/w 3 62 "$display", "x0 = 0x%h (debe permanecer 0x00000000)", v000001e48e801450_0 {0 0 0};
    %vpi_call/w 3 64 "$display", "\012--- Prueba 4: Escrituras m\303\272ltiples y lectura simult\303\241nea ---" {0 0 0};
    %wait E_000001e48e780410;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000001e48e801a90_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v000001e48e801630_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e48e800eb0_0, 0, 1;
    %wait E_000001e48e780410;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v000001e48e801a90_0, 0, 5;
    %pushi/vec4 2271560481, 0, 32;
    %store/vec4 v000001e48e801630_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e48e800eb0_0, 0, 1;
    %wait E_000001e48e780410;
    %wait E_000001e48e780410;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e48e800eb0_0, 0, 1;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000001e48e801590_0, 0, 5;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v000001e48e8018b0_0, 0, 5;
    %delay 2000, 0;
    %vpi_call/w 3 74 "$display", "x10 = 0x%h (debe ser 0x12345678)", v000001e48e801450_0 {0 0 0};
    %vpi_call/w 3 75 "$display", "x15 = 0x%h (debe ser 0x87654321)", v000001e48e801270_0 {0 0 0};
    %vpi_call/w 3 77 "$display", "\012--- Prueba 5: Sobrescritura de un registro ---" {0 0 0};
    %wait E_000001e48e780410;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001e48e801a90_0, 0, 5;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v000001e48e801630_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e48e800eb0_0, 0, 1;
    %vpi_call/w 3 80 "$display", "Sobrescribiendo x5 con 0x0000FFFF..." {0 0 0};
    %wait E_000001e48e780410;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e48e800eb0_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001e48e801590_0, 0, 5;
    %delay 2000, 0;
    %vpi_call/w 3 84 "$display", "x5 = 0x%h (debe ser 0x0000FFFF)", v000001e48e801450_0 {0 0 0};
    %vpi_call/w 3 86 "$display", "\012--- Prueba 6: Lectura as\303\255ncrona de m\303\272ltiples registros ---" {0 0 0};
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000001e48e801590_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001e48e8018b0_0, 0, 5;
    %delay 2000, 0;
    %vpi_call/w 3 89 "$display", "Lectura simult\303\241nea: x10=0x%h, x5=0x%h", v000001e48e801450_0, v000001e48e801270_0 {0 0 0};
    %vpi_call/w 3 91 "$display", "\012=================================================================" {0 0 0};
    %vpi_call/w 3 92 "$display", "                     FIN DE SIMULACI\303\223N" {0 0 0};
    %vpi_call/w 3 93 "$display", "=================================================================" {0 0 0};
    %delay 20000, 0;
    %vpi_call/w 3 94 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb/ru_tb.sv";
    "src/ru.sv";
