git clone --depth 1 --no-tags https://github.com/GuangG8763/Verilog_TPS546C20A_4Mhz.git f:/verilog_sva_gh_scraper/data/full_repos/476648789
git clone --depth 1 --no-tags https://github.com/severinocarlos/CPU-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/476838397
git clone --depth 1 --no-tags https://github.com/CHIHCHIEH-LAI/ICLAB.git f:/verilog_sva_gh_scraper/data/full_repos/475378495
git clone --depth 1 --no-tags https://github.com/g-hanwen/SimpleMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/479997390
git clone --depth 1 --no-tags https://github.com/AbhishekSawkar1/RippleAdder-verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/477735738
git clone --depth 1 --no-tags https://github.com/AbhishekSawkar1/Pipeline1-verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/477738227
git clone --depth 1 --no-tags https://github.com/nikhilnnaregal/Ram.git f:/verilog_sva_gh_scraper/data/full_repos/477772084
git clone --depth 1 --no-tags https://github.com/21madanputlekar/j-k_Flip_flop.git f:/verilog_sva_gh_scraper/data/full_repos/477669779
git clone --depth 1 --no-tags https://github.com/ninadshenvi/-Upcounter.git f:/verilog_sva_gh_scraper/data/full_repos/477831670
git clone --depth 1 --no-tags https://github.com/01fe20bec427/Upcounter.git f:/verilog_sva_gh_scraper/data/full_repos/477791026
git clone --depth 1 --no-tags https://github.com/01fe20bec427/OR_gate.git f:/verilog_sva_gh_scraper/data/full_repos/477789132
git clone --depth 1 --no-tags https://github.com/refrain-wbh/myCPU.git f:/verilog_sva_gh_scraper/data/full_repos/479913562
git clone --depth 1 --no-tags https://github.com/oscar-shih/Computer_Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/480071362
git clone --depth 1 --no-tags https://github.com/krzygorz/VerilogTea.git f:/verilog_sva_gh_scraper/data/full_repos/481183849
git clone --depth 1 --no-tags https://github.com/llanskoyll/Labs_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/481225304
git clone --depth 1 --no-tags https://github.com/valerian97/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/481566166
git clone --depth 1 --no-tags https://github.com/kimpb/Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/476280411
git clone --depth 1 --no-tags https://github.com/kwiltsey/Lab7.git f:/verilog_sva_gh_scraper/data/full_repos/476475029
git clone --depth 1 --no-tags https://github.com/Yen-Jen-Lo/VScode_Hw2.git f:/verilog_sva_gh_scraper/data/full_repos/476550111
git clone --depth 1 --no-tags https://github.com/BobLouis/IC_2022.git f:/verilog_sva_gh_scraper/data/full_repos/475663907
git clone --depth 1 --no-tags https://github.com/szokesandor/fpga_first_counter.git f:/verilog_sva_gh_scraper/data/full_repos/477367510
git clone --depth 1 --no-tags https://github.com/01fe19bec096/01fe19bec096.git f:/verilog_sva_gh_scraper/data/full_repos/477543171
git clone --depth 1 --no-tags https://github.com/SaiVardhan3/Fullsubstractor.git f:/verilog_sva_gh_scraper/data/full_repos/477415344
git clone --depth 1 --no-tags https://github.com/ikejokafor/accel_infst_common.git f:/verilog_sva_gh_scraper/data/full_repos/476075983
git clone --depth 1 --no-tags https://github.com/vinayakkp2000/Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/477795627
git clone --depth 1 --no-tags https://github.com/vinayakkp2000/RAM.git f:/verilog_sva_gh_scraper/data/full_repos/477795867
git clone --depth 1 --no-tags https://github.com/01fe20bec415/JKFF.git f:/verilog_sva_gh_scraper/data/full_repos/477805184
git clone --depth 1 --no-tags https://github.com/01fe20bec403/Upcounter.git f:/verilog_sva_gh_scraper/data/full_repos/477807733
git clone --depth 1 --no-tags https://github.com/01fe20bec415/OR.git f:/verilog_sva_gh_scraper/data/full_repos/477810918
git clone --depth 1 --no-tags https://github.com/01fe20bec404/JKFF.git f:/verilog_sva_gh_scraper/data/full_repos/477711647
git clone --depth 1 --no-tags https://github.com/tejsudarshan/Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/477705222
git clone --depth 1 --no-tags https://github.com/01fe20bec404/MUX.git f:/verilog_sva_gh_scraper/data/full_repos/477713699
git clone --depth 1 --no-tags https://github.com/01fe20bec403/And.v.git f:/verilog_sva_gh_scraper/data/full_repos/477768856
git clone --depth 1 --no-tags https://github.com/01fe20bec427/moore_fsm.git f:/verilog_sva_gh_scraper/data/full_repos/477759291
git clone --depth 1 --no-tags https://github.com/engeeinfo/tic-tak-toe.git f:/verilog_sva_gh_scraper/data/full_repos/477985752
git clone --depth 1 --no-tags https://github.com/01fe20bec427/Memory_model.git f:/verilog_sva_gh_scraper/data/full_repos/476620257
git clone --depth 1 --no-tags https://github.com/01FE20BEC420/AND_GATE.git f:/verilog_sva_gh_scraper/data/full_repos/477998813
git clone --depth 1 --no-tags https://github.com/vinayakkp2000/Multiplication-FSM-Using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/478113973
git clone --depth 1 --no-tags https://github.com/Jerpin/Traffic-light.git f:/verilog_sva_gh_scraper/data/full_repos/479082840
git clone --depth 1 --no-tags https://github.com/anish7503/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/480770145
git clone --depth 1 --no-tags https://github.com/knifter/xilinx-cores.git f:/verilog_sva_gh_scraper/data/full_repos/480743984
git clone --depth 1 --no-tags https://github.com/alihusain01/lab7-ECE385.git f:/verilog_sva_gh_scraper/data/full_repos/475273330
git clone --depth 1 --no-tags https://github.com/iM0use/verilogBeginner.git f:/verilog_sva_gh_scraper/data/full_repos/475231219
git clone --depth 1 --no-tags https://github.com/Bhagyashreeshet/01fe19bec236.git f:/verilog_sva_gh_scraper/data/full_repos/477804981
git clone --depth 1 --no-tags https://github.com/torbrodtkorb/riscv-old.git f:/verilog_sva_gh_scraper/data/full_repos/480580189
git clone --depth 1 --no-tags https://github.com/YinChian/Normal_HW2.git f:/verilog_sva_gh_scraper/data/full_repos/480334113
git clone --depth 1 --no-tags https://github.com/Francis1408/LAOCII.git f:/verilog_sva_gh_scraper/data/full_repos/479484198
git clone --depth 1 --no-tags https://github.com/kld1997/TTU_Verilog_2021.git f:/verilog_sva_gh_scraper/data/full_repos/480496110
git clone --depth 1 --no-tags https://github.com/GuangG8763/Verilog_LTC2992.git f:/verilog_sva_gh_scraper/data/full_repos/476651676
git clone --depth 1 --no-tags https://github.com/Tatev2919/DRP.git f:/verilog_sva_gh_scraper/data/full_repos/476287288
git clone --depth 1 --no-tags https://github.com/charlotte-mu/ICC2018_univ.git f:/verilog_sva_gh_scraper/data/full_repos/476243322
git clone --depth 1 --no-tags https://github.com/jacobcwildes/Pong-Game.git f:/verilog_sva_gh_scraper/data/full_repos/476123937
git clone --depth 1 --no-tags https://github.com/AnDa-creator/EE739-6stage-IITB_RISC.git f:/verilog_sva_gh_scraper/data/full_repos/477054115
git clone --depth 1 --no-tags https://github.com/jeffdi/my_project.git f:/verilog_sva_gh_scraper/data/full_repos/478309803
git clone --depth 1 --no-tags https://github.com/MikeS11/Test_Patterns_YC.git f:/verilog_sva_gh_scraper/data/full_repos/477243413
git clone --depth 1 --no-tags https://github.com/gohil-vasudev/DETERRENT.git f:/verilog_sva_gh_scraper/data/full_repos/477425208
git clone --depth 1 --no-tags https://github.com/patwarind/Overlap_Free_Karatsuba_algorithm_for_Multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/478029422
git clone --depth 1 --no-tags https://github.com/Matris12/REG-8-12-16.git f:/verilog_sva_gh_scraper/data/full_repos/479420746
git clone --depth 1 --no-tags https://github.com/ShreedeviAngadi/verilogcode.git f:/verilog_sva_gh_scraper/data/full_repos/479285931
git clone --depth 1 --no-tags https://github.com/deleacynthia/Baggage-Drop-.git f:/verilog_sva_gh_scraper/data/full_repos/479145199
git clone --depth 1 --no-tags https://github.com/james5044/SoC_risc.git f:/verilog_sva_gh_scraper/data/full_repos/479266025
git clone --depth 1 --no-tags https://github.com/108062138/CLOCK.git f:/verilog_sva_gh_scraper/data/full_repos/479397243
git clone --depth 1 --no-tags https://github.com/GRitt3r/ComparchLab7.git f:/verilog_sva_gh_scraper/data/full_repos/481427813
git clone --depth 1 --no-tags https://github.com/QuaATran/comp_arch_lab_7.git f:/verilog_sva_gh_scraper/data/full_repos/481752113
git clone --depth 1 --no-tags https://github.com/wove2006/-tcpiptoy.git f:/verilog_sva_gh_scraper/data/full_repos/481442936
git clone --depth 1 --no-tags https://github.com/thomasharley/DSL-MICRO.git f:/verilog_sva_gh_scraper/data/full_repos/480018366
git clone --depth 1 --no-tags https://github.com/Darcywantloli/blocking-and-noblocking.git f:/verilog_sva_gh_scraper/data/full_repos/479994248
git clone --depth 1 --no-tags https://github.com/Ablabla0403/yosys_tmp.git f:/verilog_sva_gh_scraper/data/full_repos/480061985
git clone --depth 1 --no-tags https://github.com/donghoon-io/spring2022comporg_lab1.git f:/verilog_sva_gh_scraper/data/full_repos/477297088
git clone --depth 1 --no-tags https://github.com/raadkhan/Interactive-RISC-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/477506016
git clone --depth 1 --no-tags https://github.com/21madanputlekar/Assignment_1.git f:/verilog_sva_gh_scraper/data/full_repos/477669012
git clone --depth 1 --no-tags https://github.com/01fe20bec415/upcounter.git f:/verilog_sva_gh_scraper/data/full_repos/477813404
git clone --depth 1 --no-tags https://github.com/ninadshenvi/Full-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/477828431
git clone --depth 1 --no-tags https://github.com/Sumith-Dandgall/UP_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/477779484
git clone --depth 1 --no-tags https://github.com/Sumith-Dandgall/SR_FF.git f:/verilog_sva_gh_scraper/data/full_repos/477775914
git clone --depth 1 --no-tags https://github.com/igarg2001/MIPS-Multicycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/477722715
git clone --depth 1 --no-tags https://github.com/01fe19bec163/Pipelining.git f:/verilog_sva_gh_scraper/data/full_repos/477792469
git clone --depth 1 --no-tags https://github.com/01fe20bec427/Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/477790065
git clone --depth 1 --no-tags https://github.com/charan8095181918/half-adder-verliog-code.git f:/verilog_sva_gh_scraper/data/full_repos/477597034
git clone --depth 1 --no-tags https://github.com/depegie/adc-dac.git f:/verilog_sva_gh_scraper/data/full_repos/477152301
git clone --depth 1 --no-tags https://github.com/acarlaguerra/CPU-InfraHard.git f:/verilog_sva_gh_scraper/data/full_repos/476744724
git clone --depth 1 --no-tags https://github.com/ninadshenvi/-Ripple_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/477825926
git clone --depth 1 --no-tags https://github.com/deleacynthia/Maze-Wall-Follower-Algorithm-.git f:/verilog_sva_gh_scraper/data/full_repos/479143108
git clone --depth 1 --no-tags https://github.com/SykpeWookal/USTC_Course_2020SP.git f:/verilog_sva_gh_scraper/data/full_repos/479600627
git clone --depth 1 --no-tags https://github.com/SaiVardhan3/GCD_FSM_using_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/477964326
git clone --depth 1 --no-tags https://github.com/vinayakkp2000/Assignment--2.git f:/verilog_sva_gh_scraper/data/full_repos/478113645
git clone --depth 1 --no-tags https://github.com/josue-UBA/bimestre-4-CLP.git f:/verilog_sva_gh_scraper/data/full_repos/477877520
git clone --depth 1 --no-tags https://github.com/engeeinfo/moore-example.git f:/verilog_sva_gh_scraper/data/full_repos/477987194
git clone --depth 1 --no-tags https://github.com/ninadshenvi/Half-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/477829436
git clone --depth 1 --no-tags https://github.com/Prajwalsn17/Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/478042264
git clone --depth 1 --no-tags https://github.com/antonblaise/CAD-assignment-batch01.git f:/verilog_sva_gh_scraper/data/full_repos/479094658
git clone --depth 1 --no-tags https://github.com/01fe20bec426/decoder.git f:/verilog_sva_gh_scraper/data/full_repos/477637844
git clone --depth 1 --no-tags https://github.com/01fe20bec426/assignment2.git f:/verilog_sva_gh_scraper/data/full_repos/477653917
git clone --depth 1 --no-tags https://github.com/01fe20bec413/decoder.git f:/verilog_sva_gh_scraper/data/full_repos/477646161
git clone --depth 1 --no-tags https://github.com/01fe19bec085/01FE19BEC085.git f:/verilog_sva_gh_scraper/data/full_repos/477682642
git clone --depth 1 --no-tags https://github.com/Prudhvi-Nath-Reddy/Icecream-Vending-machine-logic.git f:/verilog_sva_gh_scraper/data/full_repos/481385920
git clone --depth 1 --no-tags https://github.com/wove2006/-nysa-sata.git f:/verilog_sva_gh_scraper/data/full_repos/481440121
git clone --depth 1 --no-tags https://github.com/elec-tra/RISC_V_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/481307378
git clone --depth 1 --no-tags https://github.com/dac70r/EE2026-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/478301870
git clone --depth 1 --no-tags https://github.com/SushmitaHubballi/3-to-8-decoder.git f:/verilog_sva_gh_scraper/data/full_repos/477371822
