# Sklansky adder SystemVerilog

## What's this?
This is a Valency-2 (radix-2) sklansky adder.


## Possible improvements
- Introduce Valency-3 or Valency-4 groups
- Add better (more explicit buffering logic).


CC Franciszek Moszczuk
