{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665779638847 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665779638850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 14 17:33:57 2022 " "Processing started: Fri Oct 14 17:33:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665779638850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665779638850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off praticaII -c praticaII " "Command: quartus_map --read_settings_files=on --write_settings_files=off praticaII -c praticaII" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665779638850 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1665779642584 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fsm.v(18) " "Verilog HDL information at fsm.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "fsm.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/fsm.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1665779642883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665779642896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665779642896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romlpm.v 1 1 " "Found 1 design units, including 1 entities, in source file romlpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 romlpm " "Found entity 1: romlpm" {  } { { "romlpm.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/romlpm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665779642914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665779642914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramlpm.v 1 1 " "Found 1 design units, including 1 entities, in source file ramlpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramlpm " "Found entity 1: ramlpm" {  } { { "ramlpm.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/ramlpm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665779642927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665779642927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/ir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665779642954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665779642954 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus II megafunction library" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1665779642966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665779642969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665779642969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a.v 1 1 " "Found 1 design units, including 1 entities, in source file a.v" { { "Info" "ISGN_ENTITY_NAME" "1 a " "Found entity 1: a" {  } { { "a.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/a.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665779642989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665779642989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665779643003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665779643003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g.v 1 1 " "Found 1 design units, including 1 entities, in source file g.v" { { "Info" "ISGN_ENTITY_NAME" "1 g " "Found entity 1: g" {  } { { "g.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/g.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665779643030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665779643030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr.v 1 1 " "Found 1 design units, including 1 entities, in source file addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr " "Found entity 1: addr" {  } { { "addr.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/addr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665779643054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665779643054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dout.v 1 1 " "Found 1 design units, including 1 entities, in source file dout.v" { { "Info" "ISGN_ENTITY_NAME" "1 dout " "Found entity 1: dout" {  } { { "dout.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/dout.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665779643077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665779643077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665779643088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665779643088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/registrador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665779643109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665779643109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r0 R0 processador.v(3) " "Verilog HDL Declaration information at processador.v(3): object \"r0\" differs only in case from object \"R0\" in the same scope" {  } { { "processador.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/processador.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665779643130 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r1 R1 processador.v(3) " "Verilog HDL Declaration information at processador.v(3): object \"r1\" differs only in case from object \"R1\" in the same scope" {  } { { "processador.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/processador.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665779643130 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r2 R2 processador.v(3) " "Verilog HDL Declaration information at processador.v(3): object \"r2\" differs only in case from object \"R2\" in the same scope" {  } { { "processador.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/processador.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665779643130 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r3 R3 processador.v(3) " "Verilog HDL Declaration information at processador.v(3): object \"r3\" differs only in case from object \"R3\" in the same scope" {  } { { "processador.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/processador.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665779643132 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r4 R4 processador.v(9) " "Verilog HDL Declaration information at processador.v(9): object \"r4\" differs only in case from object \"R4\" in the same scope" {  } { { "processador.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/processador.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665779643132 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r5 R5 processador.v(9) " "Verilog HDL Declaration information at processador.v(9): object \"r5\" differs only in case from object \"R5\" in the same scope" {  } { { "processador.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/processador.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665779643132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.v 1 1 " "Found 1 design units, including 1 entities, in source file processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/processador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665779643133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665779643133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_bench " "Found entity 1: test_bench" {  } { { "test_bench.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/test_bench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665779643141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665779643141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resetn test_bench.v(103) " "Verilog HDL Implicit Net warning at test_bench.v(103): created implicit net for \"resetn\"" {  } { { "test_bench.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/test_bench.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665779643142 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador " "Elaborating entity \"processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1665779643517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romlpm romlpm:MEM_INSTRUCAO " "Elaborating entity \"romlpm\" for hierarchy \"romlpm:MEM_INSTRUCAO\"" {  } { { "processador.v" "MEM_INSTRUCAO" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/processador.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779643548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram romlpm:MEM_INSTRUCAO\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"romlpm:MEM_INSTRUCAO\|altsyncram:altsyncram_component\"" {  } { { "romlpm.v" "altsyncram_component" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/romlpm.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779643936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "romlpm:MEM_INSTRUCAO\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"romlpm:MEM_INSTRUCAO\|altsyncram:altsyncram_component\"" {  } { { "romlpm.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/romlpm.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665779643962 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "romlpm:MEM_INSTRUCAO\|altsyncram:altsyncram_component " "Instantiated megafunction \"romlpm:MEM_INSTRUCAO\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779643962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779643962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file romlpm.mif " "Parameter \"init_file\" = \"romlpm.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779643962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779643962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779643962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779643962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779643962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779643962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779643962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779643962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779643962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779643962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779643962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779643962 ""}  } { { "romlpm.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/romlpm.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1665779643962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_em91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_em91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_em91 " "Found entity 1: altsyncram_em91" {  } { { "db/altsyncram_em91.tdf" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/db/altsyncram_em91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665779644170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665779644170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_em91 romlpm:MEM_INSTRUCAO\|altsyncram:altsyncram_component\|altsyncram_em91:auto_generated " "Elaborating entity \"altsyncram_em91\" for hierarchy \"romlpm:MEM_INSTRUCAO\|altsyncram:altsyncram_component\|altsyncram_em91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779644176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramlpm ramlpm:MEM_DADOS " "Elaborating entity \"ramlpm\" for hierarchy \"ramlpm:MEM_DADOS\"" {  } { { "processador.v" "MEM_DADOS" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/processador.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779644211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ramlpm:MEM_DADOS\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ramlpm:MEM_DADOS\|altsyncram:altsyncram_component\"" {  } { { "ramlpm.v" "altsyncram_component" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/ramlpm.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779644245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ramlpm:MEM_DADOS\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ramlpm:MEM_DADOS\|altsyncram:altsyncram_component\"" {  } { { "ramlpm.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/ramlpm.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665779644292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ramlpm:MEM_DADOS\|altsyncram:altsyncram_component " "Instantiated megafunction \"ramlpm:MEM_DADOS\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779644293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779644293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ramlpm.mif " "Parameter \"init_file\" = \"ramlpm.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779644293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779644293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779644293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779644293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779644293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779644293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779644293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779644293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779644293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779644293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779644293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779644293 ""}  } { { "ramlpm.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/ramlpm.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1665779644293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6vc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6vc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6vc1 " "Found entity 1: altsyncram_6vc1" {  } { { "db/altsyncram_6vc1.tdf" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/db/altsyncram_6vc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665779644427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665779644427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6vc1 ramlpm:MEM_DADOS\|altsyncram:altsyncram_component\|altsyncram_6vc1:auto_generated " "Elaborating entity \"altsyncram_6vc1\" for hierarchy \"ramlpm:MEM_DADOS\|altsyncram:altsyncram_component\|altsyncram_6vc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779644427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:IR " "Elaborating entity \"ir\" for hierarchy \"ir:IR\"" {  } { { "processador.v" "IR" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/processador.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779644462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:Control_FSM " "Elaborating entity \"fsm\" for hierarchy \"fsm:Control_FSM\"" {  } { { "processador.v" "Control_FSM" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/processador.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779644512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:MUX " "Elaborating entity \"mux\" for hierarchy \"mux:MUX\"" {  } { { "processador.v" "MUX" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/processador.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779644536 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_ir mux.v(9) " "Verilog HDL Always Construct warning at mux.v(9): variable \"reg_ir\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665779644573 "|processador|mux:MUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r0 mux.v(10) " "Verilog HDL Always Construct warning at mux.v(10): variable \"r0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665779644574 "|processador|mux:MUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r1 mux.v(11) " "Verilog HDL Always Construct warning at mux.v(11): variable \"r1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665779644574 "|processador|mux:MUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r2 mux.v(12) " "Verilog HDL Always Construct warning at mux.v(12): variable \"r2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665779644574 "|processador|mux:MUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r3 mux.v(13) " "Verilog HDL Always Construct warning at mux.v(13): variable \"r3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665779644574 "|processador|mux:MUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r4 mux.v(14) " "Verilog HDL Always Construct warning at mux.v(14): variable \"r4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665779644574 "|processador|mux:MUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r5 mux.v(15) " "Verilog HDL Always Construct warning at mux.v(15): variable \"r5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665779644574 "|processador|mux:MUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r6 mux.v(16) " "Verilog HDL Always Construct warning at mux.v(16): variable \"r6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665779644575 "|processador|mux:MUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r7 mux.v(17) " "Verilog HDL Always Construct warning at mux.v(17): variable \"r7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665779644575 "|processador|mux:MUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "g mux.v(18) " "Verilog HDL Always Construct warning at mux.v(18): variable \"g\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665779644576 "|processador|mux:MUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rx mux.v(21) " "Verilog HDL Always Construct warning at mux.v(21): variable \"rx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665779644576 "|processador|mux:MUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r0 mux.v(22) " "Verilog HDL Always Construct warning at mux.v(22): variable \"r0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665779644576 "|processador|mux:MUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r1 mux.v(23) " "Verilog HDL Always Construct warning at mux.v(23): variable \"r1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665779644577 "|processador|mux:MUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r2 mux.v(24) " "Verilog HDL Always Construct warning at mux.v(24): variable \"r2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665779644577 "|processador|mux:MUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r3 mux.v(25) " "Verilog HDL Always Construct warning at mux.v(25): variable \"r3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665779644577 "|processador|mux:MUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r4 mux.v(26) " "Verilog HDL Always Construct warning at mux.v(26): variable \"r4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665779644578 "|processador|mux:MUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r5 mux.v(27) " "Verilog HDL Always Construct warning at mux.v(27): variable \"r5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665779644578 "|processador|mux:MUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r6 mux.v(28) " "Verilog HDL Always Construct warning at mux.v(28): variable \"r6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665779644578 "|processador|mux:MUX"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux.v(21) " "Verilog HDL Case Statement warning at mux.v(21): incomplete case statement has no default case item" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 21 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665779644578 "|processador|mux:MUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ry mux.v(31) " "Verilog HDL Always Construct warning at mux.v(31): variable \"ry\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665779644578 "|processador|mux:MUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r0 mux.v(32) " "Verilog HDL Always Construct warning at mux.v(32): variable \"r0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665779644578 "|processador|mux:MUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r1 mux.v(33) " "Verilog HDL Always Construct warning at mux.v(33): variable \"r1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665779644578 "|processador|mux:MUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r2 mux.v(34) " "Verilog HDL Always Construct warning at mux.v(34): variable \"r2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665779644579 "|processador|mux:MUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r3 mux.v(35) " "Verilog HDL Always Construct warning at mux.v(35): variable \"r3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665779644579 "|processador|mux:MUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r4 mux.v(36) " "Verilog HDL Always Construct warning at mux.v(36): variable \"r4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665779644579 "|processador|mux:MUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r5 mux.v(37) " "Verilog HDL Always Construct warning at mux.v(37): variable \"r5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665779644579 "|processador|mux:MUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r6 mux.v(38) " "Verilog HDL Always Construct warning at mux.v(38): variable \"r6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665779644579 "|processador|mux:MUX"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux.v(31) " "Verilog HDL Case Statement warning at mux.v(31): incomplete case statement has no default case item" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 31 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665779644579 "|processador|mux:MUX"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux.v(8) " "Verilog HDL Case Statement warning at mux.v(8): incomplete case statement has no default case item" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665779644580 "|processador|mux:MUX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "buswires mux.v(7) " "Verilog HDL Always Construct warning at mux.v(7): inferring latch(es) for variable \"buswires\", which holds its previous value in one or more paths through the always construct" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665779644580 "|processador|mux:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[0\] mux.v(7) " "Inferred latch for \"buswires\[0\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644580 "|processador|mux:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[1\] mux.v(7) " "Inferred latch for \"buswires\[1\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644580 "|processador|mux:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[2\] mux.v(7) " "Inferred latch for \"buswires\[2\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644580 "|processador|mux:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[3\] mux.v(7) " "Inferred latch for \"buswires\[3\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644580 "|processador|mux:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[4\] mux.v(7) " "Inferred latch for \"buswires\[4\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644580 "|processador|mux:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[5\] mux.v(7) " "Inferred latch for \"buswires\[5\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644581 "|processador|mux:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[6\] mux.v(7) " "Inferred latch for \"buswires\[6\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644582 "|processador|mux:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[7\] mux.v(7) " "Inferred latch for \"buswires\[7\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644582 "|processador|mux:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[8\] mux.v(7) " "Inferred latch for \"buswires\[8\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644582 "|processador|mux:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[9\] mux.v(7) " "Inferred latch for \"buswires\[9\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644582 "|processador|mux:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[10\] mux.v(7) " "Inferred latch for \"buswires\[10\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644582 "|processador|mux:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[11\] mux.v(7) " "Inferred latch for \"buswires\[11\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644582 "|processador|mux:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[12\] mux.v(7) " "Inferred latch for \"buswires\[12\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644583 "|processador|mux:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[13\] mux.v(7) " "Inferred latch for \"buswires\[13\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644583 "|processador|mux:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[14\] mux.v(7) " "Inferred latch for \"buswires\[14\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644583 "|processador|mux:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[15\] mux.v(7) " "Inferred latch for \"buswires\[15\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644583 "|processador|mux:MUX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dout dout:DOUT " "Elaborating entity \"dout\" for hierarchy \"dout:DOUT\"" {  } { { "processador.v" "DOUT" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/processador.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779644590 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "buswires dout.v(8) " "Verilog HDL Always Construct warning at dout.v(8): variable \"buswires\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dout.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/dout.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665779644646 "|processador|dout:DOUT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dout_reg dout.v(6) " "Verilog HDL Always Construct warning at dout.v(6): inferring latch(es) for variable \"dout_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "dout.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/dout.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665779644647 "|processador|dout:DOUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_reg\[0\] dout.v(6) " "Inferred latch for \"dout_reg\[0\]\" at dout.v(6)" {  } { { "dout.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/dout.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644647 "|processador|dout:DOUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_reg\[1\] dout.v(6) " "Inferred latch for \"dout_reg\[1\]\" at dout.v(6)" {  } { { "dout.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/dout.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644648 "|processador|dout:DOUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_reg\[2\] dout.v(6) " "Inferred latch for \"dout_reg\[2\]\" at dout.v(6)" {  } { { "dout.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/dout.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644648 "|processador|dout:DOUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_reg\[3\] dout.v(6) " "Inferred latch for \"dout_reg\[3\]\" at dout.v(6)" {  } { { "dout.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/dout.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644648 "|processador|dout:DOUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_reg\[4\] dout.v(6) " "Inferred latch for \"dout_reg\[4\]\" at dout.v(6)" {  } { { "dout.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/dout.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644648 "|processador|dout:DOUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_reg\[5\] dout.v(6) " "Inferred latch for \"dout_reg\[5\]\" at dout.v(6)" {  } { { "dout.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/dout.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644649 "|processador|dout:DOUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_reg\[6\] dout.v(6) " "Inferred latch for \"dout_reg\[6\]\" at dout.v(6)" {  } { { "dout.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/dout.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644649 "|processador|dout:DOUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_reg\[7\] dout.v(6) " "Inferred latch for \"dout_reg\[7\]\" at dout.v(6)" {  } { { "dout.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/dout.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644649 "|processador|dout:DOUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_reg\[8\] dout.v(6) " "Inferred latch for \"dout_reg\[8\]\" at dout.v(6)" {  } { { "dout.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/dout.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644649 "|processador|dout:DOUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_reg\[9\] dout.v(6) " "Inferred latch for \"dout_reg\[9\]\" at dout.v(6)" {  } { { "dout.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/dout.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644650 "|processador|dout:DOUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_reg\[10\] dout.v(6) " "Inferred latch for \"dout_reg\[10\]\" at dout.v(6)" {  } { { "dout.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/dout.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644650 "|processador|dout:DOUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_reg\[11\] dout.v(6) " "Inferred latch for \"dout_reg\[11\]\" at dout.v(6)" {  } { { "dout.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/dout.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644650 "|processador|dout:DOUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_reg\[12\] dout.v(6) " "Inferred latch for \"dout_reg\[12\]\" at dout.v(6)" {  } { { "dout.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/dout.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644650 "|processador|dout:DOUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_reg\[13\] dout.v(6) " "Inferred latch for \"dout_reg\[13\]\" at dout.v(6)" {  } { { "dout.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/dout.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644651 "|processador|dout:DOUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_reg\[14\] dout.v(6) " "Inferred latch for \"dout_reg\[14\]\" at dout.v(6)" {  } { { "dout.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/dout.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644651 "|processador|dout:DOUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_reg\[15\] dout.v(6) " "Inferred latch for \"dout_reg\[15\]\" at dout.v(6)" {  } { { "dout.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/dout.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644651 "|processador|dout:DOUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr addr:ADDR " "Elaborating entity \"addr\" for hierarchy \"addr:ADDR\"" {  } { { "processador.v" "ADDR" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/processador.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779644660 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "buswires addr.v(8) " "Verilog HDL Always Construct warning at addr.v(8): variable \"buswires\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "addr.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/addr.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665779644678 "|processador|addr:ADDR"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_addr addr.v(6) " "Verilog HDL Always Construct warning at addr.v(6): inferring latch(es) for variable \"reg_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "addr.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/addr.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665779644678 "|processador|addr:ADDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[0\] addr.v(6) " "Inferred latch for \"reg_addr\[0\]\" at addr.v(6)" {  } { { "addr.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/addr.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644685 "|processador|addr:ADDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[1\] addr.v(6) " "Inferred latch for \"reg_addr\[1\]\" at addr.v(6)" {  } { { "addr.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/addr.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644685 "|processador|addr:ADDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[2\] addr.v(6) " "Inferred latch for \"reg_addr\[2\]\" at addr.v(6)" {  } { { "addr.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/addr.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644685 "|processador|addr:ADDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[3\] addr.v(6) " "Inferred latch for \"reg_addr\[3\]\" at addr.v(6)" {  } { { "addr.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/addr.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644685 "|processador|addr:ADDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[4\] addr.v(6) " "Inferred latch for \"reg_addr\[4\]\" at addr.v(6)" {  } { { "addr.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/addr.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644685 "|processador|addr:ADDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[5\] addr.v(6) " "Inferred latch for \"reg_addr\[5\]\" at addr.v(6)" {  } { { "addr.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/addr.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644685 "|processador|addr:ADDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[6\] addr.v(6) " "Inferred latch for \"reg_addr\[6\]\" at addr.v(6)" {  } { { "addr.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/addr.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644685 "|processador|addr:ADDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[7\] addr.v(6) " "Inferred latch for \"reg_addr\[7\]\" at addr.v(6)" {  } { { "addr.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/addr.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644685 "|processador|addr:ADDR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a a:A " "Elaborating entity \"a\" for hierarchy \"a:A\"" {  } { { "processador.v" "A" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/processador.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779644687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g g:G " "Elaborating entity \"g\" for hierarchy \"g:G\"" {  } { { "processador.v" "G" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/processador.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779644713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU " "Elaborating entity \"alu\" for hierarchy \"alu:ALU\"" {  } { { "processador.v" "ALU" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/processador.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779644814 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_a alu.v(9) " "Verilog HDL Always Construct warning at alu.v(9): variable \"reg_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665779644832 "|processador|alu:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "buswires alu.v(9) " "Verilog HDL Always Construct warning at alu.v(9): variable \"buswires\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665779644833 "|processador|alu:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_a alu.v(10) " "Verilog HDL Always Construct warning at alu.v(10): variable \"reg_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665779644834 "|processador|alu:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "buswires alu.v(10) " "Verilog HDL Always Construct warning at alu.v(10): variable \"buswires\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665779644834 "|processador|alu:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_a alu.v(11) " "Verilog HDL Always Construct warning at alu.v(11): variable \"reg_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665779644835 "|processador|alu:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "buswires alu.v(11) " "Verilog HDL Always Construct warning at alu.v(11): variable \"buswires\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665779644835 "|processador|alu:ALU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(8) " "Verilog HDL Case Statement warning at alu.v(8): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665779644835 "|processador|alu:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_alu alu.v(7) " "Verilog HDL Always Construct warning at alu.v(7): inferring latch(es) for variable \"reg_alu\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665779644837 "|processador|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_alu\[0\] alu.v(7) " "Inferred latch for \"reg_alu\[0\]\" at alu.v(7)" {  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644838 "|processador|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_alu\[1\] alu.v(7) " "Inferred latch for \"reg_alu\[1\]\" at alu.v(7)" {  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644838 "|processador|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_alu\[2\] alu.v(7) " "Inferred latch for \"reg_alu\[2\]\" at alu.v(7)" {  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644838 "|processador|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_alu\[3\] alu.v(7) " "Inferred latch for \"reg_alu\[3\]\" at alu.v(7)" {  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644838 "|processador|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_alu\[4\] alu.v(7) " "Inferred latch for \"reg_alu\[4\]\" at alu.v(7)" {  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644839 "|processador|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_alu\[5\] alu.v(7) " "Inferred latch for \"reg_alu\[5\]\" at alu.v(7)" {  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644839 "|processador|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_alu\[6\] alu.v(7) " "Inferred latch for \"reg_alu\[6\]\" at alu.v(7)" {  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644839 "|processador|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_alu\[7\] alu.v(7) " "Inferred latch for \"reg_alu\[7\]\" at alu.v(7)" {  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644839 "|processador|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_alu\[8\] alu.v(7) " "Inferred latch for \"reg_alu\[8\]\" at alu.v(7)" {  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644839 "|processador|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_alu\[9\] alu.v(7) " "Inferred latch for \"reg_alu\[9\]\" at alu.v(7)" {  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644839 "|processador|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_alu\[10\] alu.v(7) " "Inferred latch for \"reg_alu\[10\]\" at alu.v(7)" {  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644839 "|processador|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_alu\[11\] alu.v(7) " "Inferred latch for \"reg_alu\[11\]\" at alu.v(7)" {  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644839 "|processador|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_alu\[12\] alu.v(7) " "Inferred latch for \"reg_alu\[12\]\" at alu.v(7)" {  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644840 "|processador|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_alu\[13\] alu.v(7) " "Inferred latch for \"reg_alu\[13\]\" at alu.v(7)" {  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644840 "|processador|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_alu\[14\] alu.v(7) " "Inferred latch for \"reg_alu\[14\]\" at alu.v(7)" {  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644840 "|processador|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_alu\[15\] alu.v(7) " "Inferred latch for \"reg_alu\[15\]\" at alu.v(7)" {  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644840 "|processador|alu:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:COUNTER_R7 " "Elaborating entity \"counter\" for hierarchy \"counter:COUNTER_R7\"" {  } { { "processador.v" "COUNTER_R7" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/processador.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779644913 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address counter.v(9) " "Verilog HDL Always Construct warning at counter.v(9): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "counter.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/counter.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665779644945 "|processador|counter:COUNTER_R7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 counter.v(9) " "Verilog HDL assignment warning at counter.v(9): truncated value with size 32 to match size of target (5)" {  } { { "counter.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/counter.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665779644950 "|processador|counter:COUNTER_R7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "buswires counter.v(11) " "Verilog HDL Always Construct warning at counter.v(11): variable \"buswires\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "counter.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/counter.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665779644950 "|processador|counter:COUNTER_R7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r7 counter.v(7) " "Verilog HDL Always Construct warning at counter.v(7): inferring latch(es) for variable \"r7\", which holds its previous value in one or more paths through the always construct" {  } { { "counter.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/counter.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665779644950 "|processador|counter:COUNTER_R7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[0\] counter.v(7) " "Inferred latch for \"r7\[0\]\" at counter.v(7)" {  } { { "counter.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/counter.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644951 "|processador|counter:COUNTER_R7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[1\] counter.v(7) " "Inferred latch for \"r7\[1\]\" at counter.v(7)" {  } { { "counter.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/counter.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644951 "|processador|counter:COUNTER_R7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[2\] counter.v(7) " "Inferred latch for \"r7\[2\]\" at counter.v(7)" {  } { { "counter.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/counter.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644951 "|processador|counter:COUNTER_R7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[3\] counter.v(7) " "Inferred latch for \"r7\[3\]\" at counter.v(7)" {  } { { "counter.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/counter.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644951 "|processador|counter:COUNTER_R7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[4\] counter.v(7) " "Inferred latch for \"r7\[4\]\" at counter.v(7)" {  } { { "counter.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/counter.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644951 "|processador|counter:COUNTER_R7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[5\] counter.v(7) " "Inferred latch for \"r7\[5\]\" at counter.v(7)" {  } { { "counter.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/counter.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644951 "|processador|counter:COUNTER_R7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[6\] counter.v(7) " "Inferred latch for \"r7\[6\]\" at counter.v(7)" {  } { { "counter.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/counter.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644951 "|processador|counter:COUNTER_R7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[7\] counter.v(7) " "Inferred latch for \"r7\[7\]\" at counter.v(7)" {  } { { "counter.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/counter.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644951 "|processador|counter:COUNTER_R7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[8\] counter.v(7) " "Inferred latch for \"r7\[8\]\" at counter.v(7)" {  } { { "counter.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/counter.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644951 "|processador|counter:COUNTER_R7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[9\] counter.v(7) " "Inferred latch for \"r7\[9\]\" at counter.v(7)" {  } { { "counter.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/counter.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644951 "|processador|counter:COUNTER_R7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[10\] counter.v(7) " "Inferred latch for \"r7\[10\]\" at counter.v(7)" {  } { { "counter.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/counter.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644951 "|processador|counter:COUNTER_R7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[11\] counter.v(7) " "Inferred latch for \"r7\[11\]\" at counter.v(7)" {  } { { "counter.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/counter.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644953 "|processador|counter:COUNTER_R7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[12\] counter.v(7) " "Inferred latch for \"r7\[12\]\" at counter.v(7)" {  } { { "counter.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/counter.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644953 "|processador|counter:COUNTER_R7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[13\] counter.v(7) " "Inferred latch for \"r7\[13\]\" at counter.v(7)" {  } { { "counter.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/counter.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644953 "|processador|counter:COUNTER_R7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[14\] counter.v(7) " "Inferred latch for \"r7\[14\]\" at counter.v(7)" {  } { { "counter.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/counter.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644954 "|processador|counter:COUNTER_R7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[15\] counter.v(7) " "Inferred latch for \"r7\[15\]\" at counter.v(7)" {  } { { "counter.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/counter.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665779644954 "|processador|counter:COUNTER_R7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:R0 " "Elaborating entity \"registrador\" for hierarchy \"registrador:R0\"" {  } { { "processador.v" "R0" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/processador.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665779644959 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_addr\[15\] " "Net \"reg_addr\[15\]\" is missing source, defaulting to GND" {  } { { "processador.v" "reg_addr\[15\]" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665779645115 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_addr\[14\] " "Net \"reg_addr\[14\]\" is missing source, defaulting to GND" {  } { { "processador.v" "reg_addr\[14\]" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665779645115 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_addr\[13\] " "Net \"reg_addr\[13\]\" is missing source, defaulting to GND" {  } { { "processador.v" "reg_addr\[13\]" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665779645115 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_addr\[12\] " "Net \"reg_addr\[12\]\" is missing source, defaulting to GND" {  } { { "processador.v" "reg_addr\[12\]" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665779645115 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_addr\[11\] " "Net \"reg_addr\[11\]\" is missing source, defaulting to GND" {  } { { "processador.v" "reg_addr\[11\]" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665779645115 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_addr\[10\] " "Net \"reg_addr\[10\]\" is missing source, defaulting to GND" {  } { { "processador.v" "reg_addr\[10\]" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665779645115 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_addr\[9\] " "Net \"reg_addr\[9\]\" is missing source, defaulting to GND" {  } { { "processador.v" "reg_addr\[9\]" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665779645115 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_addr\[8\] " "Net \"reg_addr\[8\]\" is missing source, defaulting to GND" {  } { { "processador.v" "reg_addr\[8\]" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665779645115 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665779645115 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_addr\[15\] " "Net \"reg_addr\[15\]\" is missing source, defaulting to GND" {  } { { "processador.v" "reg_addr\[15\]" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665779645118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_addr\[14\] " "Net \"reg_addr\[14\]\" is missing source, defaulting to GND" {  } { { "processador.v" "reg_addr\[14\]" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665779645118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_addr\[13\] " "Net \"reg_addr\[13\]\" is missing source, defaulting to GND" {  } { { "processador.v" "reg_addr\[13\]" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665779645118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_addr\[12\] " "Net \"reg_addr\[12\]\" is missing source, defaulting to GND" {  } { { "processador.v" "reg_addr\[12\]" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665779645118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_addr\[11\] " "Net \"reg_addr\[11\]\" is missing source, defaulting to GND" {  } { { "processador.v" "reg_addr\[11\]" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665779645118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_addr\[10\] " "Net \"reg_addr\[10\]\" is missing source, defaulting to GND" {  } { { "processador.v" "reg_addr\[10\]" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665779645118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_addr\[9\] " "Net \"reg_addr\[9\]\" is missing source, defaulting to GND" {  } { { "processador.v" "reg_addr\[9\]" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665779645118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_addr\[8\] " "Net \"reg_addr\[8\]\" is missing source, defaulting to GND" {  } { { "processador.v" "reg_addr\[8\]" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665779645118 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665779645118 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "counter:COUNTER_R7\|r7\[5\] " "LATCH primitive \"counter:COUNTER_R7\|r7\[5\]\" is permanently disabled" {  } { { "counter.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/counter.v" 7 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1665779645386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "counter:COUNTER_R7\|r7\[6\] " "LATCH primitive \"counter:COUNTER_R7\|r7\[6\]\" is permanently disabled" {  } { { "counter.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/counter.v" 7 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1665779645387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "counter:COUNTER_R7\|r7\[7\] " "LATCH primitive \"counter:COUNTER_R7\|r7\[7\]\" is permanently disabled" {  } { { "counter.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/counter.v" 7 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1665779645387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "counter:COUNTER_R7\|r7\[8\] " "LATCH primitive \"counter:COUNTER_R7\|r7\[8\]\" is permanently disabled" {  } { { "counter.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/counter.v" 7 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1665779645387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "counter:COUNTER_R7\|r7\[9\] " "LATCH primitive \"counter:COUNTER_R7\|r7\[9\]\" is permanently disabled" {  } { { "counter.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/counter.v" 7 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1665779645387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "counter:COUNTER_R7\|r7\[10\] " "LATCH primitive \"counter:COUNTER_R7\|r7\[10\]\" is permanently disabled" {  } { { "counter.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/counter.v" 7 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1665779645388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "counter:COUNTER_R7\|r7\[11\] " "LATCH primitive \"counter:COUNTER_R7\|r7\[11\]\" is permanently disabled" {  } { { "counter.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/counter.v" 7 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1665779645388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "counter:COUNTER_R7\|r7\[12\] " "LATCH primitive \"counter:COUNTER_R7\|r7\[12\]\" is permanently disabled" {  } { { "counter.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/counter.v" 7 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1665779645388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "counter:COUNTER_R7\|r7\[13\] " "LATCH primitive \"counter:COUNTER_R7\|r7\[13\]\" is permanently disabled" {  } { { "counter.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/counter.v" 7 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1665779645388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "counter:COUNTER_R7\|r7\[14\] " "LATCH primitive \"counter:COUNTER_R7\|r7\[14\]\" is permanently disabled" {  } { { "counter.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/counter.v" 7 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1665779645388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "counter:COUNTER_R7\|r7\[15\] " "LATCH primitive \"counter:COUNTER_R7\|r7\[15\]\" is permanently disabled" {  } { { "counter.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/counter.v" 7 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1665779645389 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1665779646711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:MUX\|buswires\[0\] " "Latch mux:MUX\|buswires\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:Control_FSM\|select\[0\] " "Ports D and ENA on the latch are fed by the same signal fsm:Control_FSM\|select\[0\]" {  } { { "fsm.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/fsm.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665779646777 ""}  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665779646777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:MUX\|buswires\[1\] " "Latch mux:MUX\|buswires\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:Control_FSM\|select\[0\] " "Ports D and ENA on the latch are fed by the same signal fsm:Control_FSM\|select\[0\]" {  } { { "fsm.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/fsm.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665779646777 ""}  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665779646777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:MUX\|buswires\[2\] " "Latch mux:MUX\|buswires\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:Control_FSM\|select\[0\] " "Ports D and ENA on the latch are fed by the same signal fsm:Control_FSM\|select\[0\]" {  } { { "fsm.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/fsm.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665779646778 ""}  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665779646778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:MUX\|buswires\[3\] " "Latch mux:MUX\|buswires\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:Control_FSM\|select\[0\] " "Ports D and ENA on the latch are fed by the same signal fsm:Control_FSM\|select\[0\]" {  } { { "fsm.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/fsm.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665779646778 ""}  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665779646778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:MUX\|buswires\[4\] " "Latch mux:MUX\|buswires\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:Control_FSM\|select\[0\] " "Ports D and ENA on the latch are fed by the same signal fsm:Control_FSM\|select\[0\]" {  } { { "fsm.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/fsm.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665779646778 ""}  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665779646778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:MUX\|buswires\[5\] " "Latch mux:MUX\|buswires\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:Control_FSM\|select\[0\] " "Ports D and ENA on the latch are fed by the same signal fsm:Control_FSM\|select\[0\]" {  } { { "fsm.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/fsm.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665779646779 ""}  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665779646779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:MUX\|buswires\[6\] " "Latch mux:MUX\|buswires\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:Control_FSM\|select\[0\] " "Ports D and ENA on the latch are fed by the same signal fsm:Control_FSM\|select\[0\]" {  } { { "fsm.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/fsm.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665779646779 ""}  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665779646779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:MUX\|buswires\[7\] " "Latch mux:MUX\|buswires\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:Control_FSM\|select\[0\] " "Ports D and ENA on the latch are fed by the same signal fsm:Control_FSM\|select\[0\]" {  } { { "fsm.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/fsm.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665779646780 ""}  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665779646780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:MUX\|buswires\[8\] " "Latch mux:MUX\|buswires\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:Control_FSM\|select\[0\] " "Ports D and ENA on the latch are fed by the same signal fsm:Control_FSM\|select\[0\]" {  } { { "fsm.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/fsm.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665779646780 ""}  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665779646780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:MUX\|buswires\[9\] " "Latch mux:MUX\|buswires\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:Control_FSM\|select\[2\] " "Ports D and ENA on the latch are fed by the same signal fsm:Control_FSM\|select\[2\]" {  } { { "fsm.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/fsm.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665779646780 ""}  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665779646780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:MUX\|buswires\[10\] " "Latch mux:MUX\|buswires\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:Control_FSM\|select\[2\] " "Ports D and ENA on the latch are fed by the same signal fsm:Control_FSM\|select\[2\]" {  } { { "fsm.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/fsm.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665779646781 ""}  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665779646781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:MUX\|buswires\[11\] " "Latch mux:MUX\|buswires\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:Control_FSM\|select\[2\] " "Ports D and ENA on the latch are fed by the same signal fsm:Control_FSM\|select\[2\]" {  } { { "fsm.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/fsm.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665779646781 ""}  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665779646781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:MUX\|buswires\[12\] " "Latch mux:MUX\|buswires\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:Control_FSM\|select\[2\] " "Ports D and ENA on the latch are fed by the same signal fsm:Control_FSM\|select\[2\]" {  } { { "fsm.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/fsm.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665779646782 ""}  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665779646782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:MUX\|buswires\[13\] " "Latch mux:MUX\|buswires\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:Control_FSM\|select\[2\] " "Ports D and ENA on the latch are fed by the same signal fsm:Control_FSM\|select\[2\]" {  } { { "fsm.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/fsm.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665779646782 ""}  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665779646782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:MUX\|buswires\[14\] " "Latch mux:MUX\|buswires\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:Control_FSM\|select\[2\] " "Ports D and ENA on the latch are fed by the same signal fsm:Control_FSM\|select\[2\]" {  } { { "fsm.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/fsm.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665779646782 ""}  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665779646782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:MUX\|buswires\[15\] " "Latch mux:MUX\|buswires\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:Control_FSM\|select\[2\] " "Ports D and ENA on the latch are fed by the same signal fsm:Control_FSM\|select\[2\]" {  } { { "fsm.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/fsm.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665779646783 ""}  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665779646783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:ALU\|reg_alu\[0\] " "Latch alu:ALU\|reg_alu\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:Control_FSM\|ula\[1\] " "Ports D and ENA on the latch are fed by the same signal fsm:Control_FSM\|ula\[1\]" {  } { { "fsm.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/fsm.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665779646783 ""}  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665779646783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:ALU\|reg_alu\[1\] " "Latch alu:ALU\|reg_alu\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:Control_FSM\|ula\[1\] " "Ports D and ENA on the latch are fed by the same signal fsm:Control_FSM\|ula\[1\]" {  } { { "fsm.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/fsm.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665779646784 ""}  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665779646784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:ALU\|reg_alu\[2\] " "Latch alu:ALU\|reg_alu\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:Control_FSM\|ula\[1\] " "Ports D and ENA on the latch are fed by the same signal fsm:Control_FSM\|ula\[1\]" {  } { { "fsm.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/fsm.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665779646784 ""}  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665779646784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:ALU\|reg_alu\[3\] " "Latch alu:ALU\|reg_alu\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:Control_FSM\|ula\[1\] " "Ports D and ENA on the latch are fed by the same signal fsm:Control_FSM\|ula\[1\]" {  } { { "fsm.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/fsm.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665779646784 ""}  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665779646784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:ALU\|reg_alu\[4\] " "Latch alu:ALU\|reg_alu\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:Control_FSM\|ula\[1\] " "Ports D and ENA on the latch are fed by the same signal fsm:Control_FSM\|ula\[1\]" {  } { { "fsm.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/fsm.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665779646785 ""}  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665779646785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:ALU\|reg_alu\[5\] " "Latch alu:ALU\|reg_alu\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:Control_FSM\|ula\[1\] " "Ports D and ENA on the latch are fed by the same signal fsm:Control_FSM\|ula\[1\]" {  } { { "fsm.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/fsm.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665779646785 ""}  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665779646785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:ALU\|reg_alu\[6\] " "Latch alu:ALU\|reg_alu\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:Control_FSM\|ula\[1\] " "Ports D and ENA on the latch are fed by the same signal fsm:Control_FSM\|ula\[1\]" {  } { { "fsm.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/fsm.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665779646785 ""}  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665779646785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:ALU\|reg_alu\[7\] " "Latch alu:ALU\|reg_alu\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:Control_FSM\|ula\[1\] " "Ports D and ENA on the latch are fed by the same signal fsm:Control_FSM\|ula\[1\]" {  } { { "fsm.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/fsm.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665779646786 ""}  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665779646786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:ALU\|reg_alu\[8\] " "Latch alu:ALU\|reg_alu\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:Control_FSM\|ula\[1\] " "Ports D and ENA on the latch are fed by the same signal fsm:Control_FSM\|ula\[1\]" {  } { { "fsm.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/fsm.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665779646786 ""}  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665779646786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:ALU\|reg_alu\[9\] " "Latch alu:ALU\|reg_alu\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:Control_FSM\|ula\[1\] " "Ports D and ENA on the latch are fed by the same signal fsm:Control_FSM\|ula\[1\]" {  } { { "fsm.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/fsm.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665779646786 ""}  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665779646786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:ALU\|reg_alu\[10\] " "Latch alu:ALU\|reg_alu\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:Control_FSM\|ula\[1\] " "Ports D and ENA on the latch are fed by the same signal fsm:Control_FSM\|ula\[1\]" {  } { { "fsm.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/fsm.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665779646790 ""}  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665779646790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:ALU\|reg_alu\[11\] " "Latch alu:ALU\|reg_alu\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:Control_FSM\|ula\[1\] " "Ports D and ENA on the latch are fed by the same signal fsm:Control_FSM\|ula\[1\]" {  } { { "fsm.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/fsm.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665779646791 ""}  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665779646791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:ALU\|reg_alu\[12\] " "Latch alu:ALU\|reg_alu\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:Control_FSM\|ula\[1\] " "Ports D and ENA on the latch are fed by the same signal fsm:Control_FSM\|ula\[1\]" {  } { { "fsm.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/fsm.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665779646791 ""}  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665779646791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:ALU\|reg_alu\[13\] " "Latch alu:ALU\|reg_alu\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:Control_FSM\|ula\[1\] " "Ports D and ENA on the latch are fed by the same signal fsm:Control_FSM\|ula\[1\]" {  } { { "fsm.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/fsm.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665779646791 ""}  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665779646791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:ALU\|reg_alu\[14\] " "Latch alu:ALU\|reg_alu\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:Control_FSM\|ula\[1\] " "Ports D and ENA on the latch are fed by the same signal fsm:Control_FSM\|ula\[1\]" {  } { { "fsm.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/fsm.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665779646791 ""}  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665779646791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:ALU\|reg_alu\[15\] " "Latch alu:ALU\|reg_alu\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:Control_FSM\|ula\[1\] " "Ports D and ENA on the latch are fed by the same signal fsm:Control_FSM\|ula\[1\]" {  } { { "fsm.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/fsm.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665779646792 ""}  } { { "alu.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/alu.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665779646792 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1665779648233 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/output_files/praticaII.map.smsg " "Generated suppressed messages file C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/output_files/praticaII.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1665779648550 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1665779648974 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665779648974 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "resetn " "No output dependent on input pin \"resetn\"" {  } { { "processador.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/quartus/praticaII/processador.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665779649550 "|processador|resetn"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1665779649550 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "581 " "Implemented 581 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1665779649563 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1665779649563 ""} { "Info" "ICUT_CUT_TM_LCELLS" "481 " "Implemented 481 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1665779649563 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1665779649563 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1665779649563 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 145 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 145 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665779649674 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 14 17:34:09 2022 " "Processing ended: Fri Oct 14 17:34:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665779649674 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665779649674 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665779649674 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665779649674 ""}
