/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [19:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire [20:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [13:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  reg [5:0] celloutsig_0_50z;
  reg [13:0] celloutsig_0_5z;
  wire [9:0] celloutsig_0_69z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire [21:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [23:0] celloutsig_1_0z;
  wire [16:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [37:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [10:0] celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = !(celloutsig_0_10z ? celloutsig_0_19z : celloutsig_0_29z);
  assign celloutsig_1_12z = ~(celloutsig_1_3z[3] | in_data[112]);
  assign celloutsig_0_10z = ~(celloutsig_0_5z[5] | in_data[4]);
  assign celloutsig_0_13z = ~((celloutsig_0_6z[0] | celloutsig_0_6z[3]) & in_data[71]);
  assign celloutsig_0_26z = ~((celloutsig_0_18z[5] | celloutsig_0_7z[2]) & in_data[75]);
  assign celloutsig_0_35z = celloutsig_0_10z | ~(celloutsig_0_5z[2]);
  assign celloutsig_0_22z = celloutsig_0_10z | ~(celloutsig_0_16z);
  assign celloutsig_0_37z = ~(celloutsig_0_35z ^ in_data[83]);
  assign celloutsig_0_16z = ~(celloutsig_0_3z ^ celloutsig_0_11z[9]);
  assign celloutsig_1_10z = in_data[139:123] + { celloutsig_1_0z[9:1], celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_0z[23:14], celloutsig_1_12z } + { celloutsig_1_6z[6:0], celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_17z, celloutsig_1_16z };
  assign celloutsig_0_6z = { in_data[79:78], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } & in_data[5:1];
  assign celloutsig_0_20z = { celloutsig_0_7z[13], celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_2z } & celloutsig_0_5z[13:8];
  assign celloutsig_0_39z = { celloutsig_0_7z[17:7], celloutsig_0_6z, celloutsig_0_36z } === { celloutsig_0_24z[7:2], celloutsig_0_29z, celloutsig_0_18z, celloutsig_0_23z };
  assign celloutsig_1_15z = celloutsig_1_0z[12:6] <= celloutsig_1_10z[8:2];
  assign celloutsig_1_16z = celloutsig_1_10z[9:5] <= celloutsig_1_14z[23:19];
  assign celloutsig_0_29z = { celloutsig_0_5z[12], celloutsig_0_1z, celloutsig_0_23z } <= { celloutsig_0_9z[2:1], celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_31z = { celloutsig_0_28z[7:1], celloutsig_0_25z } <= { celloutsig_0_5z[13:8], celloutsig_0_19z, celloutsig_0_30z };
  assign celloutsig_1_1z = in_data[128:125] && celloutsig_1_0z[16:13];
  assign celloutsig_1_17z = { celloutsig_1_3z[7:5], celloutsig_1_9z } && { celloutsig_1_10z[5:3], celloutsig_1_12z };
  assign celloutsig_0_30z = { celloutsig_0_0z[2:1], celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_17z } && { celloutsig_0_14z[3:0], celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_4z };
  assign celloutsig_0_47z = ! { celloutsig_0_28z[10:9], celloutsig_0_31z, celloutsig_0_25z, celloutsig_0_39z };
  assign celloutsig_1_5z = ! celloutsig_1_0z[20:0];
  assign celloutsig_0_8z = ! { celloutsig_0_7z[18:6], celloutsig_0_4z };
  assign celloutsig_0_1z = celloutsig_0_0z || in_data[69:66];
  assign celloutsig_0_3z = celloutsig_0_0z[1] & ~(in_data[83]);
  assign celloutsig_0_4z = celloutsig_0_0z[2] & ~(celloutsig_0_1z);
  assign celloutsig_0_70z = celloutsig_0_2z & ~(celloutsig_0_11z[12]);
  assign celloutsig_1_7z = celloutsig_1_6z[2] & ~(celloutsig_1_4z[5]);
  assign celloutsig_0_2z = in_data[39] & ~(celloutsig_0_0z[2]);
  assign celloutsig_1_3z = celloutsig_1_0z[13:2] % { 1'h1, celloutsig_1_0z[16:6] };
  assign celloutsig_1_6z = { in_data[133:132], celloutsig_1_1z, celloutsig_1_4z } % { 1'h1, celloutsig_1_0z[15:7] };
  assign celloutsig_1_8z = { celloutsig_1_6z[2:0], celloutsig_1_6z } % { 1'h1, in_data[159:148] };
  assign celloutsig_0_69z = celloutsig_0_34z ? { celloutsig_0_13z, celloutsig_0_25z, celloutsig_0_14z, celloutsig_0_26z, celloutsig_0_10z, celloutsig_0_37z } : { celloutsig_0_12z, celloutsig_0_47z, celloutsig_0_50z, celloutsig_0_12z, celloutsig_0_31z };
  assign celloutsig_1_9z = { in_data[102:101], celloutsig_1_5z } != celloutsig_1_0z[5:3];
  assign celloutsig_1_19z = - { celloutsig_1_10z[14:6], celloutsig_1_15z };
  assign celloutsig_0_11z = - { celloutsig_0_9z[0], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_18z = - celloutsig_0_5z[10:5];
  assign celloutsig_0_19z = { celloutsig_0_11z[14:10], celloutsig_0_8z, celloutsig_0_14z } !== celloutsig_0_11z[15:5];
  assign celloutsig_0_28z = { in_data[68:58], celloutsig_0_9z } | celloutsig_0_24z[13:0];
  assign celloutsig_0_36z = & { celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z[3:1] };
  assign celloutsig_1_2z = & { celloutsig_1_1z, in_data[136:133] };
  assign celloutsig_0_21z = & { celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z[3:1] };
  assign celloutsig_1_13z = | { celloutsig_1_3z[7:2], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_25z = | { celloutsig_0_17z, celloutsig_0_23z };
  assign celloutsig_0_17z = | { celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_12z = ^ celloutsig_0_5z[9:0];
  assign celloutsig_1_4z = { celloutsig_1_0z[14:9], celloutsig_1_2z } <<< celloutsig_1_0z[9:3];
  assign celloutsig_0_9z = celloutsig_0_0z[2:0] <<< celloutsig_0_5z[10:8];
  assign celloutsig_0_24z = { celloutsig_0_20z[4:0], celloutsig_0_23z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_22z } <<< { in_data[46:28], celloutsig_0_16z, celloutsig_0_16z };
  assign celloutsig_0_0z = in_data[81:78] >>> in_data[68:65];
  assign celloutsig_1_0z = in_data[125:102] >>> in_data[137:114];
  assign celloutsig_1_14z = { celloutsig_1_0z[22:0], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_5z } - { in_data[172:156], celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_14z = celloutsig_0_11z[7:3] - { celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_7z = { celloutsig_0_5z[10:5], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z } ^ { celloutsig_0_5z[12:6], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_23z = { celloutsig_0_5z[11:9], celloutsig_0_19z } ^ { celloutsig_0_14z[4], celloutsig_0_9z };
  always_latch
    if (clkin_data[32]) celloutsig_0_50z = 6'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_50z = { celloutsig_0_28z[11:9], celloutsig_0_29z, celloutsig_0_21z, celloutsig_0_47z };
  always_latch
    if (clkin_data[32]) celloutsig_0_5z = 14'h0000;
    else if (clkin_data[0]) celloutsig_0_5z = in_data[60:47];
  assign { out_data[138:128], out_data[105:96], out_data[41:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_69z, celloutsig_0_70z };
endmodule
