// Seed: 2858747790
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_5;
  ;
  assign id_3 = id_4;
  assign id_2 = id_5;
  wire  id_6;
  logic id_7;
endmodule
module module_1 #(
    parameter id_7 = 32'd77
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire _id_7;
  inout wire id_6;
  output logic [7:0] id_5;
  output wire id_4;
  module_0 modCall_1 (
      id_9,
      id_6,
      id_10,
      id_9
  );
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_5[id_7 : 1] = 1;
endmodule
