Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Dec 22 13:39:55 2022
| Host         : LAPTOP-H0G83M6U running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   145 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              46 |           24 |
| No           | Yes                   | No                     |               4 |            4 |
| Yes          | No                    | No                     |               4 |            4 |
| Yes          | No                    | Yes                    |              13 |            7 |
| Yes          | Yes                   | No                     |              84 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+--------------+
|                             Clock Signal                             |                         Enable Signal                         |                           Set/Reset Signal                          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+--------------+
|  antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_LDC_i_1__0_n_0 |                                                               | antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_LDC_i_2__0_n_0 |                1 |              1 |         1.00 |
|  antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_LDC_i_1__1_n_0 |                                                               | antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_LDC_i_2__1_n_0 |                1 |              1 |         1.00 |
|  antirrebote_vector0/inst_antirrebote_4/logic_OUT_reg_LDC_i_1__2_n_0 |                                                               | antirrebote_vector0/inst_antirrebote_4/logic_OUT_reg_LDC_i_2__2_n_0 |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                                 |                                                               | antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_LDC_i_1__0_n_0 |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                                 |                                                               | antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_LDC_i_2__0_n_0 |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                                 |                                                               | antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_LDC_i_2__1_n_0 |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                                 |                                                               | antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_LDC_i_1__1_n_0 |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                                 |                                                               | antirrebote_vector0/inst_antirrebote_4/logic_OUT_reg_LDC_i_1__2_n_0 |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                                 |                                                               | antirrebote_vector0/inst_antirrebote_4/logic_OUT_reg_LDC_i_2__2_n_0 |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                                 |                                                               | antirrebote_vector0/inst_antirrebote_1/logic_OUT_reg_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                                 |                                                               | antirrebote_vector0/inst_antirrebote_1/logic_OUT_reg_LDC_i_1_n_0    |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                                 | antirrebote_vector0/inst_antirrebote_2/logic_prev_i_1__0_n_0  |                                                                     |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                                 | antirrebote_vector0/inst_antirrebote_3/logic_prev_i_1__1_n_0  |                                                                     |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                                 | antirrebote_vector0/inst_antirrebote_4/logic_prev_i_1__2_n_0  |                                                                     |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                                 | antirrebote_vector0/inst_antirrebote_1/logic_prev_i_1_n_0     |                                                                     |                1 |              1 |         1.00 |
|  antirrebote_vector0/inst_antirrebote_1/logic_OUT_reg_LDC_i_1_n_0    |                                                               | antirrebote_vector0/inst_antirrebote_1/logic_OUT_reg_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  sys_clk_BUFG                                                        | fsm0/nxt_btn_memo                                             | strobe_gen0/strobers[1].timer_i/CPU_RESETN                          |                1 |              4 |         4.00 |
|  sys_clk_BUFG                                                        | strobe_gen0/strobers[1].timer_i/E[0]                          | strobe_gen0/strobers[1].timer_i/CPU_RESETN                          |                4 |              4 |         1.00 |
|  sys_clk_BUFG                                                        | fsm0/FSM_onehot_state[4]_i_1_n_0                              | strobe_gen0/strobers[1].timer_i/CPU_RESETN                          |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG                                                 |                                                               | strobe_gen0/strobers[1].timer_i/CPU_RESETN                          |                6 |             17 |         2.83 |
|  CLK100MHZ_IBUF_BUFG                                                 | antirrebote_vector0/inst_antirrebote_3/contador[0]_i_1__2_n_0 | antirrebote_vector0/inst_antirrebote_3/logic_prev_i_1__1_n_0        |                6 |             21 |         3.50 |
|  CLK100MHZ_IBUF_BUFG                                                 | antirrebote_vector0/inst_antirrebote_4/contador[0]_i_1_n_0    | antirrebote_vector0/inst_antirrebote_4/logic_prev_i_1__2_n_0        |                6 |             21 |         3.50 |
|  CLK100MHZ_IBUF_BUFG                                                 | antirrebote_vector0/inst_antirrebote_1/contador[0]_i_1__1_n_0 | antirrebote_vector0/inst_antirrebote_1/logic_prev_i_1_n_0           |                6 |             21 |         3.50 |
|  CLK100MHZ_IBUF_BUFG                                                 | antirrebote_vector0/inst_antirrebote_2/contador[0]_i_1__0_n_0 | antirrebote_vector0/inst_antirrebote_2/logic_prev_i_1__0_n_0        |                6 |             21 |         3.50 |
|  sys_clk_BUFG                                                        |                                                               | strobe_gen0/strobers[1].timer_i/CPU_RESETN                          |               10 |             21 |         2.10 |
+----------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+--------------+


