Source Block: hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@75:85@HdlIdDef
);

localparam STATE_RESET = 0;
localparam STATE_WAIT_FOR_PHY = 1;
localparam STATE_CGS = 2;
localparam STATE_SYNCHRONIZED = 3;

reg [2:0] state = STATE_RESET;
reg [2:0] next_state = STATE_RESET;

reg [NUM_LANES-1:0] cgs_rst = {NUM_LANES{1'b1}};

Diff Content:
- 80 localparam STATE_SYNCHRONIZED = 3;
+ 80   localparam STATE_RESET = 0;
+ 80   localparam STATE_WAIT_FOR_PHY = 1;
+ 80   localparam STATE_CGS = 2;
+ 80   localparam STATE_SYNCHRONIZED = 3;

Clone Blocks:
Clone Blocks 1:
hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@74:84
  output event_data_phase
);

localparam STATE_RESET = 0;
localparam STATE_WAIT_FOR_PHY = 1;
localparam STATE_CGS = 2;
localparam STATE_SYNCHRONIZED = 3;

reg [2:0] state = STATE_RESET;
reg [2:0] next_state = STATE_RESET;


Clone Blocks 2:
hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@73:83
  output [1:0] status_state,
  output event_data_phase
);

localparam STATE_RESET = 0;
localparam STATE_WAIT_FOR_PHY = 1;
localparam STATE_CGS = 2;
localparam STATE_SYNCHRONIZED = 3;

reg [2:0] state = STATE_RESET;
reg [2:0] next_state = STATE_RESET;

