{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720346831949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720346831955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 07 18:07:11 2024 " "Processing started: Sun Jul 07 18:07:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720346831955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346831955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346831955 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720346832489 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720346832489 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "22 beepled.v(11) " "Verilog HDL Expression warning at beepled.v(11): truncated literal to match 22 bits" {  } { { "../rtl/beepled.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/beepled.v" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1720346842142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/beepled.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/beepled.v" { { "Info" "ISGN_ENTITY_NAME" "1 beepled " "Found entity 1: beepled" {  } { { "../rtl/beepled.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/beepled.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346842143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346842143 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "var cnt.v(71) " "Verilog HDL Declaration warning at cnt.v(71): \"var\" is SystemVerilog-2005 keyword" {  } { { "../rtl/cnt.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/cnt.v" 71 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1720346842145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt " "Found entity 1: cnt" {  } { { "../rtl/cnt.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/cnt.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346842146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346842146 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "idle IDLE uart_string_send.v(41) " "Verilog HDL Declaration information at uart_string_send.v(41): object \"idle\" differs only in case from object \"IDLE\" in the same scope" {  } { { "../rtl/uart_string_send.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_string_send.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720346842148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/uart_string_send.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/uart_string_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_string_send " "Found entity 1: uart_string_send" {  } { { "../rtl/uart_string_send.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_string_send.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346842149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346842149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/uart_const_baud_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/uart_const_baud_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_const_baud_tx " "Found entity 1: uart_const_baud_tx" {  } { { "../rtl/uart_const_baud_tx.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_const_baud_tx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346842152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346842152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/transe.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/transe.v" { { "Info" "ISGN_ENTITY_NAME" "1 transe " "Found entity 1: transe" {  } { { "../rtl/transe.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/transe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346842155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346842155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/seg_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/seg_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_driver " "Found entity 1: seg_driver" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346842157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346842157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/kalman_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/kalman_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 kalman_filter " "Found entity 1: kalman_filter" {  } { { "../rtl/kalman_filter.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346842160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346842160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter " "Found entity 1: filter" {  } { { "../rtl/filter.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346842162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346842162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../rtl/uart_tx.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346842164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346842164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/trig_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/trig_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 trig_driver " "Found entity 1: trig_driver" {  } { { "../rtl/trig_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/trig_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346842168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346842168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/top4bt_avi.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/top4bt_avi.v" { { "Info" "ISGN_ENTITY_NAME" "1 top4bt_avi " "Found entity 1: top4bt_avi" {  } { { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346842171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346842171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../rtl/timer.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/timer.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346842172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346842172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/echo_triger.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/echo_triger.v" { { "Info" "ISGN_ENTITY_NAME" "1 echo_driver " "Found entity 1: echo_driver" {  } { { "../rtl/echo_triger.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/echo_triger.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346842174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346842174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/drive_param.v 0 0 " "Found 0 design units, including 0 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/drive_param.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346842176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../rtl/clk_div.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346842178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346842178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/avoid_contol.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/avoid_contol.v" { { "Info" "ISGN_ENTITY_NAME" "1 avoid_control " "Found entity 1: avoid_control" {  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346842180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346842180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../rtl/uart_rx.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_rx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346842182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346842182 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "speedGnrt.v(146) " "Verilog HDL information at speedGnrt.v(146): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/speedGnrt.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/speedGnrt.v" 146 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1720346842185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/speedgnrt.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/speedgnrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 speedGnrt " "Found entity 1: speedGnrt" {  } { { "../rtl/speedGnrt.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/speedGnrt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346842186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346842186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/sidewheelspeedctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/sidewheelspeedctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sideWheelSpeedCtrl " "Found entity 1: sideWheelSpeedCtrl" {  } { { "../rtl/sideWheelSpeedCtrl.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/sideWheelSpeedCtrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346842188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346842188 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pwmCtrl.v(19) " "Verilog HDL information at pwmCtrl.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/pwmCtrl.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/pwmCtrl.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1720346842190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/pwmctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/pwmctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwmCtrl " "Found entity 1: pwmCtrl" {  } { { "../rtl/pwmCtrl.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/pwmCtrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346842191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346842191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/fake_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/fake_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_rx " "Found entity 1: fake_rx" {  } { { "../rtl/fake_rx.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/fake_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346842193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346842193 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "btCarTop.v(50) " "Verilog HDL Module Instantiation warning at btCarTop.v(50): ignored dangling comma in List of Port Connections" {  } { { "../rtl/btCarTop.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/btCarTop.v" 50 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1720346842194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/btcartop.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/btcartop.v" { { "Info" "ISGN_ENTITY_NAME" "1 btCarTop " "Found entity 1: btCarTop" {  } { { "../rtl/btCarTop.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/btCarTop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346842196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346842196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/ip/ip_h8.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/ip/ip_h8.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_h8 " "Found entity 1: ip_h8" {  } { { "../ip/ip_h8.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/ip/ip_h8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346842199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346842199 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "timer_1s top4bt_avi.v(43) " "Verilog HDL Implicit Net warning at top4bt_avi.v(43): created implicit net for \"timer_1s\"" {  } { { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346842199 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uart_tx_done top4bt_avi.v(107) " "Verilog HDL Implicit Net warning at top4bt_avi.v(107): created implicit net for \"uart_tx_done\"" {  } { { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346842199 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uart_tx_idle top4bt_avi.v(108) " "Verilog HDL Implicit Net warning at top4bt_avi.v(108): created implicit net for \"uart_tx_idle\"" {  } { { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346842199 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uart_start top4bt_avi.v(109) " "Verilog HDL Implicit Net warning at top4bt_avi.v(109): created implicit net for \"uart_start\"" {  } { { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346842199 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "l_cm_ten top4bt_avi.v(124) " "Verilog HDL Implicit Net warning at top4bt_avi.v(124): created implicit net for \"l_cm_ten\"" {  } { { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346842199 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "l_cm_unit top4bt_avi.v(124) " "Verilog HDL Implicit Net warning at top4bt_avi.v(124): created implicit net for \"l_cm_unit\"" {  } { { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346842199 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_cm_ten top4bt_avi.v(125) " "Verilog HDL Implicit Net warning at top4bt_avi.v(125): created implicit net for \"r_cm_ten\"" {  } { { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346842199 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_cm_unit top4bt_avi.v(125) " "Verilog HDL Implicit Net warning at top4bt_avi.v(125): created implicit net for \"r_cm_unit\"" {  } { { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346842199 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top4bt_avi " "Elaborating entity \"top4bt_avi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720346842288 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 top4bt_avi.v(185) " "Verilog HDL assignment warning at top4bt_avi.v(185): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842291 "|top4bt_avi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 top4bt_avi.v(186) " "Verilog HDL assignment warning at top4bt_avi.v(186): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842291 "|top4bt_avi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:TIMER0 " "Elaborating entity \"timer\" for hierarchy \"timer:TIMER0\"" {  } { { "../rtl/top4bt_avi.v" "TIMER0" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346842302 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 timer.v(55) " "Verilog HDL assignment warning at timer.v(55): truncated value with size 32 to match size of target (26)" {  } { { "../rtl/timer.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/timer.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842303 "|top4bt_avi|timer:TIMER0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:u_clk_div " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:u_clk_div\"" {  } { { "../rtl/top4bt_avi.v" "u_clk_div" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346842311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trig_driver trig_driver:u_trig_driver " "Elaborating entity \"trig_driver\" for hierarchy \"trig_driver:u_trig_driver\"" {  } { { "../rtl/top4bt_avi.v" "u_trig_driver" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346842319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_driver echo_driver:f_echo_driver " "Elaborating entity \"echo_driver\" for hierarchy \"echo_driver:f_echo_driver\"" {  } { { "../rtl/top4bt_avi.v" "f_echo_driver" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346842327 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "echo_pos echo_triger.v(13) " "Verilog HDL or VHDL warning at echo_triger.v(13): object \"echo_pos\" assigned a value but never read" {  } { { "../rtl/echo_triger.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/echo_triger.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720346842328 "|top4bt_avi|echo_driver:f_echo_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kalman_filter kalman_filter:f_kalman_filter " "Elaborating entity \"kalman_filter\" for hierarchy \"kalman_filter:f_kalman_filter\"" {  } { { "../rtl/top4bt_avi.v" "f_kalman_filter" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346842338 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 16 kalman_filter.v(52) " "Verilog HDL assignment warning at kalman_filter.v(52): truncated value with size 19 to match size of target (16)" {  } { { "../rtl/kalman_filter.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842338 "|top4bt_avi|kalman_filter:f_kalman_filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "btCarTop btCarTop:inst_btCarTop " "Elaborating entity \"btCarTop\" for hierarchy \"btCarTop:inst_btCarTop\"" {  } { { "../rtl/top4bt_avi.v" "inst_btCarTop" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346842355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speedGnrt btCarTop:inst_btCarTop\|speedGnrt:inst_speedGnrt " "Elaborating entity \"speedGnrt\" for hierarchy \"btCarTop:inst_btCarTop\|speedGnrt:inst_speedGnrt\"" {  } { { "../rtl/btCarTop.v" "inst_speedGnrt" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/btCarTop.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346842370 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 speedGnrt.v(155) " "Verilog HDL assignment warning at speedGnrt.v(155): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/speedGnrt.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/speedGnrt.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842373 "|top4bt_avi|btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_h8 btCarTop:inst_btCarTop\|ip_h8:inst_ip_h8 " "Elaborating entity \"ip_h8\" for hierarchy \"btCarTop:inst_btCarTop\|ip_h8:inst_ip_h8\"" {  } { { "../rtl/btCarTop.v" "inst_ip_h8" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/btCarTop.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346842396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll btCarTop:inst_btCarTop\|ip_h8:inst_ip_h8\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"btCarTop:inst_btCarTop\|ip_h8:inst_ip_h8\|altpll:altpll_component\"" {  } { { "../ip/ip_h8.v" "altpll_component" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/ip/ip_h8.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346842452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "btCarTop:inst_btCarTop\|ip_h8:inst_ip_h8\|altpll:altpll_component " "Elaborated megafunction instantiation \"btCarTop:inst_btCarTop\|ip_h8:inst_ip_h8\|altpll:altpll_component\"" {  } { { "../ip/ip_h8.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/ip/ip_h8.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346842465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "btCarTop:inst_btCarTop\|ip_h8:inst_ip_h8\|altpll:altpll_component " "Instantiated megafunction \"btCarTop:inst_btCarTop\|ip_h8:inst_ip_h8\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ip_h8 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ip_h8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346842466 ""}  } { { "../ip/ip_h8.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/ip/ip_h8.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720346842466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip_h8_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip_h8_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_h8_altpll " "Found entity 1: ip_h8_altpll" {  } { { "db/ip_h8_altpll.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/ip_h8_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346842525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346842525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_h8_altpll btCarTop:inst_btCarTop\|ip_h8:inst_ip_h8\|altpll:altpll_component\|ip_h8_altpll:auto_generated " "Elaborating entity \"ip_h8_altpll\" for hierarchy \"btCarTop:inst_btCarTop\|ip_h8:inst_ip_h8\|altpll:altpll_component\|ip_h8_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/software/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346842526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sideWheelSpeedCtrl btCarTop:inst_btCarTop\|sideWheelSpeedCtrl:left_sideWheelSpeedCtrl " "Elaborating entity \"sideWheelSpeedCtrl\" for hierarchy \"btCarTop:inst_btCarTop\|sideWheelSpeedCtrl:left_sideWheelSpeedCtrl\"" {  } { { "../rtl/btCarTop.v" "left_sideWheelSpeedCtrl" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/btCarTop.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346842536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx btCarTop:inst_btCarTop\|uart_rx:inst_uart_rx " "Elaborating entity \"uart_rx\" for hierarchy \"btCarTop:inst_btCarTop\|uart_rx:inst_uart_rx\"" {  } { { "../rtl/btCarTop.v" "inst_uart_rx" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/btCarTop.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346842545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwmCtrl btCarTop:inst_btCarTop\|pwmCtrl:left_front_wheel_1_pwm " "Elaborating entity \"pwmCtrl\" for hierarchy \"btCarTop:inst_btCarTop\|pwmCtrl:left_front_wheel_1_pwm\"" {  } { { "../rtl/btCarTop.v" "left_front_wheel_1_pwm" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/btCarTop.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346842556 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pwmCtrl.v(15) " "Verilog HDL assignment warning at pwmCtrl.v(15): truncated value with size 32 to match size of target (20)" {  } { { "../rtl/pwmCtrl.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/pwmCtrl.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842557 "|top4bt_avi|btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_1_pwm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 20 pwmCtrl.v(29) " "Verilog HDL assignment warning at pwmCtrl.v(29): truncated value with size 21 to match size of target (20)" {  } { { "../rtl/pwmCtrl.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/pwmCtrl.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842557 "|top4bt_avi|btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_1_pwm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avoid_control btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl " "Elaborating entity \"avoid_control\" for hierarchy \"btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\"" {  } { { "../rtl/btCarTop.v" "inst_avoid_ctrl" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/btCarTop.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346842573 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "left_triggered avoid_contol.v(134) " "Verilog HDL Always Construct warning at avoid_contol.v(134): inferring latch(es) for variable \"left_triggered\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 134 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1720346842574 "|top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "right_triggered avoid_contol.v(134) " "Verilog HDL Always Construct warning at avoid_contol.v(134): inferring latch(es) for variable \"right_triggered\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 134 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1720346842574 "|top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 avoid_contol.v(193) " "Verilog HDL assignment warning at avoid_contol.v(193): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842575 "|top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 avoid_contol.v(194) " "Verilog HDL assignment warning at avoid_contol.v(194): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842575 "|top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 avoid_contol.v(198) " "Verilog HDL assignment warning at avoid_contol.v(198): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842576 "|top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 avoid_contol.v(203) " "Verilog HDL assignment warning at avoid_contol.v(203): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842576 "|top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 avoid_contol.v(232) " "Verilog HDL assignment warning at avoid_contol.v(232): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842576 "|top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 avoid_contol.v(233) " "Verilog HDL assignment warning at avoid_contol.v(233): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842577 "|top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 avoid_contol.v(237) " "Verilog HDL assignment warning at avoid_contol.v(237): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842577 "|top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 avoid_contol.v(242) " "Verilog HDL assignment warning at avoid_contol.v(242): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842577 "|top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "avoid_contol.v(252) " "Verilog HDL Case Statement warning at avoid_contol.v(252): case item expression covers a value already covered by a previous case item" {  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 252 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1720346842578 "|top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "avoid_contol.v(188) " "Verilog HDL Case Statement information at avoid_contol.v(188): all case item expressions in this case statement are onehot" {  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 188 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1720346842578 "|top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "right_triggered\[0\] avoid_contol.v(134) " "Inferred latch for \"right_triggered\[0\]\" at avoid_contol.v(134)" {  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346842582 "|top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "right_triggered\[1\] avoid_contol.v(134) " "Inferred latch for \"right_triggered\[1\]\" at avoid_contol.v(134)" {  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346842582 "|top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "left_triggered\[0\] avoid_contol.v(134) " "Inferred latch for \"left_triggered\[0\]\" at avoid_contol.v(134)" {  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346842582 "|top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "left_triggered\[1\] avoid_contol.v(134) " "Inferred latch for \"left_triggered\[1\]\" at avoid_contol.v(134)" {  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346842582 "|top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beepled btCarTop:inst_btCarTop\|beepled:front_beepled " "Elaborating entity \"beepled\" for hierarchy \"btCarTop:inst_btCarTop\|beepled:front_beepled\"" {  } { { "../rtl/btCarTop.v" "front_beepled" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/btCarTop.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346842596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx btCarTop:inst_btCarTop\|uart_tx:inst_uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"btCarTop:inst_btCarTop\|uart_tx:inst_uart_tx\"" {  } { { "../rtl/btCarTop.v" "inst_uart_tx" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/btCarTop.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346842604 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_tx.v(32) " "Verilog HDL assignment warning at uart_tx.v(32): truncated value with size 32 to match size of target (9)" {  } { { "../rtl/uart_tx.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_tx.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842604 "|top4bt_avi|btCarTop:inst_btCarTop|uart_tx:inst_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.v(51) " "Verilog HDL assignment warning at uart_tx.v(51): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/uart_tx.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_tx.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842605 "|top4bt_avi|btCarTop:inst_btCarTop|uart_tx:inst_uart_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_const_baud_tx uart_const_baud_tx:UART_TX0 " "Elaborating entity \"uart_const_baud_tx\" for hierarchy \"uart_const_baud_tx:UART_TX0\"" {  } { { "../rtl/top4bt_avi.v" "UART_TX0" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346842613 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_const_baud_tx.v(60) " "Verilog HDL assignment warning at uart_const_baud_tx.v(60): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/uart_const_baud_tx.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_const_baud_tx.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842614 "|top4bt_avi|uart_const_baud_tx:UART_TX0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_const_baud_tx.v(64) " "Verilog HDL assignment warning at uart_const_baud_tx.v(64): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/uart_const_baud_tx.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_const_baud_tx.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842614 "|top4bt_avi|uart_const_baud_tx:UART_TX0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_const_baud_tx.v(69) " "Verilog HDL assignment warning at uart_const_baud_tx.v(69): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/uart_const_baud_tx.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_const_baud_tx.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842614 "|top4bt_avi|uart_const_baud_tx:UART_TX0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_const_baud_tx.v(72) " "Verilog HDL assignment warning at uart_const_baud_tx.v(72): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/uart_const_baud_tx.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_const_baud_tx.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842614 "|top4bt_avi|uart_const_baud_tx:UART_TX0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_const_baud_tx.v(74) " "Verilog HDL assignment warning at uart_const_baud_tx.v(74): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/uart_const_baud_tx.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_const_baud_tx.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842614 "|top4bt_avi|uart_const_baud_tx:UART_TX0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt uart_const_baud_tx:UART_TX0\|cnt:CNT0 " "Elaborating entity \"cnt\" for hierarchy \"uart_const_baud_tx:UART_TX0\|cnt:CNT0\"" {  } { { "../rtl/uart_const_baud_tx.v" "CNT0" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_const_baud_tx.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346842621 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 cnt.v(415) " "Verilog HDL assignment warning at cnt.v(415): truncated value with size 32 to match size of target (9)" {  } { { "../rtl/cnt.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/cnt.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842623 "|top4bt_avi|uart_const_baud_tx:UART_TX0|cnt:CNT0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt uart_const_baud_tx:UART_TX0\|cnt:CNT1 " "Elaborating entity \"cnt\" for hierarchy \"uart_const_baud_tx:UART_TX0\|cnt:CNT1\"" {  } { { "../rtl/uart_const_baud_tx.v" "CNT1" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_const_baud_tx.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346842629 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnt.v(377) " "Verilog HDL assignment warning at cnt.v(377): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/cnt.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/cnt.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842630 "|top4bt_avi|uart_const_baud_tx:UART_TX0|cnt:CNT1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_string_send uart_string_send:UART_SEND0 " "Elaborating entity \"uart_string_send\" for hierarchy \"uart_string_send:UART_SEND0\"" {  } { { "../rtl/top4bt_avi.v" "UART_SEND0" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346842636 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_string_send.v(92) " "Verilog HDL Case Statement information at uart_string_send.v(92): all case item expressions in this case statement are onehot" {  } { { "../rtl/uart_string_send.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_string_send.v" 92 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1720346842637 "|top4bt_avi|uart_string_send:UART_SEND0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt uart_string_send:UART_SEND0\|cnt:CNT0 " "Elaborating entity \"cnt\" for hierarchy \"uart_string_send:UART_SEND0\|cnt:CNT0\"" {  } { { "../rtl/uart_string_send.v" "CNT0" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_string_send.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346842648 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnt.v(347) " "Verilog HDL assignment warning at cnt.v(347): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/cnt.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/cnt.v" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842649 "|top4bt_avi|uart_string_send:UART_SEND0|cnt:CNT0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnt.v(369) " "Verilog HDL assignment warning at cnt.v(369): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/cnt.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/cnt.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842649 "|top4bt_avi|uart_string_send:UART_SEND0|cnt:CNT0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnt.v(371) " "Verilog HDL assignment warning at cnt.v(371): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/cnt.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/cnt.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842649 "|top4bt_avi|uart_string_send:UART_SEND0|cnt:CNT0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transe transe:finst_transe " "Elaborating entity \"transe\" for hierarchy \"transe:finst_transe\"" {  } { { "../rtl/top4bt_avi.v" "finst_transe" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346842655 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 transe.v(26) " "Verilog HDL assignment warning at transe.v(26): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/transe.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/transe.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842655 "|top4bt_avi|transe:finst_transe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 transe.v(27) " "Verilog HDL assignment warning at transe.v(27): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/transe.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/transe.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842655 "|top4bt_avi|transe:finst_transe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 transe.v(28) " "Verilog HDL assignment warning at transe.v(28): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/transe.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/transe.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842655 "|top4bt_avi|transe:finst_transe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 transe.v(29) " "Verilog HDL assignment warning at transe.v(29): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/transe.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/transe.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842656 "|top4bt_avi|transe:finst_transe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 transe.v(30) " "Verilog HDL assignment warning at transe.v(30): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/transe.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/transe.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842656 "|top4bt_avi|transe:finst_transe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 transe.v(31) " "Verilog HDL assignment warning at transe.v(31): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/transe.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/transe.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842656 "|top4bt_avi|transe:finst_transe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_driver seg_driver:u_seg_driver " "Elaborating entity \"seg_driver\" for hierarchy \"seg_driver:u_seg_driver\"" {  } { { "../rtl/top4bt_avi.v" "u_seg_driver" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346842665 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(53) " "Verilog HDL assignment warning at seg_driver.v(53): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842665 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(54) " "Verilog HDL assignment warning at seg_driver.v(54): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842665 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(55) " "Verilog HDL assignment warning at seg_driver.v(55): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842666 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(56) " "Verilog HDL assignment warning at seg_driver.v(56): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842666 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(57) " "Verilog HDL assignment warning at seg_driver.v(57): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842666 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(58) " "Verilog HDL assignment warning at seg_driver.v(58): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842666 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(64) " "Verilog HDL assignment warning at seg_driver.v(64): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842666 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(65) " "Verilog HDL assignment warning at seg_driver.v(65): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842666 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(66) " "Verilog HDL assignment warning at seg_driver.v(66): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842666 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(67) " "Verilog HDL assignment warning at seg_driver.v(67): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842666 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(68) " "Verilog HDL assignment warning at seg_driver.v(68): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842666 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(69) " "Verilog HDL assignment warning at seg_driver.v(69): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842666 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(70) " "Verilog HDL assignment warning at seg_driver.v(70): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842666 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(71) " "Verilog HDL assignment warning at seg_driver.v(71): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842666 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(89) " "Verilog HDL assignment warning at seg_driver.v(89): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842667 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(90) " "Verilog HDL assignment warning at seg_driver.v(90): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842667 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(91) " "Verilog HDL assignment warning at seg_driver.v(91): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842667 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(92) " "Verilog HDL assignment warning at seg_driver.v(92): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842667 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(93) " "Verilog HDL assignment warning at seg_driver.v(93): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842667 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(94) " "Verilog HDL assignment warning at seg_driver.v(94): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842667 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(95) " "Verilog HDL assignment warning at seg_driver.v(95): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842667 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(96) " "Verilog HDL assignment warning at seg_driver.v(96): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842667 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(97) " "Verilog HDL assignment warning at seg_driver.v(97): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842667 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(98) " "Verilog HDL assignment warning at seg_driver.v(98): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842667 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(99) " "Verilog HDL assignment warning at seg_driver.v(99): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842667 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(81) " "Verilog HDL assignment warning at seg_driver.v(81): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720346842669 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ee24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ee24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ee24 " "Found entity 1: altsyncram_ee24" {  } { { "db/altsyncram_ee24.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/altsyncram_ee24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346845805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346845805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346846128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346846128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346846230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346846230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jii " "Found entity 1: cntr_jii" {  } { { "db/cntr_jii.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/cntr_jii.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346846372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346846372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vgc " "Found entity 1: cmpr_vgc" {  } { { "db/cmpr_vgc.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/cmpr_vgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346846430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346846430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346846506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346846506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346846612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346846612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346846666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346846666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346846736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346846736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346846788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346846788 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346847357 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1720346847502 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.07.07.18:07:31 Progress: Loading sld1350ec5e/alt_sld_fab_wrapper_hw.tcl " "2024.07.07.18:07:31 Progress: Loading sld1350ec5e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346851332 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346854356 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346854489 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346858822 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346858898 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346858977 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346859068 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346859073 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346859075 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1720346859757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1350ec5e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1350ec5e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld1350ec5e/alt_sld_fab.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/ip/sld1350ec5e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346859933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346859933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346859992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346859992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346859996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346859996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346860045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346860045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346860119 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346860119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346860119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346860169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346860169 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "29 " "Inferred 29 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "../rtl/top4bt_avi.v" "Div0" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 185 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346862133 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "../rtl/top4bt_avi.v" "Div1" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 186 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346862133 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "btCarTop:inst_btCarTop\|pwmCtrl:left_behind_wheel_1_pwm\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"btCarTop:inst_btCarTop\|pwmCtrl:left_behind_wheel_1_pwm\|Div0\"" {  } { { "../rtl/pwmCtrl.v" "Div0" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/pwmCtrl.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346862133 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "btCarTop:inst_btCarTop\|pwmCtrl:left_behind_wheel_2_pwm\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"btCarTop:inst_btCarTop\|pwmCtrl:left_behind_wheel_2_pwm\|Div0\"" {  } { { "../rtl/pwmCtrl.v" "Div0" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/pwmCtrl.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346862133 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "btCarTop:inst_btCarTop\|pwmCtrl:right_behind_wheel_1_pwm\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"btCarTop:inst_btCarTop\|pwmCtrl:right_behind_wheel_1_pwm\|Div0\"" {  } { { "../rtl/pwmCtrl.v" "Div0" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/pwmCtrl.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346862133 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "btCarTop:inst_btCarTop\|pwmCtrl:right_behind_wheel_2_pwm\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"btCarTop:inst_btCarTop\|pwmCtrl:right_behind_wheel_2_pwm\|Div0\"" {  } { { "../rtl/pwmCtrl.v" "Div0" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/pwmCtrl.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346862133 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|Mult5\"" {  } { { "../rtl/avoid_contol.v" "Mult5" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 233 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346862133 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|Div5\"" {  } { { "../rtl/avoid_contol.v" "Div5" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 233 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346862133 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|Mult3\"" {  } { { "../rtl/avoid_contol.v" "Mult3" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 203 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346862133 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|Div3\"" {  } { { "../rtl/avoid_contol.v" "Div3" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 203 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346862133 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|Mult7\"" {  } { { "../rtl/avoid_contol.v" "Mult7" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 242 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346862133 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|Div7\"" {  } { { "../rtl/avoid_contol.v" "Div7" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 242 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346862133 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|Mult1\"" {  } { { "../rtl/avoid_contol.v" "Mult1" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 194 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346862133 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|Div1\"" {  } { { "../rtl/avoid_contol.v" "Div1" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 194 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346862133 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:u_seg_driver\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:u_seg_driver\|Mod4\"" {  } { { "../rtl/seg_driver.v" "Mod4" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346862133 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:u_seg_driver\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:u_seg_driver\|Div4\"" {  } { { "../rtl/seg_driver.v" "Div4" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346862133 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:u_seg_driver\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:u_seg_driver\|Mod3\"" {  } { { "../rtl/seg_driver.v" "Mod3" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346862133 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:u_seg_driver\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:u_seg_driver\|Mod2\"" {  } { { "../rtl/seg_driver.v" "Mod2" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346862133 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:u_seg_driver\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:u_seg_driver\|Div2\"" {  } { { "../rtl/seg_driver.v" "Div2" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346862133 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:u_seg_driver\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:u_seg_driver\|Mod1\"" {  } { { "../rtl/seg_driver.v" "Mod1" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346862133 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:u_seg_driver\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:u_seg_driver\|Div1\"" {  } { { "../rtl/seg_driver.v" "Div1" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346862133 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:u_seg_driver\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:u_seg_driver\|Mod0\"" {  } { { "../rtl/seg_driver.v" "Mod0" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346862133 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:u_seg_driver\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:u_seg_driver\|Div0\"" {  } { { "../rtl/seg_driver.v" "Div0" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346862133 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "kalman_filter:f_kalman_filter\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"kalman_filter:f_kalman_filter\|Div0\"" {  } { { "../rtl/kalman_filter.v" "Div0" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346862133 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kalman_filter:f_kalman_filter\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kalman_filter:f_kalman_filter\|Mult1\"" {  } { { "../rtl/kalman_filter.v" "Mult1" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346862133 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kalman_filter:f_kalman_filter\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kalman_filter:f_kalman_filter\|Mult0\"" {  } { { "../rtl/kalman_filter.v" "Mult0" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346862133 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kalman_filter:b_kalman_filter\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kalman_filter:b_kalman_filter\|Mult1\"" {  } { { "../rtl/kalman_filter.v" "Mult1" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346862133 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kalman_filter:b_kalman_filter\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kalman_filter:b_kalman_filter\|Mult0\"" {  } { { "../rtl/kalman_filter.v" "Mult0" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346862133 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kalman_filter:b_kalman_filter\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kalman_filter:b_kalman_filter\|Mult2\"" {  } { { "../rtl/kalman_filter.v" "Mult2" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v" 56 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346862133 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1720346862133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 185 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346862181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346862181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346862181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346862181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346862181 ""}  } { { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 185 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720346862181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8jm " "Found entity 1: lpm_divide_8jm" {  } { { "db/lpm_divide_8jm.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/lpm_divide_8jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346862234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346862234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_0mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_0mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_0mh " "Found entity 1: sign_div_unsign_0mh" {  } { { "db/sign_div_unsign_0mh.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/sign_div_unsign_0mh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346862254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346862254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k7f " "Found entity 1: alt_u_div_k7f" {  } { { "db/alt_u_div_k7f.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_k7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346862287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346862287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346862372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346862372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346862426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346862426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 186 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346862446 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346862446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346862446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346862446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346862446 ""}  } { { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 186 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720346862446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "btCarTop:inst_btCarTop\|pwmCtrl:left_behind_wheel_1_pwm\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"btCarTop:inst_btCarTop\|pwmCtrl:left_behind_wheel_1_pwm\|lpm_divide:Div0\"" {  } { { "../rtl/pwmCtrl.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/pwmCtrl.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346862468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "btCarTop:inst_btCarTop\|pwmCtrl:left_behind_wheel_1_pwm\|lpm_divide:Div0 " "Instantiated megafunction \"btCarTop:inst_btCarTop\|pwmCtrl:left_behind_wheel_1_pwm\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346862468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346862468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346862468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346862468 ""}  } { { "../rtl/pwmCtrl.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/pwmCtrl.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720346862468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/lpm_divide_3jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346862511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346862511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346862532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346862532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_a7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346862577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346862577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|lpm_mult:Mult5\"" {  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 233 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346862745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|lpm_mult:Mult5 " "Instantiated megafunction \"btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346862745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346862745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 39 " "Parameter \"LPM_WIDTHP\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346862745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 39 " "Parameter \"LPM_WIDTHR\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346862745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346862745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346862745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346862745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346862745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346862745 ""}  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 233 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720346862745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_rbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_rbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_rbt " "Found entity 1: mult_rbt" {  } { { "db/mult_rbt.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/mult_rbt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346862794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346862794 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|lpm_divide:Div5\"" {  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 233 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346862813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|lpm_divide:Div5 " "Instantiated megafunction \"btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346862813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346862813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346862813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346862813 ""}  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 233 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720346862813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_driver:u_seg_driver\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"seg_driver:u_seg_driver\|lpm_divide:Mod4\"" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346862919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_driver:u_seg_driver\|lpm_divide:Mod4 " "Instantiated megafunction \"seg_driver:u_seg_driver\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346862919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346862919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346862919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346862919 ""}  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720346862919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8bm " "Found entity 1: lpm_divide_8bm" {  } { { "db/lpm_divide_8bm.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/lpm_divide_8bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346862970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346862970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/sign_div_unsign_ulh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346862995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346862995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346863034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346863034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_driver:u_seg_driver\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"seg_driver:u_seg_driver\|lpm_divide:Div4\"" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346863083 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_driver:u_seg_driver\|lpm_divide:Div4 " "Instantiated megafunction \"seg_driver:u_seg_driver\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346863083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346863083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346863083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346863083 ""}  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720346863083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6jm " "Found entity 1: lpm_divide_6jm" {  } { { "db/lpm_divide_6jm.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/lpm_divide_6jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346863130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346863130 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_driver:u_seg_driver\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"seg_driver:u_seg_driver\|lpm_divide:Div2\"" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346863194 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_driver:u_seg_driver\|lpm_divide:Div2 " "Instantiated megafunction \"seg_driver:u_seg_driver\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346863194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346863194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346863194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346863194 ""}  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720346863194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/lpm_divide_ikm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346863247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346863247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346863268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346863268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_8af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346863307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346863307 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_driver:u_seg_driver\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"seg_driver:u_seg_driver\|lpm_divide:Div1\"" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346863377 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_driver:u_seg_driver\|lpm_divide:Div1 " "Instantiated megafunction \"seg_driver:u_seg_driver\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346863377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346863377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346863377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346863377 ""}  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720346863377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mkm " "Found entity 1: lpm_divide_mkm" {  } { { "db/lpm_divide_mkm.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/lpm_divide_mkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346863421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346863421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_enh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_enh " "Found entity 1: sign_div_unsign_enh" {  } { { "db/sign_div_unsign_enh.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/sign_div_unsign_enh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346863442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346863442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gaf " "Found entity 1: alt_u_div_gaf" {  } { { "db/alt_u_div_gaf.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_gaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346863479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346863479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_driver:u_seg_driver\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"seg_driver:u_seg_driver\|lpm_divide:Div0\"" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346863563 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_driver:u_seg_driver\|lpm_divide:Div0 " "Instantiated megafunction \"seg_driver:u_seg_driver\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346863563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346863563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346863563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346863563 ""}  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720346863563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pkm " "Found entity 1: lpm_divide_pkm" {  } { { "db/lpm_divide_pkm.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/lpm_divide_pkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346863609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346863609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hnh " "Found entity 1: sign_div_unsign_hnh" {  } { { "db/sign_div_unsign_hnh.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/sign_div_unsign_hnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346863633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346863633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_maf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_maf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_maf " "Found entity 1: alt_u_div_maf" {  } { { "db/alt_u_div_maf.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_maf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346863670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346863670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kalman_filter:f_kalman_filter\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"kalman_filter:f_kalman_filter\|lpm_divide:Div0\"" {  } { { "../rtl/kalman_filter.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346863740 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kalman_filter:f_kalman_filter\|lpm_divide:Div0 " "Instantiated megafunction \"kalman_filter:f_kalman_filter\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346863740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 19 " "Parameter \"LPM_WIDTHD\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346863740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346863740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346863740 ""}  } { { "../rtl/kalman_filter.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720346863740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rkm " "Found entity 1: lpm_divide_rkm" {  } { { "db/lpm_divide_rkm.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/lpm_divide_rkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346863787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346863787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_jnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_jnh " "Found entity 1: sign_div_unsign_jnh" {  } { { "db/sign_div_unsign_jnh.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/sign_div_unsign_jnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346863807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346863807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qaf " "Found entity 1: alt_u_div_qaf" {  } { { "db/alt_u_div_qaf.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_qaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346863851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346863851 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kalman_filter:f_kalman_filter\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"kalman_filter:f_kalman_filter\|lpm_mult:Mult1\"" {  } { { "../rtl/kalman_filter.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346863920 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kalman_filter:f_kalman_filter\|lpm_mult:Mult1 " "Instantiated megafunction \"kalman_filter:f_kalman_filter\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346863920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 19 " "Parameter \"LPM_WIDTHB\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346863920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346863920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346863920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346863920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346863920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346863920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346863920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346863920 ""}  } { { "../rtl/kalman_filter.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720346863920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_cdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_cdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_cdt " "Found entity 1: mult_cdt" {  } { { "db/mult_cdt.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/mult_cdt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346863973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346863973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kalman_filter:b_kalman_filter\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"kalman_filter:b_kalman_filter\|lpm_mult:Mult2\"" {  } { { "../rtl/kalman_filter.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346864014 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kalman_filter:b_kalman_filter\|lpm_mult:Mult2 " "Instantiated megafunction \"kalman_filter:b_kalman_filter\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346864014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346864014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346864014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346864014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346864014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346864014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346864014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346864014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346864014 ""}  } { { "../rtl/kalman_filter.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720346864014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ibt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ibt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ibt " "Found entity 1: mult_ibt" {  } { { "db/mult_ibt.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/mult_ibt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346864064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346864064 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "kalman_filter:b_kalman_filter\|lpm_mult:Mult2\|mult_ibt:auto_generated\|le5a\[16\] " "Synthesized away node \"kalman_filter:b_kalman_filter\|lpm_mult:Mult2\|mult_ibt:auto_generated\|le5a\[16\]\"" {  } { { "db/mult_ibt.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/mult_ibt.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../rtl/kalman_filter.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v" 56 -1 0 } } { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346864498 "|top4bt_avi|kalman_filter:b_kalman_filter|lpm_mult:Mult2|mult_ibt:auto_generated|le5a[16]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1720346864498 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1720346864498 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "kalman_filter:b_kalman_filter\|lpm_mult:Mult2\|mult_ibt:auto_generated\|le4a\[17\] " "Synthesized away node \"kalman_filter:b_kalman_filter\|lpm_mult:Mult2\|mult_ibt:auto_generated\|le4a\[17\]\"" {  } { { "db/mult_ibt.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/mult_ibt.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../rtl/kalman_filter.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v" 56 -1 0 } } { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346864510 "|top4bt_avi|kalman_filter:b_kalman_filter|lpm_mult:Mult2|mult_ibt:auto_generated|le4a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "kalman_filter:b_kalman_filter\|lpm_mult:Mult2\|mult_ibt:auto_generated\|le5a\[15\] " "Synthesized away node \"kalman_filter:b_kalman_filter\|lpm_mult:Mult2\|mult_ibt:auto_generated\|le5a\[15\]\"" {  } { { "db/mult_ibt.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/mult_ibt.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../rtl/kalman_filter.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v" 56 -1 0 } } { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346864510 "|top4bt_avi|kalman_filter:b_kalman_filter|lpm_mult:Mult2|mult_ibt:auto_generated|le5a[15]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1720346864510 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1720346864510 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "20 " "20 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1720346865486 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "246 " "Ignored 246 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1720346865601 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "242 " "Ignored 242 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1720346865601 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1720346865601 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/uart_tx.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_tx.v" 7 -1 0 } } { "../rtl/uart_const_baud_tx.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_const_baud_tx.v" 35 -1 0 } } { "../rtl/echo_triger.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/echo_triger.v" 55 -1 0 } } { "../rtl/uart_tx.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_tx.v" 80 -1 0 } } { "../rtl/uart_const_baud_tx.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_const_baud_tx.v" 82 -1 0 } } { "../rtl/speedGnrt.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/speedGnrt.v" 153 -1 0 } } { "../rtl/cnt.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/cnt.v" 351 -1 0 } } { "../rtl/uart_rx.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_rx.v" 29 -1 0 } } { "../rtl/uart_rx.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_rx.v" 28 -1 0 } } { "../rtl/uart_rx.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_rx.v" 27 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1720346865672 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1720346865672 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[6\] GND " "Pin \"hex4\[6\]\" is stuck at GND" {  } { { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720346869351 "|top4bt_avi|hex4[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1720346869351 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346869552 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720346872434 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~0 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~0\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_18_result_int\[0\]~0" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346872477 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346872477 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_7_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 106 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346872477 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_8_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 111 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346872477 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 116 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346872477 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346872477 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346872477 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346872477 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346872477 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346872477 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346872477 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346872477 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346872477 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~0 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~0\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_18_result_int\[0\]~0" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346872477 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 116 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346872477 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346872477 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346872477 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346872477 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346872477 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346872477 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346872477 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346872477 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346872477 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~0 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~0\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_18_result_int\[0\]~0" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346872477 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346872477 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346872477 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346872477 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346872477 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346872477 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346872477 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod0\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~0 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod0\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~0\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_18_result_int\[0\]~0" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346872477 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod0\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod0\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346872477 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod0\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod0\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346872477 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1720346872477 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/output_files/test.map.smsg " "Generated suppressed messages file D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/output_files/test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346872754 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 347 727 0 0 380 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 347 of its 727 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 380 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1720346874099 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720346874328 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346874328 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "l_echo " "No output dependent on input pin \"l_echo\"" {  } { { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346875246 "|top4bt_avi|l_echo"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_echo " "No output dependent on input pin \"r_echo\"" {  } { { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346875246 "|top4bt_avi|r_echo"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1720346875246 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13465 " "Implemented 13465 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720346875247 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720346875247 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13004 " "Implemented 13004 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720346875247 ""} { "Info" "ICUT_CUT_TM_RAMS" "347 " "Implemented 347 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1720346875247 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1720346875247 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "32 " "Implemented 32 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1720346875247 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720346875247 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5002 " "Peak virtual memory: 5002 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720346875312 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 07 18:07:55 2024 " "Processing ended: Sun Jul 07 18:07:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720346875312 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720346875312 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720346875312 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346875312 ""}
