/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [14:0] celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire [16:0] celloutsig_0_3z;
  reg [15:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [19:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  reg [18:0] celloutsig_1_2z;
  wire [15:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~celloutsig_1_2z[0];
  assign celloutsig_0_14z = ~in_data[82];
  assign celloutsig_0_16z = ~celloutsig_0_6z;
  assign celloutsig_1_9z = ~((celloutsig_1_3z[7] | in_data[185]) & in_data[190]);
  assign celloutsig_1_11z = ~((celloutsig_1_4z | celloutsig_1_8z) & celloutsig_1_8z);
  assign celloutsig_0_7z = ~((celloutsig_0_1z | celloutsig_0_6z) & celloutsig_0_6z);
  assign celloutsig_0_19z = ~((celloutsig_0_14z | celloutsig_0_17z[4]) & celloutsig_0_6z);
  assign celloutsig_0_12z = ~((celloutsig_0_1z | celloutsig_0_2z) & (celloutsig_0_2z | celloutsig_0_8z));
  assign celloutsig_1_13z = celloutsig_1_11z | in_data[164];
  assign celloutsig_1_8z = celloutsig_1_1z[1] ^ celloutsig_1_2z[11];
  assign celloutsig_1_14z = ~(celloutsig_1_9z ^ in_data[187]);
  assign celloutsig_0_1z = ~(in_data[39] ^ celloutsig_0_0z[12]);
  assign celloutsig_0_3z = in_data[86:70] & { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_10z = { celloutsig_1_3z[15:14], celloutsig_1_8z, in_data[190:183], celloutsig_1_6z[1:0], celloutsig_1_4z, celloutsig_1_1z } & { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_1_18z = { celloutsig_1_1z[1:0], celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_13z } & { celloutsig_1_10z[3], celloutsig_1_15z, celloutsig_1_4z };
  assign celloutsig_1_3z = in_data[183:168] & in_data[186:171];
  assign celloutsig_0_0z = in_data[68:54] / { 1'h1, in_data[94:81] };
  assign celloutsig_0_5z = celloutsig_0_4z[15:8] === { celloutsig_0_3z[7:2], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_6z = celloutsig_0_3z[4:0] === celloutsig_0_4z[15:11];
  assign celloutsig_0_2z = in_data[56:50] < { in_data[30:25], celloutsig_0_1z };
  assign celloutsig_1_19z = celloutsig_1_3z[3] & ~(celloutsig_1_1z[0]);
  assign celloutsig_0_25z = celloutsig_0_18z & ~(celloutsig_0_19z);
  assign celloutsig_1_6z[1:0] = celloutsig_1_2z[16] ? { celloutsig_1_0z, celloutsig_1_4z } : in_data[182:181];
  assign celloutsig_1_15z = celloutsig_1_8z ? { celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_9z } : celloutsig_1_10z[3:1];
  assign celloutsig_0_10z[11:1] = celloutsig_0_8z ? celloutsig_0_4z[14:4] : { celloutsig_0_4z[10:2], celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_1z = celloutsig_1_0z ? { in_data[117:113], 1'h1 } : { in_data[131:129], 3'h0 };
  assign celloutsig_0_8z = celloutsig_0_0z[10:8] !== celloutsig_0_4z[11:9];
  assign celloutsig_1_5z = & { celloutsig_1_4z, in_data[180:179] };
  assign celloutsig_1_7z = & in_data[113:105];
  assign celloutsig_0_9z = & { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_3z[7:5], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_24z = & { celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_4z[11:5] };
  assign celloutsig_1_0z = & in_data[122:120];
  assign celloutsig_1_12z = | { in_data[161:159], celloutsig_1_9z };
  assign celloutsig_0_17z = { celloutsig_0_10z[4:1], celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_1z } << { celloutsig_0_3z[8:6], celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_2z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_4z = 16'h0000;
    else if (clkin_data[0]) celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_0z };
  always_latch
    if (clkin_data[64]) celloutsig_1_2z = 19'h00000;
    else if (!clkin_data[32]) celloutsig_1_2z = in_data[155:137];
  assign celloutsig_0_15z = ~((celloutsig_0_0z[7] & celloutsig_0_9z) | (celloutsig_0_9z & celloutsig_0_12z));
  assign celloutsig_0_18z = ~((celloutsig_0_8z & celloutsig_0_12z) | (celloutsig_0_17z[2] & celloutsig_0_16z));
  assign celloutsig_0_10z[0] = celloutsig_0_6z;
  assign celloutsig_1_6z[9:2] = in_data[190:183];
  assign { out_data[132:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
