<map id="dump_module" name="dump_module">
<area shape="rect" id="node2" href="$d7/d1b/verilog__backend_8cc.html#a7a0449a0f3bc20a8f7475493dab3b5cf" title="reset_auto_counter" alt="" coords="404,126,537,153"/>
<area shape="rect" id="node4" href="$d7/d1b/verilog__backend_8cc.html#a64ab94bde941c75b44ab5302b79dd739" title="id" alt="" coords="866,278,905,305"/>
<area shape="rect" id="node12" href="$da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="2020,963,2079,990"/>
<area shape="rect" id="node13" href="$d7/d1b/verilog__backend_8cc.html#a0154e2057696ffd85f9ebf61d526a55f" title="dump_process" alt="" coords="196,1409,303,1435"/>
<area shape="rect" id="node17" href="$dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a" title="RTLIL::SigSpec::is\l_chunk" alt="" coords="1039,905,1169,947"/>
<area shape="rect" id="node25" href="$dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619" title="RTLIL::SigSpec::as\l_chunk" alt="" coords="1037,1073,1171,1115"/>
<area shape="rect" id="node31" href="$d6/db5/structRTLIL_1_1Cell.html#a8299134eefc9061770be24c29f3c7af0" title="RTLIL::Cell::hasPort" alt="" coords="816,699,955,726"/>
<area shape="rect" id="node32" href="$d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="818,649,953,675"/>
<area shape="rect" id="node33" href="$d7/d1b/verilog__backend_8cc.html#aaff08953c9cbb9ccb17a9f0baca14e8b" title="dump_attributes" alt="" coords="619,278,733,305"/>
<area shape="rect" id="node34" href="$d7/d1b/verilog__backend_8cc.html#a7f042fae8da55b313e597c43a4b1c179" title="dump_wire" alt="" coords="428,329,513,355"/>
<area shape="rect" id="node35" href="$d7/d1b/verilog__backend_8cc.html#ad0cea71109574eaf5f93e4b922a41813" title="dump_memory" alt="" coords="417,189,524,215"/>
<area shape="rect" id="node36" href="$d7/d1b/verilog__backend_8cc.html#adf87d608950921ea0126a91c8024f29b" title="dump_cell" alt="" coords="209,633,290,659"/>
<area shape="rect" id="node47" href="$d7/d6c/structRTLIL_1_1Module.html#aa093cc84407f5e461655a356b1b0f6e9" title="RTLIL::Module::connections" alt="" coords="158,1662,341,1689"/>
<area shape="rect" id="node48" href="$d7/d1b/verilog__backend_8cc.html#a36331bf90617fb637a8502ee19fc95fc" title="dump_conn" alt="" coords="631,1459,721,1486"/>
<area shape="rect" id="node3" href="$d7/d1b/verilog__backend_8cc.html#a176ca1f57781d43a5ee1039172874dfa" title="reset_auto_counter_id" alt="" coords="601,126,751,153"/>
<area shape="rect" id="node6" href="$d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="1797,25,1835,51"/>
<area shape="rect" id="node5" href="$d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="1250,1026,1395,1053"/>
<area shape="rect" id="node7" href="$d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="1902,75,1949,102"/>
<area shape="rect" id="node8" href="$da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="2150,507,2215,534"/>
<area shape="rect" id="node10" href="$da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="2015,151,2083,178"/>
<area shape="rect" id="node11" href="$d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="1998,101,2101,127"/>
<area shape="rect" id="node9" href="$dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="2265,507,2309,534"/>
<area shape="rect" id="node14" href="$d7/d1b/verilog__backend_8cc.html#ace08137ffa7bf07034625ca0345a4a9e" title="case_body_find_regs" alt="" coords="399,1459,542,1486"/>
<area shape="rect" id="node15" href="$d7/d1b/verilog__backend_8cc.html#aaa439d5e48fd67321a1951019aaf8ac9" title="dump_case_body" alt="" coords="409,1358,532,1385"/>
<area shape="rect" id="node16" href="$d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105" title="dump_sigspec" alt="" coords="832,1253,939,1279"/>
<area shape="rect" id="node29" href="$d7/d1b/verilog__backend_8cc.html#a8351d1187d52b68972cb8933f54cc6dd" title="dump_proc_switch" alt="" coords="611,1358,741,1385"/>
<area shape="rect" id="node18" href="$d7/d1b/verilog__backend_8cc.html#a996c389809c3c77e4ca4548c7a965919" title="dump_sigchunk" alt="" coords="1047,1139,1161,1166"/>
<area shape="rect" id="node26" href="$dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="1023,1307,1185,1334"/>
<area shape="rect" id="node19" href="$d5/d25/namespaceILANG__BACKEND.html#a39658b7a471ec22caabf6717ccfe0e1b" title="ILANG_BACKEND::dump\l_const" alt="" coords="1237,1132,1408,1173"/>
<area shape="rect" id="node21" href="$d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f" title="dump_const" alt="" coords="1276,971,1369,998"/>
<area shape="rect" id="node20" href="$d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="1456,1015,1603,1056"/>
<area shape="rect" id="node22" href="$d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="1493,135,1565,162"/>
<area shape="rect" id="node23" href="$d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="1651,126,1730,153"/>
<area shape="rect" id="node24" href="$d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="1779,126,1853,153"/>
<area shape="rect" id="node27" href="$dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="1249,1307,1397,1334"/>
<area shape="rect" id="node28" href="$d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="1501,1307,1558,1334"/>
<area shape="rect" id="node30" href="$dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="814,1003,957,1030"/>
<area shape="rect" id="node37" href="$d7/d1b/verilog__backend_8cc.html#acb0db6978caac6cd12da1ae045c1b8ab" title="dump_cell_expr" alt="" coords="415,801,527,827"/>
<area shape="rect" id="node41" href="$d7/d1b/verilog__backend_8cc.html#a4547204fd4e6bd7eae408bdc8c7fc0d0" title="cellname" alt="" coords="639,582,713,609"/>
<area shape="rect" id="node46" href="$d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873" title="RTLIL::Cell::connections" alt="" coords="389,633,552,659"/>
<area shape="rect" id="node38" href="$d7/d1b/verilog__backend_8cc.html#ab947b1f58df960ccc8bc8453e36c5fa7" title="dump_cell_expr_port" alt="" coords="605,1003,747,1030"/>
<area shape="rect" id="node39" href="$d8/df7/structRTLIL_1_1IdString.html#a414596a8e4b5072e15bc41667f63ad1e" title="RTLIL::IdString::in" alt="" coords="613,902,739,929"/>
<area shape="rect" id="node40" href="$d8/df7/structRTLIL_1_1IdString.html#a027939234ae831a0135748917d1ca1d4" title="RTLIL::IdString::substr" alt="" coords="1028,1022,1180,1049"/>
<area shape="rect" id="node45" href="$d7/d1b/verilog__backend_8cc.html#a28aad0cb1350136978db41fd2d62716f" title="is_reg_wire" alt="" coords="632,801,720,827"/>
<area shape="rect" id="node42" href="$dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207" title="RTLIL::SigSpec::is\l_fully_const" alt="" coords="820,583,951,624"/>
<area shape="rect" id="node43" href="$d8/df7/structRTLIL_1_1IdString.html#abe954d84d173aa85d6bf7820c1ee2040" title="RTLIL::IdString::str" alt="" coords="820,481,951,507"/>
<area shape="rect" id="node44" href="$d7/d6c/structRTLIL_1_1Module.html#a2f0fab7c19a7c1c3b9f0a7566fde8a46" title="RTLIL::Module::count_id" alt="" coords="804,531,967,558"/>
<area shape="rect" id="node49" href="$d5/d25/namespaceILANG__BACKEND.html#ae3133a9ab2619ff10a74ebff9d1b4d36" title="ILANG_BACKEND::dump\l_sigspec" alt="" coords="800,1304,971,1345"/>
<area shape="rect" id="node50" href="$d5/d25/namespaceILANG__BACKEND.html#a42e2480bb26bd97dc7bd9b0503af8195" title="ILANG_BACKEND::dump\l_sigchunk" alt="" coords="1019,1191,1189,1232"/>
</map>
