###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Fri Dec  2 17:41:41 2022
#  Design:            Integrator
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix Integrator_postRoute -outDir ../Reports/timingReports
###############################################################
Path 1: MET Hold Check with Pin Delay2_reg_reg[1][8]/C 
Endpoint:   Delay2_reg_reg[1][8]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][8]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.015
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.244
  Arrival Time                  1.678
  Slack Time                    0.434
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   -0.434 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.000 |   0.000 |   -0.434 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.449 |   0.449 |    0.015 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.004 |   0.453 |    0.018 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3            | IN_5VX16   | 0.503 |   0.956 |    0.522 | 
     | Delay2_reg_reg[0][8]/C |   ^   | clk__L2_N3            | DFRRQ_5VX1 | 0.001 |   0.957 |    0.523 | 
     | Delay2_reg_reg[0][8]/Q |   v   | Delay2_reg_next[1][8] | DFRRQ_5VX1 | 0.720 |   1.678 |    1.244 | 
     | Delay2_reg_reg[1][8]/D |   v   | Delay2_reg_next[1][8] | DFRRQ_5VX1 | 0.000 |   1.678 |    1.244 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.434 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.435 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.902 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.906 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.538 |   1.009 |    1.444 | 
     | Delay2_reg_reg[1][8]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.015 |    1.449 | 
     +---------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin Delay2_reg_reg[1][3]/C 
Endpoint:   Delay2_reg_reg[1][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.015
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.243
  Arrival Time                  1.682
  Slack Time                    0.439
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   -0.439 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.000 |   0.000 |   -0.439 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.449 |   0.449 |    0.010 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.004 |   0.453 |    0.014 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3            | IN_5VX16   | 0.503 |   0.956 |    0.517 | 
     | Delay2_reg_reg[0][3]/C |   ^   | clk__L2_N3            | DFRRQ_5VX1 | 0.001 |   0.957 |    0.519 | 
     | Delay2_reg_reg[0][3]/Q |   v   | Delay2_reg_next[1][3] | DFRRQ_5VX1 | 0.725 |   1.682 |    1.243 | 
     | Delay2_reg_reg[1][3]/D |   v   | Delay2_reg_next[1][3] | DFRRQ_5VX1 | 0.000 |   1.682 |    1.243 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.439 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.440 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.907 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.910 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.538 |   1.009 |    1.448 | 
     | Delay2_reg_reg[1][3]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.015 |    1.453 | 
     +---------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin Delay2_reg_reg[1][20]/C 
Endpoint:   Delay2_reg_reg[1][20]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][20]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.007
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.236
  Arrival Time                  1.680
  Slack Time                    0.444
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |   -0.444 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   -0.444 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.449 |   0.449 |    0.005 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.003 |   0.452 |    0.007 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4             | IN_5VX16   | 0.509 |   0.960 |    0.516 | 
     | Delay2_reg_reg[0][20]/C |   ^   | clk__L2_N4             | DFRRQ_5VX1 | 0.004 |   0.965 |    0.520 | 
     | Delay2_reg_reg[0][20]/Q |   v   | Delay2_reg_next[1][20] | DFRRQ_5VX1 | 0.715 |   1.680 |    1.236 | 
     | Delay2_reg_reg[1][20]/D |   v   | Delay2_reg_next[1][20] | DFRRQ_5VX1 | 0.000 |   1.680 |    1.236 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.444 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.445 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.912 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.916 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.001 |    1.445 | 
     | Delay2_reg_reg[1][20]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.007 |    1.451 | 
     +----------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin Delay2_reg_reg[1][9]/C 
Endpoint:   Delay2_reg_reg[1][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][9]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.014
+ Hold                          0.030
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.244
  Arrival Time                  1.690
  Slack Time                    0.446
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   -0.446 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.000 |   0.000 |   -0.446 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.449 |   0.449 |    0.003 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.002 |   0.452 |    0.006 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0            | IN_5VX16   | 0.517 |   0.969 |    0.523 | 
     | Delay2_reg_reg[0][9]/C |   ^   | clk__L2_N0            | DFRRQ_5VX1 | 0.004 |   0.973 |    0.527 | 
     | Delay2_reg_reg[0][9]/Q |   v   | Delay2_reg_next[1][9] | DFRRQ_5VX1 | 0.717 |   1.690 |    1.244 | 
     | Delay2_reg_reg[1][9]/D |   v   | Delay2_reg_next[1][9] | DFRRQ_5VX1 | 0.000 |   1.690 |    1.244 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.446 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.447 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.914 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.917 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.538 |   1.009 |    1.455 | 
     | Delay2_reg_reg[1][9]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.014 |    1.460 | 
     +---------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin Delay2_reg_reg[1][6]/C 
Endpoint:   Delay2_reg_reg[1][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.227
  Arrival Time                  1.678
  Slack Time                    0.450
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   -0.450 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.000 |   0.000 |   -0.450 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.449 |   0.449 |   -0.001 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.004 |   0.453 |    0.002 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3            | IN_5VX16   | 0.503 |   0.956 |    0.506 | 
     | Delay2_reg_reg[0][6]/C |   ^   | clk__L2_N3            | DFRRQ_5VX1 | 0.001 |   0.957 |    0.507 | 
     | Delay2_reg_reg[0][6]/Q |   v   | Delay2_reg_next[1][6] | DFRRQ_5VX1 | 0.720 |   1.678 |    1.227 | 
     | Delay2_reg_reg[1][6]/D |   v   | Delay2_reg_next[1][6] | DFRRQ_5VX1 | 0.000 |   1.678 |    1.227 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.450 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.451 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.918 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.473 |    0.923 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.526 |   0.999 |    1.449 | 
     | Delay2_reg_reg[1][6]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   1.000 |    1.450 | 
     +---------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin Delay2_reg_reg[1][2]/C 
Endpoint:   Delay2_reg_reg[1][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.227
  Arrival Time                  1.678
  Slack Time                    0.451
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   -0.451 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.000 |   0.000 |   -0.451 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.449 |   0.449 |   -0.001 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.004 |   0.453 |    0.002 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3            | IN_5VX16   | 0.503 |   0.956 |    0.506 | 
     | Delay2_reg_reg[0][2]/C |   ^   | clk__L2_N3            | DFRRQ_5VX1 | 0.002 |   0.958 |    0.507 | 
     | Delay2_reg_reg[0][2]/Q |   v   | Delay2_reg_next[1][2] | DFRRQ_5VX1 | 0.720 |   1.678 |    1.227 | 
     | Delay2_reg_reg[1][2]/D |   v   | Delay2_reg_next[1][2] | DFRRQ_5VX1 | 0.000 |   1.678 |    1.227 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.451 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.451 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.918 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.473 |    0.924 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.526 |   0.999 |    1.449 | 
     | Delay2_reg_reg[1][2]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   1.000 |    1.451 | 
     +---------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin Delay2_reg_reg[1][5]/C 
Endpoint:   Delay2_reg_reg[1][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.227
  Arrival Time                  1.679
  Slack Time                    0.452
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   -0.452 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.000 |   0.000 |   -0.452 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.449 |   0.449 |   -0.003 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.004 |   0.453 |    0.000 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3            | IN_5VX16   | 0.503 |   0.956 |    0.504 | 
     | Delay2_reg_reg[0][5]/C |   ^   | clk__L2_N3            | DFRRQ_5VX1 | 0.001 |   0.957 |    0.505 | 
     | Delay2_reg_reg[0][5]/Q |   v   | Delay2_reg_next[1][5] | DFRRQ_5VX1 | 0.722 |   1.679 |    1.227 | 
     | Delay2_reg_reg[1][5]/D |   v   | Delay2_reg_next[1][5] | DFRRQ_5VX1 | 0.000 |   1.679 |    1.227 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.452 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.453 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.920 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.473 |    0.925 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.526 |   0.999 |    1.451 | 
     | Delay2_reg_reg[1][5]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   1.000 |    1.452 | 
     +---------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin Delay2_reg_reg[1][12]/C 
Endpoint:   Delay2_reg_reg[1][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][12]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.004
+ Hold                          0.028
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.232
  Arrival Time                  1.685
  Slack Time                    0.452
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |   -0.452 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   -0.452 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.449 |   0.449 |   -0.003 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.002 |   0.452 |   -0.001 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1             | IN_5VX16   | 0.508 |   0.960 |    0.508 | 
     | Delay2_reg_reg[0][12]/C |   ^   | clk__L2_N1             | DFRRQ_5VX1 | 0.003 |   0.963 |    0.511 | 
     | Delay2_reg_reg[0][12]/Q |   v   | Delay2_reg_next[1][12] | DFRRQ_5VX1 | 0.722 |   1.685 |    1.232 | 
     | Delay2_reg_reg[1][12]/D |   v   | Delay2_reg_next[1][12] | DFRRQ_5VX1 | 0.000 |   1.685 |    1.232 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.452 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.453 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.920 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.924 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.529 |   1.000 |    1.453 | 
     | Delay2_reg_reg[1][12]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.004 |    1.457 | 
     +----------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin Delay2_reg_reg[1][4]/C 
Endpoint:   Delay2_reg_reg[1][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.227
  Arrival Time                  1.679
  Slack Time                    0.452
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   -0.452 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.000 |   0.000 |   -0.452 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.449 |   0.449 |   -0.003 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.004 |   0.453 |    0.000 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3            | IN_5VX16   | 0.503 |   0.956 |    0.504 | 
     | Delay2_reg_reg[0][4]/C |   ^   | clk__L2_N3            | DFRRQ_5VX1 | 0.001 |   0.957 |    0.505 | 
     | Delay2_reg_reg[0][4]/Q |   v   | Delay2_reg_next[1][4] | DFRRQ_5VX1 | 0.722 |   1.679 |    1.227 | 
     | Delay2_reg_reg[1][4]/D |   v   | Delay2_reg_next[1][4] | DFRRQ_5VX1 | 0.000 |   1.679 |    1.227 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.453 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.453 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.920 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.473 |    0.926 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.526 |   0.999 |    1.451 | 
     | Delay2_reg_reg[1][4]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   1.000 |    1.452 | 
     +---------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin Delay2_reg_reg[1][14]/C 
Endpoint:   Delay2_reg_reg[1][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][14]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.003
+ Hold                          0.028
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.231
  Arrival Time                  1.685
  Slack Time                    0.454
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |   -0.454 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   -0.454 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.449 |   0.449 |   -0.004 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.002 |   0.452 |   -0.002 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1             | IN_5VX16   | 0.508 |   0.960 |    0.506 | 
     | Delay2_reg_reg[0][14]/C |   ^   | clk__L2_N1             | DFRRQ_5VX1 | 0.002 |   0.962 |    0.509 | 
     | Delay2_reg_reg[0][14]/Q |   v   | Delay2_reg_next[1][14] | DFRRQ_5VX1 | 0.723 |   1.685 |    1.231 | 
     | Delay2_reg_reg[1][14]/D |   v   | Delay2_reg_next[1][14] | DFRRQ_5VX1 | 0.000 |   1.685 |    1.231 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.454 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.454 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.921 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.925 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.529 |   1.000 |    1.454 | 
     | Delay2_reg_reg[1][14]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   1.003 |    1.457 | 
     +----------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin Delay2_reg_reg[1][15]/C 
Endpoint:   Delay2_reg_reg[1][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][15]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.004
+ Hold                          0.028
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.232
  Arrival Time                  1.688
  Slack Time                    0.456
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |   -0.456 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   -0.456 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.449 |   0.449 |   -0.007 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.002 |   0.452 |   -0.005 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1             | IN_5VX16   | 0.508 |   0.960 |    0.504 | 
     | Delay2_reg_reg[0][15]/C |   ^   | clk__L2_N1             | DFRRQ_5VX1 | 0.002 |   0.962 |    0.506 | 
     | Delay2_reg_reg[0][15]/Q |   v   | Delay2_reg_next[1][15] | DFRRQ_5VX1 | 0.726 |   1.688 |    1.232 | 
     | Delay2_reg_reg[1][15]/D |   v   | Delay2_reg_next[1][15] | DFRRQ_5VX1 | 0.000 |   1.688 |    1.232 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.456 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.457 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.924 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.928 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.529 |   1.000 |    1.457 | 
     | Delay2_reg_reg[1][15]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.004 |    1.460 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin Delay2_reg_reg[1][21]/C 
Endpoint:   Delay2_reg_reg[1][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][21]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.007
+ Hold                          0.028
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.235
  Arrival Time                  1.691
  Slack Time                    0.456
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |   -0.456 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   -0.456 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.449 |   0.449 |   -0.007 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.003 |   0.452 |   -0.005 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4             | IN_5VX16   | 0.509 |   0.960 |    0.504 | 
     | Delay2_reg_reg[0][21]/C |   ^   | clk__L2_N4             | DFRRQ_5VX1 | 0.004 |   0.965 |    0.508 | 
     | Delay2_reg_reg[0][21]/Q |   v   | Delay2_reg_next[1][21] | DFRRQ_5VX1 | 0.726 |   1.691 |    1.235 | 
     | Delay2_reg_reg[1][21]/D |   v   | Delay2_reg_next[1][21] | DFRRQ_5VX1 | 0.000 |   1.691 |    1.235 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.456 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.457 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.924 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.928 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.001 |    1.457 | 
     | Delay2_reg_reg[1][21]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.007 |    1.463 | 
     +----------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin Delay2_reg_reg[1][13]/C 
Endpoint:   Delay2_reg_reg[1][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][13]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.004
+ Hold                          0.028
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.232
  Arrival Time                  1.688
  Slack Time                    0.457
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |   -0.457 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   -0.457 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.449 |   0.449 |   -0.008 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.002 |   0.452 |   -0.005 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1             | IN_5VX16   | 0.508 |   0.960 |    0.503 | 
     | Delay2_reg_reg[0][13]/C |   ^   | clk__L2_N1             | DFRRQ_5VX1 | 0.003 |   0.963 |    0.506 | 
     | Delay2_reg_reg[0][13]/Q |   v   | Delay2_reg_next[1][13] | DFRRQ_5VX1 | 0.726 |   1.688 |    1.232 | 
     | Delay2_reg_reg[1][13]/D |   v   | Delay2_reg_next[1][13] | DFRRQ_5VX1 | 0.000 |   1.688 |    1.232 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.457 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.458 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.925 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.928 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.529 |   1.000 |    1.457 | 
     | Delay2_reg_reg[1][13]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.004 |    1.461 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin Delay2_reg_reg[1][18]/C 
Endpoint:   Delay2_reg_reg[1][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][18]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.006
+ Hold                          0.028
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.234
  Arrival Time                  1.691
  Slack Time                    0.457
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |   -0.457 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   -0.457 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.449 |   0.449 |   -0.008 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.003 |   0.452 |   -0.005 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4             | IN_5VX16   | 0.509 |   0.960 |    0.503 | 
     | Delay2_reg_reg[0][18]/C |   ^   | clk__L2_N4             | DFRRQ_5VX1 | 0.004 |   0.965 |    0.507 | 
     | Delay2_reg_reg[0][18]/Q |   v   | Delay2_reg_next[1][18] | DFRRQ_5VX1 | 0.726 |   1.691 |    1.234 | 
     | Delay2_reg_reg[1][18]/D |   v   | Delay2_reg_next[1][18] | DFRRQ_5VX1 | 0.000 |   1.691 |    1.234 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.457 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.458 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.925 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.929 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.001 |    1.458 | 
     | Delay2_reg_reg[1][18]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.006 |    1.463 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin Delay2_reg_reg[1][19]/C 
Endpoint:   Delay2_reg_reg[1][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][19]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.006
+ Hold                          0.028
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.234
  Arrival Time                  1.693
  Slack Time                    0.459
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |   -0.459 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   -0.459 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.449 |   0.449 |   -0.010 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.003 |   0.452 |   -0.007 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4             | IN_5VX16   | 0.509 |   0.960 |    0.501 | 
     | Delay2_reg_reg[0][19]/C |   ^   | clk__L2_N4             | DFRRQ_5VX1 | 0.004 |   0.965 |    0.506 | 
     | Delay2_reg_reg[0][19]/Q |   v   | Delay2_reg_next[1][19] | DFRRQ_5VX1 | 0.728 |   1.693 |    1.234 | 
     | Delay2_reg_reg[1][19]/D |   v   | Delay2_reg_next[1][19] | DFRRQ_5VX1 | 0.000 |   1.693 |    1.234 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.459 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.460 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.927 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.931 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.001 |    1.460 | 
     | Delay2_reg_reg[1][19]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.005 |   1.006 |    1.465 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin Delay2_reg_reg[1][10]/C 
Endpoint:   Delay2_reg_reg[1][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][10]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.005
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.232
  Arrival Time                  1.693
  Slack Time                    0.461
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |   -0.461 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   -0.461 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.449 |   0.449 |   -0.012 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.002 |   0.452 |   -0.009 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1             | IN_5VX16   | 0.508 |   0.960 |    0.499 | 
     | Delay2_reg_reg[0][10]/C |   ^   | clk__L2_N1             | DFRRQ_5VX1 | 0.003 |   0.963 |    0.502 | 
     | Delay2_reg_reg[0][10]/Q |   v   | Delay2_reg_next[1][10] | DFRRQ_5VX1 | 0.729 |   1.693 |    1.232 | 
     | Delay2_reg_reg[1][10]/D |   v   | Delay2_reg_next[1][10] | DFRRQ_5VX1 | 0.000 |   1.693 |    1.232 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.461 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.462 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.929 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.932 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.529 |   1.000 |    1.461 | 
     | Delay2_reg_reg[1][10]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.005 |    1.465 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin Delay2_reg_reg[1][7]/C 
Endpoint:   Delay2_reg_reg[1][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.226
  Arrival Time                  1.687
  Slack Time                    0.461
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   -0.461 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.000 |   0.000 |   -0.461 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.449 |   0.449 |   -0.012 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.004 |   0.453 |   -0.008 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3            | IN_5VX16   | 0.503 |   0.956 |    0.495 | 
     | Delay2_reg_reg[0][7]/C |   ^   | clk__L2_N3            | DFRRQ_5VX1 | 0.001 |   0.957 |    0.496 | 
     | Delay2_reg_reg[0][7]/Q |   v   | Delay2_reg_next[1][7] | DFRRQ_5VX1 | 0.730 |   1.687 |    1.226 | 
     | Delay2_reg_reg[1][7]/D |   v   | Delay2_reg_next[1][7] | DFRRQ_5VX1 | 0.000 |   1.687 |    1.226 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.461 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.462 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.929 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.473 |    0.934 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.526 |   0.999 |    1.459 | 
     | Delay2_reg_reg[1][7]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   1.000 |    1.461 | 
     +---------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin Delay2_reg_reg[1][11]/C 
Endpoint:   Delay2_reg_reg[1][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][11]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.005
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.232
  Arrival Time                  1.695
  Slack Time                    0.463
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |   -0.463 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   -0.463 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.449 |   0.449 |   -0.014 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.002 |   0.452 |   -0.012 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1             | IN_5VX16   | 0.508 |   0.960 |    0.497 | 
     | Delay2_reg_reg[0][11]/C |   ^   | clk__L2_N1             | DFRRQ_5VX1 | 0.003 |   0.963 |    0.500 | 
     | Delay2_reg_reg[0][11]/Q |   v   | Delay2_reg_next[1][11] | DFRRQ_5VX1 | 0.732 |   1.695 |    1.232 | 
     | Delay2_reg_reg[1][11]/D |   v   | Delay2_reg_next[1][11] | DFRRQ_5VX1 | 0.000 |   1.695 |    1.232 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.463 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.464 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.931 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.935 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.529 |   1.000 |    1.464 | 
     | Delay2_reg_reg[1][11]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.005 |    1.468 | 
     +----------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin Delay2_reg_reg[1][16]/C 
Endpoint:   Delay2_reg_reg[1][16]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][16]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.005
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.232
  Arrival Time                  1.698
  Slack Time                    0.466
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |   -0.466 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   -0.466 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.449 |   0.449 |   -0.017 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.003 |   0.452 |   -0.014 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4             | IN_5VX16   | 0.509 |   0.960 |    0.495 | 
     | Delay2_reg_reg[0][16]/C |   ^   | clk__L2_N4             | DFRRQ_5VX1 | 0.003 |   0.963 |    0.498 | 
     | Delay2_reg_reg[0][16]/Q |   v   | Delay2_reg_next[1][16] | DFRRQ_5VX1 | 0.734 |   1.698 |    1.232 | 
     | Delay2_reg_reg[1][16]/D |   v   | Delay2_reg_next[1][16] | DFRRQ_5VX1 | 0.000 |   1.698 |    1.232 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.466 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.467 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.934 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.938 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.001 |    1.467 | 
     | Delay2_reg_reg[1][16]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   1.005 |    1.471 | 
     +----------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin Delay2_reg_reg[1][1]/C 
Endpoint:   Delay2_reg_reg[1][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Hold                          0.028
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.228
  Arrival Time                  1.694
  Slack Time                    0.467
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   -0.467 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.000 |   0.000 |   -0.467 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.449 |   0.449 |   -0.017 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.002 |   0.452 |   -0.015 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0            | IN_5VX16   | 0.517 |   0.969 |    0.502 | 
     | Delay2_reg_reg[0][1]/C |   ^   | clk__L2_N0            | DFRRQ_5VX1 | 0.004 |   0.973 |    0.507 | 
     | Delay2_reg_reg[0][1]/Q |   v   | Delay2_reg_next[1][1] | DFRRQ_5VX1 | 0.721 |   1.694 |    1.228 | 
     | Delay2_reg_reg[1][1]/D |   v   | Delay2_reg_next[1][1] | DFRRQ_5VX1 | 0.000 |   1.694 |    1.228 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.467 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.467 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.934 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.473 |    0.940 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.526 |   0.999 |    1.465 | 
     | Delay2_reg_reg[1][1]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   1.000 |    1.467 | 
     +---------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin Delay2_reg_reg[1][0]/C 
Endpoint:   Delay2_reg_reg[1][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.228
  Arrival Time                  1.696
  Slack Time                    0.468
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   -0.468 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.000 |   0.000 |   -0.468 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.449 |   0.449 |   -0.019 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.002 |   0.452 |   -0.016 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0            | IN_5VX16   | 0.517 |   0.969 |    0.501 | 
     | Delay2_reg_reg[0][0]/C |   ^   | clk__L2_N0            | DFRRQ_5VX1 | 0.004 |   0.973 |    0.505 | 
     | Delay2_reg_reg[0][0]/Q |   v   | Delay2_reg_next[1][0] | DFRRQ_5VX1 | 0.723 |   1.696 |    1.228 | 
     | Delay2_reg_reg[1][0]/D |   v   | Delay2_reg_next[1][0] | DFRRQ_5VX1 | 0.000 |   1.696 |    1.228 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.468 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.469 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.936 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.473 |    0.941 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.526 |   0.999 |    1.466 | 
     | Delay2_reg_reg[1][0]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   1.000 |    1.468 | 
     +---------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin Delay1_out1_reg[20]/C 
Endpoint:   Delay1_out1_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[20]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.015
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.242
  Arrival Time                  1.718
  Slack Time                    0.476
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   -0.476 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -0.476 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.449 |   0.449 |   -0.027 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.003 |   0.452 |   -0.024 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5     | IN_5VX16   | 0.515 |   0.968 |    0.492 | 
     | Delay_out1_reg[20]/C  |   ^   | clk__L2_N5     | DFRRQ_5VX1 | 0.004 |   0.972 |    0.496 | 
     | Delay_out1_reg[20]/Q  |   v   | Delay_out1[20] | DFRRQ_5VX1 | 0.746 |   1.718 |    1.242 | 
     | Delay1_out1_reg[20]/D |   v   | Delay_out1[20] | DFRRQ_5VX1 | 0.000 |   1.718 |    1.242 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.476 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.477 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.944 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.948 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.537 |   1.009 |    1.485 | 
     | Delay1_out1_reg[20]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.006 |   1.015 |    1.491 | 
     +--------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin Delay2_reg_reg[1][17]/C 
Endpoint:   Delay2_reg_reg[1][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][17]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.006
+ Hold                          0.028
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.234
  Arrival Time                  1.788
  Slack Time                    0.554
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |   -0.554 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   -0.554 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.449 |   0.449 |   -0.105 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.003 |   0.452 |   -0.102 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4             | IN_5VX16   | 0.509 |   0.960 |    0.406 | 
     | Delay2_reg_reg[0][17]/C |   ^   | clk__L2_N4             | DFRRQ_5VX1 | 0.004 |   0.964 |    0.410 | 
     | Delay2_reg_reg[0][17]/Q |   v   | Delay2_reg_next[1][17] | DFRRQ_5VX1 | 0.824 |   1.788 |    1.234 | 
     | Delay2_reg_reg[1][17]/D |   v   | Delay2_reg_next[1][17] | DFRRQ_5VX1 | 0.000 |   1.788 |    1.234 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.554 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.555 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    1.022 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    1.026 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.001 |    1.555 | 
     | Delay2_reg_reg[1][17]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.005 |   1.006 |    1.560 | 
     +----------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin Delay1_out1_reg[19]/C 
Endpoint:   Delay1_out1_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[19]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.015
+ Hold                          0.018
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.232
  Arrival Time                  1.809
  Slack Time                    0.577
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   -0.577 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -0.577 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.449 |   0.449 |   -0.128 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.003 |   0.452 |   -0.125 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5     | IN_5VX16   | 0.515 |   0.968 |    0.391 | 
     | Delay_out1_reg[19]/C  |   ^   | clk__L2_N5     | DFRRQ_5VX1 | 0.004 |   0.972 |    0.395 | 
     | Delay_out1_reg[19]/Q  |   v   | Delay_out1[19] | DFRRQ_5VX1 | 0.837 |   1.809 |    1.232 | 
     | Delay1_out1_reg[19]/D |   v   | Delay_out1[19] | DFRRQ_5VX1 | 0.000 |   1.809 |    1.232 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.577 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.578 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    1.045 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    1.049 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.537 |   1.009 |    1.586 | 
     | Delay1_out1_reg[19]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.006 |   1.015 |    1.592 | 
     +--------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin Delay1_out1_reg[18]/C 
Endpoint:   Delay1_out1_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[18]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.015
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.227
  Arrival Time                  1.859
  Slack Time                    0.632
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   -0.632 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -0.632 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.449 |   0.449 |   -0.183 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.003 |   0.452 |   -0.180 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5     | IN_5VX16   | 0.515 |   0.968 |    0.336 | 
     | Delay_out1_reg[18]/C  |   ^   | clk__L2_N5     | DFRRQ_5VX1 | 0.004 |   0.972 |    0.340 | 
     | Delay_out1_reg[18]/Q  |   v   | Delay_out1[18] | DFRRQ_5VX1 | 0.887 |   1.859 |    1.227 | 
     | Delay1_out1_reg[18]/D |   v   | Delay_out1[18] | DFRRQ_5VX1 | 0.000 |   1.859 |    1.227 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.632 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.633 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    1.100 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    1.104 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.537 |   1.009 |    1.641 | 
     | Delay1_out1_reg[18]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.006 |   1.015 |    1.647 | 
     +--------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin Delay1_out1_reg[17]/C 
Endpoint:   Delay1_out1_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[17]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.014
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.226
  Arrival Time                  1.859
  Slack Time                    0.634
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   -0.634 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -0.634 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.449 |   0.449 |   -0.185 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.003 |   0.452 |   -0.181 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5     | IN_5VX16   | 0.515 |   0.968 |    0.334 | 
     | Delay_out1_reg[17]/C  |   ^   | clk__L2_N5     | DFRRQ_5VX1 | 0.004 |   0.971 |    0.338 | 
     | Delay_out1_reg[17]/Q  |   v   | Delay_out1[17] | DFRRQ_5VX1 | 0.888 |   1.859 |    1.226 | 
     | Delay1_out1_reg[17]/D |   v   | Delay_out1[17] | DFRRQ_5VX1 | 0.000 |   1.859 |    1.226 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.634 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.635 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    1.102 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    1.106 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.537 |   1.009 |    1.643 | 
     | Delay1_out1_reg[17]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.005 |   1.014 |    1.647 | 
     +--------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin Delay1_out1_reg[16]/C 
Endpoint:   Delay1_out1_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[16]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.014
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.224
  Arrival Time                  1.879
  Slack Time                    0.655
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   -0.655 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -0.655 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.449 |   0.449 |   -0.205 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.003 |   0.452 |   -0.202 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5     | IN_5VX16   | 0.515 |   0.968 |    0.313 | 
     | Delay_out1_reg[16]/C  |   ^   | clk__L2_N5     | DFRRQ_5VX1 | 0.003 |   0.971 |    0.316 | 
     | Delay_out1_reg[16]/Q  |   v   | Delay_out1[16] | DFRRQ_5VX1 | 0.908 |   1.879 |    1.224 | 
     | Delay1_out1_reg[16]/D |   v   | Delay_out1[16] | DFRRQ_5VX1 | 0.000 |   1.879 |    1.224 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.655 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.655 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    1.122 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    1.127 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.537 |   1.009 |    1.664 | 
     | Delay1_out1_reg[16]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.005 |   1.014 |    1.669 | 
     +--------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin Delay1_out1_reg[8]/C 
Endpoint:   Delay1_out1_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[8]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.014
+ Hold                          0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.219
  Arrival Time                  1.890
  Slack Time                    0.671
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   -0.671 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.000 |   0.000 |   -0.671 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.449 |   0.449 |   -0.222 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.004 |   0.453 |   -0.218 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2    | IN_5VX16   | 0.515 |   0.967 |    0.297 | 
     | Delay_out1_reg[8]/C  |   ^   | clk__L2_N2    | DFRRQ_5VX1 | 0.004 |   0.971 |    0.301 | 
     | Delay_out1_reg[8]/Q  |   v   | Delay_out1[8] | DFRRQ_5VX1 | 0.918 |   1.889 |    1.219 | 
     | Delay1_out1_reg[8]/D |   v   | Delay_out1[8] | DFRRQ_5VX1 | 0.001 |   1.890 |    1.219 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.671 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.672 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    1.139 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.473 |    1.144 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.535 |   1.008 |    1.678 | 
     | Delay1_out1_reg[8]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.006 |   1.014 |    1.684 | 
     +-------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin Delay1_out1_reg[9]/C 
Endpoint:   Delay1_out1_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[9]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.013
+ Hold                          0.008
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.222
  Arrival Time                  1.895
  Slack Time                    0.674
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   -0.674 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.000 |   0.000 |   -0.674 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.449 |   0.449 |   -0.225 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.004 |   0.453 |   -0.221 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2    | IN_5VX16   | 0.515 |   0.967 |    0.293 | 
     | Delay_out1_reg[9]/C  |   ^   | clk__L2_N2    | DFRRQ_5VX1 | 0.004 |   0.971 |    0.297 | 
     | Delay_out1_reg[9]/Q  |   v   | Delay_out1[9] | DFRRQ_5VX1 | 0.924 |   1.895 |    1.222 | 
     | Delay1_out1_reg[9]/D |   v   | Delay_out1[9] | DFRRQ_5VX1 | 0.000 |   1.895 |    1.222 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.674 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.675 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    1.142 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    1.146 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.537 |   1.009 |    1.683 | 
     | Delay1_out1_reg[9]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   1.013 |    1.687 | 
     +-------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin Delay1_out1_reg[1]/C 
Endpoint:   Delay1_out1_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[1]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.005
+ Hold                          0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.210
  Arrival Time                  1.905
  Slack Time                    0.695
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   -0.695 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.000 |   0.000 |   -0.695 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.449 |   0.449 |   -0.246 | 
     | clk__L2_I4/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.003 |   0.452 |   -0.243 | 
     | clk__L2_I4/Q         |   ^   | clk__L2_N4    | IN_5VX16   | 0.509 |   0.960 |    0.265 | 
     | Delay_out1_reg[1]/C  |   ^   | clk__L2_N4    | DFRRQ_5VX1 | 0.003 |   0.963 |    0.268 | 
     | Delay_out1_reg[1]/Q  |   v   | Delay_out1[1] | DFRRQ_5VX1 | 0.942 |   1.905 |    1.210 | 
     | Delay1_out1_reg[1]/D |   v   | Delay_out1[1] | DFRRQ_5VX1 | 0.000 |   1.905 |    1.210 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.695 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.696 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    1.163 | 
     | clk__L2_I4/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    1.167 | 
     | clk__L2_I4/Q         |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.001 |    1.696 | 
     | Delay1_out1_reg[1]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   1.005 |    1.700 | 
     +-------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin Delay1_out1_reg[13]/C 
Endpoint:   Delay1_out1_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[13]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.013
+ Hold                         -0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.213
  Arrival Time                  1.975
  Slack Time                    0.762
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   -0.762 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -0.762 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.449 |   0.449 |   -0.313 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.004 |   0.453 |   -0.309 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2     | IN_5VX16   | 0.515 |   0.967 |    0.205 | 
     | Delay_out1_reg[13]/C  |   ^   | clk__L2_N2     | DFRRQ_5VX1 | 0.004 |   0.971 |    0.209 | 
     | Delay_out1_reg[13]/Q  |   v   | Delay_out1[13] | DFRRQ_5VX1 | 1.003 |   1.975 |    1.213 | 
     | Delay1_out1_reg[13]/D |   v   | Delay_out1[13] | DFRRQ_5VX1 | 0.000 |   1.975 |    1.213 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.762 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.763 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    1.230 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    1.234 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.537 |   1.009 |    1.771 | 
     | Delay1_out1_reg[13]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   1.013 |    1.775 | 
     +--------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin Delay1_out1_reg[0]/C 
Endpoint:   Delay1_out1_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.004
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.201
  Arrival Time                  1.972
  Slack Time                    0.771
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   -0.771 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.000 |   0.000 |   -0.771 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.449 |   0.449 |   -0.322 | 
     | clk__L2_I1/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.002 |   0.452 |   -0.320 | 
     | clk__L2_I1/Q         |   ^   | clk__L2_N1    | IN_5VX16   | 0.508 |   0.960 |    0.189 | 
     | Delay_out1_reg[0]/C  |   ^   | clk__L2_N1    | DFRRQ_5VX1 | 0.003 |   0.963 |    0.191 | 
     | Delay_out1_reg[0]/Q  |   v   | Delay_out1[0] | DFRRQ_5VX1 | 1.009 |   1.972 |    1.201 | 
     | Delay1_out1_reg[0]/D |   v   | Delay_out1[0] | DFRRQ_5VX1 | 0.001 |   1.972 |    1.201 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.771 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.772 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    1.239 | 
     | clk__L2_I1/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    1.243 | 
     | clk__L2_I1/Q         |   ^   | clk__L2_N1 | IN_5VX16   | 0.529 |   1.000 |    1.772 | 
     | Delay1_out1_reg[0]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.004 |    1.775 | 
     +-------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin Delay1_out1_reg[6]/C 
Endpoint:   Delay1_out1_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[6]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.012
+ Hold                         -0.001
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.211
  Arrival Time                  1.985
  Slack Time                    0.774
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   -0.774 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.000 |   0.000 |   -0.774 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.449 |   0.449 |   -0.325 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.002 |   0.452 |   -0.323 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0    | IN_5VX16   | 0.517 |   0.969 |    0.195 | 
     | Delay_out1_reg[6]/C  |   ^   | clk__L2_N0    | DFRRQ_5VX1 | 0.003 |   0.972 |    0.198 | 
     | Delay_out1_reg[6]/Q  |   v   | Delay_out1[6] | DFRRQ_5VX1 | 1.012 |   1.984 |    1.210 | 
     | Delay1_out1_reg[6]/D |   v   | Delay_out1[6] | DFRRQ_5VX1 | 0.000 |   1.985 |    1.211 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.774 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.775 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    1.242 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    1.246 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.538 |   1.009 |    1.784 | 
     | Delay1_out1_reg[6]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.002 |   1.012 |    1.786 | 
     +-------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin Delay1_out1_reg[15]/C 
Endpoint:   Delay1_out1_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[15]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.013
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.209
  Arrival Time                  1.987
  Slack Time                    0.778
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   -0.778 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -0.778 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.449 |   0.449 |   -0.329 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.003 |   0.452 |   -0.326 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5     | IN_5VX16   | 0.515 |   0.968 |    0.190 | 
     | Delay_out1_reg[15]/C  |   ^   | clk__L2_N5     | DFRRQ_5VX1 | 0.004 |   0.971 |    0.194 | 
     | Delay_out1_reg[15]/Q  |   v   | Delay_out1[15] | DFRRQ_5VX1 | 1.015 |   1.986 |    1.209 | 
     | Delay1_out1_reg[15]/D |   v   | Delay_out1[15] | DFRRQ_5VX1 | 0.001 |   1.987 |    1.209 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.778 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.779 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    1.246 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    1.250 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.537 |   1.009 |    1.787 | 
     | Delay1_out1_reg[15]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   1.013 |    1.791 | 
     +--------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin Delay1_out1_reg[14]/C 
Endpoint:   Delay1_out1_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[14]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.013
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.209
  Arrival Time                  2.005
  Slack Time                    0.796
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   -0.796 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -0.796 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.449 |   0.449 |   -0.347 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.003 |   0.452 |   -0.344 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5     | IN_5VX16   | 0.515 |   0.968 |    0.172 | 
     | Delay_out1_reg[14]/C  |   ^   | clk__L2_N5     | DFRRQ_5VX1 | 0.003 |   0.971 |    0.175 | 
     | Delay_out1_reg[14]/Q  |   v   | Delay_out1[14] | DFRRQ_5VX1 | 1.034 |   2.005 |    1.209 | 
     | Delay1_out1_reg[14]/D |   v   | Delay_out1[14] | DFRRQ_5VX1 | 0.000 |   2.005 |    1.209 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.796 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.797 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    1.264 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.473 |    1.269 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   | 0.535 |   1.008 |    1.804 | 
     | Delay1_out1_reg[14]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.005 |   1.013 |    1.809 | 
     +--------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin Delay1_out1_reg[3]/C 
Endpoint:   Delay1_out1_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[3]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.013
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.208
  Arrival Time                  2.020
  Slack Time                    0.812
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   -0.812 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.000 |   0.000 |   -0.812 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.449 |   0.449 |   -0.363 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.002 |   0.452 |   -0.360 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0    | IN_5VX16   | 0.517 |   0.969 |    0.157 | 
     | Delay_out1_reg[3]/C  |   ^   | clk__L2_N0    | DFRRQ_5VX1 | 0.003 |   0.972 |    0.160 | 
     | Delay_out1_reg[3]/Q  |   v   | Delay_out1[3] | DFRRQ_5VX1 | 1.048 |   2.020 |    1.208 | 
     | Delay1_out1_reg[3]/D |   v   | Delay_out1[3] | DFRRQ_5VX1 | 0.000 |   2.020 |    1.208 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.812 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.813 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    1.280 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    1.283 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.538 |   1.009 |    1.821 | 
     | Delay1_out1_reg[3]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   1.013 |    1.825 | 
     +-------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin Delay1_out1_reg[4]/C 
Endpoint:   Delay1_out1_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[4]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.013
+ Hold                         -0.010
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.203
  Arrival Time                  2.059
  Slack Time                    0.856
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   -0.856 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.000 |   0.000 |   -0.856 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.449 |   0.449 |   -0.407 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.004 |   0.453 |   -0.403 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2    | IN_5VX16   | 0.515 |   0.967 |    0.112 | 
     | Delay_out1_reg[4]/C  |   ^   | clk__L2_N2    | DFRRQ_5VX1 | 0.004 |   0.972 |    0.116 | 
     | Delay_out1_reg[4]/Q  |   v   | Delay_out1[4] | DFRRQ_5VX1 | 1.087 |   2.059 |    1.203 | 
     | Delay1_out1_reg[4]/D |   v   | Delay_out1[4] | DFRRQ_5VX1 | 0.000 |   2.059 |    1.203 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.856 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.857 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    1.324 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    1.327 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.538 |   1.009 |    1.865 | 
     | Delay1_out1_reg[4]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   1.013 |    1.869 | 
     +-------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin Delay1_out1_reg[10]/C 
Endpoint:   Delay1_out1_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[10]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.013
+ Hold                         -0.019
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.194
  Arrival Time                  2.089
  Slack Time                    0.895
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   -0.895 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -0.895 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.449 |   0.449 |   -0.446 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.004 |   0.453 |   -0.442 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2     | IN_5VX16   | 0.515 |   0.967 |    0.072 | 
     | Delay_out1_reg[10]/C  |   ^   | clk__L2_N2     | DFRRQ_5VX1 | 0.004 |   0.971 |    0.077 | 
     | Delay_out1_reg[10]/Q  |   v   | Delay_out1[10] | DFRRQ_5VX1 | 1.117 |   2.088 |    1.193 | 
     | Delay1_out1_reg[10]/D |   v   | Delay_out1[10] | DFRRQ_5VX1 | 0.001 |   2.089 |    1.194 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.895 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.896 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    1.363 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.473 |    1.368 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   | 0.535 |   1.008 |    1.903 | 
     | Delay1_out1_reg[10]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.005 |   1.013 |    1.908 | 
     +--------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin Delay1_out1_reg[2]/C 
Endpoint:   Delay1_out1_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[2]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.012
+ Hold                         -0.015
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.198
  Arrival Time                  2.096
  Slack Time                    0.898
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   -0.898 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.000 |   0.000 |   -0.898 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.449 |   0.449 |   -0.449 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.002 |   0.452 |   -0.447 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0    | IN_5VX16   | 0.517 |   0.969 |    0.071 | 
     | Delay_out1_reg[2]/C  |   ^   | clk__L2_N0    | DFRRQ_5VX1 | 0.003 |   0.972 |    0.074 | 
     | Delay_out1_reg[2]/Q  |   v   | Delay_out1[2] | DFRRQ_5VX1 | 1.123 |   2.095 |    1.197 | 
     | Delay1_out1_reg[2]/D |   v   | Delay_out1[2] | DFRRQ_5VX1 | 0.001 |   2.096 |    1.198 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.898 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.899 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    1.366 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    1.370 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.538 |   1.009 |    1.908 | 
     | Delay1_out1_reg[2]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.003 |   1.012 |    1.911 | 
     +-------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin Delay1_out1_reg[12]/C 
Endpoint:   Delay1_out1_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[12]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.013
+ Hold                         -0.019
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.195
  Arrival Time                  2.106
  Slack Time                    0.911
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   -0.911 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -0.911 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.449 |   0.449 |   -0.462 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.004 |   0.453 |   -0.459 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2     | IN_5VX16   | 0.515 |   0.967 |    0.056 | 
     | Delay_out1_reg[12]/C  |   ^   | clk__L2_N2     | DFRRQ_5VX1 | 0.004 |   0.971 |    0.060 | 
     | Delay_out1_reg[12]/Q  |   v   | Delay_out1[12] | DFRRQ_5VX1 | 1.134 |   2.105 |    1.194 | 
     | Delay1_out1_reg[12]/D |   v   | Delay_out1[12] | DFRRQ_5VX1 | 0.001 |   2.106 |    1.195 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.911 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.912 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    1.379 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.473 |    1.384 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   | 0.535 |   1.008 |    1.919 | 
     | Delay1_out1_reg[12]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.006 |   1.013 |    1.925 | 
     +--------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin Delay2_reg_reg[0][0]/C 
Endpoint:   Delay2_reg_reg[0][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.015
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.244
  Arrival Time                  2.281
  Slack Time                    1.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                |            |       |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk            |            |       |   0.000 |   -1.038 | 
     | clk__L1_I0/A           |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -1.038 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0     | IN_5VX16   | 0.449 |   0.449 |   -0.589 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0     | IN_5VX16   | 0.004 |   0.453 |   -0.585 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3     | IN_5VX16   | 0.503 |   0.956 |   -0.082 | 
     | Delay2_reg_reg[1][0]/C |   ^   | clk__L2_N3     | DFRRQ_5VX1 | 0.002 |   0.958 |   -0.080 | 
     | Delay2_reg_reg[1][0]/Q |   v   | Delay2_out1[0] | DFRRQ_5VX1 | 0.777 |   1.735 |    0.698 | 
     | add_123_40/g537/A      |   v   | Delay2_out1[0] | HA_5VX1    | 0.000 |   1.735 |    0.698 | 
     | add_123_40/g537/S      |   v   | Out[0]         | HA_5VX1    | 0.546 |   2.281 |    1.244 | 
     | Delay2_reg_reg[0][0]/D |   v   | Out[0]         | DFRRQ_5VX1 | 0.000 |   2.281 |    1.244 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    1.038 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    1.039 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    1.506 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    1.509 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.538 |   1.009 |    2.047 | 
     | Delay2_reg_reg[0][0]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.015 |    2.052 | 
     +---------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin Delay1_out1_reg[7]/C 
Endpoint:   Delay1_out1_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.013
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.181
  Arrival Time                  2.232
  Slack Time                    1.051
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   -1.051 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.000 |   0.000 |   -1.051 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.449 |   0.449 |   -0.602 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.004 |   0.453 |   -0.599 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2    | IN_5VX16   | 0.515 |   0.967 |   -0.084 | 
     | Delay_out1_reg[7]/C  |   ^   | clk__L2_N2    | DFRRQ_5VX1 | 0.004 |   0.971 |   -0.080 | 
     | Delay_out1_reg[7]/Q  |   v   | Delay_out1[7] | DFRRQ_5VX1 | 1.261 |   2.232 |    1.181 | 
     | Delay1_out1_reg[7]/D |   v   | Delay_out1[7] | DFRRQ_5VX1 | 0.000 |   2.232 |    1.181 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    1.051 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    1.052 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    1.519 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.473 |    1.524 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.535 |   1.008 |    2.059 | 
     | Delay1_out1_reg[7]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.006 |   1.013 |    2.065 | 
     +-------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin Delay1_out1_reg[11]/C 
Endpoint:   Delay1_out1_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[11]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Hold                         -0.036
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.164
  Arrival Time                  2.217
  Slack Time                    1.053
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   -1.053 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -1.053 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.449 |   0.449 |   -0.604 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.004 |   0.453 |   -0.601 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2     | IN_5VX16   | 0.515 |   0.967 |   -0.086 | 
     | Delay_out1_reg[11]/C  |   ^   | clk__L2_N2     | DFRRQ_5VX1 | 0.004 |   0.971 |   -0.082 | 
     | Delay_out1_reg[11]/Q  |   v   | Delay_out1[11] | DFRRQ_5VX1 | 1.242 |   2.213 |    1.160 | 
     | Delay1_out1_reg[11]/D |   v   | Delay_out1[11] | DFRRQ_5VX1 | 0.003 |   2.217 |    1.164 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    1.053 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    1.054 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    1.521 | 
     | clk__L2_I3/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.473 |    1.526 | 
     | clk__L2_I3/Q          |   ^   | clk__L2_N3 | IN_5VX16   | 0.526 |   0.999 |    2.052 | 
     | Delay1_out1_reg[11]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   1.000 |    2.053 | 
     +--------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin Delay1_out1_reg[5]/C 
Endpoint:   Delay1_out1_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[5]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.013
+ Hold                         -0.035
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.178
  Arrival Time                  2.232
  Slack Time                    1.055
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   -1.055 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.000 |   0.000 |   -1.055 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.449 |   0.449 |   -0.606 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.004 |   0.453 |   -0.602 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2    | IN_5VX16   | 0.515 |   0.967 |   -0.087 | 
     | Delay_out1_reg[5]/C  |   ^   | clk__L2_N2    | DFRRQ_5VX1 | 0.004 |   0.972 |   -0.083 | 
     | Delay_out1_reg[5]/Q  |   v   | Delay_out1[5] | DFRRQ_5VX1 | 1.257 |   2.229 |    1.174 | 
     | Delay1_out1_reg[5]/D |   v   | Delay_out1[5] | DFRRQ_5VX1 | 0.004 |   2.232 |    1.178 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    1.055 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    1.056 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    1.523 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    1.526 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.538 |   1.009 |    2.064 | 
     | Delay1_out1_reg[5]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   1.013 |    2.068 | 
     +-------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin Delay2_reg_reg[0][2]/C 
Endpoint:   Delay2_reg_reg[0][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Hold                          0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.224
  Arrival Time                  2.379
  Slack Time                    1.155
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                |            |       |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk            |            |       |   0.000 |   -1.155 | 
     | clk__L1_I0/A           |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -1.155 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0     | IN_5VX16   | 0.449 |   0.449 |   -0.706 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0     | IN_5VX16   | 0.004 |   0.453 |   -0.703 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3     | IN_5VX16   | 0.503 |   0.956 |   -0.199 | 
     | Delay2_reg_reg[1][2]/C |   ^   | clk__L2_N3     | DFRRQ_5VX1 | 0.002 |   0.958 |   -0.198 | 
     | Delay2_reg_reg[1][2]/Q |   v   | Delay2_out1[2] | DFRRQ_5VX1 | 0.793 |   1.751 |    0.595 | 
     | add_123_40/g535/CI     |   v   | Delay2_out1[2] | FA_5VX1    | 0.000 |   1.751 |    0.595 | 
     | add_123_40/g535/S      |   v   | Out[2]         | FA_5VX1    | 0.629 |   2.379 |    1.224 | 
     | Delay2_reg_reg[0][2]/D |   v   | Out[2]         | DFRRQ_5VX1 | 0.000 |   2.379 |    1.224 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    1.155 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    1.156 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    1.623 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.473 |    1.628 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.526 |   0.999 |    2.154 | 
     | Delay2_reg_reg[0][2]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   1.000 |    2.156 | 
     +---------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin Delay2_reg_reg[0][4]/C 
Endpoint:   Delay2_reg_reg[0][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Hold                          0.023
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.223
  Arrival Time                  2.388
  Slack Time                    1.166
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                |            |       |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk            |            |       |   0.000 |   -1.166 | 
     | clk__L1_I0/A           |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -1.166 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0     | IN_5VX16   | 0.449 |   0.449 |   -0.717 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0     | IN_5VX16   | 0.004 |   0.453 |   -0.713 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3     | IN_5VX16   | 0.503 |   0.956 |   -0.210 | 
     | Delay2_reg_reg[1][4]/C |   ^   | clk__L2_N3     | DFRRQ_5VX1 | 0.001 |   0.958 |   -0.208 | 
     | Delay2_reg_reg[1][4]/Q |   v   | Delay2_out1[4] | DFRRQ_5VX1 | 0.790 |   1.747 |    0.581 | 
     | add_123_40/g533/CI     |   v   | Delay2_out1[4] | FA_5VX1    | 0.000 |   1.747 |    0.581 | 
     | add_123_40/g533/S      |   v   | Out[4]         | FA_5VX1    | 0.641 |   2.388 |    1.223 | 
     | Delay2_reg_reg[0][4]/D |   v   | Out[4]         | DFRRQ_5VX1 | 0.000 |   2.388 |    1.223 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    1.166 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    1.167 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    1.634 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.473 |    1.639 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.526 |   0.999 |    2.165 | 
     | Delay2_reg_reg[0][4]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   1.000 |    2.166 | 
     +---------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin Delay2_reg_reg[0][1]/C 
Endpoint:   Delay2_reg_reg[0][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.015
+ Hold                          0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.239
  Arrival Time                  2.411
  Slack Time                    1.172
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                |            |       |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk            |            |       |   0.000 |   -1.172 | 
     | clk__L1_I0/A           |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -1.172 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0     | IN_5VX16   | 0.449 |   0.449 |   -0.723 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0     | IN_5VX16   | 0.004 |   0.453 |   -0.720 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3     | IN_5VX16   | 0.503 |   0.956 |   -0.216 | 
     | Delay2_reg_reg[1][1]/C |   ^   | clk__L2_N3     | DFRRQ_5VX1 | 0.002 |   0.958 |   -0.215 | 
     | Delay2_reg_reg[1][1]/Q |   v   | Delay2_out1[1] | DFRRQ_5VX1 | 0.804 |   1.762 |    0.590 | 
     | add_123_40/g536/CI     |   v   | Delay2_out1[1] | FA_5VX1    | 0.000 |   1.762 |    0.590 | 
     | add_123_40/g536/S      |   v   | Out[1]         | FA_5VX1    | 0.649 |   2.411 |    1.239 | 
     | Delay2_reg_reg[0][1]/D |   v   | Out[1]         | DFRRQ_5VX1 | 0.000 |   2.411 |    1.239 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    1.172 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    1.173 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    1.640 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    1.644 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.538 |   1.009 |    2.182 | 
     | Delay2_reg_reg[0][1]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.015 |    2.187 | 
     +---------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin Delay2_reg_reg[0][5]/C 
Endpoint:   Delay2_reg_reg[0][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Hold                          0.023
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.223
  Arrival Time                  2.396
  Slack Time                    1.173
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                |            |       |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk            |            |       |   0.000 |   -1.173 | 
     | clk__L1_I0/A           |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -1.173 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0     | IN_5VX16   | 0.449 |   0.449 |   -0.723 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0     | IN_5VX16   | 0.004 |   0.453 |   -0.720 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3     | IN_5VX16   | 0.503 |   0.956 |   -0.216 | 
     | Delay2_reg_reg[1][5]/C |   ^   | clk__L2_N3     | DFRRQ_5VX1 | 0.001 |   0.957 |   -0.215 | 
     | Delay2_reg_reg[1][5]/Q |   v   | Delay2_out1[5] | DFRRQ_5VX1 | 0.801 |   1.759 |    0.586 | 
     | add_123_40/g532/CI     |   v   | Delay2_out1[5] | FA_5VX1    | 0.000 |   1.759 |    0.586 | 
     | add_123_40/g532/S      |   v   | Out[5]         | FA_5VX1    | 0.637 |   2.396 |    1.223 | 
     | Delay2_reg_reg[0][5]/D |   v   | Out[5]         | DFRRQ_5VX1 | 0.000 |   2.396 |    1.223 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    1.173 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    1.173 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    1.640 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.473 |    1.646 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.526 |   0.999 |    2.171 | 
     | Delay2_reg_reg[0][5]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   1.000 |    2.172 | 
     +---------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin Delay2_reg_reg[0][3]/C 
Endpoint:   Delay2_reg_reg[0][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Hold                          0.023
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.223
  Arrival Time                  2.416
  Slack Time                    1.192
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                |            |       |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk            |            |       |   0.000 |   -1.192 | 
     | clk__L1_I0/A           |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -1.192 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0     | IN_5VX16   | 0.449 |   0.449 |   -0.743 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0     | IN_5VX16   | 0.002 |   0.452 |   -0.741 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0     | IN_5VX16   | 0.517 |   0.969 |   -0.223 | 
     | Delay2_reg_reg[1][3]/C |   ^   | clk__L2_N0     | DFRRQ_5VX1 | 0.004 |   0.973 |   -0.219 | 
     | Delay2_reg_reg[1][3]/Q |   v   | Delay2_out1[3] | DFRRQ_5VX1 | 0.806 |   1.779 |    0.586 | 
     | add_123_40/g534/CI     |   v   | Delay2_out1[3] | FA_5VX1    | 0.000 |   1.779 |    0.586 | 
     | add_123_40/g534/S      |   v   | Out[3]         | FA_5VX1    | 0.637 |   2.416 |    1.223 | 
     | Delay2_reg_reg[0][3]/D |   v   | Out[3]         | DFRRQ_5VX1 | 0.000 |   2.416 |    1.223 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    1.193 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    1.193 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    1.660 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.473 |    1.666 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.526 |   0.999 |    2.191 | 
     | Delay2_reg_reg[0][3]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   1.000 |    2.193 | 
     +---------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin Delay2_reg_reg[0][17]/C 
Endpoint:   Delay2_reg_reg[0][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][17]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.006
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.232
  Arrival Time                  2.450
  Slack Time                    1.218
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                         |       |                 |            |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk             |            |       |   0.000 |   -1.218 | 
     | clk__L1_I0/A            |   ^   | clk             | IN_5VX16   | 0.000 |   0.000 |   -1.218 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0      | IN_5VX16   | 0.449 |   0.449 |   -0.769 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0      | IN_5VX16   | 0.003 |   0.452 |   -0.766 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4      | IN_5VX16   | 0.509 |   0.960 |   -0.257 | 
     | Delay2_reg_reg[1][17]/C |   ^   | clk__L2_N4      | DFRRQ_5VX1 | 0.004 |   0.964 |   -0.254 | 
     | Delay2_reg_reg[1][17]/Q |   v   | Delay2_out1[17] | DFRRQ_5VX1 | 0.833 |   1.798 |    0.580 | 
     | add_123_40/g520/B       |   v   | Delay2_out1[17] | FA_5VX1    | 0.000 |   1.798 |    0.580 | 
     | add_123_40/g520/S       |   v   | Out[17]         | FA_5VX1    | 0.652 |   2.450 |    1.232 | 
     | Delay2_reg_reg[0][17]/D |   v   | Out[17]         | DFRRQ_5VX1 | 0.000 |   2.450 |    1.232 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    1.218 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    1.219 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    1.686 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    1.690 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.001 |    2.219 | 
     | Delay2_reg_reg[0][17]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.005 |   1.006 |    2.224 | 
     +----------------------------------------------------------------------------------------+ 

