Loading db file '/home/IC/FINAL_PROJECT/synthesis/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : system_TOP
Version: K-2015.06
Date   : Wed Aug 28 22:23:10 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/FINAL_PROJECT/synthesis/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
system_TOP                             1.37e-02    0.493 1.63e+07    0.524 100.0
  pulse_gen (pulse_gen_0)              6.37e-08 1.25e-05 2.25e+04 3.51e-05   0.0
  rx_div (clk_div_1)                   2.53e-04 6.11e-04 5.88e+05 1.45e-03   0.3
    add_21_aco (clk_div_1_DW01_inc_0)     0.000    0.000 9.76e+04 9.76e-05   0.0
  tx_div (clk_div_0)                   9.73e-05 9.92e-04 5.74e+05 1.66e-03   0.3
    add_21_aco (clk_div_0_DW01_inc_0)  9.38e-06 1.95e-05 9.72e+04 1.26e-04   0.0
  clock_gating_cell (clock_gating)     3.02e-03 3.37e-03 1.26e+04 6.40e-03   1.2
  uart_clk_rst_sync (rst_synchronizer_1)
                                       1.08e-05 3.99e-04 3.47e+04 4.45e-04   0.1
  ref_clk_rst_sync (rst_synchronizer_0)
                                       3.48e-05 6.83e-03 3.79e+04 6.91e-03   1.3
  UART_tx (UART_tx_TOP_MODULE)         8.74e-06 9.25e-05 4.51e+05 5.52e-04   0.1
    uu3 (mux)                          7.38e-06 3.78e-07 3.15e+04 3.93e-05   0.0
    uut2 (parity_calc)                 5.28e-08 6.13e-06 1.11e+05 1.17e-04   0.0
    uut1 (serilaizer)                  5.12e-07 6.53e-05 2.08e+05 2.73e-04   0.1
    uut0 (fsm_controller)              7.94e-07 2.07e-05 1.01e+05 1.22e-04   0.0
  async_fifo (fifo_top)                4.63e-03    0.215 3.92e+06    0.224  42.8
    dut5 (synchronizer_1)                 0.000 6.02e-05 9.00e+04 1.50e-04   0.0
    dut4 (synchronizer_0)                 0.000 1.46e-02 1.03e+05 1.47e-02   2.8
    dut3 (empty_gen)                      0.000 5.42e-05 3.50e+05 4.04e-04   0.1
      rd_ptr_gc (grey_code_gen_1)         0.000    0.000 5.10e+04 5.10e-05   0.0
    dut2 (fifo_memory)                 3.82e-03    0.188 3.00e+06    0.194  37.1
    dut1 (full_gen)                       0.000 1.31e-02 3.62e+05 1.35e-02   2.6
      wr_ptr_gc (grey_code_gen_0)         0.000    0.000 5.10e+04 5.10e-05   0.0
  alu (bit16_alu)                         0.000 2.48e-02 5.63e+06 3.04e-02   5.8
    div_30 (bit16_alu_DW_div_uns_1)       0.000    0.000 2.49e+06 2.49e-03   0.5
    mult_27 (bit16_alu_DW02_mult_0)       0.000    0.000 1.64e+06 1.64e-03   0.3
    add_21 (bit16_alu_DW01_add_0)         0.000    0.000 2.17e+05 2.17e-04   0.0
    sub_24 (bit16_alu_DW01_sub_0)         0.000    0.000 2.40e+05 2.40e-04   0.0
  register_file (RF)                   3.93e-03    0.209 3.21e+06    0.216  41.3
  uart_RX (RX_TOP_MODULE)              2.11e-04 1.89e-03 1.13e+06 3.24e-03   0.6
    dut6 (stop_check)                     0.000 1.01e-04 2.80e+04 1.29e-04   0.0
    dut5 (start_check)                    0.000    0.000 9.45e+03 9.45e-06   0.0
    dut4 (parity_check)                   0.000 1.01e-04 1.30e+05 2.31e-04   0.0
    dut3 (deserializer)                   0.000 4.98e-04 1.19e+05 6.17e-04   0.1
    dut2 (fsm)                         2.21e-05 3.55e-04 1.14e+05 4.91e-04   0.1
    dut1 (edge_bit_counter)            5.19e-06 5.70e-04 6.57e+05 1.23e-03   0.2
    dut0 (data_sampler)                   0.000 2.49e-04 6.74e+04 3.16e-04   0.1
  data_sync (data_sync_top_module)        0.000 1.75e-02 1.72e+05 1.77e-02   3.4
    dut3 (enabled_ff)                     0.000 1.17e-02 1.26e+05 1.18e-02   2.3
    dut2 (pulse_gen_1)                    0.000 2.92e-03 2.51e+04 2.94e-03   0.6
    dut1 (enable_sync)                    0.000 2.92e-03 2.07e+04 2.94e-03   0.6
  sys_ctrl (sys_ctrl)                     0.000 1.21e-02 4.89e+05 1.26e-02   2.4
1
