# Secure-STR-SSN
[![License: MIT](https://img.shields.io/badge/license-MIT-green.svg)](https://opensource.org/licenses/MIT)
![RT-Level: VHDL](https://img.shields.io/badge/RT--Level-VHDL-8877cc.svg)

## ğŸ”’ Overview

The project implements a security enhancement for the Streaming Scan Network (SSN) architecture using a novel Secure Test Register (STR)-based user authorization mechanism.

### âœ¨ Key Features

- STR-based scan access control mechanism
- On-chip MISR-based key generation
- Binary authorization model to mitigate side-channel leakage
- Minimal hardware overhead for secure integration

## ğŸ“‚ Directory Structure
<pre>
â”œâ”€â”€ VHDL/
â”‚   â”œâ”€â”€ Design.vhd                  # Top-level design integrating STR logic
â”‚   â”œâ”€â”€ ComparatorWithCounter.vhd  # Compares MISR and user key with counter mechanism
â”‚   â”œâ”€â”€ Secure_TDR_bit.vhd         # VHDL entity for secure STR bit behavior
â”‚   â”œâ”€â”€ TAP_controller.vhd         # TAP controller to drive IJTAG scan flow
â”œâ”€â”€ Testbench/
â”‚   â””â”€â”€ Design_tb.vhd              # Testbench for simulating the design
â”œâ”€â”€ docs/
â”‚ â””â”€â”€ architecture_diagram.pdf # STR-based SSN block diagram (from the paper)
â””â”€â”€ README.md
</pre>

## ğŸ› ï¸ Requirements
- **Language**: VHDL
- **Simulator**: Xilinx Vivado 2020.4 Simulator
- **Synthesis Tool**: Xilinx Vivado 2020.4 Simulator
- **Target**: FPGA or ASIC prototype (tested on Xilinx PYNQ-z2)

