// Seed: 1032666607
module module_0 (
    output wor id_0,
    output tri id_1
);
  wire id_3;
  assign module_1.type_2 = 0;
  wire id_4;
endmodule
module module_0 (
    input tri0 module_1,
    input tri id_1,
    input tri id_2,
    input wor id_3,
    input tri0 id_4,
    input tri0 id_5,
    input tri0 id_6,
    output supply1 id_7,
    input uwire id_8,
    input tri0 id_9,
    input wor id_10,
    output tri1 id_11,
    input tri0 id_12,
    input wire id_13
    , id_15
);
  assign id_11 = 1;
  wire id_16;
  module_0 modCall_1 (
      id_7,
      id_11
  );
  assign id_15 = 1;
  not primCall (id_11, id_15);
  wire id_17;
endmodule
