<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>ChibiOS/HAL: spi_lld.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="custom.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">ChibiOS/HAL
   &#160;<span id="projectnumber">4.0.5</span>
<script type="text/javascript"><!--
google_ad_client = "pub-3840594581853944";
/* Documentation, bottom, 728x90, created 9/19/10 */
google_ad_slot = "1902290615";
google_ad_width = 728;
google_ad_height = 90;
//-->
</script>
<script type="text/javascript"
src="http://pagead2.googlesyndication.com/pagead/show_ads.js">
</script>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('spi__lld_8c_source.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">spi_lld.c</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">    ChibiOS - Copyright (C) 2006..2015 Giovanni Di Sirio</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">    Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">    you may not use this file except in compliance with the License.</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">    You may obtain a copy of the License at</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">        http://www.apache.org/licenses/LICENSE-2.0</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">    Unless required by applicable law or agreed to in writing, software</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">    distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">    See the License for the specific language governing permissions and</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">    limitations under the License.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * @file    STM32/SPIv1/spi_lld.c</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * @brief   STM32 SPI subsystem low level driver source.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * @addtogroup SPI</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="hal_8h.html">hal.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#if HAL_USE_SPI || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">/* Driver local definitions.                                                 */</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define SPI1_RX_DMA_CHANNEL                                                 \</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">  STM32_DMA_GETCHANNEL(STM32_SPI_SPI1_RX_DMA_STREAM,                        \</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">                       STM32_SPI1_RX_DMA_CHN)</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define SPI1_TX_DMA_CHANNEL                                                 \</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">  STM32_DMA_GETCHANNEL(STM32_SPI_SPI1_TX_DMA_STREAM,                        \</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">                       STM32_SPI1_TX_DMA_CHN)</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define SPI2_RX_DMA_CHANNEL                                                 \</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">  STM32_DMA_GETCHANNEL(STM32_SPI_SPI2_RX_DMA_STREAM,                        \</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">                       STM32_SPI2_RX_DMA_CHN)</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define SPI2_TX_DMA_CHANNEL                                                 \</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">  STM32_DMA_GETCHANNEL(STM32_SPI_SPI2_TX_DMA_STREAM,                        \</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">                       STM32_SPI2_TX_DMA_CHN)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define SPI3_RX_DMA_CHANNEL                                                 \</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">  STM32_DMA_GETCHANNEL(STM32_SPI_SPI3_RX_DMA_STREAM,                        \</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">                       STM32_SPI3_RX_DMA_CHN)</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define SPI3_TX_DMA_CHANNEL                                                 \</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">  STM32_DMA_GETCHANNEL(STM32_SPI_SPI3_TX_DMA_STREAM,                        \</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">                       STM32_SPI3_TX_DMA_CHN)</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define SPI4_RX_DMA_CHANNEL                                                 \</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">  STM32_DMA_GETCHANNEL(STM32_SPI_SPI4_RX_DMA_STREAM,                        \</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">                       STM32_SPI4_RX_DMA_CHN)</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define SPI4_TX_DMA_CHANNEL                                                 \</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">  STM32_DMA_GETCHANNEL(STM32_SPI_SPI4_TX_DMA_STREAM,                        \</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">                       STM32_SPI4_TX_DMA_CHN)</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define SPI5_RX_DMA_CHANNEL                                                 \</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">  STM32_DMA_GETCHANNEL(STM32_SPI_SPI5_RX_DMA_STREAM,                        \</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">                       STM32_SPI5_RX_DMA_CHN)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define SPI5_TX_DMA_CHANNEL                                                 \</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">  STM32_DMA_GETCHANNEL(STM32_SPI_SPI5_TX_DMA_STREAM,                        \</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">                       STM32_SPI5_TX_DMA_CHN)</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define SPI6_RX_DMA_CHANNEL                                                 \</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">  STM32_DMA_GETCHANNEL(STM32_SPI_SPI6_RX_DMA_STREAM,                        \</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">                       STM32_SPI6_RX_DMA_CHN)</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define SPI6_TX_DMA_CHANNEL                                                 \</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">  STM32_DMA_GETCHANNEL(STM32_SPI_SPI6_TX_DMA_STREAM,                        \</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">                       STM32_SPI6_TX_DMA_CHN)</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/* Driver exported variables.                                                */</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">/** @brief SPI1 driver identifier.*/</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#if STM32_SPI_USE_SPI1 || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga28e6b47f142ac7e4a54b5dbd401a09a1">   87</a></span>&#160;<a class="code" href="struct_s_p_i_driver.html">SPIDriver</a> <a class="code" href="group___s_p_i.html#ga28e6b47f142ac7e4a54b5dbd401a09a1">SPID1</a>;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">/** @brief SPI2 driver identifier.*/</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#if STM32_SPI_USE_SPI2 || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gaf7b4e18e0844a83712d2a215c5ad21ad">   92</a></span>&#160;<a class="code" href="struct_s_p_i_driver.html">SPIDriver</a> <a class="code" href="group___s_p_i.html#gaf7b4e18e0844a83712d2a215c5ad21ad">SPID2</a>;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/** @brief SPI3 driver identifier.*/</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#if STM32_SPI_USE_SPI3 || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga6962bc47a1fcdb63dd1033d6c5114f26">   97</a></span>&#160;<a class="code" href="struct_s_p_i_driver.html">SPIDriver</a> <a class="code" href="group___s_p_i.html#ga6962bc47a1fcdb63dd1033d6c5114f26">SPID3</a>;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">/** @brief SPI4 driver identifier.*/</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#if STM32_SPI_USE_SPI4 || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gae337fec566b6389292f5f7afdf3bf5eb">  102</a></span>&#160;<a class="code" href="struct_s_p_i_driver.html">SPIDriver</a> <a class="code" href="group___s_p_i.html#gae337fec566b6389292f5f7afdf3bf5eb">SPID4</a>;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/** @brief SPI5 driver identifier.*/</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#if STM32_SPI_USE_SPI5 || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga1c2660034d810dd66f3a5b21d7ef7a48">  107</a></span>&#160;<a class="code" href="struct_s_p_i_driver.html">SPIDriver</a> <a class="code" href="group___s_p_i.html#ga1c2660034d810dd66f3a5b21d7ef7a48">SPID5</a>;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">/** @brief SPI6 driver identifier.*/</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#if STM32_SPI_USE_SPI6 || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga1eefae9716f377d71250a613d013d40d">  112</a></span>&#160;<a class="code" href="struct_s_p_i_driver.html">SPIDriver</a> <a class="code" href="group___s_p_i.html#ga1eefae9716f377d71250a613d013d40d">SPID6</a>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/* Driver local variables and types.                                         */</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="keyword">static</span> uint16_t dummytx;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="keyword">static</span> uint16_t dummyrx;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">/* Driver local functions.                                                   */</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"> * @brief   Shared end-of-rx service routine.</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"> * @param[in] spip      pointer to the @p SPIDriver object</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"> * @param[in] flags     pre-shifted content of the ISR register</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gaba8e1940da653bc6ef925c2c2bcc6336">  132</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gaba8e1940da653bc6ef925c2c2bcc6336">spi_lld_serve_rx_interrupt</a>(<a class="code" href="struct_s_p_i_driver.html">SPIDriver</a> *spip, uint32_t flags) {</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="comment">/* DMA errors handling.*/</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#if defined(STM32_SPI_DMA_ERROR_HOOK)</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="keywordflow">if</span> ((flags &amp; (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <a class="code" href="group___s_p_i.html#gafda450bd11b4c1408739367b23c9f852">STM32_SPI_DMA_ERROR_HOOK</a>(spip);</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  }</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  (void)flags;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="comment">/* Stop everything.*/</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga9c635c5c2baaf634036e4a0d71f92a53">dmaStreamDisable</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a1e052e98dcb70a5be6724f2a1565599c">dmatx</a>);</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga9c635c5c2baaf634036e4a0d71f92a53">dmaStreamDisable</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a7bb0803e875f175ae4e6ba6a4c4f0042">dmarx</a>);</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="comment">/* Portable SPI ISR code defined in the high level driver, note, it is</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">     a macro.*/</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <a class="code" href="group___s_p_i.html#ga62270dd93bd503389d204983c61ec46f">_spi_isr_code</a>(spip);</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;}</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"> * @brief   Shared end-of-tx service routine.</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"> * @param[in] spip      pointer to the @p SPIDriver object</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"> * @param[in] flags     pre-shifted content of the ISR register</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gaccf0075d83acb850d02c447bc281c32c">  158</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gaccf0075d83acb850d02c447bc281c32c">spi_lld_serve_tx_interrupt</a>(<a class="code" href="struct_s_p_i_driver.html">SPIDriver</a> *spip, uint32_t flags) {</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="comment">/* DMA errors handling.*/</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#if defined(STM32_SPI_DMA_ERROR_HOOK)</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  (void)spip;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="keywordflow">if</span> ((flags &amp; (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <a class="code" href="group___s_p_i.html#gafda450bd11b4c1408739367b23c9f852">STM32_SPI_DMA_ERROR_HOOK</a>(spip);</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  }</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  (void)spip;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  (void)flags;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;}</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">/* Driver interrupt handlers.                                                */</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">/* Driver exported functions.                                                */</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment"> * @brief   Low level SPI driver initialization.</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment"> * @notapi</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga5bdaf423b4fa6a78a1689b5a7721ea7e">  185</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga5bdaf423b4fa6a78a1689b5a7721ea7e">spi_lld_init</a>(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  dummytx = 0xFFFF;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#if STM32_SPI_USE_SPI1</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <a class="code" href="group___s_p_i.html#ga87a7bdc554b8e8fdfc77064e67689fcf">spiObjectInit</a>(&amp;SPID1);</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  SPID1.<a class="code" href="struct_s_p_i_driver.html#a0e2481afd97c252e14b1e4752e1d2538">spi</a>       = SPI1;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  SPID1.<a class="code" href="struct_s_p_i_driver.html#a7bb0803e875f175ae4e6ba6a4c4f0042">dmarx</a>     = <a class="code" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(STM32_SPI_SPI1_RX_DMA_STREAM);</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  SPID1.<a class="code" href="struct_s_p_i_driver.html#a1e052e98dcb70a5be6724f2a1565599c">dmatx</a>     = <a class="code" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(STM32_SPI_SPI1_TX_DMA_STREAM);</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  SPID1.<a class="code" href="struct_s_p_i_driver.html#a8c9b947ddacfec13f1f439a6446ef0b9">rxdmamode</a> = STM32_DMA_CR_CHSEL(SPI1_RX_DMA_CHANNEL) |</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                    STM32_DMA_CR_PL(<a class="code" href="group___s_p_i.html#ga22d3ce19419dc8bbc47f94c065f3271c">STM32_SPI_SPI1_DMA_PRIORITY</a>) |</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                    STM32_DMA_CR_DIR_P2M |</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                    STM32_DMA_CR_TCIE |</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                    STM32_DMA_CR_DMEIE |</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                    STM32_DMA_CR_TEIE;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  SPID1.<a class="code" href="struct_s_p_i_driver.html#a6b4ac2691689a8455795affb7b3cbfc3">txdmamode</a> = STM32_DMA_CR_CHSEL(SPI1_TX_DMA_CHANNEL) |</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                    STM32_DMA_CR_PL(<a class="code" href="group___s_p_i.html#ga22d3ce19419dc8bbc47f94c065f3271c">STM32_SPI_SPI1_DMA_PRIORITY</a>) |</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                    STM32_DMA_CR_DIR_M2P |</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                    STM32_DMA_CR_DMEIE |</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                    STM32_DMA_CR_TEIE;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#if STM32_SPI_USE_SPI2</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <a class="code" href="group___s_p_i.html#ga87a7bdc554b8e8fdfc77064e67689fcf">spiObjectInit</a>(&amp;SPID2);</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  SPID2.<a class="code" href="struct_s_p_i_driver.html#a0e2481afd97c252e14b1e4752e1d2538">spi</a>       = SPI2;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  SPID2.<a class="code" href="struct_s_p_i_driver.html#a7bb0803e875f175ae4e6ba6a4c4f0042">dmarx</a>     = <a class="code" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(STM32_SPI_SPI2_RX_DMA_STREAM);</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  SPID2.<a class="code" href="struct_s_p_i_driver.html#a1e052e98dcb70a5be6724f2a1565599c">dmatx</a>     = <a class="code" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(STM32_SPI_SPI2_TX_DMA_STREAM);</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  SPID2.<a class="code" href="struct_s_p_i_driver.html#a8c9b947ddacfec13f1f439a6446ef0b9">rxdmamode</a> = STM32_DMA_CR_CHSEL(SPI2_RX_DMA_CHANNEL) |</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                    STM32_DMA_CR_PL(<a class="code" href="group___s_p_i.html#ga90bd623120d1e54038094fba54ba05c0">STM32_SPI_SPI2_DMA_PRIORITY</a>) |</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                    STM32_DMA_CR_DIR_P2M |</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                    STM32_DMA_CR_TCIE |</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                    STM32_DMA_CR_DMEIE |</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                    STM32_DMA_CR_TEIE;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  SPID2.<a class="code" href="struct_s_p_i_driver.html#a6b4ac2691689a8455795affb7b3cbfc3">txdmamode</a> = STM32_DMA_CR_CHSEL(SPI2_TX_DMA_CHANNEL) |</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;                    STM32_DMA_CR_PL(<a class="code" href="group___s_p_i.html#ga90bd623120d1e54038094fba54ba05c0">STM32_SPI_SPI2_DMA_PRIORITY</a>) |</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                    STM32_DMA_CR_DIR_M2P |</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;                    STM32_DMA_CR_DMEIE |</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;                    STM32_DMA_CR_TEIE;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#if STM32_SPI_USE_SPI3</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <a class="code" href="group___s_p_i.html#ga87a7bdc554b8e8fdfc77064e67689fcf">spiObjectInit</a>(&amp;SPID3);</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  SPID3.<a class="code" href="struct_s_p_i_driver.html#a0e2481afd97c252e14b1e4752e1d2538">spi</a>       = SPI3;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  SPID3.<a class="code" href="struct_s_p_i_driver.html#a7bb0803e875f175ae4e6ba6a4c4f0042">dmarx</a>     = <a class="code" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(STM32_SPI_SPI3_RX_DMA_STREAM);</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  SPID3.<a class="code" href="struct_s_p_i_driver.html#a1e052e98dcb70a5be6724f2a1565599c">dmatx</a>     = <a class="code" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(STM32_SPI_SPI3_TX_DMA_STREAM);</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  SPID3.<a class="code" href="struct_s_p_i_driver.html#a8c9b947ddacfec13f1f439a6446ef0b9">rxdmamode</a> = STM32_DMA_CR_CHSEL(SPI3_RX_DMA_CHANNEL) |</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                    STM32_DMA_CR_PL(<a class="code" href="group___s_p_i.html#ga0330335b8223bb2fd7b30a8bf6748a25">STM32_SPI_SPI3_DMA_PRIORITY</a>) |</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                    STM32_DMA_CR_DIR_P2M |</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                    STM32_DMA_CR_TCIE |</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                    STM32_DMA_CR_DMEIE |</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                    STM32_DMA_CR_TEIE;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  SPID3.<a class="code" href="struct_s_p_i_driver.html#a6b4ac2691689a8455795affb7b3cbfc3">txdmamode</a> = STM32_DMA_CR_CHSEL(SPI3_TX_DMA_CHANNEL) |</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                    STM32_DMA_CR_PL(<a class="code" href="group___s_p_i.html#ga0330335b8223bb2fd7b30a8bf6748a25">STM32_SPI_SPI3_DMA_PRIORITY</a>) |</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                    STM32_DMA_CR_DIR_M2P |</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;                    STM32_DMA_CR_DMEIE |</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;                    STM32_DMA_CR_TEIE;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#if STM32_SPI_USE_SPI4</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <a class="code" href="group___s_p_i.html#ga87a7bdc554b8e8fdfc77064e67689fcf">spiObjectInit</a>(&amp;SPID4);</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  SPID4.<a class="code" href="struct_s_p_i_driver.html#a0e2481afd97c252e14b1e4752e1d2538">spi</a>       = SPI4;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  SPID4.<a class="code" href="struct_s_p_i_driver.html#a7bb0803e875f175ae4e6ba6a4c4f0042">dmarx</a>     = <a class="code" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(STM32_SPI_SPI4_RX_DMA_STREAM);</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  SPID4.<a class="code" href="struct_s_p_i_driver.html#a1e052e98dcb70a5be6724f2a1565599c">dmatx</a>     = <a class="code" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(STM32_SPI_SPI4_TX_DMA_STREAM);</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  SPID4.<a class="code" href="struct_s_p_i_driver.html#a8c9b947ddacfec13f1f439a6446ef0b9">rxdmamode</a> = STM32_DMA_CR_CHSEL(SPI4_RX_DMA_CHANNEL) |</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                    STM32_DMA_CR_PL(<a class="code" href="group___s_p_i.html#gad78cc1c7409d2dbb6ebf63da1b2330cf">STM32_SPI_SPI4_DMA_PRIORITY</a>) |</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                    STM32_DMA_CR_DIR_P2M |</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                    STM32_DMA_CR_TCIE |</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;                    STM32_DMA_CR_DMEIE |</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                    STM32_DMA_CR_TEIE;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  SPID4.<a class="code" href="struct_s_p_i_driver.html#a6b4ac2691689a8455795affb7b3cbfc3">txdmamode</a> = STM32_DMA_CR_CHSEL(SPI4_TX_DMA_CHANNEL) |</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;                    STM32_DMA_CR_PL(<a class="code" href="group___s_p_i.html#gad78cc1c7409d2dbb6ebf63da1b2330cf">STM32_SPI_SPI4_DMA_PRIORITY</a>) |</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;                    STM32_DMA_CR_DIR_M2P |</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;                    STM32_DMA_CR_DMEIE |</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                    STM32_DMA_CR_TEIE;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#if STM32_SPI_USE_SPI5</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <a class="code" href="group___s_p_i.html#ga87a7bdc554b8e8fdfc77064e67689fcf">spiObjectInit</a>(&amp;SPID5);</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  SPID5.<a class="code" href="struct_s_p_i_driver.html#a0e2481afd97c252e14b1e4752e1d2538">spi</a>       = SPI5;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  SPID5.<a class="code" href="struct_s_p_i_driver.html#a7bb0803e875f175ae4e6ba6a4c4f0042">dmarx</a>     = <a class="code" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(STM32_SPI_SPI5_RX_DMA_STREAM);</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  SPID5.<a class="code" href="struct_s_p_i_driver.html#a1e052e98dcb70a5be6724f2a1565599c">dmatx</a>     = <a class="code" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(STM32_SPI_SPI5_TX_DMA_STREAM);</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  SPID5.<a class="code" href="struct_s_p_i_driver.html#a8c9b947ddacfec13f1f439a6446ef0b9">rxdmamode</a> = STM32_DMA_CR_CHSEL(SPI5_RX_DMA_CHANNEL) |</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;                    STM32_DMA_CR_PL(<a class="code" href="group___s_p_i.html#ga0881a27411d4bee4fa3a15042cf22c13">STM32_SPI_SPI5_DMA_PRIORITY</a>) |</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;                    STM32_DMA_CR_DIR_P2M |</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                    STM32_DMA_CR_TCIE |</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;                    STM32_DMA_CR_DMEIE |</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;                    STM32_DMA_CR_TEIE;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  SPID5.<a class="code" href="struct_s_p_i_driver.html#a6b4ac2691689a8455795affb7b3cbfc3">txdmamode</a> = STM32_DMA_CR_CHSEL(SPI5_TX_DMA_CHANNEL) |</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                    STM32_DMA_CR_PL(<a class="code" href="group___s_p_i.html#ga0881a27411d4bee4fa3a15042cf22c13">STM32_SPI_SPI5_DMA_PRIORITY</a>) |</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;                    STM32_DMA_CR_DIR_M2P |</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                    STM32_DMA_CR_DMEIE |</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;                    STM32_DMA_CR_TEIE;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#if STM32_SPI_USE_SPI6</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <a class="code" href="group___s_p_i.html#ga87a7bdc554b8e8fdfc77064e67689fcf">spiObjectInit</a>(&amp;SPID6);</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  SPID6.<a class="code" href="struct_s_p_i_driver.html#a0e2481afd97c252e14b1e4752e1d2538">spi</a>       = SPI6;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  SPID6.<a class="code" href="struct_s_p_i_driver.html#a7bb0803e875f175ae4e6ba6a4c4f0042">dmarx</a>     = <a class="code" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(STM32_SPI_SPI6_RX_DMA_STREAM);</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  SPID6.<a class="code" href="struct_s_p_i_driver.html#a1e052e98dcb70a5be6724f2a1565599c">dmatx</a>     = <a class="code" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(STM32_SPI_SPI6_TX_DMA_STREAM);</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  SPID6.<a class="code" href="struct_s_p_i_driver.html#a8c9b947ddacfec13f1f439a6446ef0b9">rxdmamode</a> = STM32_DMA_CR_CHSEL(SPI6_RX_DMA_CHANNEL) |</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;                    STM32_DMA_CR_PL(<a class="code" href="group___s_p_i.html#ga7570f6862f2950a7fee73f18bb9358d5">STM32_SPI_SPI6_DMA_PRIORITY</a>) |</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;                    STM32_DMA_CR_DIR_P2M |</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;                    STM32_DMA_CR_TCIE |</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;                    STM32_DMA_CR_DMEIE |</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;                    STM32_DMA_CR_TEIE;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  SPID6.<a class="code" href="struct_s_p_i_driver.html#a6b4ac2691689a8455795affb7b3cbfc3">txdmamode</a> = STM32_DMA_CR_CHSEL(SPI6_TX_DMA_CHANNEL) |</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;                    STM32_DMA_CR_PL(<a class="code" href="group___s_p_i.html#ga7570f6862f2950a7fee73f18bb9358d5">STM32_SPI_SPI6_DMA_PRIORITY</a>) |</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                    STM32_DMA_CR_DIR_M2P |</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                    STM32_DMA_CR_DMEIE |</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;                    STM32_DMA_CR_TEIE;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;}</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment"> * @brief   Configures and activates the SPI peripheral.</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment"> * @param[in] spip      pointer to the @p SPIDriver object</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment"> * @notapi</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gaf35495bd4459608ae22a3f728fd4697b">  305</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gaf35495bd4459608ae22a3f728fd4697b">spi_lld_start</a>(<a class="code" href="struct_s_p_i_driver.html">SPIDriver</a> *spip) {</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <span class="comment">/* If in stopped state then enables the SPI and DMA clocks.*/</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <span class="keywordflow">if</span> (spip-&gt;<a class="code" href="struct_s_p_i_driver.html#accada46240837016702362f164698a86">state</a> == <a class="code" href="group___s_p_i.html#gga2570f8c1ee9fc0dceaa8f77b999013c3a22a603b07f381cba1ced3de36a0c3ce7">SPI_STOP</a>) {</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#if STM32_SPI_USE_SPI1</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="keywordflow">if</span> (&amp;SPID1 == spip) {</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;      <span class="keywordtype">bool</span> b;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;      b = <a class="code" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a7bb0803e875f175ae4e6ba6a4c4f0042">dmarx</a>,</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;                            <a class="code" href="group___s_p_i.html#ga0b3f4734d9855324ef89b57cb9858e49">STM32_SPI_SPI1_IRQ_PRIORITY</a>,</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;                            (<a class="code" href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a>)<a class="code" href="group___s_p_i.html#gaba8e1940da653bc6ef925c2c2bcc6336">spi_lld_serve_rx_interrupt</a>,</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;                            (<span class="keywordtype">void</span> *)spip);</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;      osalDbgAssert(!b, <span class="stringliteral">&quot;stream already allocated&quot;</span>);</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;      b = <a class="code" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate</a>(spip-&gt;dmatx,</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;                            <a class="code" href="group___s_p_i.html#ga0b3f4734d9855324ef89b57cb9858e49">STM32_SPI_SPI1_IRQ_PRIORITY</a>,</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;                            (<a class="code" href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a>)<a class="code" href="group___s_p_i.html#gaccf0075d83acb850d02c447bc281c32c">spi_lld_serve_tx_interrupt</a>,</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;                            (<span class="keywordtype">void</span> *)spip);</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;      osalDbgAssert(!b, <span class="stringliteral">&quot;stream already allocated&quot;</span>);</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;      <a class="code" href="group___s_t_m32_f4xx___r_c_c.html#ga32a7d290b6314e3d151b1ba8e429ec1d">rccEnableSPI1</a>(FALSE);</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    }</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#if STM32_SPI_USE_SPI2</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <span class="keywordflow">if</span> (&amp;SPID2 == spip) {</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;      <span class="keywordtype">bool</span> b;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;      b = <a class="code" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a7bb0803e875f175ae4e6ba6a4c4f0042">dmarx</a>,</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;                            <a class="code" href="group___s_p_i.html#ga47d90eaca23f3eea99d74d1bb3539541">STM32_SPI_SPI2_IRQ_PRIORITY</a>,</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;                            (<a class="code" href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a>)<a class="code" href="group___s_p_i.html#gaba8e1940da653bc6ef925c2c2bcc6336">spi_lld_serve_rx_interrupt</a>,</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;                            (<span class="keywordtype">void</span> *)spip);</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;      osalDbgAssert(!b, <span class="stringliteral">&quot;stream already allocated&quot;</span>);</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;      b = <a class="code" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate</a>(spip-&gt;dmatx,</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;                            <a class="code" href="group___s_p_i.html#ga47d90eaca23f3eea99d74d1bb3539541">STM32_SPI_SPI2_IRQ_PRIORITY</a>,</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;                            (<a class="code" href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a>)<a class="code" href="group___s_p_i.html#gaccf0075d83acb850d02c447bc281c32c">spi_lld_serve_tx_interrupt</a>,</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;                            (<span class="keywordtype">void</span> *)spip);</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;      osalDbgAssert(!b, <span class="stringliteral">&quot;stream already allocated&quot;</span>);</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;      <a class="code" href="group___s_t_m32_f4xx___r_c_c.html#ga2f4b15e941d7fc57d79d6f88d9eb2660">rccEnableSPI2</a>(FALSE);</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    }</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#if STM32_SPI_USE_SPI3</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <span class="keywordflow">if</span> (&amp;SPID3 == spip) {</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;      <span class="keywordtype">bool</span> b;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;      b = <a class="code" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a7bb0803e875f175ae4e6ba6a4c4f0042">dmarx</a>,</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;                            <a class="code" href="group___s_p_i.html#ga311306228435a4ddb879e8f0d80e3c10">STM32_SPI_SPI3_IRQ_PRIORITY</a>,</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;                            (<a class="code" href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a>)<a class="code" href="group___s_p_i.html#gaba8e1940da653bc6ef925c2c2bcc6336">spi_lld_serve_rx_interrupt</a>,</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;                            (<span class="keywordtype">void</span> *)spip);</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;      osalDbgAssert(!b, <span class="stringliteral">&quot;stream already allocated&quot;</span>);</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;      b = <a class="code" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate</a>(spip-&gt;dmatx,</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;                            <a class="code" href="group___s_p_i.html#ga311306228435a4ddb879e8f0d80e3c10">STM32_SPI_SPI3_IRQ_PRIORITY</a>,</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;                            (<a class="code" href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a>)<a class="code" href="group___s_p_i.html#gaccf0075d83acb850d02c447bc281c32c">spi_lld_serve_tx_interrupt</a>,</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;                            (<span class="keywordtype">void</span> *)spip);</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;      osalDbgAssert(!b, <span class="stringliteral">&quot;stream already allocated&quot;</span>);</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;      <a class="code" href="group___s_t_m32_f4xx___r_c_c.html#gac9e0ab2177dd8d6093f674ec929fb465">rccEnableSPI3</a>(FALSE);</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    }</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#if STM32_SPI_USE_SPI4</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    <span class="keywordflow">if</span> (&amp;SPID4 == spip) {</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;      <span class="keywordtype">bool</span> b;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;      b = <a class="code" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a7bb0803e875f175ae4e6ba6a4c4f0042">dmarx</a>,</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;                            <a class="code" href="group___s_p_i.html#ga2617c2198da4fd10839e0745b85e3905">STM32_SPI_SPI4_IRQ_PRIORITY</a>,</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;                            (<a class="code" href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a>)<a class="code" href="group___s_p_i.html#gaba8e1940da653bc6ef925c2c2bcc6336">spi_lld_serve_rx_interrupt</a>,</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;                            (<span class="keywordtype">void</span> *)spip);</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;      osalDbgAssert(!b, <span class="stringliteral">&quot;stream already allocated&quot;</span>);</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;      b = <a class="code" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate</a>(spip-&gt;dmatx,</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;                            <a class="code" href="group___s_p_i.html#ga2617c2198da4fd10839e0745b85e3905">STM32_SPI_SPI4_IRQ_PRIORITY</a>,</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;                            (<a class="code" href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a>)<a class="code" href="group___s_p_i.html#gaccf0075d83acb850d02c447bc281c32c">spi_lld_serve_tx_interrupt</a>,</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;                            (<span class="keywordtype">void</span> *)spip);</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;      osalDbgAssert(!b, <span class="stringliteral">&quot;stream already allocated&quot;</span>);</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;      <a class="code" href="group___s_t_m32_f4xx___r_c_c.html#ga5d6950f822ffa9122ad2568905e3114d">rccEnableSPI4</a>(FALSE);</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    }</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#if STM32_SPI_USE_SPI5</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    <span class="keywordflow">if</span> (&amp;SPID5 == spip) {</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;      <span class="keywordtype">bool</span> b;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;      b = <a class="code" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a7bb0803e875f175ae4e6ba6a4c4f0042">dmarx</a>,</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;                            <a class="code" href="group___s_p_i.html#gad747ea34a7a17673701fedb4b441bf6c">STM32_SPI_SPI5_IRQ_PRIORITY</a>,</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;                            (<a class="code" href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a>)<a class="code" href="group___s_p_i.html#gaba8e1940da653bc6ef925c2c2bcc6336">spi_lld_serve_rx_interrupt</a>,</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;                            (<span class="keywordtype">void</span> *)spip);</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;      osalDbgAssert(!b, <span class="stringliteral">&quot;stream already allocated&quot;</span>);</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;      b = <a class="code" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate</a>(spip-&gt;dmatx,</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;                            <a class="code" href="group___s_p_i.html#gad747ea34a7a17673701fedb4b441bf6c">STM32_SPI_SPI5_IRQ_PRIORITY</a>,</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;                            (<a class="code" href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a>)<a class="code" href="group___s_p_i.html#gaccf0075d83acb850d02c447bc281c32c">spi_lld_serve_tx_interrupt</a>,</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;                            (<span class="keywordtype">void</span> *)spip);</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;      osalDbgAssert(!b, <span class="stringliteral">&quot;stream already allocated&quot;</span>);</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;      <a class="code" href="group___s_t_m32_f4xx___r_c_c.html#ga1ac0febecd847195edf0196e494febb1">rccEnableSPI5</a>(FALSE);</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    }</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#if STM32_SPI_USE_SPI6</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    <span class="keywordflow">if</span> (&amp;SPID6 == spip) {</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;      <span class="keywordtype">bool</span> b;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;      b = <a class="code" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a7bb0803e875f175ae4e6ba6a4c4f0042">dmarx</a>,</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;                            <a class="code" href="group___s_p_i.html#ga50966593f2981b405801d73dda3283f8">STM32_SPI_SPI6_IRQ_PRIORITY</a>,</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;                            (<a class="code" href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a>)<a class="code" href="group___s_p_i.html#gaba8e1940da653bc6ef925c2c2bcc6336">spi_lld_serve_rx_interrupt</a>,</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;                            (<span class="keywordtype">void</span> *)spip);</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;      osalDbgAssert(!b, <span class="stringliteral">&quot;stream already allocated&quot;</span>);</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;      b = <a class="code" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate</a>(spip-&gt;dmatx,</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;                            <a class="code" href="group___s_p_i.html#ga50966593f2981b405801d73dda3283f8">STM32_SPI_SPI6_IRQ_PRIORITY</a>,</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;                            (<a class="code" href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a>)<a class="code" href="group___s_p_i.html#gaccf0075d83acb850d02c447bc281c32c">spi_lld_serve_tx_interrupt</a>,</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;                            (<span class="keywordtype">void</span> *)spip);</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;      osalDbgAssert(!b, <span class="stringliteral">&quot;stream already allocated&quot;</span>);</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;      <a class="code" href="group___s_t_m32_f4xx___r_c_c.html#gab0af8e3577663540c48bea45382e40df">rccEnableSPI6</a>(FALSE);</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    }</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    <span class="comment">/* DMA setup.*/</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <a class="code" href="group___s_t_m32___d_m_a.html#gacdb854e2d6d37b0075af10000f6ea91b">dmaStreamSetPeripheral</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a7bb0803e875f175ae4e6ba6a4c4f0042">dmarx</a>, &amp;spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a0e2481afd97c252e14b1e4752e1d2538">spi</a>-&gt;DR);</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    <a class="code" href="group___s_t_m32___d_m_a.html#gacdb854e2d6d37b0075af10000f6ea91b">dmaStreamSetPeripheral</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a1e052e98dcb70a5be6724f2a1565599c">dmatx</a>, &amp;spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a0e2481afd97c252e14b1e4752e1d2538">spi</a>-&gt;DR);</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  }</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <span class="comment">/* Configuration-specific DMA setup.*/</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  <span class="keywordflow">if</span> ((spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a7d0569092e0f52953f1858ceff6e5716">config</a>-&gt;<a class="code" href="struct_s_p_i_config.html#a69f2690efa17a3cc05effff7123c0283">cr1</a> &amp; SPI_CR1_DFF) == 0) {</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    <span class="comment">/* Frame width is 8 bits or smaller.*/</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a8c9b947ddacfec13f1f439a6446ef0b9">rxdmamode</a> = (spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a8c9b947ddacfec13f1f439a6446ef0b9">rxdmamode</a> &amp; ~STM32_DMA_CR_SIZE_MASK) |</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;                      STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a6b4ac2691689a8455795affb7b3cbfc3">txdmamode</a> = (spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a6b4ac2691689a8455795affb7b3cbfc3">txdmamode</a> &amp; ~STM32_DMA_CR_SIZE_MASK) |</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;                      STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  }</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    <span class="comment">/* Frame width is larger than 8 bits.*/</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a8c9b947ddacfec13f1f439a6446ef0b9">rxdmamode</a> = (spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a8c9b947ddacfec13f1f439a6446ef0b9">rxdmamode</a> &amp; ~STM32_DMA_CR_SIZE_MASK) |</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a6b4ac2691689a8455795affb7b3cbfc3">txdmamode</a> = (spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a6b4ac2691689a8455795affb7b3cbfc3">txdmamode</a> &amp; ~STM32_DMA_CR_SIZE_MASK) |</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  }</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <span class="comment">/* SPI setup and enable.*/</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a0e2481afd97c252e14b1e4752e1d2538">spi</a>-&gt;CR1  = 0;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a0e2481afd97c252e14b1e4752e1d2538">spi</a>-&gt;CR1  = spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a7d0569092e0f52953f1858ceff6e5716">config</a>-&gt;<a class="code" href="struct_s_p_i_config.html#a69f2690efa17a3cc05effff7123c0283">cr1</a> | SPI_CR1_MSTR | SPI_CR1_SSM |</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;                    SPI_CR1_SSI;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a0e2481afd97c252e14b1e4752e1d2538">spi</a>-&gt;CR2  = SPI_CR2_SSOE | SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a0e2481afd97c252e14b1e4752e1d2538">spi</a>-&gt;CR1 |= SPI_CR1_SPE;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;}</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment"> * @brief   Deactivates the SPI peripheral.</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment"> * @param[in] spip      pointer to the @p SPIDriver object</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment"> * @notapi</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga8d6b2e0764d39b892b51e6abe4923f80">  441</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga8d6b2e0764d39b892b51e6abe4923f80">spi_lld_stop</a>(<a class="code" href="struct_s_p_i_driver.html">SPIDriver</a> *spip) {</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  <span class="comment">/* If in ready state then disables the SPI clock.*/</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  <span class="keywordflow">if</span> (spip-&gt;<a class="code" href="struct_s_p_i_driver.html#accada46240837016702362f164698a86">state</a> == <a class="code" href="group___s_p_i.html#gga2570f8c1ee9fc0dceaa8f77b999013c3a2894d6080831bc10e8c6f7c33c60c4ba">SPI_READY</a>) {</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    <span class="comment">/* SPI disable.*/</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a0e2481afd97c252e14b1e4752e1d2538">spi</a>-&gt;CR1 = 0;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;    spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a0e2481afd97c252e14b1e4752e1d2538">spi</a>-&gt;CR2 = 0;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    <a class="code" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e">dmaStreamRelease</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a7bb0803e875f175ae4e6ba6a4c4f0042">dmarx</a>);</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    <a class="code" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e">dmaStreamRelease</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a1e052e98dcb70a5be6724f2a1565599c">dmatx</a>);</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#if STM32_SPI_USE_SPI1</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    <span class="keywordflow">if</span> (&amp;SPID1 == spip)</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;      <a class="code" href="group___s_t_m32_f4xx___r_c_c.html#ga84bf6e4c034ff2fb0d9c51d8621bf3e7">rccDisableSPI1</a>(FALSE);</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#if STM32_SPI_USE_SPI2</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    <span class="keywordflow">if</span> (&amp;SPID2 == spip)</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;      <a class="code" href="group___s_t_m32_f4xx___r_c_c.html#ga649feacd720cbaa3b7c44b227507e954">rccDisableSPI2</a>(FALSE);</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#if STM32_SPI_USE_SPI3</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    <span class="keywordflow">if</span> (&amp;SPID3 == spip)</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;      <a class="code" href="group___s_t_m32_f4xx___r_c_c.html#ga1a59f96595d4444bec6b08eb3b0e1f37">rccDisableSPI3</a>(FALSE);</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#if STM32_SPI_USE_SPI4</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    <span class="keywordflow">if</span> (&amp;SPID4 == spip)</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;      <a class="code" href="group___s_t_m32_f4xx___r_c_c.html#ga01f8c705d10ab024bf53e34e768df335">rccDisableSPI4</a>(FALSE);</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#if STM32_SPI_USE_SPI5</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    <span class="keywordflow">if</span> (&amp;SPID5 == spip)</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;      <a class="code" href="group___s_t_m32_f4xx___r_c_c.html#ga1dac558d7d67cd09b79941b06fe10a7a">rccDisableSPI5</a>(FALSE);</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#if STM32_SPI_USE_SPI6</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    <span class="keywordflow">if</span> (&amp;SPID6 == spip)</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;      <a class="code" href="group___s_t_m32_f4xx___r_c_c.html#ga426ba8d1d96fe275b16c8f120d52ecdf">rccDisableSPI6</a>(FALSE);</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  }</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;}</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment"> * @brief   Asserts the slave select signal and prepares for transfers.</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment"> * @param[in] spip      pointer to the @p SPIDriver object</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment"> * @notapi</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga5a671d4e8d120120a26d9bfb0c016507">  486</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga5a671d4e8d120120a26d9bfb0c016507">spi_lld_select</a>(<a class="code" href="struct_s_p_i_driver.html">SPIDriver</a> *spip) {</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  <a class="code" href="group___p_a_l.html#ga4dce65e0515a349a06bea353f2303286">palClearPad</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a7d0569092e0f52953f1858ceff6e5716">config</a>-&gt;<a class="code" href="struct_s_p_i_config.html#a87f32bd7fd477f4aa95c45c49786247a">ssport</a>, spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a7d0569092e0f52953f1858ceff6e5716">config</a>-&gt;<a class="code" href="struct_s_p_i_config.html#a02fe4f66a75da66b0f848cc52f3f3848">sspad</a>);</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;}</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment"> * @brief   Deasserts the slave select signal.</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment"> * @details The previously selected peripheral is unselected.</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment"> * @param[in] spip      pointer to the @p SPIDriver object</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment"> * @notapi</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gafa343fd905298991aa4005015263bcd2">  499</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gafa343fd905298991aa4005015263bcd2">spi_lld_unselect</a>(<a class="code" href="struct_s_p_i_driver.html">SPIDriver</a> *spip) {</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  <a class="code" href="group___p_a_l.html#gaf2c820c1657afa77cdce398329baaf68">palSetPad</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a7d0569092e0f52953f1858ceff6e5716">config</a>-&gt;<a class="code" href="struct_s_p_i_config.html#a87f32bd7fd477f4aa95c45c49786247a">ssport</a>, spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a7d0569092e0f52953f1858ceff6e5716">config</a>-&gt;<a class="code" href="struct_s_p_i_config.html#a02fe4f66a75da66b0f848cc52f3f3848">sspad</a>);</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;}</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment"> * @brief   Ignores data on the SPI bus.</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment"> * @details This asynchronous function starts the transmission of a series of</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment"> *          idle words on the SPI bus and ignores the received data.</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment"> * @post    At the end of the operation the configured callback is invoked.</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment"> * @param[in] spip      pointer to the @p SPIDriver object</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment"> * @param[in] n         number of words to be ignored</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment"> * @notapi</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga076fdc5d74009a7917723b663984d502">  515</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga076fdc5d74009a7917723b663984d502">spi_lld_ignore</a>(<a class="code" href="struct_s_p_i_driver.html">SPIDriver</a> *spip, <span class="keywordtype">size_t</span> n) {</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#gaa6862a2cc69df434d4e20861b0712696">dmaStreamSetMemory0</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a7bb0803e875f175ae4e6ba6a4c4f0042">dmarx</a>, &amp;dummyrx);</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga2ad60a96fb0f48bd276cb15af058656e">dmaStreamSetTransactionSize</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a7bb0803e875f175ae4e6ba6a4c4f0042">dmarx</a>, n);</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga0c328a560450555e91ccab4e90ce23d0">dmaStreamSetMode</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a7bb0803e875f175ae4e6ba6a4c4f0042">dmarx</a>, spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a8c9b947ddacfec13f1f439a6446ef0b9">rxdmamode</a>);</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#gaa6862a2cc69df434d4e20861b0712696">dmaStreamSetMemory0</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a1e052e98dcb70a5be6724f2a1565599c">dmatx</a>, &amp;dummytx);</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga2ad60a96fb0f48bd276cb15af058656e">dmaStreamSetTransactionSize</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a1e052e98dcb70a5be6724f2a1565599c">dmatx</a>, n);</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga0c328a560450555e91ccab4e90ce23d0">dmaStreamSetMode</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a1e052e98dcb70a5be6724f2a1565599c">dmatx</a>, spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a6b4ac2691689a8455795affb7b3cbfc3">txdmamode</a>);</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga38612b9b7bc723229284468b9c1ae479">dmaStreamEnable</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a7bb0803e875f175ae4e6ba6a4c4f0042">dmarx</a>);</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga38612b9b7bc723229284468b9c1ae479">dmaStreamEnable</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a1e052e98dcb70a5be6724f2a1565599c">dmatx</a>);</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;}</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment"> * @brief   Exchanges data on the SPI bus.</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment"> * @details This asynchronous function starts a simultaneous transmit/receive</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment"> *          operation.</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment"> * @post    At the end of the operation the configured callback is invoked.</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment"> * @note    The buffers are organized as uint8_t arrays for data sizes below or</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment"> *          equal to 8 bits else it is organized as uint16_t arrays.</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment"> * @param[in] spip      pointer to the @p SPIDriver object</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment"> * @param[in] n         number of words to be exchanged</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment"> * @param[in] txbuf     the pointer to the transmit buffer</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment"> * @param[out] rxbuf    the pointer to the receive buffer</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment"> * @notapi</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga61b61b0999c813c1d8a3ddc415e8b0c7">  544</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga61b61b0999c813c1d8a3ddc415e8b0c7">spi_lld_exchange</a>(<a class="code" href="struct_s_p_i_driver.html">SPIDriver</a> *spip, <span class="keywordtype">size_t</span> n,</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;                      <span class="keyword">const</span> <span class="keywordtype">void</span> *txbuf, <span class="keywordtype">void</span> *rxbuf) {</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#gaa6862a2cc69df434d4e20861b0712696">dmaStreamSetMemory0</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a7bb0803e875f175ae4e6ba6a4c4f0042">dmarx</a>, rxbuf);</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga2ad60a96fb0f48bd276cb15af058656e">dmaStreamSetTransactionSize</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a7bb0803e875f175ae4e6ba6a4c4f0042">dmarx</a>, n);</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga0c328a560450555e91ccab4e90ce23d0">dmaStreamSetMode</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a7bb0803e875f175ae4e6ba6a4c4f0042">dmarx</a>, spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a8c9b947ddacfec13f1f439a6446ef0b9">rxdmamode</a>| STM32_DMA_CR_MINC);</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#gaa6862a2cc69df434d4e20861b0712696">dmaStreamSetMemory0</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a1e052e98dcb70a5be6724f2a1565599c">dmatx</a>, txbuf);</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga2ad60a96fb0f48bd276cb15af058656e">dmaStreamSetTransactionSize</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a1e052e98dcb70a5be6724f2a1565599c">dmatx</a>, n);</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga0c328a560450555e91ccab4e90ce23d0">dmaStreamSetMode</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a1e052e98dcb70a5be6724f2a1565599c">dmatx</a>, spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a6b4ac2691689a8455795affb7b3cbfc3">txdmamode</a> | STM32_DMA_CR_MINC);</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga38612b9b7bc723229284468b9c1ae479">dmaStreamEnable</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a7bb0803e875f175ae4e6ba6a4c4f0042">dmarx</a>);</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga38612b9b7bc723229284468b9c1ae479">dmaStreamEnable</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a1e052e98dcb70a5be6724f2a1565599c">dmatx</a>);</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;}</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment"> * @brief   Sends data over the SPI bus.</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment"> * @details This asynchronous function starts a transmit operation.</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment"> * @post    At the end of the operation the configured callback is invoked.</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment"> * @note    The buffers are organized as uint8_t arrays for data sizes below or</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment"> *          equal to 8 bits else it is organized as uint16_t arrays.</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment"> * @param[in] spip      pointer to the @p SPIDriver object</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment"> * @param[in] n         number of words to send</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment"> * @param[in] txbuf     the pointer to the transmit buffer</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment"> * @notapi</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gaa460d53de2de1c3bac67f95fe04da0fe">  572</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gaa460d53de2de1c3bac67f95fe04da0fe">spi_lld_send</a>(<a class="code" href="struct_s_p_i_driver.html">SPIDriver</a> *spip, <span class="keywordtype">size_t</span> n, <span class="keyword">const</span> <span class="keywordtype">void</span> *txbuf) {</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#gaa6862a2cc69df434d4e20861b0712696">dmaStreamSetMemory0</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a7bb0803e875f175ae4e6ba6a4c4f0042">dmarx</a>, &amp;dummyrx);</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga2ad60a96fb0f48bd276cb15af058656e">dmaStreamSetTransactionSize</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a7bb0803e875f175ae4e6ba6a4c4f0042">dmarx</a>, n);</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga0c328a560450555e91ccab4e90ce23d0">dmaStreamSetMode</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a7bb0803e875f175ae4e6ba6a4c4f0042">dmarx</a>, spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a8c9b947ddacfec13f1f439a6446ef0b9">rxdmamode</a>);</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#gaa6862a2cc69df434d4e20861b0712696">dmaStreamSetMemory0</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a1e052e98dcb70a5be6724f2a1565599c">dmatx</a>, txbuf);</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga2ad60a96fb0f48bd276cb15af058656e">dmaStreamSetTransactionSize</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a1e052e98dcb70a5be6724f2a1565599c">dmatx</a>, n);</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga0c328a560450555e91ccab4e90ce23d0">dmaStreamSetMode</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a1e052e98dcb70a5be6724f2a1565599c">dmatx</a>, spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a6b4ac2691689a8455795affb7b3cbfc3">txdmamode</a> | STM32_DMA_CR_MINC);</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga38612b9b7bc723229284468b9c1ae479">dmaStreamEnable</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a7bb0803e875f175ae4e6ba6a4c4f0042">dmarx</a>);</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga38612b9b7bc723229284468b9c1ae479">dmaStreamEnable</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a1e052e98dcb70a5be6724f2a1565599c">dmatx</a>);</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;}</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment"> * @brief   Receives data from the SPI bus.</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment"> * @details This asynchronous function starts a receive operation.</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment"> * @post    At the end of the operation the configured callback is invoked.</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment"> * @note    The buffers are organized as uint8_t arrays for data sizes below or</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment"> *          equal to 8 bits else it is organized as uint16_t arrays.</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment"> * @param[in] spip      pointer to the @p SPIDriver object</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment"> * @param[in] n         number of words to receive</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment"> * @param[out] rxbuf    the pointer to the receive buffer</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment"> * @notapi</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga5b608b91dcec69818b2b3977a0d98bcb">  599</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga5b608b91dcec69818b2b3977a0d98bcb">spi_lld_receive</a>(<a class="code" href="struct_s_p_i_driver.html">SPIDriver</a> *spip, <span class="keywordtype">size_t</span> n, <span class="keywordtype">void</span> *rxbuf) {</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#gaa6862a2cc69df434d4e20861b0712696">dmaStreamSetMemory0</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a7bb0803e875f175ae4e6ba6a4c4f0042">dmarx</a>, rxbuf);</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga2ad60a96fb0f48bd276cb15af058656e">dmaStreamSetTransactionSize</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a7bb0803e875f175ae4e6ba6a4c4f0042">dmarx</a>, n);</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga0c328a560450555e91ccab4e90ce23d0">dmaStreamSetMode</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a7bb0803e875f175ae4e6ba6a4c4f0042">dmarx</a>, spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a8c9b947ddacfec13f1f439a6446ef0b9">rxdmamode</a> | STM32_DMA_CR_MINC);</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#gaa6862a2cc69df434d4e20861b0712696">dmaStreamSetMemory0</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a1e052e98dcb70a5be6724f2a1565599c">dmatx</a>, &amp;dummytx);</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga2ad60a96fb0f48bd276cb15af058656e">dmaStreamSetTransactionSize</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a1e052e98dcb70a5be6724f2a1565599c">dmatx</a>, n);</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga0c328a560450555e91ccab4e90ce23d0">dmaStreamSetMode</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a1e052e98dcb70a5be6724f2a1565599c">dmatx</a>, spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a6b4ac2691689a8455795affb7b3cbfc3">txdmamode</a>);</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga38612b9b7bc723229284468b9c1ae479">dmaStreamEnable</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a7bb0803e875f175ae4e6ba6a4c4f0042">dmarx</a>);</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga38612b9b7bc723229284468b9c1ae479">dmaStreamEnable</a>(spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a1e052e98dcb70a5be6724f2a1565599c">dmatx</a>);</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;}</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment"> * @brief   Exchanges one frame using a polled wait.</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment"> * @details This synchronous function exchanges one frame using a polled</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment"> *          synchronization method. This function is useful when exchanging</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment"> *          small amount of data on high speed channels, usually in this</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment"> *          situation is much more efficient just wait for completion using</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment"> *          polling than suspending the thread waiting for an interrupt.</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment"> * @param[in] spip      pointer to the @p SPIDriver object</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment"> * @param[in] frame     the data frame to send over the SPI bus</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment"> * @return              The received data frame from the SPI bus.</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gad0e1f3dae4d7015a8386c456a06adc86">  625</a></span>&#160;uint16_t <a class="code" href="group___s_p_i.html#gad0e1f3dae4d7015a8386c456a06adc86">spi_lld_polled_exchange</a>(<a class="code" href="struct_s_p_i_driver.html">SPIDriver</a> *spip, uint16_t frame) {</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a0e2481afd97c252e14b1e4752e1d2538">spi</a>-&gt;DR = frame;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  <span class="keywordflow">while</span> ((spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a0e2481afd97c252e14b1e4752e1d2538">spi</a>-&gt;SR &amp; SPI_SR_RXNE) == 0)</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    ;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  <span class="keywordflow">return</span> spip-&gt;<a class="code" href="struct_s_p_i_driver.html#a0e2481afd97c252e14b1e4752e1d2538">spi</a>-&gt;DR;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;}</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HAL_USE_SPI */</span><span class="preprocessor"></span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">/** @} */</span></div><div class="ttc" id="group___s_p_i_html_gga2570f8c1ee9fc0dceaa8f77b999013c3a22a603b07f381cba1ced3de36a0c3ce7"><div class="ttname"><a href="group___s_p_i.html#gga2570f8c1ee9fc0dceaa8f77b999013c3a22a603b07f381cba1ced3de36a0c3ce7">SPI_STOP</a></div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00072">spi.h:72</a></div></div>
<div class="ttc" id="group___s_p_i_html_ga076fdc5d74009a7917723b663984d502"><div class="ttname"><a href="group___s_p_i.html#ga076fdc5d74009a7917723b663984d502">spi_lld_ignore</a></div><div class="ttdeci">void spi_lld_ignore(SPIDriver *spip, size_t n)</div><div class="ttdoc">Ignores data on the SPI bus. </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8c_source.html#l00515">spi_lld.c:515</a></div></div>
<div class="ttc" id="group___s_p_i_html_ga2617c2198da4fd10839e0745b85e3905"><div class="ttname"><a href="group___s_p_i.html#ga2617c2198da4fd10839e0745b85e3905">STM32_SPI_SPI4_IRQ_PRIORITY</a></div><div class="ttdeci">#define STM32_SPI_SPI4_IRQ_PRIORITY</div><div class="ttdoc">SPI4 interrupt priority level setting. </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8h_source.html#l00121">spi_lld.h:121</a></div></div>
<div class="ttc" id="group___s_p_i_html_ga1c2660034d810dd66f3a5b21d7ef7a48"><div class="ttname"><a href="group___s_p_i.html#ga1c2660034d810dd66f3a5b21d7ef7a48">SPID5</a></div><div class="ttdeci">SPIDriver SPID5</div><div class="ttdoc">SPI5 driver identifier. </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8c_source.html#l00107">spi_lld.c:107</a></div></div>
<div class="ttc" id="group___s_p_i_html_ga6962bc47a1fcdb63dd1033d6c5114f26"><div class="ttname"><a href="group___s_p_i.html#ga6962bc47a1fcdb63dd1033d6c5114f26">SPID3</a></div><div class="ttdeci">SPIDriver SPID3</div><div class="ttdoc">SPI3 driver identifier. </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8c_source.html#l00097">spi_lld.c:97</a></div></div>
<div class="ttc" id="group___s_p_i_html_ga7570f6862f2950a7fee73f18bb9358d5"><div class="ttname"><a href="group___s_p_i.html#ga7570f6862f2950a7fee73f18bb9358d5">STM32_SPI_SPI6_DMA_PRIORITY</a></div><div class="ttdeci">#define STM32_SPI_SPI6_DMA_PRIORITY</div><div class="ttdoc">SPI6 DMA priority (0..3|lowest..highest). </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8h_source.html#l00195">spi_lld.h:195</a></div></div>
<div class="ttc" id="group___s_p_i_html_ga311306228435a4ddb879e8f0d80e3c10"><div class="ttname"><a href="group___s_p_i.html#ga311306228435a4ddb879e8f0d80e3c10">STM32_SPI_SPI3_IRQ_PRIORITY</a></div><div class="ttdeci">#define STM32_SPI_SPI3_IRQ_PRIORITY</div><div class="ttdoc">SPI3 interrupt priority level setting. </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8h_source.html#l00114">spi_lld.h:114</a></div></div>
<div class="ttc" id="group___s_p_i_html_ga87a7bdc554b8e8fdfc77064e67689fcf"><div class="ttname"><a href="group___s_p_i.html#ga87a7bdc554b8e8fdfc77064e67689fcf">spiObjectInit</a></div><div class="ttdeci">void spiObjectInit(SPIDriver *spip)</div><div class="ttdoc">Initializes the standard part of a SPIDriver structure. </div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00068">spi.c:68</a></div></div>
<div class="ttc" id="group___s_p_i_html_gae337fec566b6389292f5f7afdf3bf5eb"><div class="ttname"><a href="group___s_p_i.html#gae337fec566b6389292f5f7afdf3bf5eb">SPID4</a></div><div class="ttdeci">SPIDriver SPID4</div><div class="ttdoc">SPI4 driver identifier. </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8c_source.html#l00102">spi_lld.c:102</a></div></div>
<div class="ttc" id="group___s_p_i_html_ga50966593f2981b405801d73dda3283f8"><div class="ttname"><a href="group___s_p_i.html#ga50966593f2981b405801d73dda3283f8">STM32_SPI_SPI6_IRQ_PRIORITY</a></div><div class="ttdeci">#define STM32_SPI_SPI6_IRQ_PRIORITY</div><div class="ttdoc">SPI6 interrupt priority level setting. </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8h_source.html#l00135">spi_lld.h:135</a></div></div>
<div class="ttc" id="group___s_p_i_html_ga5b608b91dcec69818b2b3977a0d98bcb"><div class="ttname"><a href="group___s_p_i.html#ga5b608b91dcec69818b2b3977a0d98bcb">spi_lld_receive</a></div><div class="ttdeci">void spi_lld_receive(SPIDriver *spip, size_t n, void *rxbuf)</div><div class="ttdoc">Receives data from the SPI bus. </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8c_source.html#l00599">spi_lld.c:599</a></div></div>
<div class="ttc" id="struct_s_p_i_driver_html_a1e052e98dcb70a5be6724f2a1565599c"><div class="ttname"><a href="struct_s_p_i_driver.html#a1e052e98dcb70a5be6724f2a1565599c">SPIDriver::dmatx</a></div><div class="ttdeci">const stm32_dma_stream_t * dmatx</div><div class="ttdoc">Transmit DMA stream. </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8h_source.html#l00478">spi_lld.h:478</a></div></div>
<div class="ttc" id="group___p_a_l_html_ga4dce65e0515a349a06bea353f2303286"><div class="ttname"><a href="group___p_a_l.html#ga4dce65e0515a349a06bea353f2303286">palClearPad</a></div><div class="ttdeci">#define palClearPad(port, pad)</div><div class="ttdoc">Clears a pad logic state to PAL_LOW. </div><div class="ttdef"><b>Definition:</b> <a href="pal_8h_source.html#l00482">pal.h:482</a></div></div>
<div class="ttc" id="hal_8h_html"><div class="ttname"><a href="hal_8h.html">hal.h</a></div><div class="ttdoc">HAL subsystem header. </div></div>
<div class="ttc" id="group___s_p_i_html_ga47d90eaca23f3eea99d74d1bb3539541"><div class="ttname"><a href="group___s_p_i.html#ga47d90eaca23f3eea99d74d1bb3539541">STM32_SPI_SPI2_IRQ_PRIORITY</a></div><div class="ttdeci">#define STM32_SPI_SPI2_IRQ_PRIORITY</div><div class="ttdoc">SPI2 interrupt priority level setting. </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8h_source.html#l00107">spi_lld.h:107</a></div></div>
<div class="ttc" id="group___s_p_i_html_gaa460d53de2de1c3bac67f95fe04da0fe"><div class="ttname"><a href="group___s_p_i.html#gaa460d53de2de1c3bac67f95fe04da0fe">spi_lld_send</a></div><div class="ttdeci">void spi_lld_send(SPIDriver *spip, size_t n, const void *txbuf)</div><div class="ttdoc">Sends data over the SPI bus. </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8c_source.html#l00572">spi_lld.c:572</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga0c328a560450555e91ccab4e90ce23d0"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga0c328a560450555e91ccab4e90ce23d0">dmaStreamSetMode</a></div><div class="ttdeci">#define dmaStreamSetMode(dmastp, mode)</div><div class="ttdoc">Programs the stream mode settings. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00538">stm32_dma.h:538</a></div></div>
<div class="ttc" id="group___s_p_i_html_gaccf0075d83acb850d02c447bc281c32c"><div class="ttname"><a href="group___s_p_i.html#gaccf0075d83acb850d02c447bc281c32c">spi_lld_serve_tx_interrupt</a></div><div class="ttdeci">static void spi_lld_serve_tx_interrupt(SPIDriver *spip, uint32_t flags)</div><div class="ttdoc">Shared end-of-tx service routine. </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8c_source.html#l00158">spi_lld.c:158</a></div></div>
<div class="ttc" id="group___s_p_i_html_ga1eefae9716f377d71250a613d013d40d"><div class="ttname"><a href="group___s_p_i.html#ga1eefae9716f377d71250a613d013d40d">SPID6</a></div><div class="ttdeci">SPIDriver SPID6</div><div class="ttdoc">SPI6 driver identifier. </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8c_source.html#l00112">spi_lld.c:112</a></div></div>
<div class="ttc" id="group___s_p_i_html_ga22d3ce19419dc8bbc47f94c065f3271c"><div class="ttname"><a href="group___s_p_i.html#ga22d3ce19419dc8bbc47f94c065f3271c">STM32_SPI_SPI1_DMA_PRIORITY</a></div><div class="ttdeci">#define STM32_SPI_SPI1_DMA_PRIORITY</div><div class="ttdoc">SPI1 DMA priority (0..3|lowest..highest). </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8h_source.html#l00145">spi_lld.h:145</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga38612b9b7bc723229284468b9c1ae479"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga38612b9b7bc723229284468b9c1ae479">dmaStreamEnable</a></div><div class="ttdeci">#define dmaStreamEnable(dmastp)</div><div class="ttdoc">DMA stream enable. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00567">stm32_dma.h:567</a></div></div>
<div class="ttc" id="group___s_t_m32_f4xx___r_c_c_html_ga5d6950f822ffa9122ad2568905e3114d"><div class="ttname"><a href="group___s_t_m32_f4xx___r_c_c.html#ga5d6950f822ffa9122ad2568905e3114d">rccEnableSPI4</a></div><div class="ttdeci">#define rccEnableSPI4(lp)</div><div class="ttdoc">Enables the SPI4 peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00836">stm32_rcc.h:836</a></div></div>
<div class="ttc" id="group___s_p_i_html_ga0330335b8223bb2fd7b30a8bf6748a25"><div class="ttname"><a href="group___s_p_i.html#ga0330335b8223bb2fd7b30a8bf6748a25">STM32_SPI_SPI3_DMA_PRIORITY</a></div><div class="ttdeci">#define STM32_SPI_SPI3_DMA_PRIORITY</div><div class="ttdoc">SPI3 DMA priority (0..3|lowest..highest). </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8h_source.html#l00165">spi_lld.h:165</a></div></div>
<div class="ttc" id="group___p_a_l_html_gaf2c820c1657afa77cdce398329baaf68"><div class="ttname"><a href="group___p_a_l.html#gaf2c820c1657afa77cdce398329baaf68">palSetPad</a></div><div class="ttdeci">#define palSetPad(port, pad)</div><div class="ttdoc">Sets a pad logic state to PAL_HIGH. </div><div class="ttdef"><b>Definition:</b> <a href="pal_8h_source.html#l00459">pal.h:459</a></div></div>
<div class="ttc" id="group___s_t_m32_f4xx___r_c_c_html_ga84bf6e4c034ff2fb0d9c51d8621bf3e7"><div class="ttname"><a href="group___s_t_m32_f4xx___r_c_c.html#ga84bf6e4c034ff2fb0d9c51d8621bf3e7">rccDisableSPI1</a></div><div class="ttdeci">#define rccDisableSPI1(lp)</div><div class="ttdoc">Disables the SPI1 peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00770">stm32_rcc.h:770</a></div></div>
<div class="ttc" id="group___s_p_i_html_gad78cc1c7409d2dbb6ebf63da1b2330cf"><div class="ttname"><a href="group___s_p_i.html#gad78cc1c7409d2dbb6ebf63da1b2330cf">STM32_SPI_SPI4_DMA_PRIORITY</a></div><div class="ttdeci">#define STM32_SPI_SPI4_DMA_PRIORITY</div><div class="ttdoc">SPI4 DMA priority (0..3|lowest..highest). </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8h_source.html#l00175">spi_lld.h:175</a></div></div>
<div class="ttc" id="group___s_t_m32_f4xx___r_c_c_html_ga1dac558d7d67cd09b79941b06fe10a7a"><div class="ttname"><a href="group___s_t_m32_f4xx___r_c_c.html#ga1dac558d7d67cd09b79941b06fe10a7a">rccDisableSPI5</a></div><div class="ttdeci">#define rccDisableSPI5(lp)</div><div class="ttdoc">Disables the SPI5 peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00870">stm32_rcc.h:870</a></div></div>
<div class="ttc" id="struct_s_p_i_driver_html_a7d0569092e0f52953f1858ceff6e5716"><div class="ttname"><a href="struct_s_p_i_driver.html#a7d0569092e0f52953f1858ceff6e5716">SPIDriver::config</a></div><div class="ttdeci">const SPIConfig * config</div><div class="ttdoc">Current configuration data. </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8h_source.html#l00450">spi_lld.h:450</a></div></div>
<div class="ttc" id="group___s_p_i_html_gad747ea34a7a17673701fedb4b441bf6c"><div class="ttname"><a href="group___s_p_i.html#gad747ea34a7a17673701fedb4b441bf6c">STM32_SPI_SPI5_IRQ_PRIORITY</a></div><div class="ttdeci">#define STM32_SPI_SPI5_IRQ_PRIORITY</div><div class="ttdoc">SPI5 interrupt priority level setting. </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8h_source.html#l00128">spi_lld.h:128</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga6427d36d4aba6469fd46e53bf972211e"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e">dmaStreamRelease</a></div><div class="ttdeci">void dmaStreamRelease(const stm32_dma_stream_t *dmastp)</div><div class="ttdoc">Releases a DMA stream. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8c_source.html#l00497">stm32_dma.c:497</a></div></div>
<div class="ttc" id="group___s_p_i_html_gaba8e1940da653bc6ef925c2c2bcc6336"><div class="ttname"><a href="group___s_p_i.html#gaba8e1940da653bc6ef925c2c2bcc6336">spi_lld_serve_rx_interrupt</a></div><div class="ttdeci">static void spi_lld_serve_rx_interrupt(SPIDriver *spip, uint32_t flags)</div><div class="ttdoc">Shared end-of-rx service routine. </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8c_source.html#l00132">spi_lld.c:132</a></div></div>
<div class="ttc" id="struct_s_p_i_driver_html_a7bb0803e875f175ae4e6ba6a4c4f0042"><div class="ttname"><a href="struct_s_p_i_driver.html#a7bb0803e875f175ae4e6ba6a4c4f0042">SPIDriver::dmarx</a></div><div class="ttdeci">const stm32_dma_stream_t * dmarx</div><div class="ttdoc">Receive DMA stream. </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8h_source.html#l00474">spi_lld.h:474</a></div></div>
<div class="ttc" id="group___s_t_m32_f4xx___r_c_c_html_ga426ba8d1d96fe275b16c8f120d52ecdf"><div class="ttname"><a href="group___s_t_m32_f4xx___r_c_c.html#ga426ba8d1d96fe275b16c8f120d52ecdf">rccDisableSPI6</a></div><div class="ttdeci">#define rccDisableSPI6(lp)</div><div class="ttdoc">Disables the SPI6 peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00895">stm32_rcc.h:895</a></div></div>
<div class="ttc" id="struct_s_p_i_config_html_a02fe4f66a75da66b0f848cc52f3f3848"><div class="ttname"><a href="struct_s_p_i_config.html#a02fe4f66a75da66b0f848cc52f3f3848">SPIConfig::sspad</a></div><div class="ttdeci">uint16_t sspad</div><div class="ttdoc">The chip select line pad number. </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8h_source.html#l00432">spi_lld.h:432</a></div></div>
<div class="ttc" id="group___s_p_i_html_ga0881a27411d4bee4fa3a15042cf22c13"><div class="ttname"><a href="group___s_p_i.html#ga0881a27411d4bee4fa3a15042cf22c13">STM32_SPI_SPI5_DMA_PRIORITY</a></div><div class="ttdeci">#define STM32_SPI_SPI5_DMA_PRIORITY</div><div class="ttdoc">SPI5 DMA priority (0..3|lowest..highest). </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8h_source.html#l00185">spi_lld.h:185</a></div></div>
<div class="ttc" id="group___s_p_i_html_ga0b3f4734d9855324ef89b57cb9858e49"><div class="ttname"><a href="group___s_p_i.html#ga0b3f4734d9855324ef89b57cb9858e49">STM32_SPI_SPI1_IRQ_PRIORITY</a></div><div class="ttdeci">#define STM32_SPI_SPI1_IRQ_PRIORITY</div><div class="ttdoc">SPI1 interrupt priority level setting. </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8h_source.html#l00100">spi_lld.h:100</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_gacdb854e2d6d37b0075af10000f6ea91b"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#gacdb854e2d6d37b0075af10000f6ea91b">dmaStreamSetPeripheral</a></div><div class="ttdeci">#define dmaStreamSetPeripheral(dmastp, addr)</div><div class="ttdoc">Associates a peripheral data register to a DMA stream. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00467">stm32_dma.h:467</a></div></div>
<div class="ttc" id="group___s_t_m32_f4xx___r_c_c_html_gac9e0ab2177dd8d6093f674ec929fb465"><div class="ttname"><a href="group___s_t_m32_f4xx___r_c_c.html#gac9e0ab2177dd8d6093f674ec929fb465">rccEnableSPI3</a></div><div class="ttdeci">#define rccEnableSPI3(lp)</div><div class="ttdoc">Enables the SPI3 peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00811">stm32_rcc.h:811</a></div></div>
<div class="ttc" id="group___s_t_m32_f4xx___r_c_c_html_ga32a7d290b6314e3d151b1ba8e429ec1d"><div class="ttname"><a href="group___s_t_m32_f4xx___r_c_c.html#ga32a7d290b6314e3d151b1ba8e429ec1d">rccEnableSPI1</a></div><div class="ttdeci">#define rccEnableSPI1(lp)</div><div class="ttdoc">Enables the SPI1 peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00761">stm32_rcc.h:761</a></div></div>
<div class="ttc" id="group___s_p_i_html_gaf7b4e18e0844a83712d2a215c5ad21ad"><div class="ttname"><a href="group___s_p_i.html#gaf7b4e18e0844a83712d2a215c5ad21ad">SPID2</a></div><div class="ttdeci">SPIDriver SPID2</div><div class="ttdoc">SPI2 driver identifier. </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8c_source.html#l00092">spi_lld.c:92</a></div></div>
<div class="ttc" id="group___s_t_m32_f4xx___r_c_c_html_ga2f4b15e941d7fc57d79d6f88d9eb2660"><div class="ttname"><a href="group___s_t_m32_f4xx___r_c_c.html#ga2f4b15e941d7fc57d79d6f88d9eb2660">rccEnableSPI2</a></div><div class="ttdeci">#define rccEnableSPI2(lp)</div><div class="ttdoc">Enables the SPI2 peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00786">stm32_rcc.h:786</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga59f4501b9ff663ae21951824eb75b2b9"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a></div><div class="ttdeci">#define STM32_DMA_STREAM(id)</div><div class="ttdoc">Returns a pointer to a stm32_dma_stream_t structure. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00112">stm32_dma.h:112</a></div></div>
<div class="ttc" id="group___s_p_i_html_ga61b61b0999c813c1d8a3ddc415e8b0c7"><div class="ttname"><a href="group___s_p_i.html#ga61b61b0999c813c1d8a3ddc415e8b0c7">spi_lld_exchange</a></div><div class="ttdeci">void spi_lld_exchange(SPIDriver *spip, size_t n, const void *txbuf, void *rxbuf)</div><div class="ttdoc">Exchanges data on the SPI bus. </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8c_source.html#l00544">spi_lld.c:544</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga2779cd46d0f5e9d7a6e549391e05cdd0"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate</a></div><div class="ttdeci">bool dmaStreamAllocate(const stm32_dma_stream_t *dmastp, uint32_t priority, stm32_dmaisr_t func, void *param)</div><div class="ttdoc">Allocates a DMA stream. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8c_source.html#l00447">stm32_dma.c:447</a></div></div>
<div class="ttc" id="group___s_p_i_html_ga8d6b2e0764d39b892b51e6abe4923f80"><div class="ttname"><a href="group___s_p_i.html#ga8d6b2e0764d39b892b51e6abe4923f80">spi_lld_stop</a></div><div class="ttdeci">void spi_lld_stop(SPIDriver *spip)</div><div class="ttdoc">Deactivates the SPI peripheral. </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8c_source.html#l00441">spi_lld.c:441</a></div></div>
<div class="ttc" id="group___s_t_m32_f4xx___r_c_c_html_ga1ac0febecd847195edf0196e494febb1"><div class="ttname"><a href="group___s_t_m32_f4xx___r_c_c.html#ga1ac0febecd847195edf0196e494febb1">rccEnableSPI5</a></div><div class="ttdeci">#define rccEnableSPI5(lp)</div><div class="ttdoc">Enables the SPI5 peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00861">stm32_rcc.h:861</a></div></div>
<div class="ttc" id="group___s_t_m32_f4xx___r_c_c_html_ga01f8c705d10ab024bf53e34e768df335"><div class="ttname"><a href="group___s_t_m32_f4xx___r_c_c.html#ga01f8c705d10ab024bf53e34e768df335">rccDisableSPI4</a></div><div class="ttdeci">#define rccDisableSPI4(lp)</div><div class="ttdoc">Disables the SPI4 peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00845">stm32_rcc.h:845</a></div></div>
<div class="ttc" id="group___s_p_i_html_gaf35495bd4459608ae22a3f728fd4697b"><div class="ttname"><a href="group___s_p_i.html#gaf35495bd4459608ae22a3f728fd4697b">spi_lld_start</a></div><div class="ttdeci">void spi_lld_start(SPIDriver *spip)</div><div class="ttdoc">Configures and activates the SPI peripheral. </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8c_source.html#l00305">spi_lld.c:305</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_gaa6862a2cc69df434d4e20861b0712696"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#gaa6862a2cc69df434d4e20861b0712696">dmaStreamSetMemory0</a></div><div class="ttdeci">#define dmaStreamSetMemory0(dmastp, addr)</div><div class="ttdoc">Associates a memory destination to a DMA stream. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00482">stm32_dma.h:482</a></div></div>
<div class="ttc" id="group___s_t_m32_f4xx___r_c_c_html_ga1a59f96595d4444bec6b08eb3b0e1f37"><div class="ttname"><a href="group___s_t_m32_f4xx___r_c_c.html#ga1a59f96595d4444bec6b08eb3b0e1f37">rccDisableSPI3</a></div><div class="ttdeci">#define rccDisableSPI3(lp)</div><div class="ttdoc">Disables the SPI3 peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00820">stm32_rcc.h:820</a></div></div>
<div class="ttc" id="group___s_p_i_html_gafda450bd11b4c1408739367b23c9f852"><div class="ttname"><a href="group___s_p_i.html#gafda450bd11b4c1408739367b23c9f852">STM32_SPI_DMA_ERROR_HOOK</a></div><div class="ttdeci">#define STM32_SPI_DMA_ERROR_HOOK(spip)</div><div class="ttdoc">SPI DMA error hook. </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8h_source.html#l00202">spi_lld.h:202</a></div></div>
<div class="ttc" id="struct_s_p_i_config_html_a69f2690efa17a3cc05effff7123c0283"><div class="ttname"><a href="struct_s_p_i_config.html#a69f2690efa17a3cc05effff7123c0283">SPIConfig::cr1</a></div><div class="ttdeci">uint16_t cr1</div><div class="ttdoc">SPI initialization data. </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8h_source.html#l00436">spi_lld.h:436</a></div></div>
<div class="ttc" id="struct_s_p_i_driver_html_a8c9b947ddacfec13f1f439a6446ef0b9"><div class="ttname"><a href="struct_s_p_i_driver.html#a8c9b947ddacfec13f1f439a6446ef0b9">SPIDriver::rxdmamode</a></div><div class="ttdeci">uint32_t rxdmamode</div><div class="ttdoc">RX DMA mode bit mask. </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8h_source.html#l00482">spi_lld.h:482</a></div></div>
<div class="ttc" id="group___s_p_i_html_ga5bdaf423b4fa6a78a1689b5a7721ea7e"><div class="ttname"><a href="group___s_p_i.html#ga5bdaf423b4fa6a78a1689b5a7721ea7e">spi_lld_init</a></div><div class="ttdeci">void spi_lld_init(void)</div><div class="ttdoc">Low level SPI driver initialization. </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8c_source.html#l00185">spi_lld.c:185</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga40c8c690b645654163ea9c3ec935fd9f"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a></div><div class="ttdeci">void(* stm32_dmaisr_t)(void *p, uint32_t flags)</div><div class="ttdoc">STM32 DMA ISR function type. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00381">stm32_dma.h:381</a></div></div>
<div class="ttc" id="struct_s_p_i_driver_html_a6b4ac2691689a8455795affb7b3cbfc3"><div class="ttname"><a href="struct_s_p_i_driver.html#a6b4ac2691689a8455795affb7b3cbfc3">SPIDriver::txdmamode</a></div><div class="ttdeci">uint32_t txdmamode</div><div class="ttdoc">TX DMA mode bit mask. </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8h_source.html#l00486">spi_lld.h:486</a></div></div>
<div class="ttc" id="group___s_t_m32_f4xx___r_c_c_html_ga649feacd720cbaa3b7c44b227507e954"><div class="ttname"><a href="group___s_t_m32_f4xx___r_c_c.html#ga649feacd720cbaa3b7c44b227507e954">rccDisableSPI2</a></div><div class="ttdeci">#define rccDisableSPI2(lp)</div><div class="ttdoc">Disables the SPI2 peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00795">stm32_rcc.h:795</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga9c635c5c2baaf634036e4a0d71f92a53"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga9c635c5c2baaf634036e4a0d71f92a53">dmaStreamDisable</a></div><div class="ttdeci">#define dmaStreamDisable(dmastp)</div><div class="ttdoc">DMA stream disable. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00585">stm32_dma.h:585</a></div></div>
<div class="ttc" id="group___s_t_m32_f4xx___r_c_c_html_gab0af8e3577663540c48bea45382e40df"><div class="ttname"><a href="group___s_t_m32_f4xx___r_c_c.html#gab0af8e3577663540c48bea45382e40df">rccEnableSPI6</a></div><div class="ttdeci">#define rccEnableSPI6(lp)</div><div class="ttdoc">Enables the SPI6 peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00886">stm32_rcc.h:886</a></div></div>
<div class="ttc" id="group___s_p_i_html_gga2570f8c1ee9fc0dceaa8f77b999013c3a2894d6080831bc10e8c6f7c33c60c4ba"><div class="ttname"><a href="group___s_p_i.html#gga2570f8c1ee9fc0dceaa8f77b999013c3a2894d6080831bc10e8c6f7c33c60c4ba">SPI_READY</a></div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00073">spi.h:73</a></div></div>
<div class="ttc" id="group___s_p_i_html_gafa343fd905298991aa4005015263bcd2"><div class="ttname"><a href="group___s_p_i.html#gafa343fd905298991aa4005015263bcd2">spi_lld_unselect</a></div><div class="ttdeci">void spi_lld_unselect(SPIDriver *spip)</div><div class="ttdoc">Deasserts the slave select signal. </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8c_source.html#l00499">spi_lld.c:499</a></div></div>
<div class="ttc" id="group___s_p_i_html_ga90bd623120d1e54038094fba54ba05c0"><div class="ttname"><a href="group___s_p_i.html#ga90bd623120d1e54038094fba54ba05c0">STM32_SPI_SPI2_DMA_PRIORITY</a></div><div class="ttdeci">#define STM32_SPI_SPI2_DMA_PRIORITY</div><div class="ttdoc">SPI2 DMA priority (0..3|lowest..highest). </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8h_source.html#l00155">spi_lld.h:155</a></div></div>
<div class="ttc" id="group___s_p_i_html_ga62270dd93bd503389d204983c61ec46f"><div class="ttname"><a href="group___s_p_i.html#ga62270dd93bd503389d204983c61ec46f">_spi_isr_code</a></div><div class="ttdeci">#define _spi_isr_code(spip)</div><div class="ttdoc">Common ISR code. </div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00242">spi.h:242</a></div></div>
<div class="ttc" id="group___s_p_i_html_gad0e1f3dae4d7015a8386c456a06adc86"><div class="ttname"><a href="group___s_p_i.html#gad0e1f3dae4d7015a8386c456a06adc86">spi_lld_polled_exchange</a></div><div class="ttdeci">uint16_t spi_lld_polled_exchange(SPIDriver *spip, uint16_t frame)</div><div class="ttdoc">Exchanges one frame using a polled wait. </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8c_source.html#l00625">spi_lld.c:625</a></div></div>
<div class="ttc" id="group___s_p_i_html_ga5a671d4e8d120120a26d9bfb0c016507"><div class="ttname"><a href="group___s_p_i.html#ga5a671d4e8d120120a26d9bfb0c016507">spi_lld_select</a></div><div class="ttdeci">void spi_lld_select(SPIDriver *spip)</div><div class="ttdoc">Asserts the slave select signal and prepares for transfers. </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8c_source.html#l00486">spi_lld.c:486</a></div></div>
<div class="ttc" id="struct_s_p_i_driver_html_a0e2481afd97c252e14b1e4752e1d2538"><div class="ttname"><a href="struct_s_p_i_driver.html#a0e2481afd97c252e14b1e4752e1d2538">SPIDriver::spi</a></div><div class="ttdeci">SPI_TypeDef * spi</div><div class="ttdoc">Pointer to the SPIx registers block. </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8h_source.html#l00470">spi_lld.h:470</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga2ad60a96fb0f48bd276cb15af058656e"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga2ad60a96fb0f48bd276cb15af058656e">dmaStreamSetTransactionSize</a></div><div class="ttdeci">#define dmaStreamSetTransactionSize(dmastp, size)</div><div class="ttdoc">Sets the number of transfers to be performed. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00510">stm32_dma.h:510</a></div></div>
<div class="ttc" id="struct_s_p_i_config_html_a87f32bd7fd477f4aa95c45c49786247a"><div class="ttname"><a href="struct_s_p_i_config.html#a87f32bd7fd477f4aa95c45c49786247a">SPIConfig::ssport</a></div><div class="ttdeci">ioportid_t ssport</div><div class="ttdoc">The chip select line port. </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8h_source.html#l00428">spi_lld.h:428</a></div></div>
<div class="ttc" id="group___s_p_i_html_ga28e6b47f142ac7e4a54b5dbd401a09a1"><div class="ttname"><a href="group___s_p_i.html#ga28e6b47f142ac7e4a54b5dbd401a09a1">SPID1</a></div><div class="ttdeci">SPIDriver SPID1</div><div class="ttdoc">SPI1 driver identifier. </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8c_source.html#l00087">spi_lld.c:87</a></div></div>
<div class="ttc" id="struct_s_p_i_driver_html"><div class="ttname"><a href="struct_s_p_i_driver.html">SPIDriver</a></div><div class="ttdoc">Structure representing an SPI driver. </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8h_source.html#l00442">spi_lld.h:442</a></div></div>
<div class="ttc" id="struct_s_p_i_driver_html_accada46240837016702362f164698a86"><div class="ttname"><a href="struct_s_p_i_driver.html#accada46240837016702362f164698a86">SPIDriver::state</a></div><div class="ttdeci">spistate_t state</div><div class="ttdoc">Driver state. </div><div class="ttdef"><b>Definition:</b> <a href="spi__lld_8h_source.html#l00446">spi_lld.h:446</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_43e0a1f539e00dcfa1a6bc4d4fee4fc2.html">home</a></li><li class="navelem"><a class="el" href="dir_fcf8a3f15c8d5f50174806c5588fa2b9.html">sylvain</a></li><li class="navelem"><a class="el" href="dir_5ddfe5efd067633154511b6e294dc018.html">Documents</a></li><li class="navelem"><a class="el" href="dir_4170d7d592d1eecce4f2e2d8848e1673.html">SE</a></li><li class="navelem"><a class="el" href="dir_540fb538977cb42ea665d14592400a5b.html">SE302</a></li><li class="navelem"><a class="el" href="dir_1a1b6853fa51368d9888da06dd45452a.html">sylvain-le-roux</a></li><li class="navelem"><a class="el" href="dir_54e824ecef2f914ab36b90e497197daa.html">ChibiOS_16.1.5</a></li><li class="navelem"><a class="el" href="dir_23c3e7e2dbd1af1d0eb18131fe6d5066.html">os</a></li><li class="navelem"><a class="el" href="dir_052a3bf391a4269b3b709fe29e2196e3.html">hal</a></li><li class="navelem"><a class="el" href="dir_e659076929392eddd36683c65c451fa2.html">ports</a></li><li class="navelem"><a class="el" href="dir_20892380b55c3fe3ebf18a17807aa465.html">STM32</a></li><li class="navelem"><a class="el" href="dir_0e1fe4c55ab162e3e8834303f16f29b7.html">LLD</a></li><li class="navelem"><a class="el" href="dir_7552cfbe33c4c35cba4af6c68a340f47.html">SPIv1</a></li><li class="navelem"><b>spi_lld.c</b></li>
    <li class="footer">Generated on Thu Nov 3 2016 09:43:52 for ChibiOS/HAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
