\hypertarget{structI2C__Type}{}\section{I2\+C\+\_\+\+Type Struct Reference}
\label{structI2C__Type}\index{I2\+C\+\_\+\+Type@{I2\+C\+\_\+\+Type}}


{\ttfamily \#include $<$M\+K64\+F12.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structI2C__Type_a5f4adcc09ad475b811d37f1462e82c74}{A1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structI2C__Type_a4b1063d3e6b714b02cbcbf2e51a51f20}{F}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structI2C__Type_a8dc1b42eab0063baa1ddb76888a51bd3}{C1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structI2C__Type_a162318256d0b1b10410f02ffee1faeb3}{S}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structI2C__Type_a545035e76e1c914229d2a60cce227fa0}{D}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structI2C__Type_a1cc523ad84714ff9fe3f28a9b2edccf7}{C2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structI2C__Type_ad1329971804f2071ee4684b0513b7cfc}{F\+LT}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structI2C__Type_a6e1b24826eb462af336d49e3a1b9f8db}{RA}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structI2C__Type_a148222c48ca2815cfe85c68a6cff61a7}{S\+MB}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structI2C__Type_a25bd966a745df11edd849836e17a2457}{A2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structI2C__Type_a4296f35ffa40f96e2695a8ab22177be6}{S\+L\+TH}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structI2C__Type_a7e601051f907649a091973dd0ab2ea27}{S\+L\+TL}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
I2C -\/ Register Layout Typedef 

\subsection{Member Data Documentation}
\index{I2\+C\+\_\+\+Type@{I2\+C\+\_\+\+Type}!A1@{A1}}
\index{A1@{A1}!I2\+C\+\_\+\+Type@{I2\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{A1}{A1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t I2\+C\+\_\+\+Type\+::\+A1}\hypertarget{structI2C__Type_a5f4adcc09ad475b811d37f1462e82c74}{}\label{structI2C__Type_a5f4adcc09ad475b811d37f1462e82c74}
I2C Address Register 1, offset\+: 0x0 \index{I2\+C\+\_\+\+Type@{I2\+C\+\_\+\+Type}!A2@{A2}}
\index{A2@{A2}!I2\+C\+\_\+\+Type@{I2\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{A2}{A2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t I2\+C\+\_\+\+Type\+::\+A2}\hypertarget{structI2C__Type_a25bd966a745df11edd849836e17a2457}{}\label{structI2C__Type_a25bd966a745df11edd849836e17a2457}
I2C Address Register 2, offset\+: 0x9 \index{I2\+C\+\_\+\+Type@{I2\+C\+\_\+\+Type}!C1@{C1}}
\index{C1@{C1}!I2\+C\+\_\+\+Type@{I2\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C1}{C1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t I2\+C\+\_\+\+Type\+::\+C1}\hypertarget{structI2C__Type_a8dc1b42eab0063baa1ddb76888a51bd3}{}\label{structI2C__Type_a8dc1b42eab0063baa1ddb76888a51bd3}
I2C Control Register 1, offset\+: 0x2 \index{I2\+C\+\_\+\+Type@{I2\+C\+\_\+\+Type}!C2@{C2}}
\index{C2@{C2}!I2\+C\+\_\+\+Type@{I2\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C2}{C2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t I2\+C\+\_\+\+Type\+::\+C2}\hypertarget{structI2C__Type_a1cc523ad84714ff9fe3f28a9b2edccf7}{}\label{structI2C__Type_a1cc523ad84714ff9fe3f28a9b2edccf7}
I2C Control Register 2, offset\+: 0x5 \index{I2\+C\+\_\+\+Type@{I2\+C\+\_\+\+Type}!D@{D}}
\index{D@{D}!I2\+C\+\_\+\+Type@{I2\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D}{D}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t I2\+C\+\_\+\+Type\+::D}\hypertarget{structI2C__Type_a545035e76e1c914229d2a60cce227fa0}{}\label{structI2C__Type_a545035e76e1c914229d2a60cce227fa0}
I2C Data I/O register, offset\+: 0x4 \index{I2\+C\+\_\+\+Type@{I2\+C\+\_\+\+Type}!F@{F}}
\index{F@{F}!I2\+C\+\_\+\+Type@{I2\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{F}{F}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t I2\+C\+\_\+\+Type\+::F}\hypertarget{structI2C__Type_a4b1063d3e6b714b02cbcbf2e51a51f20}{}\label{structI2C__Type_a4b1063d3e6b714b02cbcbf2e51a51f20}
I2C Frequency Divider register, offset\+: 0x1 \index{I2\+C\+\_\+\+Type@{I2\+C\+\_\+\+Type}!F\+LT@{F\+LT}}
\index{F\+LT@{F\+LT}!I2\+C\+\_\+\+Type@{I2\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{F\+LT}{FLT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t I2\+C\+\_\+\+Type\+::\+F\+LT}\hypertarget{structI2C__Type_ad1329971804f2071ee4684b0513b7cfc}{}\label{structI2C__Type_ad1329971804f2071ee4684b0513b7cfc}
I2C Programmable Input Glitch Filter register, offset\+: 0x6 \index{I2\+C\+\_\+\+Type@{I2\+C\+\_\+\+Type}!RA@{RA}}
\index{RA@{RA}!I2\+C\+\_\+\+Type@{I2\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{RA}{RA}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t I2\+C\+\_\+\+Type\+::\+RA}\hypertarget{structI2C__Type_a6e1b24826eb462af336d49e3a1b9f8db}{}\label{structI2C__Type_a6e1b24826eb462af336d49e3a1b9f8db}
I2C Range Address register, offset\+: 0x7 \index{I2\+C\+\_\+\+Type@{I2\+C\+\_\+\+Type}!S@{S}}
\index{S@{S}!I2\+C\+\_\+\+Type@{I2\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S}{S}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t I2\+C\+\_\+\+Type\+::S}\hypertarget{structI2C__Type_a162318256d0b1b10410f02ffee1faeb3}{}\label{structI2C__Type_a162318256d0b1b10410f02ffee1faeb3}
I2C Status register, offset\+: 0x3 \index{I2\+C\+\_\+\+Type@{I2\+C\+\_\+\+Type}!S\+L\+TH@{S\+L\+TH}}
\index{S\+L\+TH@{S\+L\+TH}!I2\+C\+\_\+\+Type@{I2\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+L\+TH}{SLTH}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t I2\+C\+\_\+\+Type\+::\+S\+L\+TH}\hypertarget{structI2C__Type_a4296f35ffa40f96e2695a8ab22177be6}{}\label{structI2C__Type_a4296f35ffa40f96e2695a8ab22177be6}
I2C S\+CL Low Timeout Register High, offset\+: 0xA \index{I2\+C\+\_\+\+Type@{I2\+C\+\_\+\+Type}!S\+L\+TL@{S\+L\+TL}}
\index{S\+L\+TL@{S\+L\+TL}!I2\+C\+\_\+\+Type@{I2\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+L\+TL}{SLTL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t I2\+C\+\_\+\+Type\+::\+S\+L\+TL}\hypertarget{structI2C__Type_a7e601051f907649a091973dd0ab2ea27}{}\label{structI2C__Type_a7e601051f907649a091973dd0ab2ea27}
I2C S\+CL Low Timeout Register Low, offset\+: 0xB \index{I2\+C\+\_\+\+Type@{I2\+C\+\_\+\+Type}!S\+MB@{S\+MB}}
\index{S\+MB@{S\+MB}!I2\+C\+\_\+\+Type@{I2\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+MB}{SMB}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t I2\+C\+\_\+\+Type\+::\+S\+MB}\hypertarget{structI2C__Type_a148222c48ca2815cfe85c68a6cff61a7}{}\label{structI2C__Type_a148222c48ca2815cfe85c68a6cff61a7}
I2C S\+M\+Bus Control and Status register, offset\+: 0x8 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/M\+K64\+F12.\+h\end{DoxyCompactItemize}
