/*
 * Copyright (c) 2006-2018, RT-Thread Development Team
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Change Logs:
 * Date           Author       Notes
 * 2020-08-05     serni        first version
 */

#include "rn8302b.h"

const struct rn8302b_reg_t RN8302B_REGMAP[] = {
    // BANK0, Full Wave Meterage
    {0x0000, "UAWAV",   3, RT_FALSE},
    {0x0001, "UBWAV",   3, RT_FALSE},
    {0x0002, "UCWAV",   3, RT_FALSE},
    {0x0003, "IAWAV",   3, RT_FALSE},
    {0x0004, "IBWAV",   3, RT_FALSE},
    {0x0005, "ICWAV",   3, RT_FALSE},
    {0x0006, "INWAV",   3, RT_FALSE},
    {0x0007, "UA",      4, RT_FALSE},
    {0x0008, "UB",      4, RT_FALSE},
    {0x0009, "UC",      4, RT_FALSE},
    {0x000A, "USUM",    4, RT_FALSE},
    {0x000B, "IA",      4, RT_FALSE},
    {0x000C, "IB",      4, RT_FALSE},
    {0x000D, "IC",      4, RT_FALSE},
    {0x000E, "IN",      4, RT_FALSE},
    {0x000F, "RESERVE", 0, RT_FALSE},
    {0x0010, "ISUM",    4, RT_FALSE},
    {0x0011, "IA_NVM1", 3, RT_FALSE},
    {0x0012, "IB_NVM1", 3, RT_FALSE},
    {0x0013, "IC_NVM1", 3, RT_FALSE},
    {0x0014, "PA",      4, RT_FALSE},
    {0x0015, "PB",      4, RT_FALSE},
    {0x0016, "PC",      4, RT_FALSE},
    {0x0017, "PT",      4, RT_FALSE},
    {0x0018, "QA",      4, RT_FALSE},
    {0x0019, "QB",      4, RT_FALSE},
    {0x001A, "QC",      4, RT_FALSE},
    {0x001B, "QT",      4, RT_FALSE},
    {0x001C, "SA",      4, RT_FALSE},
    {0x001D, "SB",      4, RT_FALSE},
    {0x001E, "SC",      4, RT_FALSE},
    {0x001F, "STA",     4, RT_FALSE},
    {0x0020, "PfA",     3, RT_FALSE},
    {0x0021, "PfB",     3, RT_FALSE},
    {0x0022, "PfC",     3, RT_FALSE},
    {0x0023, "PfTA",    3, RT_FALSE},
    {0x0024, "PAFCnt",  3, RT_TRUE},
    {0x0025, "PBFCnt",  3, RT_TRUE},
    {0x0026, "PCFCnt",  3, RT_TRUE},
    {0x0027, "PTFCnt",  3, RT_TRUE},
    {0x0028, "QAFCnt",  3, RT_TRUE},
    {0x0029, "QBFCnt",  3, RT_TRUE},
    {0x002A, "QCFCnt",  3, RT_TRUE},
    {0x002B, "QTFCnt",  3, RT_TRUE},
    {0x002C, "SAFCnt",  3, RT_TRUE},
    {0x002D, "SBFCnt",  3, RT_TRUE},
    {0x002E, "SCFCnt",  3, RT_TRUE},
    {0x002F, "STFACnt", 3, RT_TRUE},
    {0x0030, "EPA",     3, RT_FALSE},
    {0x0031, "EPB",     3, RT_FALSE},
    {0x0032, "EPC",     3, RT_FALSE},
    {0x0033, "EPT",     3, RT_FALSE},
    {0x0034, "PosEPA",  3, RT_FALSE},
    {0x0035, "PosEPB",  3, RT_FALSE},
    {0x0036, "PosEPC",  3, RT_FALSE},
    {0x0037, "PosEPT",  3, RT_FALSE},
    {0x0038, "NegEPA",  3, RT_FALSE},
    {0x0039, "NegEPB",  3, RT_FALSE},
    {0x003A, "NegEPC",  3, RT_FALSE},
    {0x003B, "NegEPT",  3, RT_FALSE},
    {0x003C, "EQA",     3, RT_FALSE},
    {0x003D, "EQB",     3, RT_FALSE},
    {0x003E, "EQC",     3, RT_FALSE},
    {0x003F, "EQT",     3, RT_FALSE},
    {0x0040, "PosEQA",  3, RT_FALSE},
    {0x0041, "PosEQB",  3, RT_FALSE},
    {0x0042, "PosEQC",  3, RT_FALSE},
    {0x0043, "PosEQT",  3, RT_FALSE},
    {0x0044, "NegEQA",  3, RT_FALSE},
    {0x0045, "NegEQB",  3, RT_FALSE},
    {0x0046, "NegEQC",  3, RT_FALSE},
    {0x0047, "NegEQT",  3, RT_FALSE},
    {0x0048, "ESA",     3, RT_FALSE},
    {0x0049, "ESB",     3, RT_FALSE},
    {0x004A, "ESC",     3, RT_FALSE},
    {0x004B, "ESTA",    3, RT_FALSE},
    {0x004C, "STV",     4, RT_FALSE},
    {0x004D, "PfTV",    3, RT_FALSE},
    {0x004E, "STFVCnt", 3, RT_TRUE},
    {0x004F, "ESTV",    3, RT_FALSE},
    // BANK0, Base Wave Meterage
    {0x0050, "YUA",     3, RT_FALSE},
    {0x0051, "YUB",     3, RT_FALSE},
    {0x0052, "YUC",     3, RT_FALSE},
    {0x0053, "YIA",     3, RT_FALSE},
    {0x0054, "YIB",     3, RT_FALSE},
    {0x0055, "YIC",     3, RT_FALSE},
    {0x0056, "YIN",     3, RT_FALSE},
    {0x0057, "UFreq",   3, RT_FALSE},
    {0x0058, "FUA",     4, RT_FALSE},
    {0x0059, "FUB",     4, RT_FALSE},
    {0x005A, "FUC",     4, RT_FALSE},
    {0x005B, "FIA",     4, RT_FALSE},
    {0x005C, "FIB",     4, RT_FALSE},
    {0x005D, "FIC",     4, RT_FALSE},
    {0x005E, "FPA",     4, RT_FALSE},
    {0x005F, "FPB",     4, RT_FALSE},
    {0x0060, "FPC",     4, RT_FALSE},
    {0x0061, "FPT",     4, RT_FALSE},
    {0x0062, "FQA",     4, RT_FALSE},
    {0x0063, "FQB",     4, RT_FALSE},
    {0x0064, "FQC",     4, RT_FALSE},
    {0x0065, "FQT",     4, RT_FALSE},
    {0x0066, "FSA",     4, RT_FALSE},
    {0x0067, "FSB",     4, RT_FALSE},
    {0x0068, "FSC",     4, RT_FALSE},
    {0x0069, "FSTA",    4, RT_FALSE},
    {0x006A, "FPfA",    3, RT_FALSE},
    {0x006B, "FPfB",    3, RT_FALSE},
    {0x006C, "FPfC",    3, RT_FALSE},
    {0x006D, "FPfTA",   3, RT_FALSE},
    {0x006E, "FPAFCnt", 3, RT_TRUE},
    {0x006F, "FPBFCnt", 3, RT_TRUE},
    {0x0070, "FPCFCnt", 3, RT_TRUE},
    {0x0071, "FPTFCnt", 3, RT_TRUE},
    {0x0072, "FQAFCnt", 3, RT_TRUE},
    {0x0073, "FQBFCnt", 3, RT_TRUE},
    {0x0074, "FQCFCnt", 3, RT_TRUE},
    {0x0075, "FQTFCnt", 3, RT_TRUE},
    {0x0076, "FSAFCnt", 3, RT_TRUE},
    {0x0077, "FSBFCnt", 3, RT_TRUE},
    {0x0078, "FSCFCnt", 3, RT_TRUE},
    {0x0079, "FSTAFCnt",3, RT_TRUE},
    {0x007A, "FEPA",    3, RT_FALSE},
    {0x007B, "FEPB",    3, RT_FALSE},
    {0x007C, "FEPC",    3, RT_FALSE},
    {0x007D, "FEPT",    3, RT_FALSE},
    {0x007E, "PosFEPA", 3, RT_FALSE},
    {0x007F, "PosFEPB", 3, RT_FALSE},
    {0x0080, "PosFEPC", 3, RT_FALSE},
    {0x0081, "PosFEPT", 3, RT_FALSE},
    {0x0082, "NegFEPA", 3, RT_FALSE},
    {0x0083, "NegFEPB", 3, RT_FALSE},
    {0x0084, "NegFEPC", 3, RT_FALSE},
    {0x0085, "NegFEPT", 3, RT_FALSE},
    {0x0086, "FEQA",    3, RT_FALSE},
    {0x0087, "FEQB",    3, RT_FALSE},
    {0x0088, "FEQC",    3, RT_FALSE},
    {0x0089, "FEQT",    3, RT_FALSE},
    {0x008A, "PosFEQA", 3, RT_FALSE},
    {0x008B, "PosFEQB", 3, RT_FALSE},
    {0x008C, "PosFEQC", 3, RT_FALSE},
    {0x008D, "PosFEQT", 3, RT_FALSE},
    {0x008E, "NegFEQA", 3, RT_FALSE},
    {0x008F, "NegFEQB", 3, RT_FALSE},
    {0x0090, "NegFEQC", 3, RT_FALSE},
    {0x0091, "NegFEQT", 3, RT_FALSE},
    {0x0092, "FESA",    3, RT_FALSE},
    {0x0093, "FESB",    3, RT_FALSE},
    {0x0094, "FESC",    3, RT_FALSE},
    {0x0095, "FESTA",   3, RT_FALSE},
    {0x0096, "HUA",     4, RT_FALSE},
    {0x0097, "HUB",     4, RT_FALSE},
    {0x0098, "HUC",     4, RT_FALSE},
    {0x0099, "HIA",     4, RT_FALSE},
    {0x009A, "HIB",     4, RT_FALSE},
    {0x009B, "HIC",     4, RT_FALSE},
    {0x009C, "FSTV",    4, RT_FALSE},
    {0x009D, "FPfTV",   3, RT_FALSE},
    {0x009E, "FSTVFCnt",3, RT_TRUE},
    {0x009F, "FESTV",   3, RT_FALSE},
    // BANK1 EMM Calibration I
    {0x0100, "HFConst1",    2, RT_TRUE},
    {0x0101, "HFConst2",    2, RT_TRUE},
    {0x0102, "IStart_PS",   2, RT_TRUE},
    {0x0103, "IStart_Q",    2, RT_TRUE},
    {0x0104, "LostVoltT",   2, RT_TRUE},
    {0x0105, "ZXOT",        2, RT_TRUE},
    {0x0106, "PRTH1L",      2, RT_TRUE},
    {0x0107, "PRTH1H",      2, RT_TRUE},
    {0x0108, "PRTH2L",      2, RT_TRUE},
    {0x0109, "PRTH2H",      2, RT_TRUE},
    {0x010A, "IRegion3L",   2, RT_TRUE},
    {0x010B, "IRegion3H",   2, RT_TRUE},
    {0x010C, "PHSUA",       1, RT_TRUE},
    {0x010D, "PHSUB",       1, RT_TRUE},
    {0x010E, "PHSUC",       1, RT_TRUE},
    {0x010F, "PHSIA",       3, RT_TRUE},
    {0x0110, "PHSIB",       3, RT_TRUE},
    {0x0111, "PHSIC",       3, RT_TRUE},
    {0x0112, "PHSIN",       1, RT_TRUE},
    {0x0113, "GSUA",        2, RT_TRUE},
    {0x0114, "GSUB",        2, RT_TRUE},
    {0x0115, "GSUC",        2, RT_TRUE},
    {0x0116, "GSIA",        2, RT_TRUE},
    {0x0117, "GSIB",        2, RT_TRUE},
    {0x0118, "GSIC",        2, RT_TRUE},
    {0x0119, "GSIN",        2, RT_TRUE},
    {0x011A, "DCOS_UA",     2, RT_TRUE},
    {0x011B, "DCOS_UB",     2, RT_TRUE},
    {0x011C, "DCOS_UC",     2, RT_TRUE},
    {0x011D, "DCOS_IA",     2, RT_TRUE},
    {0x011E, "DCOS_IB",     2, RT_TRUE},
    {0x011F, "DCOS_IC",     2, RT_TRUE},
    {0x0120, "DCOS_IN",     2, RT_TRUE},
    {0x0121, "UA_OS",       2, RT_TRUE},
    {0x0122, "UB_OS",       2, RT_TRUE},
    {0x0123, "UC_OS",       2, RT_TRUE},
    {0x0124, "IA_OS",       2, RT_TRUE},
    {0x0125, "IB_OS",       2, RT_TRUE},
    {0x0126, "IC_OS",       2, RT_TRUE},
    {0x0127, "IN_OS",       2, RT_TRUE},
    {0x0128, "GPA",         2, RT_TRUE},
    {0x0129, "GPB",         2, RT_TRUE},
    {0x012A, "GPC",         2, RT_TRUE},
    {0x012B, "GQA",         2, RT_TRUE},
    {0x012C, "GQB",         2, RT_TRUE},
    {0x012D, "GQC",         2, RT_TRUE},
    {0x012E, "GSA",         2, RT_TRUE},
    {0x012F, "GSB",         2, RT_TRUE},
    {0x0130, "GSC",         2, RT_TRUE},
    {0x0131, "PA_PHSL",     2, RT_TRUE},
    {0x0132, "PB_PHSL",     2, RT_TRUE},
    {0x0133, "PC_PHSL",     2, RT_TRUE},
    {0x0134, "QA_PHSL",     2, RT_TRUE},
    {0x0135, "QB_PHSL",     2, RT_TRUE},
    {0x0136, "QC_PHSL",     2, RT_TRUE},
    {0x0137, "PA_OS",       2, RT_TRUE},
    {0x0138, "PB_OS",       2, RT_TRUE},
    {0x0139, "PC_OS",       2, RT_TRUE},
    {0x013A, "QA_OS",       2, RT_TRUE},
    {0x013B, "QB_OS",       2, RT_TRUE},
    {0x013C, "QC_OS",       2, RT_TRUE},
    {0x013D, "FUA_OS",      2, RT_TRUE},
    {0x013E, "FUB_OS",      2, RT_TRUE},
    {0x013F, "FUC_OS",      2, RT_TRUE},
    {0x0140, "FIA_OS",      2, RT_TRUE},
    {0x0141, "FIB_OS",      2, RT_TRUE},
    {0x0142, "FIC_OS",      2, RT_TRUE},
    {0x0143, "GFPA",        2, RT_TRUE},
    {0x0144, "GFPB",        2, RT_TRUE},
    {0x0145, "GFPC",        2, RT_TRUE},
    {0x0146, "GFQA",        2, RT_TRUE},
    {0x0147, "GFQB",        2, RT_TRUE},
    {0x0148, "GFQC",        2, RT_TRUE},
    {0x0149, "GFSA",        2, RT_TRUE},
    {0x014A, "GFSB",        2, RT_TRUE},
    {0x014B, "GFSC",        2, RT_TRUE},
    {0x014C, "FPA_PHS",     2, RT_TRUE},
    {0x014D, "FPB_PHS",     2, RT_TRUE},
    {0x014E, "FPC_PHS",     2, RT_TRUE},
    {0x014F, "FQA_PHS",     2, RT_TRUE},
    {0x0150, "FQB_PHS",     2, RT_TRUE},
    {0x0151, "FQC_PHS",     2, RT_TRUE},
    {0x0152, "FPA_OS",      2, RT_TRUE},
    {0x0153, "FPB_OS",      2, RT_TRUE},
    {0x0154, "FPC_OS",      2, RT_TRUE},
    {0x0155, "FQA_OS",      2, RT_TRUE},
    {0x0156, "FQB_OS",      2, RT_TRUE},
    {0x0157, "FQC_OS",      2, RT_TRUE},
    {0x0158, "SAGCFG",      3, RT_TRUE},
    {0x0159, "OVLVL",       2, RT_TRUE},
    {0x015A, "OILVL",       2, RT_TRUE},
    // BANK1 EMM Status & Configure
    {0x0160, "CFCFG",       3, RT_TRUE},
    {0x0161, "EMUCFG",      3, RT_TRUE},
    {0x0162, "EMUCON",      3, RT_TRUE},
    {0x0163, "WSACECON",    1, RT_TRUE},
    {0x0164, "EMMIE",       2, RT_TRUE},
    {0x0165, "EMMIF",       2, RT_FALSE},
    {0x0166, "PQSign",      2, RT_FALSE},
    {0x0167, "Noload",      2, RT_FALSE},
    {0x0168, "IRegionS",    1, RT_FALSE},
    {0x0169, "PHASES",      2, RT_FALSE},
    {0x016A, "CheckSum1",   3, RT_FALSE},
    // BANK1 NVM1 Status & Configure
    {0x0170, "NVM1CFG",     1, RT_TRUE},
    {0x0171, "NVM1IF",      1, RT_FALSE},
    // BANK1 NVM2 Status & Configure
    {0x0172, "NVM2CFG",     2, RT_TRUE},
    {0x0173, "NVM2CMPA",    2, RT_TRUE},
    {0x0174, "NVM2CMPB",    2, RT_TRUE},
    {0x0175, "NVM2CMPC",    2, RT_TRUE},
    {0x0176, "NVM2IF",      1, RT_FALSE},
    // BANK1 System Configure
    {0x0180, "WREN",        1, RT_TRUE},
    {0x0181, "WMSW",        1, RT_TRUE},
    {0x0182, "SOFTRST",     1, RT_TRUE},
    {0x0183, "ADCCFG",      2, RT_TRUE},
    {0x0186, "MODSEL",      1, RT_TRUE},
    // BANK1 System Status
    {0x018A, "SYSSR",       2, RT_FALSE},
    {0x018B, "CheckSum2",   2, RT_FALSE},
    {0x018C, "RData",       4, RT_FALSE},
    {0x018D, "WData",       3, RT_FALSE},
    {0x018E, "LRBufAddr",   2, RT_FALSE},
    {0x018F, "DeviceID",    3, RT_FALSE},
    // BANK1 EMM Calibrate II
    {0x0191, "AUTODC_EN",   2, RT_TRUE},
    {0x0194, "IN_WaveEN",   2, RT_TRUE},
    {0x01B0, "PA_PHSM",     3, RT_TRUE},
    {0x01B1, "PA_PHSH",     3, RT_TRUE},
    {0x01B2, "PB_PHSM",     3, RT_TRUE},
    {0x01B3, "PB_PHSH",     3, RT_TRUE},
    {0x01B4, "PC_PHSM",     3, RT_TRUE},
    {0x01B5, "PC_PHSH",     3, RT_TRUE},
    {0x01B6, "QA_PHSM",     3, RT_TRUE},
    {0x01B7, "QA_PHSH",     3, RT_TRUE},
    {0x01B8, "QB_PHSM",     3, RT_TRUE},
    {0x01B9, "QB_PHSH",     3, RT_TRUE},
    {0x01BA, "QC_PHSM",     3, RT_TRUE},
    {0x01BB, "QC_PHSH",     3, RT_TRUE},
};

const rt_size_t RN8302B_REGCOUNT = sizeof(RN8302B_REGMAP) / sizeof(struct rn8302b_reg_t);
