/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [13:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [5:0] celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  reg [14:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [9:0] celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [14:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [7:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [33:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  reg [14:0] celloutsig_1_15z;
  wire [5:0] celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [13:0] celloutsig_1_6z;
  wire [22:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = !(celloutsig_0_0z ? celloutsig_0_5z : celloutsig_0_7z[2]);
  assign celloutsig_0_28z = ~(celloutsig_0_11z | celloutsig_0_11z);
  assign celloutsig_1_3z = ~((celloutsig_1_1z[1] | celloutsig_1_0z[0]) & (celloutsig_1_2z | celloutsig_1_2z));
  assign celloutsig_0_12z = ~((celloutsig_0_6z | celloutsig_0_7z[4]) & (celloutsig_0_4z[0] | celloutsig_0_7z[1]));
  assign celloutsig_0_20z = ~((celloutsig_0_16z[5] | celloutsig_0_17z) & (celloutsig_0_7z[0] | celloutsig_0_0z));
  assign celloutsig_0_33z = celloutsig_0_19z[1] ^ celloutsig_0_4z[18];
  assign celloutsig_0_5z = celloutsig_0_4z[7] ^ celloutsig_0_0z;
  assign celloutsig_1_10z = celloutsig_1_8z[1] ^ celloutsig_1_9z;
  assign celloutsig_0_7z = { in_data[62], celloutsig_0_3z } + { in_data[42:38], celloutsig_0_5z };
  assign celloutsig_0_14z = { celloutsig_0_7z[0], celloutsig_0_8z, celloutsig_0_8z } + in_data[86:84];
  assign celloutsig_0_4z = { in_data[75:57], celloutsig_0_1z } / { 1'h1, celloutsig_0_1z[13:0], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_24z = in_data[22:17] == celloutsig_0_21z[5:0];
  assign celloutsig_0_6z = in_data[37:31] === { celloutsig_0_1z[10:6], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[12:8] <= in_data[87:83];
  assign celloutsig_1_2z = { in_data[109:100], celloutsig_1_1z } && in_data[179:165];
  assign celloutsig_0_42z = celloutsig_0_32z & ~(celloutsig_0_5z);
  assign celloutsig_0_13z = celloutsig_0_4z[20:7] % { 1'h1, in_data[7:5], celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_32z = & { celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_3z[3] };
  assign celloutsig_0_40z = & { celloutsig_0_35z, celloutsig_0_24z, celloutsig_0_11z };
  assign celloutsig_1_11z = & { celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_7z[16:2], celloutsig_1_4z };
  assign celloutsig_1_14z = & { celloutsig_1_10z, celloutsig_1_7z[16:14] };
  assign celloutsig_0_35z = celloutsig_0_28z & celloutsig_0_30z[10];
  assign celloutsig_0_11z = | { celloutsig_0_10z, in_data[75:51] };
  assign celloutsig_0_15z = | { celloutsig_0_8z, celloutsig_0_7z[5:1] };
  assign celloutsig_0_2z = | celloutsig_0_1z[14:2];
  assign celloutsig_1_9z = ~^ { in_data[182:167], celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_27z = ~^ { celloutsig_0_7z[4:0], celloutsig_0_20z };
  assign celloutsig_0_16z = { celloutsig_0_1z[6:4], celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_8z } >> { celloutsig_0_4z[32:28], celloutsig_0_8z };
  assign celloutsig_1_6z = { in_data[124], celloutsig_1_1z, celloutsig_1_5z } << { in_data[189:182], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_18z = celloutsig_1_15z[14:9] << { celloutsig_1_13z[6:2], celloutsig_1_14z };
  assign celloutsig_1_19z = celloutsig_1_15z[11:0] << { celloutsig_1_6z[10:0], celloutsig_1_11z };
  assign celloutsig_0_21z = { celloutsig_0_14z, celloutsig_0_10z } << { celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_3z = in_data[84:80] >> in_data[20:16];
  assign celloutsig_1_0z = in_data[188:186] >> in_data[178:176];
  assign celloutsig_1_8z = { in_data[112], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } >> celloutsig_1_6z[6:0];
  assign celloutsig_1_4z = { celloutsig_1_1z[1:0], celloutsig_1_3z } >>> { in_data[149:148], celloutsig_1_3z };
  assign celloutsig_1_1z = in_data[150:146] - { in_data[140:139], celloutsig_1_0z };
  assign celloutsig_1_7z = { in_data[152:150], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } - in_data[134:112];
  assign celloutsig_1_13z = { celloutsig_1_6z[11:10], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z } - celloutsig_1_5z[7:1];
  assign celloutsig_0_10z = { celloutsig_0_3z[2:0], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_8z } - { celloutsig_0_7z[1:0], celloutsig_0_3z };
  assign celloutsig_0_41z = { celloutsig_0_21z[9:5], celloutsig_0_40z, celloutsig_0_40z, celloutsig_0_33z } ^ { celloutsig_0_11z, celloutsig_0_27z, celloutsig_0_18z };
  assign celloutsig_1_5z = { celloutsig_1_1z[4:2], celloutsig_1_1z } ^ { in_data[103:101], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_19z = { celloutsig_0_3z[2], celloutsig_0_6z, celloutsig_0_3z } ^ { celloutsig_0_13z[8:6], celloutsig_0_14z, celloutsig_0_17z };
  assign celloutsig_0_30z = { in_data[49:40], celloutsig_0_28z, celloutsig_0_14z, celloutsig_0_15z } ^ { celloutsig_0_13z[13:6], celloutsig_0_10z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_15z = 15'h0000;
    else if (clkin_data[32]) celloutsig_1_15z = { celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_13z };
  always_latch
    if (clkin_data[64]) celloutsig_0_1z = 15'h0000;
    else if (celloutsig_1_18z[0]) celloutsig_0_1z = { in_data[29:19], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_18z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_18z = { celloutsig_0_3z[3:0], celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_0_17z = ~((celloutsig_0_15z & celloutsig_0_11z) | (celloutsig_0_2z & in_data[83]));
  assign { out_data[133:128], out_data[107:96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
