#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x561b811d33e0 .scope module, "operation" "operation" 2 6;
 .timescale 0 0;
    .port_info 0 /OUTPUT 12 "out"
    .port_info 1 /OUTPUT 1 "valid"
    .port_info 2 /OUTPUT 1 "halt"
    .port_info 3 /OUTPUT 12 "out_data"
L_0x561b811f1060 .functor BUFZ 12, L_0x561b81230330, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0x561b81230850 .functor BUFZ 12, L_0x561b812305d0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0x561b811eea50_0 .net *"_s10", 11 0, L_0x561b81230330;  1 drivers
v0x561b811f15c0_0 .net *"_s12", 3 0, L_0x561b81230440;  1 drivers
L_0x7fc189037018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561b8122e150_0 .net *"_s15", 1 0, L_0x7fc189037018;  1 drivers
v0x561b8122e210_0 .net *"_s18", 11 0, L_0x561b812305d0;  1 drivers
v0x561b8122e2f0_0 .net *"_s20", 3 0, L_0x561b812306c0;  1 drivers
L_0x7fc189037060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561b8122e420_0 .net *"_s23", 1 0, L_0x7fc189037060;  1 drivers
v0x561b8122e500_0 .var "add_h", 12 0;
v0x561b8122e5e0_0 .var "addc_h", 12 0;
v0x561b8122e6c0_0 .var "c", 0 0;
v0x561b8122e780_0 .var "clk", 0 0;
v0x561b8122e840_0 .var "data_out", 11 0;
v0x561b8122e920_0 .var "halt", 0 0;
v0x561b8122e9e0_0 .var "halt_out", 0 0;
v0x561b8122eaa0_0 .var/i "i", 31 0;
v0x561b8122eb80_0 .net "imm", 5 0, L_0x561b81230260;  1 drivers
v0x561b8122ec60_0 .net "in0", 11 0, L_0x561b811f1060;  1 drivers
v0x561b8122ed40_0 .net "in1", 11 0, L_0x561b81230850;  1 drivers
v0x561b8122ee20_0 .var "instr", 11 0;
v0x561b8122ef00_0 .net "op", 3 0, L_0x561b8122ffb0;  1 drivers
v0x561b8122efe0_0 .var "op_help", 3 0;
v0x561b8122f0c0_0 .var "op_out", 3 0;
v0x561b8122f1a0_0 .var "out", 11 0;
v0x561b8122f280_0 .var "out_data", 11 0;
v0x561b8122f360_0 .var "q", 11 0;
v0x561b8122f440_0 .net "rd", 1 0, L_0x561b81230050;  1 drivers
v0x561b8122f520_0 .var "rd_out", 1 0;
v0x561b8122f600_0 .var "reset", 0 0;
v0x561b8122f6c0 .array "rfile", 0 3, 11 0;
v0x561b8122f780_0 .net "rx", 1 0, L_0x561b812300f0;  1 drivers
v0x561b8122f860_0 .net "ry", 1 0, L_0x561b81230190;  1 drivers
v0x561b8122f940_0 .var "valid", 0 0;
v0x561b8122fa00_0 .var "valid_out", 0 0;
v0x561b8122fac0_0 .var "wrAddr", 1 0;
v0x561b8122fdb0_0 .var "write_en", 0 0;
v0x561b8122fe70_0 .var "write_en_out", 0 0;
E_0x561b811f5f60 .event posedge, v0x561b8122e780_0;
E_0x561b811f5a30 .event edge, v0x561b8122f600_0;
E_0x561b811f5d10/0 .event edge, v0x561b8122ef00_0, v0x561b8122ec60_0, v0x561b8122ed40_0, v0x561b8122e500_0;
E_0x561b811f5d10/1 .event edge, v0x561b8122e6c0_0, v0x561b8122e5e0_0, v0x561b8122eb80_0;
E_0x561b811f5d10 .event/or E_0x561b811f5d10/0, E_0x561b811f5d10/1;
L_0x561b8122ffb0 .part v0x561b8122ee20_0, 8, 4;
L_0x561b81230050 .part v0x561b8122ee20_0, 6, 2;
L_0x561b812300f0 .part v0x561b8122ee20_0, 4, 2;
L_0x561b81230190 .part v0x561b8122ee20_0, 2, 2;
L_0x561b81230260 .part v0x561b8122ee20_0, 0, 6;
L_0x561b81230330 .array/port v0x561b8122f6c0, L_0x561b81230440;
L_0x561b81230440 .concat [ 2 2 0 0], L_0x561b812300f0, L_0x7fc189037018;
L_0x561b812305d0 .array/port v0x561b8122f6c0, L_0x561b812306c0;
L_0x561b812306c0 .concat [ 2 2 0 0], L_0x561b81230190, L_0x7fc189037060;
    .scope S_0x561b811d33e0;
T_0 ;
    %wait E_0x561b811f5d10;
    %load/vec4 v0x561b8122ef00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b8122e920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b8122f940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b8122fdb0_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x561b8122efe0_0, 0;
    %jmp T_0.15;
T_0.0 ;
    %load/vec4 v0x561b8122ec60_0;
    %load/vec4 v0x561b8122ed40_0;
    %or;
    %store/vec4 v0x561b8122f1a0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b8122f940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b8122e920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b8122fdb0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561b8122efe0_0, 0;
    %jmp T_0.15;
T_0.1 ;
    %load/vec4 v0x561b8122ec60_0;
    %load/vec4 v0x561b8122ed40_0;
    %xor;
    %store/vec4 v0x561b8122f1a0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b8122f940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b8122e920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b8122fdb0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x561b8122efe0_0, 0;
    %jmp T_0.15;
T_0.2 ;
    %load/vec4 v0x561b8122ec60_0;
    %load/vec4 v0x561b8122ed40_0;
    %and;
    %store/vec4 v0x561b8122f1a0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b8122f940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b8122e920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b8122fdb0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561b8122efe0_0, 0;
    %jmp T_0.15;
T_0.3 ;
    %load/vec4 v0x561b8122ec60_0;
    %inv;
    %store/vec4 v0x561b8122f1a0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b8122f940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b8122e920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b8122fdb0_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x561b8122efe0_0, 0;
    %jmp T_0.15;
T_0.4 ;
    %load/vec4 v0x561b8122ec60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x561b8122f1a0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b8122f940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b8122e920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b8122fdb0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x561b8122efe0_0, 0;
    %jmp T_0.15;
T_0.5 ;
    %load/vec4 v0x561b8122ec60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x561b8122f1a0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b8122f940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b8122e920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b8122fdb0_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x561b8122efe0_0, 0;
    %jmp T_0.15;
T_0.6 ;
    %load/vec4 v0x561b8122ec60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x561b8122f1a0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b8122f940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b8122e920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b8122fdb0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x561b8122efe0_0, 0;
    %jmp T_0.15;
T_0.7 ;
    %load/vec4 v0x561b8122ec60_0;
    %pad/u 13;
    %load/vec4 v0x561b8122ed40_0;
    %pad/u 13;
    %add;
    %store/vec4 v0x561b8122e500_0, 0, 13;
    %load/vec4 v0x561b8122e500_0;
    %parti/s 1, 12, 5;
    %store/vec4 v0x561b8122e6c0_0, 0, 1;
    %load/vec4 v0x561b8122e500_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0x561b8122f1a0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b8122f940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b8122e920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b8122fdb0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x561b8122efe0_0, 0;
    %jmp T_0.15;
T_0.8 ;
    %load/vec4 v0x561b8122ec60_0;
    %pad/u 13;
    %load/vec4 v0x561b8122ed40_0;
    %pad/u 13;
    %add;
    %load/vec4 v0x561b8122e6c0_0;
    %pad/u 13;
    %add;
    %store/vec4 v0x561b8122e5e0_0, 0, 13;
    %load/vec4 v0x561b8122e5e0_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0x561b8122f1a0_0, 0, 12;
    %load/vec4 v0x561b8122e5e0_0;
    %parti/s 1, 12, 5;
    %store/vec4 v0x561b8122e6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b8122f940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b8122e920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b8122fdb0_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x561b8122efe0_0, 0;
    %jmp T_0.15;
T_0.9 ;
    %load/vec4 v0x561b8122ec60_0;
    %load/vec4 v0x561b8122ed40_0;
    %sub;
    %store/vec4 v0x561b8122f1a0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b8122f940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b8122e920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b8122fdb0_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x561b8122efe0_0, 0;
    %jmp T_0.15;
T_0.10 ;
    %pushi/vec4 63, 63, 6;
    %load/vec4 v0x561b8122eb80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561b8122f1a0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b8122f940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b8122e920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b8122fdb0_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x561b8122efe0_0, 0;
    %jmp T_0.15;
T_0.11 ;
    %pushi/vec4 63, 63, 6;
    %load/vec4 v0x561b8122eb80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561b8122f1a0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b8122f940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b8122e920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b8122fdb0_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x561b8122efe0_0, 0;
    %jmp T_0.15;
T_0.12 ;
    %load/vec4 v0x561b8122ec60_0;
    %store/vec4 v0x561b8122f280_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b8122f940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b8122e920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b8122fdb0_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x561b8122efe0_0, 0;
    %jmp T_0.15;
T_0.13 ;
    %load/vec4 v0x561b8122ec60_0;
    %store/vec4 v0x561b8122f280_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b8122f940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b8122e920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b8122fdb0_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x561b8122efe0_0, 0;
    %jmp T_0.15;
T_0.15 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x561b811d33e0;
T_1 ;
    %wait E_0x561b811f5f60;
    %load/vec4 v0x561b8122f1a0_0;
    %assign/vec4 v0x561b8122f360_0, 0;
    %load/vec4 v0x561b8122f440_0;
    %assign/vec4 v0x561b8122fac0_0, 0;
    %load/vec4 v0x561b8122fdb0_0;
    %assign/vec4 v0x561b8122fe70_0, 0;
    %load/vec4 v0x561b8122efe0_0;
    %assign/vec4 v0x561b8122f0c0_0, 0;
    %load/vec4 v0x561b8122f940_0;
    %assign/vec4 v0x561b8122fa00_0, 0;
    %load/vec4 v0x561b8122f280_0;
    %assign/vec4 v0x561b8122e840_0, 0;
    %load/vec4 v0x561b8122e920_0;
    %assign/vec4 v0x561b8122e9e0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x561b811d33e0;
T_2 ;
    %wait E_0x561b811f5a30;
    %load/vec4 v0x561b8122f600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x561b8122f1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b8122e6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b8122fdb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b8122eaa0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x561b8122eaa0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 3, v0x561b8122eaa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b8122f6c0, 0, 4;
    %load/vec4 v0x561b8122eaa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561b8122eaa0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x561b811d33e0;
T_3 ;
    %wait E_0x561b811f5f60;
    %load/vec4 v0x561b8122fe70_0;
    %load/vec4 v0x561b8122f600_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x561b8122f0c0_0;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %load/vec4 v0x561b8122f360_0;
    %load/vec4 v0x561b8122fac0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b8122f6c0, 0, 4;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x561b8122fac0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x561b8122f6c0, 4;
    %parti/s 6, 6, 4;
    %load/vec4 v0x561b8122f360_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561b8122fac0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b8122f6c0, 0, 4;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x561b8122f360_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x561b8122fac0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x561b8122f6c0, 4;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561b8122fac0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b8122f6c0, 0, 4;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x561b811d33e0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b8122e780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b8122f600_0, 0, 1;
    %pushi/vec4 2625, 0, 12;
    %store/vec4 v0x561b8122ee20_0, 0, 12;
    %delay 10, 0;
    %vpi_call 2 228 "$display", "reset test: register b00 = %b, resister b1 = %b should all be zeros", v0x561b8122ec60_0, v0x561b8122ed40_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b8122f600_0, 0, 1;
    %pushi/vec4 2945, 0, 12;
    %store/vec4 v0x561b8122ee20_0, 0, 12;
    %delay 25, 0;
    %vpi_call 2 230 "$display", "out  = %b 00001, q = %b should all be x's, rd is %b, wrAddr is %b, %b", v0x561b8122f1a0_0, v0x561b8122f360_0, v0x561b8122f440_0, v0x561b8122fac0_0, v0x561b8122f0c0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b8122f600_0, 0, 1;
    %pushi/vec4 2691, 0, 12;
    %store/vec4 v0x561b8122ee20_0, 0, 12;
    %delay 40, 0;
    %vpi_call 2 232 "$display", "out  = %b 00001, q = %b should all be x's, rd is %b, wrAddr is %b, %b", v0x561b8122f1a0_0, v0x561b8122f360_0, v0x561b8122f440_0, v0x561b8122fac0_0, v0x561b8122f0c0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b8122f600_0, 0, 1;
    %pushi/vec4 2567, 0, 12;
    %store/vec4 v0x561b8122ee20_0, 0, 12;
    %delay 40, 0;
    %vpi_call 2 234 "$display", "out  = %b 00001, q = %b should all be x's, rd is %b, wrAddr is %b, %b", v0x561b8122f1a0_0, v0x561b8122f360_0, v0x561b8122f440_0, v0x561b8122fac0_0, v0x561b8122f0c0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x561b811d33e0;
T_5 ;
    %delay 20, 0;
    %load/vec4 v0x561b8122e780_0;
    %inv;
    %store/vec4 v0x561b8122e780_0, 0, 1;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "alu_test.sv";
