# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab6.srcs/sources_1/imports/SAP/l5_next_state_logic.vhd" \
"../../../../lab6.srcs/sources_1/imports/SAP/l5_output_logic.vhd" \
"../../../../lab6.srcs/sim_1/imports/SAP/l5_posloupnost_test_v2.vhd" \

# Do not sort compile order
nosort
