<H4 style="LINE-HEIGHT: normal; TEXT-TRANSFORM: none; FONT-VARIANT: normal; FONT-STYLE: normal; TEXT-INDENT: 0px; FONT-FAMILY: Simsun; WHITE-SPACE: normal; LETTER-SPACING: normal; COLOR: rgb(0,0,0); FONT-SIZE: medium; WORD-SPACING: 0px; -webkit-text-stroke-width: 0px" class=subsection>3.17.4 ARM Options</H4>
<P style="TEXT-TRANSFORM: none; TEXT-INDENT: 0px; FONT: medium Simsun; WHITE-SPACE: normal; LETTER-SPACING: normal; COLOR: rgb(0,0,0); WORD-SPACING: 0px; -webkit-text-stroke-width: 0px"><A name=index-ARM-options-1252></A>These &#8216;<SAMP><SPAN class=samp>-m</SPAN></SAMP>&#8217; options are defined for Advanced RISC Machines (ARM) architectures:</P>
<DL style="TEXT-TRANSFORM: none; TEXT-INDENT: 0px; FONT: medium Simsun; WHITE-SPACE: normal; LETTER-SPACING: normal; COLOR: rgb(0,0,0); WORD-SPACING: 0px; -webkit-text-stroke-width: 0px">
<DT><CODE>-mabi=</CODE><VAR>name</VAR></DT>
<DD><A name=index-mabi-1253></A>Generate code for the specified ABI. Permissible values are: &#8216;<SAMP><SPAN class=samp>apcs-gnu</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>atpcs</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>aapcs</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>aapcs-linux</SPAN></SAMP>&#8217; and &#8216;<SAMP><SPAN class=samp>iwmmxt</SPAN></SAMP>&#8217;.<SPAN class=Apple-converted-space>&nbsp;</SPAN><BR></DD>
<DT><CODE>-mapcs-frame</CODE></DT>
<DD><A name=index-mapcs-frame-1254></A>Generate a stack frame that is compliant with the ARM Procedure Call Standard for all functions, even if this is not strictly necessary for correct execution of the code. Specifying<SPAN class=Apple-converted-space>&nbsp;</SPAN><SAMP><SPAN class=option>-fomit-frame-pointer</SPAN></SAMP><SPAN class=Apple-converted-space>&nbsp;</SPAN>with this option causes the stack frames not to be generated for leaf functions. The default is<SPAN class=Apple-converted-space>&nbsp;</SPAN><SAMP><SPAN class=option>-mno-apcs-frame</SPAN></SAMP>.<SPAN class=Apple-converted-space>&nbsp;</SPAN><BR></DD>
<DT><CODE>-mapcs</CODE></DT>
<DD><A name=index-mapcs-1255></A>This is a synonym for<SPAN class=Apple-converted-space>&nbsp;</SPAN><SAMP><SPAN class=option>-mapcs-frame</SPAN></SAMP>.<SPAN class=Apple-converted-space>&nbsp;</SPAN><BR></DD>
<DT><CODE>-mthumb-interwork</CODE></DT>
<DD><A name=index-mthumb-interwork-1256></A>Generate code that supports calling between the ARM and Thumb instruction sets. Without this option, on pre-v5 architectures, the two instruction sets cannot be reliably used inside one program. The default is<SPAN class=Apple-converted-space>&nbsp;</SPAN><SAMP><SPAN class=option>-mno-thumb-interwork</SPAN></SAMP>, since slightly larger code is generated when<SPAN class=Apple-converted-space>&nbsp;</SPAN><SAMP><SPAN class=option>-mthumb-interwork</SPAN></SAMP><SPAN class=Apple-converted-space>&nbsp;</SPAN>is specified. In AAPCS configurations this option is meaningless.<SPAN class=Apple-converted-space>&nbsp;</SPAN><BR></DD>
<DT><CODE>-mno-sched-prolog</CODE></DT>
<DD><A name=index-mno-sched-prolog-1257></A>Prevent the reordering of instructions in the function prologue, or the merging of those instruction with the instructions in the function's body. This means that all functions start with a recognizable set of instructions (or in fact one of a choice from a small set of different function prologues), and this information can be used to locate the start of functions inside an executable piece of code. The default is<SPAN class=Apple-converted-space>&nbsp;</SPAN><SAMP><SPAN class=option>-msched-prolog</SPAN></SAMP>.<SPAN class=Apple-converted-space>&nbsp;</SPAN><BR></DD>
<DT><CODE>-mfloat-abi=</CODE><VAR>name</VAR></DT>
<DD><A name=index-mfloat-abi-1258></A>Specifies which floating-point ABI to use. Permissible values are: &#8216;<SAMP><SPAN class=samp>soft</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>softfp</SPAN></SAMP>&#8217; and &#8216;<SAMP><SPAN class=samp>hard</SPAN></SAMP>&#8217;.
<P>Specifying &#8216;<SAMP><SPAN class=samp>soft</SPAN></SAMP>&#8217; causes GCC to generate output containing library calls for floating-point operations. &#8216;<SAMP><SPAN class=samp>softfp</SPAN></SAMP>&#8217; allows the generation of code using hardware floating-point instructions, but still uses the soft-float calling conventions. &#8216;<SAMP><SPAN class=samp>hard</SPAN></SAMP>&#8217; allows generation of floating-point instructions and uses FPU-specific calling conventions.</P>
<P>The default depends on the specific target configuration. Note that the hard-float and soft-float ABIs are not link-compatible; you must compile your entire program with the same ABI, and link with a compatible set of libraries.<SPAN class=Apple-converted-space>&nbsp;</SPAN><BR></P></DD>
<DT><CODE>-mlittle-endian</CODE></DT>
<DD><A name=index-mlittle-endian-1259></A>Generate code for a processor running in little-endian mode. This is the default for all standard configurations.<SPAN class=Apple-converted-space>&nbsp;</SPAN><BR></DD>
<DT><CODE>-mbig-endian</CODE></DT>
<DD><A name=index-mbig-endian-1260></A>Generate code for a processor running in big-endian mode; the default is to compile code for a little-endian processor.<SPAN class=Apple-converted-space>&nbsp;</SPAN><BR></DD>
<DT><CODE>-mwords-little-endian</CODE></DT>
<DD><A name=index-mwords-little-endian-1261></A>This option only applies when generating code for big-endian processors. Generate code for a little-endian word order but a big-endian byte order. That is, a byte order of the form &#8216;<SAMP><SPAN class=samp>32107654</SPAN></SAMP>&#8217;. Note: this option should only be used if you require compatibility with code for big-endian ARM processors generated by versions of the compiler prior to 2.8. This option is now deprecated.<SPAN class=Apple-converted-space>&nbsp;</SPAN><BR></DD>
<DT><CODE>-march=</CODE><VAR>name</VAR></DT>
<DD><A name=index-march-1262></A>This specifies the name of the target ARM architecture. GCC uses this name to determine what kind of instructions it can emit when generating assembly code. This option can be used in conjunction with or instead of the<SPAN class=Apple-converted-space>&nbsp;</SPAN><SAMP><SPAN class=option>-mcpu=</SPAN></SAMP><SPAN class=Apple-converted-space>&nbsp;</SPAN>option. Permissible names are: &#8216;<SAMP><SPAN class=samp>armv2</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>armv2a</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>armv3</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>armv3m</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>armv4</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>armv4t</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>armv5</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>armv5t</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>armv5e</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>armv5te</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>armv6</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>armv6j</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>armv6t2</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>armv6z</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>armv6zk</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>armv6-m</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>armv7</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>armv7-a</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>armv7-r</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>armv7-m</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>armv7e-m</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>armv7ve</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>armv8-a</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>armv8-a+crc</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>iwmmxt</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>iwmmxt2</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>ep9312</SPAN></SAMP>&#8217;.
<P><SAMP><SPAN class=option>-march=armv7ve</SPAN></SAMP><SPAN class=Apple-converted-space>&nbsp;</SPAN>is the armv7-a architecture with virtualization extensions.</P>
<P><SAMP><SPAN class=option>-march=armv8-a+crc</SPAN></SAMP><SPAN class=Apple-converted-space>&nbsp;</SPAN>enables code generation for the ARMv8-A architecture together with the optional CRC32 extensions.</P>
<P><SAMP><SPAN class=option>-march=native</SPAN></SAMP><SPAN class=Apple-converted-space>&nbsp;</SPAN>causes the compiler to auto-detect the architecture of the build computer. At present, this feature is only supported on Linux, and not all architectures are recognized. If the auto-detect is unsuccessful the option has no effect.<SPAN class=Apple-converted-space>&nbsp;</SPAN><BR></P></DD>
<DT><CODE>-mtune=</CODE><VAR>name</VAR></DT>
<DD><A name=index-mtune-1263></A>This option specifies the name of the target ARM processor for which GCC should tune the performance of the code. For some ARM implementations better performance can be obtained by using this option. Permissible names are: &#8216;<SAMP><SPAN class=samp>arm2</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm250</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm3</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm6</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm60</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm600</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm610</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm620</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm7</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm7m</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm7d</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm7dm</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm7di</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm7dmi</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm70</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm700</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm700i</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm710</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm710c</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm7100</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm720</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm7500</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm7500fe</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm7tdmi</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm7tdmi-s</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm710t</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm720t</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm740t</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>strongarm</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>strongarm110</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>strongarm1100</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>strongarm1110</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm8</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm810</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm9</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm9e</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm920</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm920t</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm922t</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm946e-s</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm966e-s</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm968e-s</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm926ej-s</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm940t</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm9tdmi</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm10tdmi</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm1020t</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm1026ej-s</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm10e</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm1020e</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm1022e</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm1136j-s</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm1136jf-s</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>mpcore</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>mpcorenovfp</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm1156t2-s</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm1156t2f-s</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm1176jz-s</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>arm1176jzf-s</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>cortex-a5</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>cortex-a7</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>cortex-a8</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>cortex-a9</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>cortex-a12</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>cortex-a15</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>cortex-a53</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>cortex-a57</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>cortex-r4</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>cortex-r4f</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>cortex-r5</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>cortex-r7</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>cortex-m4</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>cortex-m3</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>cortex-m1</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>cortex-m0</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>cortex-m0plus</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>marvell-pj4</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>xscale</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>iwmmxt</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>iwmmxt2</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>ep9312</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>fa526</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>fa626</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>fa606te</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>fa626te</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>fmp626</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>fa726te</SPAN></SAMP>&#8217;.
<P>Additionally, this option can specify that GCC should tune the performance of the code for a big.LITTLE system. Permissible names are: &#8216;<SAMP><SPAN class=samp>cortex-a15.cortex-a7</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>cortex-a57.cortex-a53</SPAN></SAMP>&#8217;.</P>
<P><SAMP><SPAN class=option>-mtune=generic-</SPAN><VAR>arch</VAR></SAMP><SPAN class=Apple-converted-space>&nbsp;</SPAN>specifies that GCC should tune the performance for a blend of processors within architecture<SPAN class=Apple-converted-space>&nbsp;</SPAN><VAR>arch</VAR>. The aim is to generate code that run well on the current most popular processors, balancing between optimizations that benefit some CPUs in the range, and avoiding performance pitfalls of other CPUs. The effects of this option may change in future GCC versions as CPU models come and go.</P>
<P><SAMP><SPAN class=option>-mtune=native</SPAN></SAMP><SPAN class=Apple-converted-space>&nbsp;</SPAN>causes the compiler to auto-detect the CPU of the build computer. At present, this feature is only supported on Linux, and not all architectures are recognized. If the auto-detect is unsuccessful the option has no effect.<SPAN class=Apple-converted-space>&nbsp;</SPAN><BR></P></DD>
<DT><CODE>-mcpu=</CODE><VAR>name</VAR></DT>
<DD><A name=index-mcpu-1264></A>This specifies the name of the target ARM processor. GCC uses this name to derive the name of the target ARM architecture (as if specified by<SPAN class=Apple-converted-space>&nbsp;</SPAN><SAMP><SPAN class=option>-march</SPAN></SAMP>) and the ARM processor type for which to tune for performance (as if specified by<SPAN class=Apple-converted-space>&nbsp;</SPAN><SAMP><SPAN class=option>-mtune</SPAN></SAMP>). Where this option is used in conjunction with<SPAN class=Apple-converted-space>&nbsp;</SPAN><SAMP><SPAN class=option>-march</SPAN></SAMP><SPAN class=Apple-converted-space>&nbsp;</SPAN>or<SPAN class=Apple-converted-space>&nbsp;</SPAN><SAMP><SPAN class=option>-mtune</SPAN></SAMP>, those options take precedence over the appropriate part of this option.
<P>Permissible names for this option are the same as those for<SPAN class=Apple-converted-space>&nbsp;</SPAN><SAMP><SPAN class=option>-mtune</SPAN></SAMP>.</P>
<P><SAMP><SPAN class=option>-mcpu=generic-</SPAN><VAR>arch</VAR></SAMP><SPAN class=Apple-converted-space>&nbsp;</SPAN>is also permissible, and is equivalent to<SPAN class=Apple-converted-space>&nbsp;</SPAN><SAMP><SPAN class=option>-march=</SPAN><VAR>arch</VAR><SPAN class=option><SPAN class=Apple-converted-space>&nbsp;</SPAN>-mtune=generic-</SPAN><VAR>arch</VAR></SAMP>. See<SPAN class=Apple-converted-space>&nbsp;</SPAN><SAMP><SPAN class=option>-mtune</SPAN></SAMP><SPAN class=Apple-converted-space>&nbsp;</SPAN>for more information.</P>
<P><SAMP><SPAN class=option>-mcpu=native</SPAN></SAMP><SPAN class=Apple-converted-space>&nbsp;</SPAN>causes the compiler to auto-detect the CPU of the build computer. At present, this feature is only supported on Linux, and not all architectures are recognized. If the auto-detect is unsuccessful the option has no effect.<SPAN class=Apple-converted-space>&nbsp;</SPAN><BR></P></DD>
<DT><CODE>-mfpu=</CODE><VAR>name</VAR></DT>
<DD><A name=index-mfpu-1265></A>This specifies what floating-point hardware (or hardware emulation) is available on the target. Permissible names are: &#8216;<SAMP><SPAN class=samp>vfp</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>vfpv3</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>vfpv3-fp16</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>vfpv3-d16</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>vfpv3-d16-fp16</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>vfpv3xd</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>vfpv3xd-fp16</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>neon</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>neon-fp16</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>vfpv4</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>vfpv4-d16</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>fpv4-sp-d16</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>neon-vfpv4</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>fp-armv8</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>neon-fp-armv8</SPAN></SAMP>&#8217;, and &#8216;<SAMP><SPAN class=samp>crypto-neon-fp-armv8</SPAN></SAMP>&#8217;.
<P>If<SPAN class=Apple-converted-space>&nbsp;</SPAN><SAMP><SPAN class=option>-msoft-float</SPAN></SAMP><SPAN class=Apple-converted-space>&nbsp;</SPAN>is specified this specifies the format of floating-point values.</P>
<P>If the selected floating-point hardware includes the NEON extension (e.g.<SPAN class=Apple-converted-space>&nbsp;</SPAN><SAMP><SPAN class=option>-mfpu</SPAN></SAMP>=&#8216;<SAMP><SPAN class=samp>neon</SPAN></SAMP>&#8217;), note that floating-point operations are not generated by GCC's auto-vectorization pass unless<SPAN class=Apple-converted-space>&nbsp;</SPAN><SAMP><SPAN class=option>-funsafe-math-optimizations</SPAN></SAMP><SPAN class=Apple-converted-space>&nbsp;</SPAN>is also specified. This is because NEON hardware does not fully implement the IEEE 754 standard for floating-point arithmetic (in particular denormal values are treated as zero), so the use of NEON instructions may lead to a loss of precision.<SPAN class=Apple-converted-space>&nbsp;</SPAN><BR></P></DD>
<DT><CODE>-mfp16-format=</CODE><VAR>name</VAR></DT>
<DD><A name=index-mfp16-format-1266></A>Specify the format of the<SPAN class=Apple-converted-space>&nbsp;</SPAN><CODE>__fp16</CODE><SPAN class=Apple-converted-space>&nbsp;</SPAN>half-precision floating-point type. Permissible names are &#8216;<SAMP><SPAN class=samp>none</SPAN></SAMP>&#8217;, &#8216;<SAMP><SPAN class=samp>ieee</SPAN></SAMP>&#8217;, and &#8216;<SAMP><SPAN class=samp>alternative</SPAN></SAMP>&#8217;; the default is &#8216;<SAMP><SPAN class=samp>none</SPAN></SAMP>&#8217;, in which case the<SPAN class=Apple-converted-space>&nbsp;</SPAN><CODE>__fp16</CODE><SPAN class=Apple-converted-space>&nbsp;</SPAN>type is not defined. See<SPAN class=Apple-converted-space>&nbsp;</SPAN><A href="https://gcc.gnu.org/onlinedocs/gcc-4.9.1/gcc/Half-Precision.html#Half-Precision">Half-Precision</A>, for more information.<SPAN class=Apple-converted-space>&nbsp;</SPAN><BR></DD>
<DT><CODE>-mstructure-size-boundary=</CODE><VAR>n</VAR></DT>
<DD><A name=index-mstructure-size-boundary-1267></A>The sizes of all structures and unions are rounded up to a multiple of the number of bits set by this option. Permissible values are 8, 32 and 64. The default value varies for different toolchains. For the COFF targeted toolchain the default value is 8. A value of 64 is only allowed if the underlying ABI supports it.
<P>Specifying a larger number can produce faster, more efficient code, but can also increase the size of the program. Different values are potentially incompatible. Code compiled with one value cannot necessarily expect to work with code or libraries compiled with another value, if they exchange information using structures or unions.<SPAN class=Apple-converted-space>&nbsp;</SPAN><BR></P></DD>
<DT><CODE>-mabort-on-noreturn</CODE></DT>
<DD><A name=index-mabort-on-noreturn-1268></A>Generate a call to the function<SPAN class=Apple-converted-space>&nbsp;</SPAN><CODE>abort</CODE><SPAN class=Apple-converted-space>&nbsp;</SPAN>at the end of a<SPAN class=Apple-converted-space>&nbsp;</SPAN><CODE>noreturn</CODE><SPAN class=Apple-converted-space>&nbsp;</SPAN>function. It is executed if the function tries to return.<SPAN class=Apple-converted-space>&nbsp;</SPAN><BR></DD>
<DT><CODE>-mlong-calls</CODE></DT>
<DT><CODE>-mno-long-calls</CODE></DT>
<DD><A name=index-mlong-calls-1269></A><A name=index-mno-long-calls-1270></A>Tells the compiler to perform function calls by first loading the address of the function into a register and then performing a subroutine call on this register. This switch is needed if the target function lies outside of the 64-megabyte addressing range of the offset-based version of subroutine call instruction.
<P>Even if this switch is enabled, not all function calls are turned into long calls. The heuristic is that static functions, functions that have the &#8216;<SAMP><SPAN class=samp>short-call</SPAN></SAMP>&#8217; attribute, functions that are inside the scope of a &#8216;<SAMP><SPAN class=samp>#pragma no_long_calls</SPAN></SAMP>&#8217; directive, and functions whose definitions have already been compiled within the current compilation unit are not turned into long calls. The exceptions to this rule are that weak function definitions, functions with the &#8216;<SAMP><SPAN class=samp>long-call</SPAN></SAMP>&#8217; attribute or the &#8216;<SAMP><SPAN class=samp>section</SPAN></SAMP>&#8217; attribute, and functions that are within the scope of a &#8216;<SAMP><SPAN class=samp>#pragma long_calls</SPAN></SAMP>&#8217; directive are always turned into long calls.</P>
<P>This feature is not enabled by default. Specifying<SPAN class=Apple-converted-space>&nbsp;</SPAN><SAMP><SPAN class=option>-mno-long-calls</SPAN></SAMP><SPAN class=Apple-converted-space>&nbsp;</SPAN>restores the default behavior, as does placing the function calls within the scope of a &#8216;<SAMP><SPAN class=samp>#pragma long_calls_off</SPAN></SAMP>&#8217; directive. Note these switches have no effect on how the compiler generates code to handle function calls via function pointers.<SPAN class=Apple-converted-space>&nbsp;</SPAN><BR></P></DD>
<DT><CODE>-msingle-pic-base</CODE></DT>
<DD><A name=index-msingle-pic-base-1271></A>Treat the register used for PIC addressing as read-only, rather than loading it in the prologue for each function. The runtime system is responsible for initializing this register with an appropriate value before execution begins.<SPAN class=Apple-converted-space>&nbsp;</SPAN><BR></DD>
<DT><CODE>-mpic-register=</CODE><VAR>reg</VAR></DT>
<DD><A name=index-mpic-register-1272></A>Specify the register to be used for PIC addressing. For standard PIC base case, the default will be any suitable register determined by compiler. For single PIC base case, the default is &#8216;<SAMP><SPAN class=samp>R9</SPAN></SAMP>&#8217; if target is EABI based or stack-checking is enabled, otherwise the default is &#8216;<SAMP><SPAN class=samp>R10</SPAN></SAMP>&#8217;.<SPAN class=Apple-converted-space>&nbsp;</SPAN><BR></DD>
<DT><CODE>-mpic-data-is-text-relative</CODE></DT>
<DD><A name=index-mpic-data-is-text-relative-1273></A>Assume that each data segments are relative to text segment at load time. Therefore, it permits addressing data using PC-relative operations. This option is on by default for targets other than VxWorks RTP.<SPAN class=Apple-converted-space>&nbsp;</SPAN><BR></DD>
<DT><CODE>-mpoke-function-name</CODE></DT>
<DD><A name=index-mpoke-function-name-1274></A>Write the name of each function into the text section, directly preceding the function prologue. The generated code is similar to this:<PRE style="FONT-SIZE: smaller" class=smallexample>               t0
                   .ascii "arm_poke_function_name", 0
                   .align
               t1
                   .word 0xff000000 + (t1 - t0)
               arm_poke_function_name
                   mov     ip, sp
                   stmfd   sp!, {fp, ip, lr, pc}
                   sub     fp, ip, #4
</PRE>
<P>When performing a stack backtrace, code can inspect the value of<SPAN class=Apple-converted-space>&nbsp;</SPAN><CODE>pc</CODE><SPAN class=Apple-converted-space>&nbsp;</SPAN>stored at<SPAN class=Apple-converted-space>&nbsp;</SPAN><CODE>fp + 0</CODE>. If the trace function then looks at location<SPAN class=Apple-converted-space>&nbsp;</SPAN><CODE>pc - 12</CODE><SPAN class=Apple-converted-space>&nbsp;</SPAN>and the top 8 bits are set, then we know that there is a function name embedded immediately preceding this location and has length<SPAN class=Apple-converted-space>&nbsp;</SPAN><CODE>((pc[-3]) &amp; 0xff000000)</CODE>.<SPAN class=Apple-converted-space>&nbsp;</SPAN><BR></P></DD>
<DT><CODE>-mthumb</CODE></DT>
<DT><CODE>-marm</CODE></DT>
<DD><A name=index-marm-1275></A><A name=index-mthumb-1276></A>Select between generating code that executes in ARM and Thumb states. The default for most configurations is to generate code that executes in ARM state, but the default can be changed by configuring GCC with the<SPAN class=Apple-converted-space>&nbsp;</SPAN><SAMP><SPAN class=option>--with-mode=</SPAN></SAMP><VAR>state</VAR><SPAN class=Apple-converted-space>&nbsp;</SPAN>configure option.<SPAN class=Apple-converted-space>&nbsp;</SPAN><BR></DD>
<DT><CODE>-mtpcs-frame</CODE></DT>
<DD><A name=index-mtpcs-frame-1277></A>Generate a stack frame that is compliant with the Thumb Procedure Call Standard for all non-leaf functions. (A leaf function is one that does not call any other functions.) The default is<SPAN class=Apple-converted-space>&nbsp;</SPAN><SAMP><SPAN class=option>-mno-tpcs-frame</SPAN></SAMP>.<SPAN class=Apple-converted-space>&nbsp;</SPAN><BR></DD>
<DT><CODE>-mtpcs-leaf-frame</CODE></DT>
<DD><A name=index-mtpcs-leaf-frame-1278></A>Generate a stack frame that is compliant with the Thumb Procedure Call Standard for all leaf functions. (A leaf function is one that does not call any other functions.) The default is<SPAN class=Apple-converted-space>&nbsp;</SPAN><SAMP><SPAN class=option>-mno-apcs-leaf-frame</SPAN></SAMP>.<SPAN class=Apple-converted-space>&nbsp;</SPAN><BR></DD>
<DT><CODE>-mcallee-super-interworking</CODE></DT>
<DD><A name=index-mcallee-super-interworking-1279></A>Gives all externally visible functions in the file being compiled an ARM instruction set header which switches to Thumb mode before executing the rest of the function. This allows these functions to be called from non-interworking code. This option is not valid in AAPCS configurations because interworking is enabled by default.<SPAN class=Apple-converted-space>&nbsp;</SPAN><BR></DD>
<DT><CODE>-mcaller-super-interworking</CODE></DT>
<DD><A name=index-mcaller-super-interworking-1280></A>Allows calls via function pointers (including virtual functions) to execute correctly regardless of whether the target code has been compiled for interworking or not. There is a small overhead in the cost of executing a function pointer if this option is enabled. This option is not valid in AAPCS configurations because interworking is enabled by default.<SPAN class=Apple-converted-space>&nbsp;</SPAN><BR></DD>
<DT><CODE>-mtp=</CODE><VAR>name</VAR></DT>
<DD><A name=index-mtp-1281></A>Specify the access model for the thread local storage pointer. The valid models are<SPAN class=Apple-converted-space>&nbsp;</SPAN><SAMP><SPAN class=option>soft</SPAN></SAMP>, which generates calls to<SPAN class=Apple-converted-space>&nbsp;</SPAN><CODE>__aeabi_read_tp</CODE>,<SPAN class=Apple-converted-space>&nbsp;</SPAN><SAMP><SPAN class=option>cp15</SPAN></SAMP>, which fetches the thread pointer from<SPAN class=Apple-converted-space>&nbsp;</SPAN><CODE>cp15</CODE><SPAN class=Apple-converted-space>&nbsp;</SPAN>directly (supported in the arm6k architecture), and<SPAN class=Apple-converted-space>&nbsp;</SPAN><SAMP><SPAN class=option>auto</SPAN></SAMP>, which uses the best available method for the selected processor. The default setting is<SPAN class=Apple-converted-space>&nbsp;</SPAN><SAMP><SPAN class=option>auto</SPAN></SAMP>.<SPAN class=Apple-converted-space>&nbsp;</SPAN><BR></DD>
<DT><CODE>-mtls-dialect=</CODE><VAR>dialect</VAR></DT>
<DD><A name=index-mtls-dialect-1282></A>Specify the dialect to use for accessing thread local storage. Two<SPAN class=Apple-converted-space>&nbsp;</SPAN><VAR>dialect</VAR>s are supported&#8212;&#8216;<SAMP><SPAN class=samp>gnu</SPAN></SAMP>&#8217; and &#8216;<SAMP><SPAN class=samp>gnu2</SPAN></SAMP>&#8217;. The &#8216;<SAMP><SPAN class=samp>gnu</SPAN></SAMP>&#8217; dialect selects the original GNU scheme for supporting local and global dynamic TLS models. The &#8216;<SAMP><SPAN class=samp>gnu2</SPAN></SAMP>&#8217; dialect selects the GNU descriptor scheme, which provides better performance for shared libraries. The GNU descriptor scheme is compatible with the original scheme, but does require new assembler, linker and library support. Initial and local exec TLS models are unaffected by this option and always use the original scheme.<SPAN class=Apple-converted-space>&nbsp;</SPAN><BR></DD>
<DT><CODE>-mword-relocations</CODE></DT>
<DD><A name=index-mword-relocations-1283></A>Only generate absolute relocations on word-sized values (i.e. R_ARM_ABS32). This is enabled by default on targets (uClinux, SymbianOS) where the runtime loader imposes this restriction, and when<SPAN class=Apple-converted-space>&nbsp;</SPAN><SAMP><SPAN class=option>-fpic</SPAN></SAMP><SPAN class=Apple-converted-space>&nbsp;</SPAN>or<SPAN class=Apple-converted-space>&nbsp;</SPAN><SAMP><SPAN class=option>-fPIC</SPAN></SAMP><SPAN class=Apple-converted-space>&nbsp;</SPAN>is specified.<SPAN class=Apple-converted-space>&nbsp;</SPAN><BR></DD>
<DT><CODE>-mfix-cortex-m3-ldrd</CODE></DT>
<DD><A name=index-mfix-cortex-m3-ldrd-1284></A>Some Cortex-M3 cores can cause data corruption when<SPAN class=Apple-converted-space>&nbsp;</SPAN><CODE>ldrd</CODE><SPAN class=Apple-converted-space>&nbsp;</SPAN>instructions with overlapping destination and base registers are used. This option avoids generating these instructions. This option is enabled by default when<SPAN class=Apple-converted-space>&nbsp;</SPAN><SAMP><SPAN class=option>-mcpu=cortex-m3</SPAN></SAMP><SPAN class=Apple-converted-space>&nbsp;</SPAN>is specified.<SPAN class=Apple-converted-space>&nbsp;</SPAN><BR></DD>
<DT><CODE>-munaligned-access</CODE></DT>
<DT><CODE>-mno-unaligned-access</CODE></DT>
<DD><A name=index-munaligned-access-1285></A><A name=index-mno-unaligned-access-1286></A>Enables (or disables) reading and writing of 16- and 32- bit values from addresses that are not 16- or 32- bit aligned. By default unaligned access is disabled for all pre-ARMv6 and all ARMv6-M architectures, and enabled for all other architectures. If unaligned access is not enabled then words in packed data structures will be accessed a byte at a time.
<P>The ARM attribute<SPAN class=Apple-converted-space>&nbsp;</SPAN><CODE>Tag_CPU_unaligned_access</CODE><SPAN class=Apple-converted-space>&nbsp;</SPAN>will be set in the generated object file to either true or false, depending upon the setting of this option. If unaligned access is enabled then the preprocessor symbol<SPAN class=Apple-converted-space>&nbsp;</SPAN><CODE>__ARM_FEATURE_UNALIGNED</CODE><SPAN class=Apple-converted-space>&nbsp;</SPAN>will also be defined.<SPAN class=Apple-converted-space>&nbsp;</SPAN><BR></P></DD>
<DT><CODE>-mneon-for-64bits</CODE></DT>
<DD><A name=index-mneon-for-64bits-1287></A>Enables using Neon to handle scalar 64-bits operations. This is disabled by default since the cost of moving data from core registers to Neon is high.<SPAN class=Apple-converted-space>&nbsp;</SPAN><BR></DD>
<DT><CODE>-mslow-flash-data</CODE></DT>
<DD><A name=index-mslow-flash-data-1288></A>Assume loading data from flash is slower than fetching instruction. Therefore literal load is minimized for better performance. This option is only supported when compiling for ARMv7 M-profile and off by default.<SPAN class=Apple-converted-space>&nbsp;</SPAN><BR></DD>
<DT><CODE>-mrestrict-it</CODE></DT>
<DD><A name=index-mrestrict-it-1289></A>Restricts generation of IT blocks to conform to the rules of ARMv8. IT blocks can only contain a single 16-bit instruction from a select set of instructions. This option is on by default for ARMv8 Thumb mode.</DD></DL>