{
   guistr: "# # String gsaved with Nlview 6.4.10  2014-10-02 bk=1.3207 VDI=35 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port vga_hsync -pg 1 -y 540 -defaultsOSRD
preplace port vga_de -pg 1 -y 600 -defaultsOSRD
preplace port DDR -pg 1 -y 80 -defaultsOSRD
preplace port xillybus_S_AXI -pg 1 -y 1230 -defaultsOSRD
preplace port clk_in -pg 1 -y 580 -defaultsOSRD
preplace port GPIO_0 -pg 1 -y 60 -defaultsOSRD
preplace port user_clk -pg 1 -y 320 -defaultsOSRD
preplace port user_rden -pg 1 -y 400 -defaultsOSRD
preplace port vga_clk -pg 1 -y 480 -defaultsOSRD
preplace port xillybus_bus_clk -pg 1 -y 1250 -defaultsOSRD
preplace port xillybus_host_interrupt -pg 1 -y 1230 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 100 -defaultsOSRD
preplace port user_wren -pg 1 -y 380 -defaultsOSRD
preplace port xillybus_bus_rst_n -pg 1 -y 1270 -defaultsOSRD
preplace port user_irq -pg 1 -y 420 -defaultsOSRD
preplace port xillybus_M_AXI -pg 1 -y 1210 -defaultsOSRD
preplace port vga_vsync -pg 1 -y 580 -defaultsOSRD
preplace port USBIND_0 -pg 1 -y 120 -defaultsOSRD
preplace portBus vga_green -pg 1 -y 520 -defaultsOSRD
preplace portBus vga_red -pg 1 -y 560 -defaultsOSRD
preplace portBus user_wstrb -pg 1 -y 420 -defaultsOSRD
preplace portBus user_wr_data -pg 1 -y 440 -defaultsOSRD
preplace portBus vga_blue -pg 1 -y 500 -defaultsOSRD
preplace portBus user_addr -pg 1 -y 460 -defaultsOSRD
preplace portBus user_rd_data -pg 1 -y 450 -defaultsOSRD
preplace inst xillybus_lite_0 -pg 1 -lvl 3 -y 400 -defaultsOSRD
preplace inst rst_processing_system7_0_100M -pg 1 -lvl 1 -y 230 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 2 -y 920 -defaultsOSRD
preplace inst xillyvga_0 -pg 1 -lvl 2 -y 570 -defaultsOSRD
preplace inst processing_system7_0_axi_periph -pg 1 -lvl 4 -y 700 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 3 -y 110 -defaultsOSRD
preplace inst xillybus_ip_0 -pg 1 -lvl 2 -y 1250 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 3 4 N 80 NJ 80 NJ 80 NJ
preplace netloc xillyvga_0_vga_red 1 2 5 950 560 NJ 510 NJ 560 NJ 560 NJ
preplace netloc xillyvga_0_vga_green 1 2 5 900 540 NJ 490 NJ 520 NJ 520 NJ
preplace netloc processing_system7_0_axi_periph_M00_AXI 1 1 4 580 1140 NJ 1140 NJ 1140 1860
preplace netloc xillybus_lite_0_user_wstrb 1 3 4 N 420 NJ 420 NJ 420 NJ
preplace netloc xillyvga_0_vga_hsync 1 2 5 920 550 NJ 500 NJ 540 NJ 540 NJ
preplace netloc xillyvga_0_vga_blue 1 2 5 890 530 NJ 480 NJ 500 NJ 500 NJ
preplace netloc xillyvga_0_vga_vsync 1 2 5 960 580 NJ 520 NJ 580 NJ 580 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 3 1 1520
preplace netloc xillybus_lite_0_user_clk 1 3 4 1450 320 NJ 320 NJ 320 NJ
preplace netloc xillybus_lite_0_user_addr 1 3 4 N 460 NJ 460 NJ 460 NJ
preplace netloc xillyvga_0_vga_de 1 2 5 970 600 NJ 530 NJ 600 NJ 600 NJ
preplace netloc processing_system7_0_axi_periph_M02_AXI 1 2 3 1000 860 NJ 860 1820
preplace netloc clk_in_1 1 0 2 NJ 580 N
preplace netloc xillyvga_0_vga_clk 1 2 5 N 520 NJ 470 NJ 480 NJ 480 NJ
preplace netloc rst_processing_system7_0_100M_peripheral_aresetn 1 1 3 540 710 940 510 1470
preplace netloc processing_system7_0_FCLK_RESET1_N 1 0 4 200 140 NJ 140 NJ 230 1440
preplace netloc processing_system7_0_USBIND_0 1 3 4 N 120 NJ 120 NJ 120 NJ
preplace netloc user_rd_data_1 1 0 3 NJ 450 NJ 450 900
preplace netloc xillybus_ip_0_Interrupt 1 1 2 580 1130 890
preplace netloc xlconcat_0_dout 1 2 1 930
preplace netloc xillybus_ip_0_xillybus_bus_rst_n 1 2 5 990 1270 NJ 1270 NJ 1270 NJ 1270 NJ
preplace netloc processing_system7_0_FIXED_IO 1 3 4 N 100 NJ 100 NJ 100 NJ
preplace netloc xillybus_ip_0_xillybus_S_AXI 1 2 5 N 1230 NJ 1230 NJ 1230 NJ 1230 NJ
preplace netloc user_irq_1 1 0 3 NJ 420 NJ 420 N
preplace netloc xillybus_M_AXI_1 1 0 2 NJ 1210 N
preplace netloc xillyvga_0_m_axi 1 2 1 890
preplace netloc processing_system7_0_GPIO_0 1 3 4 N 60 NJ 60 NJ 60 NJ
preplace netloc xillybus_ip_0_m_axi 1 2 1 910
preplace netloc rst_processing_system7_0_100M_interconnect_aresetn 1 1 3 550 700 NJ 640 NJ
preplace netloc xillybus_lite_0_user_wren 1 3 4 N 380 NJ 380 NJ 380 NJ
preplace netloc xillybus_lite_0_user_wr_data 1 3 4 N 440 NJ 440 NJ 440 NJ
preplace netloc xillybus_lite_0_user_rden 1 3 4 N 400 NJ 400 NJ 400 NJ
preplace netloc xillybus_lite_0_host_interrupt 1 1 3 570 1120 NJ 1120 1440
preplace netloc processing_system7_0_FCLK_CLK1 1 0 4 210 460 560 380 950 290 1500
preplace netloc processing_system7_0_axi_periph_M01_AXI 1 1 4 580 690 NJ 610 NJ 540 1820
preplace netloc xillybus_ip_0_xillybus_bus_clk 1 2 5 950 1250 NJ 1250 NJ 1250 NJ 1250 NJ
preplace netloc xillybus_host_interrupt_1 1 0 2 NJ 1230 530
levelinfo -pg 1 180 370 740 1220 1690 1920 1970 2020
",
}
{
   da_axi4_cnt: "3",
}