
sensores_juntos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000258  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000afa0  08000258  08000258  00001258  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000518  0800b1f8  0800b1f8  0000c1f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b710  0800b710  0000d1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b710  0800b710  0000c710  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b718  0800b718  0000d1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b718  0800b718  0000c718  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b71c  0800b71c  0000c71c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800b720  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003b8  200001d4  0800b8f4  0000d1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000058c  0800b8f4  0000d58c  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000d1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012c3e  00000000  00000000  0000d20a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002339  00000000  00000000  0001fe48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000db0  00000000  00000000  00022188  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000aa6  00000000  00000000  00022f38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020940  00000000  00000000  000239de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012def  00000000  00000000  0004431e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c6d94  00000000  00000000  0005710d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011dea1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b5c  00000000  00000000  0011dee4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  00122a40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000258 <__do_global_dtors_aux>:
 8000258:	b510      	push	{r4, lr}
 800025a:	4c05      	ldr	r4, [pc, #20]	@ (8000270 <__do_global_dtors_aux+0x18>)
 800025c:	7823      	ldrb	r3, [r4, #0]
 800025e:	b933      	cbnz	r3, 800026e <__do_global_dtors_aux+0x16>
 8000260:	4b04      	ldr	r3, [pc, #16]	@ (8000274 <__do_global_dtors_aux+0x1c>)
 8000262:	b113      	cbz	r3, 800026a <__do_global_dtors_aux+0x12>
 8000264:	4804      	ldr	r0, [pc, #16]	@ (8000278 <__do_global_dtors_aux+0x20>)
 8000266:	f3af 8000 	nop.w
 800026a:	2301      	movs	r3, #1
 800026c:	7023      	strb	r3, [r4, #0]
 800026e:	bd10      	pop	{r4, pc}
 8000270:	200001d4 	.word	0x200001d4
 8000274:	00000000 	.word	0x00000000
 8000278:	0800b1e0 	.word	0x0800b1e0

0800027c <frame_dummy>:
 800027c:	b508      	push	{r3, lr}
 800027e:	4b03      	ldr	r3, [pc, #12]	@ (800028c <frame_dummy+0x10>)
 8000280:	b11b      	cbz	r3, 800028a <frame_dummy+0xe>
 8000282:	4903      	ldr	r1, [pc, #12]	@ (8000290 <frame_dummy+0x14>)
 8000284:	4803      	ldr	r0, [pc, #12]	@ (8000294 <frame_dummy+0x18>)
 8000286:	f3af 8000 	nop.w
 800028a:	bd08      	pop	{r3, pc}
 800028c:	00000000 	.word	0x00000000
 8000290:	200001d8 	.word	0x200001d8
 8000294:	0800b1e0 	.word	0x0800b1e0

08000298 <strlen>:
 8000298:	4603      	mov	r3, r0
 800029a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800029e:	2a00      	cmp	r2, #0
 80002a0:	d1fb      	bne.n	800029a <strlen+0x2>
 80002a2:	1a18      	subs	r0, r3, r0
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr

080002a8 <__aeabi_drsub>:
 80002a8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002ac:	e002      	b.n	80002b4 <__adddf3>
 80002ae:	bf00      	nop

080002b0 <__aeabi_dsub>:
 80002b0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002b4 <__adddf3>:
 80002b4:	b530      	push	{r4, r5, lr}
 80002b6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002ba:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002be:	ea94 0f05 	teq	r4, r5
 80002c2:	bf08      	it	eq
 80002c4:	ea90 0f02 	teqeq	r0, r2
 80002c8:	bf1f      	itttt	ne
 80002ca:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ce:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002d2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002d6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002da:	f000 80e2 	beq.w	80004a2 <__adddf3+0x1ee>
 80002de:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002e2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002e6:	bfb8      	it	lt
 80002e8:	426d      	neglt	r5, r5
 80002ea:	dd0c      	ble.n	8000306 <__adddf3+0x52>
 80002ec:	442c      	add	r4, r5
 80002ee:	ea80 0202 	eor.w	r2, r0, r2
 80002f2:	ea81 0303 	eor.w	r3, r1, r3
 80002f6:	ea82 0000 	eor.w	r0, r2, r0
 80002fa:	ea83 0101 	eor.w	r1, r3, r1
 80002fe:	ea80 0202 	eor.w	r2, r0, r2
 8000302:	ea81 0303 	eor.w	r3, r1, r3
 8000306:	2d36      	cmp	r5, #54	@ 0x36
 8000308:	bf88      	it	hi
 800030a:	bd30      	pophi	{r4, r5, pc}
 800030c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000310:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000314:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000318:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800031c:	d002      	beq.n	8000324 <__adddf3+0x70>
 800031e:	4240      	negs	r0, r0
 8000320:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000324:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000328:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800032c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000330:	d002      	beq.n	8000338 <__adddf3+0x84>
 8000332:	4252      	negs	r2, r2
 8000334:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000338:	ea94 0f05 	teq	r4, r5
 800033c:	f000 80a7 	beq.w	800048e <__adddf3+0x1da>
 8000340:	f1a4 0401 	sub.w	r4, r4, #1
 8000344:	f1d5 0e20 	rsbs	lr, r5, #32
 8000348:	db0d      	blt.n	8000366 <__adddf3+0xb2>
 800034a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800034e:	fa22 f205 	lsr.w	r2, r2, r5
 8000352:	1880      	adds	r0, r0, r2
 8000354:	f141 0100 	adc.w	r1, r1, #0
 8000358:	fa03 f20e 	lsl.w	r2, r3, lr
 800035c:	1880      	adds	r0, r0, r2
 800035e:	fa43 f305 	asr.w	r3, r3, r5
 8000362:	4159      	adcs	r1, r3
 8000364:	e00e      	b.n	8000384 <__adddf3+0xd0>
 8000366:	f1a5 0520 	sub.w	r5, r5, #32
 800036a:	f10e 0e20 	add.w	lr, lr, #32
 800036e:	2a01      	cmp	r2, #1
 8000370:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000374:	bf28      	it	cs
 8000376:	f04c 0c02 	orrcs.w	ip, ip, #2
 800037a:	fa43 f305 	asr.w	r3, r3, r5
 800037e:	18c0      	adds	r0, r0, r3
 8000380:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000384:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000388:	d507      	bpl.n	800039a <__adddf3+0xe6>
 800038a:	f04f 0e00 	mov.w	lr, #0
 800038e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000392:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000396:	eb6e 0101 	sbc.w	r1, lr, r1
 800039a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800039e:	d31b      	bcc.n	80003d8 <__adddf3+0x124>
 80003a0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003a4:	d30c      	bcc.n	80003c0 <__adddf3+0x10c>
 80003a6:	0849      	lsrs	r1, r1, #1
 80003a8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003ac:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b0:	f104 0401 	add.w	r4, r4, #1
 80003b4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003bc:	f080 809a 	bcs.w	80004f4 <__adddf3+0x240>
 80003c0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003c4:	bf08      	it	eq
 80003c6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003ca:	f150 0000 	adcs.w	r0, r0, #0
 80003ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003d2:	ea41 0105 	orr.w	r1, r1, r5
 80003d6:	bd30      	pop	{r4, r5, pc}
 80003d8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003dc:	4140      	adcs	r0, r0
 80003de:	eb41 0101 	adc.w	r1, r1, r1
 80003e2:	3c01      	subs	r4, #1
 80003e4:	bf28      	it	cs
 80003e6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003ea:	d2e9      	bcs.n	80003c0 <__adddf3+0x10c>
 80003ec:	f091 0f00 	teq	r1, #0
 80003f0:	bf04      	itt	eq
 80003f2:	4601      	moveq	r1, r0
 80003f4:	2000      	moveq	r0, #0
 80003f6:	fab1 f381 	clz	r3, r1
 80003fa:	bf08      	it	eq
 80003fc:	3320      	addeq	r3, #32
 80003fe:	f1a3 030b 	sub.w	r3, r3, #11
 8000402:	f1b3 0220 	subs.w	r2, r3, #32
 8000406:	da0c      	bge.n	8000422 <__adddf3+0x16e>
 8000408:	320c      	adds	r2, #12
 800040a:	dd08      	ble.n	800041e <__adddf3+0x16a>
 800040c:	f102 0c14 	add.w	ip, r2, #20
 8000410:	f1c2 020c 	rsb	r2, r2, #12
 8000414:	fa01 f00c 	lsl.w	r0, r1, ip
 8000418:	fa21 f102 	lsr.w	r1, r1, r2
 800041c:	e00c      	b.n	8000438 <__adddf3+0x184>
 800041e:	f102 0214 	add.w	r2, r2, #20
 8000422:	bfd8      	it	le
 8000424:	f1c2 0c20 	rsble	ip, r2, #32
 8000428:	fa01 f102 	lsl.w	r1, r1, r2
 800042c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000430:	bfdc      	itt	le
 8000432:	ea41 010c 	orrle.w	r1, r1, ip
 8000436:	4090      	lslle	r0, r2
 8000438:	1ae4      	subs	r4, r4, r3
 800043a:	bfa2      	ittt	ge
 800043c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000440:	4329      	orrge	r1, r5
 8000442:	bd30      	popge	{r4, r5, pc}
 8000444:	ea6f 0404 	mvn.w	r4, r4
 8000448:	3c1f      	subs	r4, #31
 800044a:	da1c      	bge.n	8000486 <__adddf3+0x1d2>
 800044c:	340c      	adds	r4, #12
 800044e:	dc0e      	bgt.n	800046e <__adddf3+0x1ba>
 8000450:	f104 0414 	add.w	r4, r4, #20
 8000454:	f1c4 0220 	rsb	r2, r4, #32
 8000458:	fa20 f004 	lsr.w	r0, r0, r4
 800045c:	fa01 f302 	lsl.w	r3, r1, r2
 8000460:	ea40 0003 	orr.w	r0, r0, r3
 8000464:	fa21 f304 	lsr.w	r3, r1, r4
 8000468:	ea45 0103 	orr.w	r1, r5, r3
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	f1c4 040c 	rsb	r4, r4, #12
 8000472:	f1c4 0220 	rsb	r2, r4, #32
 8000476:	fa20 f002 	lsr.w	r0, r0, r2
 800047a:	fa01 f304 	lsl.w	r3, r1, r4
 800047e:	ea40 0003 	orr.w	r0, r0, r3
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	fa21 f004 	lsr.w	r0, r1, r4
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	f094 0f00 	teq	r4, #0
 8000492:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000496:	bf06      	itte	eq
 8000498:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800049c:	3401      	addeq	r4, #1
 800049e:	3d01      	subne	r5, #1
 80004a0:	e74e      	b.n	8000340 <__adddf3+0x8c>
 80004a2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004a6:	bf18      	it	ne
 80004a8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004ac:	d029      	beq.n	8000502 <__adddf3+0x24e>
 80004ae:	ea94 0f05 	teq	r4, r5
 80004b2:	bf08      	it	eq
 80004b4:	ea90 0f02 	teqeq	r0, r2
 80004b8:	d005      	beq.n	80004c6 <__adddf3+0x212>
 80004ba:	ea54 0c00 	orrs.w	ip, r4, r0
 80004be:	bf04      	itt	eq
 80004c0:	4619      	moveq	r1, r3
 80004c2:	4610      	moveq	r0, r2
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	ea91 0f03 	teq	r1, r3
 80004ca:	bf1e      	ittt	ne
 80004cc:	2100      	movne	r1, #0
 80004ce:	2000      	movne	r0, #0
 80004d0:	bd30      	popne	{r4, r5, pc}
 80004d2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004d6:	d105      	bne.n	80004e4 <__adddf3+0x230>
 80004d8:	0040      	lsls	r0, r0, #1
 80004da:	4149      	adcs	r1, r1
 80004dc:	bf28      	it	cs
 80004de:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004e2:	bd30      	pop	{r4, r5, pc}
 80004e4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e8:	bf3c      	itt	cc
 80004ea:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004ee:	bd30      	popcc	{r4, r5, pc}
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004f4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004fc:	f04f 0000 	mov.w	r0, #0
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000506:	bf1a      	itte	ne
 8000508:	4619      	movne	r1, r3
 800050a:	4610      	movne	r0, r2
 800050c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000510:	bf1c      	itt	ne
 8000512:	460b      	movne	r3, r1
 8000514:	4602      	movne	r2, r0
 8000516:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800051a:	bf06      	itte	eq
 800051c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000520:	ea91 0f03 	teqeq	r1, r3
 8000524:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	bf00      	nop

0800052c <__aeabi_ui2d>:
 800052c:	f090 0f00 	teq	r0, #0
 8000530:	bf04      	itt	eq
 8000532:	2100      	moveq	r1, #0
 8000534:	4770      	bxeq	lr
 8000536:	b530      	push	{r4, r5, lr}
 8000538:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000540:	f04f 0500 	mov.w	r5, #0
 8000544:	f04f 0100 	mov.w	r1, #0
 8000548:	e750      	b.n	80003ec <__adddf3+0x138>
 800054a:	bf00      	nop

0800054c <__aeabi_i2d>:
 800054c:	f090 0f00 	teq	r0, #0
 8000550:	bf04      	itt	eq
 8000552:	2100      	moveq	r1, #0
 8000554:	4770      	bxeq	lr
 8000556:	b530      	push	{r4, r5, lr}
 8000558:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800055c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000560:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000564:	bf48      	it	mi
 8000566:	4240      	negmi	r0, r0
 8000568:	f04f 0100 	mov.w	r1, #0
 800056c:	e73e      	b.n	80003ec <__adddf3+0x138>
 800056e:	bf00      	nop

08000570 <__aeabi_f2d>:
 8000570:	0042      	lsls	r2, r0, #1
 8000572:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000576:	ea4f 0131 	mov.w	r1, r1, rrx
 800057a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800057e:	bf1f      	itttt	ne
 8000580:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000584:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000588:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800058c:	4770      	bxne	lr
 800058e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000592:	bf08      	it	eq
 8000594:	4770      	bxeq	lr
 8000596:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800059a:	bf04      	itt	eq
 800059c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a0:	4770      	bxeq	lr
 80005a2:	b530      	push	{r4, r5, lr}
 80005a4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005ac:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b0:	e71c      	b.n	80003ec <__adddf3+0x138>
 80005b2:	bf00      	nop

080005b4 <__aeabi_ul2d>:
 80005b4:	ea50 0201 	orrs.w	r2, r0, r1
 80005b8:	bf08      	it	eq
 80005ba:	4770      	bxeq	lr
 80005bc:	b530      	push	{r4, r5, lr}
 80005be:	f04f 0500 	mov.w	r5, #0
 80005c2:	e00a      	b.n	80005da <__aeabi_l2d+0x16>

080005c4 <__aeabi_l2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005d2:	d502      	bpl.n	80005da <__aeabi_l2d+0x16>
 80005d4:	4240      	negs	r0, r0
 80005d6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005da:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005de:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005e2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005e6:	f43f aed8 	beq.w	800039a <__adddf3+0xe6>
 80005ea:	f04f 0203 	mov.w	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000602:	f1c2 0320 	rsb	r3, r2, #32
 8000606:	fa00 fc03 	lsl.w	ip, r0, r3
 800060a:	fa20 f002 	lsr.w	r0, r0, r2
 800060e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000612:	ea40 000e 	orr.w	r0, r0, lr
 8000616:	fa21 f102 	lsr.w	r1, r1, r2
 800061a:	4414      	add	r4, r2
 800061c:	e6bd      	b.n	800039a <__adddf3+0xe6>
 800061e:	bf00      	nop

08000620 <__aeabi_dmul>:
 8000620:	b570      	push	{r4, r5, r6, lr}
 8000622:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000626:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800062a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800062e:	bf1d      	ittte	ne
 8000630:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000634:	ea94 0f0c 	teqne	r4, ip
 8000638:	ea95 0f0c 	teqne	r5, ip
 800063c:	f000 f8de 	bleq	80007fc <__aeabi_dmul+0x1dc>
 8000640:	442c      	add	r4, r5
 8000642:	ea81 0603 	eor.w	r6, r1, r3
 8000646:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800064a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800064e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000652:	bf18      	it	ne
 8000654:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000658:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800065c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000660:	d038      	beq.n	80006d4 <__aeabi_dmul+0xb4>
 8000662:	fba0 ce02 	umull	ip, lr, r0, r2
 8000666:	f04f 0500 	mov.w	r5, #0
 800066a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800066e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000672:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000676:	f04f 0600 	mov.w	r6, #0
 800067a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800067e:	f09c 0f00 	teq	ip, #0
 8000682:	bf18      	it	ne
 8000684:	f04e 0e01 	orrne.w	lr, lr, #1
 8000688:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800068c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000690:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000694:	d204      	bcs.n	80006a0 <__aeabi_dmul+0x80>
 8000696:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800069a:	416d      	adcs	r5, r5
 800069c:	eb46 0606 	adc.w	r6, r6, r6
 80006a0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006a4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006ac:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006b4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b8:	bf88      	it	hi
 80006ba:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006be:	d81e      	bhi.n	80006fe <__aeabi_dmul+0xde>
 80006c0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006c4:	bf08      	it	eq
 80006c6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ca:	f150 0000 	adcs.w	r0, r0, #0
 80006ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d8:	ea46 0101 	orr.w	r1, r6, r1
 80006dc:	ea40 0002 	orr.w	r0, r0, r2
 80006e0:	ea81 0103 	eor.w	r1, r1, r3
 80006e4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e8:	bfc2      	ittt	gt
 80006ea:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	popgt	{r4, r5, r6, pc}
 80006f4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f8:	f04f 0e00 	mov.w	lr, #0
 80006fc:	3c01      	subs	r4, #1
 80006fe:	f300 80ab 	bgt.w	8000858 <__aeabi_dmul+0x238>
 8000702:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000706:	bfde      	ittt	le
 8000708:	2000      	movle	r0, #0
 800070a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800070e:	bd70      	pople	{r4, r5, r6, pc}
 8000710:	f1c4 0400 	rsb	r4, r4, #0
 8000714:	3c20      	subs	r4, #32
 8000716:	da35      	bge.n	8000784 <__aeabi_dmul+0x164>
 8000718:	340c      	adds	r4, #12
 800071a:	dc1b      	bgt.n	8000754 <__aeabi_dmul+0x134>
 800071c:	f104 0414 	add.w	r4, r4, #20
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f305 	lsl.w	r3, r0, r5
 8000728:	fa20 f004 	lsr.w	r0, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000738:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800073c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000740:	fa21 f604 	lsr.w	r6, r1, r4
 8000744:	eb42 0106 	adc.w	r1, r2, r6
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 040c 	rsb	r4, r4, #12
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f304 	lsl.w	r3, r0, r4
 8000760:	fa20 f005 	lsr.w	r0, r0, r5
 8000764:	fa01 f204 	lsl.w	r2, r1, r4
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000770:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000774:	f141 0100 	adc.w	r1, r1, #0
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f1c4 0520 	rsb	r5, r4, #32
 8000788:	fa00 f205 	lsl.w	r2, r0, r5
 800078c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000790:	fa20 f304 	lsr.w	r3, r0, r4
 8000794:	fa01 f205 	lsl.w	r2, r1, r5
 8000798:	ea43 0302 	orr.w	r3, r3, r2
 800079c:	fa21 f004 	lsr.w	r0, r1, r4
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a4:	fa21 f204 	lsr.w	r2, r1, r4
 80007a8:	ea20 0002 	bic.w	r0, r0, r2
 80007ac:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f094 0f00 	teq	r4, #0
 80007c0:	d10f      	bne.n	80007e2 <__aeabi_dmul+0x1c2>
 80007c2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007c6:	0040      	lsls	r0, r0, #1
 80007c8:	eb41 0101 	adc.w	r1, r1, r1
 80007cc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3c01      	subeq	r4, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1a6>
 80007d6:	ea41 0106 	orr.w	r1, r1, r6
 80007da:	f095 0f00 	teq	r5, #0
 80007de:	bf18      	it	ne
 80007e0:	4770      	bxne	lr
 80007e2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007e6:	0052      	lsls	r2, r2, #1
 80007e8:	eb43 0303 	adc.w	r3, r3, r3
 80007ec:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3d01      	subeq	r5, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1c6>
 80007f6:	ea43 0306 	orr.w	r3, r3, r6
 80007fa:	4770      	bx	lr
 80007fc:	ea94 0f0c 	teq	r4, ip
 8000800:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000804:	bf18      	it	ne
 8000806:	ea95 0f0c 	teqne	r5, ip
 800080a:	d00c      	beq.n	8000826 <__aeabi_dmul+0x206>
 800080c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000810:	bf18      	it	ne
 8000812:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000816:	d1d1      	bne.n	80007bc <__aeabi_dmul+0x19c>
 8000818:	ea81 0103 	eor.w	r1, r1, r3
 800081c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000820:	f04f 0000 	mov.w	r0, #0
 8000824:	bd70      	pop	{r4, r5, r6, pc}
 8000826:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800082a:	bf06      	itte	eq
 800082c:	4610      	moveq	r0, r2
 800082e:	4619      	moveq	r1, r3
 8000830:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000834:	d019      	beq.n	800086a <__aeabi_dmul+0x24a>
 8000836:	ea94 0f0c 	teq	r4, ip
 800083a:	d102      	bne.n	8000842 <__aeabi_dmul+0x222>
 800083c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000840:	d113      	bne.n	800086a <__aeabi_dmul+0x24a>
 8000842:	ea95 0f0c 	teq	r5, ip
 8000846:	d105      	bne.n	8000854 <__aeabi_dmul+0x234>
 8000848:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800084c:	bf1c      	itt	ne
 800084e:	4610      	movne	r0, r2
 8000850:	4619      	movne	r1, r3
 8000852:	d10a      	bne.n	800086a <__aeabi_dmul+0x24a>
 8000854:	ea81 0103 	eor.w	r1, r1, r3
 8000858:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800085c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000860:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000864:	f04f 0000 	mov.w	r0, #0
 8000868:	bd70      	pop	{r4, r5, r6, pc}
 800086a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800086e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000872:	bd70      	pop	{r4, r5, r6, pc}

08000874 <__aeabi_ddiv>:
 8000874:	b570      	push	{r4, r5, r6, lr}
 8000876:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800087a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800087e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000882:	bf1d      	ittte	ne
 8000884:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000888:	ea94 0f0c 	teqne	r4, ip
 800088c:	ea95 0f0c 	teqne	r5, ip
 8000890:	f000 f8a7 	bleq	80009e2 <__aeabi_ddiv+0x16e>
 8000894:	eba4 0405 	sub.w	r4, r4, r5
 8000898:	ea81 0e03 	eor.w	lr, r1, r3
 800089c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008a4:	f000 8088 	beq.w	80009b8 <__aeabi_ddiv+0x144>
 80008a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008ac:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008b4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008bc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008c4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008cc:	429d      	cmp	r5, r3
 80008ce:	bf08      	it	eq
 80008d0:	4296      	cmpeq	r6, r2
 80008d2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008d6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008da:	d202      	bcs.n	80008e2 <__aeabi_ddiv+0x6e>
 80008dc:	085b      	lsrs	r3, r3, #1
 80008de:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e2:	1ab6      	subs	r6, r6, r2
 80008e4:	eb65 0503 	sbc.w	r5, r5, r3
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008f2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 000c 	orrcs.w	r0, r0, ip
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000950:	ea55 0e06 	orrs.w	lr, r5, r6
 8000954:	d018      	beq.n	8000988 <__aeabi_ddiv+0x114>
 8000956:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800095a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800095e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000962:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000966:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800096a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800096e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000972:	d1c0      	bne.n	80008f6 <__aeabi_ddiv+0x82>
 8000974:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000978:	d10b      	bne.n	8000992 <__aeabi_ddiv+0x11e>
 800097a:	ea41 0100 	orr.w	r1, r1, r0
 800097e:	f04f 0000 	mov.w	r0, #0
 8000982:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000986:	e7b6      	b.n	80008f6 <__aeabi_ddiv+0x82>
 8000988:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800098c:	bf04      	itt	eq
 800098e:	4301      	orreq	r1, r0
 8000990:	2000      	moveq	r0, #0
 8000992:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000996:	bf88      	it	hi
 8000998:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800099c:	f63f aeaf 	bhi.w	80006fe <__aeabi_dmul+0xde>
 80009a0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009a4:	bf04      	itt	eq
 80009a6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009aa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ae:	f150 0000 	adcs.w	r0, r0, #0
 80009b2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	pop	{r4, r5, r6, pc}
 80009b8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009bc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009c4:	bfc2      	ittt	gt
 80009c6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	popgt	{r4, r5, r6, pc}
 80009d0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009d4:	f04f 0e00 	mov.w	lr, #0
 80009d8:	3c01      	subs	r4, #1
 80009da:	e690      	b.n	80006fe <__aeabi_dmul+0xde>
 80009dc:	ea45 0e06 	orr.w	lr, r5, r6
 80009e0:	e68d      	b.n	80006fe <__aeabi_dmul+0xde>
 80009e2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009e6:	ea94 0f0c 	teq	r4, ip
 80009ea:	bf08      	it	eq
 80009ec:	ea95 0f0c 	teqeq	r5, ip
 80009f0:	f43f af3b 	beq.w	800086a <__aeabi_dmul+0x24a>
 80009f4:	ea94 0f0c 	teq	r4, ip
 80009f8:	d10a      	bne.n	8000a10 <__aeabi_ddiv+0x19c>
 80009fa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009fe:	f47f af34 	bne.w	800086a <__aeabi_dmul+0x24a>
 8000a02:	ea95 0f0c 	teq	r5, ip
 8000a06:	f47f af25 	bne.w	8000854 <__aeabi_dmul+0x234>
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	e72c      	b.n	800086a <__aeabi_dmul+0x24a>
 8000a10:	ea95 0f0c 	teq	r5, ip
 8000a14:	d106      	bne.n	8000a24 <__aeabi_ddiv+0x1b0>
 8000a16:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a1a:	f43f aefd 	beq.w	8000818 <__aeabi_dmul+0x1f8>
 8000a1e:	4610      	mov	r0, r2
 8000a20:	4619      	mov	r1, r3
 8000a22:	e722      	b.n	800086a <__aeabi_dmul+0x24a>
 8000a24:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a28:	bf18      	it	ne
 8000a2a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a2e:	f47f aec5 	bne.w	80007bc <__aeabi_dmul+0x19c>
 8000a32:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a36:	f47f af0d 	bne.w	8000854 <__aeabi_dmul+0x234>
 8000a3a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a3e:	f47f aeeb 	bne.w	8000818 <__aeabi_dmul+0x1f8>
 8000a42:	e712      	b.n	800086a <__aeabi_dmul+0x24a>

08000a44 <__gedf2>:
 8000a44:	f04f 3cff 	mov.w	ip, #4294967295
 8000a48:	e006      	b.n	8000a58 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__ledf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	e002      	b.n	8000a58 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__cmpdf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a68:	bf18      	it	ne
 8000a6a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a6e:	d01b      	beq.n	8000aa8 <__cmpdf2+0x54>
 8000a70:	b001      	add	sp, #4
 8000a72:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a76:	bf0c      	ite	eq
 8000a78:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a7c:	ea91 0f03 	teqne	r1, r3
 8000a80:	bf02      	ittt	eq
 8000a82:	ea90 0f02 	teqeq	r0, r2
 8000a86:	2000      	moveq	r0, #0
 8000a88:	4770      	bxeq	lr
 8000a8a:	f110 0f00 	cmn.w	r0, #0
 8000a8e:	ea91 0f03 	teq	r1, r3
 8000a92:	bf58      	it	pl
 8000a94:	4299      	cmppl	r1, r3
 8000a96:	bf08      	it	eq
 8000a98:	4290      	cmpeq	r0, r2
 8000a9a:	bf2c      	ite	cs
 8000a9c:	17d8      	asrcs	r0, r3, #31
 8000a9e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aa2:	f040 0001 	orr.w	r0, r0, #1
 8000aa6:	4770      	bx	lr
 8000aa8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab0:	d102      	bne.n	8000ab8 <__cmpdf2+0x64>
 8000ab2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ab6:	d107      	bne.n	8000ac8 <__cmpdf2+0x74>
 8000ab8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000abc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac0:	d1d6      	bne.n	8000a70 <__cmpdf2+0x1c>
 8000ac2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ac6:	d0d3      	beq.n	8000a70 <__cmpdf2+0x1c>
 8000ac8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop

08000ad0 <__aeabi_cdrcmple>:
 8000ad0:	4684      	mov	ip, r0
 8000ad2:	4610      	mov	r0, r2
 8000ad4:	4662      	mov	r2, ip
 8000ad6:	468c      	mov	ip, r1
 8000ad8:	4619      	mov	r1, r3
 8000ada:	4663      	mov	r3, ip
 8000adc:	e000      	b.n	8000ae0 <__aeabi_cdcmpeq>
 8000ade:	bf00      	nop

08000ae0 <__aeabi_cdcmpeq>:
 8000ae0:	b501      	push	{r0, lr}
 8000ae2:	f7ff ffb7 	bl	8000a54 <__cmpdf2>
 8000ae6:	2800      	cmp	r0, #0
 8000ae8:	bf48      	it	mi
 8000aea:	f110 0f00 	cmnmi.w	r0, #0
 8000aee:	bd01      	pop	{r0, pc}

08000af0 <__aeabi_dcmpeq>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff fff4 	bl	8000ae0 <__aeabi_cdcmpeq>
 8000af8:	bf0c      	ite	eq
 8000afa:	2001      	moveq	r0, #1
 8000afc:	2000      	movne	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmplt>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffea 	bl	8000ae0 <__aeabi_cdcmpeq>
 8000b0c:	bf34      	ite	cc
 8000b0e:	2001      	movcc	r0, #1
 8000b10:	2000      	movcs	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmple>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffe0 	bl	8000ae0 <__aeabi_cdcmpeq>
 8000b20:	bf94      	ite	ls
 8000b22:	2001      	movls	r0, #1
 8000b24:	2000      	movhi	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpge>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffce 	bl	8000ad0 <__aeabi_cdrcmple>
 8000b34:	bf94      	ite	ls
 8000b36:	2001      	movls	r0, #1
 8000b38:	2000      	movhi	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmpgt>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffc4 	bl	8000ad0 <__aeabi_cdrcmple>
 8000b48:	bf34      	ite	cc
 8000b4a:	2001      	movcc	r0, #1
 8000b4c:	2000      	movcs	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpun>:
 8000b54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b5c:	d102      	bne.n	8000b64 <__aeabi_dcmpun+0x10>
 8000b5e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b62:	d10a      	bne.n	8000b7a <__aeabi_dcmpun+0x26>
 8000b64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b6c:	d102      	bne.n	8000b74 <__aeabi_dcmpun+0x20>
 8000b6e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b72:	d102      	bne.n	8000b7a <__aeabi_dcmpun+0x26>
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	f04f 0001 	mov.w	r0, #1
 8000b7e:	4770      	bx	lr

08000b80 <__aeabi_d2iz>:
 8000b80:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b84:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b88:	d215      	bcs.n	8000bb6 <__aeabi_d2iz+0x36>
 8000b8a:	d511      	bpl.n	8000bb0 <__aeabi_d2iz+0x30>
 8000b8c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b90:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b94:	d912      	bls.n	8000bbc <__aeabi_d2iz+0x3c>
 8000b96:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b9a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b9e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ba2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ba6:	fa23 f002 	lsr.w	r0, r3, r2
 8000baa:	bf18      	it	ne
 8000bac:	4240      	negne	r0, r0
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bba:	d105      	bne.n	8000bc8 <__aeabi_d2iz+0x48>
 8000bbc:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc0:	bf08      	it	eq
 8000bc2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop

08000bd0 <__aeabi_d2f>:
 8000bd0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bd4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bd8:	bf24      	itt	cs
 8000bda:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bde:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000be2:	d90d      	bls.n	8000c00 <__aeabi_d2f+0x30>
 8000be4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000be8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bec:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bf4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf8:	bf08      	it	eq
 8000bfa:	f020 0001 	biceq.w	r0, r0, #1
 8000bfe:	4770      	bx	lr
 8000c00:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c04:	d121      	bne.n	8000c4a <__aeabi_d2f+0x7a>
 8000c06:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c0a:	bfbc      	itt	lt
 8000c0c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c10:	4770      	bxlt	lr
 8000c12:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c16:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c1a:	f1c2 0218 	rsb	r2, r2, #24
 8000c1e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c22:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c26:	fa20 f002 	lsr.w	r0, r0, r2
 8000c2a:	bf18      	it	ne
 8000c2c:	f040 0001 	orrne.w	r0, r0, #1
 8000c30:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c34:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c38:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c3c:	ea40 000c 	orr.w	r0, r0, ip
 8000c40:	fa23 f302 	lsr.w	r3, r3, r2
 8000c44:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c48:	e7cc      	b.n	8000be4 <__aeabi_d2f+0x14>
 8000c4a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c4e:	d107      	bne.n	8000c60 <__aeabi_d2f+0x90>
 8000c50:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c54:	bf1e      	ittt	ne
 8000c56:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c5a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c5e:	4770      	bxne	lr
 8000c60:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c64:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c68:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c6c:	4770      	bx	lr
 8000c6e:	bf00      	nop

08000c70 <__aeabi_uldivmod>:
 8000c70:	b953      	cbnz	r3, 8000c88 <__aeabi_uldivmod+0x18>
 8000c72:	b94a      	cbnz	r2, 8000c88 <__aeabi_uldivmod+0x18>
 8000c74:	2900      	cmp	r1, #0
 8000c76:	bf08      	it	eq
 8000c78:	2800      	cmpeq	r0, #0
 8000c7a:	bf1c      	itt	ne
 8000c7c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c80:	f04f 30ff 	movne.w	r0, #4294967295
 8000c84:	f000 b9b0 	b.w	8000fe8 <__aeabi_idiv0>
 8000c88:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c8c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c90:	f000 f806 	bl	8000ca0 <__udivmoddi4>
 8000c94:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c98:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c9c:	b004      	add	sp, #16
 8000c9e:	4770      	bx	lr

08000ca0 <__udivmoddi4>:
 8000ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ca4:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000ca6:	4688      	mov	r8, r1
 8000ca8:	4604      	mov	r4, r0
 8000caa:	468e      	mov	lr, r1
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d14a      	bne.n	8000d46 <__udivmoddi4+0xa6>
 8000cb0:	428a      	cmp	r2, r1
 8000cb2:	4617      	mov	r7, r2
 8000cb4:	d95f      	bls.n	8000d76 <__udivmoddi4+0xd6>
 8000cb6:	fab2 f682 	clz	r6, r2
 8000cba:	b14e      	cbz	r6, 8000cd0 <__udivmoddi4+0x30>
 8000cbc:	f1c6 0320 	rsb	r3, r6, #32
 8000cc0:	fa01 fe06 	lsl.w	lr, r1, r6
 8000cc4:	40b7      	lsls	r7, r6
 8000cc6:	40b4      	lsls	r4, r6
 8000cc8:	fa20 f303 	lsr.w	r3, r0, r3
 8000ccc:	ea43 0e0e 	orr.w	lr, r3, lr
 8000cd0:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cd4:	fa1f fc87 	uxth.w	ip, r7
 8000cd8:	0c23      	lsrs	r3, r4, #16
 8000cda:	fbbe f1f8 	udiv	r1, lr, r8
 8000cde:	fb08 ee11 	mls	lr, r8, r1, lr
 8000ce2:	fb01 f20c 	mul.w	r2, r1, ip
 8000ce6:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000cea:	429a      	cmp	r2, r3
 8000cec:	d907      	bls.n	8000cfe <__udivmoddi4+0x5e>
 8000cee:	18fb      	adds	r3, r7, r3
 8000cf0:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cf4:	d202      	bcs.n	8000cfc <__udivmoddi4+0x5c>
 8000cf6:	429a      	cmp	r2, r3
 8000cf8:	f200 8154 	bhi.w	8000fa4 <__udivmoddi4+0x304>
 8000cfc:	4601      	mov	r1, r0
 8000cfe:	1a9b      	subs	r3, r3, r2
 8000d00:	b2a2      	uxth	r2, r4
 8000d02:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d06:	fb08 3310 	mls	r3, r8, r0, r3
 8000d0a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d0e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000d12:	4594      	cmp	ip, r2
 8000d14:	d90b      	bls.n	8000d2e <__udivmoddi4+0x8e>
 8000d16:	18ba      	adds	r2, r7, r2
 8000d18:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1c:	bf2c      	ite	cs
 8000d1e:	2401      	movcs	r4, #1
 8000d20:	2400      	movcc	r4, #0
 8000d22:	4594      	cmp	ip, r2
 8000d24:	d902      	bls.n	8000d2c <__udivmoddi4+0x8c>
 8000d26:	2c00      	cmp	r4, #0
 8000d28:	f000 813f 	beq.w	8000faa <__udivmoddi4+0x30a>
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d32:	eba2 020c 	sub.w	r2, r2, ip
 8000d36:	2100      	movs	r1, #0
 8000d38:	b11d      	cbz	r5, 8000d42 <__udivmoddi4+0xa2>
 8000d3a:	40f2      	lsrs	r2, r6
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	e9c5 2300 	strd	r2, r3, [r5]
 8000d42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000d46:	428b      	cmp	r3, r1
 8000d48:	d905      	bls.n	8000d56 <__udivmoddi4+0xb6>
 8000d4a:	b10d      	cbz	r5, 8000d50 <__udivmoddi4+0xb0>
 8000d4c:	e9c5 0100 	strd	r0, r1, [r5]
 8000d50:	2100      	movs	r1, #0
 8000d52:	4608      	mov	r0, r1
 8000d54:	e7f5      	b.n	8000d42 <__udivmoddi4+0xa2>
 8000d56:	fab3 f183 	clz	r1, r3
 8000d5a:	2900      	cmp	r1, #0
 8000d5c:	d14e      	bne.n	8000dfc <__udivmoddi4+0x15c>
 8000d5e:	4543      	cmp	r3, r8
 8000d60:	f0c0 8112 	bcc.w	8000f88 <__udivmoddi4+0x2e8>
 8000d64:	4282      	cmp	r2, r0
 8000d66:	f240 810f 	bls.w	8000f88 <__udivmoddi4+0x2e8>
 8000d6a:	4608      	mov	r0, r1
 8000d6c:	2d00      	cmp	r5, #0
 8000d6e:	d0e8      	beq.n	8000d42 <__udivmoddi4+0xa2>
 8000d70:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d74:	e7e5      	b.n	8000d42 <__udivmoddi4+0xa2>
 8000d76:	2a00      	cmp	r2, #0
 8000d78:	f000 80ac 	beq.w	8000ed4 <__udivmoddi4+0x234>
 8000d7c:	fab2 f682 	clz	r6, r2
 8000d80:	2e00      	cmp	r6, #0
 8000d82:	f040 80bb 	bne.w	8000efc <__udivmoddi4+0x25c>
 8000d86:	1a8b      	subs	r3, r1, r2
 8000d88:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000d8c:	b2bc      	uxth	r4, r7
 8000d8e:	2101      	movs	r1, #1
 8000d90:	0c02      	lsrs	r2, r0, #16
 8000d92:	b280      	uxth	r0, r0
 8000d94:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d98:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d9c:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000da0:	fb04 f20c 	mul.w	r2, r4, ip
 8000da4:	429a      	cmp	r2, r3
 8000da6:	d90e      	bls.n	8000dc6 <__udivmoddi4+0x126>
 8000da8:	18fb      	adds	r3, r7, r3
 8000daa:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dae:	bf2c      	ite	cs
 8000db0:	f04f 0901 	movcs.w	r9, #1
 8000db4:	f04f 0900 	movcc.w	r9, #0
 8000db8:	429a      	cmp	r2, r3
 8000dba:	d903      	bls.n	8000dc4 <__udivmoddi4+0x124>
 8000dbc:	f1b9 0f00 	cmp.w	r9, #0
 8000dc0:	f000 80ec 	beq.w	8000f9c <__udivmoddi4+0x2fc>
 8000dc4:	46c4      	mov	ip, r8
 8000dc6:	1a9b      	subs	r3, r3, r2
 8000dc8:	fbb3 f8fe 	udiv	r8, r3, lr
 8000dcc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000dd0:	fb04 f408 	mul.w	r4, r4, r8
 8000dd4:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000dd8:	4294      	cmp	r4, r2
 8000dda:	d90b      	bls.n	8000df4 <__udivmoddi4+0x154>
 8000ddc:	18ba      	adds	r2, r7, r2
 8000dde:	f108 33ff 	add.w	r3, r8, #4294967295
 8000de2:	bf2c      	ite	cs
 8000de4:	2001      	movcs	r0, #1
 8000de6:	2000      	movcc	r0, #0
 8000de8:	4294      	cmp	r4, r2
 8000dea:	d902      	bls.n	8000df2 <__udivmoddi4+0x152>
 8000dec:	2800      	cmp	r0, #0
 8000dee:	f000 80d1 	beq.w	8000f94 <__udivmoddi4+0x2f4>
 8000df2:	4698      	mov	r8, r3
 8000df4:	1b12      	subs	r2, r2, r4
 8000df6:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000dfa:	e79d      	b.n	8000d38 <__udivmoddi4+0x98>
 8000dfc:	f1c1 0620 	rsb	r6, r1, #32
 8000e00:	408b      	lsls	r3, r1
 8000e02:	fa08 f401 	lsl.w	r4, r8, r1
 8000e06:	fa00 f901 	lsl.w	r9, r0, r1
 8000e0a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e0e:	fa28 f806 	lsr.w	r8, r8, r6
 8000e12:	408a      	lsls	r2, r1
 8000e14:	431f      	orrs	r7, r3
 8000e16:	fa20 f306 	lsr.w	r3, r0, r6
 8000e1a:	0c38      	lsrs	r0, r7, #16
 8000e1c:	4323      	orrs	r3, r4
 8000e1e:	fa1f fc87 	uxth.w	ip, r7
 8000e22:	0c1c      	lsrs	r4, r3, #16
 8000e24:	fbb8 fef0 	udiv	lr, r8, r0
 8000e28:	fb00 881e 	mls	r8, r0, lr, r8
 8000e2c:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000e30:	fb0e f80c 	mul.w	r8, lr, ip
 8000e34:	45a0      	cmp	r8, r4
 8000e36:	d90e      	bls.n	8000e56 <__udivmoddi4+0x1b6>
 8000e38:	193c      	adds	r4, r7, r4
 8000e3a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e3e:	bf2c      	ite	cs
 8000e40:	f04f 0b01 	movcs.w	fp, #1
 8000e44:	f04f 0b00 	movcc.w	fp, #0
 8000e48:	45a0      	cmp	r8, r4
 8000e4a:	d903      	bls.n	8000e54 <__udivmoddi4+0x1b4>
 8000e4c:	f1bb 0f00 	cmp.w	fp, #0
 8000e50:	f000 80b8 	beq.w	8000fc4 <__udivmoddi4+0x324>
 8000e54:	46d6      	mov	lr, sl
 8000e56:	eba4 0408 	sub.w	r4, r4, r8
 8000e5a:	fa1f f883 	uxth.w	r8, r3
 8000e5e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e62:	fb00 4413 	mls	r4, r0, r3, r4
 8000e66:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e6a:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000e6e:	45a4      	cmp	ip, r4
 8000e70:	d90e      	bls.n	8000e90 <__udivmoddi4+0x1f0>
 8000e72:	193c      	adds	r4, r7, r4
 8000e74:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e78:	bf2c      	ite	cs
 8000e7a:	f04f 0801 	movcs.w	r8, #1
 8000e7e:	f04f 0800 	movcc.w	r8, #0
 8000e82:	45a4      	cmp	ip, r4
 8000e84:	d903      	bls.n	8000e8e <__udivmoddi4+0x1ee>
 8000e86:	f1b8 0f00 	cmp.w	r8, #0
 8000e8a:	f000 809f 	beq.w	8000fcc <__udivmoddi4+0x32c>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e94:	eba4 040c 	sub.w	r4, r4, ip
 8000e98:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e9c:	4564      	cmp	r4, ip
 8000e9e:	4673      	mov	r3, lr
 8000ea0:	46e0      	mov	r8, ip
 8000ea2:	d302      	bcc.n	8000eaa <__udivmoddi4+0x20a>
 8000ea4:	d107      	bne.n	8000eb6 <__udivmoddi4+0x216>
 8000ea6:	45f1      	cmp	r9, lr
 8000ea8:	d205      	bcs.n	8000eb6 <__udivmoddi4+0x216>
 8000eaa:	ebbe 0302 	subs.w	r3, lr, r2
 8000eae:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000eb2:	3801      	subs	r0, #1
 8000eb4:	46e0      	mov	r8, ip
 8000eb6:	b15d      	cbz	r5, 8000ed0 <__udivmoddi4+0x230>
 8000eb8:	ebb9 0203 	subs.w	r2, r9, r3
 8000ebc:	eb64 0408 	sbc.w	r4, r4, r8
 8000ec0:	fa04 f606 	lsl.w	r6, r4, r6
 8000ec4:	fa22 f301 	lsr.w	r3, r2, r1
 8000ec8:	40cc      	lsrs	r4, r1
 8000eca:	431e      	orrs	r6, r3
 8000ecc:	e9c5 6400 	strd	r6, r4, [r5]
 8000ed0:	2100      	movs	r1, #0
 8000ed2:	e736      	b.n	8000d42 <__udivmoddi4+0xa2>
 8000ed4:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ed8:	0c01      	lsrs	r1, r0, #16
 8000eda:	4614      	mov	r4, r2
 8000edc:	b280      	uxth	r0, r0
 8000ede:	4696      	mov	lr, r2
 8000ee0:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000ee4:	2620      	movs	r6, #32
 8000ee6:	4690      	mov	r8, r2
 8000ee8:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000eec:	4610      	mov	r0, r2
 8000eee:	fbb1 f1f2 	udiv	r1, r1, r2
 8000ef2:	eba3 0308 	sub.w	r3, r3, r8
 8000ef6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000efa:	e74b      	b.n	8000d94 <__udivmoddi4+0xf4>
 8000efc:	40b7      	lsls	r7, r6
 8000efe:	f1c6 0320 	rsb	r3, r6, #32
 8000f02:	fa01 f206 	lsl.w	r2, r1, r6
 8000f06:	fa21 f803 	lsr.w	r8, r1, r3
 8000f0a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f0e:	fa20 f303 	lsr.w	r3, r0, r3
 8000f12:	b2bc      	uxth	r4, r7
 8000f14:	40b0      	lsls	r0, r6
 8000f16:	4313      	orrs	r3, r2
 8000f18:	0c02      	lsrs	r2, r0, #16
 8000f1a:	0c19      	lsrs	r1, r3, #16
 8000f1c:	b280      	uxth	r0, r0
 8000f1e:	fbb8 f9fe 	udiv	r9, r8, lr
 8000f22:	fb0e 8819 	mls	r8, lr, r9, r8
 8000f26:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000f2a:	fb09 f804 	mul.w	r8, r9, r4
 8000f2e:	4588      	cmp	r8, r1
 8000f30:	d951      	bls.n	8000fd6 <__udivmoddi4+0x336>
 8000f32:	1879      	adds	r1, r7, r1
 8000f34:	f109 3cff 	add.w	ip, r9, #4294967295
 8000f38:	bf2c      	ite	cs
 8000f3a:	f04f 0a01 	movcs.w	sl, #1
 8000f3e:	f04f 0a00 	movcc.w	sl, #0
 8000f42:	4588      	cmp	r8, r1
 8000f44:	d902      	bls.n	8000f4c <__udivmoddi4+0x2ac>
 8000f46:	f1ba 0f00 	cmp.w	sl, #0
 8000f4a:	d031      	beq.n	8000fb0 <__udivmoddi4+0x310>
 8000f4c:	eba1 0108 	sub.w	r1, r1, r8
 8000f50:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f54:	fb09 f804 	mul.w	r8, r9, r4
 8000f58:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f5c:	b29b      	uxth	r3, r3
 8000f5e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f62:	4543      	cmp	r3, r8
 8000f64:	d235      	bcs.n	8000fd2 <__udivmoddi4+0x332>
 8000f66:	18fb      	adds	r3, r7, r3
 8000f68:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f6c:	bf2c      	ite	cs
 8000f6e:	f04f 0a01 	movcs.w	sl, #1
 8000f72:	f04f 0a00 	movcc.w	sl, #0
 8000f76:	4543      	cmp	r3, r8
 8000f78:	d2bb      	bcs.n	8000ef2 <__udivmoddi4+0x252>
 8000f7a:	f1ba 0f00 	cmp.w	sl, #0
 8000f7e:	d1b8      	bne.n	8000ef2 <__udivmoddi4+0x252>
 8000f80:	f1a9 0102 	sub.w	r1, r9, #2
 8000f84:	443b      	add	r3, r7
 8000f86:	e7b4      	b.n	8000ef2 <__udivmoddi4+0x252>
 8000f88:	1a84      	subs	r4, r0, r2
 8000f8a:	eb68 0203 	sbc.w	r2, r8, r3
 8000f8e:	2001      	movs	r0, #1
 8000f90:	4696      	mov	lr, r2
 8000f92:	e6eb      	b.n	8000d6c <__udivmoddi4+0xcc>
 8000f94:	443a      	add	r2, r7
 8000f96:	f1a8 0802 	sub.w	r8, r8, #2
 8000f9a:	e72b      	b.n	8000df4 <__udivmoddi4+0x154>
 8000f9c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa0:	443b      	add	r3, r7
 8000fa2:	e710      	b.n	8000dc6 <__udivmoddi4+0x126>
 8000fa4:	3902      	subs	r1, #2
 8000fa6:	443b      	add	r3, r7
 8000fa8:	e6a9      	b.n	8000cfe <__udivmoddi4+0x5e>
 8000faa:	443a      	add	r2, r7
 8000fac:	3802      	subs	r0, #2
 8000fae:	e6be      	b.n	8000d2e <__udivmoddi4+0x8e>
 8000fb0:	eba7 0808 	sub.w	r8, r7, r8
 8000fb4:	f1a9 0c02 	sub.w	ip, r9, #2
 8000fb8:	4441      	add	r1, r8
 8000fba:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fbe:	fb09 f804 	mul.w	r8, r9, r4
 8000fc2:	e7c9      	b.n	8000f58 <__udivmoddi4+0x2b8>
 8000fc4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000fc8:	443c      	add	r4, r7
 8000fca:	e744      	b.n	8000e56 <__udivmoddi4+0x1b6>
 8000fcc:	3b02      	subs	r3, #2
 8000fce:	443c      	add	r4, r7
 8000fd0:	e75e      	b.n	8000e90 <__udivmoddi4+0x1f0>
 8000fd2:	4649      	mov	r1, r9
 8000fd4:	e78d      	b.n	8000ef2 <__udivmoddi4+0x252>
 8000fd6:	eba1 0108 	sub.w	r1, r1, r8
 8000fda:	46cc      	mov	ip, r9
 8000fdc:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe0:	fb09 f804 	mul.w	r8, r9, r4
 8000fe4:	e7b8      	b.n	8000f58 <__udivmoddi4+0x2b8>
 8000fe6:	bf00      	nop

08000fe8 <__aeabi_idiv0>:
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	0000      	movs	r0, r0
	...

08000ff0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b088      	sub	sp, #32
 8000ff4:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ff6:	f001 faeb 	bl	80025d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ffa:	f000 fae7 	bl	80015cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ffe:	f000 fc1f 	bl	8001840 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001002:	f000 fb45 	bl	8001690 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8001006:	f000 fb83 	bl	8001710 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800100a:	f000 fbcd 	bl	80017a8 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  //------------ACELEROMETRO--------------
  datos.startMeasure=false;
 800100e:	4ba6      	ldr	r3, [pc, #664]	@ (80012a8 <main+0x2b8>)
 8001010:	2200      	movs	r2, #0
 8001012:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  datos.x_axis=0;
 8001016:	4ba4      	ldr	r3, [pc, #656]	@ (80012a8 <main+0x2b8>)
 8001018:	f04f 0200 	mov.w	r2, #0
 800101c:	601a      	str	r2, [r3, #0]
  datos.y_axis=0;
 800101e:	4ba2      	ldr	r3, [pc, #648]	@ (80012a8 <main+0x2b8>)
 8001020:	f04f 0200 	mov.w	r2, #0
 8001024:	605a      	str	r2, [r3, #4]
  datos.z_axis=0;
 8001026:	4ba0      	ldr	r3, [pc, #640]	@ (80012a8 <main+0x2b8>)
 8001028:	f04f 0200 	mov.w	r2, #0
 800102c:	609a      	str	r2, [r3, #8]
  datos.acelX_filtrada=0;
 800102e:	4b9e      	ldr	r3, [pc, #632]	@ (80012a8 <main+0x2b8>)
 8001030:	f04f 0200 	mov.w	r2, #0
 8001034:	60da      	str	r2, [r3, #12]
  datos.acelY_filtrada=0;
 8001036:	4b9c      	ldr	r3, [pc, #624]	@ (80012a8 <main+0x2b8>)
 8001038:	f04f 0200 	mov.w	r2, #0
 800103c:	611a      	str	r2, [r3, #16]
  datos.acelZ_filtrada=0;
 800103e:	4b9a      	ldr	r3, [pc, #616]	@ (80012a8 <main+0x2b8>)
 8001040:	f04f 0200 	mov.w	r2, #0
 8001044:	615a      	str	r2, [r3, #20]
  datos.deltaX=0;
 8001046:	4b98      	ldr	r3, [pc, #608]	@ (80012a8 <main+0x2b8>)
 8001048:	f04f 0200 	mov.w	r2, #0
 800104c:	619a      	str	r2, [r3, #24]
  datos.deltaY=0;
 800104e:	4b96      	ldr	r3, [pc, #600]	@ (80012a8 <main+0x2b8>)
 8001050:	f04f 0200 	mov.w	r2, #0
 8001054:	61da      	str	r2, [r3, #28]
  datos.deltaZ=0;
 8001056:	4b94      	ldr	r3, [pc, #592]	@ (80012a8 <main+0x2b8>)
 8001058:	f04f 0200 	mov.w	r2, #0
 800105c:	621a      	str	r2, [r3, #32]
  datos.prevX=0;
 800105e:	4b92      	ldr	r3, [pc, #584]	@ (80012a8 <main+0x2b8>)
 8001060:	f04f 0200 	mov.w	r2, #0
 8001064:	625a      	str	r2, [r3, #36]	@ 0x24
  datos.prevY=0;
 8001066:	4b90      	ldr	r3, [pc, #576]	@ (80012a8 <main+0x2b8>)
 8001068:	f04f 0200 	mov.w	r2, #0
 800106c:	629a      	str	r2, [r3, #40]	@ 0x28

  HAL_I2C_Mem_Read(&hi2c1, ADXL345_ADDR, REG_DEVID, 1, &acelerometro.ID, 1, 100);
 800106e:	2364      	movs	r3, #100	@ 0x64
 8001070:	9302      	str	r3, [sp, #8]
 8001072:	2301      	movs	r3, #1
 8001074:	9301      	str	r3, [sp, #4]
 8001076:	4b8d      	ldr	r3, [pc, #564]	@ (80012ac <main+0x2bc>)
 8001078:	9300      	str	r3, [sp, #0]
 800107a:	2301      	movs	r3, #1
 800107c:	2200      	movs	r2, #0
 800107e:	21a6      	movs	r1, #166	@ 0xa6
 8001080:	488b      	ldr	r0, [pc, #556]	@ (80012b0 <main+0x2c0>)
 8001082:	f002 facd 	bl	8003620 <HAL_I2C_Mem_Read>
  if (acelerometro.ID==0xE5) {
 8001086:	4b89      	ldr	r3, [pc, #548]	@ (80012ac <main+0x2bc>)
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	2be5      	cmp	r3, #229	@ 0xe5
 800108c:	d103      	bne.n	8001096 <main+0xa6>
	  acelerometro.deviceReady=true;
 800108e:	4b87      	ldr	r3, [pc, #540]	@ (80012ac <main+0x2bc>)
 8001090:	2201      	movs	r2, #1
 8001092:	705a      	strb	r2, [r3, #1]
 8001094:	e002      	b.n	800109c <main+0xac>
  } else{
	  acelerometro.deviceReady=false;
 8001096:	4b85      	ldr	r3, [pc, #532]	@ (80012ac <main+0x2bc>)
 8001098:	2200      	movs	r2, #0
 800109a:	705a      	strb	r2, [r3, #1]
  }

  if(acelerometro.deviceReady){
 800109c:	4b83      	ldr	r3, [pc, #524]	@ (80012ac <main+0x2bc>)
 800109e:	785b      	ldrb	r3, [r3, #1]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d001      	beq.n	80010a8 <main+0xb8>
	  ADXL_Init(); //configuracion de acelerometro
 80010a4:	f000 fc30 	bl	8001908 <ADXL_Init>
  }

  //----------------CALIDAD AIRE----------------
  ENS160_Init();
 80010a8:	f000 fcea 	bl	8001a80 <ENS160_Init>
  if (ens160.deviceReady1){
 80010ac:	4b81      	ldr	r3, [pc, #516]	@ (80012b4 <main+0x2c4>)
 80010ae:	799b      	ldrb	r3, [r3, #6]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d001      	beq.n	80010b8 <main+0xc8>
	ENS160_ConfigReg();
 80010b4:	f000 fd24 	bl	8001b00 <ENS160_ConfigReg>
  }

  AHT21_Init();
 80010b8:	f000 fd60 	bl	8001b7c <AHT21_Init>
	  //------------ACEELEROMETRO----------------
	  //obtencion de datos crudos
		uint8_t buffer[2];

		// Leer X
		HAL_I2C_Mem_Read(&hi2c1, ADXL345_ADDR, REG_DATAX0, 1, buffer, 2, 100);
 80010bc:	2364      	movs	r3, #100	@ 0x64
 80010be:	9302      	str	r3, [sp, #8]
 80010c0:	2302      	movs	r3, #2
 80010c2:	9301      	str	r3, [sp, #4]
 80010c4:	1d3b      	adds	r3, r7, #4
 80010c6:	9300      	str	r3, [sp, #0]
 80010c8:	2301      	movs	r3, #1
 80010ca:	2232      	movs	r2, #50	@ 0x32
 80010cc:	21a6      	movs	r1, #166	@ 0xa6
 80010ce:	4878      	ldr	r0, [pc, #480]	@ (80012b0 <main+0x2c0>)
 80010d0:	f002 faa6 	bl	8003620 <HAL_I2C_Mem_Read>
		acelerometro.rawX = (buffer[1] << 8 | buffer[0]);
 80010d4:	797b      	ldrb	r3, [r7, #5]
 80010d6:	b21b      	sxth	r3, r3
 80010d8:	021b      	lsls	r3, r3, #8
 80010da:	b21a      	sxth	r2, r3
 80010dc:	793b      	ldrb	r3, [r7, #4]
 80010de:	b21b      	sxth	r3, r3
 80010e0:	4313      	orrs	r3, r2
 80010e2:	b21a      	sxth	r2, r3
 80010e4:	4b71      	ldr	r3, [pc, #452]	@ (80012ac <main+0x2bc>)
 80010e6:	815a      	strh	r2, [r3, #10]

		// Leer Y
		HAL_I2C_Mem_Read(&hi2c1, ADXL345_ADDR, REG_DATAY0, 1, buffer, 2, 100);
 80010e8:	2364      	movs	r3, #100	@ 0x64
 80010ea:	9302      	str	r3, [sp, #8]
 80010ec:	2302      	movs	r3, #2
 80010ee:	9301      	str	r3, [sp, #4]
 80010f0:	1d3b      	adds	r3, r7, #4
 80010f2:	9300      	str	r3, [sp, #0]
 80010f4:	2301      	movs	r3, #1
 80010f6:	2234      	movs	r2, #52	@ 0x34
 80010f8:	21a6      	movs	r1, #166	@ 0xa6
 80010fa:	486d      	ldr	r0, [pc, #436]	@ (80012b0 <main+0x2c0>)
 80010fc:	f002 fa90 	bl	8003620 <HAL_I2C_Mem_Read>
		acelerometro.rawY =(buffer[1] << 8 | buffer[0]);
 8001100:	797b      	ldrb	r3, [r7, #5]
 8001102:	b21b      	sxth	r3, r3
 8001104:	021b      	lsls	r3, r3, #8
 8001106:	b21a      	sxth	r2, r3
 8001108:	793b      	ldrb	r3, [r7, #4]
 800110a:	b21b      	sxth	r3, r3
 800110c:	4313      	orrs	r3, r2
 800110e:	b21a      	sxth	r2, r3
 8001110:	4b66      	ldr	r3, [pc, #408]	@ (80012ac <main+0x2bc>)
 8001112:	819a      	strh	r2, [r3, #12]

		//Leer Z
		HAL_I2C_Mem_Read(&hi2c1, ADXL345_ADDR, REG_DATAZ0, 1, buffer, 2, 100);
 8001114:	2364      	movs	r3, #100	@ 0x64
 8001116:	9302      	str	r3, [sp, #8]
 8001118:	2302      	movs	r3, #2
 800111a:	9301      	str	r3, [sp, #4]
 800111c:	1d3b      	adds	r3, r7, #4
 800111e:	9300      	str	r3, [sp, #0]
 8001120:	2301      	movs	r3, #1
 8001122:	2236      	movs	r2, #54	@ 0x36
 8001124:	21a6      	movs	r1, #166	@ 0xa6
 8001126:	4862      	ldr	r0, [pc, #392]	@ (80012b0 <main+0x2c0>)
 8001128:	f002 fa7a 	bl	8003620 <HAL_I2C_Mem_Read>
		acelerometro.rawZ = (buffer[1] << 8 | buffer[0]);
 800112c:	797b      	ldrb	r3, [r7, #5]
 800112e:	b21b      	sxth	r3, r3
 8001130:	021b      	lsls	r3, r3, #8
 8001132:	b21a      	sxth	r2, r3
 8001134:	793b      	ldrb	r3, [r7, #4]
 8001136:	b21b      	sxth	r3, r3
 8001138:	4313      	orrs	r3, r2
 800113a:	b21a      	sxth	r2, r3
 800113c:	4b5b      	ldr	r3, [pc, #364]	@ (80012ac <main+0x2bc>)
 800113e:	81da      	strh	r2, [r3, #14]

		Value_Conversion();
 8001140:	f000 fc1e 	bl	8001980 <Value_Conversion>
		Send_USART();
 8001144:	f000 fea4 	bl	8001e90 <Send_USART>

		datos.acelX_filtrada = filtroSuavizado(datos.x_axis, datos.acelX_filtrada);
 8001148:	4b57      	ldr	r3, [pc, #348]	@ (80012a8 <main+0x2b8>)
 800114a:	edd3 7a00 	vldr	s15, [r3]
 800114e:	4b56      	ldr	r3, [pc, #344]	@ (80012a8 <main+0x2b8>)
 8001150:	ed93 7a03 	vldr	s14, [r3, #12]
 8001154:	eef0 0a47 	vmov.f32	s1, s14
 8001158:	eeb0 0a67 	vmov.f32	s0, s15
 800115c:	f000 fc58 	bl	8001a10 <filtroSuavizado>
 8001160:	eef0 7a40 	vmov.f32	s15, s0
 8001164:	4b50      	ldr	r3, [pc, #320]	@ (80012a8 <main+0x2b8>)
 8001166:	edc3 7a03 	vstr	s15, [r3, #12]
		datos.acelY_filtrada = filtroSuavizado(datos.y_axis, datos.acelY_filtrada);
 800116a:	4b4f      	ldr	r3, [pc, #316]	@ (80012a8 <main+0x2b8>)
 800116c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001170:	4b4d      	ldr	r3, [pc, #308]	@ (80012a8 <main+0x2b8>)
 8001172:	ed93 7a04 	vldr	s14, [r3, #16]
 8001176:	eef0 0a47 	vmov.f32	s1, s14
 800117a:	eeb0 0a67 	vmov.f32	s0, s15
 800117e:	f000 fc47 	bl	8001a10 <filtroSuavizado>
 8001182:	eef0 7a40 	vmov.f32	s15, s0
 8001186:	4b48      	ldr	r3, [pc, #288]	@ (80012a8 <main+0x2b8>)
 8001188:	edc3 7a04 	vstr	s15, [r3, #16]
		datos.acelZ_filtrada = filtroSuavizado(datos.z_axis, datos.acelZ_filtrada);
 800118c:	4b46      	ldr	r3, [pc, #280]	@ (80012a8 <main+0x2b8>)
 800118e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001192:	4b45      	ldr	r3, [pc, #276]	@ (80012a8 <main+0x2b8>)
 8001194:	ed93 7a05 	vldr	s14, [r3, #20]
 8001198:	eef0 0a47 	vmov.f32	s1, s14
 800119c:	eeb0 0a67 	vmov.f32	s0, s15
 80011a0:	f000 fc36 	bl	8001a10 <filtroSuavizado>
 80011a4:	eef0 7a40 	vmov.f32	s15, s0
 80011a8:	4b3f      	ldr	r3, [pc, #252]	@ (80012a8 <main+0x2b8>)
 80011aa:	edc3 7a05 	vstr	s15, [r3, #20]


		// Calcular deltas
		datos.deltaX = datos.acelX_filtrada - datos.prevX;
 80011ae:	4b3e      	ldr	r3, [pc, #248]	@ (80012a8 <main+0x2b8>)
 80011b0:	ed93 7a03 	vldr	s14, [r3, #12]
 80011b4:	4b3c      	ldr	r3, [pc, #240]	@ (80012a8 <main+0x2b8>)
 80011b6:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80011ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011be:	4b3a      	ldr	r3, [pc, #232]	@ (80012a8 <main+0x2b8>)
 80011c0:	edc3 7a06 	vstr	s15, [r3, #24]
		datos.deltaY = datos.acelY_filtrada - datos.prevY;
 80011c4:	4b38      	ldr	r3, [pc, #224]	@ (80012a8 <main+0x2b8>)
 80011c6:	ed93 7a04 	vldr	s14, [r3, #16]
 80011ca:	4b37      	ldr	r3, [pc, #220]	@ (80012a8 <main+0x2b8>)
 80011cc:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80011d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011d4:	4b34      	ldr	r3, [pc, #208]	@ (80012a8 <main+0x2b8>)
 80011d6:	edc3 7a07 	vstr	s15, [r3, #28]

		datos.prevX = datos.acelX_filtrada;
 80011da:	4b33      	ldr	r3, [pc, #204]	@ (80012a8 <main+0x2b8>)
 80011dc:	68db      	ldr	r3, [r3, #12]
 80011de:	4a32      	ldr	r2, [pc, #200]	@ (80012a8 <main+0x2b8>)
 80011e0:	6253      	str	r3, [r2, #36]	@ 0x24
		datos.prevY = datos.acelY_filtrada;
 80011e2:	4b31      	ldr	r3, [pc, #196]	@ (80012a8 <main+0x2b8>)
 80011e4:	691b      	ldr	r3, [r3, #16]
 80011e6:	4a30      	ldr	r2, [pc, #192]	@ (80012a8 <main+0x2b8>)
 80011e8:	6293      	str	r3, [r2, #40]	@ 0x28

		// Magnitud lateral (evitar gravedad)
		float magnitudLateral = sqrt(datos.deltaX*datos.deltaX + datos.deltaY*datos.deltaY);
 80011ea:	4b2f      	ldr	r3, [pc, #188]	@ (80012a8 <main+0x2b8>)
 80011ec:	ed93 7a06 	vldr	s14, [r3, #24]
 80011f0:	4b2d      	ldr	r3, [pc, #180]	@ (80012a8 <main+0x2b8>)
 80011f2:	edd3 7a06 	vldr	s15, [r3, #24]
 80011f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011fa:	4b2b      	ldr	r3, [pc, #172]	@ (80012a8 <main+0x2b8>)
 80011fc:	edd3 6a07 	vldr	s13, [r3, #28]
 8001200:	4b29      	ldr	r3, [pc, #164]	@ (80012a8 <main+0x2b8>)
 8001202:	edd3 7a07 	vldr	s15, [r3, #28]
 8001206:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800120a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800120e:	ee17 0a90 	vmov	r0, s15
 8001212:	f7ff f9ad 	bl	8000570 <__aeabi_f2d>
 8001216:	4602      	mov	r2, r0
 8001218:	460b      	mov	r3, r1
 800121a:	ec43 2b10 	vmov	d0, r2, r3
 800121e:	f009 fed9 	bl	800afd4 <sqrt>
 8001222:	ec53 2b10 	vmov	r2, r3, d0
 8001226:	4610      	mov	r0, r2
 8001228:	4619      	mov	r1, r3
 800122a:	f7ff fcd1 	bl	8000bd0 <__aeabi_d2f>
 800122e:	4603      	mov	r3, r0
 8001230:	60fb      	str	r3, [r7, #12]

		// Deteccin
		if (magnitudLateral > 0.01 && magnitudLateral < 0.03) {
 8001232:	68f8      	ldr	r0, [r7, #12]
 8001234:	f7ff f99c 	bl	8000570 <__aeabi_f2d>
 8001238:	a317      	add	r3, pc, #92	@ (adr r3, 8001298 <main+0x2a8>)
 800123a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800123e:	f7ff fc7f 	bl	8000b40 <__aeabi_dcmpgt>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d03f      	beq.n	80012c8 <main+0x2d8>
 8001248:	68f8      	ldr	r0, [r7, #12]
 800124a:	f7ff f991 	bl	8000570 <__aeabi_f2d>
 800124e:	a314      	add	r3, pc, #80	@ (adr r3, 80012a0 <main+0x2b0>)
 8001250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001254:	f7ff fc56 	bl	8000b04 <__aeabi_dcmplt>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d034      	beq.n	80012c8 <main+0x2d8>
			snprintf((char*)tx.bytes, sizeof(tx.bytes), "TEMBLOR LEVE DETECTADO\r\n");
 800125e:	4a16      	ldr	r2, [pc, #88]	@ (80012b8 <main+0x2c8>)
 8001260:	2164      	movs	r1, #100	@ 0x64
 8001262:	4816      	ldr	r0, [pc, #88]	@ (80012bc <main+0x2cc>)
 8001264:	f007 fd54 	bl	8008d10 <sniprintf>
			HAL_UART_Transmit(&huart3, tx.bytes, strlen((char*)tx.bytes), 1000);
 8001268:	4814      	ldr	r0, [pc, #80]	@ (80012bc <main+0x2cc>)
 800126a:	f7ff f815 	bl	8000298 <strlen>
 800126e:	4603      	mov	r3, r0
 8001270:	b29a      	uxth	r2, r3
 8001272:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001276:	4911      	ldr	r1, [pc, #68]	@ (80012bc <main+0x2cc>)
 8001278:	4811      	ldr	r0, [pc, #68]	@ (80012c0 <main+0x2d0>)
 800127a:	f005 ff87 	bl	800718c <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, tx.bytes, strlen((char*)tx.bytes), 1000);
 800127e:	480f      	ldr	r0, [pc, #60]	@ (80012bc <main+0x2cc>)
 8001280:	f7ff f80a 	bl	8000298 <strlen>
 8001284:	4603      	mov	r3, r0
 8001286:	b29a      	uxth	r2, r3
 8001288:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800128c:	490b      	ldr	r1, [pc, #44]	@ (80012bc <main+0x2cc>)
 800128e:	480d      	ldr	r0, [pc, #52]	@ (80012c4 <main+0x2d4>)
 8001290:	f005 ff7c 	bl	800718c <HAL_UART_Transmit>
		if (magnitudLateral > 0.01 && magnitudLateral < 0.03) {
 8001294:	e06e      	b.n	8001374 <main+0x384>
 8001296:	bf00      	nop
 8001298:	47ae147b 	.word	0x47ae147b
 800129c:	3f847ae1 	.word	0x3f847ae1
 80012a0:	eb851eb8 	.word	0xeb851eb8
 80012a4:	3f9eb851 	.word	0x3f9eb851
 80012a8:	200001f0 	.word	0x200001f0
 80012ac:	20000220 	.word	0x20000220
 80012b0:	200002bc 	.word	0x200002bc
 80012b4:	2000029c 	.word	0x2000029c
 80012b8:	0800b1f8 	.word	0x0800b1f8
 80012bc:	20000234 	.word	0x20000234
 80012c0:	200003a4 	.word	0x200003a4
 80012c4:	20000310 	.word	0x20000310


		}

		else if (magnitudLateral >= 0.03 && magnitudLateral < 0.05) {
 80012c8:	68f8      	ldr	r0, [r7, #12]
 80012ca:	f7ff f951 	bl	8000570 <__aeabi_f2d>
 80012ce:	a3bb      	add	r3, pc, #748	@ (adr r3, 80015bc <main+0x5cc>)
 80012d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012d4:	f7ff fc2a 	bl	8000b2c <__aeabi_dcmpge>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d026      	beq.n	800132c <main+0x33c>
 80012de:	68f8      	ldr	r0, [r7, #12]
 80012e0:	f7ff f946 	bl	8000570 <__aeabi_f2d>
 80012e4:	a3b7      	add	r3, pc, #732	@ (adr r3, 80015c4 <main+0x5d4>)
 80012e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012ea:	f7ff fc0b 	bl	8000b04 <__aeabi_dcmplt>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d01b      	beq.n	800132c <main+0x33c>
			snprintf((char*)tx.bytes, sizeof(tx.bytes), "TEMBLOR FUERTE DETECTADO\r\n");
 80012f4:	4aa4      	ldr	r2, [pc, #656]	@ (8001588 <main+0x598>)
 80012f6:	2164      	movs	r1, #100	@ 0x64
 80012f8:	48a4      	ldr	r0, [pc, #656]	@ (800158c <main+0x59c>)
 80012fa:	f007 fd09 	bl	8008d10 <sniprintf>
			HAL_UART_Transmit(&huart3, tx.bytes, strlen((char*)tx.bytes), 1000);
 80012fe:	48a3      	ldr	r0, [pc, #652]	@ (800158c <main+0x59c>)
 8001300:	f7fe ffca 	bl	8000298 <strlen>
 8001304:	4603      	mov	r3, r0
 8001306:	b29a      	uxth	r2, r3
 8001308:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800130c:	499f      	ldr	r1, [pc, #636]	@ (800158c <main+0x59c>)
 800130e:	48a0      	ldr	r0, [pc, #640]	@ (8001590 <main+0x5a0>)
 8001310:	f005 ff3c 	bl	800718c <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, tx.bytes, strlen((char*)tx.bytes), 1000);
 8001314:	489d      	ldr	r0, [pc, #628]	@ (800158c <main+0x59c>)
 8001316:	f7fe ffbf 	bl	8000298 <strlen>
 800131a:	4603      	mov	r3, r0
 800131c:	b29a      	uxth	r2, r3
 800131e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001322:	499a      	ldr	r1, [pc, #616]	@ (800158c <main+0x59c>)
 8001324:	489b      	ldr	r0, [pc, #620]	@ (8001594 <main+0x5a4>)
 8001326:	f005 ff31 	bl	800718c <HAL_UART_Transmit>
		else if (magnitudLateral >= 0.03 && magnitudLateral < 0.05) {
 800132a:	e023      	b.n	8001374 <main+0x384>

		}

		else if (magnitudLateral >= 0.5) {
 800132c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001330:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001334:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001338:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800133c:	db1a      	blt.n	8001374 <main+0x384>
			snprintf((char*)tx.bytes, sizeof(tx.bytes), "ALERTA CRITICA: RIESGO ESTRUCTURAL\r\n");
 800133e:	4a96      	ldr	r2, [pc, #600]	@ (8001598 <main+0x5a8>)
 8001340:	2164      	movs	r1, #100	@ 0x64
 8001342:	4892      	ldr	r0, [pc, #584]	@ (800158c <main+0x59c>)
 8001344:	f007 fce4 	bl	8008d10 <sniprintf>
			HAL_UART_Transmit(&huart3, tx.bytes, strlen((char*)tx.bytes), 1000);
 8001348:	4890      	ldr	r0, [pc, #576]	@ (800158c <main+0x59c>)
 800134a:	f7fe ffa5 	bl	8000298 <strlen>
 800134e:	4603      	mov	r3, r0
 8001350:	b29a      	uxth	r2, r3
 8001352:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001356:	498d      	ldr	r1, [pc, #564]	@ (800158c <main+0x59c>)
 8001358:	488d      	ldr	r0, [pc, #564]	@ (8001590 <main+0x5a0>)
 800135a:	f005 ff17 	bl	800718c <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, tx.bytes, strlen((char*)tx.bytes), 1000);
 800135e:	488b      	ldr	r0, [pc, #556]	@ (800158c <main+0x59c>)
 8001360:	f7fe ff9a 	bl	8000298 <strlen>
 8001364:	4603      	mov	r3, r0
 8001366:	b29a      	uxth	r2, r3
 8001368:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800136c:	4987      	ldr	r1, [pc, #540]	@ (800158c <main+0x59c>)
 800136e:	4889      	ldr	r0, [pc, #548]	@ (8001594 <main+0x5a4>)
 8001370:	f005 ff0c 	bl	800718c <HAL_UART_Transmit>

		}


	  //------------CALIDAD DE AIRE--------------
	  if(AHT21_ReadData(&aht21.temperature, &aht21.humidity)){
 8001374:	4989      	ldr	r1, [pc, #548]	@ (800159c <main+0x5ac>)
 8001376:	488a      	ldr	r0, [pc, #552]	@ (80015a0 <main+0x5b0>)
 8001378:	f000 fc2e 	bl	8001bd8 <AHT21_ReadData>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d003      	beq.n	800138a <main+0x39a>
	  		  ENS160_SetTempHum(&aht21.temperature, &aht21.humidity); // ENS160 --> compensacin ambiental
 8001382:	4986      	ldr	r1, [pc, #536]	@ (800159c <main+0x5ac>)
 8001384:	4886      	ldr	r0, [pc, #536]	@ (80015a0 <main+0x5b0>)
 8001386:	f000 fcad 	bl	8001ce4 <ENS160_SetTempHum>
	  	  }

	  	  HAL_I2C_Mem_Read(&hi2c1, ENS160_ADDR_52, ENS160_DEVICE_STATUS, 1, &ens160.status, 1, 100);
 800138a:	2364      	movs	r3, #100	@ 0x64
 800138c:	9302      	str	r3, [sp, #8]
 800138e:	2301      	movs	r3, #1
 8001390:	9301      	str	r3, [sp, #4]
 8001392:	4b84      	ldr	r3, [pc, #528]	@ (80015a4 <main+0x5b4>)
 8001394:	9300      	str	r3, [sp, #0]
 8001396:	2301      	movs	r3, #1
 8001398:	2220      	movs	r2, #32
 800139a:	21a4      	movs	r1, #164	@ 0xa4
 800139c:	4882      	ldr	r0, [pc, #520]	@ (80015a8 <main+0x5b8>)
 800139e:	f002 f93f 	bl	8003620 <HAL_I2C_Mem_Read>
	  	  bool opmode_running = ens160.status & (1 << 7);
 80013a2:	4b82      	ldr	r3, [pc, #520]	@ (80015ac <main+0x5bc>)
 80013a4:	7adb      	ldrb	r3, [r3, #11]
 80013a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	bf14      	ite	ne
 80013ae:	2301      	movne	r3, #1
 80013b0:	2300      	moveq	r3, #0
 80013b2:	72fb      	strb	r3, [r7, #11]
	  	  bool error_detected = ens160.status & (1 << 6);
 80013b4:	4b7d      	ldr	r3, [pc, #500]	@ (80015ac <main+0x5bc>)
 80013b6:	7adb      	ldrb	r3, [r3, #11]
 80013b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80013bc:	2b00      	cmp	r3, #0
 80013be:	bf14      	ite	ne
 80013c0:	2301      	movne	r3, #1
 80013c2:	2300      	moveq	r3, #0
 80013c4:	72bb      	strb	r3, [r7, #10]
	  	  uint8_t validity_flag = (ens160.status >> 2) & 0x03;
 80013c6:	4b79      	ldr	r3, [pc, #484]	@ (80015ac <main+0x5bc>)
 80013c8:	7adb      	ldrb	r3, [r3, #11]
 80013ca:	089b      	lsrs	r3, r3, #2
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	f003 0303 	and.w	r3, r3, #3
 80013d2:	727b      	strb	r3, [r7, #9]
	  	  bool new_data = ens160.status & (1 << 1);
 80013d4:	4b75      	ldr	r3, [pc, #468]	@ (80015ac <main+0x5bc>)
 80013d6:	7adb      	ldrb	r3, [r3, #11]
 80013d8:	f003 0302 	and.w	r3, r3, #2
 80013dc:	2b00      	cmp	r3, #0
 80013de:	bf14      	ite	ne
 80013e0:	2301      	movne	r3, #1
 80013e2:	2300      	moveq	r3, #0
 80013e4:	723b      	strb	r3, [r7, #8]

	  	  // Acepta datos si NO hay error y NO es output invlido (flag 3)
	  	  if(opmode_running && !error_detected && validity_flag != 3 && new_data){
 80013e6:	7afb      	ldrb	r3, [r7, #11]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d00f      	beq.n	800140c <main+0x41c>
 80013ec:	7abb      	ldrb	r3, [r7, #10]
 80013ee:	f083 0301 	eor.w	r3, r3, #1
 80013f2:	b2db      	uxtb	r3, r3
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d009      	beq.n	800140c <main+0x41c>
 80013f8:	7a7b      	ldrb	r3, [r7, #9]
 80013fa:	2b03      	cmp	r3, #3
 80013fc:	d006      	beq.n	800140c <main+0x41c>
 80013fe:	7a3b      	ldrb	r3, [r7, #8]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d003      	beq.n	800140c <main+0x41c>
	  		  ens160.dataReady1 = true;
 8001404:	4b69      	ldr	r3, [pc, #420]	@ (80015ac <main+0x5bc>)
 8001406:	2201      	movs	r2, #1
 8001408:	71da      	strb	r2, [r3, #7]
 800140a:	e002      	b.n	8001412 <main+0x422>

	  		  // Opcional: indicar que los datos an no son 100% precisos
	  //		  ens160.isCalibrated = (validity_flag == 0);
	  	  } else {
	  		  ens160.dataReady1 = false;
 800140c:	4b67      	ldr	r3, [pc, #412]	@ (80015ac <main+0x5bc>)
 800140e:	2200      	movs	r2, #0
 8001410:	71da      	strb	r2, [r3, #7]
	  	  }

	  	  if(ens160.dataReady1){
 8001412:	4b66      	ldr	r3, [pc, #408]	@ (80015ac <main+0x5bc>)
 8001414:	79db      	ldrb	r3, [r3, #7]
 8001416:	2b00      	cmp	r3, #0
 8001418:	f43f ae50 	beq.w	80010bc <main+0xcc>
	  		  Read_ENS160_Data();
 800141c:	f000 fcd4 	bl	8001dc8 <Read_ENS160_Data>
	  		  Send_USART(); // Enviar datos por UART
 8001420:	f000 fd36 	bl	8001e90 <Send_USART>

	  		  if(ens160.tvoc > 5300 && ens160.aqi >= 4){
 8001424:	4b61      	ldr	r3, [pc, #388]	@ (80015ac <main+0x5bc>)
 8001426:	89db      	ldrh	r3, [r3, #14]
 8001428:	f241 42b4 	movw	r2, #5300	@ 0x14b4
 800142c:	4293      	cmp	r3, r2
 800142e:	d91f      	bls.n	8001470 <main+0x480>
 8001430:	4b5e      	ldr	r3, [pc, #376]	@ (80015ac <main+0x5bc>)
 8001432:	7b1b      	ldrb	r3, [r3, #12]
 8001434:	2b03      	cmp	r3, #3
 8001436:	d91b      	bls.n	8001470 <main+0x480>
	  			snprintf((char*)tx.bytes, sizeof(tx.bytes), "ALERTA CRITICA: NIVELES TOXICOS\r\n");
 8001438:	4a5d      	ldr	r2, [pc, #372]	@ (80015b0 <main+0x5c0>)
 800143a:	2164      	movs	r1, #100	@ 0x64
 800143c:	4853      	ldr	r0, [pc, #332]	@ (800158c <main+0x59c>)
 800143e:	f007 fc67 	bl	8008d10 <sniprintf>
				HAL_UART_Transmit(&huart3, tx.bytes, strlen((char*)tx.bytes), 1000);
 8001442:	4852      	ldr	r0, [pc, #328]	@ (800158c <main+0x59c>)
 8001444:	f7fe ff28 	bl	8000298 <strlen>
 8001448:	4603      	mov	r3, r0
 800144a:	b29a      	uxth	r2, r3
 800144c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001450:	494e      	ldr	r1, [pc, #312]	@ (800158c <main+0x59c>)
 8001452:	484f      	ldr	r0, [pc, #316]	@ (8001590 <main+0x5a0>)
 8001454:	f005 fe9a 	bl	800718c <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart2, tx.bytes, strlen((char*)tx.bytes), 1000);
 8001458:	484c      	ldr	r0, [pc, #304]	@ (800158c <main+0x59c>)
 800145a:	f7fe ff1d 	bl	8000298 <strlen>
 800145e:	4603      	mov	r3, r0
 8001460:	b29a      	uxth	r2, r3
 8001462:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001466:	4949      	ldr	r1, [pc, #292]	@ (800158c <main+0x59c>)
 8001468:	484a      	ldr	r0, [pc, #296]	@ (8001594 <main+0x5a4>)
 800146a:	f005 fe8f 	bl	800718c <HAL_UART_Transmit>
	  		  if(ens160.tvoc > 5300 && ens160.aqi >= 4){
 800146e:	e086      	b.n	800157e <main+0x58e>

	  		  }
	  		  else if(ens160.tvoc > 1600 && ens160.aqi >= 3){
 8001470:	4b4e      	ldr	r3, [pc, #312]	@ (80015ac <main+0x5bc>)
 8001472:	89db      	ldrh	r3, [r3, #14]
 8001474:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8001478:	d91f      	bls.n	80014ba <main+0x4ca>
 800147a:	4b4c      	ldr	r3, [pc, #304]	@ (80015ac <main+0x5bc>)
 800147c:	7b1b      	ldrb	r3, [r3, #12]
 800147e:	2b02      	cmp	r3, #2
 8001480:	d91b      	bls.n	80014ba <main+0x4ca>
	  			snprintf((char*)tx.bytes, sizeof(tx.bytes), "ALERTA CRITICA: NIVELES TOXICOS\r\n");
 8001482:	4a4b      	ldr	r2, [pc, #300]	@ (80015b0 <main+0x5c0>)
 8001484:	2164      	movs	r1, #100	@ 0x64
 8001486:	4841      	ldr	r0, [pc, #260]	@ (800158c <main+0x59c>)
 8001488:	f007 fc42 	bl	8008d10 <sniprintf>
				HAL_UART_Transmit(&huart3, tx.bytes, strlen((char*)tx.bytes), 1000);
 800148c:	483f      	ldr	r0, [pc, #252]	@ (800158c <main+0x59c>)
 800148e:	f7fe ff03 	bl	8000298 <strlen>
 8001492:	4603      	mov	r3, r0
 8001494:	b29a      	uxth	r2, r3
 8001496:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800149a:	493c      	ldr	r1, [pc, #240]	@ (800158c <main+0x59c>)
 800149c:	483c      	ldr	r0, [pc, #240]	@ (8001590 <main+0x5a0>)
 800149e:	f005 fe75 	bl	800718c <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart2, tx.bytes, strlen((char*)tx.bytes), 1000);
 80014a2:	483a      	ldr	r0, [pc, #232]	@ (800158c <main+0x59c>)
 80014a4:	f7fe fef8 	bl	8000298 <strlen>
 80014a8:	4603      	mov	r3, r0
 80014aa:	b29a      	uxth	r2, r3
 80014ac:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014b0:	4936      	ldr	r1, [pc, #216]	@ (800158c <main+0x59c>)
 80014b2:	4838      	ldr	r0, [pc, #224]	@ (8001594 <main+0x5a4>)
 80014b4:	f005 fe6a 	bl	800718c <HAL_UART_Transmit>
	  		  else if(ens160.tvoc > 1600 && ens160.aqi >= 3){
 80014b8:	e061      	b.n	800157e <main+0x58e>

	  		  }
	  		  else if(ens160.tvoc > 530 && ens160.aqi >= 2){
 80014ba:	4b3c      	ldr	r3, [pc, #240]	@ (80015ac <main+0x5bc>)
 80014bc:	89db      	ldrh	r3, [r3, #14]
 80014be:	f240 2212 	movw	r2, #530	@ 0x212
 80014c2:	4293      	cmp	r3, r2
 80014c4:	d91f      	bls.n	8001506 <main+0x516>
 80014c6:	4b39      	ldr	r3, [pc, #228]	@ (80015ac <main+0x5bc>)
 80014c8:	7b1b      	ldrb	r3, [r3, #12]
 80014ca:	2b01      	cmp	r3, #1
 80014cc:	d91b      	bls.n	8001506 <main+0x516>
	  			snprintf((char*)tx.bytes, sizeof(tx.bytes), "ALERTA CRITICA: NIVELES TOXICOS\r\n");
 80014ce:	4a38      	ldr	r2, [pc, #224]	@ (80015b0 <main+0x5c0>)
 80014d0:	2164      	movs	r1, #100	@ 0x64
 80014d2:	482e      	ldr	r0, [pc, #184]	@ (800158c <main+0x59c>)
 80014d4:	f007 fc1c 	bl	8008d10 <sniprintf>
				HAL_UART_Transmit(&huart3, tx.bytes, strlen((char*)tx.bytes), 1000);
 80014d8:	482c      	ldr	r0, [pc, #176]	@ (800158c <main+0x59c>)
 80014da:	f7fe fedd 	bl	8000298 <strlen>
 80014de:	4603      	mov	r3, r0
 80014e0:	b29a      	uxth	r2, r3
 80014e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014e6:	4929      	ldr	r1, [pc, #164]	@ (800158c <main+0x59c>)
 80014e8:	4829      	ldr	r0, [pc, #164]	@ (8001590 <main+0x5a0>)
 80014ea:	f005 fe4f 	bl	800718c <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart2, tx.bytes, strlen((char*)tx.bytes), 1000);
 80014ee:	4827      	ldr	r0, [pc, #156]	@ (800158c <main+0x59c>)
 80014f0:	f7fe fed2 	bl	8000298 <strlen>
 80014f4:	4603      	mov	r3, r0
 80014f6:	b29a      	uxth	r2, r3
 80014f8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014fc:	4923      	ldr	r1, [pc, #140]	@ (800158c <main+0x59c>)
 80014fe:	4825      	ldr	r0, [pc, #148]	@ (8001594 <main+0x5a4>)
 8001500:	f005 fe44 	bl	800718c <HAL_UART_Transmit>
	  		  else if(ens160.tvoc > 530 && ens160.aqi >= 2){
 8001504:	e03b      	b.n	800157e <main+0x58e>

	  		  }
	  		  else if(ens160.eco2>1000){
 8001506:	4b29      	ldr	r3, [pc, #164]	@ (80015ac <main+0x5bc>)
 8001508:	8a1b      	ldrh	r3, [r3, #16]
 800150a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800150e:	d91b      	bls.n	8001548 <main+0x558>
	  			snprintf((char*)tx.bytes, sizeof(tx.bytes), "VENTILAR\r\n");
 8001510:	4a28      	ldr	r2, [pc, #160]	@ (80015b4 <main+0x5c4>)
 8001512:	2164      	movs	r1, #100	@ 0x64
 8001514:	481d      	ldr	r0, [pc, #116]	@ (800158c <main+0x59c>)
 8001516:	f007 fbfb 	bl	8008d10 <sniprintf>
				HAL_UART_Transmit(&huart3, tx.bytes, strlen((char*)tx.bytes), 1000);
 800151a:	481c      	ldr	r0, [pc, #112]	@ (800158c <main+0x59c>)
 800151c:	f7fe febc 	bl	8000298 <strlen>
 8001520:	4603      	mov	r3, r0
 8001522:	b29a      	uxth	r2, r3
 8001524:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001528:	4918      	ldr	r1, [pc, #96]	@ (800158c <main+0x59c>)
 800152a:	4819      	ldr	r0, [pc, #100]	@ (8001590 <main+0x5a0>)
 800152c:	f005 fe2e 	bl	800718c <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart2, tx.bytes, strlen((char*)tx.bytes), 1000);
 8001530:	4816      	ldr	r0, [pc, #88]	@ (800158c <main+0x59c>)
 8001532:	f7fe feb1 	bl	8000298 <strlen>
 8001536:	4603      	mov	r3, r0
 8001538:	b29a      	uxth	r2, r3
 800153a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800153e:	4913      	ldr	r1, [pc, #76]	@ (800158c <main+0x59c>)
 8001540:	4814      	ldr	r0, [pc, #80]	@ (8001594 <main+0x5a4>)
 8001542:	f005 fe23 	bl	800718c <HAL_UART_Transmit>
 8001546:	e01a      	b.n	800157e <main+0x58e>

	  		  }
	  		  else{
	  			snprintf((char*)tx.bytes, sizeof(tx.bytes), "CALIDAD AIRE BUENA\r\n");
 8001548:	4a1b      	ldr	r2, [pc, #108]	@ (80015b8 <main+0x5c8>)
 800154a:	2164      	movs	r1, #100	@ 0x64
 800154c:	480f      	ldr	r0, [pc, #60]	@ (800158c <main+0x59c>)
 800154e:	f007 fbdf 	bl	8008d10 <sniprintf>
				HAL_UART_Transmit(&huart3, tx.bytes, strlen((char*)tx.bytes), 1000);
 8001552:	480e      	ldr	r0, [pc, #56]	@ (800158c <main+0x59c>)
 8001554:	f7fe fea0 	bl	8000298 <strlen>
 8001558:	4603      	mov	r3, r0
 800155a:	b29a      	uxth	r2, r3
 800155c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001560:	490a      	ldr	r1, [pc, #40]	@ (800158c <main+0x59c>)
 8001562:	480b      	ldr	r0, [pc, #44]	@ (8001590 <main+0x5a0>)
 8001564:	f005 fe12 	bl	800718c <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart2, tx.bytes, strlen((char*)tx.bytes), 1000);
 8001568:	4808      	ldr	r0, [pc, #32]	@ (800158c <main+0x59c>)
 800156a:	f7fe fe95 	bl	8000298 <strlen>
 800156e:	4603      	mov	r3, r0
 8001570:	b29a      	uxth	r2, r3
 8001572:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001576:	4905      	ldr	r1, [pc, #20]	@ (800158c <main+0x59c>)
 8001578:	4806      	ldr	r0, [pc, #24]	@ (8001594 <main+0x5a4>)
 800157a:	f005 fe07 	bl	800718c <HAL_UART_Transmit>

	  		  }

	  		  ens160.dataReady1 = false; // Opcional: limpiar bandera para esperar prxima lectura
 800157e:	4b0b      	ldr	r3, [pc, #44]	@ (80015ac <main+0x5bc>)
 8001580:	2200      	movs	r2, #0
 8001582:	71da      	strb	r2, [r3, #7]
  {
 8001584:	e59a      	b.n	80010bc <main+0xcc>
 8001586:	bf00      	nop
 8001588:	0800b214 	.word	0x0800b214
 800158c:	20000234 	.word	0x20000234
 8001590:	200003a4 	.word	0x200003a4
 8001594:	20000310 	.word	0x20000310
 8001598:	0800b230 	.word	0x0800b230
 800159c:	200002b8 	.word	0x200002b8
 80015a0:	200002b4 	.word	0x200002b4
 80015a4:	200002a7 	.word	0x200002a7
 80015a8:	200002bc 	.word	0x200002bc
 80015ac:	2000029c 	.word	0x2000029c
 80015b0:	0800b258 	.word	0x0800b258
 80015b4:	0800b27c 	.word	0x0800b27c
 80015b8:	0800b288 	.word	0x0800b288
 80015bc:	eb851eb8 	.word	0xeb851eb8
 80015c0:	3f9eb851 	.word	0x3f9eb851
 80015c4:	9999999a 	.word	0x9999999a
 80015c8:	3fa99999 	.word	0x3fa99999

080015cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b09c      	sub	sp, #112	@ 0x70
 80015d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015d2:	f107 0320 	add.w	r3, r7, #32
 80015d6:	2250      	movs	r2, #80	@ 0x50
 80015d8:	2100      	movs	r1, #0
 80015da:	4618      	mov	r0, r3
 80015dc:	f007 fc11 	bl	8008e02 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015e0:	f107 0308 	add.w	r3, r7, #8
 80015e4:	2200      	movs	r2, #0
 80015e6:	601a      	str	r2, [r3, #0]
 80015e8:	605a      	str	r2, [r3, #4]
 80015ea:	609a      	str	r2, [r3, #8]
 80015ec:	60da      	str	r2, [r3, #12]
 80015ee:	611a      	str	r2, [r3, #16]
 80015f0:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80015f2:	4b25      	ldr	r3, [pc, #148]	@ (8001688 <SystemClock_Config+0xbc>)
 80015f4:	691b      	ldr	r3, [r3, #16]
 80015f6:	4a24      	ldr	r2, [pc, #144]	@ (8001688 <SystemClock_Config+0xbc>)
 80015f8:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80015fc:	6113      	str	r3, [r2, #16]
 80015fe:	4b22      	ldr	r3, [pc, #136]	@ (8001688 <SystemClock_Config+0xbc>)
 8001600:	691b      	ldr	r3, [r3, #16]
 8001602:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001606:	607b      	str	r3, [r7, #4]
 8001608:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800160a:	bf00      	nop
 800160c:	4b1e      	ldr	r3, [pc, #120]	@ (8001688 <SystemClock_Config+0xbc>)
 800160e:	695b      	ldr	r3, [r3, #20]
 8001610:	f003 0308 	and.w	r3, r3, #8
 8001614:	2b08      	cmp	r3, #8
 8001616:	d1f9      	bne.n	800160c <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001618:	2302      	movs	r3, #2
 800161a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800161c:	2301      	movs	r3, #1
 800161e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8001620:	2300      	movs	r3, #0
 8001622:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001624:	2340      	movs	r3, #64	@ 0x40
 8001626:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001628:	2300      	movs	r3, #0
 800162a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800162c:	f107 0320 	add.w	r3, r7, #32
 8001630:	4618      	mov	r0, r3
 8001632:	f002 fd0f 	bl	8004054 <HAL_RCC_OscConfig>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d001      	beq.n	8001640 <SystemClock_Config+0x74>
  {
    Error_Handler();
 800163c:	f000 fcbe 	bl	8001fbc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001640:	231f      	movs	r3, #31
 8001642:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001644:	2300      	movs	r3, #0
 8001646:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001648:	2300      	movs	r3, #0
 800164a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800164c:	2300      	movs	r3, #0
 800164e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001650:	2300      	movs	r3, #0
 8001652:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8001654:	2300      	movs	r3, #0
 8001656:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001658:	f107 0308 	add.w	r3, r7, #8
 800165c:	2103      	movs	r1, #3
 800165e:	4618      	mov	r0, r3
 8001660:	f003 f930 	bl	80048c4 <HAL_RCC_ClockConfig>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d001      	beq.n	800166e <SystemClock_Config+0xa2>
  {
    Error_Handler();
 800166a:	f000 fca7 	bl	8001fbc <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_1);
 800166e:	4b07      	ldr	r3, [pc, #28]	@ (800168c <SystemClock_Config+0xc0>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001676:	4a05      	ldr	r2, [pc, #20]	@ (800168c <SystemClock_Config+0xc0>)
 8001678:	f043 0310 	orr.w	r3, r3, #16
 800167c:	6013      	str	r3, [r2, #0]
}
 800167e:	bf00      	nop
 8001680:	3770      	adds	r7, #112	@ 0x70
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	44020800 	.word	0x44020800
 800168c:	40022000 	.word	0x40022000

08001690 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001694:	4b1b      	ldr	r3, [pc, #108]	@ (8001704 <MX_I2C1_Init+0x74>)
 8001696:	4a1c      	ldr	r2, [pc, #112]	@ (8001708 <MX_I2C1_Init+0x78>)
 8001698:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10707DBC;
 800169a:	4b1a      	ldr	r3, [pc, #104]	@ (8001704 <MX_I2C1_Init+0x74>)
 800169c:	4a1b      	ldr	r2, [pc, #108]	@ (800170c <MX_I2C1_Init+0x7c>)
 800169e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80016a0:	4b18      	ldr	r3, [pc, #96]	@ (8001704 <MX_I2C1_Init+0x74>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016a6:	4b17      	ldr	r3, [pc, #92]	@ (8001704 <MX_I2C1_Init+0x74>)
 80016a8:	2201      	movs	r2, #1
 80016aa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016ac:	4b15      	ldr	r3, [pc, #84]	@ (8001704 <MX_I2C1_Init+0x74>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80016b2:	4b14      	ldr	r3, [pc, #80]	@ (8001704 <MX_I2C1_Init+0x74>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80016b8:	4b12      	ldr	r3, [pc, #72]	@ (8001704 <MX_I2C1_Init+0x74>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016be:	4b11      	ldr	r3, [pc, #68]	@ (8001704 <MX_I2C1_Init+0x74>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001704 <MX_I2C1_Init+0x74>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016ca:	480e      	ldr	r0, [pc, #56]	@ (8001704 <MX_I2C1_Init+0x74>)
 80016cc:	f001 fc0e 	bl	8002eec <HAL_I2C_Init>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d001      	beq.n	80016da <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80016d6:	f000 fc71 	bl	8001fbc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80016da:	2100      	movs	r1, #0
 80016dc:	4809      	ldr	r0, [pc, #36]	@ (8001704 <MX_I2C1_Init+0x74>)
 80016de:	f002 fc21 	bl	8003f24 <HAL_I2CEx_ConfigAnalogFilter>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d001      	beq.n	80016ec <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80016e8:	f000 fc68 	bl	8001fbc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80016ec:	2100      	movs	r1, #0
 80016ee:	4805      	ldr	r0, [pc, #20]	@ (8001704 <MX_I2C1_Init+0x74>)
 80016f0:	f002 fc63 	bl	8003fba <HAL_I2CEx_ConfigDigitalFilter>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d001      	beq.n	80016fe <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80016fa:	f000 fc5f 	bl	8001fbc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016fe:	bf00      	nop
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	200002bc 	.word	0x200002bc
 8001708:	40005400 	.word	0x40005400
 800170c:	10707dbc 	.word	0x10707dbc

08001710 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001714:	4b22      	ldr	r3, [pc, #136]	@ (80017a0 <MX_USART2_UART_Init+0x90>)
 8001716:	4a23      	ldr	r2, [pc, #140]	@ (80017a4 <MX_USART2_UART_Init+0x94>)
 8001718:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800171a:	4b21      	ldr	r3, [pc, #132]	@ (80017a0 <MX_USART2_UART_Init+0x90>)
 800171c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001720:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001722:	4b1f      	ldr	r3, [pc, #124]	@ (80017a0 <MX_USART2_UART_Init+0x90>)
 8001724:	2200      	movs	r2, #0
 8001726:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001728:	4b1d      	ldr	r3, [pc, #116]	@ (80017a0 <MX_USART2_UART_Init+0x90>)
 800172a:	2200      	movs	r2, #0
 800172c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800172e:	4b1c      	ldr	r3, [pc, #112]	@ (80017a0 <MX_USART2_UART_Init+0x90>)
 8001730:	2200      	movs	r2, #0
 8001732:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001734:	4b1a      	ldr	r3, [pc, #104]	@ (80017a0 <MX_USART2_UART_Init+0x90>)
 8001736:	220c      	movs	r2, #12
 8001738:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800173a:	4b19      	ldr	r3, [pc, #100]	@ (80017a0 <MX_USART2_UART_Init+0x90>)
 800173c:	2200      	movs	r2, #0
 800173e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001740:	4b17      	ldr	r3, [pc, #92]	@ (80017a0 <MX_USART2_UART_Init+0x90>)
 8001742:	2200      	movs	r2, #0
 8001744:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001746:	4b16      	ldr	r3, [pc, #88]	@ (80017a0 <MX_USART2_UART_Init+0x90>)
 8001748:	2200      	movs	r2, #0
 800174a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800174c:	4b14      	ldr	r3, [pc, #80]	@ (80017a0 <MX_USART2_UART_Init+0x90>)
 800174e:	2200      	movs	r2, #0
 8001750:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001752:	4b13      	ldr	r3, [pc, #76]	@ (80017a0 <MX_USART2_UART_Init+0x90>)
 8001754:	2200      	movs	r2, #0
 8001756:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001758:	4811      	ldr	r0, [pc, #68]	@ (80017a0 <MX_USART2_UART_Init+0x90>)
 800175a:	f005 fcc7 	bl	80070ec <HAL_UART_Init>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d001      	beq.n	8001768 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001764:	f000 fc2a 	bl	8001fbc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001768:	2100      	movs	r1, #0
 800176a:	480d      	ldr	r0, [pc, #52]	@ (80017a0 <MX_USART2_UART_Init+0x90>)
 800176c:	f006 fceb 	bl	8008146 <HAL_UARTEx_SetTxFifoThreshold>
 8001770:	4603      	mov	r3, r0
 8001772:	2b00      	cmp	r3, #0
 8001774:	d001      	beq.n	800177a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001776:	f000 fc21 	bl	8001fbc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800177a:	2100      	movs	r1, #0
 800177c:	4808      	ldr	r0, [pc, #32]	@ (80017a0 <MX_USART2_UART_Init+0x90>)
 800177e:	f006 fd20 	bl	80081c2 <HAL_UARTEx_SetRxFifoThreshold>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d001      	beq.n	800178c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001788:	f000 fc18 	bl	8001fbc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800178c:	4804      	ldr	r0, [pc, #16]	@ (80017a0 <MX_USART2_UART_Init+0x90>)
 800178e:	f006 fca1 	bl	80080d4 <HAL_UARTEx_DisableFifoMode>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d001      	beq.n	800179c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001798:	f000 fc10 	bl	8001fbc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800179c:	bf00      	nop
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	20000310 	.word	0x20000310
 80017a4:	40004400 	.word	0x40004400

080017a8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80017ac:	4b22      	ldr	r3, [pc, #136]	@ (8001838 <MX_USART3_UART_Init+0x90>)
 80017ae:	4a23      	ldr	r2, [pc, #140]	@ (800183c <MX_USART3_UART_Init+0x94>)
 80017b0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80017b2:	4b21      	ldr	r3, [pc, #132]	@ (8001838 <MX_USART3_UART_Init+0x90>)
 80017b4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80017b8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80017ba:	4b1f      	ldr	r3, [pc, #124]	@ (8001838 <MX_USART3_UART_Init+0x90>)
 80017bc:	2200      	movs	r2, #0
 80017be:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80017c0:	4b1d      	ldr	r3, [pc, #116]	@ (8001838 <MX_USART3_UART_Init+0x90>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80017c6:	4b1c      	ldr	r3, [pc, #112]	@ (8001838 <MX_USART3_UART_Init+0x90>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80017cc:	4b1a      	ldr	r3, [pc, #104]	@ (8001838 <MX_USART3_UART_Init+0x90>)
 80017ce:	220c      	movs	r2, #12
 80017d0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017d2:	4b19      	ldr	r3, [pc, #100]	@ (8001838 <MX_USART3_UART_Init+0x90>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80017d8:	4b17      	ldr	r3, [pc, #92]	@ (8001838 <MX_USART3_UART_Init+0x90>)
 80017da:	2200      	movs	r2, #0
 80017dc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017de:	4b16      	ldr	r3, [pc, #88]	@ (8001838 <MX_USART3_UART_Init+0x90>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80017e4:	4b14      	ldr	r3, [pc, #80]	@ (8001838 <MX_USART3_UART_Init+0x90>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017ea:	4b13      	ldr	r3, [pc, #76]	@ (8001838 <MX_USART3_UART_Init+0x90>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80017f0:	4811      	ldr	r0, [pc, #68]	@ (8001838 <MX_USART3_UART_Init+0x90>)
 80017f2:	f005 fc7b 	bl	80070ec <HAL_UART_Init>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d001      	beq.n	8001800 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80017fc:	f000 fbde 	bl	8001fbc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001800:	2100      	movs	r1, #0
 8001802:	480d      	ldr	r0, [pc, #52]	@ (8001838 <MX_USART3_UART_Init+0x90>)
 8001804:	f006 fc9f 	bl	8008146 <HAL_UARTEx_SetTxFifoThreshold>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d001      	beq.n	8001812 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800180e:	f000 fbd5 	bl	8001fbc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001812:	2100      	movs	r1, #0
 8001814:	4808      	ldr	r0, [pc, #32]	@ (8001838 <MX_USART3_UART_Init+0x90>)
 8001816:	f006 fcd4 	bl	80081c2 <HAL_UARTEx_SetRxFifoThreshold>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001820:	f000 fbcc 	bl	8001fbc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001824:	4804      	ldr	r0, [pc, #16]	@ (8001838 <MX_USART3_UART_Init+0x90>)
 8001826:	f006 fc55 	bl	80080d4 <HAL_UARTEx_DisableFifoMode>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001830:	f000 fbc4 	bl	8001fbc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001834:	bf00      	nop
 8001836:	bd80      	pop	{r7, pc}
 8001838:	200003a4 	.word	0x200003a4
 800183c:	40004800 	.word	0x40004800

08001840 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b088      	sub	sp, #32
 8001844:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001846:	f107 030c 	add.w	r3, r7, #12
 800184a:	2200      	movs	r2, #0
 800184c:	601a      	str	r2, [r3, #0]
 800184e:	605a      	str	r2, [r3, #4]
 8001850:	609a      	str	r2, [r3, #8]
 8001852:	60da      	str	r2, [r3, #12]
 8001854:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001856:	4b28      	ldr	r3, [pc, #160]	@ (80018f8 <MX_GPIO_Init+0xb8>)
 8001858:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800185c:	4a26      	ldr	r2, [pc, #152]	@ (80018f8 <MX_GPIO_Init+0xb8>)
 800185e:	f043 0304 	orr.w	r3, r3, #4
 8001862:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001866:	4b24      	ldr	r3, [pc, #144]	@ (80018f8 <MX_GPIO_Init+0xb8>)
 8001868:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800186c:	f003 0304 	and.w	r3, r3, #4
 8001870:	60bb      	str	r3, [r7, #8]
 8001872:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001874:	4b20      	ldr	r3, [pc, #128]	@ (80018f8 <MX_GPIO_Init+0xb8>)
 8001876:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800187a:	4a1f      	ldr	r2, [pc, #124]	@ (80018f8 <MX_GPIO_Init+0xb8>)
 800187c:	f043 0301 	orr.w	r3, r3, #1
 8001880:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001884:	4b1c      	ldr	r3, [pc, #112]	@ (80018f8 <MX_GPIO_Init+0xb8>)
 8001886:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800188a:	f003 0301 	and.w	r3, r3, #1
 800188e:	607b      	str	r3, [r7, #4]
 8001890:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001892:	4b19      	ldr	r3, [pc, #100]	@ (80018f8 <MX_GPIO_Init+0xb8>)
 8001894:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001898:	4a17      	ldr	r2, [pc, #92]	@ (80018f8 <MX_GPIO_Init+0xb8>)
 800189a:	f043 0302 	orr.w	r3, r3, #2
 800189e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80018a2:	4b15      	ldr	r3, [pc, #84]	@ (80018f8 <MX_GPIO_Init+0xb8>)
 80018a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80018a8:	f003 0302 	and.w	r3, r3, #2
 80018ac:	603b      	str	r3, [r7, #0]
 80018ae:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_VERDE_GPIO_Port, LED_VERDE_Pin, GPIO_PIN_RESET);
 80018b0:	2200      	movs	r2, #0
 80018b2:	2120      	movs	r1, #32
 80018b4:	4811      	ldr	r0, [pc, #68]	@ (80018fc <MX_GPIO_Init+0xbc>)
 80018b6:	f001 fb01 	bl	8002ebc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN_Pin */
  GPIO_InitStruct.Pin = BTN_Pin;
 80018ba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018be:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80018c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001900 <MX_GPIO_Init+0xc0>)
 80018c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c4:	2300      	movs	r3, #0
 80018c6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 80018c8:	f107 030c 	add.w	r3, r7, #12
 80018cc:	4619      	mov	r1, r3
 80018ce:	480d      	ldr	r0, [pc, #52]	@ (8001904 <MX_GPIO_Init+0xc4>)
 80018d0:	f001 f996 	bl	8002c00 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_VERDE_Pin */
  GPIO_InitStruct.Pin = LED_VERDE_Pin;
 80018d4:	2320      	movs	r3, #32
 80018d6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018d8:	2301      	movs	r3, #1
 80018da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018dc:	2300      	movs	r3, #0
 80018de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e0:	2300      	movs	r3, #0
 80018e2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_VERDE_GPIO_Port, &GPIO_InitStruct);
 80018e4:	f107 030c 	add.w	r3, r7, #12
 80018e8:	4619      	mov	r1, r3
 80018ea:	4804      	ldr	r0, [pc, #16]	@ (80018fc <MX_GPIO_Init+0xbc>)
 80018ec:	f001 f988 	bl	8002c00 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80018f0:	bf00      	nop
 80018f2:	3720      	adds	r7, #32
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	44020c00 	.word	0x44020c00
 80018fc:	42020000 	.word	0x42020000
 8001900:	10110000 	.word	0x10110000
 8001904:	42020800 	.word	0x42020800

08001908 <ADXL_Init>:

/* USER CODE BEGIN 4 */

	//-------------------ACELEROMETRO----------------
	void ADXL_Init(void){
 8001908:	b580      	push	{r7, lr}
 800190a:	b084      	sub	sp, #16
 800190c:	af04      	add	r7, sp, #16
		  values.bw_rate=0x0A; //100MHZ
 800190e:	4b18      	ldr	r3, [pc, #96]	@ (8001970 <ADXL_Init+0x68>)
 8001910:	220a      	movs	r2, #10
 8001912:	709a      	strb	r2, [r3, #2]
		  values.data_format=0x00; //Rango +2g
 8001914:	4b16      	ldr	r3, [pc, #88]	@ (8001970 <ADXL_Init+0x68>)
 8001916:	2200      	movs	r2, #0
 8001918:	701a      	strb	r2, [r3, #0]
		  values.power_ctl=0x08; //medicion activado
 800191a:	4b15      	ldr	r3, [pc, #84]	@ (8001970 <ADXL_Init+0x68>)
 800191c:	2208      	movs	r2, #8
 800191e:	705a      	strb	r2, [r3, #1]

		  HAL_I2C_Mem_Write(&hi2c1, ADXL345_ADDR, REG_POWER_CTL, 1, &values.power_ctl, 1, 100);
 8001920:	2364      	movs	r3, #100	@ 0x64
 8001922:	9302      	str	r3, [sp, #8]
 8001924:	2301      	movs	r3, #1
 8001926:	9301      	str	r3, [sp, #4]
 8001928:	4b12      	ldr	r3, [pc, #72]	@ (8001974 <ADXL_Init+0x6c>)
 800192a:	9300      	str	r3, [sp, #0]
 800192c:	2301      	movs	r3, #1
 800192e:	222d      	movs	r2, #45	@ 0x2d
 8001930:	21a6      	movs	r1, #166	@ 0xa6
 8001932:	4811      	ldr	r0, [pc, #68]	@ (8001978 <ADXL_Init+0x70>)
 8001934:	f001 fd60 	bl	80033f8 <HAL_I2C_Mem_Write>
		  HAL_I2C_Mem_Write(&hi2c1, ADXL345_ADDR, REG_DATA_FORMAT, 1, &values.data_format, 1, 100);
 8001938:	2364      	movs	r3, #100	@ 0x64
 800193a:	9302      	str	r3, [sp, #8]
 800193c:	2301      	movs	r3, #1
 800193e:	9301      	str	r3, [sp, #4]
 8001940:	4b0b      	ldr	r3, [pc, #44]	@ (8001970 <ADXL_Init+0x68>)
 8001942:	9300      	str	r3, [sp, #0]
 8001944:	2301      	movs	r3, #1
 8001946:	2231      	movs	r2, #49	@ 0x31
 8001948:	21a6      	movs	r1, #166	@ 0xa6
 800194a:	480b      	ldr	r0, [pc, #44]	@ (8001978 <ADXL_Init+0x70>)
 800194c:	f001 fd54 	bl	80033f8 <HAL_I2C_Mem_Write>
		  HAL_I2C_Mem_Write(&hi2c1, ADXL345_ADDR, REG_BW_RATE, 1, &values.bw_rate, 1, 100);
 8001950:	2364      	movs	r3, #100	@ 0x64
 8001952:	9302      	str	r3, [sp, #8]
 8001954:	2301      	movs	r3, #1
 8001956:	9301      	str	r3, [sp, #4]
 8001958:	4b08      	ldr	r3, [pc, #32]	@ (800197c <ADXL_Init+0x74>)
 800195a:	9300      	str	r3, [sp, #0]
 800195c:	2301      	movs	r3, #1
 800195e:	222c      	movs	r2, #44	@ 0x2c
 8001960:	21a6      	movs	r1, #166	@ 0xa6
 8001962:	4805      	ldr	r0, [pc, #20]	@ (8001978 <ADXL_Init+0x70>)
 8001964:	f001 fd48 	bl	80033f8 <HAL_I2C_Mem_Write>
	}
 8001968:	bf00      	nop
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	20000230 	.word	0x20000230
 8001974:	20000231 	.word	0x20000231
 8001978:	200002bc 	.word	0x200002bc
 800197c:	20000232 	.word	0x20000232

08001980 <Value_Conversion>:

	void Value_Conversion(void){
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0
		datos.x_axis = acelerometro.rawX / 256.0;
 8001984:	4b1e      	ldr	r3, [pc, #120]	@ (8001a00 <Value_Conversion+0x80>)
 8001986:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800198a:	4618      	mov	r0, r3
 800198c:	f7fe fdde 	bl	800054c <__aeabi_i2d>
 8001990:	f04f 0200 	mov.w	r2, #0
 8001994:	4b1b      	ldr	r3, [pc, #108]	@ (8001a04 <Value_Conversion+0x84>)
 8001996:	f7fe ff6d 	bl	8000874 <__aeabi_ddiv>
 800199a:	4602      	mov	r2, r0
 800199c:	460b      	mov	r3, r1
 800199e:	4610      	mov	r0, r2
 80019a0:	4619      	mov	r1, r3
 80019a2:	f7ff f915 	bl	8000bd0 <__aeabi_d2f>
 80019a6:	4603      	mov	r3, r0
 80019a8:	4a17      	ldr	r2, [pc, #92]	@ (8001a08 <Value_Conversion+0x88>)
 80019aa:	6013      	str	r3, [r2, #0]
		datos.y_axis = acelerometro.rawY / 256.0;
 80019ac:	4b14      	ldr	r3, [pc, #80]	@ (8001a00 <Value_Conversion+0x80>)
 80019ae:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80019b2:	4618      	mov	r0, r3
 80019b4:	f7fe fdca 	bl	800054c <__aeabi_i2d>
 80019b8:	f04f 0200 	mov.w	r2, #0
 80019bc:	4b11      	ldr	r3, [pc, #68]	@ (8001a04 <Value_Conversion+0x84>)
 80019be:	f7fe ff59 	bl	8000874 <__aeabi_ddiv>
 80019c2:	4602      	mov	r2, r0
 80019c4:	460b      	mov	r3, r1
 80019c6:	4610      	mov	r0, r2
 80019c8:	4619      	mov	r1, r3
 80019ca:	f7ff f901 	bl	8000bd0 <__aeabi_d2f>
 80019ce:	4603      	mov	r3, r0
 80019d0:	4a0d      	ldr	r2, [pc, #52]	@ (8001a08 <Value_Conversion+0x88>)
 80019d2:	6053      	str	r3, [r2, #4]
		datos.z_axis = acelerometro.rawZ / 256.0;
 80019d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001a00 <Value_Conversion+0x80>)
 80019d6:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80019da:	4618      	mov	r0, r3
 80019dc:	f7fe fdb6 	bl	800054c <__aeabi_i2d>
 80019e0:	f04f 0200 	mov.w	r2, #0
 80019e4:	4b07      	ldr	r3, [pc, #28]	@ (8001a04 <Value_Conversion+0x84>)
 80019e6:	f7fe ff45 	bl	8000874 <__aeabi_ddiv>
 80019ea:	4602      	mov	r2, r0
 80019ec:	460b      	mov	r3, r1
 80019ee:	4610      	mov	r0, r2
 80019f0:	4619      	mov	r1, r3
 80019f2:	f7ff f8ed 	bl	8000bd0 <__aeabi_d2f>
 80019f6:	4603      	mov	r3, r0
 80019f8:	4a03      	ldr	r2, [pc, #12]	@ (8001a08 <Value_Conversion+0x88>)
 80019fa:	6093      	str	r3, [r2, #8]
	}
 80019fc:	bf00      	nop
 80019fe:	bd80      	pop	{r7, pc}
 8001a00:	20000220 	.word	0x20000220
 8001a04:	40700000 	.word	0x40700000
 8001a08:	200001f0 	.word	0x200001f0
 8001a0c:	00000000 	.word	0x00000000

08001a10 <filtroSuavizado>:


	float filtroSuavizado(float nuevo, float anterior) {
 8001a10:	b5b0      	push	{r4, r5, r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	ed87 0a01 	vstr	s0, [r7, #4]
 8001a1a:	edc7 0a00 	vstr	s1, [r7]
		return 0.8 * anterior + 0.2 * nuevo;  // Filtro paso bajo
 8001a1e:	6838      	ldr	r0, [r7, #0]
 8001a20:	f7fe fda6 	bl	8000570 <__aeabi_f2d>
 8001a24:	a312      	add	r3, pc, #72	@ (adr r3, 8001a70 <filtroSuavizado+0x60>)
 8001a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a2a:	f7fe fdf9 	bl	8000620 <__aeabi_dmul>
 8001a2e:	4602      	mov	r2, r0
 8001a30:	460b      	mov	r3, r1
 8001a32:	4614      	mov	r4, r2
 8001a34:	461d      	mov	r5, r3
 8001a36:	6878      	ldr	r0, [r7, #4]
 8001a38:	f7fe fd9a 	bl	8000570 <__aeabi_f2d>
 8001a3c:	a30e      	add	r3, pc, #56	@ (adr r3, 8001a78 <filtroSuavizado+0x68>)
 8001a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a42:	f7fe fded 	bl	8000620 <__aeabi_dmul>
 8001a46:	4602      	mov	r2, r0
 8001a48:	460b      	mov	r3, r1
 8001a4a:	4620      	mov	r0, r4
 8001a4c:	4629      	mov	r1, r5
 8001a4e:	f7fe fc31 	bl	80002b4 <__adddf3>
 8001a52:	4602      	mov	r2, r0
 8001a54:	460b      	mov	r3, r1
 8001a56:	4610      	mov	r0, r2
 8001a58:	4619      	mov	r1, r3
 8001a5a:	f7ff f8b9 	bl	8000bd0 <__aeabi_d2f>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	ee07 3a90 	vmov	s15, r3
	}
 8001a64:	eeb0 0a67 	vmov.f32	s0, s15
 8001a68:	3708      	adds	r7, #8
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bdb0      	pop	{r4, r5, r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	9999999a 	.word	0x9999999a
 8001a74:	3fe99999 	.word	0x3fe99999
 8001a78:	9999999a 	.word	0x9999999a
 8001a7c:	3fc99999 	.word	0x3fc99999

08001a80 <ENS160_Init>:

	//-------------------CALIDAD AIRE----------------
	void ENS160_Init(void){
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b084      	sub	sp, #16
 8001a84:	af04      	add	r7, sp, #16
		HAL_I2C_Mem_Read(&hi2c1, ENS160_ADDR_52, ENS160_PART_ID, 1, &ens160.ID_MSB, 1, 100);
 8001a86:	2364      	movs	r3, #100	@ 0x64
 8001a88:	9302      	str	r3, [sp, #8]
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	9301      	str	r3, [sp, #4]
 8001a8e:	4b18      	ldr	r3, [pc, #96]	@ (8001af0 <ENS160_Init+0x70>)
 8001a90:	9300      	str	r3, [sp, #0]
 8001a92:	2301      	movs	r3, #1
 8001a94:	2200      	movs	r2, #0
 8001a96:	21a4      	movs	r1, #164	@ 0xa4
 8001a98:	4816      	ldr	r0, [pc, #88]	@ (8001af4 <ENS160_Init+0x74>)
 8001a9a:	f001 fdc1 	bl	8003620 <HAL_I2C_Mem_Read>
		HAL_I2C_Mem_Read(&hi2c1, ENS160_ADDR_52, ENS160_PART_ID + 1, 1, &ens160.ID_LSB, 1, 100);
 8001a9e:	2364      	movs	r3, #100	@ 0x64
 8001aa0:	9302      	str	r3, [sp, #8]
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	9301      	str	r3, [sp, #4]
 8001aa6:	4b14      	ldr	r3, [pc, #80]	@ (8001af8 <ENS160_Init+0x78>)
 8001aa8:	9300      	str	r3, [sp, #0]
 8001aaa:	2301      	movs	r3, #1
 8001aac:	2201      	movs	r2, #1
 8001aae:	21a4      	movs	r1, #164	@ 0xa4
 8001ab0:	4810      	ldr	r0, [pc, #64]	@ (8001af4 <ENS160_Init+0x74>)
 8001ab2:	f001 fdb5 	bl	8003620 <HAL_I2C_Mem_Read>

		ens160.ID1 = (ens160.ID_MSB << 8) | ens160.ID_LSB;
 8001ab6:	4b11      	ldr	r3, [pc, #68]	@ (8001afc <ENS160_Init+0x7c>)
 8001ab8:	789b      	ldrb	r3, [r3, #2]
 8001aba:	b21b      	sxth	r3, r3
 8001abc:	021b      	lsls	r3, r3, #8
 8001abe:	b21a      	sxth	r2, r3
 8001ac0:	4b0e      	ldr	r3, [pc, #56]	@ (8001afc <ENS160_Init+0x7c>)
 8001ac2:	785b      	ldrb	r3, [r3, #1]
 8001ac4:	b21b      	sxth	r3, r3
 8001ac6:	4313      	orrs	r3, r2
 8001ac8:	b21b      	sxth	r3, r3
 8001aca:	b29a      	uxth	r2, r3
 8001acc:	4b0b      	ldr	r3, [pc, #44]	@ (8001afc <ENS160_Init+0x7c>)
 8001ace:	809a      	strh	r2, [r3, #4]

		if (ens160.ID1 == 0x6001){
 8001ad0:	4b0a      	ldr	r3, [pc, #40]	@ (8001afc <ENS160_Init+0x7c>)
 8001ad2:	889b      	ldrh	r3, [r3, #4]
 8001ad4:	f246 0201 	movw	r2, #24577	@ 0x6001
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	d103      	bne.n	8001ae4 <ENS160_Init+0x64>
			ens160.deviceReady1 = true;
 8001adc:	4b07      	ldr	r3, [pc, #28]	@ (8001afc <ENS160_Init+0x7c>)
 8001ade:	2201      	movs	r2, #1
 8001ae0:	719a      	strb	r2, [r3, #6]
		} else {
			ens160.deviceReady1 = false;
		}
	}
 8001ae2:	e002      	b.n	8001aea <ENS160_Init+0x6a>
			ens160.deviceReady1 = false;
 8001ae4:	4b05      	ldr	r3, [pc, #20]	@ (8001afc <ENS160_Init+0x7c>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	719a      	strb	r2, [r3, #6]
	}
 8001aea:	bf00      	nop
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	2000029e 	.word	0x2000029e
 8001af4:	200002bc 	.word	0x200002bc
 8001af8:	2000029d 	.word	0x2000029d
 8001afc:	2000029c 	.word	0x2000029c

08001b00 <ENS160_ConfigReg>:

	void ENS160_ConfigReg(void){
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b084      	sub	sp, #16
 8001b04:	af04      	add	r7, sp, #16
		ens160.config_value = 0x00;		// CONFIG: interrupcin desactivada (bit 0 = 0)
 8001b06:	4b18      	ldr	r3, [pc, #96]	@ (8001b68 <ENS160_ConfigReg+0x68>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	721a      	strb	r2, [r3, #8]
		ens160.command_value = 0xCC; 	// Limpiar registros GPR antes de iniciar
 8001b0c:	4b16      	ldr	r3, [pc, #88]	@ (8001b68 <ENS160_ConfigReg+0x68>)
 8001b0e:	22cc      	movs	r2, #204	@ 0xcc
 8001b10:	725a      	strb	r2, [r3, #9]
		ens160.opmode_value = 0x02;  	// 0x02 = Active gas sensing operating mode
 8001b12:	4b15      	ldr	r3, [pc, #84]	@ (8001b68 <ENS160_ConfigReg+0x68>)
 8001b14:	2202      	movs	r2, #2
 8001b16:	729a      	strb	r2, [r3, #10]

		HAL_I2C_Mem_Write(&hi2c1, ENS160_ADDR_52, ENS160_CONFIG, 1, &ens160.config_value, 1, 100);
 8001b18:	2364      	movs	r3, #100	@ 0x64
 8001b1a:	9302      	str	r3, [sp, #8]
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	9301      	str	r3, [sp, #4]
 8001b20:	4b12      	ldr	r3, [pc, #72]	@ (8001b6c <ENS160_ConfigReg+0x6c>)
 8001b22:	9300      	str	r3, [sp, #0]
 8001b24:	2301      	movs	r3, #1
 8001b26:	2211      	movs	r2, #17
 8001b28:	21a4      	movs	r1, #164	@ 0xa4
 8001b2a:	4811      	ldr	r0, [pc, #68]	@ (8001b70 <ENS160_ConfigReg+0x70>)
 8001b2c:	f001 fc64 	bl	80033f8 <HAL_I2C_Mem_Write>
		HAL_I2C_Mem_Write(&hi2c1, ENS160_ADDR_52, ENS160_COMMAND, 1, &ens160.command_value, 1, 100);
 8001b30:	2364      	movs	r3, #100	@ 0x64
 8001b32:	9302      	str	r3, [sp, #8]
 8001b34:	2301      	movs	r3, #1
 8001b36:	9301      	str	r3, [sp, #4]
 8001b38:	4b0e      	ldr	r3, [pc, #56]	@ (8001b74 <ENS160_ConfigReg+0x74>)
 8001b3a:	9300      	str	r3, [sp, #0]
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	2212      	movs	r2, #18
 8001b40:	21a4      	movs	r1, #164	@ 0xa4
 8001b42:	480b      	ldr	r0, [pc, #44]	@ (8001b70 <ENS160_ConfigReg+0x70>)
 8001b44:	f001 fc58 	bl	80033f8 <HAL_I2C_Mem_Write>
		HAL_I2C_Mem_Write(&hi2c1, ENS160_ADDR_52, ENS160_OPMODE, 1, &ens160.opmode_value, 1, 100);
 8001b48:	2364      	movs	r3, #100	@ 0x64
 8001b4a:	9302      	str	r3, [sp, #8]
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	9301      	str	r3, [sp, #4]
 8001b50:	4b09      	ldr	r3, [pc, #36]	@ (8001b78 <ENS160_ConfigReg+0x78>)
 8001b52:	9300      	str	r3, [sp, #0]
 8001b54:	2301      	movs	r3, #1
 8001b56:	2210      	movs	r2, #16
 8001b58:	21a4      	movs	r1, #164	@ 0xa4
 8001b5a:	4805      	ldr	r0, [pc, #20]	@ (8001b70 <ENS160_ConfigReg+0x70>)
 8001b5c:	f001 fc4c 	bl	80033f8 <HAL_I2C_Mem_Write>
	}
 8001b60:	bf00      	nop
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	2000029c 	.word	0x2000029c
 8001b6c:	200002a4 	.word	0x200002a4
 8001b70:	200002bc 	.word	0x200002bc
 8001b74:	200002a5 	.word	0x200002a5
 8001b78:	200002a6 	.word	0x200002a6

08001b7c <AHT21_Init>:

	void AHT21_Init(void) {
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b084      	sub	sp, #16
 8001b80:	af02      	add	r7, sp, #8
		HAL_Delay(100);  // Esperar 100 ms tras encendido
 8001b82:	2064      	movs	r0, #100	@ 0x64
 8001b84:	f000 fde2 	bl	800274c <HAL_Delay>
		uint8_t command = 0x71; // Comando para leer status word
 8001b88:	2371      	movs	r3, #113	@ 0x71
 8001b8a:	71fb      	strb	r3, [r7, #7]

		HAL_I2C_Master_Transmit(&hi2c1, AHT21_ADDR, &command, 1, 100);
 8001b8c:	1dfa      	adds	r2, r7, #7
 8001b8e:	2364      	movs	r3, #100	@ 0x64
 8001b90:	9300      	str	r3, [sp, #0]
 8001b92:	2301      	movs	r3, #1
 8001b94:	2170      	movs	r1, #112	@ 0x70
 8001b96:	480d      	ldr	r0, [pc, #52]	@ (8001bcc <AHT21_Init+0x50>)
 8001b98:	f001 fa44 	bl	8003024 <HAL_I2C_Master_Transmit>
		HAL_I2C_Master_Receive(&hi2c1, AHT21_ADDR, &aht21.status, 1, 100);
 8001b9c:	2364      	movs	r3, #100	@ 0x64
 8001b9e:	9300      	str	r3, [sp, #0]
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	4a0b      	ldr	r2, [pc, #44]	@ (8001bd0 <AHT21_Init+0x54>)
 8001ba4:	2170      	movs	r1, #112	@ 0x70
 8001ba6:	4809      	ldr	r0, [pc, #36]	@ (8001bcc <AHT21_Init+0x50>)
 8001ba8:	f001 fb30 	bl	800320c <HAL_I2C_Master_Receive>

		if (aht21.status == 0x18) {
 8001bac:	4b09      	ldr	r3, [pc, #36]	@ (8001bd4 <AHT21_Init+0x58>)
 8001bae:	785b      	ldrb	r3, [r3, #1]
 8001bb0:	2b18      	cmp	r3, #24
 8001bb2:	d103      	bne.n	8001bbc <AHT21_Init+0x40>
			aht21.deviceReady1 = true;
 8001bb4:	4b07      	ldr	r3, [pc, #28]	@ (8001bd4 <AHT21_Init+0x58>)
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	709a      	strb	r2, [r3, #2]
		} else {
			aht21.deviceReady1 = false; // no calibrado o mal inicializado
		}
	}
 8001bba:	e002      	b.n	8001bc2 <AHT21_Init+0x46>
			aht21.deviceReady1 = false; // no calibrado o mal inicializado
 8001bbc:	4b05      	ldr	r3, [pc, #20]	@ (8001bd4 <AHT21_Init+0x58>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	709a      	strb	r2, [r3, #2]
	}
 8001bc2:	bf00      	nop
 8001bc4:	3708      	adds	r7, #8
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	200002bc 	.word	0x200002bc
 8001bd0:	200002b1 	.word	0x200002b1
 8001bd4:	200002b0 	.word	0x200002b0

08001bd8 <AHT21_ReadData>:

	bool AHT21_ReadData(float *temperature, float *humidity) {
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b08a      	sub	sp, #40	@ 0x28
 8001bdc:	af02      	add	r7, sp, #8
 8001bde:	6078      	str	r0, [r7, #4]
 8001be0:	6039      	str	r1, [r7, #0]
		uint8_t command_trigger[3] = {0xAC, 0x33, 0x00};
 8001be2:	4a3a      	ldr	r2, [pc, #232]	@ (8001ccc <AHT21_ReadData+0xf4>)
 8001be4:	f107 0314 	add.w	r3, r7, #20
 8001be8:	6812      	ldr	r2, [r2, #0]
 8001bea:	4611      	mov	r1, r2
 8001bec:	8019      	strh	r1, [r3, #0]
 8001bee:	3302      	adds	r3, #2
 8001bf0:	0c12      	lsrs	r2, r2, #16
 8001bf2:	701a      	strb	r2, [r3, #0]
		uint8_t command_status = 0x71;
 8001bf4:	2371      	movs	r3, #113	@ 0x71
 8001bf6:	74fb      	strb	r3, [r7, #19]
		uint8_t status;
		uint8_t data[6];


		// Iniciar medicin
		HAL_I2C_Master_Transmit(&hi2c1, AHT21_ADDR, command_trigger, 3, 100);
 8001bf8:	f107 0214 	add.w	r2, r7, #20
 8001bfc:	2364      	movs	r3, #100	@ 0x64
 8001bfe:	9300      	str	r3, [sp, #0]
 8001c00:	2303      	movs	r3, #3
 8001c02:	2170      	movs	r1, #112	@ 0x70
 8001c04:	4832      	ldr	r0, [pc, #200]	@ (8001cd0 <AHT21_ReadData+0xf8>)
 8001c06:	f001 fa0d 	bl	8003024 <HAL_I2C_Master_Transmit>

		HAL_Delay(80);  // Esperar que termine la medicin (~80 ms)
 8001c0a:	2050      	movs	r0, #80	@ 0x50
 8001c0c:	f000 fd9e 	bl	800274c <HAL_Delay>

		// Leer estado (0x71)
		HAL_I2C_Master_Transmit(&hi2c1, AHT21_ADDR, &command_status, 1, 100);
 8001c10:	f107 0213 	add.w	r2, r7, #19
 8001c14:	2364      	movs	r3, #100	@ 0x64
 8001c16:	9300      	str	r3, [sp, #0]
 8001c18:	2301      	movs	r3, #1
 8001c1a:	2170      	movs	r1, #112	@ 0x70
 8001c1c:	482c      	ldr	r0, [pc, #176]	@ (8001cd0 <AHT21_ReadData+0xf8>)
 8001c1e:	f001 fa01 	bl	8003024 <HAL_I2C_Master_Transmit>
		HAL_I2C_Master_Receive(&hi2c1, AHT21_ADDR, &status, 1, 100);
 8001c22:	f107 0212 	add.w	r2, r7, #18
 8001c26:	2364      	movs	r3, #100	@ 0x64
 8001c28:	9300      	str	r3, [sp, #0]
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	2170      	movs	r1, #112	@ 0x70
 8001c2e:	4828      	ldr	r0, [pc, #160]	@ (8001cd0 <AHT21_ReadData+0xf8>)
 8001c30:	f001 faec 	bl	800320c <HAL_I2C_Master_Receive>

		if (status & 0x80) return false;  // sigue ocupado
 8001c34:	7cbb      	ldrb	r3, [r7, #18]
 8001c36:	b25b      	sxtb	r3, r3
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	da01      	bge.n	8001c40 <AHT21_ReadData+0x68>
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	e041      	b.n	8001cc4 <AHT21_ReadData+0xec>

		// Leer 6 bytes de datos
		HAL_I2C_Master_Receive(&hi2c1, AHT21_ADDR, data, 6, 100);
 8001c40:	f107 020c 	add.w	r2, r7, #12
 8001c44:	2364      	movs	r3, #100	@ 0x64
 8001c46:	9300      	str	r3, [sp, #0]
 8001c48:	2306      	movs	r3, #6
 8001c4a:	2170      	movs	r1, #112	@ 0x70
 8001c4c:	4820      	ldr	r0, [pc, #128]	@ (8001cd0 <AHT21_ReadData+0xf8>)
 8001c4e:	f001 fadd 	bl	800320c <HAL_I2C_Master_Receive>

		// Convertir los datos
		uint32_t raw_humidity = ((uint32_t)data[1] << 12) | ((uint32_t)data[2] << 4) | (data[3] >> 4);
 8001c52:	7b7b      	ldrb	r3, [r7, #13]
 8001c54:	031a      	lsls	r2, r3, #12
 8001c56:	7bbb      	ldrb	r3, [r7, #14]
 8001c58:	011b      	lsls	r3, r3, #4
 8001c5a:	4313      	orrs	r3, r2
 8001c5c:	7bfa      	ldrb	r2, [r7, #15]
 8001c5e:	0912      	lsrs	r2, r2, #4
 8001c60:	b2d2      	uxtb	r2, r2
 8001c62:	4313      	orrs	r3, r2
 8001c64:	61fb      	str	r3, [r7, #28]
		uint32_t raw_temp     = (((uint32_t)data[3] & 0x0F) << 16) | ((uint32_t)data[4] << 8) | data[5];
 8001c66:	7bfb      	ldrb	r3, [r7, #15]
 8001c68:	041b      	lsls	r3, r3, #16
 8001c6a:	f403 2270 	and.w	r2, r3, #983040	@ 0xf0000
 8001c6e:	7c3b      	ldrb	r3, [r7, #16]
 8001c70:	021b      	lsls	r3, r3, #8
 8001c72:	4313      	orrs	r3, r2
 8001c74:	7c7a      	ldrb	r2, [r7, #17]
 8001c76:	4313      	orrs	r3, r2
 8001c78:	61bb      	str	r3, [r7, #24]

		*humidity = ((float)raw_humidity / 1048576.0f) * 100.0f; // 2^20 = 1048576
 8001c7a:	69fb      	ldr	r3, [r7, #28]
 8001c7c:	ee07 3a90 	vmov	s15, r3
 8001c80:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001c84:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8001cd4 <AHT21_ReadData+0xfc>
 8001c88:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c8c:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8001cd8 <AHT21_ReadData+0x100>
 8001c90:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	edc3 7a00 	vstr	s15, [r3]
		*temperature = ((float)raw_temp / 1048576.0f) * 200.0f - 50.0f;
 8001c9a:	69bb      	ldr	r3, [r7, #24]
 8001c9c:	ee07 3a90 	vmov	s15, r3
 8001ca0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001ca4:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8001cd4 <AHT21_ReadData+0xfc>
 8001ca8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001cac:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8001cdc <AHT21_ReadData+0x104>
 8001cb0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cb4:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8001ce0 <AHT21_ReadData+0x108>
 8001cb8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	edc3 7a00 	vstr	s15, [r3]

		return true;
 8001cc2:	2301      	movs	r3, #1
	}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	3720      	adds	r7, #32
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	0800b2a0 	.word	0x0800b2a0
 8001cd0:	200002bc 	.word	0x200002bc
 8001cd4:	49800000 	.word	0x49800000
 8001cd8:	42c80000 	.word	0x42c80000
 8001cdc:	43480000 	.word	0x43480000
 8001ce0:	42480000 	.word	0x42480000

08001ce4 <ENS160_SetTempHum>:

	void ENS160_SetTempHum(float *temperature, float *humidity){
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b088      	sub	sp, #32
 8001ce8:	af04      	add	r7, sp, #16
 8001cea:	6078      	str	r0, [r7, #4]
 8001cec:	6039      	str	r1, [r7, #0]
		uint16_t temp_kelvin = (uint16_t)((*temperature + 273.15f) * 64); //  DATA_T storage format
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	edd3 7a00 	vldr	s15, [r3]
 8001cf4:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8001db8 <ENS160_SetTempHum+0xd4>
 8001cf8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001cfc:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8001dbc <ENS160_SetTempHum+0xd8>
 8001d00:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d04:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d08:	ee17 3a90 	vmov	r3, s15
 8001d0c:	81fb      	strh	r3, [r7, #14]
		uint16_t rh_scaled   = (uint16_t)(*humidity * 512); // DATA_RH storage format
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	edd3 7a00 	vldr	s15, [r3]
 8001d14:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8001dc0 <ENS160_SetTempHum+0xdc>
 8001d18:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d1c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d20:	ee17 3a90 	vmov	r3, s15
 8001d24:	81bb      	strh	r3, [r7, #12]

		uint8_t temp_lsb = temp_kelvin & 0xFF;
 8001d26:	89fb      	ldrh	r3, [r7, #14]
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	72fb      	strb	r3, [r7, #11]
		uint8_t temp_msb = temp_kelvin >> 8;
 8001d2c:	89fb      	ldrh	r3, [r7, #14]
 8001d2e:	0a1b      	lsrs	r3, r3, #8
 8001d30:	b29b      	uxth	r3, r3
 8001d32:	b2db      	uxtb	r3, r3
 8001d34:	72bb      	strb	r3, [r7, #10]
		uint8_t rh_lsb   = rh_scaled & 0xFF;
 8001d36:	89bb      	ldrh	r3, [r7, #12]
 8001d38:	b2db      	uxtb	r3, r3
 8001d3a:	727b      	strb	r3, [r7, #9]
		uint8_t rh_msb   = rh_scaled >> 8;
 8001d3c:	89bb      	ldrh	r3, [r7, #12]
 8001d3e:	0a1b      	lsrs	r3, r3, #8
 8001d40:	b29b      	uxth	r3, r3
 8001d42:	b2db      	uxtb	r3, r3
 8001d44:	723b      	strb	r3, [r7, #8]

		// Enviar al ENS160
		HAL_I2C_Mem_Write(&hi2c1, ENS160_ADDR_52, ENS160_TEMP_IN, 1, &temp_lsb, 1, 100);
 8001d46:	2364      	movs	r3, #100	@ 0x64
 8001d48:	9302      	str	r3, [sp, #8]
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	9301      	str	r3, [sp, #4]
 8001d4e:	f107 030b 	add.w	r3, r7, #11
 8001d52:	9300      	str	r3, [sp, #0]
 8001d54:	2301      	movs	r3, #1
 8001d56:	2213      	movs	r2, #19
 8001d58:	21a4      	movs	r1, #164	@ 0xa4
 8001d5a:	481a      	ldr	r0, [pc, #104]	@ (8001dc4 <ENS160_SetTempHum+0xe0>)
 8001d5c:	f001 fb4c 	bl	80033f8 <HAL_I2C_Mem_Write>
		HAL_I2C_Mem_Write(&hi2c1, ENS160_ADDR_52, ENS160_TEMP_IN + 1, 1, &temp_msb, 1, 100);
 8001d60:	2364      	movs	r3, #100	@ 0x64
 8001d62:	9302      	str	r3, [sp, #8]
 8001d64:	2301      	movs	r3, #1
 8001d66:	9301      	str	r3, [sp, #4]
 8001d68:	f107 030a 	add.w	r3, r7, #10
 8001d6c:	9300      	str	r3, [sp, #0]
 8001d6e:	2301      	movs	r3, #1
 8001d70:	2214      	movs	r2, #20
 8001d72:	21a4      	movs	r1, #164	@ 0xa4
 8001d74:	4813      	ldr	r0, [pc, #76]	@ (8001dc4 <ENS160_SetTempHum+0xe0>)
 8001d76:	f001 fb3f 	bl	80033f8 <HAL_I2C_Mem_Write>

		HAL_I2C_Mem_Write(&hi2c1, ENS160_ADDR_52, ENS160_RH_IN, 1, &rh_lsb, 1, 100);
 8001d7a:	2364      	movs	r3, #100	@ 0x64
 8001d7c:	9302      	str	r3, [sp, #8]
 8001d7e:	2301      	movs	r3, #1
 8001d80:	9301      	str	r3, [sp, #4]
 8001d82:	f107 0309 	add.w	r3, r7, #9
 8001d86:	9300      	str	r3, [sp, #0]
 8001d88:	2301      	movs	r3, #1
 8001d8a:	2215      	movs	r2, #21
 8001d8c:	21a4      	movs	r1, #164	@ 0xa4
 8001d8e:	480d      	ldr	r0, [pc, #52]	@ (8001dc4 <ENS160_SetTempHum+0xe0>)
 8001d90:	f001 fb32 	bl	80033f8 <HAL_I2C_Mem_Write>
		HAL_I2C_Mem_Write(&hi2c1, ENS160_ADDR_52, ENS160_RH_IN + 1, 1, &rh_msb, 1, 100);
 8001d94:	2364      	movs	r3, #100	@ 0x64
 8001d96:	9302      	str	r3, [sp, #8]
 8001d98:	2301      	movs	r3, #1
 8001d9a:	9301      	str	r3, [sp, #4]
 8001d9c:	f107 0308 	add.w	r3, r7, #8
 8001da0:	9300      	str	r3, [sp, #0]
 8001da2:	2301      	movs	r3, #1
 8001da4:	2216      	movs	r2, #22
 8001da6:	21a4      	movs	r1, #164	@ 0xa4
 8001da8:	4806      	ldr	r0, [pc, #24]	@ (8001dc4 <ENS160_SetTempHum+0xe0>)
 8001daa:	f001 fb25 	bl	80033f8 <HAL_I2C_Mem_Write>
	}
 8001dae:	bf00      	nop
 8001db0:	3710      	adds	r7, #16
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	43889333 	.word	0x43889333
 8001dbc:	42800000 	.word	0x42800000
 8001dc0:	44000000 	.word	0x44000000
 8001dc4:	200002bc 	.word	0x200002bc

08001dc8 <Read_ENS160_Data>:

	void Read_ENS160_Data(void){
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b086      	sub	sp, #24
 8001dcc:	af04      	add	r7, sp, #16
		uint8_t data_tvoc_msb;
		uint8_t data_eco2_lsb;
		uint8_t data_eco2_msb;

		// Leer AQI
		HAL_I2C_Mem_Read(&hi2c1, ENS160_ADDR_52, ENS160_DATA_AQI, 1, &data_aqi_temp, 1, 100);
 8001dce:	2364      	movs	r3, #100	@ 0x64
 8001dd0:	9302      	str	r3, [sp, #8]
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	9301      	str	r3, [sp, #4]
 8001dd6:	1dfb      	adds	r3, r7, #7
 8001dd8:	9300      	str	r3, [sp, #0]
 8001dda:	2301      	movs	r3, #1
 8001ddc:	2221      	movs	r2, #33	@ 0x21
 8001dde:	21a4      	movs	r1, #164	@ 0xa4
 8001de0:	4829      	ldr	r0, [pc, #164]	@ (8001e88 <Read_ENS160_Data+0xc0>)
 8001de2:	f001 fc1d 	bl	8003620 <HAL_I2C_Mem_Read>

		// Leer TVOC (2 bytes)
		HAL_I2C_Mem_Read(&hi2c1, ENS160_ADDR_52, ENS160_DATA_TVOC, 1, &data_tvoc_lsb, 1, 100);
 8001de6:	2364      	movs	r3, #100	@ 0x64
 8001de8:	9302      	str	r3, [sp, #8]
 8001dea:	2301      	movs	r3, #1
 8001dec:	9301      	str	r3, [sp, #4]
 8001dee:	1dbb      	adds	r3, r7, #6
 8001df0:	9300      	str	r3, [sp, #0]
 8001df2:	2301      	movs	r3, #1
 8001df4:	2222      	movs	r2, #34	@ 0x22
 8001df6:	21a4      	movs	r1, #164	@ 0xa4
 8001df8:	4823      	ldr	r0, [pc, #140]	@ (8001e88 <Read_ENS160_Data+0xc0>)
 8001dfa:	f001 fc11 	bl	8003620 <HAL_I2C_Mem_Read>
		HAL_I2C_Mem_Read(&hi2c1, ENS160_ADDR_52, ENS160_DATA_TVOC + 1, 1, &data_tvoc_msb, 1, 100);
 8001dfe:	2364      	movs	r3, #100	@ 0x64
 8001e00:	9302      	str	r3, [sp, #8]
 8001e02:	2301      	movs	r3, #1
 8001e04:	9301      	str	r3, [sp, #4]
 8001e06:	1d7b      	adds	r3, r7, #5
 8001e08:	9300      	str	r3, [sp, #0]
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	2223      	movs	r2, #35	@ 0x23
 8001e0e:	21a4      	movs	r1, #164	@ 0xa4
 8001e10:	481d      	ldr	r0, [pc, #116]	@ (8001e88 <Read_ENS160_Data+0xc0>)
 8001e12:	f001 fc05 	bl	8003620 <HAL_I2C_Mem_Read>

		// Leer eCO2 (2 bytes)
		HAL_I2C_Mem_Read(&hi2c1, ENS160_ADDR_52, ENS160_DATA_ECO2, 1, &data_eco2_lsb, 1, 100);
 8001e16:	2364      	movs	r3, #100	@ 0x64
 8001e18:	9302      	str	r3, [sp, #8]
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	9301      	str	r3, [sp, #4]
 8001e1e:	1d3b      	adds	r3, r7, #4
 8001e20:	9300      	str	r3, [sp, #0]
 8001e22:	2301      	movs	r3, #1
 8001e24:	2224      	movs	r2, #36	@ 0x24
 8001e26:	21a4      	movs	r1, #164	@ 0xa4
 8001e28:	4817      	ldr	r0, [pc, #92]	@ (8001e88 <Read_ENS160_Data+0xc0>)
 8001e2a:	f001 fbf9 	bl	8003620 <HAL_I2C_Mem_Read>
		HAL_I2C_Mem_Read(&hi2c1, ENS160_ADDR_52, ENS160_DATA_ECO2 + 1, 1, &data_eco2_msb, 1, 100);
 8001e2e:	2364      	movs	r3, #100	@ 0x64
 8001e30:	9302      	str	r3, [sp, #8]
 8001e32:	2301      	movs	r3, #1
 8001e34:	9301      	str	r3, [sp, #4]
 8001e36:	1cfb      	adds	r3, r7, #3
 8001e38:	9300      	str	r3, [sp, #0]
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	2225      	movs	r2, #37	@ 0x25
 8001e3e:	21a4      	movs	r1, #164	@ 0xa4
 8001e40:	4811      	ldr	r0, [pc, #68]	@ (8001e88 <Read_ENS160_Data+0xc0>)
 8001e42:	f001 fbed 	bl	8003620 <HAL_I2C_Mem_Read>

		// Guardar los datos en la estructura
		ens160.aqi  = data_aqi_temp & 0x07;  // bits 02 son el AQI (15)
 8001e46:	79fb      	ldrb	r3, [r7, #7]
 8001e48:	f003 0307 	and.w	r3, r3, #7
 8001e4c:	b2da      	uxtb	r2, r3
 8001e4e:	4b0f      	ldr	r3, [pc, #60]	@ (8001e8c <Read_ENS160_Data+0xc4>)
 8001e50:	731a      	strb	r2, [r3, #12]
		ens160.tvoc = ((uint16_t)data_tvoc_msb << 8) | data_tvoc_lsb; // TVOC (ppb)
 8001e52:	797b      	ldrb	r3, [r7, #5]
 8001e54:	b21b      	sxth	r3, r3
 8001e56:	021b      	lsls	r3, r3, #8
 8001e58:	b21a      	sxth	r2, r3
 8001e5a:	79bb      	ldrb	r3, [r7, #6]
 8001e5c:	b21b      	sxth	r3, r3
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	b21b      	sxth	r3, r3
 8001e62:	b29a      	uxth	r2, r3
 8001e64:	4b09      	ldr	r3, [pc, #36]	@ (8001e8c <Read_ENS160_Data+0xc4>)
 8001e66:	81da      	strh	r2, [r3, #14]
		ens160.eco2 = ((uint16_t)data_eco2_msb << 8) | data_eco2_lsb; // eCO2 (ppm)
 8001e68:	78fb      	ldrb	r3, [r7, #3]
 8001e6a:	b21b      	sxth	r3, r3
 8001e6c:	021b      	lsls	r3, r3, #8
 8001e6e:	b21a      	sxth	r2, r3
 8001e70:	793b      	ldrb	r3, [r7, #4]
 8001e72:	b21b      	sxth	r3, r3
 8001e74:	4313      	orrs	r3, r2
 8001e76:	b21b      	sxth	r3, r3
 8001e78:	b29a      	uxth	r2, r3
 8001e7a:	4b04      	ldr	r3, [pc, #16]	@ (8001e8c <Read_ENS160_Data+0xc4>)
 8001e7c:	821a      	strh	r2, [r3, #16]
	}
 8001e7e:	bf00      	nop
 8001e80:	3708      	adds	r7, #8
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	200002bc 	.word	0x200002bc
 8001e8c:	2000029c 	.word	0x2000029c

08001e90 <Send_USART>:


	void Send_USART() { //para acelerometro y calidad de aire
 8001e90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001e94:	b091      	sub	sp, #68	@ 0x44
 8001e96:	af0e      	add	r7, sp, #56	@ 0x38
	        (char*)tx.bytes,
	        sizeof(tx.bytes),
	        "X: %.2f  Y: %.2f  Z: %.2f\r\n"
	        "Temp: %.2f C, Hum: %.2f %%\r\n"
	        "AQI: %d, TVOC: %d ppb, eCO2: %d ppm\r\n",
	        datos.x_axis,
 8001e98:	4b40      	ldr	r3, [pc, #256]	@ (8001f9c <Send_USART+0x10c>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
	    tx.longitud = (uint16_t)snprintf(
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f7fe fb67 	bl	8000570 <__aeabi_f2d>
 8001ea2:	4604      	mov	r4, r0
 8001ea4:	460d      	mov	r5, r1
	        datos.y_axis,
 8001ea6:	4b3d      	ldr	r3, [pc, #244]	@ (8001f9c <Send_USART+0x10c>)
 8001ea8:	685b      	ldr	r3, [r3, #4]
	    tx.longitud = (uint16_t)snprintf(
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f7fe fb60 	bl	8000570 <__aeabi_f2d>
 8001eb0:	4680      	mov	r8, r0
 8001eb2:	4689      	mov	r9, r1
	        datos.z_axis,
 8001eb4:	4b39      	ldr	r3, [pc, #228]	@ (8001f9c <Send_USART+0x10c>)
 8001eb6:	689b      	ldr	r3, [r3, #8]
	    tx.longitud = (uint16_t)snprintf(
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f7fe fb59 	bl	8000570 <__aeabi_f2d>
 8001ebe:	4682      	mov	sl, r0
 8001ec0:	468b      	mov	fp, r1
	        aht21.temperature,
 8001ec2:	4b37      	ldr	r3, [pc, #220]	@ (8001fa0 <Send_USART+0x110>)
 8001ec4:	685b      	ldr	r3, [r3, #4]
	    tx.longitud = (uint16_t)snprintf(
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f7fe fb52 	bl	8000570 <__aeabi_f2d>
 8001ecc:	e9c7 0100 	strd	r0, r1, [r7]
	        aht21.humidity,
 8001ed0:	4b33      	ldr	r3, [pc, #204]	@ (8001fa0 <Send_USART+0x110>)
 8001ed2:	689b      	ldr	r3, [r3, #8]
	    tx.longitud = (uint16_t)snprintf(
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f7fe fb4b 	bl	8000570 <__aeabi_f2d>
 8001eda:	4602      	mov	r2, r0
 8001edc:	460b      	mov	r3, r1
	        ens160.aqi,
 8001ede:	4931      	ldr	r1, [pc, #196]	@ (8001fa4 <Send_USART+0x114>)
 8001ee0:	7b09      	ldrb	r1, [r1, #12]
	    tx.longitud = (uint16_t)snprintf(
 8001ee2:	4608      	mov	r0, r1
	        ens160.tvoc,
 8001ee4:	492f      	ldr	r1, [pc, #188]	@ (8001fa4 <Send_USART+0x114>)
 8001ee6:	89c9      	ldrh	r1, [r1, #14]
	    tx.longitud = (uint16_t)snprintf(
 8001ee8:	460e      	mov	r6, r1
	        ens160.eco2
 8001eea:	492e      	ldr	r1, [pc, #184]	@ (8001fa4 <Send_USART+0x114>)
 8001eec:	8a09      	ldrh	r1, [r1, #16]
	    tx.longitud = (uint16_t)snprintf(
 8001eee:	910c      	str	r1, [sp, #48]	@ 0x30
 8001ef0:	960b      	str	r6, [sp, #44]	@ 0x2c
 8001ef2:	900a      	str	r0, [sp, #40]	@ 0x28
 8001ef4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001ef8:	ed97 7b00 	vldr	d7, [r7]
 8001efc:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001f00:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8001f04:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001f08:	e9cd 4500 	strd	r4, r5, [sp]
 8001f0c:	4a26      	ldr	r2, [pc, #152]	@ (8001fa8 <Send_USART+0x118>)
 8001f0e:	2164      	movs	r1, #100	@ 0x64
 8001f10:	4826      	ldr	r0, [pc, #152]	@ (8001fac <Send_USART+0x11c>)
 8001f12:	f006 fefd 	bl	8008d10 <sniprintf>
 8001f16:	4603      	mov	r3, r0
 8001f18:	b29a      	uxth	r2, r3
 8001f1a:	4b24      	ldr	r3, [pc, #144]	@ (8001fac <Send_USART+0x11c>)
 8001f1c:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
	    );

	    HAL_UART_Transmit(&huart3, tx.bytes, tx.longitud, 1000);
 8001f20:	4b22      	ldr	r3, [pc, #136]	@ (8001fac <Send_USART+0x11c>)
 8001f22:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8001f26:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f2a:	4920      	ldr	r1, [pc, #128]	@ (8001fac <Send_USART+0x11c>)
 8001f2c:	4820      	ldr	r0, [pc, #128]	@ (8001fb0 <Send_USART+0x120>)
 8001f2e:	f005 f92d 	bl	800718c <HAL_UART_Transmit>
	    tx.longitud = (uint16_t)snprintf(
			(char*)tx.bytes,
			sizeof(tx.bytes),
			"Temp: %.2f C, Hum: %.2f %%\r\n"
			"AQI: %d, TVOC: %d ppb, eCO2: %d ppm\r\n",
			aht21.temperature,
 8001f32:	4b1b      	ldr	r3, [pc, #108]	@ (8001fa0 <Send_USART+0x110>)
 8001f34:	685b      	ldr	r3, [r3, #4]
	    tx.longitud = (uint16_t)snprintf(
 8001f36:	4618      	mov	r0, r3
 8001f38:	f7fe fb1a 	bl	8000570 <__aeabi_f2d>
 8001f3c:	4604      	mov	r4, r0
 8001f3e:	460d      	mov	r5, r1
			aht21.humidity,
 8001f40:	4b17      	ldr	r3, [pc, #92]	@ (8001fa0 <Send_USART+0x110>)
 8001f42:	689b      	ldr	r3, [r3, #8]
	    tx.longitud = (uint16_t)snprintf(
 8001f44:	4618      	mov	r0, r3
 8001f46:	f7fe fb13 	bl	8000570 <__aeabi_f2d>
 8001f4a:	4602      	mov	r2, r0
 8001f4c:	460b      	mov	r3, r1
			ens160.aqi,
 8001f4e:	4915      	ldr	r1, [pc, #84]	@ (8001fa4 <Send_USART+0x114>)
 8001f50:	7b09      	ldrb	r1, [r1, #12]
	    tx.longitud = (uint16_t)snprintf(
 8001f52:	4608      	mov	r0, r1
			ens160.tvoc,
 8001f54:	4913      	ldr	r1, [pc, #76]	@ (8001fa4 <Send_USART+0x114>)
 8001f56:	89c9      	ldrh	r1, [r1, #14]
	    tx.longitud = (uint16_t)snprintf(
 8001f58:	460e      	mov	r6, r1
			ens160.eco2
 8001f5a:	4912      	ldr	r1, [pc, #72]	@ (8001fa4 <Send_USART+0x114>)
 8001f5c:	8a09      	ldrh	r1, [r1, #16]
	    tx.longitud = (uint16_t)snprintf(
 8001f5e:	9106      	str	r1, [sp, #24]
 8001f60:	9605      	str	r6, [sp, #20]
 8001f62:	9004      	str	r0, [sp, #16]
 8001f64:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001f68:	e9cd 4500 	strd	r4, r5, [sp]
 8001f6c:	4a11      	ldr	r2, [pc, #68]	@ (8001fb4 <Send_USART+0x124>)
 8001f6e:	2164      	movs	r1, #100	@ 0x64
 8001f70:	480e      	ldr	r0, [pc, #56]	@ (8001fac <Send_USART+0x11c>)
 8001f72:	f006 fecd 	bl	8008d10 <sniprintf>
 8001f76:	4603      	mov	r3, r0
 8001f78:	b29a      	uxth	r2, r3
 8001f7a:	4b0c      	ldr	r3, [pc, #48]	@ (8001fac <Send_USART+0x11c>)
 8001f7c:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
		);

		HAL_UART_Transmit(&huart2, tx.bytes, tx.longitud, 1000);
 8001f80:	4b0a      	ldr	r3, [pc, #40]	@ (8001fac <Send_USART+0x11c>)
 8001f82:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8001f86:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f8a:	4908      	ldr	r1, [pc, #32]	@ (8001fac <Send_USART+0x11c>)
 8001f8c:	480a      	ldr	r0, [pc, #40]	@ (8001fb8 <Send_USART+0x128>)
 8001f8e:	f005 f8fd 	bl	800718c <HAL_UART_Transmit>
	}
 8001f92:	bf00      	nop
 8001f94:	370c      	adds	r7, #12
 8001f96:	46bd      	mov	sp, r7
 8001f98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001f9c:	200001f0 	.word	0x200001f0
 8001fa0:	200002b0 	.word	0x200002b0
 8001fa4:	2000029c 	.word	0x2000029c
 8001fa8:	0800b2a4 	.word	0x0800b2a4
 8001fac:	20000234 	.word	0x20000234
 8001fb0:	200003a4 	.word	0x200003a4
 8001fb4:	0800b304 	.word	0x0800b304
 8001fb8:	20000310 	.word	0x20000310

08001fbc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001fc0:	b672      	cpsid	i
}
 8001fc2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001fc4:	bf00      	nop
 8001fc6:	e7fd      	b.n	8001fc4 <Error_Handler+0x8>

08001fc8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fcc:	bf00      	nop
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd4:	4770      	bx	lr
	...

08001fd8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b0ae      	sub	sp, #184	@ 0xb8
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fe0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	601a      	str	r2, [r3, #0]
 8001fe8:	605a      	str	r2, [r3, #4]
 8001fea:	609a      	str	r2, [r3, #8]
 8001fec:	60da      	str	r2, [r3, #12]
 8001fee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ff0:	f107 0318 	add.w	r3, r7, #24
 8001ff4:	2288      	movs	r2, #136	@ 0x88
 8001ff6:	2100      	movs	r1, #0
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f006 ff02 	bl	8008e02 <memset>
  if(hi2c->Instance==I2C1)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4a3d      	ldr	r2, [pc, #244]	@ (80020f8 <HAL_I2C_MspInit+0x120>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d172      	bne.n	80020ee <HAL_I2C_MspInit+0x116>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002008:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800200c:	f04f 0300 	mov.w	r3, #0
 8002010:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002014:	2300      	movs	r3, #0
 8002016:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002018:	f107 0318 	add.w	r3, r7, #24
 800201c:	4618      	mov	r0, r3
 800201e:	f002 ff93 	bl	8004f48 <HAL_RCCEx_PeriphCLKConfig>
 8002022:	4603      	mov	r3, r0
 8002024:	2b00      	cmp	r3, #0
 8002026:	d001      	beq.n	800202c <HAL_I2C_MspInit+0x54>
    {
      Error_Handler();
 8002028:	f7ff ffc8 	bl	8001fbc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800202c:	4b33      	ldr	r3, [pc, #204]	@ (80020fc <HAL_I2C_MspInit+0x124>)
 800202e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002032:	4a32      	ldr	r2, [pc, #200]	@ (80020fc <HAL_I2C_MspInit+0x124>)
 8002034:	f043 0302 	orr.w	r3, r3, #2
 8002038:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800203c:	4b2f      	ldr	r3, [pc, #188]	@ (80020fc <HAL_I2C_MspInit+0x124>)
 800203e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002042:	f003 0302 	and.w	r3, r3, #2
 8002046:	617b      	str	r3, [r7, #20]
 8002048:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800204a:	4b2c      	ldr	r3, [pc, #176]	@ (80020fc <HAL_I2C_MspInit+0x124>)
 800204c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002050:	4a2a      	ldr	r2, [pc, #168]	@ (80020fc <HAL_I2C_MspInit+0x124>)
 8002052:	f043 0304 	orr.w	r3, r3, #4
 8002056:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800205a:	4b28      	ldr	r3, [pc, #160]	@ (80020fc <HAL_I2C_MspInit+0x124>)
 800205c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002060:	f003 0304 	and.w	r3, r3, #4
 8002064:	613b      	str	r3, [r7, #16]
 8002066:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB10     ------> I2C1_SDA
    PC8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002068:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800206c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002070:	2312      	movs	r3, #18
 8002072:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002076:	2300      	movs	r3, #0
 8002078:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800207c:	2300      	movs	r3, #0
 800207e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_I2C1;
 8002082:	230b      	movs	r3, #11
 8002084:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002088:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800208c:	4619      	mov	r1, r3
 800208e:	481c      	ldr	r0, [pc, #112]	@ (8002100 <HAL_I2C_MspInit+0x128>)
 8002090:	f000 fdb6 	bl	8002c00 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002094:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002098:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800209c:	2312      	movs	r3, #18
 800209e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a2:	2300      	movs	r3, #0
 80020a4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020a8:	2300      	movs	r3, #0
 80020aa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80020ae:	2304      	movs	r3, #4
 80020b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020b4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80020b8:	4619      	mov	r1, r3
 80020ba:	4812      	ldr	r0, [pc, #72]	@ (8002104 <HAL_I2C_MspInit+0x12c>)
 80020bc:	f000 fda0 	bl	8002c00 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80020c0:	4b0e      	ldr	r3, [pc, #56]	@ (80020fc <HAL_I2C_MspInit+0x124>)
 80020c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80020c6:	4a0d      	ldr	r2, [pc, #52]	@ (80020fc <HAL_I2C_MspInit+0x124>)
 80020c8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80020cc:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80020d0:	4b0a      	ldr	r3, [pc, #40]	@ (80020fc <HAL_I2C_MspInit+0x124>)
 80020d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80020d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020da:	60fb      	str	r3, [r7, #12]
 80020dc:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80020de:	2200      	movs	r2, #0
 80020e0:	2100      	movs	r1, #0
 80020e2:	2033      	movs	r0, #51	@ 0x33
 80020e4:	f000 fc0e 	bl	8002904 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80020e8:	2033      	movs	r0, #51	@ 0x33
 80020ea:	f000 fc25 	bl	8002938 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80020ee:	bf00      	nop
 80020f0:	37b8      	adds	r7, #184	@ 0xb8
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	40005400 	.word	0x40005400
 80020fc:	44020c00 	.word	0x44020c00
 8002100:	42020400 	.word	0x42020400
 8002104:	42020800 	.word	0x42020800

08002108 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b0ae      	sub	sp, #184	@ 0xb8
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002110:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002114:	2200      	movs	r2, #0
 8002116:	601a      	str	r2, [r3, #0]
 8002118:	605a      	str	r2, [r3, #4]
 800211a:	609a      	str	r2, [r3, #8]
 800211c:	60da      	str	r2, [r3, #12]
 800211e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002120:	f107 0318 	add.w	r3, r7, #24
 8002124:	2288      	movs	r2, #136	@ 0x88
 8002126:	2100      	movs	r1, #0
 8002128:	4618      	mov	r0, r3
 800212a:	f006 fe6a 	bl	8008e02 <memset>
  if(huart->Instance==USART2)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4a4f      	ldr	r2, [pc, #316]	@ (8002270 <HAL_UART_MspInit+0x168>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d145      	bne.n	80021c4 <HAL_UART_MspInit+0xbc>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002138:	f04f 0202 	mov.w	r2, #2
 800213c:	f04f 0300 	mov.w	r3, #0
 8002140:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002144:	2300      	movs	r3, #0
 8002146:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002148:	f107 0318 	add.w	r3, r7, #24
 800214c:	4618      	mov	r0, r3
 800214e:	f002 fefb 	bl	8004f48 <HAL_RCCEx_PeriphCLKConfig>
 8002152:	4603      	mov	r3, r0
 8002154:	2b00      	cmp	r3, #0
 8002156:	d001      	beq.n	800215c <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 8002158:	f7ff ff30 	bl	8001fbc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800215c:	4b45      	ldr	r3, [pc, #276]	@ (8002274 <HAL_UART_MspInit+0x16c>)
 800215e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002162:	4a44      	ldr	r2, [pc, #272]	@ (8002274 <HAL_UART_MspInit+0x16c>)
 8002164:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002168:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800216c:	4b41      	ldr	r3, [pc, #260]	@ (8002274 <HAL_UART_MspInit+0x16c>)
 800216e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002172:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002176:	617b      	str	r3, [r7, #20]
 8002178:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800217a:	4b3e      	ldr	r3, [pc, #248]	@ (8002274 <HAL_UART_MspInit+0x16c>)
 800217c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002180:	4a3c      	ldr	r2, [pc, #240]	@ (8002274 <HAL_UART_MspInit+0x16c>)
 8002182:	f043 0302 	orr.w	r3, r3, #2
 8002186:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800218a:	4b3a      	ldr	r3, [pc, #232]	@ (8002274 <HAL_UART_MspInit+0x16c>)
 800218c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002190:	f003 0302 	and.w	r3, r3, #2
 8002194:	613b      	str	r3, [r7, #16]
 8002196:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PB0     ------> USART2_TX
    PB1     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002198:	2303      	movs	r3, #3
 800219a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800219e:	2302      	movs	r3, #2
 80021a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a4:	2300      	movs	r3, #0
 80021a6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021aa:	2300      	movs	r3, #0
 80021ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF9_USART2;
 80021b0:	2309      	movs	r3, #9
 80021b2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021b6:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80021ba:	4619      	mov	r1, r3
 80021bc:	482e      	ldr	r0, [pc, #184]	@ (8002278 <HAL_UART_MspInit+0x170>)
 80021be:	f000 fd1f 	bl	8002c00 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 80021c2:	e051      	b.n	8002268 <HAL_UART_MspInit+0x160>
  else if(huart->Instance==USART3)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a2c      	ldr	r2, [pc, #176]	@ (800227c <HAL_UART_MspInit+0x174>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d14c      	bne.n	8002268 <HAL_UART_MspInit+0x160>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80021ce:	f04f 0204 	mov.w	r2, #4
 80021d2:	f04f 0300 	mov.w	r3, #0
 80021d6:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80021da:	2300      	movs	r3, #0
 80021dc:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80021de:	f107 0318 	add.w	r3, r7, #24
 80021e2:	4618      	mov	r0, r3
 80021e4:	f002 feb0 	bl	8004f48 <HAL_RCCEx_PeriphCLKConfig>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d001      	beq.n	80021f2 <HAL_UART_MspInit+0xea>
      Error_Handler();
 80021ee:	f7ff fee5 	bl	8001fbc <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80021f2:	4b20      	ldr	r3, [pc, #128]	@ (8002274 <HAL_UART_MspInit+0x16c>)
 80021f4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80021f8:	4a1e      	ldr	r2, [pc, #120]	@ (8002274 <HAL_UART_MspInit+0x16c>)
 80021fa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80021fe:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002202:	4b1c      	ldr	r3, [pc, #112]	@ (8002274 <HAL_UART_MspInit+0x16c>)
 8002204:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002208:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800220c:	60fb      	str	r3, [r7, #12]
 800220e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002210:	4b18      	ldr	r3, [pc, #96]	@ (8002274 <HAL_UART_MspInit+0x16c>)
 8002212:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002216:	4a17      	ldr	r2, [pc, #92]	@ (8002274 <HAL_UART_MspInit+0x16c>)
 8002218:	f043 0301 	orr.w	r3, r3, #1
 800221c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002220:	4b14      	ldr	r3, [pc, #80]	@ (8002274 <HAL_UART_MspInit+0x16c>)
 8002222:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002226:	f003 0301 	and.w	r3, r3, #1
 800222a:	60bb      	str	r3, [r7, #8]
 800222c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_TX_Pin;
 800222e:	2318      	movs	r3, #24
 8002230:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002234:	2302      	movs	r3, #2
 8002236:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800223a:	2300      	movs	r3, #0
 800223c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002240:	2300      	movs	r3, #0
 8002242:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF13_USART3;
 8002246:	230d      	movs	r3, #13
 8002248:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800224c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002250:	4619      	mov	r1, r3
 8002252:	480b      	ldr	r0, [pc, #44]	@ (8002280 <HAL_UART_MspInit+0x178>)
 8002254:	f000 fcd4 	bl	8002c00 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002258:	2200      	movs	r2, #0
 800225a:	2100      	movs	r1, #0
 800225c:	203c      	movs	r0, #60	@ 0x3c
 800225e:	f000 fb51 	bl	8002904 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002262:	203c      	movs	r0, #60	@ 0x3c
 8002264:	f000 fb68 	bl	8002938 <HAL_NVIC_EnableIRQ>
}
 8002268:	bf00      	nop
 800226a:	37b8      	adds	r7, #184	@ 0xb8
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}
 8002270:	40004400 	.word	0x40004400
 8002274:	44020c00 	.word	0x44020c00
 8002278:	42020400 	.word	0x42020400
 800227c:	40004800 	.word	0x40004800
 8002280:	42020000 	.word	0x42020000

08002284 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002284:	b480      	push	{r7}
 8002286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002288:	bf00      	nop
 800228a:	e7fd      	b.n	8002288 <NMI_Handler+0x4>

0800228c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800228c:	b480      	push	{r7}
 800228e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002290:	bf00      	nop
 8002292:	e7fd      	b.n	8002290 <HardFault_Handler+0x4>

08002294 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002294:	b480      	push	{r7}
 8002296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002298:	bf00      	nop
 800229a:	e7fd      	b.n	8002298 <MemManage_Handler+0x4>

0800229c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800229c:	b480      	push	{r7}
 800229e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022a0:	bf00      	nop
 80022a2:	e7fd      	b.n	80022a0 <BusFault_Handler+0x4>

080022a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022a4:	b480      	push	{r7}
 80022a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022a8:	bf00      	nop
 80022aa:	e7fd      	b.n	80022a8 <UsageFault_Handler+0x4>

080022ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80022ac:	b480      	push	{r7}
 80022ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80022b0:	bf00      	nop
 80022b2:	46bd      	mov	sp, r7
 80022b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b8:	4770      	bx	lr

080022ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022ba:	b480      	push	{r7}
 80022bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022be:	bf00      	nop
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr

080022c8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022c8:	b480      	push	{r7}
 80022ca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022cc:	bf00      	nop
 80022ce:	46bd      	mov	sp, r7
 80022d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d4:	4770      	bx	lr

080022d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022d6:	b580      	push	{r7, lr}
 80022d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022da:	f000 fa17 	bl	800270c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022de:	bf00      	nop
 80022e0:	bd80      	pop	{r7, pc}
	...

080022e4 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 Event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80022e8:	4802      	ldr	r0, [pc, #8]	@ (80022f4 <I2C1_EV_IRQHandler+0x10>)
 80022ea:	f001 fab3 	bl	8003854 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80022ee:	bf00      	nop
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	200002bc 	.word	0x200002bc

080022f8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80022fc:	4802      	ldr	r0, [pc, #8]	@ (8002308 <USART3_IRQHandler+0x10>)
 80022fe:	f004 ffe3 	bl	80072c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002302:	bf00      	nop
 8002304:	bd80      	pop	{r7, pc}
 8002306:	bf00      	nop
 8002308:	200003a4 	.word	0x200003a4

0800230c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800230c:	b480      	push	{r7}
 800230e:	af00      	add	r7, sp, #0
  return 1;
 8002310:	2301      	movs	r3, #1
}
 8002312:	4618      	mov	r0, r3
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr

0800231c <_kill>:

int _kill(int pid, int sig)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b082      	sub	sp, #8
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
 8002324:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002326:	f006 fdbf 	bl	8008ea8 <__errno>
 800232a:	4603      	mov	r3, r0
 800232c:	2216      	movs	r2, #22
 800232e:	601a      	str	r2, [r3, #0]
  return -1;
 8002330:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002334:	4618      	mov	r0, r3
 8002336:	3708      	adds	r7, #8
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}

0800233c <_exit>:

void _exit (int status)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b082      	sub	sp, #8
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002344:	f04f 31ff 	mov.w	r1, #4294967295
 8002348:	6878      	ldr	r0, [r7, #4]
 800234a:	f7ff ffe7 	bl	800231c <_kill>
  while (1) {}    /* Make sure we hang here */
 800234e:	bf00      	nop
 8002350:	e7fd      	b.n	800234e <_exit+0x12>

08002352 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002352:	b580      	push	{r7, lr}
 8002354:	b086      	sub	sp, #24
 8002356:	af00      	add	r7, sp, #0
 8002358:	60f8      	str	r0, [r7, #12]
 800235a:	60b9      	str	r1, [r7, #8]
 800235c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800235e:	2300      	movs	r3, #0
 8002360:	617b      	str	r3, [r7, #20]
 8002362:	e00a      	b.n	800237a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002364:	f3af 8000 	nop.w
 8002368:	4601      	mov	r1, r0
 800236a:	68bb      	ldr	r3, [r7, #8]
 800236c:	1c5a      	adds	r2, r3, #1
 800236e:	60ba      	str	r2, [r7, #8]
 8002370:	b2ca      	uxtb	r2, r1
 8002372:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002374:	697b      	ldr	r3, [r7, #20]
 8002376:	3301      	adds	r3, #1
 8002378:	617b      	str	r3, [r7, #20]
 800237a:	697a      	ldr	r2, [r7, #20]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	429a      	cmp	r2, r3
 8002380:	dbf0      	blt.n	8002364 <_read+0x12>
  }

  return len;
 8002382:	687b      	ldr	r3, [r7, #4]
}
 8002384:	4618      	mov	r0, r3
 8002386:	3718      	adds	r7, #24
 8002388:	46bd      	mov	sp, r7
 800238a:	bd80      	pop	{r7, pc}

0800238c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b086      	sub	sp, #24
 8002390:	af00      	add	r7, sp, #0
 8002392:	60f8      	str	r0, [r7, #12]
 8002394:	60b9      	str	r1, [r7, #8]
 8002396:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002398:	2300      	movs	r3, #0
 800239a:	617b      	str	r3, [r7, #20]
 800239c:	e009      	b.n	80023b2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800239e:	68bb      	ldr	r3, [r7, #8]
 80023a0:	1c5a      	adds	r2, r3, #1
 80023a2:	60ba      	str	r2, [r7, #8]
 80023a4:	781b      	ldrb	r3, [r3, #0]
 80023a6:	4618      	mov	r0, r3
 80023a8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	3301      	adds	r3, #1
 80023b0:	617b      	str	r3, [r7, #20]
 80023b2:	697a      	ldr	r2, [r7, #20]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	429a      	cmp	r2, r3
 80023b8:	dbf1      	blt.n	800239e <_write+0x12>
  }
  return len;
 80023ba:	687b      	ldr	r3, [r7, #4]
}
 80023bc:	4618      	mov	r0, r3
 80023be:	3718      	adds	r7, #24
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}

080023c4 <_close>:

int _close(int file)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b083      	sub	sp, #12
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80023cc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	370c      	adds	r7, #12
 80023d4:	46bd      	mov	sp, r7
 80023d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023da:	4770      	bx	lr

080023dc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80023dc:	b480      	push	{r7}
 80023de:	b083      	sub	sp, #12
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
 80023e4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80023ec:	605a      	str	r2, [r3, #4]
  return 0;
 80023ee:	2300      	movs	r3, #0
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	370c      	adds	r7, #12
 80023f4:	46bd      	mov	sp, r7
 80023f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fa:	4770      	bx	lr

080023fc <_isatty>:

int _isatty(int file)
{
 80023fc:	b480      	push	{r7}
 80023fe:	b083      	sub	sp, #12
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002404:	2301      	movs	r3, #1
}
 8002406:	4618      	mov	r0, r3
 8002408:	370c      	adds	r7, #12
 800240a:	46bd      	mov	sp, r7
 800240c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002410:	4770      	bx	lr

08002412 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002412:	b480      	push	{r7}
 8002414:	b085      	sub	sp, #20
 8002416:	af00      	add	r7, sp, #0
 8002418:	60f8      	str	r0, [r7, #12]
 800241a:	60b9      	str	r1, [r7, #8]
 800241c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800241e:	2300      	movs	r3, #0
}
 8002420:	4618      	mov	r0, r3
 8002422:	3714      	adds	r7, #20
 8002424:	46bd      	mov	sp, r7
 8002426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242a:	4770      	bx	lr

0800242c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b086      	sub	sp, #24
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002434:	4a14      	ldr	r2, [pc, #80]	@ (8002488 <_sbrk+0x5c>)
 8002436:	4b15      	ldr	r3, [pc, #84]	@ (800248c <_sbrk+0x60>)
 8002438:	1ad3      	subs	r3, r2, r3
 800243a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800243c:	697b      	ldr	r3, [r7, #20]
 800243e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002440:	4b13      	ldr	r3, [pc, #76]	@ (8002490 <_sbrk+0x64>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	2b00      	cmp	r3, #0
 8002446:	d102      	bne.n	800244e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002448:	4b11      	ldr	r3, [pc, #68]	@ (8002490 <_sbrk+0x64>)
 800244a:	4a12      	ldr	r2, [pc, #72]	@ (8002494 <_sbrk+0x68>)
 800244c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800244e:	4b10      	ldr	r3, [pc, #64]	@ (8002490 <_sbrk+0x64>)
 8002450:	681a      	ldr	r2, [r3, #0]
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	4413      	add	r3, r2
 8002456:	693a      	ldr	r2, [r7, #16]
 8002458:	429a      	cmp	r2, r3
 800245a:	d207      	bcs.n	800246c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800245c:	f006 fd24 	bl	8008ea8 <__errno>
 8002460:	4603      	mov	r3, r0
 8002462:	220c      	movs	r2, #12
 8002464:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002466:	f04f 33ff 	mov.w	r3, #4294967295
 800246a:	e009      	b.n	8002480 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800246c:	4b08      	ldr	r3, [pc, #32]	@ (8002490 <_sbrk+0x64>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002472:	4b07      	ldr	r3, [pc, #28]	@ (8002490 <_sbrk+0x64>)
 8002474:	681a      	ldr	r2, [r3, #0]
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	4413      	add	r3, r2
 800247a:	4a05      	ldr	r2, [pc, #20]	@ (8002490 <_sbrk+0x64>)
 800247c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800247e:	68fb      	ldr	r3, [r7, #12]
}
 8002480:	4618      	mov	r0, r3
 8002482:	3718      	adds	r7, #24
 8002484:	46bd      	mov	sp, r7
 8002486:	bd80      	pop	{r7, pc}
 8002488:	20008000 	.word	0x20008000
 800248c:	00000400 	.word	0x00000400
 8002490:	20000438 	.word	0x20000438
 8002494:	20000590 	.word	0x20000590

08002498 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002498:	b480      	push	{r7}
 800249a:	b083      	sub	sp, #12
 800249c:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800249e:	4b30      	ldr	r3, [pc, #192]	@ (8002560 <SystemInit+0xc8>)
 80024a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024a4:	4a2e      	ldr	r2, [pc, #184]	@ (8002560 <SystemInit+0xc8>)
 80024a6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80024aa:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 80024ae:	4b2d      	ldr	r3, [pc, #180]	@ (8002564 <SystemInit+0xcc>)
 80024b0:	2201      	movs	r2, #1
 80024b2:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80024b4:	4b2b      	ldr	r3, [pc, #172]	@ (8002564 <SystemInit+0xcc>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80024ba:	4b2a      	ldr	r3, [pc, #168]	@ (8002564 <SystemInit+0xcc>)
 80024bc:	2200      	movs	r2, #0
 80024be:	621a      	str	r2, [r3, #32]
  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
#else
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 80024c0:	4b28      	ldr	r3, [pc, #160]	@ (8002564 <SystemInit+0xcc>)
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	4927      	ldr	r1, [pc, #156]	@ (8002564 <SystemInit+0xcc>)
 80024c6:	4b28      	ldr	r3, [pc, #160]	@ (8002568 <SystemInit+0xd0>)
 80024c8:	4013      	ands	r3, r2
 80024ca:	600b      	str	r3, [r1, #0]
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 80024cc:	4b25      	ldr	r3, [pc, #148]	@ (8002564 <SystemInit+0xcc>)
 80024ce:	2200      	movs	r2, #0
 80024d0:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 80024d2:	4b24      	ldr	r3, [pc, #144]	@ (8002564 <SystemInit+0xcc>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 80024d8:	4b22      	ldr	r3, [pc, #136]	@ (8002564 <SystemInit+0xcc>)
 80024da:	4a24      	ldr	r2, [pc, #144]	@ (800256c <SystemInit+0xd4>)
 80024dc:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 80024de:	4b21      	ldr	r3, [pc, #132]	@ (8002564 <SystemInit+0xcc>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 80024e4:	4b1f      	ldr	r3, [pc, #124]	@ (8002564 <SystemInit+0xcc>)
 80024e6:	4a21      	ldr	r2, [pc, #132]	@ (800256c <SystemInit+0xd4>)
 80024e8:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 80024ea:	4b1e      	ldr	r3, [pc, #120]	@ (8002564 <SystemInit+0xcc>)
 80024ec:	2200      	movs	r2, #0
 80024ee:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80024f0:	4b1c      	ldr	r3, [pc, #112]	@ (8002564 <SystemInit+0xcc>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a1b      	ldr	r2, [pc, #108]	@ (8002564 <SystemInit+0xcc>)
 80024f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024fa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80024fc:	4b19      	ldr	r3, [pc, #100]	@ (8002564 <SystemInit+0xcc>)
 80024fe:	2200      	movs	r2, #0
 8002500:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002502:	4b17      	ldr	r3, [pc, #92]	@ (8002560 <SystemInit+0xc8>)
 8002504:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002508:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 800250a:	4b19      	ldr	r3, [pc, #100]	@ (8002570 <SystemInit+0xd8>)
 800250c:	699b      	ldr	r3, [r3, #24]
 800250e:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8002512:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 800251a:	d003      	beq.n	8002524 <SystemInit+0x8c>
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8002522:	d117      	bne.n	8002554 <SystemInit+0xbc>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8002524:	4b12      	ldr	r3, [pc, #72]	@ (8002570 <SystemInit+0xd8>)
 8002526:	69db      	ldr	r3, [r3, #28]
 8002528:	f003 0301 	and.w	r3, r3, #1
 800252c:	2b00      	cmp	r3, #0
 800252e:	d005      	beq.n	800253c <SystemInit+0xa4>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8002530:	4b0f      	ldr	r3, [pc, #60]	@ (8002570 <SystemInit+0xd8>)
 8002532:	4a10      	ldr	r2, [pc, #64]	@ (8002574 <SystemInit+0xdc>)
 8002534:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8002536:	4b0e      	ldr	r3, [pc, #56]	@ (8002570 <SystemInit+0xd8>)
 8002538:	4a0f      	ldr	r2, [pc, #60]	@ (8002578 <SystemInit+0xe0>)
 800253a:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 800253c:	4b0c      	ldr	r3, [pc, #48]	@ (8002570 <SystemInit+0xd8>)
 800253e:	69db      	ldr	r3, [r3, #28]
 8002540:	4a0b      	ldr	r2, [pc, #44]	@ (8002570 <SystemInit+0xd8>)
 8002542:	f043 0302 	orr.w	r3, r3, #2
 8002546:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8002548:	4b09      	ldr	r3, [pc, #36]	@ (8002570 <SystemInit+0xd8>)
 800254a:	69db      	ldr	r3, [r3, #28]
 800254c:	4a08      	ldr	r2, [pc, #32]	@ (8002570 <SystemInit+0xd8>)
 800254e:	f043 0301 	orr.w	r3, r3, #1
 8002552:	61d3      	str	r3, [r2, #28]
  }
}
 8002554:	bf00      	nop
 8002556:	370c      	adds	r7, #12
 8002558:	46bd      	mov	sp, r7
 800255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255e:	4770      	bx	lr
 8002560:	e000ed00 	.word	0xe000ed00
 8002564:	44020c00 	.word	0x44020c00
 8002568:	fae2eae3 	.word	0xfae2eae3
 800256c:	01010280 	.word	0x01010280
 8002570:	40022000 	.word	0x40022000
 8002574:	08192a3b 	.word	0x08192a3b
 8002578:	4c5d6e7f 	.word	0x4c5d6e7f

0800257c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 800257c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80025b4 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002580:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002582:	e003      	b.n	800258c <LoopCopyDataInit>

08002584 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002584:	4b0c      	ldr	r3, [pc, #48]	@ (80025b8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002586:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002588:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800258a:	3104      	adds	r1, #4

0800258c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800258c:	480b      	ldr	r0, [pc, #44]	@ (80025bc <LoopForever+0xa>)
	ldr	r3, =_edata
 800258e:	4b0c      	ldr	r3, [pc, #48]	@ (80025c0 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002590:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002592:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002594:	d3f6      	bcc.n	8002584 <CopyDataInit>
	ldr	r2, =_sbss
 8002596:	4a0b      	ldr	r2, [pc, #44]	@ (80025c4 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002598:	e002      	b.n	80025a0 <LoopFillZerobss>

0800259a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800259a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800259c:	f842 3b04 	str.w	r3, [r2], #4

080025a0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80025a0:	4b09      	ldr	r3, [pc, #36]	@ (80025c8 <LoopForever+0x16>)
	cmp	r2, r3
 80025a2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80025a4:	d3f9      	bcc.n	800259a <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80025a6:	f7ff ff77 	bl	8002498 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80025aa:	f006 fc83 	bl	8008eb4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80025ae:	f7fe fd1f 	bl	8000ff0 <main>

080025b2 <LoopForever>:

LoopForever:
    b LoopForever
 80025b2:	e7fe      	b.n	80025b2 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 80025b4:	20008000 	.word	0x20008000
	ldr	r3, =_sidata
 80025b8:	0800b720 	.word	0x0800b720
	ldr	r0, =_sdata
 80025bc:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80025c0:	200001d4 	.word	0x200001d4
	ldr	r2, =_sbss
 80025c4:	200001d4 	.word	0x200001d4
	ldr	r3, = _ebss
 80025c8:	2000058c 	.word	0x2000058c

080025cc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80025cc:	e7fe      	b.n	80025cc <ADC1_IRQHandler>
	...

080025d0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025d4:	2003      	movs	r0, #3
 80025d6:	f000 f98a 	bl	80028ee <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80025da:	f002 fb2b 	bl	8004c34 <HAL_RCC_GetSysClockFreq>
 80025de:	4602      	mov	r2, r0
 80025e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002614 <HAL_Init+0x44>)
 80025e2:	6a1b      	ldr	r3, [r3, #32]
 80025e4:	f003 030f 	and.w	r3, r3, #15
 80025e8:	490b      	ldr	r1, [pc, #44]	@ (8002618 <HAL_Init+0x48>)
 80025ea:	5ccb      	ldrb	r3, [r1, r3]
 80025ec:	fa22 f303 	lsr.w	r3, r2, r3
 80025f0:	4a0a      	ldr	r2, [pc, #40]	@ (800261c <HAL_Init+0x4c>)
 80025f2:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80025f4:	2004      	movs	r0, #4
 80025f6:	f000 f9cf 	bl	8002998 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80025fa:	200f      	movs	r0, #15
 80025fc:	f000 f810 	bl	8002620 <HAL_InitTick>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d001      	beq.n	800260a <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8002606:	2301      	movs	r3, #1
 8002608:	e002      	b.n	8002610 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800260a:	f7ff fcdd 	bl	8001fc8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800260e:	2300      	movs	r3, #0
}
 8002610:	4618      	mov	r0, r3
 8002612:	bd80      	pop	{r7, pc}
 8002614:	44020c00 	.word	0x44020c00
 8002618:	0800b348 	.word	0x0800b348
 800261c:	20000000 	.word	0x20000000

08002620 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b084      	sub	sp, #16
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8002628:	2300      	movs	r3, #0
 800262a:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 800262c:	4b33      	ldr	r3, [pc, #204]	@ (80026fc <HAL_InitTick+0xdc>)
 800262e:	781b      	ldrb	r3, [r3, #0]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d101      	bne.n	8002638 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8002634:	2301      	movs	r3, #1
 8002636:	e05c      	b.n	80026f2 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8002638:	4b31      	ldr	r3, [pc, #196]	@ (8002700 <HAL_InitTick+0xe0>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f003 0304 	and.w	r3, r3, #4
 8002640:	2b04      	cmp	r3, #4
 8002642:	d10c      	bne.n	800265e <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8002644:	4b2f      	ldr	r3, [pc, #188]	@ (8002704 <HAL_InitTick+0xe4>)
 8002646:	681a      	ldr	r2, [r3, #0]
 8002648:	4b2c      	ldr	r3, [pc, #176]	@ (80026fc <HAL_InitTick+0xdc>)
 800264a:	781b      	ldrb	r3, [r3, #0]
 800264c:	4619      	mov	r1, r3
 800264e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002652:	fbb3 f3f1 	udiv	r3, r3, r1
 8002656:	fbb2 f3f3 	udiv	r3, r2, r3
 800265a:	60fb      	str	r3, [r7, #12]
 800265c:	e037      	b.n	80026ce <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 800265e:	f000 f9f3 	bl	8002a48 <HAL_SYSTICK_GetCLKSourceConfig>
 8002662:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	2b02      	cmp	r3, #2
 8002668:	d023      	beq.n	80026b2 <HAL_InitTick+0x92>
 800266a:	68bb      	ldr	r3, [r7, #8]
 800266c:	2b02      	cmp	r3, #2
 800266e:	d82d      	bhi.n	80026cc <HAL_InitTick+0xac>
 8002670:	68bb      	ldr	r3, [r7, #8]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d003      	beq.n	800267e <HAL_InitTick+0x5e>
 8002676:	68bb      	ldr	r3, [r7, #8]
 8002678:	2b01      	cmp	r3, #1
 800267a:	d00d      	beq.n	8002698 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 800267c:	e026      	b.n	80026cc <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 800267e:	4b21      	ldr	r3, [pc, #132]	@ (8002704 <HAL_InitTick+0xe4>)
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	4b1e      	ldr	r3, [pc, #120]	@ (80026fc <HAL_InitTick+0xdc>)
 8002684:	781b      	ldrb	r3, [r3, #0]
 8002686:	4619      	mov	r1, r3
 8002688:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 800268c:	fbb3 f3f1 	udiv	r3, r3, r1
 8002690:	fbb2 f3f3 	udiv	r3, r2, r3
 8002694:	60fb      	str	r3, [r7, #12]
        break;
 8002696:	e01a      	b.n	80026ce <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8002698:	4b18      	ldr	r3, [pc, #96]	@ (80026fc <HAL_InitTick+0xdc>)
 800269a:	781b      	ldrb	r3, [r3, #0]
 800269c:	461a      	mov	r2, r3
 800269e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80026a2:	fbb3 f3f2 	udiv	r3, r3, r2
 80026a6:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80026aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80026ae:	60fb      	str	r3, [r7, #12]
        break;
 80026b0:	e00d      	b.n	80026ce <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80026b2:	4b12      	ldr	r3, [pc, #72]	@ (80026fc <HAL_InitTick+0xdc>)
 80026b4:	781b      	ldrb	r3, [r3, #0]
 80026b6:	461a      	mov	r2, r3
 80026b8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80026bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80026c0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80026c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80026c8:	60fb      	str	r3, [r7, #12]
        break;
 80026ca:	e000      	b.n	80026ce <HAL_InitTick+0xae>
        break;
 80026cc:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 80026ce:	68f8      	ldr	r0, [r7, #12]
 80026d0:	f000 f940 	bl	8002954 <HAL_SYSTICK_Config>
 80026d4:	4603      	mov	r3, r0
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d001      	beq.n	80026de <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 80026da:	2301      	movs	r3, #1
 80026dc:	e009      	b.n	80026f2 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026de:	2200      	movs	r2, #0
 80026e0:	6879      	ldr	r1, [r7, #4]
 80026e2:	f04f 30ff 	mov.w	r0, #4294967295
 80026e6:	f000 f90d 	bl	8002904 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 80026ea:	4a07      	ldr	r2, [pc, #28]	@ (8002708 <HAL_InitTick+0xe8>)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80026f0:	2300      	movs	r3, #0
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3710      	adds	r7, #16
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}
 80026fa:	bf00      	nop
 80026fc:	20000008 	.word	0x20000008
 8002700:	e000e010 	.word	0xe000e010
 8002704:	20000000 	.word	0x20000000
 8002708:	20000004 	.word	0x20000004

0800270c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800270c:	b480      	push	{r7}
 800270e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002710:	4b06      	ldr	r3, [pc, #24]	@ (800272c <HAL_IncTick+0x20>)
 8002712:	781b      	ldrb	r3, [r3, #0]
 8002714:	461a      	mov	r2, r3
 8002716:	4b06      	ldr	r3, [pc, #24]	@ (8002730 <HAL_IncTick+0x24>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4413      	add	r3, r2
 800271c:	4a04      	ldr	r2, [pc, #16]	@ (8002730 <HAL_IncTick+0x24>)
 800271e:	6013      	str	r3, [r2, #0]
}
 8002720:	bf00      	nop
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr
 800272a:	bf00      	nop
 800272c:	20000008 	.word	0x20000008
 8002730:	2000043c 	.word	0x2000043c

08002734 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002734:	b480      	push	{r7}
 8002736:	af00      	add	r7, sp, #0
  return uwTick;
 8002738:	4b03      	ldr	r3, [pc, #12]	@ (8002748 <HAL_GetTick+0x14>)
 800273a:	681b      	ldr	r3, [r3, #0]
}
 800273c:	4618      	mov	r0, r3
 800273e:	46bd      	mov	sp, r7
 8002740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002744:	4770      	bx	lr
 8002746:	bf00      	nop
 8002748:	2000043c 	.word	0x2000043c

0800274c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b084      	sub	sp, #16
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002754:	f7ff ffee 	bl	8002734 <HAL_GetTick>
 8002758:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002764:	d005      	beq.n	8002772 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002766:	4b0a      	ldr	r3, [pc, #40]	@ (8002790 <HAL_Delay+0x44>)
 8002768:	781b      	ldrb	r3, [r3, #0]
 800276a:	461a      	mov	r2, r3
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	4413      	add	r3, r2
 8002770:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002772:	bf00      	nop
 8002774:	f7ff ffde 	bl	8002734 <HAL_GetTick>
 8002778:	4602      	mov	r2, r0
 800277a:	68bb      	ldr	r3, [r7, #8]
 800277c:	1ad3      	subs	r3, r2, r3
 800277e:	68fa      	ldr	r2, [r7, #12]
 8002780:	429a      	cmp	r2, r3
 8002782:	d8f7      	bhi.n	8002774 <HAL_Delay+0x28>
  {
  }
}
 8002784:	bf00      	nop
 8002786:	bf00      	nop
 8002788:	3710      	adds	r7, #16
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}
 800278e:	bf00      	nop
 8002790:	20000008 	.word	0x20000008

08002794 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002794:	b480      	push	{r7}
 8002796:	b085      	sub	sp, #20
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	f003 0307 	and.w	r3, r3, #7
 80027a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027a4:	4b0c      	ldr	r3, [pc, #48]	@ (80027d8 <__NVIC_SetPriorityGrouping+0x44>)
 80027a6:	68db      	ldr	r3, [r3, #12]
 80027a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027aa:	68ba      	ldr	r2, [r7, #8]
 80027ac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80027b0:	4013      	ands	r3, r2
 80027b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027bc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80027c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80027c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027c6:	4a04      	ldr	r2, [pc, #16]	@ (80027d8 <__NVIC_SetPriorityGrouping+0x44>)
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	60d3      	str	r3, [r2, #12]
}
 80027cc:	bf00      	nop
 80027ce:	3714      	adds	r7, #20
 80027d0:	46bd      	mov	sp, r7
 80027d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d6:	4770      	bx	lr
 80027d8:	e000ed00 	.word	0xe000ed00

080027dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027dc:	b480      	push	{r7}
 80027de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027e0:	4b04      	ldr	r3, [pc, #16]	@ (80027f4 <__NVIC_GetPriorityGrouping+0x18>)
 80027e2:	68db      	ldr	r3, [r3, #12]
 80027e4:	0a1b      	lsrs	r3, r3, #8
 80027e6:	f003 0307 	and.w	r3, r3, #7
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	46bd      	mov	sp, r7
 80027ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f2:	4770      	bx	lr
 80027f4:	e000ed00 	.word	0xe000ed00

080027f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b083      	sub	sp, #12
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	4603      	mov	r3, r0
 8002800:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002802:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002806:	2b00      	cmp	r3, #0
 8002808:	db0b      	blt.n	8002822 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800280a:	88fb      	ldrh	r3, [r7, #6]
 800280c:	f003 021f 	and.w	r2, r3, #31
 8002810:	4907      	ldr	r1, [pc, #28]	@ (8002830 <__NVIC_EnableIRQ+0x38>)
 8002812:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002816:	095b      	lsrs	r3, r3, #5
 8002818:	2001      	movs	r0, #1
 800281a:	fa00 f202 	lsl.w	r2, r0, r2
 800281e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002822:	bf00      	nop
 8002824:	370c      	adds	r7, #12
 8002826:	46bd      	mov	sp, r7
 8002828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282c:	4770      	bx	lr
 800282e:	bf00      	nop
 8002830:	e000e100 	.word	0xe000e100

08002834 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002834:	b480      	push	{r7}
 8002836:	b083      	sub	sp, #12
 8002838:	af00      	add	r7, sp, #0
 800283a:	4603      	mov	r3, r0
 800283c:	6039      	str	r1, [r7, #0]
 800283e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002840:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002844:	2b00      	cmp	r3, #0
 8002846:	db0a      	blt.n	800285e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	b2da      	uxtb	r2, r3
 800284c:	490c      	ldr	r1, [pc, #48]	@ (8002880 <__NVIC_SetPriority+0x4c>)
 800284e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002852:	0112      	lsls	r2, r2, #4
 8002854:	b2d2      	uxtb	r2, r2
 8002856:	440b      	add	r3, r1
 8002858:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800285c:	e00a      	b.n	8002874 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	b2da      	uxtb	r2, r3
 8002862:	4908      	ldr	r1, [pc, #32]	@ (8002884 <__NVIC_SetPriority+0x50>)
 8002864:	88fb      	ldrh	r3, [r7, #6]
 8002866:	f003 030f 	and.w	r3, r3, #15
 800286a:	3b04      	subs	r3, #4
 800286c:	0112      	lsls	r2, r2, #4
 800286e:	b2d2      	uxtb	r2, r2
 8002870:	440b      	add	r3, r1
 8002872:	761a      	strb	r2, [r3, #24]
}
 8002874:	bf00      	nop
 8002876:	370c      	adds	r7, #12
 8002878:	46bd      	mov	sp, r7
 800287a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287e:	4770      	bx	lr
 8002880:	e000e100 	.word	0xe000e100
 8002884:	e000ed00 	.word	0xe000ed00

08002888 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002888:	b480      	push	{r7}
 800288a:	b089      	sub	sp, #36	@ 0x24
 800288c:	af00      	add	r7, sp, #0
 800288e:	60f8      	str	r0, [r7, #12]
 8002890:	60b9      	str	r1, [r7, #8]
 8002892:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	f003 0307 	and.w	r3, r3, #7
 800289a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800289c:	69fb      	ldr	r3, [r7, #28]
 800289e:	f1c3 0307 	rsb	r3, r3, #7
 80028a2:	2b04      	cmp	r3, #4
 80028a4:	bf28      	it	cs
 80028a6:	2304      	movcs	r3, #4
 80028a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028aa:	69fb      	ldr	r3, [r7, #28]
 80028ac:	3304      	adds	r3, #4
 80028ae:	2b06      	cmp	r3, #6
 80028b0:	d902      	bls.n	80028b8 <NVIC_EncodePriority+0x30>
 80028b2:	69fb      	ldr	r3, [r7, #28]
 80028b4:	3b03      	subs	r3, #3
 80028b6:	e000      	b.n	80028ba <NVIC_EncodePriority+0x32>
 80028b8:	2300      	movs	r3, #0
 80028ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028bc:	f04f 32ff 	mov.w	r2, #4294967295
 80028c0:	69bb      	ldr	r3, [r7, #24]
 80028c2:	fa02 f303 	lsl.w	r3, r2, r3
 80028c6:	43da      	mvns	r2, r3
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	401a      	ands	r2, r3
 80028cc:	697b      	ldr	r3, [r7, #20]
 80028ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028d0:	f04f 31ff 	mov.w	r1, #4294967295
 80028d4:	697b      	ldr	r3, [r7, #20]
 80028d6:	fa01 f303 	lsl.w	r3, r1, r3
 80028da:	43d9      	mvns	r1, r3
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028e0:	4313      	orrs	r3, r2
         );
}
 80028e2:	4618      	mov	r0, r3
 80028e4:	3724      	adds	r7, #36	@ 0x24
 80028e6:	46bd      	mov	sp, r7
 80028e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ec:	4770      	bx	lr

080028ee <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028ee:	b580      	push	{r7, lr}
 80028f0:	b082      	sub	sp, #8
 80028f2:	af00      	add	r7, sp, #0
 80028f4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	f7ff ff4c 	bl	8002794 <__NVIC_SetPriorityGrouping>
}
 80028fc:	bf00      	nop
 80028fe:	3708      	adds	r7, #8
 8002900:	46bd      	mov	sp, r7
 8002902:	bd80      	pop	{r7, pc}

08002904 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b086      	sub	sp, #24
 8002908:	af00      	add	r7, sp, #0
 800290a:	4603      	mov	r3, r0
 800290c:	60b9      	str	r1, [r7, #8]
 800290e:	607a      	str	r2, [r7, #4]
 8002910:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002912:	f7ff ff63 	bl	80027dc <__NVIC_GetPriorityGrouping>
 8002916:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002918:	687a      	ldr	r2, [r7, #4]
 800291a:	68b9      	ldr	r1, [r7, #8]
 800291c:	6978      	ldr	r0, [r7, #20]
 800291e:	f7ff ffb3 	bl	8002888 <NVIC_EncodePriority>
 8002922:	4602      	mov	r2, r0
 8002924:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002928:	4611      	mov	r1, r2
 800292a:	4618      	mov	r0, r3
 800292c:	f7ff ff82 	bl	8002834 <__NVIC_SetPriority>
}
 8002930:	bf00      	nop
 8002932:	3718      	adds	r7, #24
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}

08002938 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b082      	sub	sp, #8
 800293c:	af00      	add	r7, sp, #0
 800293e:	4603      	mov	r3, r0
 8002940:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002942:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002946:	4618      	mov	r0, r3
 8002948:	f7ff ff56 	bl	80027f8 <__NVIC_EnableIRQ>
}
 800294c:	bf00      	nop
 800294e:	3708      	adds	r7, #8
 8002950:	46bd      	mov	sp, r7
 8002952:	bd80      	pop	{r7, pc}

08002954 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002954:	b480      	push	{r7}
 8002956:	b083      	sub	sp, #12
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	3b01      	subs	r3, #1
 8002960:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002964:	d301      	bcc.n	800296a <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8002966:	2301      	movs	r3, #1
 8002968:	e00d      	b.n	8002986 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 800296a:	4a0a      	ldr	r2, [pc, #40]	@ (8002994 <HAL_SYSTICK_Config+0x40>)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	3b01      	subs	r3, #1
 8002970:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8002972:	4b08      	ldr	r3, [pc, #32]	@ (8002994 <HAL_SYSTICK_Config+0x40>)
 8002974:	2200      	movs	r2, #0
 8002976:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8002978:	4b06      	ldr	r3, [pc, #24]	@ (8002994 <HAL_SYSTICK_Config+0x40>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a05      	ldr	r2, [pc, #20]	@ (8002994 <HAL_SYSTICK_Config+0x40>)
 800297e:	f043 0303 	orr.w	r3, r3, #3
 8002982:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8002984:	2300      	movs	r3, #0
}
 8002986:	4618      	mov	r0, r3
 8002988:	370c      	adds	r7, #12
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr
 8002992:	bf00      	nop
 8002994:	e000e010 	.word	0xe000e010

08002998 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8002998:	b480      	push	{r7}
 800299a:	b083      	sub	sp, #12
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2b04      	cmp	r3, #4
 80029a4:	d844      	bhi.n	8002a30 <HAL_SYSTICK_CLKSourceConfig+0x98>
 80029a6:	a201      	add	r2, pc, #4	@ (adr r2, 80029ac <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80029a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029ac:	080029cf 	.word	0x080029cf
 80029b0:	080029ed 	.word	0x080029ed
 80029b4:	08002a0f 	.word	0x08002a0f
 80029b8:	08002a31 	.word	0x08002a31
 80029bc:	080029c1 	.word	0x080029c1
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80029c0:	4b1f      	ldr	r3, [pc, #124]	@ (8002a40 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a1e      	ldr	r2, [pc, #120]	@ (8002a40 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80029c6:	f043 0304 	orr.w	r3, r3, #4
 80029ca:	6013      	str	r3, [r2, #0]
      break;
 80029cc:	e031      	b.n	8002a32 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80029ce:	4b1c      	ldr	r3, [pc, #112]	@ (8002a40 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a1b      	ldr	r2, [pc, #108]	@ (8002a40 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80029d4:	f023 0304 	bic.w	r3, r3, #4
 80029d8:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 80029da:	4b1a      	ldr	r3, [pc, #104]	@ (8002a44 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80029dc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80029e0:	4a18      	ldr	r2, [pc, #96]	@ (8002a44 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80029e2:	f023 030c 	bic.w	r3, r3, #12
 80029e6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80029ea:	e022      	b.n	8002a32 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80029ec:	4b14      	ldr	r3, [pc, #80]	@ (8002a40 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a13      	ldr	r2, [pc, #76]	@ (8002a40 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80029f2:	f023 0304 	bic.w	r3, r3, #4
 80029f6:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 80029f8:	4b12      	ldr	r3, [pc, #72]	@ (8002a44 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80029fa:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80029fe:	f023 030c 	bic.w	r3, r3, #12
 8002a02:	4a10      	ldr	r2, [pc, #64]	@ (8002a44 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002a04:	f043 0304 	orr.w	r3, r3, #4
 8002a08:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8002a0c:	e011      	b.n	8002a32 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8002a0e:	4b0c      	ldr	r3, [pc, #48]	@ (8002a40 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4a0b      	ldr	r2, [pc, #44]	@ (8002a40 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002a14:	f023 0304 	bic.w	r3, r3, #4
 8002a18:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8002a1a:	4b0a      	ldr	r3, [pc, #40]	@ (8002a44 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002a1c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002a20:	f023 030c 	bic.w	r3, r3, #12
 8002a24:	4a07      	ldr	r2, [pc, #28]	@ (8002a44 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002a26:	f043 0308 	orr.w	r3, r3, #8
 8002a2a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8002a2e:	e000      	b.n	8002a32 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8002a30:	bf00      	nop
  }
}
 8002a32:	bf00      	nop
 8002a34:	370c      	adds	r7, #12
 8002a36:	46bd      	mov	sp, r7
 8002a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3c:	4770      	bx	lr
 8002a3e:	bf00      	nop
 8002a40:	e000e010 	.word	0xe000e010
 8002a44:	44020c00 	.word	0x44020c00

08002a48 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b083      	sub	sp, #12
 8002a4c:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8002a4e:	4b17      	ldr	r3, [pc, #92]	@ (8002aac <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f003 0304 	and.w	r3, r3, #4
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d002      	beq.n	8002a60 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8002a5a:	2304      	movs	r3, #4
 8002a5c:	607b      	str	r3, [r7, #4]
 8002a5e:	e01e      	b.n	8002a9e <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8002a60:	4b13      	ldr	r3, [pc, #76]	@ (8002ab0 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 8002a62:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002a66:	f003 030c 	and.w	r3, r3, #12
 8002a6a:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	2b08      	cmp	r3, #8
 8002a70:	d00f      	beq.n	8002a92 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	2b08      	cmp	r3, #8
 8002a76:	d80f      	bhi.n	8002a98 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d003      	beq.n	8002a86 <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	2b04      	cmp	r3, #4
 8002a82:	d003      	beq.n	8002a8c <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8002a84:	e008      	b.n	8002a98 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8002a86:	2300      	movs	r3, #0
 8002a88:	607b      	str	r3, [r7, #4]
        break;
 8002a8a:	e008      	b.n	8002a9e <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	607b      	str	r3, [r7, #4]
        break;
 8002a90:	e005      	b.n	8002a9e <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8002a92:	2302      	movs	r3, #2
 8002a94:	607b      	str	r3, [r7, #4]
        break;
 8002a96:	e002      	b.n	8002a9e <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	607b      	str	r3, [r7, #4]
        break;
 8002a9c:	bf00      	nop
    }
  }
  return systick_source;
 8002a9e:	687b      	ldr	r3, [r7, #4]
}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	370c      	adds	r7, #12
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aaa:	4770      	bx	lr
 8002aac:	e000e010 	.word	0xe000e010
 8002ab0:	44020c00 	.word	0x44020c00

08002ab4 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b084      	sub	sp, #16
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 8002abc:	f7ff fe3a 	bl	8002734 <HAL_GetTick>
 8002ac0:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d101      	bne.n	8002acc <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	e06b      	b.n	8002ba4 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002ad2:	b2db      	uxtb	r3, r3
 8002ad4:	2b02      	cmp	r3, #2
 8002ad6:	d008      	beq.n	8002aea <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2220      	movs	r2, #32
 8002adc:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	e05c      	b.n	8002ba4 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	695a      	ldr	r2, [r3, #20]
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f042 0204 	orr.w	r2, r2, #4
 8002af8:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2205      	movs	r2, #5
 8002afe:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8002b02:	e020      	b.n	8002b46 <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8002b04:	f7ff fe16 	bl	8002734 <HAL_GetTick>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	1ad3      	subs	r3, r2, r3
 8002b0e:	2b05      	cmp	r3, #5
 8002b10:	d919      	bls.n	8002b46 <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b16:	f043 0210 	orr.w	r2, r3, #16
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2203      	movs	r2, #3
 8002b22:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d003      	beq.n	8002b3a <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b36:	2201      	movs	r2, #1
 8002b38:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	e02e      	b.n	8002ba4 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	691b      	ldr	r3, [r3, #16]
 8002b4c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d0d7      	beq.n	8002b04 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	695a      	ldr	r2, [r3, #20]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f042 0202 	orr.w	r2, r2, #2
 8002b62:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2204      	movs	r2, #4
 8002b68:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8002b74:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2201      	movs	r2, #1
 8002b7a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d007      	beq.n	8002b9a <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b8e:	2201      	movs	r2, #1
 8002b90:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	2200      	movs	r2, #0
 8002b98:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8002ba2:	2300      	movs	r3, #0
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	3710      	adds	r7, #16
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}

08002bac <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 8002bac:	b480      	push	{r7}
 8002bae:	b083      	sub	sp, #12
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d101      	bne.n	8002bbe <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e019      	b.n	8002bf2 <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002bc4:	b2db      	uxtb	r3, r3
 8002bc6:	2b02      	cmp	r3, #2
 8002bc8:	d004      	beq.n	8002bd4 <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2220      	movs	r2, #32
 8002bce:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	e00e      	b.n	8002bf2 <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2204      	movs	r2, #4
 8002bd8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	695b      	ldr	r3, [r3, #20]
 8002be2:	687a      	ldr	r2, [r7, #4]
 8002be4:	6812      	ldr	r2, [r2, #0]
 8002be6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002bea:	f043 0304 	orr.w	r3, r3, #4
 8002bee:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 8002bf0:	2300      	movs	r3, #0
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	370c      	adds	r7, #12
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfc:	4770      	bx	lr
	...

08002c00 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b087      	sub	sp, #28
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
 8002c08:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002c0e:	e142      	b.n	8002e96 <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	681a      	ldr	r2, [r3, #0]
 8002c14:	2101      	movs	r1, #1
 8002c16:	693b      	ldr	r3, [r7, #16]
 8002c18:	fa01 f303 	lsl.w	r3, r1, r3
 8002c1c:	4013      	ands	r3, r2
 8002c1e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	f000 8134 	beq.w	8002e90 <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	2b02      	cmp	r3, #2
 8002c2e:	d003      	beq.n	8002c38 <HAL_GPIO_Init+0x38>
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	2b12      	cmp	r3, #18
 8002c36:	d125      	bne.n	8002c84 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8002c38:	693b      	ldr	r3, [r7, #16]
 8002c3a:	08da      	lsrs	r2, r3, #3
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	3208      	adds	r2, #8
 8002c40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c44:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002c46:	693b      	ldr	r3, [r7, #16]
 8002c48:	f003 0307 	and.w	r3, r3, #7
 8002c4c:	009b      	lsls	r3, r3, #2
 8002c4e:	220f      	movs	r2, #15
 8002c50:	fa02 f303 	lsl.w	r3, r2, r3
 8002c54:	43db      	mvns	r3, r3
 8002c56:	697a      	ldr	r2, [r7, #20]
 8002c58:	4013      	ands	r3, r2
 8002c5a:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	691b      	ldr	r3, [r3, #16]
 8002c60:	f003 020f 	and.w	r2, r3, #15
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	f003 0307 	and.w	r3, r3, #7
 8002c6a:	009b      	lsls	r3, r3, #2
 8002c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c70:	697a      	ldr	r2, [r7, #20]
 8002c72:	4313      	orrs	r3, r2
 8002c74:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8002c76:	693b      	ldr	r3, [r7, #16]
 8002c78:	08da      	lsrs	r2, r3, #3
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	3208      	adds	r2, #8
 8002c7e:	6979      	ldr	r1, [r7, #20]
 8002c80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	005b      	lsls	r3, r3, #1
 8002c8e:	2203      	movs	r2, #3
 8002c90:	fa02 f303 	lsl.w	r3, r2, r3
 8002c94:	43db      	mvns	r3, r3
 8002c96:	697a      	ldr	r2, [r7, #20]
 8002c98:	4013      	ands	r3, r2
 8002c9a:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	f003 0203 	and.w	r2, r3, #3
 8002ca4:	693b      	ldr	r3, [r7, #16]
 8002ca6:	005b      	lsls	r3, r3, #1
 8002ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cac:	697a      	ldr	r2, [r7, #20]
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	697a      	ldr	r2, [r7, #20]
 8002cb6:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d00b      	beq.n	8002cd8 <HAL_GPIO_Init+0xd8>
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	2b02      	cmp	r3, #2
 8002cc6:	d007      	beq.n	8002cd8 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002ccc:	2b11      	cmp	r3, #17
 8002cce:	d003      	beq.n	8002cd8 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	2b12      	cmp	r3, #18
 8002cd6:	d130      	bne.n	8002d3a <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	689b      	ldr	r3, [r3, #8]
 8002cdc:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	005b      	lsls	r3, r3, #1
 8002ce2:	2203      	movs	r2, #3
 8002ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce8:	43db      	mvns	r3, r3
 8002cea:	697a      	ldr	r2, [r7, #20]
 8002cec:	4013      	ands	r3, r2
 8002cee:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	68da      	ldr	r2, [r3, #12]
 8002cf4:	693b      	ldr	r3, [r7, #16]
 8002cf6:	005b      	lsls	r3, r3, #1
 8002cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cfc:	697a      	ldr	r2, [r7, #20]
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	697a      	ldr	r2, [r7, #20]
 8002d06:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002d0e:	2201      	movs	r2, #1
 8002d10:	693b      	ldr	r3, [r7, #16]
 8002d12:	fa02 f303 	lsl.w	r3, r2, r3
 8002d16:	43db      	mvns	r3, r3
 8002d18:	697a      	ldr	r2, [r7, #20]
 8002d1a:	4013      	ands	r3, r2
 8002d1c:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	091b      	lsrs	r3, r3, #4
 8002d24:	f003 0201 	and.w	r2, r3, #1
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d2e:	697a      	ldr	r2, [r7, #20]
 8002d30:	4313      	orrs	r3, r2
 8002d32:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	697a      	ldr	r2, [r7, #20]
 8002d38:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	f003 0303 	and.w	r3, r3, #3
 8002d42:	2b03      	cmp	r3, #3
 8002d44:	d109      	bne.n	8002d5a <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8002d4e:	2b03      	cmp	r3, #3
 8002d50:	d11b      	bne.n	8002d8a <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	689b      	ldr	r3, [r3, #8]
 8002d56:	2b01      	cmp	r3, #1
 8002d58:	d017      	beq.n	8002d8a <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	68db      	ldr	r3, [r3, #12]
 8002d5e:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8002d60:	693b      	ldr	r3, [r7, #16]
 8002d62:	005b      	lsls	r3, r3, #1
 8002d64:	2203      	movs	r2, #3
 8002d66:	fa02 f303 	lsl.w	r3, r2, r3
 8002d6a:	43db      	mvns	r3, r3
 8002d6c:	697a      	ldr	r2, [r7, #20]
 8002d6e:	4013      	ands	r3, r2
 8002d70:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	689a      	ldr	r2, [r3, #8]
 8002d76:	693b      	ldr	r3, [r7, #16]
 8002d78:	005b      	lsls	r3, r3, #1
 8002d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d7e:	697a      	ldr	r2, [r7, #20]
 8002d80:	4313      	orrs	r3, r2
 8002d82:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	697a      	ldr	r2, [r7, #20]
 8002d88:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d07c      	beq.n	8002e90 <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8002d96:	4a47      	ldr	r2, [pc, #284]	@ (8002eb4 <HAL_GPIO_Init+0x2b4>)
 8002d98:	693b      	ldr	r3, [r7, #16]
 8002d9a:	089b      	lsrs	r3, r3, #2
 8002d9c:	3318      	adds	r3, #24
 8002d9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002da2:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	f003 0303 	and.w	r3, r3, #3
 8002daa:	00db      	lsls	r3, r3, #3
 8002dac:	220f      	movs	r2, #15
 8002dae:	fa02 f303 	lsl.w	r3, r2, r3
 8002db2:	43db      	mvns	r3, r3
 8002db4:	697a      	ldr	r2, [r7, #20]
 8002db6:	4013      	ands	r3, r2
 8002db8:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	0a9a      	lsrs	r2, r3, #10
 8002dbe:	4b3e      	ldr	r3, [pc, #248]	@ (8002eb8 <HAL_GPIO_Init+0x2b8>)
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	693a      	ldr	r2, [r7, #16]
 8002dc4:	f002 0203 	and.w	r2, r2, #3
 8002dc8:	00d2      	lsls	r2, r2, #3
 8002dca:	4093      	lsls	r3, r2
 8002dcc:	697a      	ldr	r2, [r7, #20]
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8002dd2:	4938      	ldr	r1, [pc, #224]	@ (8002eb4 <HAL_GPIO_Init+0x2b4>)
 8002dd4:	693b      	ldr	r3, [r7, #16]
 8002dd6:	089b      	lsrs	r3, r3, #2
 8002dd8:	3318      	adds	r3, #24
 8002dda:	697a      	ldr	r2, [r7, #20]
 8002ddc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8002de0:	4b34      	ldr	r3, [pc, #208]	@ (8002eb4 <HAL_GPIO_Init+0x2b4>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	43db      	mvns	r3, r3
 8002dea:	697a      	ldr	r2, [r7, #20]
 8002dec:	4013      	ands	r3, r2
 8002dee:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d003      	beq.n	8002e04 <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 8002dfc:	697a      	ldr	r2, [r7, #20]
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	4313      	orrs	r3, r2
 8002e02:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8002e04:	4a2b      	ldr	r2, [pc, #172]	@ (8002eb4 <HAL_GPIO_Init+0x2b4>)
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8002e0a:	4b2a      	ldr	r3, [pc, #168]	@ (8002eb4 <HAL_GPIO_Init+0x2b4>)
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	43db      	mvns	r3, r3
 8002e14:	697a      	ldr	r2, [r7, #20]
 8002e16:	4013      	ands	r3, r2
 8002e18:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d003      	beq.n	8002e2e <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 8002e26:	697a      	ldr	r2, [r7, #20]
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	4313      	orrs	r3, r2
 8002e2c:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8002e2e:	4a21      	ldr	r2, [pc, #132]	@ (8002eb4 <HAL_GPIO_Init+0x2b4>)
 8002e30:	697b      	ldr	r3, [r7, #20]
 8002e32:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8002e34:	4b1f      	ldr	r3, [pc, #124]	@ (8002eb4 <HAL_GPIO_Init+0x2b4>)
 8002e36:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002e3a:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	43db      	mvns	r3, r3
 8002e40:	697a      	ldr	r2, [r7, #20]
 8002e42:	4013      	ands	r3, r2
 8002e44:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d003      	beq.n	8002e5a <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 8002e52:	697a      	ldr	r2, [r7, #20]
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	4313      	orrs	r3, r2
 8002e58:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8002e5a:	4a16      	ldr	r2, [pc, #88]	@ (8002eb4 <HAL_GPIO_Init+0x2b4>)
 8002e5c:	697b      	ldr	r3, [r7, #20]
 8002e5e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8002e62:	4b14      	ldr	r3, [pc, #80]	@ (8002eb4 <HAL_GPIO_Init+0x2b4>)
 8002e64:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e68:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	43db      	mvns	r3, r3
 8002e6e:	697a      	ldr	r2, [r7, #20]
 8002e70:	4013      	ands	r3, r2
 8002e72:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d003      	beq.n	8002e88 <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 8002e80:	697a      	ldr	r2, [r7, #20]
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	4313      	orrs	r3, r2
 8002e86:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8002e88:	4a0a      	ldr	r2, [pc, #40]	@ (8002eb4 <HAL_GPIO_Init+0x2b4>)
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8002e90:	693b      	ldr	r3, [r7, #16]
 8002e92:	3301      	adds	r3, #1
 8002e94:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	681a      	ldr	r2, [r3, #0]
 8002e9a:	693b      	ldr	r3, [r7, #16]
 8002e9c:	fa22 f303 	lsr.w	r3, r2, r3
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	f47f aeb5 	bne.w	8002c10 <HAL_GPIO_Init+0x10>
  }
}
 8002ea6:	bf00      	nop
 8002ea8:	bf00      	nop
 8002eaa:	371c      	adds	r7, #28
 8002eac:	46bd      	mov	sp, r7
 8002eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb2:	4770      	bx	lr
 8002eb4:	44022000 	.word	0x44022000
 8002eb8:	002f7f7f 	.word	0x002f7f7f

08002ebc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b083      	sub	sp, #12
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
 8002ec4:	460b      	mov	r3, r1
 8002ec6:	807b      	strh	r3, [r7, #2]
 8002ec8:	4613      	mov	r3, r2
 8002eca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ecc:	787b      	ldrb	r3, [r7, #1]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d003      	beq.n	8002eda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002ed2:	887a      	ldrh	r2, [r7, #2]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002ed8:	e002      	b.n	8002ee0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002eda:	887a      	ldrh	r2, [r7, #2]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002ee0:	bf00      	nop
 8002ee2:	370c      	adds	r7, #12
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eea:	4770      	bx	lr

08002eec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b082      	sub	sp, #8
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d101      	bne.n	8002efe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
 8002efc:	e08d      	b.n	800301a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f04:	b2db      	uxtb	r3, r3
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d106      	bne.n	8002f18 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002f12:	6878      	ldr	r0, [r7, #4]
 8002f14:	f7ff f860 	bl	8001fd8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2224      	movs	r2, #36	@ 0x24
 8002f1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f022 0201 	bic.w	r2, r2, #1
 8002f2e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	685a      	ldr	r2, [r3, #4]
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002f3c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	689a      	ldr	r2, [r3, #8]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002f4c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	68db      	ldr	r3, [r3, #12]
 8002f52:	2b01      	cmp	r3, #1
 8002f54:	d107      	bne.n	8002f66 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	689a      	ldr	r2, [r3, #8]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002f62:	609a      	str	r2, [r3, #8]
 8002f64:	e006      	b.n	8002f74 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	689a      	ldr	r2, [r3, #8]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002f72:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	68db      	ldr	r3, [r3, #12]
 8002f78:	2b02      	cmp	r3, #2
 8002f7a:	d108      	bne.n	8002f8e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	685a      	ldr	r2, [r3, #4]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002f8a:	605a      	str	r2, [r3, #4]
 8002f8c:	e007      	b.n	8002f9e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	685a      	ldr	r2, [r3, #4]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f9c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	687a      	ldr	r2, [r7, #4]
 8002fa6:	6812      	ldr	r2, [r2, #0]
 8002fa8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002fac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002fb0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	68da      	ldr	r2, [r3, #12]
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002fc0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	691a      	ldr	r2, [r3, #16]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	695b      	ldr	r3, [r3, #20]
 8002fca:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	699b      	ldr	r3, [r3, #24]
 8002fd2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	430a      	orrs	r2, r1
 8002fda:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	69d9      	ldr	r1, [r3, #28]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6a1a      	ldr	r2, [r3, #32]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	430a      	orrs	r2, r1
 8002fea:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	681a      	ldr	r2, [r3, #0]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f042 0201 	orr.w	r2, r2, #1
 8002ffa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2200      	movs	r2, #0
 8003000:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2220      	movs	r2, #32
 8003006:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2200      	movs	r2, #0
 800300e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2200      	movs	r2, #0
 8003014:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003018:	2300      	movs	r3, #0
}
 800301a:	4618      	mov	r0, r3
 800301c:	3708      	adds	r7, #8
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}
	...

08003024 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b088      	sub	sp, #32
 8003028:	af02      	add	r7, sp, #8
 800302a:	60f8      	str	r0, [r7, #12]
 800302c:	607a      	str	r2, [r7, #4]
 800302e:	461a      	mov	r2, r3
 8003030:	460b      	mov	r3, r1
 8003032:	817b      	strh	r3, [r7, #10]
 8003034:	4613      	mov	r3, r2
 8003036:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800303e:	b2db      	uxtb	r3, r3
 8003040:	2b20      	cmp	r3, #32
 8003042:	f040 80da 	bne.w	80031fa <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800304c:	2b01      	cmp	r3, #1
 800304e:	d101      	bne.n	8003054 <HAL_I2C_Master_Transmit+0x30>
 8003050:	2302      	movs	r3, #2
 8003052:	e0d3      	b.n	80031fc <HAL_I2C_Master_Transmit+0x1d8>
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	2201      	movs	r2, #1
 8003058:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800305c:	f7ff fb6a 	bl	8002734 <HAL_GetTick>
 8003060:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	9300      	str	r3, [sp, #0]
 8003066:	2319      	movs	r3, #25
 8003068:	2201      	movs	r2, #1
 800306a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800306e:	68f8      	ldr	r0, [r7, #12]
 8003070:	f000 fcd6 	bl	8003a20 <I2C_WaitOnFlagUntilTimeout>
 8003074:	4603      	mov	r3, r0
 8003076:	2b00      	cmp	r3, #0
 8003078:	d001      	beq.n	800307e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800307a:	2301      	movs	r3, #1
 800307c:	e0be      	b.n	80031fc <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	2221      	movs	r2, #33	@ 0x21
 8003082:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	2210      	movs	r2, #16
 800308a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	2200      	movs	r2, #0
 8003092:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	687a      	ldr	r2, [r7, #4]
 8003098:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	893a      	ldrh	r2, [r7, #8]
 800309e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	2200      	movs	r2, #0
 80030a4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030aa:	b29b      	uxth	r3, r3
 80030ac:	2bff      	cmp	r3, #255	@ 0xff
 80030ae:	d90e      	bls.n	80030ce <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	22ff      	movs	r2, #255	@ 0xff
 80030b4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030ba:	b2da      	uxtb	r2, r3
 80030bc:	8979      	ldrh	r1, [r7, #10]
 80030be:	4b51      	ldr	r3, [pc, #324]	@ (8003204 <HAL_I2C_Master_Transmit+0x1e0>)
 80030c0:	9300      	str	r3, [sp, #0]
 80030c2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80030c6:	68f8      	ldr	r0, [r7, #12]
 80030c8:	f000 fefa 	bl	8003ec0 <I2C_TransferConfig>
 80030cc:	e06c      	b.n	80031a8 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030d2:	b29a      	uxth	r2, r3
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030dc:	b2da      	uxtb	r2, r3
 80030de:	8979      	ldrh	r1, [r7, #10]
 80030e0:	4b48      	ldr	r3, [pc, #288]	@ (8003204 <HAL_I2C_Master_Transmit+0x1e0>)
 80030e2:	9300      	str	r3, [sp, #0]
 80030e4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80030e8:	68f8      	ldr	r0, [r7, #12]
 80030ea:	f000 fee9 	bl	8003ec0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80030ee:	e05b      	b.n	80031a8 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030f0:	697a      	ldr	r2, [r7, #20]
 80030f2:	6a39      	ldr	r1, [r7, #32]
 80030f4:	68f8      	ldr	r0, [r7, #12]
 80030f6:	f000 fcec 	bl	8003ad2 <I2C_WaitOnTXISFlagUntilTimeout>
 80030fa:	4603      	mov	r3, r0
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d001      	beq.n	8003104 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8003100:	2301      	movs	r3, #1
 8003102:	e07b      	b.n	80031fc <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003108:	781a      	ldrb	r2, [r3, #0]
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003114:	1c5a      	adds	r2, r3, #1
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800311e:	b29b      	uxth	r3, r3
 8003120:	3b01      	subs	r3, #1
 8003122:	b29a      	uxth	r2, r3
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800312c:	3b01      	subs	r3, #1
 800312e:	b29a      	uxth	r2, r3
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003138:	b29b      	uxth	r3, r3
 800313a:	2b00      	cmp	r3, #0
 800313c:	d034      	beq.n	80031a8 <HAL_I2C_Master_Transmit+0x184>
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003142:	2b00      	cmp	r3, #0
 8003144:	d130      	bne.n	80031a8 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003146:	697b      	ldr	r3, [r7, #20]
 8003148:	9300      	str	r3, [sp, #0]
 800314a:	6a3b      	ldr	r3, [r7, #32]
 800314c:	2200      	movs	r2, #0
 800314e:	2180      	movs	r1, #128	@ 0x80
 8003150:	68f8      	ldr	r0, [r7, #12]
 8003152:	f000 fc65 	bl	8003a20 <I2C_WaitOnFlagUntilTimeout>
 8003156:	4603      	mov	r3, r0
 8003158:	2b00      	cmp	r3, #0
 800315a:	d001      	beq.n	8003160 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 800315c:	2301      	movs	r3, #1
 800315e:	e04d      	b.n	80031fc <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003164:	b29b      	uxth	r3, r3
 8003166:	2bff      	cmp	r3, #255	@ 0xff
 8003168:	d90e      	bls.n	8003188 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	22ff      	movs	r2, #255	@ 0xff
 800316e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003174:	b2da      	uxtb	r2, r3
 8003176:	8979      	ldrh	r1, [r7, #10]
 8003178:	2300      	movs	r3, #0
 800317a:	9300      	str	r3, [sp, #0]
 800317c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003180:	68f8      	ldr	r0, [r7, #12]
 8003182:	f000 fe9d 	bl	8003ec0 <I2C_TransferConfig>
 8003186:	e00f      	b.n	80031a8 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800318c:	b29a      	uxth	r2, r3
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003196:	b2da      	uxtb	r2, r3
 8003198:	8979      	ldrh	r1, [r7, #10]
 800319a:	2300      	movs	r3, #0
 800319c:	9300      	str	r3, [sp, #0]
 800319e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80031a2:	68f8      	ldr	r0, [r7, #12]
 80031a4:	f000 fe8c 	bl	8003ec0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031ac:	b29b      	uxth	r3, r3
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d19e      	bne.n	80030f0 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031b2:	697a      	ldr	r2, [r7, #20]
 80031b4:	6a39      	ldr	r1, [r7, #32]
 80031b6:	68f8      	ldr	r0, [r7, #12]
 80031b8:	f000 fcd2 	bl	8003b60 <I2C_WaitOnSTOPFlagUntilTimeout>
 80031bc:	4603      	mov	r3, r0
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d001      	beq.n	80031c6 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80031c2:	2301      	movs	r3, #1
 80031c4:	e01a      	b.n	80031fc <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	2220      	movs	r2, #32
 80031cc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	6859      	ldr	r1, [r3, #4]
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681a      	ldr	r2, [r3, #0]
 80031d8:	4b0b      	ldr	r3, [pc, #44]	@ (8003208 <HAL_I2C_Master_Transmit+0x1e4>)
 80031da:	400b      	ands	r3, r1
 80031dc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	2220      	movs	r2, #32
 80031e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	2200      	movs	r2, #0
 80031ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	2200      	movs	r2, #0
 80031f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80031f6:	2300      	movs	r3, #0
 80031f8:	e000      	b.n	80031fc <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80031fa:	2302      	movs	r3, #2
  }
}
 80031fc:	4618      	mov	r0, r3
 80031fe:	3718      	adds	r7, #24
 8003200:	46bd      	mov	sp, r7
 8003202:	bd80      	pop	{r7, pc}
 8003204:	80002000 	.word	0x80002000
 8003208:	fe00e800 	.word	0xfe00e800

0800320c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b088      	sub	sp, #32
 8003210:	af02      	add	r7, sp, #8
 8003212:	60f8      	str	r0, [r7, #12]
 8003214:	607a      	str	r2, [r7, #4]
 8003216:	461a      	mov	r2, r3
 8003218:	460b      	mov	r3, r1
 800321a:	817b      	strh	r3, [r7, #10]
 800321c:	4613      	mov	r3, r2
 800321e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003226:	b2db      	uxtb	r3, r3
 8003228:	2b20      	cmp	r3, #32
 800322a:	f040 80db 	bne.w	80033e4 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003234:	2b01      	cmp	r3, #1
 8003236:	d101      	bne.n	800323c <HAL_I2C_Master_Receive+0x30>
 8003238:	2302      	movs	r3, #2
 800323a:	e0d4      	b.n	80033e6 <HAL_I2C_Master_Receive+0x1da>
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	2201      	movs	r2, #1
 8003240:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003244:	f7ff fa76 	bl	8002734 <HAL_GetTick>
 8003248:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800324a:	697b      	ldr	r3, [r7, #20]
 800324c:	9300      	str	r3, [sp, #0]
 800324e:	2319      	movs	r3, #25
 8003250:	2201      	movs	r2, #1
 8003252:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003256:	68f8      	ldr	r0, [r7, #12]
 8003258:	f000 fbe2 	bl	8003a20 <I2C_WaitOnFlagUntilTimeout>
 800325c:	4603      	mov	r3, r0
 800325e:	2b00      	cmp	r3, #0
 8003260:	d001      	beq.n	8003266 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	e0bf      	b.n	80033e6 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	2222      	movs	r2, #34	@ 0x22
 800326a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	2210      	movs	r2, #16
 8003272:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	2200      	movs	r2, #0
 800327a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	687a      	ldr	r2, [r7, #4]
 8003280:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	893a      	ldrh	r2, [r7, #8]
 8003286:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	2200      	movs	r2, #0
 800328c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003292:	b29b      	uxth	r3, r3
 8003294:	2bff      	cmp	r3, #255	@ 0xff
 8003296:	d90e      	bls.n	80032b6 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	22ff      	movs	r2, #255	@ 0xff
 800329c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032a2:	b2da      	uxtb	r2, r3
 80032a4:	8979      	ldrh	r1, [r7, #10]
 80032a6:	4b52      	ldr	r3, [pc, #328]	@ (80033f0 <HAL_I2C_Master_Receive+0x1e4>)
 80032a8:	9300      	str	r3, [sp, #0]
 80032aa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80032ae:	68f8      	ldr	r0, [r7, #12]
 80032b0:	f000 fe06 	bl	8003ec0 <I2C_TransferConfig>
 80032b4:	e06d      	b.n	8003392 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032ba:	b29a      	uxth	r2, r3
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032c4:	b2da      	uxtb	r2, r3
 80032c6:	8979      	ldrh	r1, [r7, #10]
 80032c8:	4b49      	ldr	r3, [pc, #292]	@ (80033f0 <HAL_I2C_Master_Receive+0x1e4>)
 80032ca:	9300      	str	r3, [sp, #0]
 80032cc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80032d0:	68f8      	ldr	r0, [r7, #12]
 80032d2:	f000 fdf5 	bl	8003ec0 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80032d6:	e05c      	b.n	8003392 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032d8:	697a      	ldr	r2, [r7, #20]
 80032da:	6a39      	ldr	r1, [r7, #32]
 80032dc:	68f8      	ldr	r0, [r7, #12]
 80032de:	f000 fc83 	bl	8003be8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80032e2:	4603      	mov	r3, r0
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d001      	beq.n	80032ec <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80032e8:	2301      	movs	r3, #1
 80032ea:	e07c      	b.n	80033e6 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032f6:	b2d2      	uxtb	r2, r2
 80032f8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032fe:	1c5a      	adds	r2, r3, #1
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003308:	3b01      	subs	r3, #1
 800330a:	b29a      	uxth	r2, r3
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003314:	b29b      	uxth	r3, r3
 8003316:	3b01      	subs	r3, #1
 8003318:	b29a      	uxth	r2, r3
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003322:	b29b      	uxth	r3, r3
 8003324:	2b00      	cmp	r3, #0
 8003326:	d034      	beq.n	8003392 <HAL_I2C_Master_Receive+0x186>
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800332c:	2b00      	cmp	r3, #0
 800332e:	d130      	bne.n	8003392 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	9300      	str	r3, [sp, #0]
 8003334:	6a3b      	ldr	r3, [r7, #32]
 8003336:	2200      	movs	r2, #0
 8003338:	2180      	movs	r1, #128	@ 0x80
 800333a:	68f8      	ldr	r0, [r7, #12]
 800333c:	f000 fb70 	bl	8003a20 <I2C_WaitOnFlagUntilTimeout>
 8003340:	4603      	mov	r3, r0
 8003342:	2b00      	cmp	r3, #0
 8003344:	d001      	beq.n	800334a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	e04d      	b.n	80033e6 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800334e:	b29b      	uxth	r3, r3
 8003350:	2bff      	cmp	r3, #255	@ 0xff
 8003352:	d90e      	bls.n	8003372 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	22ff      	movs	r2, #255	@ 0xff
 8003358:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800335e:	b2da      	uxtb	r2, r3
 8003360:	8979      	ldrh	r1, [r7, #10]
 8003362:	2300      	movs	r3, #0
 8003364:	9300      	str	r3, [sp, #0]
 8003366:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800336a:	68f8      	ldr	r0, [r7, #12]
 800336c:	f000 fda8 	bl	8003ec0 <I2C_TransferConfig>
 8003370:	e00f      	b.n	8003392 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003376:	b29a      	uxth	r2, r3
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003380:	b2da      	uxtb	r2, r3
 8003382:	8979      	ldrh	r1, [r7, #10]
 8003384:	2300      	movs	r3, #0
 8003386:	9300      	str	r3, [sp, #0]
 8003388:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800338c:	68f8      	ldr	r0, [r7, #12]
 800338e:	f000 fd97 	bl	8003ec0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003396:	b29b      	uxth	r3, r3
 8003398:	2b00      	cmp	r3, #0
 800339a:	d19d      	bne.n	80032d8 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800339c:	697a      	ldr	r2, [r7, #20]
 800339e:	6a39      	ldr	r1, [r7, #32]
 80033a0:	68f8      	ldr	r0, [r7, #12]
 80033a2:	f000 fbdd 	bl	8003b60 <I2C_WaitOnSTOPFlagUntilTimeout>
 80033a6:	4603      	mov	r3, r0
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d001      	beq.n	80033b0 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80033ac:	2301      	movs	r3, #1
 80033ae:	e01a      	b.n	80033e6 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	2220      	movs	r2, #32
 80033b6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	6859      	ldr	r1, [r3, #4]
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681a      	ldr	r2, [r3, #0]
 80033c2:	4b0c      	ldr	r3, [pc, #48]	@ (80033f4 <HAL_I2C_Master_Receive+0x1e8>)
 80033c4:	400b      	ands	r3, r1
 80033c6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	2220      	movs	r2, #32
 80033cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	2200      	movs	r2, #0
 80033d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	2200      	movs	r2, #0
 80033dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80033e0:	2300      	movs	r3, #0
 80033e2:	e000      	b.n	80033e6 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80033e4:	2302      	movs	r3, #2
  }
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3718      	adds	r7, #24
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}
 80033ee:	bf00      	nop
 80033f0:	80002400 	.word	0x80002400
 80033f4:	fe00e800 	.word	0xfe00e800

080033f8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b088      	sub	sp, #32
 80033fc:	af02      	add	r7, sp, #8
 80033fe:	60f8      	str	r0, [r7, #12]
 8003400:	4608      	mov	r0, r1
 8003402:	4611      	mov	r1, r2
 8003404:	461a      	mov	r2, r3
 8003406:	4603      	mov	r3, r0
 8003408:	817b      	strh	r3, [r7, #10]
 800340a:	460b      	mov	r3, r1
 800340c:	813b      	strh	r3, [r7, #8]
 800340e:	4613      	mov	r3, r2
 8003410:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003418:	b2db      	uxtb	r3, r3
 800341a:	2b20      	cmp	r3, #32
 800341c:	f040 80f9 	bne.w	8003612 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003420:	6a3b      	ldr	r3, [r7, #32]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d002      	beq.n	800342c <HAL_I2C_Mem_Write+0x34>
 8003426:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003428:	2b00      	cmp	r3, #0
 800342a:	d105      	bne.n	8003438 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003432:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003434:	2301      	movs	r3, #1
 8003436:	e0ed      	b.n	8003614 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800343e:	2b01      	cmp	r3, #1
 8003440:	d101      	bne.n	8003446 <HAL_I2C_Mem_Write+0x4e>
 8003442:	2302      	movs	r3, #2
 8003444:	e0e6      	b.n	8003614 <HAL_I2C_Mem_Write+0x21c>
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	2201      	movs	r2, #1
 800344a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800344e:	f7ff f971 	bl	8002734 <HAL_GetTick>
 8003452:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003454:	697b      	ldr	r3, [r7, #20]
 8003456:	9300      	str	r3, [sp, #0]
 8003458:	2319      	movs	r3, #25
 800345a:	2201      	movs	r2, #1
 800345c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003460:	68f8      	ldr	r0, [r7, #12]
 8003462:	f000 fadd 	bl	8003a20 <I2C_WaitOnFlagUntilTimeout>
 8003466:	4603      	mov	r3, r0
 8003468:	2b00      	cmp	r3, #0
 800346a:	d001      	beq.n	8003470 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800346c:	2301      	movs	r3, #1
 800346e:	e0d1      	b.n	8003614 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2221      	movs	r2, #33	@ 0x21
 8003474:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	2240      	movs	r2, #64	@ 0x40
 800347c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	2200      	movs	r2, #0
 8003484:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	6a3a      	ldr	r2, [r7, #32]
 800348a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003490:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	2200      	movs	r2, #0
 8003496:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003498:	88f8      	ldrh	r0, [r7, #6]
 800349a:	893a      	ldrh	r2, [r7, #8]
 800349c:	8979      	ldrh	r1, [r7, #10]
 800349e:	697b      	ldr	r3, [r7, #20]
 80034a0:	9301      	str	r3, [sp, #4]
 80034a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034a4:	9300      	str	r3, [sp, #0]
 80034a6:	4603      	mov	r3, r0
 80034a8:	68f8      	ldr	r0, [r7, #12]
 80034aa:	f000 f9ed 	bl	8003888 <I2C_RequestMemoryWrite>
 80034ae:	4603      	mov	r3, r0
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d005      	beq.n	80034c0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	2200      	movs	r2, #0
 80034b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80034bc:	2301      	movs	r3, #1
 80034be:	e0a9      	b.n	8003614 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034c4:	b29b      	uxth	r3, r3
 80034c6:	2bff      	cmp	r3, #255	@ 0xff
 80034c8:	d90e      	bls.n	80034e8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	22ff      	movs	r2, #255	@ 0xff
 80034ce:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034d4:	b2da      	uxtb	r2, r3
 80034d6:	8979      	ldrh	r1, [r7, #10]
 80034d8:	2300      	movs	r3, #0
 80034da:	9300      	str	r3, [sp, #0]
 80034dc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80034e0:	68f8      	ldr	r0, [r7, #12]
 80034e2:	f000 fced 	bl	8003ec0 <I2C_TransferConfig>
 80034e6:	e00f      	b.n	8003508 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034ec:	b29a      	uxth	r2, r3
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034f6:	b2da      	uxtb	r2, r3
 80034f8:	8979      	ldrh	r1, [r7, #10]
 80034fa:	2300      	movs	r3, #0
 80034fc:	9300      	str	r3, [sp, #0]
 80034fe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003502:	68f8      	ldr	r0, [r7, #12]
 8003504:	f000 fcdc 	bl	8003ec0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003508:	697a      	ldr	r2, [r7, #20]
 800350a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800350c:	68f8      	ldr	r0, [r7, #12]
 800350e:	f000 fae0 	bl	8003ad2 <I2C_WaitOnTXISFlagUntilTimeout>
 8003512:	4603      	mov	r3, r0
 8003514:	2b00      	cmp	r3, #0
 8003516:	d001      	beq.n	800351c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003518:	2301      	movs	r3, #1
 800351a:	e07b      	b.n	8003614 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003520:	781a      	ldrb	r2, [r3, #0]
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800352c:	1c5a      	adds	r2, r3, #1
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003536:	b29b      	uxth	r3, r3
 8003538:	3b01      	subs	r3, #1
 800353a:	b29a      	uxth	r2, r3
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003544:	3b01      	subs	r3, #1
 8003546:	b29a      	uxth	r2, r3
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003550:	b29b      	uxth	r3, r3
 8003552:	2b00      	cmp	r3, #0
 8003554:	d034      	beq.n	80035c0 <HAL_I2C_Mem_Write+0x1c8>
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800355a:	2b00      	cmp	r3, #0
 800355c:	d130      	bne.n	80035c0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800355e:	697b      	ldr	r3, [r7, #20]
 8003560:	9300      	str	r3, [sp, #0]
 8003562:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003564:	2200      	movs	r2, #0
 8003566:	2180      	movs	r1, #128	@ 0x80
 8003568:	68f8      	ldr	r0, [r7, #12]
 800356a:	f000 fa59 	bl	8003a20 <I2C_WaitOnFlagUntilTimeout>
 800356e:	4603      	mov	r3, r0
 8003570:	2b00      	cmp	r3, #0
 8003572:	d001      	beq.n	8003578 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003574:	2301      	movs	r3, #1
 8003576:	e04d      	b.n	8003614 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800357c:	b29b      	uxth	r3, r3
 800357e:	2bff      	cmp	r3, #255	@ 0xff
 8003580:	d90e      	bls.n	80035a0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	22ff      	movs	r2, #255	@ 0xff
 8003586:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800358c:	b2da      	uxtb	r2, r3
 800358e:	8979      	ldrh	r1, [r7, #10]
 8003590:	2300      	movs	r3, #0
 8003592:	9300      	str	r3, [sp, #0]
 8003594:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003598:	68f8      	ldr	r0, [r7, #12]
 800359a:	f000 fc91 	bl	8003ec0 <I2C_TransferConfig>
 800359e:	e00f      	b.n	80035c0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035a4:	b29a      	uxth	r2, r3
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035ae:	b2da      	uxtb	r2, r3
 80035b0:	8979      	ldrh	r1, [r7, #10]
 80035b2:	2300      	movs	r3, #0
 80035b4:	9300      	str	r3, [sp, #0]
 80035b6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80035ba:	68f8      	ldr	r0, [r7, #12]
 80035bc:	f000 fc80 	bl	8003ec0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035c4:	b29b      	uxth	r3, r3
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d19e      	bne.n	8003508 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035ca:	697a      	ldr	r2, [r7, #20]
 80035cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80035ce:	68f8      	ldr	r0, [r7, #12]
 80035d0:	f000 fac6 	bl	8003b60 <I2C_WaitOnSTOPFlagUntilTimeout>
 80035d4:	4603      	mov	r3, r0
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d001      	beq.n	80035de <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	e01a      	b.n	8003614 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	2220      	movs	r2, #32
 80035e4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	6859      	ldr	r1, [r3, #4]
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681a      	ldr	r2, [r3, #0]
 80035f0:	4b0a      	ldr	r3, [pc, #40]	@ (800361c <HAL_I2C_Mem_Write+0x224>)
 80035f2:	400b      	ands	r3, r1
 80035f4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	2220      	movs	r2, #32
 80035fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	2200      	movs	r2, #0
 8003602:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	2200      	movs	r2, #0
 800360a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800360e:	2300      	movs	r3, #0
 8003610:	e000      	b.n	8003614 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003612:	2302      	movs	r3, #2
  }
}
 8003614:	4618      	mov	r0, r3
 8003616:	3718      	adds	r7, #24
 8003618:	46bd      	mov	sp, r7
 800361a:	bd80      	pop	{r7, pc}
 800361c:	fe00e800 	.word	0xfe00e800

08003620 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b088      	sub	sp, #32
 8003624:	af02      	add	r7, sp, #8
 8003626:	60f8      	str	r0, [r7, #12]
 8003628:	4608      	mov	r0, r1
 800362a:	4611      	mov	r1, r2
 800362c:	461a      	mov	r2, r3
 800362e:	4603      	mov	r3, r0
 8003630:	817b      	strh	r3, [r7, #10]
 8003632:	460b      	mov	r3, r1
 8003634:	813b      	strh	r3, [r7, #8]
 8003636:	4613      	mov	r3, r2
 8003638:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003640:	b2db      	uxtb	r3, r3
 8003642:	2b20      	cmp	r3, #32
 8003644:	f040 80fd 	bne.w	8003842 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003648:	6a3b      	ldr	r3, [r7, #32]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d002      	beq.n	8003654 <HAL_I2C_Mem_Read+0x34>
 800364e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003650:	2b00      	cmp	r3, #0
 8003652:	d105      	bne.n	8003660 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800365a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800365c:	2301      	movs	r3, #1
 800365e:	e0f1      	b.n	8003844 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003666:	2b01      	cmp	r3, #1
 8003668:	d101      	bne.n	800366e <HAL_I2C_Mem_Read+0x4e>
 800366a:	2302      	movs	r3, #2
 800366c:	e0ea      	b.n	8003844 <HAL_I2C_Mem_Read+0x224>
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	2201      	movs	r2, #1
 8003672:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003676:	f7ff f85d 	bl	8002734 <HAL_GetTick>
 800367a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	9300      	str	r3, [sp, #0]
 8003680:	2319      	movs	r3, #25
 8003682:	2201      	movs	r2, #1
 8003684:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003688:	68f8      	ldr	r0, [r7, #12]
 800368a:	f000 f9c9 	bl	8003a20 <I2C_WaitOnFlagUntilTimeout>
 800368e:	4603      	mov	r3, r0
 8003690:	2b00      	cmp	r3, #0
 8003692:	d001      	beq.n	8003698 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003694:	2301      	movs	r3, #1
 8003696:	e0d5      	b.n	8003844 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	2222      	movs	r2, #34	@ 0x22
 800369c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	2240      	movs	r2, #64	@ 0x40
 80036a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	2200      	movs	r2, #0
 80036ac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	6a3a      	ldr	r2, [r7, #32]
 80036b2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80036b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	2200      	movs	r2, #0
 80036be:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80036c0:	88f8      	ldrh	r0, [r7, #6]
 80036c2:	893a      	ldrh	r2, [r7, #8]
 80036c4:	8979      	ldrh	r1, [r7, #10]
 80036c6:	697b      	ldr	r3, [r7, #20]
 80036c8:	9301      	str	r3, [sp, #4]
 80036ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036cc:	9300      	str	r3, [sp, #0]
 80036ce:	4603      	mov	r3, r0
 80036d0:	68f8      	ldr	r0, [r7, #12]
 80036d2:	f000 f92d 	bl	8003930 <I2C_RequestMemoryRead>
 80036d6:	4603      	mov	r3, r0
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d005      	beq.n	80036e8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	2200      	movs	r2, #0
 80036e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	e0ad      	b.n	8003844 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036ec:	b29b      	uxth	r3, r3
 80036ee:	2bff      	cmp	r3, #255	@ 0xff
 80036f0:	d90e      	bls.n	8003710 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	22ff      	movs	r2, #255	@ 0xff
 80036f6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036fc:	b2da      	uxtb	r2, r3
 80036fe:	8979      	ldrh	r1, [r7, #10]
 8003700:	4b52      	ldr	r3, [pc, #328]	@ (800384c <HAL_I2C_Mem_Read+0x22c>)
 8003702:	9300      	str	r3, [sp, #0]
 8003704:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003708:	68f8      	ldr	r0, [r7, #12]
 800370a:	f000 fbd9 	bl	8003ec0 <I2C_TransferConfig>
 800370e:	e00f      	b.n	8003730 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003714:	b29a      	uxth	r2, r3
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800371e:	b2da      	uxtb	r2, r3
 8003720:	8979      	ldrh	r1, [r7, #10]
 8003722:	4b4a      	ldr	r3, [pc, #296]	@ (800384c <HAL_I2C_Mem_Read+0x22c>)
 8003724:	9300      	str	r3, [sp, #0]
 8003726:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800372a:	68f8      	ldr	r0, [r7, #12]
 800372c:	f000 fbc8 	bl	8003ec0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003730:	697b      	ldr	r3, [r7, #20]
 8003732:	9300      	str	r3, [sp, #0]
 8003734:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003736:	2200      	movs	r2, #0
 8003738:	2104      	movs	r1, #4
 800373a:	68f8      	ldr	r0, [r7, #12]
 800373c:	f000 f970 	bl	8003a20 <I2C_WaitOnFlagUntilTimeout>
 8003740:	4603      	mov	r3, r0
 8003742:	2b00      	cmp	r3, #0
 8003744:	d001      	beq.n	800374a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003746:	2301      	movs	r3, #1
 8003748:	e07c      	b.n	8003844 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003754:	b2d2      	uxtb	r2, r2
 8003756:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800375c:	1c5a      	adds	r2, r3, #1
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003766:	3b01      	subs	r3, #1
 8003768:	b29a      	uxth	r2, r3
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003772:	b29b      	uxth	r3, r3
 8003774:	3b01      	subs	r3, #1
 8003776:	b29a      	uxth	r2, r3
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003780:	b29b      	uxth	r3, r3
 8003782:	2b00      	cmp	r3, #0
 8003784:	d034      	beq.n	80037f0 <HAL_I2C_Mem_Read+0x1d0>
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800378a:	2b00      	cmp	r3, #0
 800378c:	d130      	bne.n	80037f0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	9300      	str	r3, [sp, #0]
 8003792:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003794:	2200      	movs	r2, #0
 8003796:	2180      	movs	r1, #128	@ 0x80
 8003798:	68f8      	ldr	r0, [r7, #12]
 800379a:	f000 f941 	bl	8003a20 <I2C_WaitOnFlagUntilTimeout>
 800379e:	4603      	mov	r3, r0
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d001      	beq.n	80037a8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80037a4:	2301      	movs	r3, #1
 80037a6:	e04d      	b.n	8003844 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037ac:	b29b      	uxth	r3, r3
 80037ae:	2bff      	cmp	r3, #255	@ 0xff
 80037b0:	d90e      	bls.n	80037d0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	22ff      	movs	r2, #255	@ 0xff
 80037b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037bc:	b2da      	uxtb	r2, r3
 80037be:	8979      	ldrh	r1, [r7, #10]
 80037c0:	2300      	movs	r3, #0
 80037c2:	9300      	str	r3, [sp, #0]
 80037c4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80037c8:	68f8      	ldr	r0, [r7, #12]
 80037ca:	f000 fb79 	bl	8003ec0 <I2C_TransferConfig>
 80037ce:	e00f      	b.n	80037f0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037d4:	b29a      	uxth	r2, r3
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037de:	b2da      	uxtb	r2, r3
 80037e0:	8979      	ldrh	r1, [r7, #10]
 80037e2:	2300      	movs	r3, #0
 80037e4:	9300      	str	r3, [sp, #0]
 80037e6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80037ea:	68f8      	ldr	r0, [r7, #12]
 80037ec:	f000 fb68 	bl	8003ec0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037f4:	b29b      	uxth	r3, r3
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d19a      	bne.n	8003730 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037fa:	697a      	ldr	r2, [r7, #20]
 80037fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80037fe:	68f8      	ldr	r0, [r7, #12]
 8003800:	f000 f9ae 	bl	8003b60 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003804:	4603      	mov	r3, r0
 8003806:	2b00      	cmp	r3, #0
 8003808:	d001      	beq.n	800380e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	e01a      	b.n	8003844 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	2220      	movs	r2, #32
 8003814:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	6859      	ldr	r1, [r3, #4]
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681a      	ldr	r2, [r3, #0]
 8003820:	4b0b      	ldr	r3, [pc, #44]	@ (8003850 <HAL_I2C_Mem_Read+0x230>)
 8003822:	400b      	ands	r3, r1
 8003824:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	2220      	movs	r2, #32
 800382a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	2200      	movs	r2, #0
 8003832:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	2200      	movs	r2, #0
 800383a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800383e:	2300      	movs	r3, #0
 8003840:	e000      	b.n	8003844 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003842:	2302      	movs	r3, #2
  }
}
 8003844:	4618      	mov	r0, r3
 8003846:	3718      	adds	r7, #24
 8003848:	46bd      	mov	sp, r7
 800384a:	bd80      	pop	{r7, pc}
 800384c:	80002400 	.word	0x80002400
 8003850:	fe00e800 	.word	0xfe00e800

08003854 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b084      	sub	sp, #16
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	699b      	ldr	r3, [r3, #24]
 8003862:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003870:	2b00      	cmp	r3, #0
 8003872:	d005      	beq.n	8003880 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003878:	68ba      	ldr	r2, [r7, #8]
 800387a:	68f9      	ldr	r1, [r7, #12]
 800387c:	6878      	ldr	r0, [r7, #4]
 800387e:	4798      	blx	r3
  }
}
 8003880:	bf00      	nop
 8003882:	3710      	adds	r7, #16
 8003884:	46bd      	mov	sp, r7
 8003886:	bd80      	pop	{r7, pc}

08003888 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b086      	sub	sp, #24
 800388c:	af02      	add	r7, sp, #8
 800388e:	60f8      	str	r0, [r7, #12]
 8003890:	4608      	mov	r0, r1
 8003892:	4611      	mov	r1, r2
 8003894:	461a      	mov	r2, r3
 8003896:	4603      	mov	r3, r0
 8003898:	817b      	strh	r3, [r7, #10]
 800389a:	460b      	mov	r3, r1
 800389c:	813b      	strh	r3, [r7, #8]
 800389e:	4613      	mov	r3, r2
 80038a0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80038a2:	88fb      	ldrh	r3, [r7, #6]
 80038a4:	b2da      	uxtb	r2, r3
 80038a6:	8979      	ldrh	r1, [r7, #10]
 80038a8:	4b20      	ldr	r3, [pc, #128]	@ (800392c <I2C_RequestMemoryWrite+0xa4>)
 80038aa:	9300      	str	r3, [sp, #0]
 80038ac:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80038b0:	68f8      	ldr	r0, [r7, #12]
 80038b2:	f000 fb05 	bl	8003ec0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80038b6:	69fa      	ldr	r2, [r7, #28]
 80038b8:	69b9      	ldr	r1, [r7, #24]
 80038ba:	68f8      	ldr	r0, [r7, #12]
 80038bc:	f000 f909 	bl	8003ad2 <I2C_WaitOnTXISFlagUntilTimeout>
 80038c0:	4603      	mov	r3, r0
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d001      	beq.n	80038ca <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	e02c      	b.n	8003924 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80038ca:	88fb      	ldrh	r3, [r7, #6]
 80038cc:	2b01      	cmp	r3, #1
 80038ce:	d105      	bne.n	80038dc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80038d0:	893b      	ldrh	r3, [r7, #8]
 80038d2:	b2da      	uxtb	r2, r3
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	629a      	str	r2, [r3, #40]	@ 0x28
 80038da:	e015      	b.n	8003908 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80038dc:	893b      	ldrh	r3, [r7, #8]
 80038de:	0a1b      	lsrs	r3, r3, #8
 80038e0:	b29b      	uxth	r3, r3
 80038e2:	b2da      	uxtb	r2, r3
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80038ea:	69fa      	ldr	r2, [r7, #28]
 80038ec:	69b9      	ldr	r1, [r7, #24]
 80038ee:	68f8      	ldr	r0, [r7, #12]
 80038f0:	f000 f8ef 	bl	8003ad2 <I2C_WaitOnTXISFlagUntilTimeout>
 80038f4:	4603      	mov	r3, r0
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d001      	beq.n	80038fe <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80038fa:	2301      	movs	r3, #1
 80038fc:	e012      	b.n	8003924 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80038fe:	893b      	ldrh	r3, [r7, #8]
 8003900:	b2da      	uxtb	r2, r3
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003908:	69fb      	ldr	r3, [r7, #28]
 800390a:	9300      	str	r3, [sp, #0]
 800390c:	69bb      	ldr	r3, [r7, #24]
 800390e:	2200      	movs	r2, #0
 8003910:	2180      	movs	r1, #128	@ 0x80
 8003912:	68f8      	ldr	r0, [r7, #12]
 8003914:	f000 f884 	bl	8003a20 <I2C_WaitOnFlagUntilTimeout>
 8003918:	4603      	mov	r3, r0
 800391a:	2b00      	cmp	r3, #0
 800391c:	d001      	beq.n	8003922 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800391e:	2301      	movs	r3, #1
 8003920:	e000      	b.n	8003924 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003922:	2300      	movs	r3, #0
}
 8003924:	4618      	mov	r0, r3
 8003926:	3710      	adds	r7, #16
 8003928:	46bd      	mov	sp, r7
 800392a:	bd80      	pop	{r7, pc}
 800392c:	80002000 	.word	0x80002000

08003930 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b086      	sub	sp, #24
 8003934:	af02      	add	r7, sp, #8
 8003936:	60f8      	str	r0, [r7, #12]
 8003938:	4608      	mov	r0, r1
 800393a:	4611      	mov	r1, r2
 800393c:	461a      	mov	r2, r3
 800393e:	4603      	mov	r3, r0
 8003940:	817b      	strh	r3, [r7, #10]
 8003942:	460b      	mov	r3, r1
 8003944:	813b      	strh	r3, [r7, #8]
 8003946:	4613      	mov	r3, r2
 8003948:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800394a:	88fb      	ldrh	r3, [r7, #6]
 800394c:	b2da      	uxtb	r2, r3
 800394e:	8979      	ldrh	r1, [r7, #10]
 8003950:	4b20      	ldr	r3, [pc, #128]	@ (80039d4 <I2C_RequestMemoryRead+0xa4>)
 8003952:	9300      	str	r3, [sp, #0]
 8003954:	2300      	movs	r3, #0
 8003956:	68f8      	ldr	r0, [r7, #12]
 8003958:	f000 fab2 	bl	8003ec0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800395c:	69fa      	ldr	r2, [r7, #28]
 800395e:	69b9      	ldr	r1, [r7, #24]
 8003960:	68f8      	ldr	r0, [r7, #12]
 8003962:	f000 f8b6 	bl	8003ad2 <I2C_WaitOnTXISFlagUntilTimeout>
 8003966:	4603      	mov	r3, r0
 8003968:	2b00      	cmp	r3, #0
 800396a:	d001      	beq.n	8003970 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800396c:	2301      	movs	r3, #1
 800396e:	e02c      	b.n	80039ca <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003970:	88fb      	ldrh	r3, [r7, #6]
 8003972:	2b01      	cmp	r3, #1
 8003974:	d105      	bne.n	8003982 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003976:	893b      	ldrh	r3, [r7, #8]
 8003978:	b2da      	uxtb	r2, r3
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	629a      	str	r2, [r3, #40]	@ 0x28
 8003980:	e015      	b.n	80039ae <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003982:	893b      	ldrh	r3, [r7, #8]
 8003984:	0a1b      	lsrs	r3, r3, #8
 8003986:	b29b      	uxth	r3, r3
 8003988:	b2da      	uxtb	r2, r3
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003990:	69fa      	ldr	r2, [r7, #28]
 8003992:	69b9      	ldr	r1, [r7, #24]
 8003994:	68f8      	ldr	r0, [r7, #12]
 8003996:	f000 f89c 	bl	8003ad2 <I2C_WaitOnTXISFlagUntilTimeout>
 800399a:	4603      	mov	r3, r0
 800399c:	2b00      	cmp	r3, #0
 800399e:	d001      	beq.n	80039a4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80039a0:	2301      	movs	r3, #1
 80039a2:	e012      	b.n	80039ca <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80039a4:	893b      	ldrh	r3, [r7, #8]
 80039a6:	b2da      	uxtb	r2, r3
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80039ae:	69fb      	ldr	r3, [r7, #28]
 80039b0:	9300      	str	r3, [sp, #0]
 80039b2:	69bb      	ldr	r3, [r7, #24]
 80039b4:	2200      	movs	r2, #0
 80039b6:	2140      	movs	r1, #64	@ 0x40
 80039b8:	68f8      	ldr	r0, [r7, #12]
 80039ba:	f000 f831 	bl	8003a20 <I2C_WaitOnFlagUntilTimeout>
 80039be:	4603      	mov	r3, r0
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d001      	beq.n	80039c8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80039c4:	2301      	movs	r3, #1
 80039c6:	e000      	b.n	80039ca <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80039c8:	2300      	movs	r3, #0
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	3710      	adds	r7, #16
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}
 80039d2:	bf00      	nop
 80039d4:	80002000 	.word	0x80002000

080039d8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80039d8:	b480      	push	{r7}
 80039da:	b083      	sub	sp, #12
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	699b      	ldr	r3, [r3, #24]
 80039e6:	f003 0302 	and.w	r3, r3, #2
 80039ea:	2b02      	cmp	r3, #2
 80039ec:	d103      	bne.n	80039f6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	2200      	movs	r2, #0
 80039f4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	699b      	ldr	r3, [r3, #24]
 80039fc:	f003 0301 	and.w	r3, r3, #1
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d007      	beq.n	8003a14 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	699a      	ldr	r2, [r3, #24]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f042 0201 	orr.w	r2, r2, #1
 8003a12:	619a      	str	r2, [r3, #24]
  }
}
 8003a14:	bf00      	nop
 8003a16:	370c      	adds	r7, #12
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1e:	4770      	bx	lr

08003a20 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b084      	sub	sp, #16
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	60f8      	str	r0, [r7, #12]
 8003a28:	60b9      	str	r1, [r7, #8]
 8003a2a:	603b      	str	r3, [r7, #0]
 8003a2c:	4613      	mov	r3, r2
 8003a2e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a30:	e03b      	b.n	8003aaa <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a32:	69ba      	ldr	r2, [r7, #24]
 8003a34:	6839      	ldr	r1, [r7, #0]
 8003a36:	68f8      	ldr	r0, [r7, #12]
 8003a38:	f000 f962 	bl	8003d00 <I2C_IsErrorOccurred>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d001      	beq.n	8003a46 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	e041      	b.n	8003aca <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a4c:	d02d      	beq.n	8003aaa <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a4e:	f7fe fe71 	bl	8002734 <HAL_GetTick>
 8003a52:	4602      	mov	r2, r0
 8003a54:	69bb      	ldr	r3, [r7, #24]
 8003a56:	1ad3      	subs	r3, r2, r3
 8003a58:	683a      	ldr	r2, [r7, #0]
 8003a5a:	429a      	cmp	r2, r3
 8003a5c:	d302      	bcc.n	8003a64 <I2C_WaitOnFlagUntilTimeout+0x44>
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d122      	bne.n	8003aaa <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	699a      	ldr	r2, [r3, #24]
 8003a6a:	68bb      	ldr	r3, [r7, #8]
 8003a6c:	4013      	ands	r3, r2
 8003a6e:	68ba      	ldr	r2, [r7, #8]
 8003a70:	429a      	cmp	r2, r3
 8003a72:	bf0c      	ite	eq
 8003a74:	2301      	moveq	r3, #1
 8003a76:	2300      	movne	r3, #0
 8003a78:	b2db      	uxtb	r3, r3
 8003a7a:	461a      	mov	r2, r3
 8003a7c:	79fb      	ldrb	r3, [r7, #7]
 8003a7e:	429a      	cmp	r2, r3
 8003a80:	d113      	bne.n	8003aaa <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a86:	f043 0220 	orr.w	r2, r3, #32
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	2220      	movs	r2, #32
 8003a92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	2200      	movs	r2, #0
 8003a9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	e00f      	b.n	8003aca <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	699a      	ldr	r2, [r3, #24]
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	4013      	ands	r3, r2
 8003ab4:	68ba      	ldr	r2, [r7, #8]
 8003ab6:	429a      	cmp	r2, r3
 8003ab8:	bf0c      	ite	eq
 8003aba:	2301      	moveq	r3, #1
 8003abc:	2300      	movne	r3, #0
 8003abe:	b2db      	uxtb	r3, r3
 8003ac0:	461a      	mov	r2, r3
 8003ac2:	79fb      	ldrb	r3, [r7, #7]
 8003ac4:	429a      	cmp	r2, r3
 8003ac6:	d0b4      	beq.n	8003a32 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003ac8:	2300      	movs	r3, #0
}
 8003aca:	4618      	mov	r0, r3
 8003acc:	3710      	adds	r7, #16
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}

08003ad2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003ad2:	b580      	push	{r7, lr}
 8003ad4:	b084      	sub	sp, #16
 8003ad6:	af00      	add	r7, sp, #0
 8003ad8:	60f8      	str	r0, [r7, #12]
 8003ada:	60b9      	str	r1, [r7, #8]
 8003adc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003ade:	e033      	b.n	8003b48 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ae0:	687a      	ldr	r2, [r7, #4]
 8003ae2:	68b9      	ldr	r1, [r7, #8]
 8003ae4:	68f8      	ldr	r0, [r7, #12]
 8003ae6:	f000 f90b 	bl	8003d00 <I2C_IsErrorOccurred>
 8003aea:	4603      	mov	r3, r0
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d001      	beq.n	8003af4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003af0:	2301      	movs	r3, #1
 8003af2:	e031      	b.n	8003b58 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003afa:	d025      	beq.n	8003b48 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003afc:	f7fe fe1a 	bl	8002734 <HAL_GetTick>
 8003b00:	4602      	mov	r2, r0
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	1ad3      	subs	r3, r2, r3
 8003b06:	68ba      	ldr	r2, [r7, #8]
 8003b08:	429a      	cmp	r2, r3
 8003b0a:	d302      	bcc.n	8003b12 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d11a      	bne.n	8003b48 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	699b      	ldr	r3, [r3, #24]
 8003b18:	f003 0302 	and.w	r3, r3, #2
 8003b1c:	2b02      	cmp	r3, #2
 8003b1e:	d013      	beq.n	8003b48 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b24:	f043 0220 	orr.w	r2, r3, #32
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2220      	movs	r2, #32
 8003b30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	2200      	movs	r2, #0
 8003b38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	e007      	b.n	8003b58 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	699b      	ldr	r3, [r3, #24]
 8003b4e:	f003 0302 	and.w	r3, r3, #2
 8003b52:	2b02      	cmp	r3, #2
 8003b54:	d1c4      	bne.n	8003ae0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003b56:	2300      	movs	r3, #0
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	3710      	adds	r7, #16
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bd80      	pop	{r7, pc}

08003b60 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b084      	sub	sp, #16
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	60f8      	str	r0, [r7, #12]
 8003b68:	60b9      	str	r1, [r7, #8]
 8003b6a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b6c:	e02f      	b.n	8003bce <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b6e:	687a      	ldr	r2, [r7, #4]
 8003b70:	68b9      	ldr	r1, [r7, #8]
 8003b72:	68f8      	ldr	r0, [r7, #12]
 8003b74:	f000 f8c4 	bl	8003d00 <I2C_IsErrorOccurred>
 8003b78:	4603      	mov	r3, r0
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d001      	beq.n	8003b82 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e02d      	b.n	8003bde <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b82:	f7fe fdd7 	bl	8002734 <HAL_GetTick>
 8003b86:	4602      	mov	r2, r0
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	1ad3      	subs	r3, r2, r3
 8003b8c:	68ba      	ldr	r2, [r7, #8]
 8003b8e:	429a      	cmp	r2, r3
 8003b90:	d302      	bcc.n	8003b98 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003b92:	68bb      	ldr	r3, [r7, #8]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d11a      	bne.n	8003bce <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	699b      	ldr	r3, [r3, #24]
 8003b9e:	f003 0320 	and.w	r3, r3, #32
 8003ba2:	2b20      	cmp	r3, #32
 8003ba4:	d013      	beq.n	8003bce <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003baa:	f043 0220 	orr.w	r2, r3, #32
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	2220      	movs	r2, #32
 8003bb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e007      	b.n	8003bde <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	699b      	ldr	r3, [r3, #24]
 8003bd4:	f003 0320 	and.w	r3, r3, #32
 8003bd8:	2b20      	cmp	r3, #32
 8003bda:	d1c8      	bne.n	8003b6e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003bdc:	2300      	movs	r3, #0
}
 8003bde:	4618      	mov	r0, r3
 8003be0:	3710      	adds	r7, #16
 8003be2:	46bd      	mov	sp, r7
 8003be4:	bd80      	pop	{r7, pc}
	...

08003be8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b086      	sub	sp, #24
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	60f8      	str	r0, [r7, #12]
 8003bf0:	60b9      	str	r1, [r7, #8]
 8003bf2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8003bf8:	e071      	b.n	8003cde <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003bfa:	687a      	ldr	r2, [r7, #4]
 8003bfc:	68b9      	ldr	r1, [r7, #8]
 8003bfe:	68f8      	ldr	r0, [r7, #12]
 8003c00:	f000 f87e 	bl	8003d00 <I2C_IsErrorOccurred>
 8003c04:	4603      	mov	r3, r0
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d001      	beq.n	8003c0e <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	699b      	ldr	r3, [r3, #24]
 8003c14:	f003 0320 	and.w	r3, r3, #32
 8003c18:	2b20      	cmp	r3, #32
 8003c1a:	d13b      	bne.n	8003c94 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8003c1c:	7dfb      	ldrb	r3, [r7, #23]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d138      	bne.n	8003c94 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	699b      	ldr	r3, [r3, #24]
 8003c28:	f003 0304 	and.w	r3, r3, #4
 8003c2c:	2b04      	cmp	r3, #4
 8003c2e:	d105      	bne.n	8003c3c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d001      	beq.n	8003c3c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8003c38:	2300      	movs	r3, #0
 8003c3a:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	699b      	ldr	r3, [r3, #24]
 8003c42:	f003 0310 	and.w	r3, r3, #16
 8003c46:	2b10      	cmp	r3, #16
 8003c48:	d121      	bne.n	8003c8e <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	2210      	movs	r2, #16
 8003c50:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2204      	movs	r2, #4
 8003c56:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	2220      	movs	r2, #32
 8003c5e:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	6859      	ldr	r1, [r3, #4]
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681a      	ldr	r2, [r3, #0]
 8003c6a:	4b24      	ldr	r3, [pc, #144]	@ (8003cfc <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8003c6c:	400b      	ands	r3, r1
 8003c6e:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	2220      	movs	r2, #32
 8003c74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	2200      	movs	r2, #0
 8003c84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	75fb      	strb	r3, [r7, #23]
 8003c8c:	e002      	b.n	8003c94 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2200      	movs	r2, #0
 8003c92:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8003c94:	f7fe fd4e 	bl	8002734 <HAL_GetTick>
 8003c98:	4602      	mov	r2, r0
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	1ad3      	subs	r3, r2, r3
 8003c9e:	68ba      	ldr	r2, [r7, #8]
 8003ca0:	429a      	cmp	r2, r3
 8003ca2:	d302      	bcc.n	8003caa <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8003ca4:	68bb      	ldr	r3, [r7, #8]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d119      	bne.n	8003cde <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8003caa:	7dfb      	ldrb	r3, [r7, #23]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d116      	bne.n	8003cde <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	699b      	ldr	r3, [r3, #24]
 8003cb6:	f003 0304 	and.w	r3, r3, #4
 8003cba:	2b04      	cmp	r3, #4
 8003cbc:	d00f      	beq.n	8003cde <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cc2:	f043 0220 	orr.w	r2, r3, #32
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	2220      	movs	r2, #32
 8003cce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	699b      	ldr	r3, [r3, #24]
 8003ce4:	f003 0304 	and.w	r3, r3, #4
 8003ce8:	2b04      	cmp	r3, #4
 8003cea:	d002      	beq.n	8003cf2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8003cec:	7dfb      	ldrb	r3, [r7, #23]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d083      	beq.n	8003bfa <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8003cf2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	3718      	adds	r7, #24
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}
 8003cfc:	fe00e800 	.word	0xfe00e800

08003d00 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b08a      	sub	sp, #40	@ 0x28
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	60f8      	str	r0, [r7, #12]
 8003d08:	60b9      	str	r1, [r7, #8]
 8003d0a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	699b      	ldr	r3, [r3, #24]
 8003d18:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003d22:	69bb      	ldr	r3, [r7, #24]
 8003d24:	f003 0310 	and.w	r3, r3, #16
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d068      	beq.n	8003dfe <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	2210      	movs	r2, #16
 8003d32:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003d34:	e049      	b.n	8003dca <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d3c:	d045      	beq.n	8003dca <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003d3e:	f7fe fcf9 	bl	8002734 <HAL_GetTick>
 8003d42:	4602      	mov	r2, r0
 8003d44:	69fb      	ldr	r3, [r7, #28]
 8003d46:	1ad3      	subs	r3, r2, r3
 8003d48:	68ba      	ldr	r2, [r7, #8]
 8003d4a:	429a      	cmp	r2, r3
 8003d4c:	d302      	bcc.n	8003d54 <I2C_IsErrorOccurred+0x54>
 8003d4e:	68bb      	ldr	r3, [r7, #8]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d13a      	bne.n	8003dca <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d5e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003d66:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	699b      	ldr	r3, [r3, #24]
 8003d6e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003d72:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d76:	d121      	bne.n	8003dbc <I2C_IsErrorOccurred+0xbc>
 8003d78:	697b      	ldr	r3, [r7, #20]
 8003d7a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003d7e:	d01d      	beq.n	8003dbc <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003d80:	7cfb      	ldrb	r3, [r7, #19]
 8003d82:	2b20      	cmp	r3, #32
 8003d84:	d01a      	beq.n	8003dbc <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	685a      	ldr	r2, [r3, #4]
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003d94:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003d96:	f7fe fccd 	bl	8002734 <HAL_GetTick>
 8003d9a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003d9c:	e00e      	b.n	8003dbc <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003d9e:	f7fe fcc9 	bl	8002734 <HAL_GetTick>
 8003da2:	4602      	mov	r2, r0
 8003da4:	69fb      	ldr	r3, [r7, #28]
 8003da6:	1ad3      	subs	r3, r2, r3
 8003da8:	2b19      	cmp	r3, #25
 8003daa:	d907      	bls.n	8003dbc <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003dac:	6a3b      	ldr	r3, [r7, #32]
 8003dae:	f043 0320 	orr.w	r3, r3, #32
 8003db2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003db4:	2301      	movs	r3, #1
 8003db6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003dba:	e006      	b.n	8003dca <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	699b      	ldr	r3, [r3, #24]
 8003dc2:	f003 0320 	and.w	r3, r3, #32
 8003dc6:	2b20      	cmp	r3, #32
 8003dc8:	d1e9      	bne.n	8003d9e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	699b      	ldr	r3, [r3, #24]
 8003dd0:	f003 0320 	and.w	r3, r3, #32
 8003dd4:	2b20      	cmp	r3, #32
 8003dd6:	d003      	beq.n	8003de0 <I2C_IsErrorOccurred+0xe0>
 8003dd8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d0aa      	beq.n	8003d36 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003de0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d103      	bne.n	8003df0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	2220      	movs	r2, #32
 8003dee:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003df0:	6a3b      	ldr	r3, [r7, #32]
 8003df2:	f043 0304 	orr.w	r3, r3, #4
 8003df6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003df8:	2301      	movs	r3, #1
 8003dfa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	699b      	ldr	r3, [r3, #24]
 8003e04:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003e06:	69bb      	ldr	r3, [r7, #24]
 8003e08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d00b      	beq.n	8003e28 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003e10:	6a3b      	ldr	r3, [r7, #32]
 8003e12:	f043 0301 	orr.w	r3, r3, #1
 8003e16:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003e20:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003e28:	69bb      	ldr	r3, [r7, #24]
 8003e2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d00b      	beq.n	8003e4a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003e32:	6a3b      	ldr	r3, [r7, #32]
 8003e34:	f043 0308 	orr.w	r3, r3, #8
 8003e38:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003e42:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003e44:	2301      	movs	r3, #1
 8003e46:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003e4a:	69bb      	ldr	r3, [r7, #24]
 8003e4c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d00b      	beq.n	8003e6c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003e54:	6a3b      	ldr	r3, [r7, #32]
 8003e56:	f043 0302 	orr.w	r3, r3, #2
 8003e5a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e64:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003e66:	2301      	movs	r3, #1
 8003e68:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003e6c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d01c      	beq.n	8003eae <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003e74:	68f8      	ldr	r0, [r7, #12]
 8003e76:	f7ff fdaf 	bl	80039d8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	6859      	ldr	r1, [r3, #4]
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681a      	ldr	r2, [r3, #0]
 8003e84:	4b0d      	ldr	r3, [pc, #52]	@ (8003ebc <I2C_IsErrorOccurred+0x1bc>)
 8003e86:	400b      	ands	r3, r1
 8003e88:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003e8e:	6a3b      	ldr	r3, [r7, #32]
 8003e90:	431a      	orrs	r2, r3
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	2220      	movs	r2, #32
 8003e9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003eae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	3728      	adds	r7, #40	@ 0x28
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}
 8003eba:	bf00      	nop
 8003ebc:	fe00e800 	.word	0xfe00e800

08003ec0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b087      	sub	sp, #28
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	60f8      	str	r0, [r7, #12]
 8003ec8:	607b      	str	r3, [r7, #4]
 8003eca:	460b      	mov	r3, r1
 8003ecc:	817b      	strh	r3, [r7, #10]
 8003ece:	4613      	mov	r3, r2
 8003ed0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003ed2:	897b      	ldrh	r3, [r7, #10]
 8003ed4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003ed8:	7a7b      	ldrb	r3, [r7, #9]
 8003eda:	041b      	lsls	r3, r3, #16
 8003edc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003ee0:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003ee6:	6a3b      	ldr	r3, [r7, #32]
 8003ee8:	4313      	orrs	r3, r2
 8003eea:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003eee:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	685a      	ldr	r2, [r3, #4]
 8003ef6:	6a3b      	ldr	r3, [r7, #32]
 8003ef8:	0d5b      	lsrs	r3, r3, #21
 8003efa:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003efe:	4b08      	ldr	r3, [pc, #32]	@ (8003f20 <I2C_TransferConfig+0x60>)
 8003f00:	430b      	orrs	r3, r1
 8003f02:	43db      	mvns	r3, r3
 8003f04:	ea02 0103 	and.w	r1, r2, r3
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	697a      	ldr	r2, [r7, #20]
 8003f0e:	430a      	orrs	r2, r1
 8003f10:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003f12:	bf00      	nop
 8003f14:	371c      	adds	r7, #28
 8003f16:	46bd      	mov	sp, r7
 8003f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1c:	4770      	bx	lr
 8003f1e:	bf00      	nop
 8003f20:	03ff63ff 	.word	0x03ff63ff

08003f24 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003f24:	b480      	push	{r7}
 8003f26:	b083      	sub	sp, #12
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
 8003f2c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f34:	b2db      	uxtb	r3, r3
 8003f36:	2b20      	cmp	r3, #32
 8003f38:	d138      	bne.n	8003fac <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f40:	2b01      	cmp	r3, #1
 8003f42:	d101      	bne.n	8003f48 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003f44:	2302      	movs	r3, #2
 8003f46:	e032      	b.n	8003fae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2224      	movs	r2, #36	@ 0x24
 8003f54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	681a      	ldr	r2, [r3, #0]
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f022 0201 	bic.w	r2, r2, #1
 8003f66:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	681a      	ldr	r2, [r3, #0]
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003f76:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	6819      	ldr	r1, [r3, #0]
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	683a      	ldr	r2, [r7, #0]
 8003f84:	430a      	orrs	r2, r1
 8003f86:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	681a      	ldr	r2, [r3, #0]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f042 0201 	orr.w	r2, r2, #1
 8003f96:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2220      	movs	r2, #32
 8003f9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003fa8:	2300      	movs	r3, #0
 8003faa:	e000      	b.n	8003fae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003fac:	2302      	movs	r3, #2
  }
}
 8003fae:	4618      	mov	r0, r3
 8003fb0:	370c      	adds	r7, #12
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb8:	4770      	bx	lr

08003fba <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003fba:	b480      	push	{r7}
 8003fbc:	b085      	sub	sp, #20
 8003fbe:	af00      	add	r7, sp, #0
 8003fc0:	6078      	str	r0, [r7, #4]
 8003fc2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003fca:	b2db      	uxtb	r3, r3
 8003fcc:	2b20      	cmp	r3, #32
 8003fce:	d139      	bne.n	8004044 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003fd6:	2b01      	cmp	r3, #1
 8003fd8:	d101      	bne.n	8003fde <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003fda:	2302      	movs	r3, #2
 8003fdc:	e033      	b.n	8004046 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2201      	movs	r2, #1
 8003fe2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2224      	movs	r2, #36	@ 0x24
 8003fea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	681a      	ldr	r2, [r3, #0]
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f022 0201 	bic.w	r2, r2, #1
 8003ffc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800400c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	021b      	lsls	r3, r3, #8
 8004012:	68fa      	ldr	r2, [r7, #12]
 8004014:	4313      	orrs	r3, r2
 8004016:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	68fa      	ldr	r2, [r7, #12]
 800401e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	681a      	ldr	r2, [r3, #0]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f042 0201 	orr.w	r2, r2, #1
 800402e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2220      	movs	r2, #32
 8004034:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2200      	movs	r2, #0
 800403c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004040:	2300      	movs	r3, #0
 8004042:	e000      	b.n	8004046 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004044:	2302      	movs	r3, #2
  }
}
 8004046:	4618      	mov	r0, r3
 8004048:	3714      	adds	r7, #20
 800404a:	46bd      	mov	sp, r7
 800404c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004050:	4770      	bx	lr
	...

08004054 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b088      	sub	sp, #32
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d102      	bne.n	8004068 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	f000 bc28 	b.w	80048b8 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004068:	4b94      	ldr	r3, [pc, #592]	@ (80042bc <HAL_RCC_OscConfig+0x268>)
 800406a:	69db      	ldr	r3, [r3, #28]
 800406c:	f003 0318 	and.w	r3, r3, #24
 8004070:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8004072:	4b92      	ldr	r3, [pc, #584]	@ (80042bc <HAL_RCC_OscConfig+0x268>)
 8004074:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004076:	f003 0303 	and.w	r3, r3, #3
 800407a:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f003 0310 	and.w	r3, r3, #16
 8004084:	2b00      	cmp	r3, #0
 8004086:	d05b      	beq.n	8004140 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8004088:	69fb      	ldr	r3, [r7, #28]
 800408a:	2b08      	cmp	r3, #8
 800408c:	d005      	beq.n	800409a <HAL_RCC_OscConfig+0x46>
 800408e:	69fb      	ldr	r3, [r7, #28]
 8004090:	2b18      	cmp	r3, #24
 8004092:	d114      	bne.n	80040be <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8004094:	69bb      	ldr	r3, [r7, #24]
 8004096:	2b02      	cmp	r3, #2
 8004098:	d111      	bne.n	80040be <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	69db      	ldr	r3, [r3, #28]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d102      	bne.n	80040a8 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 80040a2:	2301      	movs	r3, #1
 80040a4:	f000 bc08 	b.w	80048b8 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80040a8:	4b84      	ldr	r3, [pc, #528]	@ (80042bc <HAL_RCC_OscConfig+0x268>)
 80040aa:	699b      	ldr	r3, [r3, #24]
 80040ac:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6a1b      	ldr	r3, [r3, #32]
 80040b4:	041b      	lsls	r3, r3, #16
 80040b6:	4981      	ldr	r1, [pc, #516]	@ (80042bc <HAL_RCC_OscConfig+0x268>)
 80040b8:	4313      	orrs	r3, r2
 80040ba:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80040bc:	e040      	b.n	8004140 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	69db      	ldr	r3, [r3, #28]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d023      	beq.n	800410e <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80040c6:	4b7d      	ldr	r3, [pc, #500]	@ (80042bc <HAL_RCC_OscConfig+0x268>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4a7c      	ldr	r2, [pc, #496]	@ (80042bc <HAL_RCC_OscConfig+0x268>)
 80040cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040d2:	f7fe fb2f 	bl	8002734 <HAL_GetTick>
 80040d6:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80040d8:	e008      	b.n	80040ec <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80040da:	f7fe fb2b 	bl	8002734 <HAL_GetTick>
 80040de:	4602      	mov	r2, r0
 80040e0:	697b      	ldr	r3, [r7, #20]
 80040e2:	1ad3      	subs	r3, r2, r3
 80040e4:	2b02      	cmp	r3, #2
 80040e6:	d901      	bls.n	80040ec <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 80040e8:	2303      	movs	r3, #3
 80040ea:	e3e5      	b.n	80048b8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80040ec:	4b73      	ldr	r3, [pc, #460]	@ (80042bc <HAL_RCC_OscConfig+0x268>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d0f0      	beq.n	80040da <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80040f8:	4b70      	ldr	r3, [pc, #448]	@ (80042bc <HAL_RCC_OscConfig+0x268>)
 80040fa:	699b      	ldr	r3, [r3, #24]
 80040fc:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6a1b      	ldr	r3, [r3, #32]
 8004104:	041b      	lsls	r3, r3, #16
 8004106:	496d      	ldr	r1, [pc, #436]	@ (80042bc <HAL_RCC_OscConfig+0x268>)
 8004108:	4313      	orrs	r3, r2
 800410a:	618b      	str	r3, [r1, #24]
 800410c:	e018      	b.n	8004140 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800410e:	4b6b      	ldr	r3, [pc, #428]	@ (80042bc <HAL_RCC_OscConfig+0x268>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4a6a      	ldr	r2, [pc, #424]	@ (80042bc <HAL_RCC_OscConfig+0x268>)
 8004114:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004118:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800411a:	f7fe fb0b 	bl	8002734 <HAL_GetTick>
 800411e:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8004120:	e008      	b.n	8004134 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8004122:	f7fe fb07 	bl	8002734 <HAL_GetTick>
 8004126:	4602      	mov	r2, r0
 8004128:	697b      	ldr	r3, [r7, #20]
 800412a:	1ad3      	subs	r3, r2, r3
 800412c:	2b02      	cmp	r3, #2
 800412e:	d901      	bls.n	8004134 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8004130:	2303      	movs	r3, #3
 8004132:	e3c1      	b.n	80048b8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8004134:	4b61      	ldr	r3, [pc, #388]	@ (80042bc <HAL_RCC_OscConfig+0x268>)
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800413c:	2b00      	cmp	r3, #0
 800413e:	d1f0      	bne.n	8004122 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f003 0301 	and.w	r3, r3, #1
 8004148:	2b00      	cmp	r3, #0
 800414a:	f000 80a0 	beq.w	800428e <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800414e:	69fb      	ldr	r3, [r7, #28]
 8004150:	2b10      	cmp	r3, #16
 8004152:	d005      	beq.n	8004160 <HAL_RCC_OscConfig+0x10c>
 8004154:	69fb      	ldr	r3, [r7, #28]
 8004156:	2b18      	cmp	r3, #24
 8004158:	d109      	bne.n	800416e <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 800415a:	69bb      	ldr	r3, [r7, #24]
 800415c:	2b03      	cmp	r3, #3
 800415e:	d106      	bne.n	800416e <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	2b00      	cmp	r3, #0
 8004166:	f040 8092 	bne.w	800428e <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 800416a:	2301      	movs	r3, #1
 800416c:	e3a4      	b.n	80048b8 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004176:	d106      	bne.n	8004186 <HAL_RCC_OscConfig+0x132>
 8004178:	4b50      	ldr	r3, [pc, #320]	@ (80042bc <HAL_RCC_OscConfig+0x268>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4a4f      	ldr	r2, [pc, #316]	@ (80042bc <HAL_RCC_OscConfig+0x268>)
 800417e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004182:	6013      	str	r3, [r2, #0]
 8004184:	e058      	b.n	8004238 <HAL_RCC_OscConfig+0x1e4>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d112      	bne.n	80041b4 <HAL_RCC_OscConfig+0x160>
 800418e:	4b4b      	ldr	r3, [pc, #300]	@ (80042bc <HAL_RCC_OscConfig+0x268>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a4a      	ldr	r2, [pc, #296]	@ (80042bc <HAL_RCC_OscConfig+0x268>)
 8004194:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004198:	6013      	str	r3, [r2, #0]
 800419a:	4b48      	ldr	r3, [pc, #288]	@ (80042bc <HAL_RCC_OscConfig+0x268>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4a47      	ldr	r2, [pc, #284]	@ (80042bc <HAL_RCC_OscConfig+0x268>)
 80041a0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80041a4:	6013      	str	r3, [r2, #0]
 80041a6:	4b45      	ldr	r3, [pc, #276]	@ (80042bc <HAL_RCC_OscConfig+0x268>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	4a44      	ldr	r2, [pc, #272]	@ (80042bc <HAL_RCC_OscConfig+0x268>)
 80041ac:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80041b0:	6013      	str	r3, [r2, #0]
 80041b2:	e041      	b.n	8004238 <HAL_RCC_OscConfig+0x1e4>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80041bc:	d112      	bne.n	80041e4 <HAL_RCC_OscConfig+0x190>
 80041be:	4b3f      	ldr	r3, [pc, #252]	@ (80042bc <HAL_RCC_OscConfig+0x268>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a3e      	ldr	r2, [pc, #248]	@ (80042bc <HAL_RCC_OscConfig+0x268>)
 80041c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80041c8:	6013      	str	r3, [r2, #0]
 80041ca:	4b3c      	ldr	r3, [pc, #240]	@ (80042bc <HAL_RCC_OscConfig+0x268>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4a3b      	ldr	r2, [pc, #236]	@ (80042bc <HAL_RCC_OscConfig+0x268>)
 80041d0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80041d4:	6013      	str	r3, [r2, #0]
 80041d6:	4b39      	ldr	r3, [pc, #228]	@ (80042bc <HAL_RCC_OscConfig+0x268>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4a38      	ldr	r2, [pc, #224]	@ (80042bc <HAL_RCC_OscConfig+0x268>)
 80041dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041e0:	6013      	str	r3, [r2, #0]
 80041e2:	e029      	b.n	8004238 <HAL_RCC_OscConfig+0x1e4>
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 80041ec:	d112      	bne.n	8004214 <HAL_RCC_OscConfig+0x1c0>
 80041ee:	4b33      	ldr	r3, [pc, #204]	@ (80042bc <HAL_RCC_OscConfig+0x268>)
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	4a32      	ldr	r2, [pc, #200]	@ (80042bc <HAL_RCC_OscConfig+0x268>)
 80041f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80041f8:	6013      	str	r3, [r2, #0]
 80041fa:	4b30      	ldr	r3, [pc, #192]	@ (80042bc <HAL_RCC_OscConfig+0x268>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4a2f      	ldr	r2, [pc, #188]	@ (80042bc <HAL_RCC_OscConfig+0x268>)
 8004200:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004204:	6013      	str	r3, [r2, #0]
 8004206:	4b2d      	ldr	r3, [pc, #180]	@ (80042bc <HAL_RCC_OscConfig+0x268>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4a2c      	ldr	r2, [pc, #176]	@ (80042bc <HAL_RCC_OscConfig+0x268>)
 800420c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004210:	6013      	str	r3, [r2, #0]
 8004212:	e011      	b.n	8004238 <HAL_RCC_OscConfig+0x1e4>
 8004214:	4b29      	ldr	r3, [pc, #164]	@ (80042bc <HAL_RCC_OscConfig+0x268>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4a28      	ldr	r2, [pc, #160]	@ (80042bc <HAL_RCC_OscConfig+0x268>)
 800421a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800421e:	6013      	str	r3, [r2, #0]
 8004220:	4b26      	ldr	r3, [pc, #152]	@ (80042bc <HAL_RCC_OscConfig+0x268>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a25      	ldr	r2, [pc, #148]	@ (80042bc <HAL_RCC_OscConfig+0x268>)
 8004226:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800422a:	6013      	str	r3, [r2, #0]
 800422c:	4b23      	ldr	r3, [pc, #140]	@ (80042bc <HAL_RCC_OscConfig+0x268>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4a22      	ldr	r2, [pc, #136]	@ (80042bc <HAL_RCC_OscConfig+0x268>)
 8004232:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004236:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d013      	beq.n	8004268 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004240:	f7fe fa78 	bl	8002734 <HAL_GetTick>
 8004244:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004246:	e008      	b.n	800425a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8004248:	f7fe fa74 	bl	8002734 <HAL_GetTick>
 800424c:	4602      	mov	r2, r0
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	1ad3      	subs	r3, r2, r3
 8004252:	2b64      	cmp	r3, #100	@ 0x64
 8004254:	d901      	bls.n	800425a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004256:	2303      	movs	r3, #3
 8004258:	e32e      	b.n	80048b8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800425a:	4b18      	ldr	r3, [pc, #96]	@ (80042bc <HAL_RCC_OscConfig+0x268>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004262:	2b00      	cmp	r3, #0
 8004264:	d0f0      	beq.n	8004248 <HAL_RCC_OscConfig+0x1f4>
 8004266:	e012      	b.n	800428e <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004268:	f7fe fa64 	bl	8002734 <HAL_GetTick>
 800426c:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800426e:	e008      	b.n	8004282 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8004270:	f7fe fa60 	bl	8002734 <HAL_GetTick>
 8004274:	4602      	mov	r2, r0
 8004276:	697b      	ldr	r3, [r7, #20]
 8004278:	1ad3      	subs	r3, r2, r3
 800427a:	2b64      	cmp	r3, #100	@ 0x64
 800427c:	d901      	bls.n	8004282 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 800427e:	2303      	movs	r3, #3
 8004280:	e31a      	b.n	80048b8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004282:	4b0e      	ldr	r3, [pc, #56]	@ (80042bc <HAL_RCC_OscConfig+0x268>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800428a:	2b00      	cmp	r3, #0
 800428c:	d1f0      	bne.n	8004270 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f003 0302 	and.w	r3, r3, #2
 8004296:	2b00      	cmp	r3, #0
 8004298:	f000 809a 	beq.w	80043d0 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800429c:	69fb      	ldr	r3, [r7, #28]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d005      	beq.n	80042ae <HAL_RCC_OscConfig+0x25a>
 80042a2:	69fb      	ldr	r3, [r7, #28]
 80042a4:	2b18      	cmp	r3, #24
 80042a6:	d149      	bne.n	800433c <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 80042a8:	69bb      	ldr	r3, [r7, #24]
 80042aa:	2b01      	cmp	r3, #1
 80042ac:	d146      	bne.n	800433c <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	68db      	ldr	r3, [r3, #12]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d104      	bne.n	80042c0 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	e2fe      	b.n	80048b8 <HAL_RCC_OscConfig+0x864>
 80042ba:	bf00      	nop
 80042bc:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80042c0:	69fb      	ldr	r3, [r7, #28]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d11c      	bne.n	8004300 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 80042c6:	4b9a      	ldr	r3, [pc, #616]	@ (8004530 <HAL_RCC_OscConfig+0x4dc>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f003 0218 	and.w	r2, r3, #24
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	691b      	ldr	r3, [r3, #16]
 80042d2:	429a      	cmp	r2, r3
 80042d4:	d014      	beq.n	8004300 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 80042d6:	4b96      	ldr	r3, [pc, #600]	@ (8004530 <HAL_RCC_OscConfig+0x4dc>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f023 0218 	bic.w	r2, r3, #24
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	691b      	ldr	r3, [r3, #16]
 80042e2:	4993      	ldr	r1, [pc, #588]	@ (8004530 <HAL_RCC_OscConfig+0x4dc>)
 80042e4:	4313      	orrs	r3, r2
 80042e6:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 80042e8:	f000 fdd0 	bl	8004e8c <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80042ec:	4b91      	ldr	r3, [pc, #580]	@ (8004534 <HAL_RCC_OscConfig+0x4e0>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4618      	mov	r0, r3
 80042f2:	f7fe f995 	bl	8002620 <HAL_InitTick>
 80042f6:	4603      	mov	r3, r0
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d001      	beq.n	8004300 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 80042fc:	2301      	movs	r3, #1
 80042fe:	e2db      	b.n	80048b8 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004300:	f7fe fa18 	bl	8002734 <HAL_GetTick>
 8004304:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004306:	e008      	b.n	800431a <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8004308:	f7fe fa14 	bl	8002734 <HAL_GetTick>
 800430c:	4602      	mov	r2, r0
 800430e:	697b      	ldr	r3, [r7, #20]
 8004310:	1ad3      	subs	r3, r2, r3
 8004312:	2b02      	cmp	r3, #2
 8004314:	d901      	bls.n	800431a <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8004316:	2303      	movs	r3, #3
 8004318:	e2ce      	b.n	80048b8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800431a:	4b85      	ldr	r3, [pc, #532]	@ (8004530 <HAL_RCC_OscConfig+0x4dc>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f003 0302 	and.w	r3, r3, #2
 8004322:	2b00      	cmp	r3, #0
 8004324:	d0f0      	beq.n	8004308 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8004326:	4b82      	ldr	r3, [pc, #520]	@ (8004530 <HAL_RCC_OscConfig+0x4dc>)
 8004328:	691b      	ldr	r3, [r3, #16]
 800432a:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	695b      	ldr	r3, [r3, #20]
 8004332:	041b      	lsls	r3, r3, #16
 8004334:	497e      	ldr	r1, [pc, #504]	@ (8004530 <HAL_RCC_OscConfig+0x4dc>)
 8004336:	4313      	orrs	r3, r2
 8004338:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 800433a:	e049      	b.n	80043d0 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	68db      	ldr	r3, [r3, #12]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d02c      	beq.n	800439e <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8004344:	4b7a      	ldr	r3, [pc, #488]	@ (8004530 <HAL_RCC_OscConfig+0x4dc>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f023 0218 	bic.w	r2, r3, #24
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	691b      	ldr	r3, [r3, #16]
 8004350:	4977      	ldr	r1, [pc, #476]	@ (8004530 <HAL_RCC_OscConfig+0x4dc>)
 8004352:	4313      	orrs	r3, r2
 8004354:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8004356:	4b76      	ldr	r3, [pc, #472]	@ (8004530 <HAL_RCC_OscConfig+0x4dc>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4a75      	ldr	r2, [pc, #468]	@ (8004530 <HAL_RCC_OscConfig+0x4dc>)
 800435c:	f043 0301 	orr.w	r3, r3, #1
 8004360:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004362:	f7fe f9e7 	bl	8002734 <HAL_GetTick>
 8004366:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004368:	e008      	b.n	800437c <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800436a:	f7fe f9e3 	bl	8002734 <HAL_GetTick>
 800436e:	4602      	mov	r2, r0
 8004370:	697b      	ldr	r3, [r7, #20]
 8004372:	1ad3      	subs	r3, r2, r3
 8004374:	2b02      	cmp	r3, #2
 8004376:	d901      	bls.n	800437c <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8004378:	2303      	movs	r3, #3
 800437a:	e29d      	b.n	80048b8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800437c:	4b6c      	ldr	r3, [pc, #432]	@ (8004530 <HAL_RCC_OscConfig+0x4dc>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f003 0302 	and.w	r3, r3, #2
 8004384:	2b00      	cmp	r3, #0
 8004386:	d0f0      	beq.n	800436a <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8004388:	4b69      	ldr	r3, [pc, #420]	@ (8004530 <HAL_RCC_OscConfig+0x4dc>)
 800438a:	691b      	ldr	r3, [r3, #16]
 800438c:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	695b      	ldr	r3, [r3, #20]
 8004394:	041b      	lsls	r3, r3, #16
 8004396:	4966      	ldr	r1, [pc, #408]	@ (8004530 <HAL_RCC_OscConfig+0x4dc>)
 8004398:	4313      	orrs	r3, r2
 800439a:	610b      	str	r3, [r1, #16]
 800439c:	e018      	b.n	80043d0 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800439e:	4b64      	ldr	r3, [pc, #400]	@ (8004530 <HAL_RCC_OscConfig+0x4dc>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4a63      	ldr	r2, [pc, #396]	@ (8004530 <HAL_RCC_OscConfig+0x4dc>)
 80043a4:	f023 0301 	bic.w	r3, r3, #1
 80043a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043aa:	f7fe f9c3 	bl	8002734 <HAL_GetTick>
 80043ae:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80043b0:	e008      	b.n	80043c4 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80043b2:	f7fe f9bf 	bl	8002734 <HAL_GetTick>
 80043b6:	4602      	mov	r2, r0
 80043b8:	697b      	ldr	r3, [r7, #20]
 80043ba:	1ad3      	subs	r3, r2, r3
 80043bc:	2b02      	cmp	r3, #2
 80043be:	d901      	bls.n	80043c4 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 80043c0:	2303      	movs	r3, #3
 80043c2:	e279      	b.n	80048b8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80043c4:	4b5a      	ldr	r3, [pc, #360]	@ (8004530 <HAL_RCC_OscConfig+0x4dc>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f003 0302 	and.w	r3, r3, #2
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d1f0      	bne.n	80043b2 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f003 0308 	and.w	r3, r3, #8
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d03c      	beq.n	8004456 <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	699b      	ldr	r3, [r3, #24]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d01c      	beq.n	800441e <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80043e4:	4b52      	ldr	r3, [pc, #328]	@ (8004530 <HAL_RCC_OscConfig+0x4dc>)
 80043e6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80043ea:	4a51      	ldr	r2, [pc, #324]	@ (8004530 <HAL_RCC_OscConfig+0x4dc>)
 80043ec:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80043f0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043f4:	f7fe f99e 	bl	8002734 <HAL_GetTick>
 80043f8:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80043fa:	e008      	b.n	800440e <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80043fc:	f7fe f99a 	bl	8002734 <HAL_GetTick>
 8004400:	4602      	mov	r2, r0
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	1ad3      	subs	r3, r2, r3
 8004406:	2b02      	cmp	r3, #2
 8004408:	d901      	bls.n	800440e <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 800440a:	2303      	movs	r3, #3
 800440c:	e254      	b.n	80048b8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800440e:	4b48      	ldr	r3, [pc, #288]	@ (8004530 <HAL_RCC_OscConfig+0x4dc>)
 8004410:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004414:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004418:	2b00      	cmp	r3, #0
 800441a:	d0ef      	beq.n	80043fc <HAL_RCC_OscConfig+0x3a8>
 800441c:	e01b      	b.n	8004456 <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800441e:	4b44      	ldr	r3, [pc, #272]	@ (8004530 <HAL_RCC_OscConfig+0x4dc>)
 8004420:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004424:	4a42      	ldr	r2, [pc, #264]	@ (8004530 <HAL_RCC_OscConfig+0x4dc>)
 8004426:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800442a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800442e:	f7fe f981 	bl	8002734 <HAL_GetTick>
 8004432:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004434:	e008      	b.n	8004448 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8004436:	f7fe f97d 	bl	8002734 <HAL_GetTick>
 800443a:	4602      	mov	r2, r0
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	1ad3      	subs	r3, r2, r3
 8004440:	2b02      	cmp	r3, #2
 8004442:	d901      	bls.n	8004448 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8004444:	2303      	movs	r3, #3
 8004446:	e237      	b.n	80048b8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004448:	4b39      	ldr	r3, [pc, #228]	@ (8004530 <HAL_RCC_OscConfig+0x4dc>)
 800444a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800444e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004452:	2b00      	cmp	r3, #0
 8004454:	d1ef      	bne.n	8004436 <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f003 0304 	and.w	r3, r3, #4
 800445e:	2b00      	cmp	r3, #0
 8004460:	f000 80d2 	beq.w	8004608 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8004464:	4b34      	ldr	r3, [pc, #208]	@ (8004538 <HAL_RCC_OscConfig+0x4e4>)
 8004466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004468:	f003 0301 	and.w	r3, r3, #1
 800446c:	2b00      	cmp	r3, #0
 800446e:	d118      	bne.n	80044a2 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8004470:	4b31      	ldr	r3, [pc, #196]	@ (8004538 <HAL_RCC_OscConfig+0x4e4>)
 8004472:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004474:	4a30      	ldr	r2, [pc, #192]	@ (8004538 <HAL_RCC_OscConfig+0x4e4>)
 8004476:	f043 0301 	orr.w	r3, r3, #1
 800447a:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800447c:	f7fe f95a 	bl	8002734 <HAL_GetTick>
 8004480:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8004482:	e008      	b.n	8004496 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004484:	f7fe f956 	bl	8002734 <HAL_GetTick>
 8004488:	4602      	mov	r2, r0
 800448a:	697b      	ldr	r3, [r7, #20]
 800448c:	1ad3      	subs	r3, r2, r3
 800448e:	2b02      	cmp	r3, #2
 8004490:	d901      	bls.n	8004496 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8004492:	2303      	movs	r3, #3
 8004494:	e210      	b.n	80048b8 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8004496:	4b28      	ldr	r3, [pc, #160]	@ (8004538 <HAL_RCC_OscConfig+0x4e4>)
 8004498:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800449a:	f003 0301 	and.w	r3, r3, #1
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d0f0      	beq.n	8004484 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	689b      	ldr	r3, [r3, #8]
 80044a6:	2b01      	cmp	r3, #1
 80044a8:	d108      	bne.n	80044bc <HAL_RCC_OscConfig+0x468>
 80044aa:	4b21      	ldr	r3, [pc, #132]	@ (8004530 <HAL_RCC_OscConfig+0x4dc>)
 80044ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80044b0:	4a1f      	ldr	r2, [pc, #124]	@ (8004530 <HAL_RCC_OscConfig+0x4dc>)
 80044b2:	f043 0301 	orr.w	r3, r3, #1
 80044b6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80044ba:	e074      	b.n	80045a6 <HAL_RCC_OscConfig+0x552>
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d118      	bne.n	80044f6 <HAL_RCC_OscConfig+0x4a2>
 80044c4:	4b1a      	ldr	r3, [pc, #104]	@ (8004530 <HAL_RCC_OscConfig+0x4dc>)
 80044c6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80044ca:	4a19      	ldr	r2, [pc, #100]	@ (8004530 <HAL_RCC_OscConfig+0x4dc>)
 80044cc:	f023 0301 	bic.w	r3, r3, #1
 80044d0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80044d4:	4b16      	ldr	r3, [pc, #88]	@ (8004530 <HAL_RCC_OscConfig+0x4dc>)
 80044d6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80044da:	4a15      	ldr	r2, [pc, #84]	@ (8004530 <HAL_RCC_OscConfig+0x4dc>)
 80044dc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80044e0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80044e4:	4b12      	ldr	r3, [pc, #72]	@ (8004530 <HAL_RCC_OscConfig+0x4dc>)
 80044e6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80044ea:	4a11      	ldr	r2, [pc, #68]	@ (8004530 <HAL_RCC_OscConfig+0x4dc>)
 80044ec:	f023 0304 	bic.w	r3, r3, #4
 80044f0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80044f4:	e057      	b.n	80045a6 <HAL_RCC_OscConfig+0x552>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	689b      	ldr	r3, [r3, #8]
 80044fa:	2b05      	cmp	r3, #5
 80044fc:	d11e      	bne.n	800453c <HAL_RCC_OscConfig+0x4e8>
 80044fe:	4b0c      	ldr	r3, [pc, #48]	@ (8004530 <HAL_RCC_OscConfig+0x4dc>)
 8004500:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004504:	4a0a      	ldr	r2, [pc, #40]	@ (8004530 <HAL_RCC_OscConfig+0x4dc>)
 8004506:	f043 0304 	orr.w	r3, r3, #4
 800450a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800450e:	4b08      	ldr	r3, [pc, #32]	@ (8004530 <HAL_RCC_OscConfig+0x4dc>)
 8004510:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004514:	4a06      	ldr	r2, [pc, #24]	@ (8004530 <HAL_RCC_OscConfig+0x4dc>)
 8004516:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800451a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800451e:	4b04      	ldr	r3, [pc, #16]	@ (8004530 <HAL_RCC_OscConfig+0x4dc>)
 8004520:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004524:	4a02      	ldr	r2, [pc, #8]	@ (8004530 <HAL_RCC_OscConfig+0x4dc>)
 8004526:	f043 0301 	orr.w	r3, r3, #1
 800452a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800452e:	e03a      	b.n	80045a6 <HAL_RCC_OscConfig+0x552>
 8004530:	44020c00 	.word	0x44020c00
 8004534:	20000004 	.word	0x20000004
 8004538:	44020800 	.word	0x44020800
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	689b      	ldr	r3, [r3, #8]
 8004540:	2b85      	cmp	r3, #133	@ 0x85
 8004542:	d118      	bne.n	8004576 <HAL_RCC_OscConfig+0x522>
 8004544:	4ba2      	ldr	r3, [pc, #648]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 8004546:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800454a:	4aa1      	ldr	r2, [pc, #644]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 800454c:	f043 0304 	orr.w	r3, r3, #4
 8004550:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004554:	4b9e      	ldr	r3, [pc, #632]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 8004556:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800455a:	4a9d      	ldr	r2, [pc, #628]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 800455c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004560:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004564:	4b9a      	ldr	r3, [pc, #616]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 8004566:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800456a:	4a99      	ldr	r2, [pc, #612]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 800456c:	f043 0301 	orr.w	r3, r3, #1
 8004570:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004574:	e017      	b.n	80045a6 <HAL_RCC_OscConfig+0x552>
 8004576:	4b96      	ldr	r3, [pc, #600]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 8004578:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800457c:	4a94      	ldr	r2, [pc, #592]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 800457e:	f023 0301 	bic.w	r3, r3, #1
 8004582:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004586:	4b92      	ldr	r3, [pc, #584]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 8004588:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800458c:	4a90      	ldr	r2, [pc, #576]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 800458e:	f023 0304 	bic.w	r3, r3, #4
 8004592:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004596:	4b8e      	ldr	r3, [pc, #568]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 8004598:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800459c:	4a8c      	ldr	r2, [pc, #560]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 800459e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80045a2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	689b      	ldr	r3, [r3, #8]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d016      	beq.n	80045dc <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045ae:	f7fe f8c1 	bl	8002734 <HAL_GetTick>
 80045b2:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045b4:	e00a      	b.n	80045cc <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045b6:	f7fe f8bd 	bl	8002734 <HAL_GetTick>
 80045ba:	4602      	mov	r2, r0
 80045bc:	697b      	ldr	r3, [r7, #20]
 80045be:	1ad3      	subs	r3, r2, r3
 80045c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d901      	bls.n	80045cc <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 80045c8:	2303      	movs	r3, #3
 80045ca:	e175      	b.n	80048b8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045cc:	4b80      	ldr	r3, [pc, #512]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 80045ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80045d2:	f003 0302 	and.w	r3, r3, #2
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d0ed      	beq.n	80045b6 <HAL_RCC_OscConfig+0x562>
 80045da:	e015      	b.n	8004608 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045dc:	f7fe f8aa 	bl	8002734 <HAL_GetTick>
 80045e0:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80045e2:	e00a      	b.n	80045fa <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045e4:	f7fe f8a6 	bl	8002734 <HAL_GetTick>
 80045e8:	4602      	mov	r2, r0
 80045ea:	697b      	ldr	r3, [r7, #20]
 80045ec:	1ad3      	subs	r3, r2, r3
 80045ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d901      	bls.n	80045fa <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 80045f6:	2303      	movs	r3, #3
 80045f8:	e15e      	b.n	80048b8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80045fa:	4b75      	ldr	r3, [pc, #468]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 80045fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004600:	f003 0302 	and.w	r3, r3, #2
 8004604:	2b00      	cmp	r3, #0
 8004606:	d1ed      	bne.n	80045e4 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f003 0320 	and.w	r3, r3, #32
 8004610:	2b00      	cmp	r3, #0
 8004612:	d036      	beq.n	8004682 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004618:	2b00      	cmp	r3, #0
 800461a:	d019      	beq.n	8004650 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800461c:	4b6c      	ldr	r3, [pc, #432]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4a6b      	ldr	r2, [pc, #428]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 8004622:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004626:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004628:	f7fe f884 	bl	8002734 <HAL_GetTick>
 800462c:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800462e:	e008      	b.n	8004642 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8004630:	f7fe f880 	bl	8002734 <HAL_GetTick>
 8004634:	4602      	mov	r2, r0
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	1ad3      	subs	r3, r2, r3
 800463a:	2b02      	cmp	r3, #2
 800463c:	d901      	bls.n	8004642 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 800463e:	2303      	movs	r3, #3
 8004640:	e13a      	b.n	80048b8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004642:	4b63      	ldr	r3, [pc, #396]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800464a:	2b00      	cmp	r3, #0
 800464c:	d0f0      	beq.n	8004630 <HAL_RCC_OscConfig+0x5dc>
 800464e:	e018      	b.n	8004682 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004650:	4b5f      	ldr	r3, [pc, #380]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a5e      	ldr	r2, [pc, #376]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 8004656:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800465a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800465c:	f7fe f86a 	bl	8002734 <HAL_GetTick>
 8004660:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004662:	e008      	b.n	8004676 <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8004664:	f7fe f866 	bl	8002734 <HAL_GetTick>
 8004668:	4602      	mov	r2, r0
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	1ad3      	subs	r3, r2, r3
 800466e:	2b02      	cmp	r3, #2
 8004670:	d901      	bls.n	8004676 <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8004672:	2303      	movs	r3, #3
 8004674:	e120      	b.n	80048b8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004676:	4b56      	ldr	r3, [pc, #344]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800467e:	2b00      	cmp	r3, #0
 8004680:	d1f0      	bne.n	8004664 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004686:	2b00      	cmp	r3, #0
 8004688:	f000 8115 	beq.w	80048b6 <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800468c:	69fb      	ldr	r3, [r7, #28]
 800468e:	2b18      	cmp	r3, #24
 8004690:	f000 80af 	beq.w	80047f2 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004698:	2b02      	cmp	r3, #2
 800469a:	f040 8086 	bne.w	80047aa <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 800469e:	4b4c      	ldr	r3, [pc, #304]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4a4b      	ldr	r2, [pc, #300]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 80046a4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80046a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046aa:	f7fe f843 	bl	8002734 <HAL_GetTick>
 80046ae:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80046b0:	e008      	b.n	80046c4 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80046b2:	f7fe f83f 	bl	8002734 <HAL_GetTick>
 80046b6:	4602      	mov	r2, r0
 80046b8:	697b      	ldr	r3, [r7, #20]
 80046ba:	1ad3      	subs	r3, r2, r3
 80046bc:	2b02      	cmp	r3, #2
 80046be:	d901      	bls.n	80046c4 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 80046c0:	2303      	movs	r3, #3
 80046c2:	e0f9      	b.n	80048b8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80046c4:	4b42      	ldr	r3, [pc, #264]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d1f0      	bne.n	80046b2 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 80046d0:	4b3f      	ldr	r3, [pc, #252]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 80046d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046d4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80046d8:	f023 0303 	bic.w	r3, r3, #3
 80046dc:	687a      	ldr	r2, [r7, #4]
 80046de:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80046e0:	687a      	ldr	r2, [r7, #4]
 80046e2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80046e4:	0212      	lsls	r2, r2, #8
 80046e6:	430a      	orrs	r2, r1
 80046e8:	4939      	ldr	r1, [pc, #228]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 80046ea:	4313      	orrs	r3, r2
 80046ec:	628b      	str	r3, [r1, #40]	@ 0x28
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046f2:	3b01      	subs	r3, #1
 80046f4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046fc:	3b01      	subs	r3, #1
 80046fe:	025b      	lsls	r3, r3, #9
 8004700:	b29b      	uxth	r3, r3
 8004702:	431a      	orrs	r2, r3
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004708:	3b01      	subs	r3, #1
 800470a:	041b      	lsls	r3, r3, #16
 800470c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004710:	431a      	orrs	r2, r3
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004716:	3b01      	subs	r3, #1
 8004718:	061b      	lsls	r3, r3, #24
 800471a:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800471e:	492c      	ldr	r1, [pc, #176]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 8004720:	4313      	orrs	r3, r2
 8004722:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8004724:	4b2a      	ldr	r3, [pc, #168]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 8004726:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004728:	4a29      	ldr	r2, [pc, #164]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 800472a:	f023 0310 	bic.w	r3, r3, #16
 800472e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004734:	4a26      	ldr	r2, [pc, #152]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 8004736:	00db      	lsls	r3, r3, #3
 8004738:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 800473a:	4b25      	ldr	r3, [pc, #148]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 800473c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800473e:	4a24      	ldr	r2, [pc, #144]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 8004740:	f043 0310 	orr.w	r3, r3, #16
 8004744:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8004746:	4b22      	ldr	r3, [pc, #136]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 8004748:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800474a:	f023 020c 	bic.w	r2, r3, #12
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004752:	491f      	ldr	r1, [pc, #124]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 8004754:	4313      	orrs	r3, r2
 8004756:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8004758:	4b1d      	ldr	r3, [pc, #116]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 800475a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800475c:	f023 0220 	bic.w	r2, r3, #32
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004764:	491a      	ldr	r1, [pc, #104]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 8004766:	4313      	orrs	r3, r2
 8004768:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 800476a:	4b19      	ldr	r3, [pc, #100]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 800476c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800476e:	4a18      	ldr	r2, [pc, #96]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 8004770:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004774:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8004776:	4b16      	ldr	r3, [pc, #88]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a15      	ldr	r2, [pc, #84]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 800477c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004780:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004782:	f7fd ffd7 	bl	8002734 <HAL_GetTick>
 8004786:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8004788:	e008      	b.n	800479c <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 800478a:	f7fd ffd3 	bl	8002734 <HAL_GetTick>
 800478e:	4602      	mov	r2, r0
 8004790:	697b      	ldr	r3, [r7, #20]
 8004792:	1ad3      	subs	r3, r2, r3
 8004794:	2b02      	cmp	r3, #2
 8004796:	d901      	bls.n	800479c <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8004798:	2303      	movs	r3, #3
 800479a:	e08d      	b.n	80048b8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800479c:	4b0c      	ldr	r3, [pc, #48]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d0f0      	beq.n	800478a <HAL_RCC_OscConfig+0x736>
 80047a8:	e085      	b.n	80048b6 <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 80047aa:	4b09      	ldr	r3, [pc, #36]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4a08      	ldr	r2, [pc, #32]	@ (80047d0 <HAL_RCC_OscConfig+0x77c>)
 80047b0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80047b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047b6:	f7fd ffbd 	bl	8002734 <HAL_GetTick>
 80047ba:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80047bc:	e00a      	b.n	80047d4 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80047be:	f7fd ffb9 	bl	8002734 <HAL_GetTick>
 80047c2:	4602      	mov	r2, r0
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	1ad3      	subs	r3, r2, r3
 80047c8:	2b02      	cmp	r3, #2
 80047ca:	d903      	bls.n	80047d4 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 80047cc:	2303      	movs	r3, #3
 80047ce:	e073      	b.n	80048b8 <HAL_RCC_OscConfig+0x864>
 80047d0:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80047d4:	4b3a      	ldr	r3, [pc, #232]	@ (80048c0 <HAL_RCC_OscConfig+0x86c>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d1ee      	bne.n	80047be <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 80047e0:	4b37      	ldr	r3, [pc, #220]	@ (80048c0 <HAL_RCC_OscConfig+0x86c>)
 80047e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047e4:	4a36      	ldr	r2, [pc, #216]	@ (80048c0 <HAL_RCC_OscConfig+0x86c>)
 80047e6:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 80047ea:	f023 0303 	bic.w	r3, r3, #3
 80047ee:	6293      	str	r3, [r2, #40]	@ 0x28
 80047f0:	e061      	b.n	80048b6 <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 80047f2:	4b33      	ldr	r3, [pc, #204]	@ (80048c0 <HAL_RCC_OscConfig+0x86c>)
 80047f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047f6:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80047f8:	4b31      	ldr	r3, [pc, #196]	@ (80048c0 <HAL_RCC_OscConfig+0x86c>)
 80047fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047fc:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004802:	2b01      	cmp	r3, #1
 8004804:	d031      	beq.n	800486a <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8004806:	693b      	ldr	r3, [r7, #16]
 8004808:	f003 0203 	and.w	r2, r3, #3
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004810:	429a      	cmp	r2, r3
 8004812:	d12a      	bne.n	800486a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8004814:	693b      	ldr	r3, [r7, #16]
 8004816:	0a1b      	lsrs	r3, r3, #8
 8004818:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8004820:	429a      	cmp	r2, r3
 8004822:	d122      	bne.n	800486a <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800482e:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8004830:	429a      	cmp	r2, r3
 8004832:	d11a      	bne.n	800486a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	0a5b      	lsrs	r3, r3, #9
 8004838:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004840:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8004842:	429a      	cmp	r2, r3
 8004844:	d111      	bne.n	800486a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	0c1b      	lsrs	r3, r3, #16
 800484a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004852:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8004854:	429a      	cmp	r2, r3
 8004856:	d108      	bne.n	800486a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	0e1b      	lsrs	r3, r3, #24
 800485c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004864:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8004866:	429a      	cmp	r2, r3
 8004868:	d001      	beq.n	800486e <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 800486a:	2301      	movs	r3, #1
 800486c:	e024      	b.n	80048b8 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 800486e:	4b14      	ldr	r3, [pc, #80]	@ (80048c0 <HAL_RCC_OscConfig+0x86c>)
 8004870:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004872:	08db      	lsrs	r3, r3, #3
 8004874:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 800487c:	429a      	cmp	r2, r3
 800487e:	d01a      	beq.n	80048b6 <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8004880:	4b0f      	ldr	r3, [pc, #60]	@ (80048c0 <HAL_RCC_OscConfig+0x86c>)
 8004882:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004884:	4a0e      	ldr	r2, [pc, #56]	@ (80048c0 <HAL_RCC_OscConfig+0x86c>)
 8004886:	f023 0310 	bic.w	r3, r3, #16
 800488a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800488c:	f7fd ff52 	bl	8002734 <HAL_GetTick>
 8004890:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8004892:	bf00      	nop
 8004894:	f7fd ff4e 	bl	8002734 <HAL_GetTick>
 8004898:	4602      	mov	r2, r0
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	4293      	cmp	r3, r2
 800489e:	d0f9      	beq.n	8004894 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048a4:	4a06      	ldr	r2, [pc, #24]	@ (80048c0 <HAL_RCC_OscConfig+0x86c>)
 80048a6:	00db      	lsls	r3, r3, #3
 80048a8:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 80048aa:	4b05      	ldr	r3, [pc, #20]	@ (80048c0 <HAL_RCC_OscConfig+0x86c>)
 80048ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048ae:	4a04      	ldr	r2, [pc, #16]	@ (80048c0 <HAL_RCC_OscConfig+0x86c>)
 80048b0:	f043 0310 	orr.w	r3, r3, #16
 80048b4:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 80048b6:	2300      	movs	r3, #0
}
 80048b8:	4618      	mov	r0, r3
 80048ba:	3720      	adds	r7, #32
 80048bc:	46bd      	mov	sp, r7
 80048be:	bd80      	pop	{r7, pc}
 80048c0:	44020c00 	.word	0x44020c00

080048c4 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b084      	sub	sp, #16
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
 80048cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d101      	bne.n	80048d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80048d4:	2301      	movs	r3, #1
 80048d6:	e19e      	b.n	8004c16 <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80048d8:	4b83      	ldr	r3, [pc, #524]	@ (8004ae8 <HAL_RCC_ClockConfig+0x224>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f003 030f 	and.w	r3, r3, #15
 80048e0:	683a      	ldr	r2, [r7, #0]
 80048e2:	429a      	cmp	r2, r3
 80048e4:	d910      	bls.n	8004908 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048e6:	4b80      	ldr	r3, [pc, #512]	@ (8004ae8 <HAL_RCC_ClockConfig+0x224>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f023 020f 	bic.w	r2, r3, #15
 80048ee:	497e      	ldr	r1, [pc, #504]	@ (8004ae8 <HAL_RCC_ClockConfig+0x224>)
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	4313      	orrs	r3, r2
 80048f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048f6:	4b7c      	ldr	r3, [pc, #496]	@ (8004ae8 <HAL_RCC_ClockConfig+0x224>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f003 030f 	and.w	r3, r3, #15
 80048fe:	683a      	ldr	r2, [r7, #0]
 8004900:	429a      	cmp	r2, r3
 8004902:	d001      	beq.n	8004908 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004904:	2301      	movs	r3, #1
 8004906:	e186      	b.n	8004c16 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f003 0310 	and.w	r3, r3, #16
 8004910:	2b00      	cmp	r3, #0
 8004912:	d012      	beq.n	800493a <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	695a      	ldr	r2, [r3, #20]
 8004918:	4b74      	ldr	r3, [pc, #464]	@ (8004aec <HAL_RCC_ClockConfig+0x228>)
 800491a:	6a1b      	ldr	r3, [r3, #32]
 800491c:	0a1b      	lsrs	r3, r3, #8
 800491e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004922:	429a      	cmp	r2, r3
 8004924:	d909      	bls.n	800493a <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8004926:	4b71      	ldr	r3, [pc, #452]	@ (8004aec <HAL_RCC_ClockConfig+0x228>)
 8004928:	6a1b      	ldr	r3, [r3, #32]
 800492a:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	695b      	ldr	r3, [r3, #20]
 8004932:	021b      	lsls	r3, r3, #8
 8004934:	496d      	ldr	r1, [pc, #436]	@ (8004aec <HAL_RCC_ClockConfig+0x228>)
 8004936:	4313      	orrs	r3, r2
 8004938:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f003 0308 	and.w	r3, r3, #8
 8004942:	2b00      	cmp	r3, #0
 8004944:	d012      	beq.n	800496c <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	691a      	ldr	r2, [r3, #16]
 800494a:	4b68      	ldr	r3, [pc, #416]	@ (8004aec <HAL_RCC_ClockConfig+0x228>)
 800494c:	6a1b      	ldr	r3, [r3, #32]
 800494e:	091b      	lsrs	r3, r3, #4
 8004950:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004954:	429a      	cmp	r2, r3
 8004956:	d909      	bls.n	800496c <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8004958:	4b64      	ldr	r3, [pc, #400]	@ (8004aec <HAL_RCC_ClockConfig+0x228>)
 800495a:	6a1b      	ldr	r3, [r3, #32]
 800495c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	691b      	ldr	r3, [r3, #16]
 8004964:	011b      	lsls	r3, r3, #4
 8004966:	4961      	ldr	r1, [pc, #388]	@ (8004aec <HAL_RCC_ClockConfig+0x228>)
 8004968:	4313      	orrs	r3, r2
 800496a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f003 0304 	and.w	r3, r3, #4
 8004974:	2b00      	cmp	r3, #0
 8004976:	d010      	beq.n	800499a <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	68da      	ldr	r2, [r3, #12]
 800497c:	4b5b      	ldr	r3, [pc, #364]	@ (8004aec <HAL_RCC_ClockConfig+0x228>)
 800497e:	6a1b      	ldr	r3, [r3, #32]
 8004980:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004984:	429a      	cmp	r2, r3
 8004986:	d908      	bls.n	800499a <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8004988:	4b58      	ldr	r3, [pc, #352]	@ (8004aec <HAL_RCC_ClockConfig+0x228>)
 800498a:	6a1b      	ldr	r3, [r3, #32]
 800498c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	68db      	ldr	r3, [r3, #12]
 8004994:	4955      	ldr	r1, [pc, #340]	@ (8004aec <HAL_RCC_ClockConfig+0x228>)
 8004996:	4313      	orrs	r3, r2
 8004998:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f003 0302 	and.w	r3, r3, #2
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d010      	beq.n	80049c8 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	689a      	ldr	r2, [r3, #8]
 80049aa:	4b50      	ldr	r3, [pc, #320]	@ (8004aec <HAL_RCC_ClockConfig+0x228>)
 80049ac:	6a1b      	ldr	r3, [r3, #32]
 80049ae:	f003 030f 	and.w	r3, r3, #15
 80049b2:	429a      	cmp	r2, r3
 80049b4:	d908      	bls.n	80049c8 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80049b6:	4b4d      	ldr	r3, [pc, #308]	@ (8004aec <HAL_RCC_ClockConfig+0x228>)
 80049b8:	6a1b      	ldr	r3, [r3, #32]
 80049ba:	f023 020f 	bic.w	r2, r3, #15
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	689b      	ldr	r3, [r3, #8]
 80049c2:	494a      	ldr	r1, [pc, #296]	@ (8004aec <HAL_RCC_ClockConfig+0x228>)
 80049c4:	4313      	orrs	r3, r2
 80049c6:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f003 0301 	and.w	r3, r3, #1
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	f000 8093 	beq.w	8004afc <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	685b      	ldr	r3, [r3, #4]
 80049da:	2b03      	cmp	r3, #3
 80049dc:	d107      	bne.n	80049ee <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80049de:	4b43      	ldr	r3, [pc, #268]	@ (8004aec <HAL_RCC_ClockConfig+0x228>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d121      	bne.n	8004a2e <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	e113      	b.n	8004c16 <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	2b02      	cmp	r3, #2
 80049f4:	d107      	bne.n	8004a06 <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80049f6:	4b3d      	ldr	r3, [pc, #244]	@ (8004aec <HAL_RCC_ClockConfig+0x228>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d115      	bne.n	8004a2e <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8004a02:	2301      	movs	r3, #1
 8004a04:	e107      	b.n	8004c16 <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	685b      	ldr	r3, [r3, #4]
 8004a0a:	2b01      	cmp	r3, #1
 8004a0c:	d107      	bne.n	8004a1e <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8004a0e:	4b37      	ldr	r3, [pc, #220]	@ (8004aec <HAL_RCC_ClockConfig+0x228>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d109      	bne.n	8004a2e <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	e0fb      	b.n	8004c16 <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a1e:	4b33      	ldr	r3, [pc, #204]	@ (8004aec <HAL_RCC_ClockConfig+0x228>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f003 0302 	and.w	r3, r3, #2
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d101      	bne.n	8004a2e <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	e0f3      	b.n	8004c16 <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8004a2e:	4b2f      	ldr	r3, [pc, #188]	@ (8004aec <HAL_RCC_ClockConfig+0x228>)
 8004a30:	69db      	ldr	r3, [r3, #28]
 8004a32:	f023 0203 	bic.w	r2, r3, #3
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	685b      	ldr	r3, [r3, #4]
 8004a3a:	492c      	ldr	r1, [pc, #176]	@ (8004aec <HAL_RCC_ClockConfig+0x228>)
 8004a3c:	4313      	orrs	r3, r2
 8004a3e:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a40:	f7fd fe78 	bl	8002734 <HAL_GetTick>
 8004a44:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	685b      	ldr	r3, [r3, #4]
 8004a4a:	2b03      	cmp	r3, #3
 8004a4c:	d112      	bne.n	8004a74 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004a4e:	e00a      	b.n	8004a66 <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8004a50:	f7fd fe70 	bl	8002734 <HAL_GetTick>
 8004a54:	4602      	mov	r2, r0
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	1ad3      	subs	r3, r2, r3
 8004a5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d901      	bls.n	8004a66 <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8004a62:	2303      	movs	r3, #3
 8004a64:	e0d7      	b.n	8004c16 <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004a66:	4b21      	ldr	r3, [pc, #132]	@ (8004aec <HAL_RCC_ClockConfig+0x228>)
 8004a68:	69db      	ldr	r3, [r3, #28]
 8004a6a:	f003 0318 	and.w	r3, r3, #24
 8004a6e:	2b18      	cmp	r3, #24
 8004a70:	d1ee      	bne.n	8004a50 <HAL_RCC_ClockConfig+0x18c>
 8004a72:	e043      	b.n	8004afc <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	2b02      	cmp	r3, #2
 8004a7a:	d112      	bne.n	8004aa2 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004a7c:	e00a      	b.n	8004a94 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8004a7e:	f7fd fe59 	bl	8002734 <HAL_GetTick>
 8004a82:	4602      	mov	r2, r0
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	1ad3      	subs	r3, r2, r3
 8004a88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d901      	bls.n	8004a94 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8004a90:	2303      	movs	r3, #3
 8004a92:	e0c0      	b.n	8004c16 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004a94:	4b15      	ldr	r3, [pc, #84]	@ (8004aec <HAL_RCC_ClockConfig+0x228>)
 8004a96:	69db      	ldr	r3, [r3, #28]
 8004a98:	f003 0318 	and.w	r3, r3, #24
 8004a9c:	2b10      	cmp	r3, #16
 8004a9e:	d1ee      	bne.n	8004a7e <HAL_RCC_ClockConfig+0x1ba>
 8004aa0:	e02c      	b.n	8004afc <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	2b01      	cmp	r3, #1
 8004aa8:	d122      	bne.n	8004af0 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8004aaa:	e00a      	b.n	8004ac2 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8004aac:	f7fd fe42 	bl	8002734 <HAL_GetTick>
 8004ab0:	4602      	mov	r2, r0
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	1ad3      	subs	r3, r2, r3
 8004ab6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d901      	bls.n	8004ac2 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8004abe:	2303      	movs	r3, #3
 8004ac0:	e0a9      	b.n	8004c16 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8004ac2:	4b0a      	ldr	r3, [pc, #40]	@ (8004aec <HAL_RCC_ClockConfig+0x228>)
 8004ac4:	69db      	ldr	r3, [r3, #28]
 8004ac6:	f003 0318 	and.w	r3, r3, #24
 8004aca:	2b08      	cmp	r3, #8
 8004acc:	d1ee      	bne.n	8004aac <HAL_RCC_ClockConfig+0x1e8>
 8004ace:	e015      	b.n	8004afc <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8004ad0:	f7fd fe30 	bl	8002734 <HAL_GetTick>
 8004ad4:	4602      	mov	r2, r0
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	1ad3      	subs	r3, r2, r3
 8004ada:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d906      	bls.n	8004af0 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8004ae2:	2303      	movs	r3, #3
 8004ae4:	e097      	b.n	8004c16 <HAL_RCC_ClockConfig+0x352>
 8004ae6:	bf00      	nop
 8004ae8:	40022000 	.word	0x40022000
 8004aec:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004af0:	4b4b      	ldr	r3, [pc, #300]	@ (8004c20 <HAL_RCC_ClockConfig+0x35c>)
 8004af2:	69db      	ldr	r3, [r3, #28]
 8004af4:	f003 0318 	and.w	r3, r3, #24
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d1e9      	bne.n	8004ad0 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f003 0302 	and.w	r3, r3, #2
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d010      	beq.n	8004b2a <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	689a      	ldr	r2, [r3, #8]
 8004b0c:	4b44      	ldr	r3, [pc, #272]	@ (8004c20 <HAL_RCC_ClockConfig+0x35c>)
 8004b0e:	6a1b      	ldr	r3, [r3, #32]
 8004b10:	f003 030f 	and.w	r3, r3, #15
 8004b14:	429a      	cmp	r2, r3
 8004b16:	d208      	bcs.n	8004b2a <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8004b18:	4b41      	ldr	r3, [pc, #260]	@ (8004c20 <HAL_RCC_ClockConfig+0x35c>)
 8004b1a:	6a1b      	ldr	r3, [r3, #32]
 8004b1c:	f023 020f 	bic.w	r2, r3, #15
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	493e      	ldr	r1, [pc, #248]	@ (8004c20 <HAL_RCC_ClockConfig+0x35c>)
 8004b26:	4313      	orrs	r3, r2
 8004b28:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004b2a:	4b3e      	ldr	r3, [pc, #248]	@ (8004c24 <HAL_RCC_ClockConfig+0x360>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f003 030f 	and.w	r3, r3, #15
 8004b32:	683a      	ldr	r2, [r7, #0]
 8004b34:	429a      	cmp	r2, r3
 8004b36:	d210      	bcs.n	8004b5a <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b38:	4b3a      	ldr	r3, [pc, #232]	@ (8004c24 <HAL_RCC_ClockConfig+0x360>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f023 020f 	bic.w	r2, r3, #15
 8004b40:	4938      	ldr	r1, [pc, #224]	@ (8004c24 <HAL_RCC_ClockConfig+0x360>)
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	4313      	orrs	r3, r2
 8004b46:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b48:	4b36      	ldr	r3, [pc, #216]	@ (8004c24 <HAL_RCC_ClockConfig+0x360>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f003 030f 	and.w	r3, r3, #15
 8004b50:	683a      	ldr	r2, [r7, #0]
 8004b52:	429a      	cmp	r2, r3
 8004b54:	d001      	beq.n	8004b5a <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 8004b56:	2301      	movs	r3, #1
 8004b58:	e05d      	b.n	8004c16 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f003 0304 	and.w	r3, r3, #4
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d010      	beq.n	8004b88 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	68da      	ldr	r2, [r3, #12]
 8004b6a:	4b2d      	ldr	r3, [pc, #180]	@ (8004c20 <HAL_RCC_ClockConfig+0x35c>)
 8004b6c:	6a1b      	ldr	r3, [r3, #32]
 8004b6e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004b72:	429a      	cmp	r2, r3
 8004b74:	d208      	bcs.n	8004b88 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8004b76:	4b2a      	ldr	r3, [pc, #168]	@ (8004c20 <HAL_RCC_ClockConfig+0x35c>)
 8004b78:	6a1b      	ldr	r3, [r3, #32]
 8004b7a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	68db      	ldr	r3, [r3, #12]
 8004b82:	4927      	ldr	r1, [pc, #156]	@ (8004c20 <HAL_RCC_ClockConfig+0x35c>)
 8004b84:	4313      	orrs	r3, r2
 8004b86:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f003 0308 	and.w	r3, r3, #8
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d012      	beq.n	8004bba <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	691a      	ldr	r2, [r3, #16]
 8004b98:	4b21      	ldr	r3, [pc, #132]	@ (8004c20 <HAL_RCC_ClockConfig+0x35c>)
 8004b9a:	6a1b      	ldr	r3, [r3, #32]
 8004b9c:	091b      	lsrs	r3, r3, #4
 8004b9e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004ba2:	429a      	cmp	r2, r3
 8004ba4:	d209      	bcs.n	8004bba <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8004ba6:	4b1e      	ldr	r3, [pc, #120]	@ (8004c20 <HAL_RCC_ClockConfig+0x35c>)
 8004ba8:	6a1b      	ldr	r3, [r3, #32]
 8004baa:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	691b      	ldr	r3, [r3, #16]
 8004bb2:	011b      	lsls	r3, r3, #4
 8004bb4:	491a      	ldr	r1, [pc, #104]	@ (8004c20 <HAL_RCC_ClockConfig+0x35c>)
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f003 0310 	and.w	r3, r3, #16
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d012      	beq.n	8004bec <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	695a      	ldr	r2, [r3, #20]
 8004bca:	4b15      	ldr	r3, [pc, #84]	@ (8004c20 <HAL_RCC_ClockConfig+0x35c>)
 8004bcc:	6a1b      	ldr	r3, [r3, #32]
 8004bce:	0a1b      	lsrs	r3, r3, #8
 8004bd0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	d209      	bcs.n	8004bec <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8004bd8:	4b11      	ldr	r3, [pc, #68]	@ (8004c20 <HAL_RCC_ClockConfig+0x35c>)
 8004bda:	6a1b      	ldr	r3, [r3, #32]
 8004bdc:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	695b      	ldr	r3, [r3, #20]
 8004be4:	021b      	lsls	r3, r3, #8
 8004be6:	490e      	ldr	r1, [pc, #56]	@ (8004c20 <HAL_RCC_ClockConfig+0x35c>)
 8004be8:	4313      	orrs	r3, r2
 8004bea:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8004bec:	f000 f822 	bl	8004c34 <HAL_RCC_GetSysClockFreq>
 8004bf0:	4602      	mov	r2, r0
 8004bf2:	4b0b      	ldr	r3, [pc, #44]	@ (8004c20 <HAL_RCC_ClockConfig+0x35c>)
 8004bf4:	6a1b      	ldr	r3, [r3, #32]
 8004bf6:	f003 030f 	and.w	r3, r3, #15
 8004bfa:	490b      	ldr	r1, [pc, #44]	@ (8004c28 <HAL_RCC_ClockConfig+0x364>)
 8004bfc:	5ccb      	ldrb	r3, [r1, r3]
 8004bfe:	fa22 f303 	lsr.w	r3, r2, r3
 8004c02:	4a0a      	ldr	r2, [pc, #40]	@ (8004c2c <HAL_RCC_ClockConfig+0x368>)
 8004c04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004c06:	4b0a      	ldr	r3, [pc, #40]	@ (8004c30 <HAL_RCC_ClockConfig+0x36c>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	f7fd fd08 	bl	8002620 <HAL_InitTick>
 8004c10:	4603      	mov	r3, r0
 8004c12:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8004c14:	7afb      	ldrb	r3, [r7, #11]
}
 8004c16:	4618      	mov	r0, r3
 8004c18:	3710      	adds	r7, #16
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}
 8004c1e:	bf00      	nop
 8004c20:	44020c00 	.word	0x44020c00
 8004c24:	40022000 	.word	0x40022000
 8004c28:	0800b348 	.word	0x0800b348
 8004c2c:	20000000 	.word	0x20000000
 8004c30:	20000004 	.word	0x20000004

08004c34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c34:	b480      	push	{r7}
 8004c36:	b089      	sub	sp, #36	@ 0x24
 8004c38:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8004c3a:	4b8c      	ldr	r3, [pc, #560]	@ (8004e6c <HAL_RCC_GetSysClockFreq+0x238>)
 8004c3c:	69db      	ldr	r3, [r3, #28]
 8004c3e:	f003 0318 	and.w	r3, r3, #24
 8004c42:	2b08      	cmp	r3, #8
 8004c44:	d102      	bne.n	8004c4c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8004c46:	4b8a      	ldr	r3, [pc, #552]	@ (8004e70 <HAL_RCC_GetSysClockFreq+0x23c>)
 8004c48:	61fb      	str	r3, [r7, #28]
 8004c4a:	e107      	b.n	8004e5c <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004c4c:	4b87      	ldr	r3, [pc, #540]	@ (8004e6c <HAL_RCC_GetSysClockFreq+0x238>)
 8004c4e:	69db      	ldr	r3, [r3, #28]
 8004c50:	f003 0318 	and.w	r3, r3, #24
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d112      	bne.n	8004c7e <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8004c58:	4b84      	ldr	r3, [pc, #528]	@ (8004e6c <HAL_RCC_GetSysClockFreq+0x238>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f003 0320 	and.w	r3, r3, #32
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d009      	beq.n	8004c78 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004c64:	4b81      	ldr	r3, [pc, #516]	@ (8004e6c <HAL_RCC_GetSysClockFreq+0x238>)
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	08db      	lsrs	r3, r3, #3
 8004c6a:	f003 0303 	and.w	r3, r3, #3
 8004c6e:	4a81      	ldr	r2, [pc, #516]	@ (8004e74 <HAL_RCC_GetSysClockFreq+0x240>)
 8004c70:	fa22 f303 	lsr.w	r3, r2, r3
 8004c74:	61fb      	str	r3, [r7, #28]
 8004c76:	e0f1      	b.n	8004e5c <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8004c78:	4b7e      	ldr	r3, [pc, #504]	@ (8004e74 <HAL_RCC_GetSysClockFreq+0x240>)
 8004c7a:	61fb      	str	r3, [r7, #28]
 8004c7c:	e0ee      	b.n	8004e5c <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004c7e:	4b7b      	ldr	r3, [pc, #492]	@ (8004e6c <HAL_RCC_GetSysClockFreq+0x238>)
 8004c80:	69db      	ldr	r3, [r3, #28]
 8004c82:	f003 0318 	and.w	r3, r3, #24
 8004c86:	2b10      	cmp	r3, #16
 8004c88:	d102      	bne.n	8004c90 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004c8a:	4b7b      	ldr	r3, [pc, #492]	@ (8004e78 <HAL_RCC_GetSysClockFreq+0x244>)
 8004c8c:	61fb      	str	r3, [r7, #28]
 8004c8e:	e0e5      	b.n	8004e5c <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004c90:	4b76      	ldr	r3, [pc, #472]	@ (8004e6c <HAL_RCC_GetSysClockFreq+0x238>)
 8004c92:	69db      	ldr	r3, [r3, #28]
 8004c94:	f003 0318 	and.w	r3, r3, #24
 8004c98:	2b18      	cmp	r3, #24
 8004c9a:	f040 80dd 	bne.w	8004e58 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8004c9e:	4b73      	ldr	r3, [pc, #460]	@ (8004e6c <HAL_RCC_GetSysClockFreq+0x238>)
 8004ca0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ca2:	f003 0303 	and.w	r3, r3, #3
 8004ca6:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8004ca8:	4b70      	ldr	r3, [pc, #448]	@ (8004e6c <HAL_RCC_GetSysClockFreq+0x238>)
 8004caa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cac:	0a1b      	lsrs	r3, r3, #8
 8004cae:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004cb2:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8004cb4:	4b6d      	ldr	r3, [pc, #436]	@ (8004e6c <HAL_RCC_GetSysClockFreq+0x238>)
 8004cb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cb8:	091b      	lsrs	r3, r3, #4
 8004cba:	f003 0301 	and.w	r3, r3, #1
 8004cbe:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8004cc0:	4b6a      	ldr	r3, [pc, #424]	@ (8004e6c <HAL_RCC_GetSysClockFreq+0x238>)
 8004cc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8004cc4:	08db      	lsrs	r3, r3, #3
 8004cc6:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8004cca:	68fa      	ldr	r2, [r7, #12]
 8004ccc:	fb02 f303 	mul.w	r3, r2, r3
 8004cd0:	ee07 3a90 	vmov	s15, r3
 8004cd4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cd8:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8004cdc:	693b      	ldr	r3, [r7, #16]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	f000 80b7 	beq.w	8004e52 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8004ce4:	697b      	ldr	r3, [r7, #20]
 8004ce6:	2b01      	cmp	r3, #1
 8004ce8:	d003      	beq.n	8004cf2 <HAL_RCC_GetSysClockFreq+0xbe>
 8004cea:	697b      	ldr	r3, [r7, #20]
 8004cec:	2b03      	cmp	r3, #3
 8004cee:	d056      	beq.n	8004d9e <HAL_RCC_GetSysClockFreq+0x16a>
 8004cf0:	e077      	b.n	8004de2 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8004cf2:	4b5e      	ldr	r3, [pc, #376]	@ (8004e6c <HAL_RCC_GetSysClockFreq+0x238>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f003 0320 	and.w	r3, r3, #32
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d02d      	beq.n	8004d5a <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004cfe:	4b5b      	ldr	r3, [pc, #364]	@ (8004e6c <HAL_RCC_GetSysClockFreq+0x238>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	08db      	lsrs	r3, r3, #3
 8004d04:	f003 0303 	and.w	r3, r3, #3
 8004d08:	4a5a      	ldr	r2, [pc, #360]	@ (8004e74 <HAL_RCC_GetSysClockFreq+0x240>)
 8004d0a:	fa22 f303 	lsr.w	r3, r2, r3
 8004d0e:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	ee07 3a90 	vmov	s15, r3
 8004d16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d1a:	693b      	ldr	r3, [r7, #16]
 8004d1c:	ee07 3a90 	vmov	s15, r3
 8004d20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d24:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d28:	4b50      	ldr	r3, [pc, #320]	@ (8004e6c <HAL_RCC_GetSysClockFreq+0x238>)
 8004d2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d30:	ee07 3a90 	vmov	s15, r3
 8004d34:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8004d38:	ed97 6a02 	vldr	s12, [r7, #8]
 8004d3c:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8004e7c <HAL_RCC_GetSysClockFreq+0x248>
 8004d40:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004d44:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8004d48:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004d4c:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004d50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d54:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8004d58:	e065      	b.n	8004e26 <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004d5a:	693b      	ldr	r3, [r7, #16]
 8004d5c:	ee07 3a90 	vmov	s15, r3
 8004d60:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d64:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8004e80 <HAL_RCC_GetSysClockFreq+0x24c>
 8004d68:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d6c:	4b3f      	ldr	r3, [pc, #252]	@ (8004e6c <HAL_RCC_GetSysClockFreq+0x238>)
 8004d6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d74:	ee07 3a90 	vmov	s15, r3
 8004d78:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8004d7c:	ed97 6a02 	vldr	s12, [r7, #8]
 8004d80:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8004e7c <HAL_RCC_GetSysClockFreq+0x248>
 8004d84:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004d88:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8004d8c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004d90:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004d94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d98:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8004d9c:	e043      	b.n	8004e26 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004d9e:	693b      	ldr	r3, [r7, #16]
 8004da0:	ee07 3a90 	vmov	s15, r3
 8004da4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004da8:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8004e84 <HAL_RCC_GetSysClockFreq+0x250>
 8004dac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004db0:	4b2e      	ldr	r3, [pc, #184]	@ (8004e6c <HAL_RCC_GetSysClockFreq+0x238>)
 8004db2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004db4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004db8:	ee07 3a90 	vmov	s15, r3
 8004dbc:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004dc0:	ed97 6a02 	vldr	s12, [r7, #8]
 8004dc4:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8004e7c <HAL_RCC_GetSysClockFreq+0x248>
 8004dc8:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004dcc:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004dd0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004dd4:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004dd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ddc:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8004de0:	e021      	b.n	8004e26 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004de2:	693b      	ldr	r3, [r7, #16]
 8004de4:	ee07 3a90 	vmov	s15, r3
 8004de8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004dec:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004e88 <HAL_RCC_GetSysClockFreq+0x254>
 8004df0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004df4:	4b1d      	ldr	r3, [pc, #116]	@ (8004e6c <HAL_RCC_GetSysClockFreq+0x238>)
 8004df6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004df8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004dfc:	ee07 3a90 	vmov	s15, r3
 8004e00:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004e04:	ed97 6a02 	vldr	s12, [r7, #8]
 8004e08:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8004e7c <HAL_RCC_GetSysClockFreq+0x248>
 8004e0c:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004e10:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004e14:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004e18:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004e1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e20:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8004e24:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 8004e26:	4b11      	ldr	r3, [pc, #68]	@ (8004e6c <HAL_RCC_GetSysClockFreq+0x238>)
 8004e28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e2a:	0a5b      	lsrs	r3, r3, #9
 8004e2c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004e30:	3301      	adds	r3, #1
 8004e32:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	ee07 3a90 	vmov	s15, r3
 8004e3a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004e3e:	edd7 6a06 	vldr	s13, [r7, #24]
 8004e42:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e46:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e4a:	ee17 3a90 	vmov	r3, s15
 8004e4e:	61fb      	str	r3, [r7, #28]
 8004e50:	e004      	b.n	8004e5c <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 8004e52:	2300      	movs	r3, #0
 8004e54:	61fb      	str	r3, [r7, #28]
 8004e56:	e001      	b.n	8004e5c <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8004e58:	4b06      	ldr	r3, [pc, #24]	@ (8004e74 <HAL_RCC_GetSysClockFreq+0x240>)
 8004e5a:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8004e5c:	69fb      	ldr	r3, [r7, #28]
}
 8004e5e:	4618      	mov	r0, r3
 8004e60:	3724      	adds	r7, #36	@ 0x24
 8004e62:	46bd      	mov	sp, r7
 8004e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e68:	4770      	bx	lr
 8004e6a:	bf00      	nop
 8004e6c:	44020c00 	.word	0x44020c00
 8004e70:	003d0900 	.word	0x003d0900
 8004e74:	03d09000 	.word	0x03d09000
 8004e78:	016e3600 	.word	0x016e3600
 8004e7c:	46000000 	.word	0x46000000
 8004e80:	4c742400 	.word	0x4c742400
 8004e84:	4bb71b00 	.word	0x4bb71b00
 8004e88:	4a742400 	.word	0x4a742400

08004e8c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8004e90:	f7ff fed0 	bl	8004c34 <HAL_RCC_GetSysClockFreq>
 8004e94:	4602      	mov	r2, r0
 8004e96:	4b08      	ldr	r3, [pc, #32]	@ (8004eb8 <HAL_RCC_GetHCLKFreq+0x2c>)
 8004e98:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8004e9a:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8004e9e:	4907      	ldr	r1, [pc, #28]	@ (8004ebc <HAL_RCC_GetHCLKFreq+0x30>)
 8004ea0:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8004ea2:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8004ea6:	fa22 f303 	lsr.w	r3, r2, r3
 8004eaa:	4a05      	ldr	r2, [pc, #20]	@ (8004ec0 <HAL_RCC_GetHCLKFreq+0x34>)
 8004eac:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 8004eae:	4b04      	ldr	r3, [pc, #16]	@ (8004ec0 <HAL_RCC_GetHCLKFreq+0x34>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
}
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	bd80      	pop	{r7, pc}
 8004eb6:	bf00      	nop
 8004eb8:	44020c00 	.word	0x44020c00
 8004ebc:	0800b348 	.word	0x0800b348
 8004ec0:	20000000 	.word	0x20000000

08004ec4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 8004ec8:	f7ff ffe0 	bl	8004e8c <HAL_RCC_GetHCLKFreq>
 8004ecc:	4602      	mov	r2, r0
 8004ece:	4b06      	ldr	r3, [pc, #24]	@ (8004ee8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ed0:	6a1b      	ldr	r3, [r3, #32]
 8004ed2:	091b      	lsrs	r3, r3, #4
 8004ed4:	f003 0307 	and.w	r3, r3, #7
 8004ed8:	4904      	ldr	r1, [pc, #16]	@ (8004eec <HAL_RCC_GetPCLK1Freq+0x28>)
 8004eda:	5ccb      	ldrb	r3, [r1, r3]
 8004edc:	f003 031f 	and.w	r3, r3, #31
 8004ee0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	bd80      	pop	{r7, pc}
 8004ee8:	44020c00 	.word	0x44020c00
 8004eec:	0800b358 	.word	0x0800b358

08004ef0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 8004ef4:	f7ff ffca 	bl	8004e8c <HAL_RCC_GetHCLKFreq>
 8004ef8:	4602      	mov	r2, r0
 8004efa:	4b06      	ldr	r3, [pc, #24]	@ (8004f14 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004efc:	6a1b      	ldr	r3, [r3, #32]
 8004efe:	0a1b      	lsrs	r3, r3, #8
 8004f00:	f003 0307 	and.w	r3, r3, #7
 8004f04:	4904      	ldr	r1, [pc, #16]	@ (8004f18 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004f06:	5ccb      	ldrb	r3, [r1, r3]
 8004f08:	f003 031f 	and.w	r3, r3, #31
 8004f0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f10:	4618      	mov	r0, r3
 8004f12:	bd80      	pop	{r7, pc}
 8004f14:	44020c00 	.word	0x44020c00
 8004f18:	0800b358 	.word	0x0800b358

08004f1c <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8004f20:	f7ff ffb4 	bl	8004e8c <HAL_RCC_GetHCLKFreq>
 8004f24:	4602      	mov	r2, r0
 8004f26:	4b06      	ldr	r3, [pc, #24]	@ (8004f40 <HAL_RCC_GetPCLK3Freq+0x24>)
 8004f28:	6a1b      	ldr	r3, [r3, #32]
 8004f2a:	0b1b      	lsrs	r3, r3, #12
 8004f2c:	f003 0307 	and.w	r3, r3, #7
 8004f30:	4904      	ldr	r1, [pc, #16]	@ (8004f44 <HAL_RCC_GetPCLK3Freq+0x28>)
 8004f32:	5ccb      	ldrb	r3, [r1, r3]
 8004f34:	f003 031f 	and.w	r3, r3, #31
 8004f38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	bd80      	pop	{r7, pc}
 8004f40:	44020c00 	.word	0x44020c00
 8004f44:	0800b358 	.word	0x0800b358

08004f48 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8004f48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f4c:	b0aa      	sub	sp, #168	@ 0xa8
 8004f4e:	af00      	add	r7, sp, #0
 8004f50:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004f54:	2300      	movs	r3, #0
 8004f56:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004f60:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f68:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 8004f6c:	2500      	movs	r5, #0
 8004f6e:	ea54 0305 	orrs.w	r3, r4, r5
 8004f72:	d00b      	beq.n	8004f8c <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8004f74:	4bb8      	ldr	r3, [pc, #736]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004f76:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004f7a:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 8004f7e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004f82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f84:	4ab4      	ldr	r2, [pc, #720]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004f86:	430b      	orrs	r3, r1
 8004f88:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004f8c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f94:	f002 0801 	and.w	r8, r2, #1
 8004f98:	f04f 0900 	mov.w	r9, #0
 8004f9c:	ea58 0309 	orrs.w	r3, r8, r9
 8004fa0:	d038      	beq.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 8004fa2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004fa6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004fa8:	2b05      	cmp	r3, #5
 8004faa:	d819      	bhi.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004fac:	a201      	add	r2, pc, #4	@ (adr r2, 8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 8004fae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fb2:	bf00      	nop
 8004fb4:	08004fe9 	.word	0x08004fe9
 8004fb8:	08004fcd 	.word	0x08004fcd
 8004fbc:	08004fe1 	.word	0x08004fe1
 8004fc0:	08004fe9 	.word	0x08004fe9
 8004fc4:	08004fe9 	.word	0x08004fe9
 8004fc8:	08004fe9 	.word	0x08004fe9
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004fcc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004fd0:	3308      	adds	r3, #8
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	f001 fff2 	bl	8006fbc <RCCEx_PLL2_Config>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART1 clock source config set later after clock selection check */
        break;
 8004fde:	e004      	b.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0xa2>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004fe6:	e000      	b.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0xa2>
        break;
 8004fe8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004fea:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d10c      	bne.n	800500c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8004ff2:	4b99      	ldr	r3, [pc, #612]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004ff4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004ff8:	f023 0107 	bic.w	r1, r3, #7
 8004ffc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005000:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005002:	4a95      	ldr	r2, [pc, #596]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005004:	430b      	orrs	r3, r1
 8005006:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800500a:	e003      	b.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0xcc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800500c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005010:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005014:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800501c:	f002 0a02 	and.w	sl, r2, #2
 8005020:	f04f 0b00 	mov.w	fp, #0
 8005024:	ea5a 030b 	orrs.w	r3, sl, fp
 8005028:	d03c      	beq.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 800502a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800502e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005030:	2b28      	cmp	r3, #40	@ 0x28
 8005032:	d01b      	beq.n	800506c <HAL_RCCEx_PeriphCLKConfig+0x124>
 8005034:	2b28      	cmp	r3, #40	@ 0x28
 8005036:	d815      	bhi.n	8005064 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8005038:	2b20      	cmp	r3, #32
 800503a:	d019      	beq.n	8005070 <HAL_RCCEx_PeriphCLKConfig+0x128>
 800503c:	2b20      	cmp	r3, #32
 800503e:	d811      	bhi.n	8005064 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8005040:	2b18      	cmp	r3, #24
 8005042:	d017      	beq.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0x12c>
 8005044:	2b18      	cmp	r3, #24
 8005046:	d80d      	bhi.n	8005064 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8005048:	2b00      	cmp	r3, #0
 800504a:	d015      	beq.n	8005078 <HAL_RCCEx_PeriphCLKConfig+0x130>
 800504c:	2b08      	cmp	r3, #8
 800504e:	d109      	bne.n	8005064 <HAL_RCCEx_PeriphCLKConfig+0x11c>
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005050:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005054:	3308      	adds	r3, #8
 8005056:	4618      	mov	r0, r3
 8005058:	f001 ffb0 	bl	8006fbc <RCCEx_PLL2_Config>
 800505c:	4603      	mov	r3, r0
 800505e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART2 clock source config set later after clock selection check */
        break;
 8005062:	e00a      	b.n	800507a <HAL_RCCEx_PeriphCLKConfig+0x132>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005064:	2301      	movs	r3, #1
 8005066:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800506a:	e006      	b.n	800507a <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 800506c:	bf00      	nop
 800506e:	e004      	b.n	800507a <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8005070:	bf00      	nop
 8005072:	e002      	b.n	800507a <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8005074:	bf00      	nop
 8005076:	e000      	b.n	800507a <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8005078:	bf00      	nop
    }

    if (ret == HAL_OK)
 800507a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800507e:	2b00      	cmp	r3, #0
 8005080:	d10c      	bne.n	800509c <HAL_RCCEx_PeriphCLKConfig+0x154>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8005082:	4b75      	ldr	r3, [pc, #468]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005084:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005088:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800508c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005090:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005092:	4a71      	ldr	r2, [pc, #452]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005094:	430b      	orrs	r3, r1
 8005096:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800509a:	e003      	b.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800509c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80050a0:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80050a4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80050a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050ac:	f002 0304 	and.w	r3, r2, #4
 80050b0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80050b4:	2300      	movs	r3, #0
 80050b6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80050ba:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80050be:	460b      	mov	r3, r1
 80050c0:	4313      	orrs	r3, r2
 80050c2:	d040      	beq.n	8005146 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 80050c4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80050c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050ca:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80050ce:	d01e      	beq.n	800510e <HAL_RCCEx_PeriphCLKConfig+0x1c6>
 80050d0:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80050d4:	d817      	bhi.n	8005106 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 80050d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050da:	d01a      	beq.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
 80050dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050e0:	d811      	bhi.n	8005106 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 80050e2:	2bc0      	cmp	r3, #192	@ 0xc0
 80050e4:	d017      	beq.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 80050e6:	2bc0      	cmp	r3, #192	@ 0xc0
 80050e8:	d80d      	bhi.n	8005106 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d015      	beq.n	800511a <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 80050ee:	2b40      	cmp	r3, #64	@ 0x40
 80050f0:	d109      	bne.n	8005106 <HAL_RCCEx_PeriphCLKConfig+0x1be>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80050f2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80050f6:	3308      	adds	r3, #8
 80050f8:	4618      	mov	r0, r3
 80050fa:	f001 ff5f 	bl	8006fbc <RCCEx_PLL2_Config>
 80050fe:	4603      	mov	r3, r0
 8005100:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART3 clock source config set later after clock selection check */
        break;
 8005104:	e00a      	b.n	800511c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005106:	2301      	movs	r3, #1
 8005108:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800510c:	e006      	b.n	800511c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 800510e:	bf00      	nop
 8005110:	e004      	b.n	800511c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8005112:	bf00      	nop
 8005114:	e002      	b.n	800511c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8005116:	bf00      	nop
 8005118:	e000      	b.n	800511c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 800511a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800511c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005120:	2b00      	cmp	r3, #0
 8005122:	d10c      	bne.n	800513e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8005124:	4b4c      	ldr	r3, [pc, #304]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005126:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800512a:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800512e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005132:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005134:	4a48      	ldr	r2, [pc, #288]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005136:	430b      	orrs	r3, r1
 8005138:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800513c:	e003      	b.n	8005146 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800513e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005142:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005146:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800514a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800514e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8005152:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005156:	2300      	movs	r3, #0
 8005158:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800515c:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005160:	460b      	mov	r3, r1
 8005162:	4313      	orrs	r3, r2
 8005164:	d043      	beq.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x2a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8005166:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800516a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800516c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005170:	d021      	beq.n	80051b6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8005172:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005176:	d81a      	bhi.n	80051ae <HAL_RCCEx_PeriphCLKConfig+0x266>
 8005178:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800517c:	d01d      	beq.n	80051ba <HAL_RCCEx_PeriphCLKConfig+0x272>
 800517e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005182:	d814      	bhi.n	80051ae <HAL_RCCEx_PeriphCLKConfig+0x266>
 8005184:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005188:	d019      	beq.n	80051be <HAL_RCCEx_PeriphCLKConfig+0x276>
 800518a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800518e:	d80e      	bhi.n	80051ae <HAL_RCCEx_PeriphCLKConfig+0x266>
 8005190:	2b00      	cmp	r3, #0
 8005192:	d016      	beq.n	80051c2 <HAL_RCCEx_PeriphCLKConfig+0x27a>
 8005194:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005198:	d109      	bne.n	80051ae <HAL_RCCEx_PeriphCLKConfig+0x266>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800519a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800519e:	3308      	adds	r3, #8
 80051a0:	4618      	mov	r0, r3
 80051a2:	f001 ff0b 	bl	8006fbc <RCCEx_PLL2_Config>
 80051a6:	4603      	mov	r3, r0
 80051a8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 80051ac:	e00a      	b.n	80051c4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80051ae:	2301      	movs	r3, #1
 80051b0:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80051b4:	e006      	b.n	80051c4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 80051b6:	bf00      	nop
 80051b8:	e004      	b.n	80051c4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 80051ba:	bf00      	nop
 80051bc:	e002      	b.n	80051c4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 80051be:	bf00      	nop
 80051c0:	e000      	b.n	80051c4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 80051c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80051c4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d10c      	bne.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80051cc:	4b22      	ldr	r3, [pc, #136]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80051ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80051d2:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80051d6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80051da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051dc:	4a1e      	ldr	r2, [pc, #120]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80051de:	430b      	orrs	r3, r1
 80051e0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80051e4:	e003      	b.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x2a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051e6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80051ea:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80051ee:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80051f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051f6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80051fa:	67bb      	str	r3, [r7, #120]	@ 0x78
 80051fc:	2300      	movs	r3, #0
 80051fe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005200:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005204:	460b      	mov	r3, r1
 8005206:	4313      	orrs	r3, r2
 8005208:	d03e      	beq.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 800520a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800520e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005210:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005214:	d01b      	beq.n	800524e <HAL_RCCEx_PeriphCLKConfig+0x306>
 8005216:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800521a:	d814      	bhi.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 800521c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005220:	d017      	beq.n	8005252 <HAL_RCCEx_PeriphCLKConfig+0x30a>
 8005222:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005226:	d80e      	bhi.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8005228:	2b00      	cmp	r3, #0
 800522a:	d017      	beq.n	800525c <HAL_RCCEx_PeriphCLKConfig+0x314>
 800522c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005230:	d109      	bne.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005232:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005236:	3308      	adds	r3, #8
 8005238:	4618      	mov	r0, r3
 800523a:	f001 febf 	bl	8006fbc <RCCEx_PLL2_Config>
 800523e:	4603      	mov	r3, r0
 8005240:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8005244:	e00b      	b.n	800525e <HAL_RCCEx_PeriphCLKConfig+0x316>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005246:	2301      	movs	r3, #1
 8005248:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800524c:	e007      	b.n	800525e <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 800524e:	bf00      	nop
 8005250:	e005      	b.n	800525e <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 8005252:	bf00      	nop
 8005254:	e003      	b.n	800525e <HAL_RCCEx_PeriphCLKConfig+0x316>
 8005256:	bf00      	nop
 8005258:	44020c00 	.word	0x44020c00
        break;
 800525c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800525e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005262:	2b00      	cmp	r3, #0
 8005264:	d10c      	bne.n	8005280 <HAL_RCCEx_PeriphCLKConfig+0x338>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8005266:	4ba5      	ldr	r3, [pc, #660]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8005268:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800526c:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8005270:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005274:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005276:	4aa1      	ldr	r2, [pc, #644]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8005278:	430b      	orrs	r3, r1
 800527a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800527e:	e003      	b.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0x340>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005280:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005284:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005288:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800528c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005290:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8005294:	673b      	str	r3, [r7, #112]	@ 0x70
 8005296:	2300      	movs	r3, #0
 8005298:	677b      	str	r3, [r7, #116]	@ 0x74
 800529a:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800529e:	460b      	mov	r3, r1
 80052a0:	4313      	orrs	r3, r2
 80052a2:	d03b      	beq.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 80052a4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80052a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052aa:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80052ae:	d01b      	beq.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
 80052b0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80052b4:	d814      	bhi.n	80052e0 <HAL_RCCEx_PeriphCLKConfig+0x398>
 80052b6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80052ba:	d017      	beq.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 80052bc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80052c0:	d80e      	bhi.n	80052e0 <HAL_RCCEx_PeriphCLKConfig+0x398>
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d014      	beq.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 80052c6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80052ca:	d109      	bne.n	80052e0 <HAL_RCCEx_PeriphCLKConfig+0x398>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80052cc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80052d0:	3308      	adds	r3, #8
 80052d2:	4618      	mov	r0, r3
 80052d4:	f001 fe72 	bl	8006fbc <RCCEx_PLL2_Config>
 80052d8:	4603      	mov	r3, r0
 80052da:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 80052de:	e008      	b.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052e0:	2301      	movs	r3, #1
 80052e2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80052e6:	e004      	b.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 80052e8:	bf00      	nop
 80052ea:	e002      	b.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 80052ec:	bf00      	nop
 80052ee:	e000      	b.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 80052f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052f2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d10c      	bne.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 80052fa:	4b80      	ldr	r3, [pc, #512]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80052fc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005300:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8005304:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005308:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800530a:	4a7c      	ldr	r2, [pc, #496]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800530c:	430b      	orrs	r3, r1
 800530e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005312:	e003      	b.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x3d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005314:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005318:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 800531c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005320:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005324:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005328:	66bb      	str	r3, [r7, #104]	@ 0x68
 800532a:	2300      	movs	r3, #0
 800532c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800532e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005332:	460b      	mov	r3, r1
 8005334:	4313      	orrs	r3, r2
 8005336:	d033      	beq.n	80053a0 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8005338:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800533c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800533e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005342:	d015      	beq.n	8005370 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8005344:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005348:	d80e      	bhi.n	8005368 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800534a:	2b00      	cmp	r3, #0
 800534c:	d012      	beq.n	8005374 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 800534e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005352:	d109      	bne.n	8005368 <HAL_RCCEx_PeriphCLKConfig+0x420>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005354:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005358:	3308      	adds	r3, #8
 800535a:	4618      	mov	r0, r3
 800535c:	f001 fe2e 	bl	8006fbc <RCCEx_PLL2_Config>
 8005360:	4603      	mov	r3, r0
 8005362:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8005366:	e006      	b.n	8005376 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005368:	2301      	movs	r3, #1
 800536a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800536e:	e002      	b.n	8005376 <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 8005370:	bf00      	nop
 8005372:	e000      	b.n	8005376 <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 8005374:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005376:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800537a:	2b00      	cmp	r3, #0
 800537c:	d10c      	bne.n	8005398 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 800537e:	4b5f      	ldr	r3, [pc, #380]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8005380:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005384:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8005388:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800538c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800538e:	4a5b      	ldr	r2, [pc, #364]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8005390:	430b      	orrs	r3, r1
 8005392:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005396:	e003      	b.n	80053a0 <HAL_RCCEx_PeriphCLKConfig+0x458>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005398:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800539c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined (I3C2)
  /*-------------------------- I3C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 80053a0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80053a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053a8:	2100      	movs	r1, #0
 80053aa:	6639      	str	r1, [r7, #96]	@ 0x60
 80053ac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80053b0:	667b      	str	r3, [r7, #100]	@ 0x64
 80053b2:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80053b6:	460b      	mov	r3, r1
 80053b8:	4313      	orrs	r3, r2
 80053ba:	d033      	beq.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(pPeriphClkInit->I3c2ClockSelection));

    switch (pPeriphClkInit->I3c2ClockSelection)
 80053bc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80053c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053c2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80053c6:	d015      	beq.n	80053f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 80053c8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80053cc:	d80e      	bhi.n	80053ec <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d012      	beq.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 80053d2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80053d6:	d109      	bne.n	80053ec <HAL_RCCEx_PeriphCLKConfig+0x4a4>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80053d8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80053dc:	3308      	adds	r3, #8
 80053de:	4618      	mov	r0, r3
 80053e0:	f001 fdec 	bl	8006fbc <RCCEx_PLL2_Config>
 80053e4:	4603      	mov	r3, r0
 80053e6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C2CLKSOURCE_PLL3R */
        /* I3C2 clock source config set later after clock selection check */
        break;
 80053ea:	e006      	b.n	80053fa <HAL_RCCEx_PeriphCLKConfig+0x4b2>
      case RCC_I3C2CLKSOURCE_HSI:      /* HSI clock is used as source of I3C2 clock*/
        /* I3C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80053ec:	2301      	movs	r3, #1
 80053ee:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80053f2:	e002      	b.n	80053fa <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 80053f4:	bf00      	nop
 80053f6:	e000      	b.n	80053fa <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 80053f8:	bf00      	nop
    }
    if (ret == HAL_OK)
 80053fa:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d10c      	bne.n	800541c <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    {
      /* Set the source of I3C2 clock*/
      __HAL_RCC_I3C2_CONFIG(pPeriphClkInit->I3c2ClockSelection);
 8005402:	4b3e      	ldr	r3, [pc, #248]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8005404:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005408:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800540c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005410:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005412:	4a3a      	ldr	r2, [pc, #232]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8005414:	430b      	orrs	r3, r1
 8005416:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800541a:	e003      	b.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800541c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005420:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005424:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005428:	e9d3 2300 	ldrd	r2, r3, [r3]
 800542c:	2100      	movs	r1, #0
 800542e:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005430:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005434:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005436:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800543a:	460b      	mov	r3, r1
 800543c:	4313      	orrs	r3, r2
 800543e:	d00e      	beq.n	800545e <HAL_RCCEx_PeriphCLKConfig+0x516>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8005440:	4b2e      	ldr	r3, [pc, #184]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8005442:	69db      	ldr	r3, [r3, #28]
 8005444:	4a2d      	ldr	r2, [pc, #180]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8005446:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800544a:	61d3      	str	r3, [r2, #28]
 800544c:	4b2b      	ldr	r3, [pc, #172]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800544e:	69d9      	ldr	r1, [r3, #28]
 8005450:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005454:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005458:	4a28      	ldr	r2, [pc, #160]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800545a:	430b      	orrs	r3, r1
 800545c:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800545e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005466:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800546a:	653b      	str	r3, [r7, #80]	@ 0x50
 800546c:	2300      	movs	r3, #0
 800546e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005470:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005474:	460b      	mov	r3, r1
 8005476:	4313      	orrs	r3, r2
 8005478:	d046      	beq.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 800547a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800547e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005480:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8005484:	d021      	beq.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x582>
 8005486:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800548a:	d81a      	bhi.n	80054c2 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 800548c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005490:	d01d      	beq.n	80054ce <HAL_RCCEx_PeriphCLKConfig+0x586>
 8005492:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005496:	d814      	bhi.n	80054c2 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8005498:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800549c:	d019      	beq.n	80054d2 <HAL_RCCEx_PeriphCLKConfig+0x58a>
 800549e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80054a2:	d80e      	bhi.n	80054c2 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d016      	beq.n	80054d6 <HAL_RCCEx_PeriphCLKConfig+0x58e>
 80054a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80054ac:	d109      	bne.n	80054c2 <HAL_RCCEx_PeriphCLKConfig+0x57a>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80054ae:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80054b2:	3308      	adds	r3, #8
 80054b4:	4618      	mov	r0, r3
 80054b6:	f001 fd81 	bl	8006fbc <RCCEx_PLL2_Config>
 80054ba:	4603      	mov	r3, r0
 80054bc:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 80054c0:	e00a      	b.n	80054d8 <HAL_RCCEx_PeriphCLKConfig+0x590>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80054c2:	2301      	movs	r3, #1
 80054c4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80054c8:	e006      	b.n	80054d8 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 80054ca:	bf00      	nop
 80054cc:	e004      	b.n	80054d8 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 80054ce:	bf00      	nop
 80054d0:	e002      	b.n	80054d8 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 80054d2:	bf00      	nop
 80054d4:	e000      	b.n	80054d8 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 80054d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80054d8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d10f      	bne.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 80054e0:	4b06      	ldr	r3, [pc, #24]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80054e2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80054e6:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80054ea:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80054ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054f0:	4a02      	ldr	r2, [pc, #8]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80054f2:	430b      	orrs	r3, r1
 80054f4:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80054f8:	e006      	b.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80054fa:	bf00      	nop
 80054fc:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005500:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005504:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005508:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800550c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005510:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005514:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005516:	2300      	movs	r3, #0
 8005518:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800551a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800551e:	460b      	mov	r3, r1
 8005520:	4313      	orrs	r3, r2
 8005522:	d043      	beq.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0x664>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8005524:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005528:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800552a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800552e:	d021      	beq.n	8005574 <HAL_RCCEx_PeriphCLKConfig+0x62c>
 8005530:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005534:	d81a      	bhi.n	800556c <HAL_RCCEx_PeriphCLKConfig+0x624>
 8005536:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800553a:	d01d      	beq.n	8005578 <HAL_RCCEx_PeriphCLKConfig+0x630>
 800553c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005540:	d814      	bhi.n	800556c <HAL_RCCEx_PeriphCLKConfig+0x624>
 8005542:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005546:	d019      	beq.n	800557c <HAL_RCCEx_PeriphCLKConfig+0x634>
 8005548:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800554c:	d80e      	bhi.n	800556c <HAL_RCCEx_PeriphCLKConfig+0x624>
 800554e:	2b00      	cmp	r3, #0
 8005550:	d016      	beq.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x638>
 8005552:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005556:	d109      	bne.n	800556c <HAL_RCCEx_PeriphCLKConfig+0x624>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005558:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800555c:	3308      	adds	r3, #8
 800555e:	4618      	mov	r0, r3
 8005560:	f001 fd2c 	bl	8006fbc <RCCEx_PLL2_Config>
 8005564:	4603      	mov	r3, r0
 8005566:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 800556a:	e00a      	b.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x63a>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800556c:	2301      	movs	r3, #1
 800556e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8005572:	e006      	b.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8005574:	bf00      	nop
 8005576:	e004      	b.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8005578:	bf00      	nop
 800557a:	e002      	b.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 800557c:	bf00      	nop
 800557e:	e000      	b.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8005580:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005582:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005586:	2b00      	cmp	r3, #0
 8005588:	d10c      	bne.n	80055a4 <HAL_RCCEx_PeriphCLKConfig+0x65c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 800558a:	4bb6      	ldr	r3, [pc, #728]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800558c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005590:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005594:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005598:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800559a:	4ab2      	ldr	r2, [pc, #712]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800559c:	430b      	orrs	r3, r1
 800559e:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80055a2:	e003      	b.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0x664>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055a4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80055a8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80055ac:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80055b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055b4:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80055b8:	643b      	str	r3, [r7, #64]	@ 0x40
 80055ba:	2300      	movs	r3, #0
 80055bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80055be:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80055c2:	460b      	mov	r3, r1
 80055c4:	4313      	orrs	r3, r2
 80055c6:	d030      	beq.n	800562a <HAL_RCCEx_PeriphCLKConfig+0x6e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 80055c8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80055cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80055ce:	2b05      	cmp	r3, #5
 80055d0:	d80f      	bhi.n	80055f2 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
 80055d2:	2b03      	cmp	r3, #3
 80055d4:	d211      	bcs.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 80055d6:	2b01      	cmp	r3, #1
 80055d8:	d911      	bls.n	80055fe <HAL_RCCEx_PeriphCLKConfig+0x6b6>
 80055da:	2b02      	cmp	r3, #2
 80055dc:	d109      	bne.n	80055f2 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80055de:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80055e2:	3308      	adds	r3, #8
 80055e4:	4618      	mov	r0, r3
 80055e6:	f001 fce9 	bl	8006fbc <RCCEx_PLL2_Config>
 80055ea:	4603      	mov	r3, r0
 80055ec:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80055f0:	e006      	b.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 80055f2:	2301      	movs	r3, #1
 80055f4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80055f8:	e002      	b.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 80055fa:	bf00      	nop
 80055fc:	e000      	b.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 80055fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005600:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005604:	2b00      	cmp	r3, #0
 8005606:	d10c      	bne.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x6da>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8005608:	4b96      	ldr	r3, [pc, #600]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800560a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800560e:	f023 0107 	bic.w	r1, r3, #7
 8005612:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005616:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005618:	4a92      	ldr	r2, [pc, #584]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800561a:	430b      	orrs	r3, r1
 800561c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005620:	e003      	b.n	800562a <HAL_RCCEx_PeriphCLKConfig+0x6e2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005622:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005626:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 800562a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800562e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005632:	2100      	movs	r1, #0
 8005634:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005636:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800563a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800563c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005640:	460b      	mov	r3, r1
 8005642:	4313      	orrs	r3, r2
 8005644:	d022      	beq.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x744>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8005646:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800564a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800564c:	2b00      	cmp	r3, #0
 800564e:	d005      	beq.n	800565c <HAL_RCCEx_PeriphCLKConfig+0x714>
 8005650:	2b08      	cmp	r3, #8
 8005652:	d005      	beq.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0x718>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005654:	2301      	movs	r3, #1
 8005656:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800565a:	e002      	b.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 800565c:	bf00      	nop
 800565e:	e000      	b.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 8005660:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005662:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005666:	2b00      	cmp	r3, #0
 8005668:	d10c      	bne.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0x73c>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 800566a:	4b7e      	ldr	r3, [pc, #504]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800566c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005670:	f023 0108 	bic.w	r1, r3, #8
 8005674:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005678:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800567a:	4a7a      	ldr	r2, [pc, #488]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800567c:	430b      	orrs	r3, r1
 800567e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005682:	e003      	b.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x744>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005684:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005688:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800568c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005694:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8005698:	633b      	str	r3, [r7, #48]	@ 0x30
 800569a:	2300      	movs	r3, #0
 800569c:	637b      	str	r3, [r7, #52]	@ 0x34
 800569e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80056a2:	460b      	mov	r3, r1
 80056a4:	4313      	orrs	r3, r2
 80056a6:	f000 80b0 	beq.w	800580a <HAL_RCCEx_PeriphCLKConfig+0x8c2>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80056aa:	4b6f      	ldr	r3, [pc, #444]	@ (8005868 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 80056ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ae:	4a6e      	ldr	r2, [pc, #440]	@ (8005868 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 80056b0:	f043 0301 	orr.w	r3, r3, #1
 80056b4:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80056b6:	f7fd f83d 	bl	8002734 <HAL_GetTick>
 80056ba:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80056be:	e00b      	b.n	80056d8 <HAL_RCCEx_PeriphCLKConfig+0x790>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80056c0:	f7fd f838 	bl	8002734 <HAL_GetTick>
 80056c4:	4602      	mov	r2, r0
 80056c6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80056ca:	1ad3      	subs	r3, r2, r3
 80056cc:	2b02      	cmp	r3, #2
 80056ce:	d903      	bls.n	80056d8 <HAL_RCCEx_PeriphCLKConfig+0x790>
      {
        ret = HAL_TIMEOUT;
 80056d0:	2303      	movs	r3, #3
 80056d2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80056d6:	e005      	b.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80056d8:	4b63      	ldr	r3, [pc, #396]	@ (8005868 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 80056da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056dc:	f003 0301 	and.w	r3, r3, #1
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d0ed      	beq.n	80056c0 <HAL_RCCEx_PeriphCLKConfig+0x778>
      }
    }

    if (ret == HAL_OK)
 80056e4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	f040 808a 	bne.w	8005802 <HAL_RCCEx_PeriphCLKConfig+0x8ba>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80056ee:	4b5d      	ldr	r3, [pc, #372]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80056f0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80056f4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80056f8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 80056fc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005700:	2b00      	cmp	r3, #0
 8005702:	d022      	beq.n	800574a <HAL_RCCEx_PeriphCLKConfig+0x802>
 8005704:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005708:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800570a:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800570e:	429a      	cmp	r2, r3
 8005710:	d01b      	beq.n	800574a <HAL_RCCEx_PeriphCLKConfig+0x802>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005712:	4b54      	ldr	r3, [pc, #336]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005714:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005718:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800571c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005720:	4b50      	ldr	r3, [pc, #320]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005722:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005726:	4a4f      	ldr	r2, [pc, #316]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005728:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800572c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005730:	4b4c      	ldr	r3, [pc, #304]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005732:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005736:	4a4b      	ldr	r2, [pc, #300]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005738:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800573c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005740:	4a48      	ldr	r2, [pc, #288]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005742:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005746:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800574a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800574e:	f003 0301 	and.w	r3, r3, #1
 8005752:	2b00      	cmp	r3, #0
 8005754:	d019      	beq.n	800578a <HAL_RCCEx_PeriphCLKConfig+0x842>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005756:	f7fc ffed 	bl	8002734 <HAL_GetTick>
 800575a:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800575e:	e00d      	b.n	800577c <HAL_RCCEx_PeriphCLKConfig+0x834>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005760:	f7fc ffe8 	bl	8002734 <HAL_GetTick>
 8005764:	4602      	mov	r2, r0
 8005766:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800576a:	1ad3      	subs	r3, r2, r3
 800576c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005770:	4293      	cmp	r3, r2
 8005772:	d903      	bls.n	800577c <HAL_RCCEx_PeriphCLKConfig+0x834>
          {
            ret = HAL_TIMEOUT;
 8005774:	2303      	movs	r3, #3
 8005776:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
            break;
 800577a:	e006      	b.n	800578a <HAL_RCCEx_PeriphCLKConfig+0x842>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800577c:	4b39      	ldr	r3, [pc, #228]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800577e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005782:	f003 0302 	and.w	r3, r3, #2
 8005786:	2b00      	cmp	r3, #0
 8005788:	d0ea      	beq.n	8005760 <HAL_RCCEx_PeriphCLKConfig+0x818>
          }
        }
      }

      if (ret == HAL_OK)
 800578a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800578e:	2b00      	cmp	r3, #0
 8005790:	d132      	bne.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8005792:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005796:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005798:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800579c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80057a0:	d10f      	bne.n	80057c2 <HAL_RCCEx_PeriphCLKConfig+0x87a>
 80057a2:	4b30      	ldr	r3, [pc, #192]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80057a4:	69db      	ldr	r3, [r3, #28]
 80057a6:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80057aa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80057ae:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80057b0:	091b      	lsrs	r3, r3, #4
 80057b2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80057b6:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80057ba:	4a2a      	ldr	r2, [pc, #168]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80057bc:	430b      	orrs	r3, r1
 80057be:	61d3      	str	r3, [r2, #28]
 80057c0:	e005      	b.n	80057ce <HAL_RCCEx_PeriphCLKConfig+0x886>
 80057c2:	4b28      	ldr	r3, [pc, #160]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80057c4:	69db      	ldr	r3, [r3, #28]
 80057c6:	4a27      	ldr	r2, [pc, #156]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80057c8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80057cc:	61d3      	str	r3, [r2, #28]
 80057ce:	4b25      	ldr	r3, [pc, #148]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80057d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80057d4:	4a23      	ldr	r2, [pc, #140]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80057d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057da:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80057de:	4b21      	ldr	r3, [pc, #132]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80057e0:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 80057e4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80057e8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80057ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80057ee:	4a1d      	ldr	r2, [pc, #116]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80057f0:	430b      	orrs	r3, r1
 80057f2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80057f6:	e008      	b.n	800580a <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80057f8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80057fc:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
 8005800:	e003      	b.n	800580a <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005802:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005806:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800580a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800580e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005812:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8005816:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005818:	2300      	movs	r3, #0
 800581a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800581c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005820:	460b      	mov	r3, r1
 8005822:	4313      	orrs	r3, r2
 8005824:	d038      	beq.n	8005898 <HAL_RCCEx_PeriphCLKConfig+0x950>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8005826:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800582a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800582c:	2b30      	cmp	r3, #48	@ 0x30
 800582e:	d014      	beq.n	800585a <HAL_RCCEx_PeriphCLKConfig+0x912>
 8005830:	2b30      	cmp	r3, #48	@ 0x30
 8005832:	d80e      	bhi.n	8005852 <HAL_RCCEx_PeriphCLKConfig+0x90a>
 8005834:	2b20      	cmp	r3, #32
 8005836:	d012      	beq.n	800585e <HAL_RCCEx_PeriphCLKConfig+0x916>
 8005838:	2b20      	cmp	r3, #32
 800583a:	d80a      	bhi.n	8005852 <HAL_RCCEx_PeriphCLKConfig+0x90a>
 800583c:	2b00      	cmp	r3, #0
 800583e:	d015      	beq.n	800586c <HAL_RCCEx_PeriphCLKConfig+0x924>
 8005840:	2b10      	cmp	r3, #16
 8005842:	d106      	bne.n	8005852 <HAL_RCCEx_PeriphCLKConfig+0x90a>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005844:	4b07      	ldr	r3, [pc, #28]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005846:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005848:	4a06      	ldr	r2, [pc, #24]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800584a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800584e:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8005850:	e00d      	b.n	800586e <HAL_RCCEx_PeriphCLKConfig+0x926>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005852:	2301      	movs	r3, #1
 8005854:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8005858:	e009      	b.n	800586e <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 800585a:	bf00      	nop
 800585c:	e007      	b.n	800586e <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 800585e:	bf00      	nop
 8005860:	e005      	b.n	800586e <HAL_RCCEx_PeriphCLKConfig+0x926>
 8005862:	bf00      	nop
 8005864:	44020c00 	.word	0x44020c00
 8005868:	44020800 	.word	0x44020800
        break;
 800586c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800586e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005872:	2b00      	cmp	r3, #0
 8005874:	d10c      	bne.n	8005890 <HAL_RCCEx_PeriphCLKConfig+0x948>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8005876:	4bb5      	ldr	r3, [pc, #724]	@ (8005b4c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8005878:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800587c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005880:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005884:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005886:	49b1      	ldr	r1, [pc, #708]	@ (8005b4c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8005888:	4313      	orrs	r3, r2
 800588a:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 800588e:	e003      	b.n	8005898 <HAL_RCCEx_PeriphCLKConfig+0x950>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005890:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005894:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8005898:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800589c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058a0:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 80058a4:	623b      	str	r3, [r7, #32]
 80058a6:	2300      	movs	r3, #0
 80058a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80058aa:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80058ae:	460b      	mov	r3, r1
 80058b0:	4313      	orrs	r3, r2
 80058b2:	d03c      	beq.n	800592e <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 80058b4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80058b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80058ba:	2b04      	cmp	r3, #4
 80058bc:	d81d      	bhi.n	80058fa <HAL_RCCEx_PeriphCLKConfig+0x9b2>
 80058be:	a201      	add	r2, pc, #4	@ (adr r2, 80058c4 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 80058c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058c4:	080058d9 	.word	0x080058d9
 80058c8:	080058e7 	.word	0x080058e7
 80058cc:	080058fb 	.word	0x080058fb
 80058d0:	08005903 	.word	0x08005903
 80058d4:	08005903 	.word	0x08005903
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80058d8:	4b9c      	ldr	r3, [pc, #624]	@ (8005b4c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80058da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058dc:	4a9b      	ldr	r2, [pc, #620]	@ (8005b4c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80058de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80058e2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 80058e4:	e00e      	b.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0x9bc>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80058e6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80058ea:	3308      	adds	r3, #8
 80058ec:	4618      	mov	r0, r3
 80058ee:	f001 fb65 	bl	8006fbc <RCCEx_PLL2_Config>
 80058f2:	4603      	mov	r3, r0
 80058f4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 80058f8:	e004      	b.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80058fa:	2301      	movs	r3, #1
 80058fc:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8005900:	e000      	b.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        break;
 8005902:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005904:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005908:	2b00      	cmp	r3, #0
 800590a:	d10c      	bne.n	8005926 <HAL_RCCEx_PeriphCLKConfig+0x9de>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 800590c:	4b8f      	ldr	r3, [pc, #572]	@ (8005b4c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800590e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005912:	f023 0207 	bic.w	r2, r3, #7
 8005916:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800591a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800591c:	498b      	ldr	r1, [pc, #556]	@ (8005b4c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800591e:	4313      	orrs	r3, r2
 8005920:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8005924:	e003      	b.n	800592e <HAL_RCCEx_PeriphCLKConfig+0x9e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005926:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800592a:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 800592e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005932:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005936:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800593a:	61bb      	str	r3, [r7, #24]
 800593c:	2300      	movs	r3, #0
 800593e:	61fb      	str	r3, [r7, #28]
 8005940:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005944:	460b      	mov	r3, r1
 8005946:	4313      	orrs	r3, r2
 8005948:	d03c      	beq.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 800594a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800594e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005950:	2b20      	cmp	r3, #32
 8005952:	d01f      	beq.n	8005994 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8005954:	2b20      	cmp	r3, #32
 8005956:	d819      	bhi.n	800598c <HAL_RCCEx_PeriphCLKConfig+0xa44>
 8005958:	2b18      	cmp	r3, #24
 800595a:	d01d      	beq.n	8005998 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 800595c:	2b18      	cmp	r3, #24
 800595e:	d815      	bhi.n	800598c <HAL_RCCEx_PeriphCLKConfig+0xa44>
 8005960:	2b00      	cmp	r3, #0
 8005962:	d002      	beq.n	800596a <HAL_RCCEx_PeriphCLKConfig+0xa22>
 8005964:	2b08      	cmp	r3, #8
 8005966:	d007      	beq.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8005968:	e010      	b.n	800598c <HAL_RCCEx_PeriphCLKConfig+0xa44>
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800596a:	4b78      	ldr	r3, [pc, #480]	@ (8005b4c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800596c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800596e:	4a77      	ldr	r2, [pc, #476]	@ (8005b4c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8005970:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005974:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8005976:	e010      	b.n	800599a <HAL_RCCEx_PeriphCLKConfig+0xa52>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005978:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800597c:	3308      	adds	r3, #8
 800597e:	4618      	mov	r0, r3
 8005980:	f001 fb1c 	bl	8006fbc <RCCEx_PLL2_Config>
 8005984:	4603      	mov	r3, r0
 8005986:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 800598a:	e006      	b.n	800599a <HAL_RCCEx_PeriphCLKConfig+0xa52>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800598c:	2301      	movs	r3, #1
 800598e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8005992:	e002      	b.n	800599a <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 8005994:	bf00      	nop
 8005996:	e000      	b.n	800599a <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 8005998:	bf00      	nop
    }

    if (ret == HAL_OK)
 800599a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d10c      	bne.n	80059bc <HAL_RCCEx_PeriphCLKConfig+0xa74>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 80059a2:	4b6a      	ldr	r3, [pc, #424]	@ (8005b4c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80059a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80059a8:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 80059ac:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80059b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059b2:	4966      	ldr	r1, [pc, #408]	@ (8005b4c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80059b4:	4313      	orrs	r3, r2
 80059b6:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80059ba:	e003      	b.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059bc:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80059c0:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 80059c4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80059c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059cc:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80059d0:	613b      	str	r3, [r7, #16]
 80059d2:	2300      	movs	r3, #0
 80059d4:	617b      	str	r3, [r7, #20]
 80059d6:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80059da:	460b      	mov	r3, r1
 80059dc:	4313      	orrs	r3, r2
 80059de:	d03e      	beq.n	8005a5e <HAL_RCCEx_PeriphCLKConfig+0xb16>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 80059e0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80059e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059ea:	d020      	beq.n	8005a2e <HAL_RCCEx_PeriphCLKConfig+0xae6>
 80059ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059f0:	d819      	bhi.n	8005a26 <HAL_RCCEx_PeriphCLKConfig+0xade>
 80059f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80059f4:	d01d      	beq.n	8005a32 <HAL_RCCEx_PeriphCLKConfig+0xaea>
 80059f6:	2bc0      	cmp	r3, #192	@ 0xc0
 80059f8:	d815      	bhi.n	8005a26 <HAL_RCCEx_PeriphCLKConfig+0xade>
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d002      	beq.n	8005a04 <HAL_RCCEx_PeriphCLKConfig+0xabc>
 80059fe:	2b40      	cmp	r3, #64	@ 0x40
 8005a00:	d007      	beq.n	8005a12 <HAL_RCCEx_PeriphCLKConfig+0xaca>
 8005a02:	e010      	b.n	8005a26 <HAL_RCCEx_PeriphCLKConfig+0xade>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a04:	4b51      	ldr	r3, [pc, #324]	@ (8005b4c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8005a06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a08:	4a50      	ldr	r2, [pc, #320]	@ (8005b4c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8005a0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a0e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8005a10:	e010      	b.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0xaec>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005a12:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005a16:	3308      	adds	r3, #8
 8005a18:	4618      	mov	r0, r3
 8005a1a:	f001 facf 	bl	8006fbc <RCCEx_PLL2_Config>
 8005a1e:	4603      	mov	r3, r0
 8005a20:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8005a24:	e006      	b.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a26:	2301      	movs	r3, #1
 8005a28:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8005a2c:	e002      	b.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 8005a2e:	bf00      	nop
 8005a30:	e000      	b.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 8005a32:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a34:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d10c      	bne.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8005a3c:	4b43      	ldr	r3, [pc, #268]	@ (8005b4c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8005a3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005a42:	f423 72e0 	bic.w	r2, r3, #448	@ 0x1c0
 8005a46:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005a4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a4c:	493f      	ldr	r1, [pc, #252]	@ (8005b4c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8005a4e:	4313      	orrs	r3, r2
 8005a50:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8005a54:	e003      	b.n	8005a5e <HAL_RCCEx_PeriphCLKConfig+0xb16>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a56:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005a5a:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005a5e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005a62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a66:	2100      	movs	r1, #0
 8005a68:	60b9      	str	r1, [r7, #8]
 8005a6a:	f003 0304 	and.w	r3, r3, #4
 8005a6e:	60fb      	str	r3, [r7, #12]
 8005a70:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005a74:	460b      	mov	r3, r1
 8005a76:	4313      	orrs	r3, r2
 8005a78:	d038      	beq.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0xba4>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 8005a7a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005a7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a84:	d00e      	beq.n	8005aa4 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
 8005a86:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a8a:	d815      	bhi.n	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0xb70>
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d017      	beq.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0xb78>
 8005a90:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a94:	d110      	bne.n	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0xb70>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a96:	4b2d      	ldr	r3, [pc, #180]	@ (8005b4c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8005a98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a9a:	4a2c      	ldr	r2, [pc, #176]	@ (8005b4c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8005a9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005aa0:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8005aa2:	e00e      	b.n	8005ac2 <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005aa4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005aa8:	3308      	adds	r3, #8
 8005aaa:	4618      	mov	r0, r3
 8005aac:	f001 fa86 	bl	8006fbc <RCCEx_PLL2_Config>
 8005ab0:	4603      	mov	r3, r0
 8005ab2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8005ab6:	e004      	b.n	8005ac2 <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      default:
        ret = HAL_ERROR;
 8005ab8:	2301      	movs	r3, #1
 8005aba:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8005abe:	e000      	b.n	8005ac2 <HAL_RCCEx_PeriphCLKConfig+0xb7a>
        break;
 8005ac0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005ac2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d10c      	bne.n	8005ae4 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 8005aca:	4b20      	ldr	r3, [pc, #128]	@ (8005b4c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8005acc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005ad0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005ad4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005ad8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ada:	491c      	ldr	r1, [pc, #112]	@ (8005b4c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8005adc:	4313      	orrs	r3, r2
 8005ade:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8005ae2:	e003      	b.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0xba4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ae4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005ae8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005aec:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005af4:	2100      	movs	r1, #0
 8005af6:	6039      	str	r1, [r7, #0]
 8005af8:	f003 0310 	and.w	r3, r3, #16
 8005afc:	607b      	str	r3, [r7, #4]
 8005afe:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005b02:	460b      	mov	r3, r1
 8005b04:	4313      	orrs	r3, r2
 8005b06:	d039      	beq.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0xc34>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8005b08:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005b0c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005b0e:	2b30      	cmp	r3, #48	@ 0x30
 8005b10:	d01e      	beq.n	8005b50 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8005b12:	2b30      	cmp	r3, #48	@ 0x30
 8005b14:	d815      	bhi.n	8005b42 <HAL_RCCEx_PeriphCLKConfig+0xbfa>
 8005b16:	2b10      	cmp	r3, #16
 8005b18:	d002      	beq.n	8005b20 <HAL_RCCEx_PeriphCLKConfig+0xbd8>
 8005b1a:	2b20      	cmp	r3, #32
 8005b1c:	d007      	beq.n	8005b2e <HAL_RCCEx_PeriphCLKConfig+0xbe6>
 8005b1e:	e010      	b.n	8005b42 <HAL_RCCEx_PeriphCLKConfig+0xbfa>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b20:	4b0a      	ldr	r3, [pc, #40]	@ (8005b4c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8005b22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b24:	4a09      	ldr	r2, [pc, #36]	@ (8005b4c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8005b26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b2a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8005b2c:	e011      	b.n	8005b52 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005b2e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005b32:	3308      	adds	r3, #8
 8005b34:	4618      	mov	r0, r3
 8005b36:	f001 fa41 	bl	8006fbc <RCCEx_PLL2_Config>
 8005b3a:	4603      	mov	r3, r0
 8005b3c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8005b40:	e007      	b.n	8005b52 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b42:	2301      	movs	r3, #1
 8005b44:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8005b48:	e003      	b.n	8005b52 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
 8005b4a:	bf00      	nop
 8005b4c:	44020c00 	.word	0x44020c00
        break;
 8005b50:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b52:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d10c      	bne.n	8005b74 <HAL_RCCEx_PeriphCLKConfig+0xc2c>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8005b5a:	4b0c      	ldr	r3, [pc, #48]	@ (8005b8c <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8005b5c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005b60:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005b64:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005b68:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005b6a:	4908      	ldr	r1, [pc, #32]	@ (8005b8c <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8005b6c:	4313      	orrs	r3, r2
 8005b6e:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8005b72:	e003      	b.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0xc34>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b74:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005b78:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);

  }
#endif /* CEC */

  return status;
 8005b7c:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
}
 8005b80:	4618      	mov	r0, r3
 8005b82:	37a8      	adds	r7, #168	@ 0xa8
 8005b84:	46bd      	mov	sp, r7
 8005b86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b8a:	bf00      	nop
 8005b8c:	44020c00 	.word	0x44020c00

08005b90 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 8005b90:	b480      	push	{r7}
 8005b92:	b08b      	sub	sp, #44	@ 0x2c
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8005b98:	4bae      	ldr	r3, [pc, #696]	@ (8005e54 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005b9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ba0:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8005ba2:	4bac      	ldr	r3, [pc, #688]	@ (8005e54 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005ba4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ba6:	f003 0303 	and.w	r3, r3, #3
 8005baa:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8005bac:	4ba9      	ldr	r3, [pc, #676]	@ (8005e54 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005bae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bb0:	0a1b      	lsrs	r3, r3, #8
 8005bb2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005bb6:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8005bb8:	4ba6      	ldr	r3, [pc, #664]	@ (8005e54 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005bba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bbc:	091b      	lsrs	r3, r3, #4
 8005bbe:	f003 0301 	and.w	r3, r3, #1
 8005bc2:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8005bc4:	4ba3      	ldr	r3, [pc, #652]	@ (8005e54 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005bc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bc8:	08db      	lsrs	r3, r3, #3
 8005bca:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005bce:	697a      	ldr	r2, [r7, #20]
 8005bd0:	fb02 f303 	mul.w	r3, r2, r3
 8005bd4:	ee07 3a90 	vmov	s15, r3
 8005bd8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005bdc:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8005be0:	69bb      	ldr	r3, [r7, #24]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	f000 8126 	beq.w	8005e34 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 8005be8:	69fb      	ldr	r3, [r7, #28]
 8005bea:	2b03      	cmp	r3, #3
 8005bec:	d053      	beq.n	8005c96 <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 8005bee:	69fb      	ldr	r3, [r7, #28]
 8005bf0:	2b03      	cmp	r3, #3
 8005bf2:	d86f      	bhi.n	8005cd4 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 8005bf4:	69fb      	ldr	r3, [r7, #28]
 8005bf6:	2b01      	cmp	r3, #1
 8005bf8:	d003      	beq.n	8005c02 <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 8005bfa:	69fb      	ldr	r3, [r7, #28]
 8005bfc:	2b02      	cmp	r3, #2
 8005bfe:	d02b      	beq.n	8005c58 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8005c00:	e068      	b.n	8005cd4 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005c02:	4b94      	ldr	r3, [pc, #592]	@ (8005e54 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	08db      	lsrs	r3, r3, #3
 8005c08:	f003 0303 	and.w	r3, r3, #3
 8005c0c:	4a92      	ldr	r2, [pc, #584]	@ (8005e58 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8005c0e:	fa22 f303 	lsr.w	r3, r2, r3
 8005c12:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	ee07 3a90 	vmov	s15, r3
 8005c1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c1e:	69bb      	ldr	r3, [r7, #24]
 8005c20:	ee07 3a90 	vmov	s15, r3
 8005c24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c28:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c2c:	6a3b      	ldr	r3, [r7, #32]
 8005c2e:	ee07 3a90 	vmov	s15, r3
 8005c32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c36:	ed97 6a04 	vldr	s12, [r7, #16]
 8005c3a:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8005e5c <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8005c3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005c4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c52:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8005c56:	e068      	b.n	8005d2a <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8005c58:	69bb      	ldr	r3, [r7, #24]
 8005c5a:	ee07 3a90 	vmov	s15, r3
 8005c5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c62:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8005e60 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 8005c66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c6a:	6a3b      	ldr	r3, [r7, #32]
 8005c6c:	ee07 3a90 	vmov	s15, r3
 8005c70:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c74:	ed97 6a04 	vldr	s12, [r7, #16]
 8005c78:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005e5c <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8005c7c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c80:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c84:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005c88:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c90:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8005c94:	e049      	b.n	8005d2a <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8005c96:	69bb      	ldr	r3, [r7, #24]
 8005c98:	ee07 3a90 	vmov	s15, r3
 8005c9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ca0:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8005e64 <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 8005ca4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ca8:	6a3b      	ldr	r3, [r7, #32]
 8005caa:	ee07 3a90 	vmov	s15, r3
 8005cae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005cb2:	ed97 6a04 	vldr	s12, [r7, #16]
 8005cb6:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8005e5c <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8005cba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005cbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005cc2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005cc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005cca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cce:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8005cd2:	e02a      	b.n	8005d2a <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005cd4:	4b5f      	ldr	r3, [pc, #380]	@ (8005e54 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	08db      	lsrs	r3, r3, #3
 8005cda:	f003 0303 	and.w	r3, r3, #3
 8005cde:	4a5e      	ldr	r2, [pc, #376]	@ (8005e58 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8005ce0:	fa22 f303 	lsr.w	r3, r2, r3
 8005ce4:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	ee07 3a90 	vmov	s15, r3
 8005cec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005cf0:	69bb      	ldr	r3, [r7, #24]
 8005cf2:	ee07 3a90 	vmov	s15, r3
 8005cf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005cfa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005cfe:	6a3b      	ldr	r3, [r7, #32]
 8005d00:	ee07 3a90 	vmov	s15, r3
 8005d04:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d08:	ed97 6a04 	vldr	s12, [r7, #16]
 8005d0c:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8005e5c <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8005d10:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005d14:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005d18:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005d1c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005d20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d24:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8005d28:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005d2a:	4b4a      	ldr	r3, [pc, #296]	@ (8005e54 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d32:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005d36:	d121      	bne.n	8005d7c <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8005d38:	4b46      	ldr	r3, [pc, #280]	@ (8005e54 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005d3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d017      	beq.n	8005d74 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005d44:	4b43      	ldr	r3, [pc, #268]	@ (8005e54 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005d46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d48:	0a5b      	lsrs	r3, r3, #9
 8005d4a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005d4e:	ee07 3a90 	vmov	s15, r3
 8005d52:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 8005d56:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005d5a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8005d5e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005d62:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005d66:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005d6a:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	601a      	str	r2, [r3, #0]
 8005d72:	e006      	b.n	8005d82 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2200      	movs	r2, #0
 8005d78:	601a      	str	r2, [r3, #0]
 8005d7a:	e002      	b.n	8005d82 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2200      	movs	r2, #0
 8005d80:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005d82:	4b34      	ldr	r3, [pc, #208]	@ (8005e54 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d8a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005d8e:	d121      	bne.n	8005dd4 <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8005d90:	4b30      	ldr	r3, [pc, #192]	@ (8005e54 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005d92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d017      	beq.n	8005dcc <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005d9c:	4b2d      	ldr	r3, [pc, #180]	@ (8005e54 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005d9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005da0:	0c1b      	lsrs	r3, r3, #16
 8005da2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005da6:	ee07 3a90 	vmov	s15, r3
 8005daa:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 8005dae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005db2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8005db6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005dba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005dbe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005dc2:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	605a      	str	r2, [r3, #4]
 8005dca:	e006      	b.n	8005dda <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2200      	movs	r2, #0
 8005dd0:	605a      	str	r2, [r3, #4]
 8005dd2:	e002      	b.n	8005dda <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005dda:	4b1e      	ldr	r3, [pc, #120]	@ (8005e54 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005de2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005de6:	d121      	bne.n	8005e2c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8005de8:	4b1a      	ldr	r3, [pc, #104]	@ (8005e54 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005dea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d017      	beq.n	8005e24 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005df4:	4b17      	ldr	r3, [pc, #92]	@ (8005e54 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005df6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005df8:	0e1b      	lsrs	r3, r3, #24
 8005dfa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005dfe:	ee07 3a90 	vmov	s15, r3
 8005e02:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 8005e06:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005e0a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8005e0e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005e12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005e16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005e1a:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8005e22:	e010      	b.n	8005e46 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2200      	movs	r2, #0
 8005e28:	609a      	str	r2, [r3, #8]
}
 8005e2a:	e00c      	b.n	8005e46 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2200      	movs	r2, #0
 8005e30:	609a      	str	r2, [r3, #8]
}
 8005e32:	e008      	b.n	8005e46 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2200      	movs	r2, #0
 8005e38:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2200      	movs	r2, #0
 8005e44:	609a      	str	r2, [r3, #8]
}
 8005e46:	bf00      	nop
 8005e48:	372c      	adds	r7, #44	@ 0x2c
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e50:	4770      	bx	lr
 8005e52:	bf00      	nop
 8005e54:	44020c00 	.word	0x44020c00
 8005e58:	03d09000 	.word	0x03d09000
 8005e5c:	46000000 	.word	0x46000000
 8005e60:	4a742400 	.word	0x4a742400
 8005e64:	4bb71b00 	.word	0x4bb71b00

08005e68 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b08b      	sub	sp, #44	@ 0x2c
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8005e70:	4bae      	ldr	r3, [pc, #696]	@ (800612c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005e72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e78:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8005e7a:	4bac      	ldr	r3, [pc, #688]	@ (800612c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005e7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e7e:	f003 0303 	and.w	r3, r3, #3
 8005e82:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 8005e84:	4ba9      	ldr	r3, [pc, #676]	@ (800612c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005e86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e88:	0a1b      	lsrs	r3, r3, #8
 8005e8a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005e8e:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8005e90:	4ba6      	ldr	r3, [pc, #664]	@ (800612c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005e92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e94:	091b      	lsrs	r3, r3, #4
 8005e96:	f003 0301 	and.w	r3, r3, #1
 8005e9a:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8005e9c:	4ba3      	ldr	r3, [pc, #652]	@ (800612c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005e9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ea0:	08db      	lsrs	r3, r3, #3
 8005ea2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005ea6:	697a      	ldr	r2, [r7, #20]
 8005ea8:	fb02 f303 	mul.w	r3, r2, r3
 8005eac:	ee07 3a90 	vmov	s15, r3
 8005eb0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005eb4:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 8005eb8:	69bb      	ldr	r3, [r7, #24]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	f000 8126 	beq.w	800610c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 8005ec0:	69fb      	ldr	r3, [r7, #28]
 8005ec2:	2b03      	cmp	r3, #3
 8005ec4:	d053      	beq.n	8005f6e <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 8005ec6:	69fb      	ldr	r3, [r7, #28]
 8005ec8:	2b03      	cmp	r3, #3
 8005eca:	d86f      	bhi.n	8005fac <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 8005ecc:	69fb      	ldr	r3, [r7, #28]
 8005ece:	2b01      	cmp	r3, #1
 8005ed0:	d003      	beq.n	8005eda <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 8005ed2:	69fb      	ldr	r3, [r7, #28]
 8005ed4:	2b02      	cmp	r3, #2
 8005ed6:	d02b      	beq.n	8005f30 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8005ed8:	e068      	b.n	8005fac <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005eda:	4b94      	ldr	r3, [pc, #592]	@ (800612c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	08db      	lsrs	r3, r3, #3
 8005ee0:	f003 0303 	and.w	r3, r3, #3
 8005ee4:	4a92      	ldr	r2, [pc, #584]	@ (8006130 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8005ee6:	fa22 f303 	lsr.w	r3, r2, r3
 8005eea:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	ee07 3a90 	vmov	s15, r3
 8005ef2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ef6:	69bb      	ldr	r3, [r7, #24]
 8005ef8:	ee07 3a90 	vmov	s15, r3
 8005efc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f00:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f04:	6a3b      	ldr	r3, [r7, #32]
 8005f06:	ee07 3a90 	vmov	s15, r3
 8005f0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f0e:	ed97 6a04 	vldr	s12, [r7, #16]
 8005f12:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8006134 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8005f16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f1e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005f22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f2a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8005f2e:	e068      	b.n	8006002 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8005f30:	69bb      	ldr	r3, [r7, #24]
 8005f32:	ee07 3a90 	vmov	s15, r3
 8005f36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f3a:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8006138 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 8005f3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f42:	6a3b      	ldr	r3, [r7, #32]
 8005f44:	ee07 3a90 	vmov	s15, r3
 8005f48:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f4c:	ed97 6a04 	vldr	s12, [r7, #16]
 8005f50:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006134 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8005f54:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f58:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f5c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005f60:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f64:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f68:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8005f6c:	e049      	b.n	8006002 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8005f6e:	69bb      	ldr	r3, [r7, #24]
 8005f70:	ee07 3a90 	vmov	s15, r3
 8005f74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f78:	eddf 6a70 	vldr	s13, [pc, #448]	@ 800613c <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 8005f7c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f80:	6a3b      	ldr	r3, [r7, #32]
 8005f82:	ee07 3a90 	vmov	s15, r3
 8005f86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f8a:	ed97 6a04 	vldr	s12, [r7, #16]
 8005f8e:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8006134 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8005f92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f9a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005f9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005fa2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005fa6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8005faa:	e02a      	b.n	8006002 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005fac:	4b5f      	ldr	r3, [pc, #380]	@ (800612c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	08db      	lsrs	r3, r3, #3
 8005fb2:	f003 0303 	and.w	r3, r3, #3
 8005fb6:	4a5e      	ldr	r2, [pc, #376]	@ (8006130 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8005fb8:	fa22 f303 	lsr.w	r3, r2, r3
 8005fbc:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	ee07 3a90 	vmov	s15, r3
 8005fc4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005fc8:	69bb      	ldr	r3, [r7, #24]
 8005fca:	ee07 3a90 	vmov	s15, r3
 8005fce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005fd6:	6a3b      	ldr	r3, [r7, #32]
 8005fd8:	ee07 3a90 	vmov	s15, r3
 8005fdc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005fe0:	ed97 6a04 	vldr	s12, [r7, #16]
 8005fe4:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8006134 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8005fe8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005fec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005ff0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005ff4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005ff8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ffc:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006000:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006002:	4b4a      	ldr	r3, [pc, #296]	@ (800612c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800600a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800600e:	d121      	bne.n	8006054 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8006010:	4b46      	ldr	r3, [pc, #280]	@ (800612c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006012:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006014:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006018:	2b00      	cmp	r3, #0
 800601a:	d017      	beq.n	800604c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800601c:	4b43      	ldr	r3, [pc, #268]	@ (800612c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800601e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006020:	0a5b      	lsrs	r3, r3, #9
 8006022:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006026:	ee07 3a90 	vmov	s15, r3
 800602a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 800602e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006032:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8006036:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800603a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800603e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006042:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	601a      	str	r2, [r3, #0]
 800604a:	e006      	b.n	800605a <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2200      	movs	r2, #0
 8006050:	601a      	str	r2, [r3, #0]
 8006052:	e002      	b.n	800605a <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2200      	movs	r2, #0
 8006058:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800605a:	4b34      	ldr	r3, [pc, #208]	@ (800612c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006062:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006066:	d121      	bne.n	80060ac <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8006068:	4b30      	ldr	r3, [pc, #192]	@ (800612c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800606a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800606c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006070:	2b00      	cmp	r3, #0
 8006072:	d017      	beq.n	80060a4 <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006074:	4b2d      	ldr	r3, [pc, #180]	@ (800612c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006076:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006078:	0c1b      	lsrs	r3, r3, #16
 800607a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800607e:	ee07 3a90 	vmov	s15, r3
 8006082:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 8006086:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800608a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800608e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006092:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006096:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800609a:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	605a      	str	r2, [r3, #4]
 80060a2:	e006      	b.n	80060b2 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2200      	movs	r2, #0
 80060a8:	605a      	str	r2, [r3, #4]
 80060aa:	e002      	b.n	80060b2 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2200      	movs	r2, #0
 80060b0:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80060b2:	4b1e      	ldr	r3, [pc, #120]	@ (800612c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80060ba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80060be:	d121      	bne.n	8006104 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 80060c0:	4b1a      	ldr	r3, [pc, #104]	@ (800612c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80060c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d017      	beq.n	80060fc <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80060cc:	4b17      	ldr	r3, [pc, #92]	@ (800612c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80060ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060d0:	0e1b      	lsrs	r3, r3, #24
 80060d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80060d6:	ee07 3a90 	vmov	s15, r3
 80060da:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 80060de:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80060e2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80060e6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80060ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80060ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80060f2:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80060fa:	e010      	b.n	800611e <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	2200      	movs	r2, #0
 8006100:	609a      	str	r2, [r3, #8]
}
 8006102:	e00c      	b.n	800611e <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2200      	movs	r2, #0
 8006108:	609a      	str	r2, [r3, #8]
}
 800610a:	e008      	b.n	800611e <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2200      	movs	r2, #0
 8006110:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2200      	movs	r2, #0
 8006116:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2200      	movs	r2, #0
 800611c:	609a      	str	r2, [r3, #8]
}
 800611e:	bf00      	nop
 8006120:	372c      	adds	r7, #44	@ 0x2c
 8006122:	46bd      	mov	sp, r7
 8006124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006128:	4770      	bx	lr
 800612a:	bf00      	nop
 800612c:	44020c00 	.word	0x44020c00
 8006130:	03d09000 	.word	0x03d09000
 8006134:	46000000 	.word	0x46000000
 8006138:	4a742400 	.word	0x4a742400
 800613c:	4bb71b00 	.word	0x4bb71b00

08006140 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8006140:	b580      	push	{r7, lr}
 8006142:	b08c      	sub	sp, #48	@ 0x30
 8006144:	af00      	add	r7, sp, #0
 8006146:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 800614a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800614e:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 8006152:	430b      	orrs	r3, r1
 8006154:	d14b      	bne.n	80061ee <HAL_RCCEx_GetPeriphCLKFreq+0xae>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8006156:	4bc4      	ldr	r3, [pc, #784]	@ (8006468 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8006158:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800615c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006160:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8006162:	4bc1      	ldr	r3, [pc, #772]	@ (8006468 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8006164:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006168:	f003 0302 	and.w	r3, r3, #2
 800616c:	2b02      	cmp	r3, #2
 800616e:	d108      	bne.n	8006182 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8006170:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006172:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006176:	d104      	bne.n	8006182 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8006178:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800617c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800617e:	f000 bf14 	b.w	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8006182:	4bb9      	ldr	r3, [pc, #740]	@ (8006468 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8006184:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006188:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800618c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006190:	d108      	bne.n	80061a4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 8006192:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006194:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006198:	d104      	bne.n	80061a4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 800619a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800619e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80061a0:	f000 bf03 	b.w	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 80061a4:	4bb0      	ldr	r3, [pc, #704]	@ (8006468 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80061b0:	d119      	bne.n	80061e6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 80061b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061b4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80061b8:	d115      	bne.n	80061e6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80061ba:	4bab      	ldr	r3, [pc, #684]	@ (8006468 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80061bc:	69db      	ldr	r3, [r3, #28]
 80061be:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 80061c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80061c6:	d30a      	bcc.n	80061de <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 80061c8:	4ba7      	ldr	r3, [pc, #668]	@ (8006468 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80061ca:	69db      	ldr	r3, [r3, #28]
 80061cc:	0a1b      	lsrs	r3, r3, #8
 80061ce:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80061d2:	4aa6      	ldr	r2, [pc, #664]	@ (800646c <HAL_RCCEx_GetPeriphCLKFreq+0x32c>)
 80061d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80061d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80061da:	f000 bee6 	b.w	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
      }
      else
      {
        frequency = 0U;
 80061de:	2300      	movs	r3, #0
 80061e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80061e2:	f000 bee2 	b.w	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 80061e6:	2300      	movs	r3, #0
 80061e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80061ea:	f000 bede 	b.w	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 80061ee:	e9d7 2300 	ldrd	r2, r3, [r7]
 80061f2:	f5a3 5180 	sub.w	r1, r3, #4096	@ 0x1000
 80061f6:	ea52 0301 	orrs.w	r3, r2, r1
 80061fa:	f000 838e 	beq.w	800691a <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
 80061fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006202:	2a01      	cmp	r2, #1
 8006204:	f573 5380 	sbcs.w	r3, r3, #4096	@ 0x1000
 8006208:	f080 86cc 	bcs.w	8006fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800620c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006210:	f5a3 7100 	sub.w	r1, r3, #512	@ 0x200
 8006214:	ea52 0301 	orrs.w	r3, r2, r1
 8006218:	f000 82aa 	beq.w	8006770 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 800621c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006220:	2a01      	cmp	r2, #1
 8006222:	f573 7300 	sbcs.w	r3, r3, #512	@ 0x200
 8006226:	f080 86bd 	bcs.w	8006fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800622a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800622e:	f1a3 0110 	sub.w	r1, r3, #16
 8006232:	ea52 0301 	orrs.w	r3, r2, r1
 8006236:	f000 8681 	beq.w	8006f3c <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
 800623a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800623e:	2a01      	cmp	r2, #1
 8006240:	f173 0310 	sbcs.w	r3, r3, #16
 8006244:	f080 86ae 	bcs.w	8006fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8006248:	e9d7 2300 	ldrd	r2, r3, [r7]
 800624c:	1f19      	subs	r1, r3, #4
 800624e:	ea52 0301 	orrs.w	r3, r2, r1
 8006252:	f000 84b1 	beq.w	8006bb8 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
 8006256:	e9d7 2300 	ldrd	r2, r3, [r7]
 800625a:	2a01      	cmp	r2, #1
 800625c:	f173 0304 	sbcs.w	r3, r3, #4
 8006260:	f080 86a0 	bcs.w	8006fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8006264:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006268:	f102 4160 	add.w	r1, r2, #3758096384	@ 0xe0000000
 800626c:	430b      	orrs	r3, r1
 800626e:	f000 85aa 	beq.w	8006dc6 <HAL_RCCEx_GetPeriphCLKFreq+0xc86>
 8006272:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006276:	497e      	ldr	r1, [pc, #504]	@ (8006470 <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 8006278:	428a      	cmp	r2, r1
 800627a:	f173 0300 	sbcs.w	r3, r3, #0
 800627e:	f080 8691 	bcs.w	8006fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8006282:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006286:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 800628a:	430b      	orrs	r3, r1
 800628c:	f000 8532 	beq.w	8006cf4 <HAL_RCCEx_GetPeriphCLKFreq+0xbb4>
 8006290:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006294:	4977      	ldr	r1, [pc, #476]	@ (8006474 <HAL_RCCEx_GetPeriphCLKFreq+0x334>)
 8006296:	428a      	cmp	r2, r1
 8006298:	f173 0300 	sbcs.w	r3, r3, #0
 800629c:	f080 8682 	bcs.w	8006fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80062a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80062a4:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 80062a8:	430b      	orrs	r3, r1
 80062aa:	f000 84bc 	beq.w	8006c26 <HAL_RCCEx_GetPeriphCLKFreq+0xae6>
 80062ae:	e9d7 2300 	ldrd	r2, r3, [r7]
 80062b2:	4971      	ldr	r1, [pc, #452]	@ (8006478 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 80062b4:	428a      	cmp	r2, r1
 80062b6:	f173 0300 	sbcs.w	r3, r3, #0
 80062ba:	f080 8673 	bcs.w	8006fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80062be:	e9d7 2300 	ldrd	r2, r3, [r7]
 80062c2:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 80062c6:	430b      	orrs	r3, r1
 80062c8:	f000 85f2 	beq.w	8006eb0 <HAL_RCCEx_GetPeriphCLKFreq+0xd70>
 80062cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80062d0:	496a      	ldr	r1, [pc, #424]	@ (800647c <HAL_RCCEx_GetPeriphCLKFreq+0x33c>)
 80062d2:	428a      	cmp	r2, r1
 80062d4:	f173 0300 	sbcs.w	r3, r3, #0
 80062d8:	f080 8664 	bcs.w	8006fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80062dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80062e0:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 80062e4:	430b      	orrs	r3, r1
 80062e6:	f000 81e5 	beq.w	80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0x574>
 80062ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 80062ee:	4964      	ldr	r1, [pc, #400]	@ (8006480 <HAL_RCCEx_GetPeriphCLKFreq+0x340>)
 80062f0:	428a      	cmp	r2, r1
 80062f2:	f173 0300 	sbcs.w	r3, r3, #0
 80062f6:	f080 8655 	bcs.w	8006fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80062fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80062fe:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 8006302:	430b      	orrs	r3, r1
 8006304:	f000 83cc 	beq.w	8006aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8006308:	e9d7 2300 	ldrd	r2, r3, [r7]
 800630c:	495d      	ldr	r1, [pc, #372]	@ (8006484 <HAL_RCCEx_GetPeriphCLKFreq+0x344>)
 800630e:	428a      	cmp	r2, r1
 8006310:	f173 0300 	sbcs.w	r3, r3, #0
 8006314:	f080 8646 	bcs.w	8006fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8006318:	e9d7 2300 	ldrd	r2, r3, [r7]
 800631c:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8006320:	430b      	orrs	r3, r1
 8006322:	f000 8331 	beq.w	8006988 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
 8006326:	e9d7 2300 	ldrd	r2, r3, [r7]
 800632a:	4957      	ldr	r1, [pc, #348]	@ (8006488 <HAL_RCCEx_GetPeriphCLKFreq+0x348>)
 800632c:	428a      	cmp	r2, r1
 800632e:	f173 0300 	sbcs.w	r3, r3, #0
 8006332:	f080 8637 	bcs.w	8006fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8006336:	e9d7 2300 	ldrd	r2, r3, [r7]
 800633a:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800633e:	430b      	orrs	r3, r1
 8006340:	f000 82bb 	beq.w	80068ba <HAL_RCCEx_GetPeriphCLKFreq+0x77a>
 8006344:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006348:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 800634c:	f173 0300 	sbcs.w	r3, r3, #0
 8006350:	f080 8628 	bcs.w	8006fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8006354:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006358:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800635c:	430b      	orrs	r3, r1
 800635e:	f000 826d 	beq.w	800683c <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
 8006362:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006366:	f244 0101 	movw	r1, #16385	@ 0x4001
 800636a:	428a      	cmp	r2, r1
 800636c:	f173 0300 	sbcs.w	r3, r3, #0
 8006370:	f080 8618 	bcs.w	8006fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8006374:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006378:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800637c:	430b      	orrs	r3, r1
 800637e:	f000 821e 	beq.w	80067be <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
 8006382:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006386:	f242 0101 	movw	r1, #8193	@ 0x2001
 800638a:	428a      	cmp	r2, r1
 800638c:	f173 0300 	sbcs.w	r3, r3, #0
 8006390:	f080 8608 	bcs.w	8006fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8006394:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006398:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800639c:	430b      	orrs	r3, r1
 800639e:	f000 8137 	beq.w	8006610 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 80063a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80063a6:	f241 0101 	movw	r1, #4097	@ 0x1001
 80063aa:	428a      	cmp	r2, r1
 80063ac:	f173 0300 	sbcs.w	r3, r3, #0
 80063b0:	f080 85f8 	bcs.w	8006fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80063b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80063b8:	1f11      	subs	r1, r2, #4
 80063ba:	430b      	orrs	r3, r1
 80063bc:	f000 80d2 	beq.w	8006564 <HAL_RCCEx_GetPeriphCLKFreq+0x424>
 80063c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80063c4:	2a05      	cmp	r2, #5
 80063c6:	f173 0300 	sbcs.w	r3, r3, #0
 80063ca:	f080 85eb 	bcs.w	8006fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80063ce:	e9d7 2300 	ldrd	r2, r3, [r7]
 80063d2:	1e51      	subs	r1, r2, #1
 80063d4:	430b      	orrs	r3, r1
 80063d6:	d006      	beq.n	80063e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
 80063d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80063dc:	1e91      	subs	r1, r2, #2
 80063de:	430b      	orrs	r3, r1
 80063e0:	d06c      	beq.n	80064bc <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 80063e2:	f000 bddf 	b.w	8006fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
        break;
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80063e6:	4b20      	ldr	r3, [pc, #128]	@ (8006468 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80063e8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80063ec:	f003 0307 	and.w	r3, r3, #7
 80063f0:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 80063f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d104      	bne.n	8006402 <HAL_RCCEx_GetPeriphCLKFreq+0x2c2>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 80063f8:	f7fe fd7a 	bl	8004ef0 <HAL_RCC_GetPCLK2Freq>
 80063fc:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 80063fe:	f000 bdd4 	b.w	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 8006402:	4b19      	ldr	r3, [pc, #100]	@ (8006468 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800640a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800640e:	d10a      	bne.n	8006426 <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
 8006410:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006412:	2b01      	cmp	r3, #1
 8006414:	d107      	bne.n	8006426 <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006416:	f107 030c 	add.w	r3, r7, #12
 800641a:	4618      	mov	r0, r3
 800641c:	f7ff fd24 	bl	8005e68 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006420:	693b      	ldr	r3, [r7, #16]
 8006422:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006424:	e048      	b.n	80064b8 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8006426:	4b10      	ldr	r3, [pc, #64]	@ (8006468 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f003 0302 	and.w	r3, r3, #2
 800642e:	2b02      	cmp	r3, #2
 8006430:	d10c      	bne.n	800644c <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 8006432:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006434:	2b03      	cmp	r3, #3
 8006436:	d109      	bne.n	800644c <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006438:	4b0b      	ldr	r3, [pc, #44]	@ (8006468 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	08db      	lsrs	r3, r3, #3
 800643e:	f003 0303 	and.w	r3, r3, #3
 8006442:	4a12      	ldr	r2, [pc, #72]	@ (800648c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006444:	fa22 f303 	lsr.w	r3, r2, r3
 8006448:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800644a:	e035      	b.n	80064b8 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 800644c:	4b06      	ldr	r3, [pc, #24]	@ (8006468 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006454:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006458:	d11c      	bne.n	8006494 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 800645a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800645c:	2b04      	cmp	r3, #4
 800645e:	d119      	bne.n	8006494 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
          frequency = CSI_VALUE;
 8006460:	4b0b      	ldr	r3, [pc, #44]	@ (8006490 <HAL_RCCEx_GetPeriphCLKFreq+0x350>)
 8006462:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006464:	e028      	b.n	80064b8 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
 8006466:	bf00      	nop
 8006468:	44020c00 	.word	0x44020c00
 800646c:	016e3600 	.word	0x016e3600
 8006470:	20000001 	.word	0x20000001
 8006474:	10000001 	.word	0x10000001
 8006478:	08000001 	.word	0x08000001
 800647c:	04000001 	.word	0x04000001
 8006480:	00200001 	.word	0x00200001
 8006484:	00040001 	.word	0x00040001
 8006488:	00020001 	.word	0x00020001
 800648c:	03d09000 	.word	0x03d09000
 8006490:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8006494:	4b9f      	ldr	r3, [pc, #636]	@ (8006714 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8006496:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800649a:	f003 0302 	and.w	r3, r3, #2
 800649e:	2b02      	cmp	r3, #2
 80064a0:	d106      	bne.n	80064b0 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
 80064a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064a4:	2b05      	cmp	r3, #5
 80064a6:	d103      	bne.n	80064b0 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
          frequency = LSE_VALUE;
 80064a8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80064ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80064ae:	e003      	b.n	80064b8 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
          frequency = 0U;
 80064b0:	2300      	movs	r3, #0
 80064b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80064b4:	f000 bd79 	b.w	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80064b8:	f000 bd77 	b.w	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80064bc:	4b95      	ldr	r3, [pc, #596]	@ (8006714 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80064be:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80064c2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80064c6:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 80064c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d104      	bne.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0x398>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80064ce:	f7fe fcf9 	bl	8004ec4 <HAL_RCC_GetPCLK1Freq>
 80064d2:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 80064d4:	f000 bd69 	b.w	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 80064d8:	4b8e      	ldr	r3, [pc, #568]	@ (8006714 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80064e0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80064e4:	d10a      	bne.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 80064e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064e8:	2b08      	cmp	r3, #8
 80064ea:	d107      	bne.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80064ec:	f107 030c 	add.w	r3, r7, #12
 80064f0:	4618      	mov	r0, r3
 80064f2:	f7ff fcb9 	bl	8005e68 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80064f6:	693b      	ldr	r3, [r7, #16]
 80064f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80064fa:	e031      	b.n	8006560 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 80064fc:	4b85      	ldr	r3, [pc, #532]	@ (8006714 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f003 0302 	and.w	r3, r3, #2
 8006504:	2b02      	cmp	r3, #2
 8006506:	d10c      	bne.n	8006522 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8006508:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800650a:	2b18      	cmp	r3, #24
 800650c:	d109      	bne.n	8006522 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800650e:	4b81      	ldr	r3, [pc, #516]	@ (8006714 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	08db      	lsrs	r3, r3, #3
 8006514:	f003 0303 	and.w	r3, r3, #3
 8006518:	4a7f      	ldr	r2, [pc, #508]	@ (8006718 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 800651a:	fa22 f303 	lsr.w	r3, r2, r3
 800651e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006520:	e01e      	b.n	8006560 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 8006522:	4b7c      	ldr	r3, [pc, #496]	@ (8006714 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800652a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800652e:	d105      	bne.n	800653c <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
 8006530:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006532:	2b20      	cmp	r3, #32
 8006534:	d102      	bne.n	800653c <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
          frequency = CSI_VALUE;
 8006536:	4b79      	ldr	r3, [pc, #484]	@ (800671c <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8006538:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800653a:	e011      	b.n	8006560 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 800653c:	4b75      	ldr	r3, [pc, #468]	@ (8006714 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800653e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006542:	f003 0302 	and.w	r3, r3, #2
 8006546:	2b02      	cmp	r3, #2
 8006548:	d106      	bne.n	8006558 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 800654a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800654c:	2b28      	cmp	r3, #40	@ 0x28
 800654e:	d103      	bne.n	8006558 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          frequency = LSE_VALUE;
 8006550:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006554:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006556:	e003      	b.n	8006560 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
          frequency = 0U;
 8006558:	2300      	movs	r3, #0
 800655a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800655c:	f000 bd25 	b.w	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8006560:	f000 bd23 	b.w	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8006564:	4b6b      	ldr	r3, [pc, #428]	@ (8006714 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8006566:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800656a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800656e:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8006570:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006572:	2b00      	cmp	r3, #0
 8006574:	d104      	bne.n	8006580 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8006576:	f7fe fca5 	bl	8004ec4 <HAL_RCC_GetPCLK1Freq>
 800657a:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 800657c:	f000 bd15 	b.w	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 8006580:	4b64      	ldr	r3, [pc, #400]	@ (8006714 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006588:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800658c:	d10a      	bne.n	80065a4 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
 800658e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006590:	2b40      	cmp	r3, #64	@ 0x40
 8006592:	d107      	bne.n	80065a4 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006594:	f107 030c 	add.w	r3, r7, #12
 8006598:	4618      	mov	r0, r3
 800659a:	f7ff fc65 	bl	8005e68 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800659e:	693b      	ldr	r3, [r7, #16]
 80065a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80065a2:	e033      	b.n	800660c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 80065a4:	4b5b      	ldr	r3, [pc, #364]	@ (8006714 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f003 0302 	and.w	r3, r3, #2
 80065ac:	2b02      	cmp	r3, #2
 80065ae:	d10c      	bne.n	80065ca <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 80065b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065b2:	2bc0      	cmp	r3, #192	@ 0xc0
 80065b4:	d109      	bne.n	80065ca <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80065b6:	4b57      	ldr	r3, [pc, #348]	@ (8006714 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	08db      	lsrs	r3, r3, #3
 80065bc:	f003 0303 	and.w	r3, r3, #3
 80065c0:	4a55      	ldr	r2, [pc, #340]	@ (8006718 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 80065c2:	fa22 f303 	lsr.w	r3, r2, r3
 80065c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80065c8:	e020      	b.n	800660c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 80065ca:	4b52      	ldr	r3, [pc, #328]	@ (8006714 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80065d2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80065d6:	d106      	bne.n	80065e6 <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
 80065d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80065de:	d102      	bne.n	80065e6 <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
          frequency = CSI_VALUE;
 80065e0:	4b4e      	ldr	r3, [pc, #312]	@ (800671c <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 80065e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80065e4:	e012      	b.n	800660c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 80065e6:	4b4b      	ldr	r3, [pc, #300]	@ (8006714 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80065e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80065ec:	f003 0302 	and.w	r3, r3, #2
 80065f0:	2b02      	cmp	r3, #2
 80065f2:	d107      	bne.n	8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
 80065f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065f6:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80065fa:	d103      	bne.n	8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
          frequency = LSE_VALUE;
 80065fc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006600:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006602:	e003      	b.n	800660c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
          frequency = 0U;
 8006604:	2300      	movs	r3, #0
 8006606:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006608:	f000 bccf 	b.w	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800660c:	f000 bccd 	b.w	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8006610:	4b40      	ldr	r3, [pc, #256]	@ (8006714 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8006612:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006616:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800661a:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 800661c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800661e:	2b00      	cmp	r3, #0
 8006620:	d104      	bne.n	800662c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8006622:	f7fe fc7b 	bl	8004f1c <HAL_RCC_GetPCLK3Freq>
 8006626:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8006628:	f000 bcbf 	b.w	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 800662c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800662e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006632:	d108      	bne.n	8006646 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006634:	f107 030c 	add.w	r3, r7, #12
 8006638:	4618      	mov	r0, r3
 800663a:	f7ff fc15 	bl	8005e68 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800663e:	693b      	ldr	r3, [r7, #16]
 8006640:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006642:	f000 bcb2 	b.w	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8006646:	4b33      	ldr	r3, [pc, #204]	@ (8006714 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f003 0302 	and.w	r3, r3, #2
 800664e:	2b02      	cmp	r3, #2
 8006650:	d10d      	bne.n	800666e <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
 8006652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006654:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006658:	d109      	bne.n	800666e <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800665a:	4b2e      	ldr	r3, [pc, #184]	@ (8006714 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	08db      	lsrs	r3, r3, #3
 8006660:	f003 0303 	and.w	r3, r3, #3
 8006664:	4a2c      	ldr	r2, [pc, #176]	@ (8006718 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8006666:	fa22 f303 	lsr.w	r3, r2, r3
 800666a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800666c:	e020      	b.n	80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 800666e:	4b29      	ldr	r3, [pc, #164]	@ (8006714 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006676:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800667a:	d106      	bne.n	800668a <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
 800667c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800667e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006682:	d102      	bne.n	800668a <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
          frequency = CSI_VALUE;
 8006684:	4b25      	ldr	r3, [pc, #148]	@ (800671c <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8006686:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006688:	e012      	b.n	80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 800668a:	4b22      	ldr	r3, [pc, #136]	@ (8006714 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800668c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006690:	f003 0302 	and.w	r3, r3, #2
 8006694:	2b02      	cmp	r3, #2
 8006696:	d107      	bne.n	80066a8 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
 8006698:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800669a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800669e:	d103      	bne.n	80066a8 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
          frequency = LSE_VALUE;
 80066a0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80066a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80066a6:	e003      	b.n	80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
          frequency = 0U;
 80066a8:	2300      	movs	r3, #0
 80066aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80066ac:	f000 bc7d 	b.w	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80066b0:	f000 bc7b 	b.w	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 80066b4:	4b17      	ldr	r3, [pc, #92]	@ (8006714 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80066b6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80066ba:	f003 0307 	and.w	r3, r3, #7
 80066be:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 80066c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d104      	bne.n	80066d0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 80066c6:	f7fe fbe1 	bl	8004e8c <HAL_RCC_GetHCLKFreq>
 80066ca:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 80066cc:	f000 bc6d 	b.w	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 80066d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066d2:	2b01      	cmp	r3, #1
 80066d4:	d104      	bne.n	80066e0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
          frequency = HAL_RCC_GetSysClockFreq();
 80066d6:	f7fe faad 	bl	8004c34 <HAL_RCC_GetSysClockFreq>
 80066da:	62f8      	str	r0, [r7, #44]	@ 0x2c
        break;
 80066dc:	f000 bc65 	b.w	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 80066e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066e2:	2b02      	cmp	r3, #2
 80066e4:	d108      	bne.n	80066f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80066e6:	f107 030c 	add.w	r3, r7, #12
 80066ea:	4618      	mov	r0, r3
 80066ec:	f7ff fbbc 	bl	8005e68 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80066f0:	697b      	ldr	r3, [r7, #20]
 80066f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80066f4:	f000 bc59 	b.w	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 80066f8:	4b06      	ldr	r3, [pc, #24]	@ (8006714 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006700:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006704:	d10e      	bne.n	8006724 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 8006706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006708:	2b03      	cmp	r3, #3
 800670a:	d10b      	bne.n	8006724 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
          frequency = HSE_VALUE;
 800670c:	4b04      	ldr	r3, [pc, #16]	@ (8006720 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800670e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006710:	e02c      	b.n	800676c <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
 8006712:	bf00      	nop
 8006714:	44020c00 	.word	0x44020c00
 8006718:	03d09000 	.word	0x03d09000
 800671c:	003d0900 	.word	0x003d0900
 8006720:	016e3600 	.word	0x016e3600
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8006724:	4b95      	ldr	r3, [pc, #596]	@ (800697c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	f003 0302 	and.w	r3, r3, #2
 800672c:	2b02      	cmp	r3, #2
 800672e:	d10c      	bne.n	800674a <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
 8006730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006732:	2b04      	cmp	r3, #4
 8006734:	d109      	bne.n	800674a <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006736:	4b91      	ldr	r3, [pc, #580]	@ (800697c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	08db      	lsrs	r3, r3, #3
 800673c:	f003 0303 	and.w	r3, r3, #3
 8006740:	4a8f      	ldr	r2, [pc, #572]	@ (8006980 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006742:	fa22 f303 	lsr.w	r3, r2, r3
 8006746:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006748:	e010      	b.n	800676c <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 800674a:	4b8c      	ldr	r3, [pc, #560]	@ (800697c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006752:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006756:	d105      	bne.n	8006764 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
 8006758:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800675a:	2b05      	cmp	r3, #5
 800675c:	d102      	bne.n	8006764 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
          frequency = CSI_VALUE;
 800675e:	4b89      	ldr	r3, [pc, #548]	@ (8006984 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8006760:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006762:	e003      	b.n	800676c <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
          frequency = 0U;
 8006764:	2300      	movs	r3, #0
 8006766:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006768:	f000 bc1f 	b.w	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800676c:	f000 bc1d 	b.w	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8006770:	4b82      	ldr	r3, [pc, #520]	@ (800697c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006772:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006776:	f003 0308 	and.w	r3, r3, #8
 800677a:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 800677c:	4b7f      	ldr	r3, [pc, #508]	@ (800697c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800677e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006782:	f003 0302 	and.w	r3, r3, #2
 8006786:	2b02      	cmp	r3, #2
 8006788:	d106      	bne.n	8006798 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 800678a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800678c:	2b00      	cmp	r3, #0
 800678e:	d103      	bne.n	8006798 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        {
          frequency = LSE_VALUE;
 8006790:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006794:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006796:	e011      	b.n	80067bc <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 8006798:	4b78      	ldr	r3, [pc, #480]	@ (800697c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800679a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800679e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80067a2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80067a6:	d106      	bne.n	80067b6 <HAL_RCCEx_GetPeriphCLKFreq+0x676>
 80067a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067aa:	2b08      	cmp	r3, #8
 80067ac:	d103      	bne.n	80067b6 <HAL_RCCEx_GetPeriphCLKFreq+0x676>
        {
          frequency = LSI_VALUE;
 80067ae:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80067b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80067b4:	e002      	b.n	80067bc <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 80067b6:	2300      	movs	r3, #0
 80067b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 80067ba:	e3f6      	b.n	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80067bc:	e3f5      	b.n	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80067be:	4b6f      	ldr	r3, [pc, #444]	@ (800697c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80067c0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80067c4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80067c8:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 80067ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d103      	bne.n	80067d8 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80067d0:	f7fe fb78 	bl	8004ec4 <HAL_RCC_GetPCLK1Freq>
 80067d4:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 80067d6:	e3e8      	b.n	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL2R)
 80067d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80067de:	d107      	bne.n	80067f0 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80067e0:	f107 030c 	add.w	r3, r7, #12
 80067e4:	4618      	mov	r0, r3
 80067e6:	f7ff fb3f 	bl	8005e68 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80067ea:	697b      	ldr	r3, [r7, #20]
 80067ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80067ee:	e3dc      	b.n	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 80067f0:	4b62      	ldr	r3, [pc, #392]	@ (800697c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f003 0302 	and.w	r3, r3, #2
 80067f8:	2b02      	cmp	r3, #2
 80067fa:	d10d      	bne.n	8006818 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
 80067fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067fe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006802:	d109      	bne.n	8006818 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006804:	4b5d      	ldr	r3, [pc, #372]	@ (800697c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	08db      	lsrs	r3, r3, #3
 800680a:	f003 0303 	and.w	r3, r3, #3
 800680e:	4a5c      	ldr	r2, [pc, #368]	@ (8006980 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006810:	fa22 f303 	lsr.w	r3, r2, r3
 8006814:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006816:	e010      	b.n	800683a <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8006818:	4b58      	ldr	r3, [pc, #352]	@ (800697c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006820:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006824:	d106      	bne.n	8006834 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
 8006826:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006828:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800682c:	d102      	bne.n	8006834 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
          frequency = CSI_VALUE;
 800682e:	4b55      	ldr	r3, [pc, #340]	@ (8006984 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8006830:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006832:	e002      	b.n	800683a <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
          frequency = 0U;
 8006834:	2300      	movs	r3, #0
 8006836:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006838:	e3b7      	b.n	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800683a:	e3b6      	b.n	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800683c:	4b4f      	ldr	r3, [pc, #316]	@ (800697c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800683e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006842:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8006846:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8006848:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800684a:	2b00      	cmp	r3, #0
 800684c:	d103      	bne.n	8006856 <HAL_RCCEx_GetPeriphCLKFreq+0x716>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800684e:	f7fe fb39 	bl	8004ec4 <HAL_RCC_GetPCLK1Freq>
 8006852:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8006854:	e3a9      	b.n	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL2R)
 8006856:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006858:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800685c:	d107      	bne.n	800686e <HAL_RCCEx_GetPeriphCLKFreq+0x72e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800685e:	f107 030c 	add.w	r3, r7, #12
 8006862:	4618      	mov	r0, r3
 8006864:	f7ff fb00 	bl	8005e68 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8006868:	697b      	ldr	r3, [r7, #20]
 800686a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800686c:	e39d      	b.n	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 800686e:	4b43      	ldr	r3, [pc, #268]	@ (800697c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f003 0302 	and.w	r3, r3, #2
 8006876:	2b02      	cmp	r3, #2
 8006878:	d10d      	bne.n	8006896 <HAL_RCCEx_GetPeriphCLKFreq+0x756>
 800687a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800687c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006880:	d109      	bne.n	8006896 <HAL_RCCEx_GetPeriphCLKFreq+0x756>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006882:	4b3e      	ldr	r3, [pc, #248]	@ (800697c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	08db      	lsrs	r3, r3, #3
 8006888:	f003 0303 	and.w	r3, r3, #3
 800688c:	4a3c      	ldr	r2, [pc, #240]	@ (8006980 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800688e:	fa22 f303 	lsr.w	r3, r2, r3
 8006892:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006894:	e010      	b.n	80068b8 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 8006896:	4b39      	ldr	r3, [pc, #228]	@ (800697c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800689e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80068a2:	d106      	bne.n	80068b2 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
 80068a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068a6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80068aa:	d102      	bne.n	80068b2 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          frequency = CSI_VALUE;
 80068ac:	4b35      	ldr	r3, [pc, #212]	@ (8006984 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 80068ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80068b0:	e002      	b.n	80068b8 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          frequency = 0U;
 80068b2:	2300      	movs	r3, #0
 80068b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80068b6:	e378      	b.n	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80068b8:	e377      	b.n	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 80068ba:	4b30      	ldr	r3, [pc, #192]	@ (800697c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80068bc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80068c0:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 80068c4:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 80068c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d103      	bne.n	80068d4 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80068cc:	f7fe fafa 	bl	8004ec4 <HAL_RCC_GetPCLK1Freq>
 80068d0:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 80068d2:	e36a      	b.n	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL2R)
 80068d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068d6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80068da:	d107      	bne.n	80068ec <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80068dc:	f107 030c 	add.w	r3, r7, #12
 80068e0:	4618      	mov	r0, r3
 80068e2:	f7ff fac1 	bl	8005e68 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80068e6:	697b      	ldr	r3, [r7, #20]
 80068e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80068ea:	e35e      	b.n	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 80068ec:	4b23      	ldr	r3, [pc, #140]	@ (800697c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f003 0302 	and.w	r3, r3, #2
 80068f4:	2b02      	cmp	r3, #2
 80068f6:	d10d      	bne.n	8006914 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
 80068f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068fa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80068fe:	d109      	bne.n	8006914 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006900:	4b1e      	ldr	r3, [pc, #120]	@ (800697c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	08db      	lsrs	r3, r3, #3
 8006906:	f003 0303 	and.w	r3, r3, #3
 800690a:	4a1d      	ldr	r2, [pc, #116]	@ (8006980 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800690c:	fa22 f303 	lsr.w	r3, r2, r3
 8006910:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006912:	e34a      	b.n	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8006914:	2300      	movs	r3, #0
 8006916:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006918:	e347      	b.n	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(I3C2)
      case RCC_PERIPHCLK_I3C2:
        /* Get the current I3C2 source */
        srcclk = __HAL_RCC_GET_I3C2_SOURCE();
 800691a:	4b18      	ldr	r3, [pc, #96]	@ (800697c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800691c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006920:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8006924:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (srcclk == RCC_I3C2CLKSOURCE_PCLK3)
 8006926:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006928:	2b00      	cmp	r3, #0
 800692a:	d103      	bne.n	8006934 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800692c:	f7fe faf6 	bl	8004f1c <HAL_RCC_GetPCLK3Freq>
 8006930:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8006932:	e33a      	b.n	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C2CLKSOURCE_PLL2R)
 8006934:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006936:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800693a:	d107      	bne.n	800694c <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800693c:	f107 030c 	add.w	r3, r7, #12
 8006940:	4618      	mov	r0, r3
 8006942:	f7ff fa91 	bl	8005e68 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8006946:	697b      	ldr	r3, [r7, #20]
 8006948:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800694a:	e32e      	b.n	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C2CLKSOURCE_HSI))
 800694c:	4b0b      	ldr	r3, [pc, #44]	@ (800697c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f003 0302 	and.w	r3, r3, #2
 8006954:	2b02      	cmp	r3, #2
 8006956:	d10d      	bne.n	8006974 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
 8006958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800695a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800695e:	d109      	bne.n	8006974 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006960:	4b06      	ldr	r3, [pc, #24]	@ (800697c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	08db      	lsrs	r3, r3, #3
 8006966:	f003 0303 	and.w	r3, r3, #3
 800696a:	4a05      	ldr	r2, [pc, #20]	@ (8006980 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800696c:	fa22 f303 	lsr.w	r3, r2, r3
 8006970:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006972:	e31a      	b.n	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8006974:	2300      	movs	r3, #0
 8006976:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006978:	e317      	b.n	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800697a:	bf00      	nop
 800697c:	44020c00 	.word	0x44020c00
 8006980:	03d09000 	.word	0x03d09000
 8006984:	003d0900 	.word	0x003d0900
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8006988:	4b9b      	ldr	r3, [pc, #620]	@ (8006bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800698a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800698e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006992:	62bb      	str	r3, [r7, #40]	@ 0x28

        switch (srcclk)
 8006994:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006996:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800699a:	d044      	beq.n	8006a26 <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 800699c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800699e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80069a2:	d879      	bhi.n	8006a98 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 80069a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80069aa:	d02d      	beq.n	8006a08 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 80069ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80069b2:	d871      	bhi.n	8006a98 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 80069b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069b6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80069ba:	d017      	beq.n	80069ec <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
 80069bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069be:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80069c2:	d869      	bhi.n	8006a98 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 80069c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d004      	beq.n	80069d4 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 80069ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80069d0:	d004      	beq.n	80069dc <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
 80069d2:	e061      	b.n	8006a98 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 80069d4:	f7fe faa2 	bl	8004f1c <HAL_RCC_GetPCLK3Freq>
 80069d8:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 80069da:	e060      	b.n	8006a9e <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80069dc:	f107 030c 	add.w	r3, r7, #12
 80069e0:	4618      	mov	r0, r3
 80069e2:	f7ff fa41 	bl	8005e68 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80069ea:	e058      	b.n	8006a9e <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
            break;
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80069ec:	4b82      	ldr	r3, [pc, #520]	@ (8006bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80069ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80069f2:	f003 0302 	and.w	r3, r3, #2
 80069f6:	2b02      	cmp	r3, #2
 80069f8:	d103      	bne.n	8006a02 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
            {
              frequency = LSE_VALUE;
 80069fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80069fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8006a00:	e04d      	b.n	8006a9e <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 8006a02:	2300      	movs	r3, #0
 8006a04:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006a06:	e04a      	b.n	8006a9e <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8006a08:	4b7b      	ldr	r3, [pc, #492]	@ (8006bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8006a0a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006a0e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006a12:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006a16:	d103      	bne.n	8006a20 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
            {
              frequency = LSI_VALUE;
 8006a18:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006a1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8006a1e:	e03e      	b.n	8006a9e <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 8006a20:	2300      	movs	r3, #0
 8006a22:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006a24:	e03b      	b.n	8006a9e <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006a26:	4b74      	ldr	r3, [pc, #464]	@ (8006bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8006a28:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006a2c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006a30:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006a32:	4b71      	ldr	r3, [pc, #452]	@ (8006bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	f003 0302 	and.w	r3, r3, #2
 8006a3a:	2b02      	cmp	r3, #2
 8006a3c:	d10c      	bne.n	8006a58 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
 8006a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d109      	bne.n	8006a58 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006a44:	4b6c      	ldr	r3, [pc, #432]	@ (8006bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	08db      	lsrs	r3, r3, #3
 8006a4a:	f003 0303 	and.w	r3, r3, #3
 8006a4e:	4a6b      	ldr	r2, [pc, #428]	@ (8006bfc <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 8006a50:	fa22 f303 	lsr.w	r3, r2, r3
 8006a54:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006a56:	e01e      	b.n	8006a96 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006a58:	4b67      	ldr	r3, [pc, #412]	@ (8006bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006a60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a64:	d106      	bne.n	8006a74 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
 8006a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a6c:	d102      	bne.n	8006a74 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8006a6e:	4b64      	ldr	r3, [pc, #400]	@ (8006c00 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 8006a70:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006a72:	e010      	b.n	8006a96 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006a74:	4b60      	ldr	r3, [pc, #384]	@ (8006bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a7c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006a80:	d106      	bne.n	8006a90 <HAL_RCCEx_GetPeriphCLKFreq+0x950>
 8006a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a84:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006a88:	d102      	bne.n	8006a90 <HAL_RCCEx_GetPeriphCLKFreq+0x950>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8006a8a:	4b5e      	ldr	r3, [pc, #376]	@ (8006c04 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8006a8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006a8e:	e002      	b.n	8006a96 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8006a90:	2300      	movs	r3, #0
 8006a92:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8006a94:	e003      	b.n	8006a9e <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
 8006a96:	e002      	b.n	8006a9e <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          default :
          {
            frequency = 0U;
 8006a98:	2300      	movs	r3, #0
 8006a9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006a9c:	bf00      	nop
          }
        }
        break;
 8006a9e:	e284      	b.n	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8006aa0:	4b55      	ldr	r3, [pc, #340]	@ (8006bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8006aa2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006aa6:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8006aaa:	62bb      	str	r3, [r7, #40]	@ 0x28

        switch (srcclk)
 8006aac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006aae:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006ab2:	d044      	beq.n	8006b3e <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
 8006ab4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ab6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006aba:	d879      	bhi.n	8006bb0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8006abc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006abe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006ac2:	d02d      	beq.n	8006b20 <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>
 8006ac4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ac6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006aca:	d871      	bhi.n	8006bb0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8006acc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ace:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006ad2:	d017      	beq.n	8006b04 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
 8006ad4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ad6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006ada:	d869      	bhi.n	8006bb0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8006adc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d004      	beq.n	8006aec <HAL_RCCEx_GetPeriphCLKFreq+0x9ac>
 8006ae2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ae4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ae8:	d004      	beq.n	8006af4 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 8006aea:	e061      	b.n	8006bb0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 8006aec:	f7fe f9ea 	bl	8004ec4 <HAL_RCC_GetPCLK1Freq>
 8006af0:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 8006af2:	e060      	b.n	8006bb6 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006af4:	f107 030c 	add.w	r3, r7, #12
 8006af8:	4618      	mov	r0, r3
 8006afa:	f7ff f9b5 	bl	8005e68 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006b02:	e058      	b.n	8006bb6 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
            break;
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006b04:	4b3c      	ldr	r3, [pc, #240]	@ (8006bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8006b06:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006b0a:	f003 0302 	and.w	r3, r3, #2
 8006b0e:	2b02      	cmp	r3, #2
 8006b10:	d103      	bne.n	8006b1a <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            {
              frequency = LSE_VALUE;
 8006b12:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b16:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8006b18:	e04d      	b.n	8006bb6 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006b1e:	e04a      	b.n	8006bb6 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8006b20:	4b35      	ldr	r3, [pc, #212]	@ (8006bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8006b22:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006b26:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006b2a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006b2e:	d103      	bne.n	8006b38 <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
            {
              frequency = LSI_VALUE;
 8006b30:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006b34:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8006b36:	e03e      	b.n	8006bb6 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 8006b38:	2300      	movs	r3, #0
 8006b3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006b3c:	e03b      	b.n	8006bb6 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006b3e:	4b2e      	ldr	r3, [pc, #184]	@ (8006bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8006b40:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006b44:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006b48:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006b4a:	4b2b      	ldr	r3, [pc, #172]	@ (8006bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f003 0302 	and.w	r3, r3, #2
 8006b52:	2b02      	cmp	r3, #2
 8006b54:	d10c      	bne.n	8006b70 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
 8006b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d109      	bne.n	8006b70 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006b5c:	4b26      	ldr	r3, [pc, #152]	@ (8006bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	08db      	lsrs	r3, r3, #3
 8006b62:	f003 0303 	and.w	r3, r3, #3
 8006b66:	4a25      	ldr	r2, [pc, #148]	@ (8006bfc <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 8006b68:	fa22 f303 	lsr.w	r3, r2, r3
 8006b6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006b6e:	e01e      	b.n	8006bae <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006b70:	4b21      	ldr	r3, [pc, #132]	@ (8006bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006b78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b7c:	d106      	bne.n	8006b8c <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 8006b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b84:	d102      	bne.n	8006b8c <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8006b86:	4b1e      	ldr	r3, [pc, #120]	@ (8006c00 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 8006b88:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006b8a:	e010      	b.n	8006bae <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006b8c:	4b1a      	ldr	r3, [pc, #104]	@ (8006bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b94:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006b98:	d106      	bne.n	8006ba8 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
 8006b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b9c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006ba0:	d102      	bne.n	8006ba8 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8006ba2:	4b18      	ldr	r3, [pc, #96]	@ (8006c04 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8006ba4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006ba6:	e002      	b.n	8006bae <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8006ba8:	2300      	movs	r3, #0
 8006baa:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8006bac:	e003      	b.n	8006bb6 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 8006bae:	e002      	b.n	8006bb6 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          default :
          {
            frequency = 0U;
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006bb4:	bf00      	nop
          }
        }
        break;
 8006bb6:	e1f8      	b.n	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8006bb8:	4b0f      	ldr	r3, [pc, #60]	@ (8006bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8006bba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006bbe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006bc2:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 8006bc4:	4b0c      	ldr	r3, [pc, #48]	@ (8006bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006bcc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006bd0:	d105      	bne.n	8006bde <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
 8006bd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d102      	bne.n	8006bde <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
        {
          frequency = HSE_VALUE;
 8006bd8:	4b0a      	ldr	r3, [pc, #40]	@ (8006c04 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8006bda:	62fb      	str	r3, [r7, #44]	@ 0x2c
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 8006bdc:	e1e5      	b.n	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 8006bde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006be0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006be4:	d110      	bne.n	8006c08 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006be6:	f107 0318 	add.w	r3, r7, #24
 8006bea:	4618      	mov	r0, r3
 8006bec:	f7fe ffd0 	bl	8005b90 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006bf0:	69fb      	ldr	r3, [r7, #28]
 8006bf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006bf4:	e1d9      	b.n	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8006bf6:	bf00      	nop
 8006bf8:	44020c00 	.word	0x44020c00
 8006bfc:	03d09000 	.word	0x03d09000
 8006c00:	003d0900 	.word	0x003d0900
 8006c04:	016e3600 	.word	0x016e3600
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 8006c08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c0a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c0e:	d107      	bne.n	8006c20 <HAL_RCCEx_GetPeriphCLKFreq+0xae0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006c10:	f107 030c 	add.w	r3, r7, #12
 8006c14:	4618      	mov	r0, r3
 8006c16:	f7ff f927 	bl	8005e68 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006c1a:	693b      	ldr	r3, [r7, #16]
 8006c1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006c1e:	e1c4      	b.n	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8006c20:	2300      	movs	r3, #0
 8006c22:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006c24:	e1c1      	b.n	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8006c26:	4b9d      	ldr	r3, [pc, #628]	@ (8006e9c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006c28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006c2c:	f003 0307 	and.w	r3, r3, #7
 8006c30:	62bb      	str	r3, [r7, #40]	@ 0x28
        switch (srcclk)
 8006c32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c34:	2b04      	cmp	r3, #4
 8006c36:	d859      	bhi.n	8006cec <HAL_RCCEx_GetPeriphCLKFreq+0xbac>
 8006c38:	a201      	add	r2, pc, #4	@ (adr r2, 8006c40 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8006c3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c3e:	bf00      	nop
 8006c40:	08006c55 	.word	0x08006c55
 8006c44:	08006c65 	.word	0x08006c65
 8006c48:	08006ced 	.word	0x08006ced
 8006c4c:	08006c75 	.word	0x08006c75
 8006c50:	08006c7b 	.word	0x08006c7b
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006c54:	f107 0318 	add.w	r3, r7, #24
 8006c58:	4618      	mov	r0, r3
 8006c5a:	f7fe ff99 	bl	8005b90 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8006c5e:	69fb      	ldr	r3, [r7, #28]
 8006c60:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006c62:	e046      	b.n	8006cf2 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006c64:	f107 030c 	add.w	r3, r7, #12
 8006c68:	4618      	mov	r0, r3
 8006c6a:	f7ff f8fd 	bl	8005e68 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006c72:	e03e      	b.n	8006cf2 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
            break;
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8006c74:	4b8a      	ldr	r3, [pc, #552]	@ (8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8006c76:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006c78:	e03b      	b.n	8006cf2 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006c7a:	4b88      	ldr	r3, [pc, #544]	@ (8006e9c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006c7c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006c80:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006c84:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006c86:	4b85      	ldr	r3, [pc, #532]	@ (8006e9c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f003 0302 	and.w	r3, r3, #2
 8006c8e:	2b02      	cmp	r3, #2
 8006c90:	d10c      	bne.n	8006cac <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 8006c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d109      	bne.n	8006cac <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006c98:	4b80      	ldr	r3, [pc, #512]	@ (8006e9c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	08db      	lsrs	r3, r3, #3
 8006c9e:	f003 0303 	and.w	r3, r3, #3
 8006ca2:	4a80      	ldr	r2, [pc, #512]	@ (8006ea4 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8006ca4:	fa22 f303 	lsr.w	r3, r2, r3
 8006ca8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006caa:	e01e      	b.n	8006cea <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006cac:	4b7b      	ldr	r3, [pc, #492]	@ (8006e9c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006cb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006cb8:	d106      	bne.n	8006cc8 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
 8006cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006cc0:	d102      	bne.n	8006cc8 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8006cc2:	4b79      	ldr	r3, [pc, #484]	@ (8006ea8 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8006cc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006cc6:	e010      	b.n	8006cea <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006cc8:	4b74      	ldr	r3, [pc, #464]	@ (8006e9c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006cd0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006cd4:	d106      	bne.n	8006ce4 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 8006cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cd8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006cdc:	d102      	bne.n	8006ce4 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8006cde:	4b73      	ldr	r3, [pc, #460]	@ (8006eac <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 8006ce0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006ce2:	e002      	b.n	8006cea <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8006ce8:	e003      	b.n	8006cf2 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
 8006cea:	e002      	b.n	8006cf2 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          default:
          {
            frequency = 0;
 8006cec:	2300      	movs	r3, #0
 8006cee:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006cf0:	bf00      	nop
          }
        }
        break;
 8006cf2:	e15a      	b.n	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8006cf4:	4b69      	ldr	r3, [pc, #420]	@ (8006e9c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006cf6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006cfa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006cfe:	62bb      	str	r3, [r7, #40]	@ 0x28
        switch (srcclk)
 8006d00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d02:	2b20      	cmp	r3, #32
 8006d04:	d022      	beq.n	8006d4c <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
 8006d06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d08:	2b20      	cmp	r3, #32
 8006d0a:	d858      	bhi.n	8006dbe <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 8006d0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d0e:	2b18      	cmp	r3, #24
 8006d10:	d019      	beq.n	8006d46 <HAL_RCCEx_GetPeriphCLKFreq+0xc06>
 8006d12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d14:	2b18      	cmp	r3, #24
 8006d16:	d852      	bhi.n	8006dbe <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 8006d18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d003      	beq.n	8006d26 <HAL_RCCEx_GetPeriphCLKFreq+0xbe6>
 8006d1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d20:	2b08      	cmp	r3, #8
 8006d22:	d008      	beq.n	8006d36 <HAL_RCCEx_GetPeriphCLKFreq+0xbf6>
 8006d24:	e04b      	b.n	8006dbe <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006d26:	f107 0318 	add.w	r3, r7, #24
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	f7fe ff30 	bl	8005b90 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8006d30:	69fb      	ldr	r3, [r7, #28]
 8006d32:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006d34:	e046      	b.n	8006dc4 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006d36:	f107 030c 	add.w	r3, r7, #12
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	f7ff f894 	bl	8005e68 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006d44:	e03e      	b.n	8006dc4 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
            break;
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8006d46:	4b56      	ldr	r3, [pc, #344]	@ (8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8006d48:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006d4a:	e03b      	b.n	8006dc4 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006d4c:	4b53      	ldr	r3, [pc, #332]	@ (8006e9c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006d4e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006d52:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006d56:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006d58:	4b50      	ldr	r3, [pc, #320]	@ (8006e9c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	f003 0302 	and.w	r3, r3, #2
 8006d60:	2b02      	cmp	r3, #2
 8006d62:	d10c      	bne.n	8006d7e <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 8006d64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d109      	bne.n	8006d7e <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006d6a:	4b4c      	ldr	r3, [pc, #304]	@ (8006e9c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	08db      	lsrs	r3, r3, #3
 8006d70:	f003 0303 	and.w	r3, r3, #3
 8006d74:	4a4b      	ldr	r2, [pc, #300]	@ (8006ea4 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8006d76:	fa22 f303 	lsr.w	r3, r2, r3
 8006d7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006d7c:	e01e      	b.n	8006dbc <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006d7e:	4b47      	ldr	r3, [pc, #284]	@ (8006e9c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006d86:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d8a:	d106      	bne.n	8006d9a <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
 8006d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d92:	d102      	bne.n	8006d9a <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8006d94:	4b44      	ldr	r3, [pc, #272]	@ (8006ea8 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8006d96:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006d98:	e010      	b.n	8006dbc <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006d9a:	4b40      	ldr	r3, [pc, #256]	@ (8006e9c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006da2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006da6:	d106      	bne.n	8006db6 <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
 8006da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006daa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006dae:	d102      	bne.n	8006db6 <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8006db0:	4b3e      	ldr	r3, [pc, #248]	@ (8006eac <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 8006db2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006db4:	e002      	b.n	8006dbc <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8006db6:	2300      	movs	r3, #0
 8006db8:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8006dba:	e003      	b.n	8006dc4 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
 8006dbc:	e002      	b.n	8006dc4 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          default:
          {
            frequency = 0;
 8006dbe:	2300      	movs	r3, #0
 8006dc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006dc2:	bf00      	nop
          }
        }
        break;
 8006dc4:	e0f1      	b.n	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8006dc6:	4b35      	ldr	r3, [pc, #212]	@ (8006e9c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006dc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006dcc:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8006dd0:	62bb      	str	r3, [r7, #40]	@ 0x28
        switch (srcclk)
 8006dd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dd4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006dd8:	d023      	beq.n	8006e22 <HAL_RCCEx_GetPeriphCLKFreq+0xce2>
 8006dda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ddc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006de0:	d858      	bhi.n	8006e94 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 8006de2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006de4:	2bc0      	cmp	r3, #192	@ 0xc0
 8006de6:	d019      	beq.n	8006e1c <HAL_RCCEx_GetPeriphCLKFreq+0xcdc>
 8006de8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dea:	2bc0      	cmp	r3, #192	@ 0xc0
 8006dec:	d852      	bhi.n	8006e94 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 8006dee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d003      	beq.n	8006dfc <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>
 8006df4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006df6:	2b40      	cmp	r3, #64	@ 0x40
 8006df8:	d008      	beq.n	8006e0c <HAL_RCCEx_GetPeriphCLKFreq+0xccc>
 8006dfa:	e04b      	b.n	8006e94 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006dfc:	f107 0318 	add.w	r3, r7, #24
 8006e00:	4618      	mov	r0, r3
 8006e02:	f7fe fec5 	bl	8005b90 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8006e06:	69fb      	ldr	r3, [r7, #28]
 8006e08:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006e0a:	e046      	b.n	8006e9a <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006e0c:	f107 030c 	add.w	r3, r7, #12
 8006e10:	4618      	mov	r0, r3
 8006e12:	f7ff f829 	bl	8005e68 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006e1a:	e03e      	b.n	8006e9a <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
            break;
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8006e1c:	4b20      	ldr	r3, [pc, #128]	@ (8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8006e1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006e20:	e03b      	b.n	8006e9a <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006e22:	4b1e      	ldr	r3, [pc, #120]	@ (8006e9c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006e24:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006e28:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006e2c:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006e2e:	4b1b      	ldr	r3, [pc, #108]	@ (8006e9c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f003 0302 	and.w	r3, r3, #2
 8006e36:	2b02      	cmp	r3, #2
 8006e38:	d10c      	bne.n	8006e54 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 8006e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d109      	bne.n	8006e54 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006e40:	4b16      	ldr	r3, [pc, #88]	@ (8006e9c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	08db      	lsrs	r3, r3, #3
 8006e46:	f003 0303 	and.w	r3, r3, #3
 8006e4a:	4a16      	ldr	r2, [pc, #88]	@ (8006ea4 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8006e4c:	fa22 f303 	lsr.w	r3, r2, r3
 8006e50:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006e52:	e01e      	b.n	8006e92 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006e54:	4b11      	ldr	r3, [pc, #68]	@ (8006e9c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006e5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e60:	d106      	bne.n	8006e70 <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
 8006e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e68:	d102      	bne.n	8006e70 <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8006e6a:	4b0f      	ldr	r3, [pc, #60]	@ (8006ea8 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8006e6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006e6e:	e010      	b.n	8006e92 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006e70:	4b0a      	ldr	r3, [pc, #40]	@ (8006e9c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e78:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006e7c:	d106      	bne.n	8006e8c <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
 8006e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e80:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006e84:	d102      	bne.n	8006e8c <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8006e86:	4b09      	ldr	r3, [pc, #36]	@ (8006eac <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 8006e88:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006e8a:	e002      	b.n	8006e92 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8006e90:	e003      	b.n	8006e9a <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
 8006e92:	e002      	b.n	8006e9a <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          default:
          {
            frequency = 0;
 8006e94:	2300      	movs	r3, #0
 8006e96:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006e98:	bf00      	nop
          }
        }
        break;
 8006e9a:	e086      	b.n	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8006e9c:	44020c00 	.word	0x44020c00
 8006ea0:	00bb8000 	.word	0x00bb8000
 8006ea4:	03d09000 	.word	0x03d09000
 8006ea8:	003d0900 	.word	0x003d0900
 8006eac:	016e3600 	.word	0x016e3600
        break;
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8006eb0:	4b40      	ldr	r3, [pc, #256]	@ (8006fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8006eb2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006eb6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006eba:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8006ebc:	4b3d      	ldr	r3, [pc, #244]	@ (8006fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006ec4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ec8:	d105      	bne.n	8006ed6 <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
 8006eca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d102      	bne.n	8006ed6 <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
        {
          frequency = HSI48_VALUE;
 8006ed0:	4b39      	ldr	r3, [pc, #228]	@ (8006fb8 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 8006ed2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006ed4:	e031      	b.n	8006f3a <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 8006ed6:	4b37      	ldr	r3, [pc, #220]	@ (8006fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ede:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006ee2:	d10a      	bne.n	8006efa <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
 8006ee4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ee6:	2b10      	cmp	r3, #16
 8006ee8:	d107      	bne.n	8006efa <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006eea:	f107 0318 	add.w	r3, r7, #24
 8006eee:	4618      	mov	r0, r3
 8006ef0:	f7fe fe4e 	bl	8005b90 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006ef4:	69fb      	ldr	r3, [r7, #28]
 8006ef6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006ef8:	e01f      	b.n	8006f3a <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 8006efa:	4b2e      	ldr	r3, [pc, #184]	@ (8006fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8006efc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006f00:	f003 0302 	and.w	r3, r3, #2
 8006f04:	2b02      	cmp	r3, #2
 8006f06:	d106      	bne.n	8006f16 <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
 8006f08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f0a:	2b20      	cmp	r3, #32
 8006f0c:	d103      	bne.n	8006f16 <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
        {
          frequency = LSE_VALUE;
 8006f0e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006f12:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006f14:	e011      	b.n	8006f3a <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 8006f16:	4b27      	ldr	r3, [pc, #156]	@ (8006fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8006f18:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006f1c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006f20:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006f24:	d106      	bne.n	8006f34 <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
 8006f26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f28:	2b30      	cmp	r3, #48	@ 0x30
 8006f2a:	d103      	bne.n	8006f34 <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
        {
          frequency = LSI_VALUE;
 8006f2c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006f30:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006f32:	e002      	b.n	8006f3a <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 8006f34:	2300      	movs	r3, #0
 8006f36:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 8006f38:	e037      	b.n	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8006f3a:	e036      	b.n	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8006f3c:	4b1d      	ldr	r3, [pc, #116]	@ (8006fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8006f3e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006f42:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006f46:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 8006f48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f4a:	2b10      	cmp	r3, #16
 8006f4c:	d107      	bne.n	8006f5e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006f4e:	f107 0318 	add.w	r3, r7, #24
 8006f52:	4618      	mov	r0, r3
 8006f54:	f7fe fe1c 	bl	8005b90 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006f58:	69fb      	ldr	r3, [r7, #28]
 8006f5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
          break;
 8006f5c:	e025      	b.n	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
          frequency = pll3_clocks.PLL3_Q_Frequency;
        }
#else
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL2Q))
 8006f5e:	4b15      	ldr	r3, [pc, #84]	@ (8006fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006f66:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006f6a:	d10a      	bne.n	8006f82 <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
 8006f6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f6e:	2b20      	cmp	r3, #32
 8006f70:	d107      	bne.n	8006f82 <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006f72:	f107 030c 	add.w	r3, r7, #12
 8006f76:	4618      	mov	r0, r3
 8006f78:	f7fe ff76 	bl	8005e68 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006f7c:	693b      	ldr	r3, [r7, #16]
 8006f7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006f80:	e00f      	b.n	8006fa2 <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 8006f82:	4b0c      	ldr	r3, [pc, #48]	@ (8006fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006f8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006f8e:	d105      	bne.n	8006f9c <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
 8006f90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f92:	2b30      	cmp	r3, #48	@ 0x30
 8006f94:	d102      	bne.n	8006f9c <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
        {
          frequency = HSI48_VALUE;
 8006f96:	4b08      	ldr	r3, [pc, #32]	@ (8006fb8 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 8006f98:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006f9a:	e002      	b.n	8006fa2 <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        break;
 8006fa0:	e003      	b.n	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8006fa2:	e002      	b.n	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      default:
        frequency = 0U;
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006fa8:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 8006faa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8006fac:	4618      	mov	r0, r3
 8006fae:	3730      	adds	r7, #48	@ 0x30
 8006fb0:	46bd      	mov	sp, r7
 8006fb2:	bd80      	pop	{r7, pc}
 8006fb4:	44020c00 	.word	0x44020c00
 8006fb8:	02dc6c00 	.word	0x02dc6c00

08006fbc <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b084      	sub	sp, #16
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 8006fc4:	4b48      	ldr	r3, [pc, #288]	@ (80070e8 <RCCEx_PLL2_Config+0x12c>)
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	4a47      	ldr	r2, [pc, #284]	@ (80070e8 <RCCEx_PLL2_Config+0x12c>)
 8006fca:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006fce:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006fd0:	f7fb fbb0 	bl	8002734 <HAL_GetTick>
 8006fd4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006fd6:	e008      	b.n	8006fea <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006fd8:	f7fb fbac 	bl	8002734 <HAL_GetTick>
 8006fdc:	4602      	mov	r2, r0
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	1ad3      	subs	r3, r2, r3
 8006fe2:	2b02      	cmp	r3, #2
 8006fe4:	d901      	bls.n	8006fea <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8006fe6:	2303      	movs	r3, #3
 8006fe8:	e07a      	b.n	80070e0 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006fea:	4b3f      	ldr	r3, [pc, #252]	@ (80070e8 <RCCEx_PLL2_Config+0x12c>)
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d1f0      	bne.n	8006fd8 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8006ff6:	4b3c      	ldr	r3, [pc, #240]	@ (80070e8 <RCCEx_PLL2_Config+0x12c>)
 8006ff8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ffa:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006ffe:	f023 0303 	bic.w	r3, r3, #3
 8007002:	687a      	ldr	r2, [r7, #4]
 8007004:	6811      	ldr	r1, [r2, #0]
 8007006:	687a      	ldr	r2, [r7, #4]
 8007008:	6852      	ldr	r2, [r2, #4]
 800700a:	0212      	lsls	r2, r2, #8
 800700c:	430a      	orrs	r2, r1
 800700e:	4936      	ldr	r1, [pc, #216]	@ (80070e8 <RCCEx_PLL2_Config+0x12c>)
 8007010:	4313      	orrs	r3, r2
 8007012:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	689b      	ldr	r3, [r3, #8]
 8007018:	3b01      	subs	r3, #1
 800701a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	68db      	ldr	r3, [r3, #12]
 8007022:	3b01      	subs	r3, #1
 8007024:	025b      	lsls	r3, r3, #9
 8007026:	b29b      	uxth	r3, r3
 8007028:	431a      	orrs	r2, r3
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	691b      	ldr	r3, [r3, #16]
 800702e:	3b01      	subs	r3, #1
 8007030:	041b      	lsls	r3, r3, #16
 8007032:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007036:	431a      	orrs	r2, r3
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	695b      	ldr	r3, [r3, #20]
 800703c:	3b01      	subs	r3, #1
 800703e:	061b      	lsls	r3, r3, #24
 8007040:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007044:	4928      	ldr	r1, [pc, #160]	@ (80070e8 <RCCEx_PLL2_Config+0x12c>)
 8007046:	4313      	orrs	r3, r2
 8007048:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800704a:	4b27      	ldr	r3, [pc, #156]	@ (80070e8 <RCCEx_PLL2_Config+0x12c>)
 800704c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800704e:	f023 020c 	bic.w	r2, r3, #12
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	699b      	ldr	r3, [r3, #24]
 8007056:	4924      	ldr	r1, [pc, #144]	@ (80070e8 <RCCEx_PLL2_Config+0x12c>)
 8007058:	4313      	orrs	r3, r2
 800705a:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 800705c:	4b22      	ldr	r3, [pc, #136]	@ (80070e8 <RCCEx_PLL2_Config+0x12c>)
 800705e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007060:	f023 0220 	bic.w	r2, r3, #32
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	69db      	ldr	r3, [r3, #28]
 8007068:	491f      	ldr	r1, [pc, #124]	@ (80070e8 <RCCEx_PLL2_Config+0x12c>)
 800706a:	4313      	orrs	r3, r2
 800706c:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 800706e:	4b1e      	ldr	r3, [pc, #120]	@ (80070e8 <RCCEx_PLL2_Config+0x12c>)
 8007070:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007076:	491c      	ldr	r1, [pc, #112]	@ (80070e8 <RCCEx_PLL2_Config+0x12c>)
 8007078:	4313      	orrs	r3, r2
 800707a:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 800707c:	4b1a      	ldr	r3, [pc, #104]	@ (80070e8 <RCCEx_PLL2_Config+0x12c>)
 800707e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007080:	4a19      	ldr	r2, [pc, #100]	@ (80070e8 <RCCEx_PLL2_Config+0x12c>)
 8007082:	f023 0310 	bic.w	r3, r3, #16
 8007086:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 8007088:	4b17      	ldr	r3, [pc, #92]	@ (80070e8 <RCCEx_PLL2_Config+0x12c>)
 800708a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800708c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007090:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8007094:	687a      	ldr	r2, [r7, #4]
 8007096:	6a12      	ldr	r2, [r2, #32]
 8007098:	00d2      	lsls	r2, r2, #3
 800709a:	4913      	ldr	r1, [pc, #76]	@ (80070e8 <RCCEx_PLL2_Config+0x12c>)
 800709c:	4313      	orrs	r3, r2
 800709e:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 80070a0:	4b11      	ldr	r3, [pc, #68]	@ (80070e8 <RCCEx_PLL2_Config+0x12c>)
 80070a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070a4:	4a10      	ldr	r2, [pc, #64]	@ (80070e8 <RCCEx_PLL2_Config+0x12c>)
 80070a6:	f043 0310 	orr.w	r3, r3, #16
 80070aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 80070ac:	4b0e      	ldr	r3, [pc, #56]	@ (80070e8 <RCCEx_PLL2_Config+0x12c>)
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	4a0d      	ldr	r2, [pc, #52]	@ (80070e8 <RCCEx_PLL2_Config+0x12c>)
 80070b2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80070b6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80070b8:	f7fb fb3c 	bl	8002734 <HAL_GetTick>
 80070bc:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80070be:	e008      	b.n	80070d2 <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80070c0:	f7fb fb38 	bl	8002734 <HAL_GetTick>
 80070c4:	4602      	mov	r2, r0
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	1ad3      	subs	r3, r2, r3
 80070ca:	2b02      	cmp	r3, #2
 80070cc:	d901      	bls.n	80070d2 <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 80070ce:	2303      	movs	r3, #3
 80070d0:	e006      	b.n	80070e0 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80070d2:	4b05      	ldr	r3, [pc, #20]	@ (80070e8 <RCCEx_PLL2_Config+0x12c>)
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d0f0      	beq.n	80070c0 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 80070de:	2300      	movs	r3, #0

}
 80070e0:	4618      	mov	r0, r3
 80070e2:	3710      	adds	r7, #16
 80070e4:	46bd      	mov	sp, r7
 80070e6:	bd80      	pop	{r7, pc}
 80070e8:	44020c00 	.word	0x44020c00

080070ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80070ec:	b580      	push	{r7, lr}
 80070ee:	b082      	sub	sp, #8
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d101      	bne.n	80070fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80070fa:	2301      	movs	r3, #1
 80070fc:	e042      	b.n	8007184 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007104:	2b00      	cmp	r3, #0
 8007106:	d106      	bne.n	8007116 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2200      	movs	r2, #0
 800710c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007110:	6878      	ldr	r0, [r7, #4]
 8007112:	f7fa fff9 	bl	8002108 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	2224      	movs	r2, #36	@ 0x24
 800711a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	681a      	ldr	r2, [r3, #0]
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f022 0201 	bic.w	r2, r2, #1
 800712c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007132:	2b00      	cmp	r3, #0
 8007134:	d002      	beq.n	800713c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007136:	6878      	ldr	r0, [r7, #4]
 8007138:	f000 fd52 	bl	8007be0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800713c:	6878      	ldr	r0, [r7, #4]
 800713e:	f000 fbd1 	bl	80078e4 <UART_SetConfig>
 8007142:	4603      	mov	r3, r0
 8007144:	2b01      	cmp	r3, #1
 8007146:	d101      	bne.n	800714c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007148:	2301      	movs	r3, #1
 800714a:	e01b      	b.n	8007184 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	685a      	ldr	r2, [r3, #4]
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800715a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	689a      	ldr	r2, [r3, #8]
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800716a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	681a      	ldr	r2, [r3, #0]
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	f042 0201 	orr.w	r2, r2, #1
 800717a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800717c:	6878      	ldr	r0, [r7, #4]
 800717e:	f000 fdd1 	bl	8007d24 <UART_CheckIdleState>
 8007182:	4603      	mov	r3, r0
}
 8007184:	4618      	mov	r0, r3
 8007186:	3708      	adds	r7, #8
 8007188:	46bd      	mov	sp, r7
 800718a:	bd80      	pop	{r7, pc}

0800718c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800718c:	b580      	push	{r7, lr}
 800718e:	b08a      	sub	sp, #40	@ 0x28
 8007190:	af02      	add	r7, sp, #8
 8007192:	60f8      	str	r0, [r7, #12]
 8007194:	60b9      	str	r1, [r7, #8]
 8007196:	603b      	str	r3, [r7, #0]
 8007198:	4613      	mov	r3, r2
 800719a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071a2:	2b20      	cmp	r3, #32
 80071a4:	f040 808b 	bne.w	80072be <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 80071a8:	68bb      	ldr	r3, [r7, #8]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d002      	beq.n	80071b4 <HAL_UART_Transmit+0x28>
 80071ae:	88fb      	ldrh	r3, [r7, #6]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d101      	bne.n	80071b8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80071b4:	2301      	movs	r3, #1
 80071b6:	e083      	b.n	80072c0 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	689b      	ldr	r3, [r3, #8]
 80071be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071c2:	2b80      	cmp	r3, #128	@ 0x80
 80071c4:	d107      	bne.n	80071d6 <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	689a      	ldr	r2, [r3, #8]
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80071d4:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	2200      	movs	r2, #0
 80071da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	2221      	movs	r2, #33	@ 0x21
 80071e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80071e6:	f7fb faa5 	bl	8002734 <HAL_GetTick>
 80071ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	88fa      	ldrh	r2, [r7, #6]
 80071f0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	88fa      	ldrh	r2, [r7, #6]
 80071f8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	689b      	ldr	r3, [r3, #8]
 8007200:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007204:	d108      	bne.n	8007218 <HAL_UART_Transmit+0x8c>
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	691b      	ldr	r3, [r3, #16]
 800720a:	2b00      	cmp	r3, #0
 800720c:	d104      	bne.n	8007218 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 800720e:	2300      	movs	r3, #0
 8007210:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007212:	68bb      	ldr	r3, [r7, #8]
 8007214:	61bb      	str	r3, [r7, #24]
 8007216:	e003      	b.n	8007220 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 8007218:	68bb      	ldr	r3, [r7, #8]
 800721a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800721c:	2300      	movs	r3, #0
 800721e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007220:	e030      	b.n	8007284 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007222:	683b      	ldr	r3, [r7, #0]
 8007224:	9300      	str	r3, [sp, #0]
 8007226:	697b      	ldr	r3, [r7, #20]
 8007228:	2200      	movs	r2, #0
 800722a:	2180      	movs	r1, #128	@ 0x80
 800722c:	68f8      	ldr	r0, [r7, #12]
 800722e:	f000 fe23 	bl	8007e78 <UART_WaitOnFlagUntilTimeout>
 8007232:	4603      	mov	r3, r0
 8007234:	2b00      	cmp	r3, #0
 8007236:	d005      	beq.n	8007244 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	2220      	movs	r2, #32
 800723c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8007240:	2303      	movs	r3, #3
 8007242:	e03d      	b.n	80072c0 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 8007244:	69fb      	ldr	r3, [r7, #28]
 8007246:	2b00      	cmp	r3, #0
 8007248:	d10b      	bne.n	8007262 <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800724a:	69bb      	ldr	r3, [r7, #24]
 800724c:	881b      	ldrh	r3, [r3, #0]
 800724e:	461a      	mov	r2, r3
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007258:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800725a:	69bb      	ldr	r3, [r7, #24]
 800725c:	3302      	adds	r3, #2
 800725e:	61bb      	str	r3, [r7, #24]
 8007260:	e007      	b.n	8007272 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007262:	69fb      	ldr	r3, [r7, #28]
 8007264:	781a      	ldrb	r2, [r3, #0]
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800726c:	69fb      	ldr	r3, [r7, #28]
 800726e:	3301      	adds	r3, #1
 8007270:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007278:	b29b      	uxth	r3, r3
 800727a:	3b01      	subs	r3, #1
 800727c:	b29a      	uxth	r2, r3
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800728a:	b29b      	uxth	r3, r3
 800728c:	2b00      	cmp	r3, #0
 800728e:	d1c8      	bne.n	8007222 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	9300      	str	r3, [sp, #0]
 8007294:	697b      	ldr	r3, [r7, #20]
 8007296:	2200      	movs	r2, #0
 8007298:	2140      	movs	r1, #64	@ 0x40
 800729a:	68f8      	ldr	r0, [r7, #12]
 800729c:	f000 fdec 	bl	8007e78 <UART_WaitOnFlagUntilTimeout>
 80072a0:	4603      	mov	r3, r0
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d005      	beq.n	80072b2 <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	2220      	movs	r2, #32
 80072aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80072ae:	2303      	movs	r3, #3
 80072b0:	e006      	b.n	80072c0 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	2220      	movs	r2, #32
 80072b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80072ba:	2300      	movs	r3, #0
 80072bc:	e000      	b.n	80072c0 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 80072be:	2302      	movs	r3, #2
  }
}
 80072c0:	4618      	mov	r0, r3
 80072c2:	3720      	adds	r7, #32
 80072c4:	46bd      	mov	sp, r7
 80072c6:	bd80      	pop	{r7, pc}

080072c8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80072c8:	b580      	push	{r7, lr}
 80072ca:	b0ae      	sub	sp, #184	@ 0xb8
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	69db      	ldr	r3, [r3, #28]
 80072d6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	689b      	ldr	r3, [r3, #8]
 80072ea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80072ee:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80072f2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80072f6:	4013      	ands	r3, r2
 80072f8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (errorflags == 0U)
 80072fc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007300:	2b00      	cmp	r3, #0
 8007302:	d11b      	bne.n	800733c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007304:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007308:	f003 0320 	and.w	r3, r3, #32
 800730c:	2b00      	cmp	r3, #0
 800730e:	d015      	beq.n	800733c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007310:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007314:	f003 0320 	and.w	r3, r3, #32
 8007318:	2b00      	cmp	r3, #0
 800731a:	d105      	bne.n	8007328 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800731c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007320:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007324:	2b00      	cmp	r3, #0
 8007326:	d009      	beq.n	800733c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800732c:	2b00      	cmp	r3, #0
 800732e:	f000 82ac 	beq.w	800788a <HAL_UART_IRQHandler+0x5c2>
      {
        huart->RxISR(huart);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007336:	6878      	ldr	r0, [r7, #4]
 8007338:	4798      	blx	r3
      }
      return;
 800733a:	e2a6      	b.n	800788a <HAL_UART_IRQHandler+0x5c2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800733c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007340:	2b00      	cmp	r3, #0
 8007342:	f000 80fd 	beq.w	8007540 <HAL_UART_IRQHandler+0x278>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007346:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800734a:	4b7a      	ldr	r3, [pc, #488]	@ (8007534 <HAL_UART_IRQHandler+0x26c>)
 800734c:	4013      	ands	r3, r2
 800734e:	2b00      	cmp	r3, #0
 8007350:	d106      	bne.n	8007360 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007352:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007356:	4b78      	ldr	r3, [pc, #480]	@ (8007538 <HAL_UART_IRQHandler+0x270>)
 8007358:	4013      	ands	r3, r2
 800735a:	2b00      	cmp	r3, #0
 800735c:	f000 80f0 	beq.w	8007540 <HAL_UART_IRQHandler+0x278>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007360:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007364:	f003 0301 	and.w	r3, r3, #1
 8007368:	2b00      	cmp	r3, #0
 800736a:	d011      	beq.n	8007390 <HAL_UART_IRQHandler+0xc8>
 800736c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007370:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007374:	2b00      	cmp	r3, #0
 8007376:	d00b      	beq.n	8007390 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	2201      	movs	r2, #1
 800737e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007386:	f043 0201 	orr.w	r2, r3, #1
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007390:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007394:	f003 0302 	and.w	r3, r3, #2
 8007398:	2b00      	cmp	r3, #0
 800739a:	d011      	beq.n	80073c0 <HAL_UART_IRQHandler+0xf8>
 800739c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80073a0:	f003 0301 	and.w	r3, r3, #1
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d00b      	beq.n	80073c0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	2202      	movs	r2, #2
 80073ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073b6:	f043 0204 	orr.w	r2, r3, #4
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80073c0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80073c4:	f003 0304 	and.w	r3, r3, #4
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d011      	beq.n	80073f0 <HAL_UART_IRQHandler+0x128>
 80073cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80073d0:	f003 0301 	and.w	r3, r3, #1
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d00b      	beq.n	80073f0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	2204      	movs	r2, #4
 80073de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073e6:	f043 0202 	orr.w	r2, r3, #2
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80073f0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80073f4:	f003 0308 	and.w	r3, r3, #8
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d017      	beq.n	800742c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80073fc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007400:	f003 0320 	and.w	r3, r3, #32
 8007404:	2b00      	cmp	r3, #0
 8007406:	d105      	bne.n	8007414 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007408:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800740c:	4b49      	ldr	r3, [pc, #292]	@ (8007534 <HAL_UART_IRQHandler+0x26c>)
 800740e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007410:	2b00      	cmp	r3, #0
 8007412:	d00b      	beq.n	800742c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	2208      	movs	r2, #8
 800741a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007422:	f043 0208 	orr.w	r2, r3, #8
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800742c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007430:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007434:	2b00      	cmp	r3, #0
 8007436:	d012      	beq.n	800745e <HAL_UART_IRQHandler+0x196>
 8007438:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800743c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007440:	2b00      	cmp	r3, #0
 8007442:	d00c      	beq.n	800745e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800744c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007454:	f043 0220 	orr.w	r2, r3, #32
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007464:	2b00      	cmp	r3, #0
 8007466:	f000 8212 	beq.w	800788e <HAL_UART_IRQHandler+0x5c6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800746a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800746e:	f003 0320 	and.w	r3, r3, #32
 8007472:	2b00      	cmp	r3, #0
 8007474:	d013      	beq.n	800749e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007476:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800747a:	f003 0320 	and.w	r3, r3, #32
 800747e:	2b00      	cmp	r3, #0
 8007480:	d105      	bne.n	800748e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007482:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007486:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800748a:	2b00      	cmp	r3, #0
 800748c:	d007      	beq.n	800749e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007492:	2b00      	cmp	r3, #0
 8007494:	d003      	beq.n	800749e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800749a:	6878      	ldr	r0, [r7, #4]
 800749c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074a4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	689b      	ldr	r3, [r3, #8]
 80074ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074b2:	2b40      	cmp	r3, #64	@ 0x40
 80074b4:	d005      	beq.n	80074c2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80074b6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80074ba:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d02e      	beq.n	8007520 <HAL_UART_IRQHandler+0x258>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80074c2:	6878      	ldr	r0, [r7, #4]
 80074c4:	f000 fd45 	bl	8007f52 <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	689b      	ldr	r3, [r3, #8]
 80074ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074d2:	2b40      	cmp	r3, #64	@ 0x40
 80074d4:	d120      	bne.n	8007518 <HAL_UART_IRQHandler+0x250>
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d017      	beq.n	8007510 <HAL_UART_IRQHandler+0x248>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80074e6:	4a15      	ldr	r2, [pc, #84]	@ (800753c <HAL_UART_IRQHandler+0x274>)
 80074e8:	66da      	str	r2, [r3, #108]	@ 0x6c

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80074f0:	4618      	mov	r0, r3
 80074f2:	f7fb fb5b 	bl	8002bac <HAL_DMA_Abort_IT>
 80074f6:	4603      	mov	r3, r0
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d019      	beq.n	8007530 <HAL_UART_IRQHandler+0x268>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007502:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007504:	687a      	ldr	r2, [r7, #4]
 8007506:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800750a:	4610      	mov	r0, r2
 800750c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800750e:	e00f      	b.n	8007530 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007510:	6878      	ldr	r0, [r7, #4]
 8007512:	f000 f9d1 	bl	80078b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007516:	e00b      	b.n	8007530 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007518:	6878      	ldr	r0, [r7, #4]
 800751a:	f000 f9cd 	bl	80078b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800751e:	e007      	b.n	8007530 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007520:	6878      	ldr	r0, [r7, #4]
 8007522:	f000 f9c9 	bl	80078b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2200      	movs	r2, #0
 800752a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800752e:	e1ae      	b.n	800788e <HAL_UART_IRQHandler+0x5c6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007530:	bf00      	nop
    return;
 8007532:	e1ac      	b.n	800788e <HAL_UART_IRQHandler+0x5c6>
 8007534:	10000001 	.word	0x10000001
 8007538:	04000120 	.word	0x04000120
 800753c:	0800801f 	.word	0x0800801f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007544:	2b01      	cmp	r3, #1
 8007546:	f040 8142 	bne.w	80077ce <HAL_UART_IRQHandler+0x506>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800754a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800754e:	f003 0310 	and.w	r3, r3, #16
 8007552:	2b00      	cmp	r3, #0
 8007554:	f000 813b 	beq.w	80077ce <HAL_UART_IRQHandler+0x506>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007558:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800755c:	f003 0310 	and.w	r3, r3, #16
 8007560:	2b00      	cmp	r3, #0
 8007562:	f000 8134 	beq.w	80077ce <HAL_UART_IRQHandler+0x506>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	2210      	movs	r2, #16
 800756c:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	689b      	ldr	r3, [r3, #8]
 8007574:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007578:	2b40      	cmp	r3, #64	@ 0x40
 800757a:	f040 80aa 	bne.w	80076d2 <HAL_UART_IRQHandler+0x40a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007588:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
      if ((nb_remaining_rx_data > 0U)
 800758c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8007590:	2b00      	cmp	r3, #0
 8007592:	f000 8084 	beq.w	800769e <HAL_UART_IRQHandler+0x3d6>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800759c:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 80075a0:	429a      	cmp	r2, r3
 80075a2:	d27c      	bcs.n	800769e <HAL_UART_IRQHandler+0x3d6>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 80075aa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80075b6:	2b81      	cmp	r3, #129	@ 0x81
 80075b8:	d060      	beq.n	800767c <HAL_UART_IRQHandler+0x3b4>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075c0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80075c2:	e853 3f00 	ldrex	r3, [r3]
 80075c6:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80075c8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80075ca:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80075ce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	461a      	mov	r2, r3
 80075d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80075dc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80075e0:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075e2:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80075e4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80075e8:	e841 2300 	strex	r3, r2, [r1]
 80075ec:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80075ee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d1e2      	bne.n	80075ba <HAL_UART_IRQHandler+0x2f2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	3308      	adds	r3, #8
 80075fa:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075fc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80075fe:	e853 3f00 	ldrex	r3, [r3]
 8007602:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007604:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007606:	f023 0301 	bic.w	r3, r3, #1
 800760a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	3308      	adds	r3, #8
 8007614:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8007618:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800761a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800761c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800761e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007620:	e841 2300 	strex	r3, r2, [r1]
 8007624:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007626:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007628:	2b00      	cmp	r3, #0
 800762a:	d1e3      	bne.n	80075f4 <HAL_UART_IRQHandler+0x32c>
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	2220      	movs	r2, #32
 8007630:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2200      	movs	r2, #0
 8007638:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007640:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007642:	e853 3f00 	ldrex	r3, [r3]
 8007646:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007648:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800764a:	f023 0310 	bic.w	r3, r3, #16
 800764e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	461a      	mov	r2, r3
 8007658:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800765c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800765e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007660:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007662:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007664:	e841 2300 	strex	r3, r2, [r1]
 8007668:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800766a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800766c:	2b00      	cmp	r3, #0
 800766e:	d1e4      	bne.n	800763a <HAL_UART_IRQHandler+0x372>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007676:	4618      	mov	r0, r3
 8007678:	f7fb fa1c 	bl	8002ab4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2202      	movs	r2, #2
 8007680:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800768e:	b29b      	uxth	r3, r3
 8007690:	1ad3      	subs	r3, r2, r3
 8007692:	b29b      	uxth	r3, r3
 8007694:	4619      	mov	r1, r3
 8007696:	6878      	ldr	r0, [r7, #4]
 8007698:	f000 f918 	bl	80078cc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800769c:	e0f9      	b.n	8007892 <HAL_UART_IRQHandler+0x5ca>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80076a4:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 80076a8:	429a      	cmp	r2, r3
 80076aa:	f040 80f2 	bne.w	8007892 <HAL_UART_IRQHandler+0x5ca>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80076b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80076b6:	2b81      	cmp	r3, #129	@ 0x81
 80076b8:	f040 80eb 	bne.w	8007892 <HAL_UART_IRQHandler+0x5ca>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2202      	movs	r2, #2
 80076c0:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80076c8:	4619      	mov	r1, r3
 80076ca:	6878      	ldr	r0, [r7, #4]
 80076cc:	f000 f8fe 	bl	80078cc <HAL_UARTEx_RxEventCallback>
      return;
 80076d0:	e0df      	b.n	8007892 <HAL_UART_IRQHandler+0x5ca>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80076de:	b29b      	uxth	r3, r3
 80076e0:	1ad3      	subs	r3, r2, r3
 80076e2:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
      if ((huart->RxXferCount > 0U)
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80076ec:	b29b      	uxth	r3, r3
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	f000 80d1 	beq.w	8007896 <HAL_UART_IRQHandler+0x5ce>
          && (nb_rx_data > 0U))
 80076f4:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	f000 80cc 	beq.w	8007896 <HAL_UART_IRQHandler+0x5ce>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007706:	e853 3f00 	ldrex	r3, [r3]
 800770a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800770c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800770e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007712:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	461a      	mov	r2, r3
 800771c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007720:	647b      	str	r3, [r7, #68]	@ 0x44
 8007722:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007724:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007726:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007728:	e841 2300 	strex	r3, r2, [r1]
 800772c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800772e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007730:	2b00      	cmp	r3, #0
 8007732:	d1e4      	bne.n	80076fe <HAL_UART_IRQHandler+0x436>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	3308      	adds	r3, #8
 800773a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800773c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800773e:	e853 3f00 	ldrex	r3, [r3]
 8007742:	623b      	str	r3, [r7, #32]
   return(result);
 8007744:	6a3b      	ldr	r3, [r7, #32]
 8007746:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800774a:	f023 0301 	bic.w	r3, r3, #1
 800774e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	3308      	adds	r3, #8
 8007758:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800775c:	633a      	str	r2, [r7, #48]	@ 0x30
 800775e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007760:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007762:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007764:	e841 2300 	strex	r3, r2, [r1]
 8007768:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800776a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800776c:	2b00      	cmp	r3, #0
 800776e:	d1e1      	bne.n	8007734 <HAL_UART_IRQHandler+0x46c>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2220      	movs	r2, #32
 8007774:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	2200      	movs	r2, #0
 800777c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	2200      	movs	r2, #0
 8007782:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800778a:	693b      	ldr	r3, [r7, #16]
 800778c:	e853 3f00 	ldrex	r3, [r3]
 8007790:	60fb      	str	r3, [r7, #12]
   return(result);
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	f023 0310 	bic.w	r3, r3, #16
 8007798:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	461a      	mov	r2, r3
 80077a2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80077a6:	61fb      	str	r3, [r7, #28]
 80077a8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077aa:	69b9      	ldr	r1, [r7, #24]
 80077ac:	69fa      	ldr	r2, [r7, #28]
 80077ae:	e841 2300 	strex	r3, r2, [r1]
 80077b2:	617b      	str	r3, [r7, #20]
   return(result);
 80077b4:	697b      	ldr	r3, [r7, #20]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d1e4      	bne.n	8007784 <HAL_UART_IRQHandler+0x4bc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	2202      	movs	r2, #2
 80077be:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80077c0:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 80077c4:	4619      	mov	r1, r3
 80077c6:	6878      	ldr	r0, [r7, #4]
 80077c8:	f000 f880 	bl	80078cc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80077cc:	e063      	b.n	8007896 <HAL_UART_IRQHandler+0x5ce>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80077ce:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80077d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d00e      	beq.n	80077f8 <HAL_UART_IRQHandler+0x530>
 80077da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80077de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d008      	beq.n	80077f8 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80077ee:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80077f0:	6878      	ldr	r0, [r7, #4]
 80077f2:	f000 fc51 	bl	8008098 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80077f6:	e051      	b.n	800789c <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80077f8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80077fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007800:	2b00      	cmp	r3, #0
 8007802:	d014      	beq.n	800782e <HAL_UART_IRQHandler+0x566>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007804:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007808:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800780c:	2b00      	cmp	r3, #0
 800780e:	d105      	bne.n	800781c <HAL_UART_IRQHandler+0x554>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007810:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007814:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007818:	2b00      	cmp	r3, #0
 800781a:	d008      	beq.n	800782e <HAL_UART_IRQHandler+0x566>
  {
    if (huart->TxISR != NULL)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007820:	2b00      	cmp	r3, #0
 8007822:	d03a      	beq.n	800789a <HAL_UART_IRQHandler+0x5d2>
    {
      huart->TxISR(huart);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007828:	6878      	ldr	r0, [r7, #4]
 800782a:	4798      	blx	r3
    }
    return;
 800782c:	e035      	b.n	800789a <HAL_UART_IRQHandler+0x5d2>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800782e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007832:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007836:	2b00      	cmp	r3, #0
 8007838:	d009      	beq.n	800784e <HAL_UART_IRQHandler+0x586>
 800783a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800783e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007842:	2b00      	cmp	r3, #0
 8007844:	d003      	beq.n	800784e <HAL_UART_IRQHandler+0x586>
  {
    UART_EndTransmit_IT(huart);
 8007846:	6878      	ldr	r0, [r7, #4]
 8007848:	f000 fbfb 	bl	8008042 <UART_EndTransmit_IT>
    return;
 800784c:	e026      	b.n	800789c <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800784e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007852:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007856:	2b00      	cmp	r3, #0
 8007858:	d009      	beq.n	800786e <HAL_UART_IRQHandler+0x5a6>
 800785a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800785e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007862:	2b00      	cmp	r3, #0
 8007864:	d003      	beq.n	800786e <HAL_UART_IRQHandler+0x5a6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007866:	6878      	ldr	r0, [r7, #4]
 8007868:	f000 fc2a 	bl	80080c0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800786c:	e016      	b.n	800789c <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800786e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007872:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007876:	2b00      	cmp	r3, #0
 8007878:	d010      	beq.n	800789c <HAL_UART_IRQHandler+0x5d4>
 800787a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800787e:	2b00      	cmp	r3, #0
 8007880:	da0c      	bge.n	800789c <HAL_UART_IRQHandler+0x5d4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007882:	6878      	ldr	r0, [r7, #4]
 8007884:	f000 fc12 	bl	80080ac <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007888:	e008      	b.n	800789c <HAL_UART_IRQHandler+0x5d4>
      return;
 800788a:	bf00      	nop
 800788c:	e006      	b.n	800789c <HAL_UART_IRQHandler+0x5d4>
    return;
 800788e:	bf00      	nop
 8007890:	e004      	b.n	800789c <HAL_UART_IRQHandler+0x5d4>
      return;
 8007892:	bf00      	nop
 8007894:	e002      	b.n	800789c <HAL_UART_IRQHandler+0x5d4>
      return;
 8007896:	bf00      	nop
 8007898:	e000      	b.n	800789c <HAL_UART_IRQHandler+0x5d4>
    return;
 800789a:	bf00      	nop
  }
}
 800789c:	37b8      	adds	r7, #184	@ 0xb8
 800789e:	46bd      	mov	sp, r7
 80078a0:	bd80      	pop	{r7, pc}
 80078a2:	bf00      	nop

080078a4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80078a4:	b480      	push	{r7}
 80078a6:	b083      	sub	sp, #12
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80078ac:	bf00      	nop
 80078ae:	370c      	adds	r7, #12
 80078b0:	46bd      	mov	sp, r7
 80078b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b6:	4770      	bx	lr

080078b8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80078b8:	b480      	push	{r7}
 80078ba:	b083      	sub	sp, #12
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80078c0:	bf00      	nop
 80078c2:	370c      	adds	r7, #12
 80078c4:	46bd      	mov	sp, r7
 80078c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ca:	4770      	bx	lr

080078cc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80078cc:	b480      	push	{r7}
 80078ce:	b083      	sub	sp, #12
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
 80078d4:	460b      	mov	r3, r1
 80078d6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80078d8:	bf00      	nop
 80078da:	370c      	adds	r7, #12
 80078dc:	46bd      	mov	sp, r7
 80078de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e2:	4770      	bx	lr

080078e4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80078e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80078e8:	b094      	sub	sp, #80	@ 0x50
 80078ea:	af00      	add	r7, sp, #0
 80078ec:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80078ee:	2300      	movs	r3, #0
 80078f0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80078f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078f6:	689a      	ldr	r2, [r3, #8]
 80078f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078fa:	691b      	ldr	r3, [r3, #16]
 80078fc:	431a      	orrs	r2, r3
 80078fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007900:	695b      	ldr	r3, [r3, #20]
 8007902:	431a      	orrs	r2, r3
 8007904:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007906:	69db      	ldr	r3, [r3, #28]
 8007908:	4313      	orrs	r3, r2
 800790a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800790c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	498a      	ldr	r1, [pc, #552]	@ (8007b3c <UART_SetConfig+0x258>)
 8007914:	4019      	ands	r1, r3
 8007916:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007918:	681a      	ldr	r2, [r3, #0]
 800791a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800791c:	430b      	orrs	r3, r1
 800791e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007920:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	685b      	ldr	r3, [r3, #4]
 8007926:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800792a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800792c:	68d9      	ldr	r1, [r3, #12]
 800792e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007930:	681a      	ldr	r2, [r3, #0]
 8007932:	ea40 0301 	orr.w	r3, r0, r1
 8007936:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007938:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800793a:	699b      	ldr	r3, [r3, #24]
 800793c:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800793e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007940:	681a      	ldr	r2, [r3, #0]
 8007942:	4b7f      	ldr	r3, [pc, #508]	@ (8007b40 <UART_SetConfig+0x25c>)
 8007944:	429a      	cmp	r2, r3
 8007946:	d004      	beq.n	8007952 <UART_SetConfig+0x6e>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007948:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800794a:	6a1a      	ldr	r2, [r3, #32]
 800794c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800794e:	4313      	orrs	r3, r2
 8007950:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007952:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	689b      	ldr	r3, [r3, #8]
 8007958:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800795c:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8007960:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007962:	681a      	ldr	r2, [r3, #0]
 8007964:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007966:	430b      	orrs	r3, r1
 8007968:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800796a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007970:	f023 000f 	bic.w	r0, r3, #15
 8007974:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007976:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8007978:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800797a:	681a      	ldr	r2, [r3, #0]
 800797c:	ea40 0301 	orr.w	r3, r0, r1
 8007980:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007982:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007984:	681a      	ldr	r2, [r3, #0]
 8007986:	4b6f      	ldr	r3, [pc, #444]	@ (8007b44 <UART_SetConfig+0x260>)
 8007988:	429a      	cmp	r2, r3
 800798a:	d102      	bne.n	8007992 <UART_SetConfig+0xae>
 800798c:	2301      	movs	r3, #1
 800798e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007990:	e01a      	b.n	80079c8 <UART_SetConfig+0xe4>
 8007992:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007994:	681a      	ldr	r2, [r3, #0]
 8007996:	4b6c      	ldr	r3, [pc, #432]	@ (8007b48 <UART_SetConfig+0x264>)
 8007998:	429a      	cmp	r2, r3
 800799a:	d102      	bne.n	80079a2 <UART_SetConfig+0xbe>
 800799c:	2302      	movs	r3, #2
 800799e:	64bb      	str	r3, [r7, #72]	@ 0x48
 80079a0:	e012      	b.n	80079c8 <UART_SetConfig+0xe4>
 80079a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079a4:	681a      	ldr	r2, [r3, #0]
 80079a6:	4b69      	ldr	r3, [pc, #420]	@ (8007b4c <UART_SetConfig+0x268>)
 80079a8:	429a      	cmp	r2, r3
 80079aa:	d102      	bne.n	80079b2 <UART_SetConfig+0xce>
 80079ac:	2304      	movs	r3, #4
 80079ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80079b0:	e00a      	b.n	80079c8 <UART_SetConfig+0xe4>
 80079b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079b4:	681a      	ldr	r2, [r3, #0]
 80079b6:	4b62      	ldr	r3, [pc, #392]	@ (8007b40 <UART_SetConfig+0x25c>)
 80079b8:	429a      	cmp	r2, r3
 80079ba:	d103      	bne.n	80079c4 <UART_SetConfig+0xe0>
 80079bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80079c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80079c2:	e001      	b.n	80079c8 <UART_SetConfig+0xe4>
 80079c4:	2300      	movs	r3, #0
 80079c6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80079c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079ca:	681a      	ldr	r2, [r3, #0]
 80079cc:	4b5c      	ldr	r3, [pc, #368]	@ (8007b40 <UART_SetConfig+0x25c>)
 80079ce:	429a      	cmp	r2, r3
 80079d0:	d171      	bne.n	8007ab6 <UART_SetConfig+0x1d2>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80079d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80079d4:	2200      	movs	r2, #0
 80079d6:	623b      	str	r3, [r7, #32]
 80079d8:	627a      	str	r2, [r7, #36]	@ 0x24
 80079da:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80079de:	f7fe fbaf 	bl	8006140 <HAL_RCCEx_GetPeriphCLKFreq>
 80079e2:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 80079e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	f000 80e2 	beq.w	8007bb0 <UART_SetConfig+0x2cc>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80079ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079f0:	4a57      	ldr	r2, [pc, #348]	@ (8007b50 <UART_SetConfig+0x26c>)
 80079f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80079f6:	461a      	mov	r2, r3
 80079f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80079fa:	fbb3 f3f2 	udiv	r3, r3, r2
 80079fe:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007a00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a02:	685a      	ldr	r2, [r3, #4]
 8007a04:	4613      	mov	r3, r2
 8007a06:	005b      	lsls	r3, r3, #1
 8007a08:	4413      	add	r3, r2
 8007a0a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007a0c:	429a      	cmp	r2, r3
 8007a0e:	d305      	bcc.n	8007a1c <UART_SetConfig+0x138>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007a10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a12:	685b      	ldr	r3, [r3, #4]
 8007a14:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007a16:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007a18:	429a      	cmp	r2, r3
 8007a1a:	d903      	bls.n	8007a24 <UART_SetConfig+0x140>
      {
        ret = HAL_ERROR;
 8007a1c:	2301      	movs	r3, #1
 8007a1e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8007a22:	e0c5      	b.n	8007bb0 <UART_SetConfig+0x2cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007a24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007a26:	2200      	movs	r2, #0
 8007a28:	61bb      	str	r3, [r7, #24]
 8007a2a:	61fa      	str	r2, [r7, #28]
 8007a2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a30:	4a47      	ldr	r2, [pc, #284]	@ (8007b50 <UART_SetConfig+0x26c>)
 8007a32:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007a36:	b29b      	uxth	r3, r3
 8007a38:	2200      	movs	r2, #0
 8007a3a:	613b      	str	r3, [r7, #16]
 8007a3c:	617a      	str	r2, [r7, #20]
 8007a3e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007a42:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007a46:	f7f9 f913 	bl	8000c70 <__aeabi_uldivmod>
 8007a4a:	4602      	mov	r2, r0
 8007a4c:	460b      	mov	r3, r1
 8007a4e:	4610      	mov	r0, r2
 8007a50:	4619      	mov	r1, r3
 8007a52:	f04f 0200 	mov.w	r2, #0
 8007a56:	f04f 0300 	mov.w	r3, #0
 8007a5a:	020b      	lsls	r3, r1, #8
 8007a5c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007a60:	0202      	lsls	r2, r0, #8
 8007a62:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007a64:	6849      	ldr	r1, [r1, #4]
 8007a66:	0849      	lsrs	r1, r1, #1
 8007a68:	2000      	movs	r0, #0
 8007a6a:	460c      	mov	r4, r1
 8007a6c:	4605      	mov	r5, r0
 8007a6e:	eb12 0804 	adds.w	r8, r2, r4
 8007a72:	eb43 0905 	adc.w	r9, r3, r5
 8007a76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a78:	685b      	ldr	r3, [r3, #4]
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	60bb      	str	r3, [r7, #8]
 8007a7e:	60fa      	str	r2, [r7, #12]
 8007a80:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007a84:	4640      	mov	r0, r8
 8007a86:	4649      	mov	r1, r9
 8007a88:	f7f9 f8f2 	bl	8000c70 <__aeabi_uldivmod>
 8007a8c:	4602      	mov	r2, r0
 8007a8e:	460b      	mov	r3, r1
 8007a90:	4613      	mov	r3, r2
 8007a92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007a94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a96:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007a9a:	d308      	bcc.n	8007aae <UART_SetConfig+0x1ca>
 8007a9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a9e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007aa2:	d204      	bcs.n	8007aae <UART_SetConfig+0x1ca>
        {
          huart->Instance->BRR = usartdiv;
 8007aa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007aaa:	60da      	str	r2, [r3, #12]
 8007aac:	e080      	b.n	8007bb0 <UART_SetConfig+0x2cc>
        }
        else
        {
          ret = HAL_ERROR;
 8007aae:	2301      	movs	r3, #1
 8007ab0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8007ab4:	e07c      	b.n	8007bb0 <UART_SetConfig+0x2cc>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007ab6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ab8:	69db      	ldr	r3, [r3, #28]
 8007aba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007abe:	d149      	bne.n	8007b54 <UART_SetConfig+0x270>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8007ac0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ac2:	2200      	movs	r2, #0
 8007ac4:	603b      	str	r3, [r7, #0]
 8007ac6:	607a      	str	r2, [r7, #4]
 8007ac8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007acc:	f7fe fb38 	bl	8006140 <HAL_RCCEx_GetPeriphCLKFreq>
 8007ad0:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007ad2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d06b      	beq.n	8007bb0 <UART_SetConfig+0x2cc>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007ad8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ada:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007adc:	4a1c      	ldr	r2, [pc, #112]	@ (8007b50 <UART_SetConfig+0x26c>)
 8007ade:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007ae2:	461a      	mov	r2, r3
 8007ae4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007ae6:	fbb3 f3f2 	udiv	r3, r3, r2
 8007aea:	005a      	lsls	r2, r3, #1
 8007aec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007aee:	685b      	ldr	r3, [r3, #4]
 8007af0:	085b      	lsrs	r3, r3, #1
 8007af2:	441a      	add	r2, r3
 8007af4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007af6:	685b      	ldr	r3, [r3, #4]
 8007af8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007afc:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007afe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b00:	2b0f      	cmp	r3, #15
 8007b02:	d916      	bls.n	8007b32 <UART_SetConfig+0x24e>
 8007b04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b0a:	d212      	bcs.n	8007b32 <UART_SetConfig+0x24e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007b0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b0e:	b29b      	uxth	r3, r3
 8007b10:	f023 030f 	bic.w	r3, r3, #15
 8007b14:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007b16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b18:	085b      	lsrs	r3, r3, #1
 8007b1a:	b29b      	uxth	r3, r3
 8007b1c:	f003 0307 	and.w	r3, r3, #7
 8007b20:	b29a      	uxth	r2, r3
 8007b22:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007b24:	4313      	orrs	r3, r2
 8007b26:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8007b28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8007b2e:	60da      	str	r2, [r3, #12]
 8007b30:	e03e      	b.n	8007bb0 <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 8007b32:	2301      	movs	r3, #1
 8007b34:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8007b38:	e03a      	b.n	8007bb0 <UART_SetConfig+0x2cc>
 8007b3a:	bf00      	nop
 8007b3c:	cfff69f3 	.word	0xcfff69f3
 8007b40:	44002400 	.word	0x44002400
 8007b44:	40013800 	.word	0x40013800
 8007b48:	40004400 	.word	0x40004400
 8007b4c:	40004800 	.word	0x40004800
 8007b50:	0800b360 	.word	0x0800b360
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8007b54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b56:	2200      	movs	r2, #0
 8007b58:	469a      	mov	sl, r3
 8007b5a:	4693      	mov	fp, r2
 8007b5c:	4650      	mov	r0, sl
 8007b5e:	4659      	mov	r1, fp
 8007b60:	f7fe faee 	bl	8006140 <HAL_RCCEx_GetPeriphCLKFreq>
 8007b64:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 8007b66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d021      	beq.n	8007bb0 <UART_SetConfig+0x2cc>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007b6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b70:	4a1a      	ldr	r2, [pc, #104]	@ (8007bdc <UART_SetConfig+0x2f8>)
 8007b72:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007b76:	461a      	mov	r2, r3
 8007b78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007b7a:	fbb3 f2f2 	udiv	r2, r3, r2
 8007b7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b80:	685b      	ldr	r3, [r3, #4]
 8007b82:	085b      	lsrs	r3, r3, #1
 8007b84:	441a      	add	r2, r3
 8007b86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b88:	685b      	ldr	r3, [r3, #4]
 8007b8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007b90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b92:	2b0f      	cmp	r3, #15
 8007b94:	d909      	bls.n	8007baa <UART_SetConfig+0x2c6>
 8007b96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b9c:	d205      	bcs.n	8007baa <UART_SetConfig+0x2c6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007b9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ba0:	b29a      	uxth	r2, r3
 8007ba2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	60da      	str	r2, [r3, #12]
 8007ba8:	e002      	b.n	8007bb0 <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 8007baa:	2301      	movs	r3, #1
 8007bac:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007bb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bb2:	2201      	movs	r2, #1
 8007bb4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007bb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bba:	2201      	movs	r2, #1
 8007bbc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007bc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007bc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bc8:	2200      	movs	r2, #0
 8007bca:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007bcc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8007bd0:	4618      	mov	r0, r3
 8007bd2:	3750      	adds	r7, #80	@ 0x50
 8007bd4:	46bd      	mov	sp, r7
 8007bd6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007bda:	bf00      	nop
 8007bdc:	0800b360 	.word	0x0800b360

08007be0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007be0:	b480      	push	{r7}
 8007be2:	b083      	sub	sp, #12
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bec:	f003 0308 	and.w	r3, r3, #8
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d00a      	beq.n	8007c0a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	685b      	ldr	r3, [r3, #4]
 8007bfa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	430a      	orrs	r2, r1
 8007c08:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c0e:	f003 0301 	and.w	r3, r3, #1
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d00a      	beq.n	8007c2c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	685b      	ldr	r3, [r3, #4]
 8007c1c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	430a      	orrs	r2, r1
 8007c2a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c30:	f003 0302 	and.w	r3, r3, #2
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d00a      	beq.n	8007c4e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	685b      	ldr	r3, [r3, #4]
 8007c3e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	430a      	orrs	r2, r1
 8007c4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c52:	f003 0304 	and.w	r3, r3, #4
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d00a      	beq.n	8007c70 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	685b      	ldr	r3, [r3, #4]
 8007c60:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	430a      	orrs	r2, r1
 8007c6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c74:	f003 0310 	and.w	r3, r3, #16
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d00a      	beq.n	8007c92 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	689b      	ldr	r3, [r3, #8]
 8007c82:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	430a      	orrs	r2, r1
 8007c90:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c96:	f003 0320 	and.w	r3, r3, #32
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d00a      	beq.n	8007cb4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	689b      	ldr	r3, [r3, #8]
 8007ca4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	430a      	orrs	r2, r1
 8007cb2:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d01a      	beq.n	8007cf6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	685b      	ldr	r3, [r3, #4]
 8007cc6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	430a      	orrs	r2, r1
 8007cd4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007cda:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007cde:	d10a      	bne.n	8007cf6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	685b      	ldr	r3, [r3, #4]
 8007ce6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	430a      	orrs	r2, r1
 8007cf4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cfa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d00a      	beq.n	8007d18 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	685b      	ldr	r3, [r3, #4]
 8007d08:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	430a      	orrs	r2, r1
 8007d16:	605a      	str	r2, [r3, #4]
  }
}
 8007d18:	bf00      	nop
 8007d1a:	370c      	adds	r7, #12
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d22:	4770      	bx	lr

08007d24 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007d24:	b580      	push	{r7, lr}
 8007d26:	b098      	sub	sp, #96	@ 0x60
 8007d28:	af02      	add	r7, sp, #8
 8007d2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	2200      	movs	r2, #0
 8007d30:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007d34:	f7fa fcfe 	bl	8002734 <HAL_GetTick>
 8007d38:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	f003 0308 	and.w	r3, r3, #8
 8007d44:	2b08      	cmp	r3, #8
 8007d46:	d12f      	bne.n	8007da8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007d48:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007d4c:	9300      	str	r3, [sp, #0]
 8007d4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d50:	2200      	movs	r2, #0
 8007d52:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007d56:	6878      	ldr	r0, [r7, #4]
 8007d58:	f000 f88e 	bl	8007e78 <UART_WaitOnFlagUntilTimeout>
 8007d5c:	4603      	mov	r3, r0
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d022      	beq.n	8007da8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d6a:	e853 3f00 	ldrex	r3, [r3]
 8007d6e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007d70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d72:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007d76:	653b      	str	r3, [r7, #80]	@ 0x50
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	461a      	mov	r2, r3
 8007d7e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007d80:	647b      	str	r3, [r7, #68]	@ 0x44
 8007d82:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d84:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007d86:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007d88:	e841 2300 	strex	r3, r2, [r1]
 8007d8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007d8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d1e6      	bne.n	8007d62 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	2220      	movs	r2, #32
 8007d98:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2200      	movs	r2, #0
 8007da0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007da4:	2303      	movs	r3, #3
 8007da6:	e063      	b.n	8007e70 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	f003 0304 	and.w	r3, r3, #4
 8007db2:	2b04      	cmp	r3, #4
 8007db4:	d149      	bne.n	8007e4a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007db6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007dba:	9300      	str	r3, [sp, #0]
 8007dbc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007dc4:	6878      	ldr	r0, [r7, #4]
 8007dc6:	f000 f857 	bl	8007e78 <UART_WaitOnFlagUntilTimeout>
 8007dca:	4603      	mov	r3, r0
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d03c      	beq.n	8007e4a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dd8:	e853 3f00 	ldrex	r3, [r3]
 8007ddc:	623b      	str	r3, [r7, #32]
   return(result);
 8007dde:	6a3b      	ldr	r3, [r7, #32]
 8007de0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007de4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	461a      	mov	r2, r3
 8007dec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007dee:	633b      	str	r3, [r7, #48]	@ 0x30
 8007df0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007df2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007df4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007df6:	e841 2300 	strex	r3, r2, [r1]
 8007dfa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007dfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d1e6      	bne.n	8007dd0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	3308      	adds	r3, #8
 8007e08:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e0a:	693b      	ldr	r3, [r7, #16]
 8007e0c:	e853 3f00 	ldrex	r3, [r3]
 8007e10:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	f023 0301 	bic.w	r3, r3, #1
 8007e18:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	3308      	adds	r3, #8
 8007e20:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007e22:	61fa      	str	r2, [r7, #28]
 8007e24:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e26:	69b9      	ldr	r1, [r7, #24]
 8007e28:	69fa      	ldr	r2, [r7, #28]
 8007e2a:	e841 2300 	strex	r3, r2, [r1]
 8007e2e:	617b      	str	r3, [r7, #20]
   return(result);
 8007e30:	697b      	ldr	r3, [r7, #20]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d1e5      	bne.n	8007e02 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	2220      	movs	r2, #32
 8007e3a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	2200      	movs	r2, #0
 8007e42:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e46:	2303      	movs	r3, #3
 8007e48:	e012      	b.n	8007e70 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	2220      	movs	r2, #32
 8007e4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	2220      	movs	r2, #32
 8007e56:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2200      	movs	r2, #0
 8007e64:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	2200      	movs	r2, #0
 8007e6a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007e6e:	2300      	movs	r3, #0
}
 8007e70:	4618      	mov	r0, r3
 8007e72:	3758      	adds	r7, #88	@ 0x58
 8007e74:	46bd      	mov	sp, r7
 8007e76:	bd80      	pop	{r7, pc}

08007e78 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	b084      	sub	sp, #16
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	60f8      	str	r0, [r7, #12]
 8007e80:	60b9      	str	r1, [r7, #8]
 8007e82:	603b      	str	r3, [r7, #0]
 8007e84:	4613      	mov	r3, r2
 8007e86:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e88:	e04f      	b.n	8007f2a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007e8a:	69bb      	ldr	r3, [r7, #24]
 8007e8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e90:	d04b      	beq.n	8007f2a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e92:	f7fa fc4f 	bl	8002734 <HAL_GetTick>
 8007e96:	4602      	mov	r2, r0
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	1ad3      	subs	r3, r2, r3
 8007e9c:	69ba      	ldr	r2, [r7, #24]
 8007e9e:	429a      	cmp	r2, r3
 8007ea0:	d302      	bcc.n	8007ea8 <UART_WaitOnFlagUntilTimeout+0x30>
 8007ea2:	69bb      	ldr	r3, [r7, #24]
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d101      	bne.n	8007eac <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007ea8:	2303      	movs	r3, #3
 8007eaa:	e04e      	b.n	8007f4a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f003 0304 	and.w	r3, r3, #4
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d037      	beq.n	8007f2a <UART_WaitOnFlagUntilTimeout+0xb2>
 8007eba:	68bb      	ldr	r3, [r7, #8]
 8007ebc:	2b80      	cmp	r3, #128	@ 0x80
 8007ebe:	d034      	beq.n	8007f2a <UART_WaitOnFlagUntilTimeout+0xb2>
 8007ec0:	68bb      	ldr	r3, [r7, #8]
 8007ec2:	2b40      	cmp	r3, #64	@ 0x40
 8007ec4:	d031      	beq.n	8007f2a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	69db      	ldr	r3, [r3, #28]
 8007ecc:	f003 0308 	and.w	r3, r3, #8
 8007ed0:	2b08      	cmp	r3, #8
 8007ed2:	d110      	bne.n	8007ef6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	2208      	movs	r2, #8
 8007eda:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007edc:	68f8      	ldr	r0, [r7, #12]
 8007ede:	f000 f838 	bl	8007f52 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	2208      	movs	r2, #8
 8007ee6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	2200      	movs	r2, #0
 8007eee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007ef2:	2301      	movs	r3, #1
 8007ef4:	e029      	b.n	8007f4a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	69db      	ldr	r3, [r3, #28]
 8007efc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007f00:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f04:	d111      	bne.n	8007f2a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007f0e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007f10:	68f8      	ldr	r0, [r7, #12]
 8007f12:	f000 f81e 	bl	8007f52 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	2220      	movs	r2, #32
 8007f1a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	2200      	movs	r2, #0
 8007f22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007f26:	2303      	movs	r3, #3
 8007f28:	e00f      	b.n	8007f4a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	69da      	ldr	r2, [r3, #28]
 8007f30:	68bb      	ldr	r3, [r7, #8]
 8007f32:	4013      	ands	r3, r2
 8007f34:	68ba      	ldr	r2, [r7, #8]
 8007f36:	429a      	cmp	r2, r3
 8007f38:	bf0c      	ite	eq
 8007f3a:	2301      	moveq	r3, #1
 8007f3c:	2300      	movne	r3, #0
 8007f3e:	b2db      	uxtb	r3, r3
 8007f40:	461a      	mov	r2, r3
 8007f42:	79fb      	ldrb	r3, [r7, #7]
 8007f44:	429a      	cmp	r2, r3
 8007f46:	d0a0      	beq.n	8007e8a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007f48:	2300      	movs	r3, #0
}
 8007f4a:	4618      	mov	r0, r3
 8007f4c:	3710      	adds	r7, #16
 8007f4e:	46bd      	mov	sp, r7
 8007f50:	bd80      	pop	{r7, pc}

08007f52 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007f52:	b480      	push	{r7}
 8007f54:	b095      	sub	sp, #84	@ 0x54
 8007f56:	af00      	add	r7, sp, #0
 8007f58:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f62:	e853 3f00 	ldrex	r3, [r3]
 8007f66:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007f68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f6a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007f6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	461a      	mov	r2, r3
 8007f76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007f78:	643b      	str	r3, [r7, #64]	@ 0x40
 8007f7a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f7c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007f7e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007f80:	e841 2300 	strex	r3, r2, [r1]
 8007f84:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007f86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d1e6      	bne.n	8007f5a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	3308      	adds	r3, #8
 8007f92:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f94:	6a3b      	ldr	r3, [r7, #32]
 8007f96:	e853 3f00 	ldrex	r3, [r3]
 8007f9a:	61fb      	str	r3, [r7, #28]
   return(result);
 8007f9c:	69fb      	ldr	r3, [r7, #28]
 8007f9e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007fa2:	f023 0301 	bic.w	r3, r3, #1
 8007fa6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	3308      	adds	r3, #8
 8007fae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007fb0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007fb2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fb4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007fb6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007fb8:	e841 2300 	strex	r3, r2, [r1]
 8007fbc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d1e3      	bne.n	8007f8c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007fc8:	2b01      	cmp	r3, #1
 8007fca:	d118      	bne.n	8007ffe <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	e853 3f00 	ldrex	r3, [r3]
 8007fd8:	60bb      	str	r3, [r7, #8]
   return(result);
 8007fda:	68bb      	ldr	r3, [r7, #8]
 8007fdc:	f023 0310 	bic.w	r3, r3, #16
 8007fe0:	647b      	str	r3, [r7, #68]	@ 0x44
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	461a      	mov	r2, r3
 8007fe8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007fea:	61bb      	str	r3, [r7, #24]
 8007fec:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fee:	6979      	ldr	r1, [r7, #20]
 8007ff0:	69ba      	ldr	r2, [r7, #24]
 8007ff2:	e841 2300 	strex	r3, r2, [r1]
 8007ff6:	613b      	str	r3, [r7, #16]
   return(result);
 8007ff8:	693b      	ldr	r3, [r7, #16]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d1e6      	bne.n	8007fcc <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	2220      	movs	r2, #32
 8008002:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	2200      	movs	r2, #0
 800800a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	2200      	movs	r2, #0
 8008010:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008012:	bf00      	nop
 8008014:	3754      	adds	r7, #84	@ 0x54
 8008016:	46bd      	mov	sp, r7
 8008018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801c:	4770      	bx	lr

0800801e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800801e:	b580      	push	{r7, lr}
 8008020:	b084      	sub	sp, #16
 8008022:	af00      	add	r7, sp, #0
 8008024:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800802a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	2200      	movs	r2, #0
 8008030:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008034:	68f8      	ldr	r0, [r7, #12]
 8008036:	f7ff fc3f 	bl	80078b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800803a:	bf00      	nop
 800803c:	3710      	adds	r7, #16
 800803e:	46bd      	mov	sp, r7
 8008040:	bd80      	pop	{r7, pc}

08008042 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008042:	b580      	push	{r7, lr}
 8008044:	b088      	sub	sp, #32
 8008046:	af00      	add	r7, sp, #0
 8008048:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	e853 3f00 	ldrex	r3, [r3]
 8008056:	60bb      	str	r3, [r7, #8]
   return(result);
 8008058:	68bb      	ldr	r3, [r7, #8]
 800805a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800805e:	61fb      	str	r3, [r7, #28]
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	461a      	mov	r2, r3
 8008066:	69fb      	ldr	r3, [r7, #28]
 8008068:	61bb      	str	r3, [r7, #24]
 800806a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800806c:	6979      	ldr	r1, [r7, #20]
 800806e:	69ba      	ldr	r2, [r7, #24]
 8008070:	e841 2300 	strex	r3, r2, [r1]
 8008074:	613b      	str	r3, [r7, #16]
   return(result);
 8008076:	693b      	ldr	r3, [r7, #16]
 8008078:	2b00      	cmp	r3, #0
 800807a:	d1e6      	bne.n	800804a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2220      	movs	r2, #32
 8008080:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2200      	movs	r2, #0
 8008088:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800808a:	6878      	ldr	r0, [r7, #4]
 800808c:	f7ff fc0a 	bl	80078a4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008090:	bf00      	nop
 8008092:	3720      	adds	r7, #32
 8008094:	46bd      	mov	sp, r7
 8008096:	bd80      	pop	{r7, pc}

08008098 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008098:	b480      	push	{r7}
 800809a:	b083      	sub	sp, #12
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80080a0:	bf00      	nop
 80080a2:	370c      	adds	r7, #12
 80080a4:	46bd      	mov	sp, r7
 80080a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080aa:	4770      	bx	lr

080080ac <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80080ac:	b480      	push	{r7}
 80080ae:	b083      	sub	sp, #12
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80080b4:	bf00      	nop
 80080b6:	370c      	adds	r7, #12
 80080b8:	46bd      	mov	sp, r7
 80080ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080be:	4770      	bx	lr

080080c0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80080c0:	b480      	push	{r7}
 80080c2:	b083      	sub	sp, #12
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80080c8:	bf00      	nop
 80080ca:	370c      	adds	r7, #12
 80080cc:	46bd      	mov	sp, r7
 80080ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d2:	4770      	bx	lr

080080d4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80080d4:	b480      	push	{r7}
 80080d6:	b085      	sub	sp, #20
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80080e2:	2b01      	cmp	r3, #1
 80080e4:	d101      	bne.n	80080ea <HAL_UARTEx_DisableFifoMode+0x16>
 80080e6:	2302      	movs	r3, #2
 80080e8:	e027      	b.n	800813a <HAL_UARTEx_DisableFifoMode+0x66>
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	2201      	movs	r2, #1
 80080ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	2224      	movs	r2, #36	@ 0x24
 80080f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	681a      	ldr	r2, [r3, #0]
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	f022 0201 	bic.w	r2, r2, #1
 8008110:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008118:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	2200      	movs	r2, #0
 800811e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	68fa      	ldr	r2, [r7, #12]
 8008126:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	2220      	movs	r2, #32
 800812c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	2200      	movs	r2, #0
 8008134:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008138:	2300      	movs	r3, #0
}
 800813a:	4618      	mov	r0, r3
 800813c:	3714      	adds	r7, #20
 800813e:	46bd      	mov	sp, r7
 8008140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008144:	4770      	bx	lr

08008146 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008146:	b580      	push	{r7, lr}
 8008148:	b084      	sub	sp, #16
 800814a:	af00      	add	r7, sp, #0
 800814c:	6078      	str	r0, [r7, #4]
 800814e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008156:	2b01      	cmp	r3, #1
 8008158:	d101      	bne.n	800815e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800815a:	2302      	movs	r3, #2
 800815c:	e02d      	b.n	80081ba <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	2201      	movs	r2, #1
 8008162:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	2224      	movs	r2, #36	@ 0x24
 800816a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	681a      	ldr	r2, [r3, #0]
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	f022 0201 	bic.w	r2, r2, #1
 8008184:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	689b      	ldr	r3, [r3, #8]
 800818c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	683a      	ldr	r2, [r7, #0]
 8008196:	430a      	orrs	r2, r1
 8008198:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800819a:	6878      	ldr	r0, [r7, #4]
 800819c:	f000 f850 	bl	8008240 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	68fa      	ldr	r2, [r7, #12]
 80081a6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2220      	movs	r2, #32
 80081ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	2200      	movs	r2, #0
 80081b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80081b8:	2300      	movs	r3, #0
}
 80081ba:	4618      	mov	r0, r3
 80081bc:	3710      	adds	r7, #16
 80081be:	46bd      	mov	sp, r7
 80081c0:	bd80      	pop	{r7, pc}

080081c2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80081c2:	b580      	push	{r7, lr}
 80081c4:	b084      	sub	sp, #16
 80081c6:	af00      	add	r7, sp, #0
 80081c8:	6078      	str	r0, [r7, #4]
 80081ca:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80081d2:	2b01      	cmp	r3, #1
 80081d4:	d101      	bne.n	80081da <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80081d6:	2302      	movs	r3, #2
 80081d8:	e02d      	b.n	8008236 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	2201      	movs	r2, #1
 80081de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	2224      	movs	r2, #36	@ 0x24
 80081e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	681a      	ldr	r2, [r3, #0]
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	f022 0201 	bic.w	r2, r2, #1
 8008200:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	689b      	ldr	r3, [r3, #8]
 8008208:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	683a      	ldr	r2, [r7, #0]
 8008212:	430a      	orrs	r2, r1
 8008214:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008216:	6878      	ldr	r0, [r7, #4]
 8008218:	f000 f812 	bl	8008240 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	68fa      	ldr	r2, [r7, #12]
 8008222:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2220      	movs	r2, #32
 8008228:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	2200      	movs	r2, #0
 8008230:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008234:	2300      	movs	r3, #0
}
 8008236:	4618      	mov	r0, r3
 8008238:	3710      	adds	r7, #16
 800823a:	46bd      	mov	sp, r7
 800823c:	bd80      	pop	{r7, pc}
	...

08008240 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008240:	b480      	push	{r7}
 8008242:	b085      	sub	sp, #20
 8008244:	af00      	add	r7, sp, #0
 8008246:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800824c:	2b00      	cmp	r3, #0
 800824e:	d108      	bne.n	8008262 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2201      	movs	r2, #1
 8008254:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2201      	movs	r2, #1
 800825c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008260:	e031      	b.n	80082c6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008262:	2308      	movs	r3, #8
 8008264:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008266:	2308      	movs	r3, #8
 8008268:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	689b      	ldr	r3, [r3, #8]
 8008270:	0e5b      	lsrs	r3, r3, #25
 8008272:	b2db      	uxtb	r3, r3
 8008274:	f003 0307 	and.w	r3, r3, #7
 8008278:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	689b      	ldr	r3, [r3, #8]
 8008280:	0f5b      	lsrs	r3, r3, #29
 8008282:	b2db      	uxtb	r3, r3
 8008284:	f003 0307 	and.w	r3, r3, #7
 8008288:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800828a:	7bbb      	ldrb	r3, [r7, #14]
 800828c:	7b3a      	ldrb	r2, [r7, #12]
 800828e:	4911      	ldr	r1, [pc, #68]	@ (80082d4 <UARTEx_SetNbDataToProcess+0x94>)
 8008290:	5c8a      	ldrb	r2, [r1, r2]
 8008292:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008296:	7b3a      	ldrb	r2, [r7, #12]
 8008298:	490f      	ldr	r1, [pc, #60]	@ (80082d8 <UARTEx_SetNbDataToProcess+0x98>)
 800829a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800829c:	fb93 f3f2 	sdiv	r3, r3, r2
 80082a0:	b29a      	uxth	r2, r3
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80082a8:	7bfb      	ldrb	r3, [r7, #15]
 80082aa:	7b7a      	ldrb	r2, [r7, #13]
 80082ac:	4909      	ldr	r1, [pc, #36]	@ (80082d4 <UARTEx_SetNbDataToProcess+0x94>)
 80082ae:	5c8a      	ldrb	r2, [r1, r2]
 80082b0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80082b4:	7b7a      	ldrb	r2, [r7, #13]
 80082b6:	4908      	ldr	r1, [pc, #32]	@ (80082d8 <UARTEx_SetNbDataToProcess+0x98>)
 80082b8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80082ba:	fb93 f3f2 	sdiv	r3, r3, r2
 80082be:	b29a      	uxth	r2, r3
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80082c6:	bf00      	nop
 80082c8:	3714      	adds	r7, #20
 80082ca:	46bd      	mov	sp, r7
 80082cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d0:	4770      	bx	lr
 80082d2:	bf00      	nop
 80082d4:	0800b378 	.word	0x0800b378
 80082d8:	0800b380 	.word	0x0800b380

080082dc <__cvt>:
 80082dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80082e0:	ec57 6b10 	vmov	r6, r7, d0
 80082e4:	2f00      	cmp	r7, #0
 80082e6:	460c      	mov	r4, r1
 80082e8:	4619      	mov	r1, r3
 80082ea:	463b      	mov	r3, r7
 80082ec:	bfb4      	ite	lt
 80082ee:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80082f2:	2300      	movge	r3, #0
 80082f4:	4691      	mov	r9, r2
 80082f6:	bfbf      	itttt	lt
 80082f8:	4632      	movlt	r2, r6
 80082fa:	461f      	movlt	r7, r3
 80082fc:	232d      	movlt	r3, #45	@ 0x2d
 80082fe:	4616      	movlt	r6, r2
 8008300:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008304:	700b      	strb	r3, [r1, #0]
 8008306:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008308:	f023 0820 	bic.w	r8, r3, #32
 800830c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008310:	d005      	beq.n	800831e <__cvt+0x42>
 8008312:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008316:	d100      	bne.n	800831a <__cvt+0x3e>
 8008318:	3401      	adds	r4, #1
 800831a:	2102      	movs	r1, #2
 800831c:	e000      	b.n	8008320 <__cvt+0x44>
 800831e:	2103      	movs	r1, #3
 8008320:	ab03      	add	r3, sp, #12
 8008322:	4622      	mov	r2, r4
 8008324:	9301      	str	r3, [sp, #4]
 8008326:	ab02      	add	r3, sp, #8
 8008328:	ec47 6b10 	vmov	d0, r6, r7
 800832c:	9300      	str	r3, [sp, #0]
 800832e:	4653      	mov	r3, sl
 8008330:	f000 fe82 	bl	8009038 <_dtoa_r>
 8008334:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008338:	4605      	mov	r5, r0
 800833a:	d119      	bne.n	8008370 <__cvt+0x94>
 800833c:	f019 0f01 	tst.w	r9, #1
 8008340:	d00e      	beq.n	8008360 <__cvt+0x84>
 8008342:	eb00 0904 	add.w	r9, r0, r4
 8008346:	2200      	movs	r2, #0
 8008348:	2300      	movs	r3, #0
 800834a:	4630      	mov	r0, r6
 800834c:	4639      	mov	r1, r7
 800834e:	f7f8 fbcf 	bl	8000af0 <__aeabi_dcmpeq>
 8008352:	b108      	cbz	r0, 8008358 <__cvt+0x7c>
 8008354:	f8cd 900c 	str.w	r9, [sp, #12]
 8008358:	2230      	movs	r2, #48	@ 0x30
 800835a:	9b03      	ldr	r3, [sp, #12]
 800835c:	454b      	cmp	r3, r9
 800835e:	d31e      	bcc.n	800839e <__cvt+0xc2>
 8008360:	9b03      	ldr	r3, [sp, #12]
 8008362:	4628      	mov	r0, r5
 8008364:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008366:	1b5b      	subs	r3, r3, r5
 8008368:	6013      	str	r3, [r2, #0]
 800836a:	b004      	add	sp, #16
 800836c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008370:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008374:	eb00 0904 	add.w	r9, r0, r4
 8008378:	d1e5      	bne.n	8008346 <__cvt+0x6a>
 800837a:	7803      	ldrb	r3, [r0, #0]
 800837c:	2b30      	cmp	r3, #48	@ 0x30
 800837e:	d10a      	bne.n	8008396 <__cvt+0xba>
 8008380:	2200      	movs	r2, #0
 8008382:	2300      	movs	r3, #0
 8008384:	4630      	mov	r0, r6
 8008386:	4639      	mov	r1, r7
 8008388:	f7f8 fbb2 	bl	8000af0 <__aeabi_dcmpeq>
 800838c:	b918      	cbnz	r0, 8008396 <__cvt+0xba>
 800838e:	f1c4 0401 	rsb	r4, r4, #1
 8008392:	f8ca 4000 	str.w	r4, [sl]
 8008396:	f8da 3000 	ldr.w	r3, [sl]
 800839a:	4499      	add	r9, r3
 800839c:	e7d3      	b.n	8008346 <__cvt+0x6a>
 800839e:	1c59      	adds	r1, r3, #1
 80083a0:	9103      	str	r1, [sp, #12]
 80083a2:	701a      	strb	r2, [r3, #0]
 80083a4:	e7d9      	b.n	800835a <__cvt+0x7e>

080083a6 <__exponent>:
 80083a6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80083a8:	2900      	cmp	r1, #0
 80083aa:	7002      	strb	r2, [r0, #0]
 80083ac:	bfba      	itte	lt
 80083ae:	4249      	neglt	r1, r1
 80083b0:	232d      	movlt	r3, #45	@ 0x2d
 80083b2:	232b      	movge	r3, #43	@ 0x2b
 80083b4:	2909      	cmp	r1, #9
 80083b6:	7043      	strb	r3, [r0, #1]
 80083b8:	dd28      	ble.n	800840c <__exponent+0x66>
 80083ba:	f10d 0307 	add.w	r3, sp, #7
 80083be:	270a      	movs	r7, #10
 80083c0:	461d      	mov	r5, r3
 80083c2:	461a      	mov	r2, r3
 80083c4:	3b01      	subs	r3, #1
 80083c6:	fbb1 f6f7 	udiv	r6, r1, r7
 80083ca:	fb07 1416 	mls	r4, r7, r6, r1
 80083ce:	3430      	adds	r4, #48	@ 0x30
 80083d0:	f802 4c01 	strb.w	r4, [r2, #-1]
 80083d4:	460c      	mov	r4, r1
 80083d6:	4631      	mov	r1, r6
 80083d8:	2c63      	cmp	r4, #99	@ 0x63
 80083da:	dcf2      	bgt.n	80083c2 <__exponent+0x1c>
 80083dc:	3130      	adds	r1, #48	@ 0x30
 80083de:	1e94      	subs	r4, r2, #2
 80083e0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80083e4:	1c41      	adds	r1, r0, #1
 80083e6:	4623      	mov	r3, r4
 80083e8:	42ab      	cmp	r3, r5
 80083ea:	d30a      	bcc.n	8008402 <__exponent+0x5c>
 80083ec:	f10d 0309 	add.w	r3, sp, #9
 80083f0:	1a9b      	subs	r3, r3, r2
 80083f2:	42ac      	cmp	r4, r5
 80083f4:	bf88      	it	hi
 80083f6:	2300      	movhi	r3, #0
 80083f8:	3302      	adds	r3, #2
 80083fa:	4403      	add	r3, r0
 80083fc:	1a18      	subs	r0, r3, r0
 80083fe:	b003      	add	sp, #12
 8008400:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008402:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008406:	f801 6f01 	strb.w	r6, [r1, #1]!
 800840a:	e7ed      	b.n	80083e8 <__exponent+0x42>
 800840c:	2330      	movs	r3, #48	@ 0x30
 800840e:	3130      	adds	r1, #48	@ 0x30
 8008410:	7083      	strb	r3, [r0, #2]
 8008412:	1d03      	adds	r3, r0, #4
 8008414:	70c1      	strb	r1, [r0, #3]
 8008416:	e7f1      	b.n	80083fc <__exponent+0x56>

08008418 <_printf_float>:
 8008418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800841c:	b08d      	sub	sp, #52	@ 0x34
 800841e:	460c      	mov	r4, r1
 8008420:	4616      	mov	r6, r2
 8008422:	461f      	mov	r7, r3
 8008424:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008428:	4605      	mov	r5, r0
 800842a:	f000 fcf3 	bl	8008e14 <_localeconv_r>
 800842e:	6803      	ldr	r3, [r0, #0]
 8008430:	4618      	mov	r0, r3
 8008432:	9304      	str	r3, [sp, #16]
 8008434:	f7f7 ff30 	bl	8000298 <strlen>
 8008438:	2300      	movs	r3, #0
 800843a:	9005      	str	r0, [sp, #20]
 800843c:	930a      	str	r3, [sp, #40]	@ 0x28
 800843e:	f8d8 3000 	ldr.w	r3, [r8]
 8008442:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008446:	3307      	adds	r3, #7
 8008448:	f8d4 b000 	ldr.w	fp, [r4]
 800844c:	f023 0307 	bic.w	r3, r3, #7
 8008450:	f103 0208 	add.w	r2, r3, #8
 8008454:	f8c8 2000 	str.w	r2, [r8]
 8008458:	f04f 32ff 	mov.w	r2, #4294967295
 800845c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008460:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008464:	f8cd 8018 	str.w	r8, [sp, #24]
 8008468:	9307      	str	r3, [sp, #28]
 800846a:	4b9d      	ldr	r3, [pc, #628]	@ (80086e0 <_printf_float+0x2c8>)
 800846c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008470:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008474:	f7f8 fb6e 	bl	8000b54 <__aeabi_dcmpun>
 8008478:	bb70      	cbnz	r0, 80084d8 <_printf_float+0xc0>
 800847a:	f04f 32ff 	mov.w	r2, #4294967295
 800847e:	4b98      	ldr	r3, [pc, #608]	@ (80086e0 <_printf_float+0x2c8>)
 8008480:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008484:	f7f8 fb48 	bl	8000b18 <__aeabi_dcmple>
 8008488:	bb30      	cbnz	r0, 80084d8 <_printf_float+0xc0>
 800848a:	2200      	movs	r2, #0
 800848c:	2300      	movs	r3, #0
 800848e:	4640      	mov	r0, r8
 8008490:	4649      	mov	r1, r9
 8008492:	f7f8 fb37 	bl	8000b04 <__aeabi_dcmplt>
 8008496:	b110      	cbz	r0, 800849e <_printf_float+0x86>
 8008498:	232d      	movs	r3, #45	@ 0x2d
 800849a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800849e:	4a91      	ldr	r2, [pc, #580]	@ (80086e4 <_printf_float+0x2cc>)
 80084a0:	4b91      	ldr	r3, [pc, #580]	@ (80086e8 <_printf_float+0x2d0>)
 80084a2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80084a6:	bf8c      	ite	hi
 80084a8:	4690      	movhi	r8, r2
 80084aa:	4698      	movls	r8, r3
 80084ac:	2303      	movs	r3, #3
 80084ae:	f04f 0900 	mov.w	r9, #0
 80084b2:	6123      	str	r3, [r4, #16]
 80084b4:	f02b 0304 	bic.w	r3, fp, #4
 80084b8:	6023      	str	r3, [r4, #0]
 80084ba:	4633      	mov	r3, r6
 80084bc:	aa0b      	add	r2, sp, #44	@ 0x2c
 80084be:	4621      	mov	r1, r4
 80084c0:	4628      	mov	r0, r5
 80084c2:	9700      	str	r7, [sp, #0]
 80084c4:	f000 f9d2 	bl	800886c <_printf_common>
 80084c8:	3001      	adds	r0, #1
 80084ca:	f040 808d 	bne.w	80085e8 <_printf_float+0x1d0>
 80084ce:	f04f 30ff 	mov.w	r0, #4294967295
 80084d2:	b00d      	add	sp, #52	@ 0x34
 80084d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084d8:	4642      	mov	r2, r8
 80084da:	464b      	mov	r3, r9
 80084dc:	4640      	mov	r0, r8
 80084de:	4649      	mov	r1, r9
 80084e0:	f7f8 fb38 	bl	8000b54 <__aeabi_dcmpun>
 80084e4:	b140      	cbz	r0, 80084f8 <_printf_float+0xe0>
 80084e6:	464b      	mov	r3, r9
 80084e8:	4a80      	ldr	r2, [pc, #512]	@ (80086ec <_printf_float+0x2d4>)
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	bfbc      	itt	lt
 80084ee:	232d      	movlt	r3, #45	@ 0x2d
 80084f0:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80084f4:	4b7e      	ldr	r3, [pc, #504]	@ (80086f0 <_printf_float+0x2d8>)
 80084f6:	e7d4      	b.n	80084a2 <_printf_float+0x8a>
 80084f8:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80084fc:	6863      	ldr	r3, [r4, #4]
 80084fe:	9206      	str	r2, [sp, #24]
 8008500:	1c5a      	adds	r2, r3, #1
 8008502:	d13b      	bne.n	800857c <_printf_float+0x164>
 8008504:	2306      	movs	r3, #6
 8008506:	6063      	str	r3, [r4, #4]
 8008508:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800850c:	2300      	movs	r3, #0
 800850e:	4628      	mov	r0, r5
 8008510:	6022      	str	r2, [r4, #0]
 8008512:	9303      	str	r3, [sp, #12]
 8008514:	ab0a      	add	r3, sp, #40	@ 0x28
 8008516:	e9cd a301 	strd	sl, r3, [sp, #4]
 800851a:	ab09      	add	r3, sp, #36	@ 0x24
 800851c:	ec49 8b10 	vmov	d0, r8, r9
 8008520:	9300      	str	r3, [sp, #0]
 8008522:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008526:	6861      	ldr	r1, [r4, #4]
 8008528:	f7ff fed8 	bl	80082dc <__cvt>
 800852c:	9b06      	ldr	r3, [sp, #24]
 800852e:	4680      	mov	r8, r0
 8008530:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008532:	2b47      	cmp	r3, #71	@ 0x47
 8008534:	d129      	bne.n	800858a <_printf_float+0x172>
 8008536:	1cc8      	adds	r0, r1, #3
 8008538:	db02      	blt.n	8008540 <_printf_float+0x128>
 800853a:	6863      	ldr	r3, [r4, #4]
 800853c:	4299      	cmp	r1, r3
 800853e:	dd41      	ble.n	80085c4 <_printf_float+0x1ac>
 8008540:	f1aa 0a02 	sub.w	sl, sl, #2
 8008544:	fa5f fa8a 	uxtb.w	sl, sl
 8008548:	3901      	subs	r1, #1
 800854a:	4652      	mov	r2, sl
 800854c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008550:	9109      	str	r1, [sp, #36]	@ 0x24
 8008552:	f7ff ff28 	bl	80083a6 <__exponent>
 8008556:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008558:	4681      	mov	r9, r0
 800855a:	1813      	adds	r3, r2, r0
 800855c:	2a01      	cmp	r2, #1
 800855e:	6123      	str	r3, [r4, #16]
 8008560:	dc02      	bgt.n	8008568 <_printf_float+0x150>
 8008562:	6822      	ldr	r2, [r4, #0]
 8008564:	07d2      	lsls	r2, r2, #31
 8008566:	d501      	bpl.n	800856c <_printf_float+0x154>
 8008568:	3301      	adds	r3, #1
 800856a:	6123      	str	r3, [r4, #16]
 800856c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008570:	2b00      	cmp	r3, #0
 8008572:	d0a2      	beq.n	80084ba <_printf_float+0xa2>
 8008574:	232d      	movs	r3, #45	@ 0x2d
 8008576:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800857a:	e79e      	b.n	80084ba <_printf_float+0xa2>
 800857c:	9a06      	ldr	r2, [sp, #24]
 800857e:	2a47      	cmp	r2, #71	@ 0x47
 8008580:	d1c2      	bne.n	8008508 <_printf_float+0xf0>
 8008582:	2b00      	cmp	r3, #0
 8008584:	d1c0      	bne.n	8008508 <_printf_float+0xf0>
 8008586:	2301      	movs	r3, #1
 8008588:	e7bd      	b.n	8008506 <_printf_float+0xee>
 800858a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800858e:	d9db      	bls.n	8008548 <_printf_float+0x130>
 8008590:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008594:	d118      	bne.n	80085c8 <_printf_float+0x1b0>
 8008596:	2900      	cmp	r1, #0
 8008598:	6863      	ldr	r3, [r4, #4]
 800859a:	dd0b      	ble.n	80085b4 <_printf_float+0x19c>
 800859c:	6121      	str	r1, [r4, #16]
 800859e:	b913      	cbnz	r3, 80085a6 <_printf_float+0x18e>
 80085a0:	6822      	ldr	r2, [r4, #0]
 80085a2:	07d0      	lsls	r0, r2, #31
 80085a4:	d502      	bpl.n	80085ac <_printf_float+0x194>
 80085a6:	3301      	adds	r3, #1
 80085a8:	440b      	add	r3, r1
 80085aa:	6123      	str	r3, [r4, #16]
 80085ac:	f04f 0900 	mov.w	r9, #0
 80085b0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80085b2:	e7db      	b.n	800856c <_printf_float+0x154>
 80085b4:	b913      	cbnz	r3, 80085bc <_printf_float+0x1a4>
 80085b6:	6822      	ldr	r2, [r4, #0]
 80085b8:	07d2      	lsls	r2, r2, #31
 80085ba:	d501      	bpl.n	80085c0 <_printf_float+0x1a8>
 80085bc:	3302      	adds	r3, #2
 80085be:	e7f4      	b.n	80085aa <_printf_float+0x192>
 80085c0:	2301      	movs	r3, #1
 80085c2:	e7f2      	b.n	80085aa <_printf_float+0x192>
 80085c4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80085c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80085ca:	4299      	cmp	r1, r3
 80085cc:	db05      	blt.n	80085da <_printf_float+0x1c2>
 80085ce:	6823      	ldr	r3, [r4, #0]
 80085d0:	6121      	str	r1, [r4, #16]
 80085d2:	07d8      	lsls	r0, r3, #31
 80085d4:	d5ea      	bpl.n	80085ac <_printf_float+0x194>
 80085d6:	1c4b      	adds	r3, r1, #1
 80085d8:	e7e7      	b.n	80085aa <_printf_float+0x192>
 80085da:	2900      	cmp	r1, #0
 80085dc:	bfd4      	ite	le
 80085de:	f1c1 0202 	rsble	r2, r1, #2
 80085e2:	2201      	movgt	r2, #1
 80085e4:	4413      	add	r3, r2
 80085e6:	e7e0      	b.n	80085aa <_printf_float+0x192>
 80085e8:	6823      	ldr	r3, [r4, #0]
 80085ea:	055a      	lsls	r2, r3, #21
 80085ec:	d407      	bmi.n	80085fe <_printf_float+0x1e6>
 80085ee:	6923      	ldr	r3, [r4, #16]
 80085f0:	4642      	mov	r2, r8
 80085f2:	4631      	mov	r1, r6
 80085f4:	4628      	mov	r0, r5
 80085f6:	47b8      	blx	r7
 80085f8:	3001      	adds	r0, #1
 80085fa:	d12b      	bne.n	8008654 <_printf_float+0x23c>
 80085fc:	e767      	b.n	80084ce <_printf_float+0xb6>
 80085fe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008602:	f240 80dd 	bls.w	80087c0 <_printf_float+0x3a8>
 8008606:	2200      	movs	r2, #0
 8008608:	2300      	movs	r3, #0
 800860a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800860e:	f7f8 fa6f 	bl	8000af0 <__aeabi_dcmpeq>
 8008612:	2800      	cmp	r0, #0
 8008614:	d033      	beq.n	800867e <_printf_float+0x266>
 8008616:	2301      	movs	r3, #1
 8008618:	4a36      	ldr	r2, [pc, #216]	@ (80086f4 <_printf_float+0x2dc>)
 800861a:	4631      	mov	r1, r6
 800861c:	4628      	mov	r0, r5
 800861e:	47b8      	blx	r7
 8008620:	3001      	adds	r0, #1
 8008622:	f43f af54 	beq.w	80084ce <_printf_float+0xb6>
 8008626:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800862a:	4543      	cmp	r3, r8
 800862c:	db02      	blt.n	8008634 <_printf_float+0x21c>
 800862e:	6823      	ldr	r3, [r4, #0]
 8008630:	07d8      	lsls	r0, r3, #31
 8008632:	d50f      	bpl.n	8008654 <_printf_float+0x23c>
 8008634:	4631      	mov	r1, r6
 8008636:	4628      	mov	r0, r5
 8008638:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800863c:	47b8      	blx	r7
 800863e:	3001      	adds	r0, #1
 8008640:	f43f af45 	beq.w	80084ce <_printf_float+0xb6>
 8008644:	f04f 0900 	mov.w	r9, #0
 8008648:	f108 38ff 	add.w	r8, r8, #4294967295
 800864c:	f104 0a1a 	add.w	sl, r4, #26
 8008650:	45c8      	cmp	r8, r9
 8008652:	dc09      	bgt.n	8008668 <_printf_float+0x250>
 8008654:	6823      	ldr	r3, [r4, #0]
 8008656:	079b      	lsls	r3, r3, #30
 8008658:	f100 8103 	bmi.w	8008862 <_printf_float+0x44a>
 800865c:	68e0      	ldr	r0, [r4, #12]
 800865e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008660:	4298      	cmp	r0, r3
 8008662:	bfb8      	it	lt
 8008664:	4618      	movlt	r0, r3
 8008666:	e734      	b.n	80084d2 <_printf_float+0xba>
 8008668:	2301      	movs	r3, #1
 800866a:	4652      	mov	r2, sl
 800866c:	4631      	mov	r1, r6
 800866e:	4628      	mov	r0, r5
 8008670:	47b8      	blx	r7
 8008672:	3001      	adds	r0, #1
 8008674:	f43f af2b 	beq.w	80084ce <_printf_float+0xb6>
 8008678:	f109 0901 	add.w	r9, r9, #1
 800867c:	e7e8      	b.n	8008650 <_printf_float+0x238>
 800867e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008680:	2b00      	cmp	r3, #0
 8008682:	dc39      	bgt.n	80086f8 <_printf_float+0x2e0>
 8008684:	2301      	movs	r3, #1
 8008686:	4a1b      	ldr	r2, [pc, #108]	@ (80086f4 <_printf_float+0x2dc>)
 8008688:	4631      	mov	r1, r6
 800868a:	4628      	mov	r0, r5
 800868c:	47b8      	blx	r7
 800868e:	3001      	adds	r0, #1
 8008690:	f43f af1d 	beq.w	80084ce <_printf_float+0xb6>
 8008694:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008698:	ea59 0303 	orrs.w	r3, r9, r3
 800869c:	d102      	bne.n	80086a4 <_printf_float+0x28c>
 800869e:	6823      	ldr	r3, [r4, #0]
 80086a0:	07d9      	lsls	r1, r3, #31
 80086a2:	d5d7      	bpl.n	8008654 <_printf_float+0x23c>
 80086a4:	4631      	mov	r1, r6
 80086a6:	4628      	mov	r0, r5
 80086a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80086ac:	47b8      	blx	r7
 80086ae:	3001      	adds	r0, #1
 80086b0:	f43f af0d 	beq.w	80084ce <_printf_float+0xb6>
 80086b4:	f04f 0a00 	mov.w	sl, #0
 80086b8:	f104 0b1a 	add.w	fp, r4, #26
 80086bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086be:	425b      	negs	r3, r3
 80086c0:	4553      	cmp	r3, sl
 80086c2:	dc01      	bgt.n	80086c8 <_printf_float+0x2b0>
 80086c4:	464b      	mov	r3, r9
 80086c6:	e793      	b.n	80085f0 <_printf_float+0x1d8>
 80086c8:	2301      	movs	r3, #1
 80086ca:	465a      	mov	r2, fp
 80086cc:	4631      	mov	r1, r6
 80086ce:	4628      	mov	r0, r5
 80086d0:	47b8      	blx	r7
 80086d2:	3001      	adds	r0, #1
 80086d4:	f43f aefb 	beq.w	80084ce <_printf_float+0xb6>
 80086d8:	f10a 0a01 	add.w	sl, sl, #1
 80086dc:	e7ee      	b.n	80086bc <_printf_float+0x2a4>
 80086de:	bf00      	nop
 80086e0:	7fefffff 	.word	0x7fefffff
 80086e4:	0800b38c 	.word	0x0800b38c
 80086e8:	0800b388 	.word	0x0800b388
 80086ec:	0800b394 	.word	0x0800b394
 80086f0:	0800b390 	.word	0x0800b390
 80086f4:	0800b398 	.word	0x0800b398
 80086f8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80086fa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80086fe:	4553      	cmp	r3, sl
 8008700:	bfa8      	it	ge
 8008702:	4653      	movge	r3, sl
 8008704:	2b00      	cmp	r3, #0
 8008706:	4699      	mov	r9, r3
 8008708:	dc36      	bgt.n	8008778 <_printf_float+0x360>
 800870a:	f04f 0b00 	mov.w	fp, #0
 800870e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008712:	f104 021a 	add.w	r2, r4, #26
 8008716:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008718:	9306      	str	r3, [sp, #24]
 800871a:	eba3 0309 	sub.w	r3, r3, r9
 800871e:	455b      	cmp	r3, fp
 8008720:	dc31      	bgt.n	8008786 <_printf_float+0x36e>
 8008722:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008724:	459a      	cmp	sl, r3
 8008726:	dc3a      	bgt.n	800879e <_printf_float+0x386>
 8008728:	6823      	ldr	r3, [r4, #0]
 800872a:	07da      	lsls	r2, r3, #31
 800872c:	d437      	bmi.n	800879e <_printf_float+0x386>
 800872e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008730:	ebaa 0903 	sub.w	r9, sl, r3
 8008734:	9b06      	ldr	r3, [sp, #24]
 8008736:	ebaa 0303 	sub.w	r3, sl, r3
 800873a:	4599      	cmp	r9, r3
 800873c:	bfa8      	it	ge
 800873e:	4699      	movge	r9, r3
 8008740:	f1b9 0f00 	cmp.w	r9, #0
 8008744:	dc33      	bgt.n	80087ae <_printf_float+0x396>
 8008746:	f04f 0800 	mov.w	r8, #0
 800874a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800874e:	f104 0b1a 	add.w	fp, r4, #26
 8008752:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008754:	ebaa 0303 	sub.w	r3, sl, r3
 8008758:	eba3 0309 	sub.w	r3, r3, r9
 800875c:	4543      	cmp	r3, r8
 800875e:	f77f af79 	ble.w	8008654 <_printf_float+0x23c>
 8008762:	2301      	movs	r3, #1
 8008764:	465a      	mov	r2, fp
 8008766:	4631      	mov	r1, r6
 8008768:	4628      	mov	r0, r5
 800876a:	47b8      	blx	r7
 800876c:	3001      	adds	r0, #1
 800876e:	f43f aeae 	beq.w	80084ce <_printf_float+0xb6>
 8008772:	f108 0801 	add.w	r8, r8, #1
 8008776:	e7ec      	b.n	8008752 <_printf_float+0x33a>
 8008778:	4642      	mov	r2, r8
 800877a:	4631      	mov	r1, r6
 800877c:	4628      	mov	r0, r5
 800877e:	47b8      	blx	r7
 8008780:	3001      	adds	r0, #1
 8008782:	d1c2      	bne.n	800870a <_printf_float+0x2f2>
 8008784:	e6a3      	b.n	80084ce <_printf_float+0xb6>
 8008786:	2301      	movs	r3, #1
 8008788:	4631      	mov	r1, r6
 800878a:	4628      	mov	r0, r5
 800878c:	9206      	str	r2, [sp, #24]
 800878e:	47b8      	blx	r7
 8008790:	3001      	adds	r0, #1
 8008792:	f43f ae9c 	beq.w	80084ce <_printf_float+0xb6>
 8008796:	f10b 0b01 	add.w	fp, fp, #1
 800879a:	9a06      	ldr	r2, [sp, #24]
 800879c:	e7bb      	b.n	8008716 <_printf_float+0x2fe>
 800879e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80087a2:	4631      	mov	r1, r6
 80087a4:	4628      	mov	r0, r5
 80087a6:	47b8      	blx	r7
 80087a8:	3001      	adds	r0, #1
 80087aa:	d1c0      	bne.n	800872e <_printf_float+0x316>
 80087ac:	e68f      	b.n	80084ce <_printf_float+0xb6>
 80087ae:	9a06      	ldr	r2, [sp, #24]
 80087b0:	464b      	mov	r3, r9
 80087b2:	4631      	mov	r1, r6
 80087b4:	4628      	mov	r0, r5
 80087b6:	4442      	add	r2, r8
 80087b8:	47b8      	blx	r7
 80087ba:	3001      	adds	r0, #1
 80087bc:	d1c3      	bne.n	8008746 <_printf_float+0x32e>
 80087be:	e686      	b.n	80084ce <_printf_float+0xb6>
 80087c0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80087c4:	f1ba 0f01 	cmp.w	sl, #1
 80087c8:	dc01      	bgt.n	80087ce <_printf_float+0x3b6>
 80087ca:	07db      	lsls	r3, r3, #31
 80087cc:	d536      	bpl.n	800883c <_printf_float+0x424>
 80087ce:	2301      	movs	r3, #1
 80087d0:	4642      	mov	r2, r8
 80087d2:	4631      	mov	r1, r6
 80087d4:	4628      	mov	r0, r5
 80087d6:	47b8      	blx	r7
 80087d8:	3001      	adds	r0, #1
 80087da:	f43f ae78 	beq.w	80084ce <_printf_float+0xb6>
 80087de:	4631      	mov	r1, r6
 80087e0:	4628      	mov	r0, r5
 80087e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80087e6:	47b8      	blx	r7
 80087e8:	3001      	adds	r0, #1
 80087ea:	f43f ae70 	beq.w	80084ce <_printf_float+0xb6>
 80087ee:	2200      	movs	r2, #0
 80087f0:	2300      	movs	r3, #0
 80087f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80087f6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80087fa:	f7f8 f979 	bl	8000af0 <__aeabi_dcmpeq>
 80087fe:	b9c0      	cbnz	r0, 8008832 <_printf_float+0x41a>
 8008800:	4653      	mov	r3, sl
 8008802:	f108 0201 	add.w	r2, r8, #1
 8008806:	4631      	mov	r1, r6
 8008808:	4628      	mov	r0, r5
 800880a:	47b8      	blx	r7
 800880c:	3001      	adds	r0, #1
 800880e:	d10c      	bne.n	800882a <_printf_float+0x412>
 8008810:	e65d      	b.n	80084ce <_printf_float+0xb6>
 8008812:	2301      	movs	r3, #1
 8008814:	465a      	mov	r2, fp
 8008816:	4631      	mov	r1, r6
 8008818:	4628      	mov	r0, r5
 800881a:	47b8      	blx	r7
 800881c:	3001      	adds	r0, #1
 800881e:	f43f ae56 	beq.w	80084ce <_printf_float+0xb6>
 8008822:	f108 0801 	add.w	r8, r8, #1
 8008826:	45d0      	cmp	r8, sl
 8008828:	dbf3      	blt.n	8008812 <_printf_float+0x3fa>
 800882a:	464b      	mov	r3, r9
 800882c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008830:	e6df      	b.n	80085f2 <_printf_float+0x1da>
 8008832:	f04f 0800 	mov.w	r8, #0
 8008836:	f104 0b1a 	add.w	fp, r4, #26
 800883a:	e7f4      	b.n	8008826 <_printf_float+0x40e>
 800883c:	2301      	movs	r3, #1
 800883e:	4642      	mov	r2, r8
 8008840:	e7e1      	b.n	8008806 <_printf_float+0x3ee>
 8008842:	2301      	movs	r3, #1
 8008844:	464a      	mov	r2, r9
 8008846:	4631      	mov	r1, r6
 8008848:	4628      	mov	r0, r5
 800884a:	47b8      	blx	r7
 800884c:	3001      	adds	r0, #1
 800884e:	f43f ae3e 	beq.w	80084ce <_printf_float+0xb6>
 8008852:	f108 0801 	add.w	r8, r8, #1
 8008856:	68e3      	ldr	r3, [r4, #12]
 8008858:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800885a:	1a5b      	subs	r3, r3, r1
 800885c:	4543      	cmp	r3, r8
 800885e:	dcf0      	bgt.n	8008842 <_printf_float+0x42a>
 8008860:	e6fc      	b.n	800865c <_printf_float+0x244>
 8008862:	f04f 0800 	mov.w	r8, #0
 8008866:	f104 0919 	add.w	r9, r4, #25
 800886a:	e7f4      	b.n	8008856 <_printf_float+0x43e>

0800886c <_printf_common>:
 800886c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008870:	4616      	mov	r6, r2
 8008872:	4698      	mov	r8, r3
 8008874:	688a      	ldr	r2, [r1, #8]
 8008876:	4607      	mov	r7, r0
 8008878:	690b      	ldr	r3, [r1, #16]
 800887a:	460c      	mov	r4, r1
 800887c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008880:	4293      	cmp	r3, r2
 8008882:	bfb8      	it	lt
 8008884:	4613      	movlt	r3, r2
 8008886:	6033      	str	r3, [r6, #0]
 8008888:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800888c:	b10a      	cbz	r2, 8008892 <_printf_common+0x26>
 800888e:	3301      	adds	r3, #1
 8008890:	6033      	str	r3, [r6, #0]
 8008892:	6823      	ldr	r3, [r4, #0]
 8008894:	0699      	lsls	r1, r3, #26
 8008896:	bf42      	ittt	mi
 8008898:	6833      	ldrmi	r3, [r6, #0]
 800889a:	3302      	addmi	r3, #2
 800889c:	6033      	strmi	r3, [r6, #0]
 800889e:	6825      	ldr	r5, [r4, #0]
 80088a0:	f015 0506 	ands.w	r5, r5, #6
 80088a4:	d106      	bne.n	80088b4 <_printf_common+0x48>
 80088a6:	f104 0a19 	add.w	sl, r4, #25
 80088aa:	68e3      	ldr	r3, [r4, #12]
 80088ac:	6832      	ldr	r2, [r6, #0]
 80088ae:	1a9b      	subs	r3, r3, r2
 80088b0:	42ab      	cmp	r3, r5
 80088b2:	dc2b      	bgt.n	800890c <_printf_common+0xa0>
 80088b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80088b8:	6822      	ldr	r2, [r4, #0]
 80088ba:	3b00      	subs	r3, #0
 80088bc:	bf18      	it	ne
 80088be:	2301      	movne	r3, #1
 80088c0:	0692      	lsls	r2, r2, #26
 80088c2:	d430      	bmi.n	8008926 <_printf_common+0xba>
 80088c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80088c8:	4641      	mov	r1, r8
 80088ca:	4638      	mov	r0, r7
 80088cc:	47c8      	blx	r9
 80088ce:	3001      	adds	r0, #1
 80088d0:	d023      	beq.n	800891a <_printf_common+0xae>
 80088d2:	6823      	ldr	r3, [r4, #0]
 80088d4:	341a      	adds	r4, #26
 80088d6:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 80088da:	f003 0306 	and.w	r3, r3, #6
 80088de:	2b04      	cmp	r3, #4
 80088e0:	bf0a      	itet	eq
 80088e2:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 80088e6:	2500      	movne	r5, #0
 80088e8:	6833      	ldreq	r3, [r6, #0]
 80088ea:	f04f 0600 	mov.w	r6, #0
 80088ee:	bf08      	it	eq
 80088f0:	1aed      	subeq	r5, r5, r3
 80088f2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80088f6:	bf08      	it	eq
 80088f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80088fc:	4293      	cmp	r3, r2
 80088fe:	bfc4      	itt	gt
 8008900:	1a9b      	subgt	r3, r3, r2
 8008902:	18ed      	addgt	r5, r5, r3
 8008904:	42b5      	cmp	r5, r6
 8008906:	d11a      	bne.n	800893e <_printf_common+0xd2>
 8008908:	2000      	movs	r0, #0
 800890a:	e008      	b.n	800891e <_printf_common+0xb2>
 800890c:	2301      	movs	r3, #1
 800890e:	4652      	mov	r2, sl
 8008910:	4641      	mov	r1, r8
 8008912:	4638      	mov	r0, r7
 8008914:	47c8      	blx	r9
 8008916:	3001      	adds	r0, #1
 8008918:	d103      	bne.n	8008922 <_printf_common+0xb6>
 800891a:	f04f 30ff 	mov.w	r0, #4294967295
 800891e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008922:	3501      	adds	r5, #1
 8008924:	e7c1      	b.n	80088aa <_printf_common+0x3e>
 8008926:	18e1      	adds	r1, r4, r3
 8008928:	1c5a      	adds	r2, r3, #1
 800892a:	2030      	movs	r0, #48	@ 0x30
 800892c:	3302      	adds	r3, #2
 800892e:	4422      	add	r2, r4
 8008930:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008934:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008938:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800893c:	e7c2      	b.n	80088c4 <_printf_common+0x58>
 800893e:	2301      	movs	r3, #1
 8008940:	4622      	mov	r2, r4
 8008942:	4641      	mov	r1, r8
 8008944:	4638      	mov	r0, r7
 8008946:	47c8      	blx	r9
 8008948:	3001      	adds	r0, #1
 800894a:	d0e6      	beq.n	800891a <_printf_common+0xae>
 800894c:	3601      	adds	r6, #1
 800894e:	e7d9      	b.n	8008904 <_printf_common+0x98>

08008950 <_printf_i>:
 8008950:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008954:	7e0f      	ldrb	r7, [r1, #24]
 8008956:	4691      	mov	r9, r2
 8008958:	4680      	mov	r8, r0
 800895a:	460c      	mov	r4, r1
 800895c:	2f78      	cmp	r7, #120	@ 0x78
 800895e:	469a      	mov	sl, r3
 8008960:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008962:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008966:	d807      	bhi.n	8008978 <_printf_i+0x28>
 8008968:	2f62      	cmp	r7, #98	@ 0x62
 800896a:	d80a      	bhi.n	8008982 <_printf_i+0x32>
 800896c:	2f00      	cmp	r7, #0
 800896e:	f000 80d1 	beq.w	8008b14 <_printf_i+0x1c4>
 8008972:	2f58      	cmp	r7, #88	@ 0x58
 8008974:	f000 80b8 	beq.w	8008ae8 <_printf_i+0x198>
 8008978:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800897c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008980:	e03a      	b.n	80089f8 <_printf_i+0xa8>
 8008982:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008986:	2b15      	cmp	r3, #21
 8008988:	d8f6      	bhi.n	8008978 <_printf_i+0x28>
 800898a:	a101      	add	r1, pc, #4	@ (adr r1, 8008990 <_printf_i+0x40>)
 800898c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008990:	080089e9 	.word	0x080089e9
 8008994:	080089fd 	.word	0x080089fd
 8008998:	08008979 	.word	0x08008979
 800899c:	08008979 	.word	0x08008979
 80089a0:	08008979 	.word	0x08008979
 80089a4:	08008979 	.word	0x08008979
 80089a8:	080089fd 	.word	0x080089fd
 80089ac:	08008979 	.word	0x08008979
 80089b0:	08008979 	.word	0x08008979
 80089b4:	08008979 	.word	0x08008979
 80089b8:	08008979 	.word	0x08008979
 80089bc:	08008afb 	.word	0x08008afb
 80089c0:	08008a27 	.word	0x08008a27
 80089c4:	08008ab5 	.word	0x08008ab5
 80089c8:	08008979 	.word	0x08008979
 80089cc:	08008979 	.word	0x08008979
 80089d0:	08008b1d 	.word	0x08008b1d
 80089d4:	08008979 	.word	0x08008979
 80089d8:	08008a27 	.word	0x08008a27
 80089dc:	08008979 	.word	0x08008979
 80089e0:	08008979 	.word	0x08008979
 80089e4:	08008abd 	.word	0x08008abd
 80089e8:	6833      	ldr	r3, [r6, #0]
 80089ea:	1d1a      	adds	r2, r3, #4
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	6032      	str	r2, [r6, #0]
 80089f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80089f4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80089f8:	2301      	movs	r3, #1
 80089fa:	e09c      	b.n	8008b36 <_printf_i+0x1e6>
 80089fc:	6833      	ldr	r3, [r6, #0]
 80089fe:	6820      	ldr	r0, [r4, #0]
 8008a00:	1d19      	adds	r1, r3, #4
 8008a02:	6031      	str	r1, [r6, #0]
 8008a04:	0606      	lsls	r6, r0, #24
 8008a06:	d501      	bpl.n	8008a0c <_printf_i+0xbc>
 8008a08:	681d      	ldr	r5, [r3, #0]
 8008a0a:	e003      	b.n	8008a14 <_printf_i+0xc4>
 8008a0c:	0645      	lsls	r5, r0, #25
 8008a0e:	d5fb      	bpl.n	8008a08 <_printf_i+0xb8>
 8008a10:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008a14:	2d00      	cmp	r5, #0
 8008a16:	da03      	bge.n	8008a20 <_printf_i+0xd0>
 8008a18:	232d      	movs	r3, #45	@ 0x2d
 8008a1a:	426d      	negs	r5, r5
 8008a1c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008a20:	4858      	ldr	r0, [pc, #352]	@ (8008b84 <_printf_i+0x234>)
 8008a22:	230a      	movs	r3, #10
 8008a24:	e011      	b.n	8008a4a <_printf_i+0xfa>
 8008a26:	6821      	ldr	r1, [r4, #0]
 8008a28:	6833      	ldr	r3, [r6, #0]
 8008a2a:	0608      	lsls	r0, r1, #24
 8008a2c:	f853 5b04 	ldr.w	r5, [r3], #4
 8008a30:	d402      	bmi.n	8008a38 <_printf_i+0xe8>
 8008a32:	0649      	lsls	r1, r1, #25
 8008a34:	bf48      	it	mi
 8008a36:	b2ad      	uxthmi	r5, r5
 8008a38:	2f6f      	cmp	r7, #111	@ 0x6f
 8008a3a:	6033      	str	r3, [r6, #0]
 8008a3c:	4851      	ldr	r0, [pc, #324]	@ (8008b84 <_printf_i+0x234>)
 8008a3e:	bf14      	ite	ne
 8008a40:	230a      	movne	r3, #10
 8008a42:	2308      	moveq	r3, #8
 8008a44:	2100      	movs	r1, #0
 8008a46:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008a4a:	6866      	ldr	r6, [r4, #4]
 8008a4c:	2e00      	cmp	r6, #0
 8008a4e:	60a6      	str	r6, [r4, #8]
 8008a50:	db05      	blt.n	8008a5e <_printf_i+0x10e>
 8008a52:	6821      	ldr	r1, [r4, #0]
 8008a54:	432e      	orrs	r6, r5
 8008a56:	f021 0104 	bic.w	r1, r1, #4
 8008a5a:	6021      	str	r1, [r4, #0]
 8008a5c:	d04b      	beq.n	8008af6 <_printf_i+0x1a6>
 8008a5e:	4616      	mov	r6, r2
 8008a60:	fbb5 f1f3 	udiv	r1, r5, r3
 8008a64:	fb03 5711 	mls	r7, r3, r1, r5
 8008a68:	5dc7      	ldrb	r7, [r0, r7]
 8008a6a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008a6e:	462f      	mov	r7, r5
 8008a70:	460d      	mov	r5, r1
 8008a72:	42bb      	cmp	r3, r7
 8008a74:	d9f4      	bls.n	8008a60 <_printf_i+0x110>
 8008a76:	2b08      	cmp	r3, #8
 8008a78:	d10b      	bne.n	8008a92 <_printf_i+0x142>
 8008a7a:	6823      	ldr	r3, [r4, #0]
 8008a7c:	07df      	lsls	r7, r3, #31
 8008a7e:	d508      	bpl.n	8008a92 <_printf_i+0x142>
 8008a80:	6923      	ldr	r3, [r4, #16]
 8008a82:	6861      	ldr	r1, [r4, #4]
 8008a84:	4299      	cmp	r1, r3
 8008a86:	bfde      	ittt	le
 8008a88:	2330      	movle	r3, #48	@ 0x30
 8008a8a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008a8e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008a92:	1b92      	subs	r2, r2, r6
 8008a94:	6122      	str	r2, [r4, #16]
 8008a96:	464b      	mov	r3, r9
 8008a98:	aa03      	add	r2, sp, #12
 8008a9a:	4621      	mov	r1, r4
 8008a9c:	4640      	mov	r0, r8
 8008a9e:	f8cd a000 	str.w	sl, [sp]
 8008aa2:	f7ff fee3 	bl	800886c <_printf_common>
 8008aa6:	3001      	adds	r0, #1
 8008aa8:	d14a      	bne.n	8008b40 <_printf_i+0x1f0>
 8008aaa:	f04f 30ff 	mov.w	r0, #4294967295
 8008aae:	b004      	add	sp, #16
 8008ab0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ab4:	6823      	ldr	r3, [r4, #0]
 8008ab6:	f043 0320 	orr.w	r3, r3, #32
 8008aba:	6023      	str	r3, [r4, #0]
 8008abc:	2778      	movs	r7, #120	@ 0x78
 8008abe:	4832      	ldr	r0, [pc, #200]	@ (8008b88 <_printf_i+0x238>)
 8008ac0:	6823      	ldr	r3, [r4, #0]
 8008ac2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008ac6:	061f      	lsls	r7, r3, #24
 8008ac8:	6831      	ldr	r1, [r6, #0]
 8008aca:	f851 5b04 	ldr.w	r5, [r1], #4
 8008ace:	d402      	bmi.n	8008ad6 <_printf_i+0x186>
 8008ad0:	065f      	lsls	r7, r3, #25
 8008ad2:	bf48      	it	mi
 8008ad4:	b2ad      	uxthmi	r5, r5
 8008ad6:	6031      	str	r1, [r6, #0]
 8008ad8:	07d9      	lsls	r1, r3, #31
 8008ada:	bf44      	itt	mi
 8008adc:	f043 0320 	orrmi.w	r3, r3, #32
 8008ae0:	6023      	strmi	r3, [r4, #0]
 8008ae2:	b11d      	cbz	r5, 8008aec <_printf_i+0x19c>
 8008ae4:	2310      	movs	r3, #16
 8008ae6:	e7ad      	b.n	8008a44 <_printf_i+0xf4>
 8008ae8:	4826      	ldr	r0, [pc, #152]	@ (8008b84 <_printf_i+0x234>)
 8008aea:	e7e9      	b.n	8008ac0 <_printf_i+0x170>
 8008aec:	6823      	ldr	r3, [r4, #0]
 8008aee:	f023 0320 	bic.w	r3, r3, #32
 8008af2:	6023      	str	r3, [r4, #0]
 8008af4:	e7f6      	b.n	8008ae4 <_printf_i+0x194>
 8008af6:	4616      	mov	r6, r2
 8008af8:	e7bd      	b.n	8008a76 <_printf_i+0x126>
 8008afa:	6833      	ldr	r3, [r6, #0]
 8008afc:	6825      	ldr	r5, [r4, #0]
 8008afe:	1d18      	adds	r0, r3, #4
 8008b00:	6961      	ldr	r1, [r4, #20]
 8008b02:	6030      	str	r0, [r6, #0]
 8008b04:	062e      	lsls	r6, r5, #24
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	d501      	bpl.n	8008b0e <_printf_i+0x1be>
 8008b0a:	6019      	str	r1, [r3, #0]
 8008b0c:	e002      	b.n	8008b14 <_printf_i+0x1c4>
 8008b0e:	0668      	lsls	r0, r5, #25
 8008b10:	d5fb      	bpl.n	8008b0a <_printf_i+0x1ba>
 8008b12:	8019      	strh	r1, [r3, #0]
 8008b14:	2300      	movs	r3, #0
 8008b16:	4616      	mov	r6, r2
 8008b18:	6123      	str	r3, [r4, #16]
 8008b1a:	e7bc      	b.n	8008a96 <_printf_i+0x146>
 8008b1c:	6833      	ldr	r3, [r6, #0]
 8008b1e:	2100      	movs	r1, #0
 8008b20:	1d1a      	adds	r2, r3, #4
 8008b22:	6032      	str	r2, [r6, #0]
 8008b24:	681e      	ldr	r6, [r3, #0]
 8008b26:	6862      	ldr	r2, [r4, #4]
 8008b28:	4630      	mov	r0, r6
 8008b2a:	f000 f9ea 	bl	8008f02 <memchr>
 8008b2e:	b108      	cbz	r0, 8008b34 <_printf_i+0x1e4>
 8008b30:	1b80      	subs	r0, r0, r6
 8008b32:	6060      	str	r0, [r4, #4]
 8008b34:	6863      	ldr	r3, [r4, #4]
 8008b36:	6123      	str	r3, [r4, #16]
 8008b38:	2300      	movs	r3, #0
 8008b3a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008b3e:	e7aa      	b.n	8008a96 <_printf_i+0x146>
 8008b40:	6923      	ldr	r3, [r4, #16]
 8008b42:	4632      	mov	r2, r6
 8008b44:	4649      	mov	r1, r9
 8008b46:	4640      	mov	r0, r8
 8008b48:	47d0      	blx	sl
 8008b4a:	3001      	adds	r0, #1
 8008b4c:	d0ad      	beq.n	8008aaa <_printf_i+0x15a>
 8008b4e:	6823      	ldr	r3, [r4, #0]
 8008b50:	079b      	lsls	r3, r3, #30
 8008b52:	d413      	bmi.n	8008b7c <_printf_i+0x22c>
 8008b54:	68e0      	ldr	r0, [r4, #12]
 8008b56:	9b03      	ldr	r3, [sp, #12]
 8008b58:	4298      	cmp	r0, r3
 8008b5a:	bfb8      	it	lt
 8008b5c:	4618      	movlt	r0, r3
 8008b5e:	e7a6      	b.n	8008aae <_printf_i+0x15e>
 8008b60:	2301      	movs	r3, #1
 8008b62:	4632      	mov	r2, r6
 8008b64:	4649      	mov	r1, r9
 8008b66:	4640      	mov	r0, r8
 8008b68:	47d0      	blx	sl
 8008b6a:	3001      	adds	r0, #1
 8008b6c:	d09d      	beq.n	8008aaa <_printf_i+0x15a>
 8008b6e:	3501      	adds	r5, #1
 8008b70:	68e3      	ldr	r3, [r4, #12]
 8008b72:	9903      	ldr	r1, [sp, #12]
 8008b74:	1a5b      	subs	r3, r3, r1
 8008b76:	42ab      	cmp	r3, r5
 8008b78:	dcf2      	bgt.n	8008b60 <_printf_i+0x210>
 8008b7a:	e7eb      	b.n	8008b54 <_printf_i+0x204>
 8008b7c:	2500      	movs	r5, #0
 8008b7e:	f104 0619 	add.w	r6, r4, #25
 8008b82:	e7f5      	b.n	8008b70 <_printf_i+0x220>
 8008b84:	0800b39a 	.word	0x0800b39a
 8008b88:	0800b3ab 	.word	0x0800b3ab

08008b8c <std>:
 8008b8c:	2300      	movs	r3, #0
 8008b8e:	b510      	push	{r4, lr}
 8008b90:	4604      	mov	r4, r0
 8008b92:	6083      	str	r3, [r0, #8]
 8008b94:	8181      	strh	r1, [r0, #12]
 8008b96:	4619      	mov	r1, r3
 8008b98:	6643      	str	r3, [r0, #100]	@ 0x64
 8008b9a:	81c2      	strh	r2, [r0, #14]
 8008b9c:	2208      	movs	r2, #8
 8008b9e:	6183      	str	r3, [r0, #24]
 8008ba0:	e9c0 3300 	strd	r3, r3, [r0]
 8008ba4:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008ba8:	305c      	adds	r0, #92	@ 0x5c
 8008baa:	f000 f92a 	bl	8008e02 <memset>
 8008bae:	4b0d      	ldr	r3, [pc, #52]	@ (8008be4 <std+0x58>)
 8008bb0:	6224      	str	r4, [r4, #32]
 8008bb2:	6263      	str	r3, [r4, #36]	@ 0x24
 8008bb4:	4b0c      	ldr	r3, [pc, #48]	@ (8008be8 <std+0x5c>)
 8008bb6:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008bb8:	4b0c      	ldr	r3, [pc, #48]	@ (8008bec <std+0x60>)
 8008bba:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008bbc:	4b0c      	ldr	r3, [pc, #48]	@ (8008bf0 <std+0x64>)
 8008bbe:	6323      	str	r3, [r4, #48]	@ 0x30
 8008bc0:	4b0c      	ldr	r3, [pc, #48]	@ (8008bf4 <std+0x68>)
 8008bc2:	429c      	cmp	r4, r3
 8008bc4:	d006      	beq.n	8008bd4 <std+0x48>
 8008bc6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008bca:	4294      	cmp	r4, r2
 8008bcc:	d002      	beq.n	8008bd4 <std+0x48>
 8008bce:	33d0      	adds	r3, #208	@ 0xd0
 8008bd0:	429c      	cmp	r4, r3
 8008bd2:	d105      	bne.n	8008be0 <std+0x54>
 8008bd4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008bd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008bdc:	f000 b98e 	b.w	8008efc <__retarget_lock_init_recursive>
 8008be0:	bd10      	pop	{r4, pc}
 8008be2:	bf00      	nop
 8008be4:	08008d7d 	.word	0x08008d7d
 8008be8:	08008d9f 	.word	0x08008d9f
 8008bec:	08008dd7 	.word	0x08008dd7
 8008bf0:	08008dfb 	.word	0x08008dfb
 8008bf4:	20000440 	.word	0x20000440

08008bf8 <stdio_exit_handler>:
 8008bf8:	4a02      	ldr	r2, [pc, #8]	@ (8008c04 <stdio_exit_handler+0xc>)
 8008bfa:	4903      	ldr	r1, [pc, #12]	@ (8008c08 <stdio_exit_handler+0x10>)
 8008bfc:	4803      	ldr	r0, [pc, #12]	@ (8008c0c <stdio_exit_handler+0x14>)
 8008bfe:	f000 b869 	b.w	8008cd4 <_fwalk_sglue>
 8008c02:	bf00      	nop
 8008c04:	2000000c 	.word	0x2000000c
 8008c08:	0800a899 	.word	0x0800a899
 8008c0c:	2000001c 	.word	0x2000001c

08008c10 <cleanup_stdio>:
 8008c10:	6841      	ldr	r1, [r0, #4]
 8008c12:	4b0c      	ldr	r3, [pc, #48]	@ (8008c44 <cleanup_stdio+0x34>)
 8008c14:	4299      	cmp	r1, r3
 8008c16:	b510      	push	{r4, lr}
 8008c18:	4604      	mov	r4, r0
 8008c1a:	d001      	beq.n	8008c20 <cleanup_stdio+0x10>
 8008c1c:	f001 fe3c 	bl	800a898 <_fflush_r>
 8008c20:	68a1      	ldr	r1, [r4, #8]
 8008c22:	4b09      	ldr	r3, [pc, #36]	@ (8008c48 <cleanup_stdio+0x38>)
 8008c24:	4299      	cmp	r1, r3
 8008c26:	d002      	beq.n	8008c2e <cleanup_stdio+0x1e>
 8008c28:	4620      	mov	r0, r4
 8008c2a:	f001 fe35 	bl	800a898 <_fflush_r>
 8008c2e:	68e1      	ldr	r1, [r4, #12]
 8008c30:	4b06      	ldr	r3, [pc, #24]	@ (8008c4c <cleanup_stdio+0x3c>)
 8008c32:	4299      	cmp	r1, r3
 8008c34:	d004      	beq.n	8008c40 <cleanup_stdio+0x30>
 8008c36:	4620      	mov	r0, r4
 8008c38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c3c:	f001 be2c 	b.w	800a898 <_fflush_r>
 8008c40:	bd10      	pop	{r4, pc}
 8008c42:	bf00      	nop
 8008c44:	20000440 	.word	0x20000440
 8008c48:	200004a8 	.word	0x200004a8
 8008c4c:	20000510 	.word	0x20000510

08008c50 <global_stdio_init.part.0>:
 8008c50:	b510      	push	{r4, lr}
 8008c52:	4b0b      	ldr	r3, [pc, #44]	@ (8008c80 <global_stdio_init.part.0+0x30>)
 8008c54:	2104      	movs	r1, #4
 8008c56:	4c0b      	ldr	r4, [pc, #44]	@ (8008c84 <global_stdio_init.part.0+0x34>)
 8008c58:	4a0b      	ldr	r2, [pc, #44]	@ (8008c88 <global_stdio_init.part.0+0x38>)
 8008c5a:	4620      	mov	r0, r4
 8008c5c:	601a      	str	r2, [r3, #0]
 8008c5e:	2200      	movs	r2, #0
 8008c60:	f7ff ff94 	bl	8008b8c <std>
 8008c64:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008c68:	2201      	movs	r2, #1
 8008c6a:	2109      	movs	r1, #9
 8008c6c:	f7ff ff8e 	bl	8008b8c <std>
 8008c70:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008c74:	2202      	movs	r2, #2
 8008c76:	2112      	movs	r1, #18
 8008c78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c7c:	f7ff bf86 	b.w	8008b8c <std>
 8008c80:	20000578 	.word	0x20000578
 8008c84:	20000440 	.word	0x20000440
 8008c88:	08008bf9 	.word	0x08008bf9

08008c8c <__sfp_lock_acquire>:
 8008c8c:	4801      	ldr	r0, [pc, #4]	@ (8008c94 <__sfp_lock_acquire+0x8>)
 8008c8e:	f000 b936 	b.w	8008efe <__retarget_lock_acquire_recursive>
 8008c92:	bf00      	nop
 8008c94:	20000581 	.word	0x20000581

08008c98 <__sfp_lock_release>:
 8008c98:	4801      	ldr	r0, [pc, #4]	@ (8008ca0 <__sfp_lock_release+0x8>)
 8008c9a:	f000 b931 	b.w	8008f00 <__retarget_lock_release_recursive>
 8008c9e:	bf00      	nop
 8008ca0:	20000581 	.word	0x20000581

08008ca4 <__sinit>:
 8008ca4:	b510      	push	{r4, lr}
 8008ca6:	4604      	mov	r4, r0
 8008ca8:	f7ff fff0 	bl	8008c8c <__sfp_lock_acquire>
 8008cac:	6a23      	ldr	r3, [r4, #32]
 8008cae:	b11b      	cbz	r3, 8008cb8 <__sinit+0x14>
 8008cb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008cb4:	f7ff bff0 	b.w	8008c98 <__sfp_lock_release>
 8008cb8:	4b04      	ldr	r3, [pc, #16]	@ (8008ccc <__sinit+0x28>)
 8008cba:	6223      	str	r3, [r4, #32]
 8008cbc:	4b04      	ldr	r3, [pc, #16]	@ (8008cd0 <__sinit+0x2c>)
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d1f5      	bne.n	8008cb0 <__sinit+0xc>
 8008cc4:	f7ff ffc4 	bl	8008c50 <global_stdio_init.part.0>
 8008cc8:	e7f2      	b.n	8008cb0 <__sinit+0xc>
 8008cca:	bf00      	nop
 8008ccc:	08008c11 	.word	0x08008c11
 8008cd0:	20000578 	.word	0x20000578

08008cd4 <_fwalk_sglue>:
 8008cd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008cd8:	4607      	mov	r7, r0
 8008cda:	4688      	mov	r8, r1
 8008cdc:	4614      	mov	r4, r2
 8008cde:	2600      	movs	r6, #0
 8008ce0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008ce4:	f1b9 0901 	subs.w	r9, r9, #1
 8008ce8:	d505      	bpl.n	8008cf6 <_fwalk_sglue+0x22>
 8008cea:	6824      	ldr	r4, [r4, #0]
 8008cec:	2c00      	cmp	r4, #0
 8008cee:	d1f7      	bne.n	8008ce0 <_fwalk_sglue+0xc>
 8008cf0:	4630      	mov	r0, r6
 8008cf2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008cf6:	89ab      	ldrh	r3, [r5, #12]
 8008cf8:	2b01      	cmp	r3, #1
 8008cfa:	d907      	bls.n	8008d0c <_fwalk_sglue+0x38>
 8008cfc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008d00:	3301      	adds	r3, #1
 8008d02:	d003      	beq.n	8008d0c <_fwalk_sglue+0x38>
 8008d04:	4629      	mov	r1, r5
 8008d06:	4638      	mov	r0, r7
 8008d08:	47c0      	blx	r8
 8008d0a:	4306      	orrs	r6, r0
 8008d0c:	3568      	adds	r5, #104	@ 0x68
 8008d0e:	e7e9      	b.n	8008ce4 <_fwalk_sglue+0x10>

08008d10 <sniprintf>:
 8008d10:	b40c      	push	{r2, r3}
 8008d12:	4b19      	ldr	r3, [pc, #100]	@ (8008d78 <sniprintf+0x68>)
 8008d14:	b530      	push	{r4, r5, lr}
 8008d16:	1e0c      	subs	r4, r1, #0
 8008d18:	b09d      	sub	sp, #116	@ 0x74
 8008d1a:	681d      	ldr	r5, [r3, #0]
 8008d1c:	da08      	bge.n	8008d30 <sniprintf+0x20>
 8008d1e:	238b      	movs	r3, #139	@ 0x8b
 8008d20:	f04f 30ff 	mov.w	r0, #4294967295
 8008d24:	602b      	str	r3, [r5, #0]
 8008d26:	b01d      	add	sp, #116	@ 0x74
 8008d28:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008d2c:	b002      	add	sp, #8
 8008d2e:	4770      	bx	lr
 8008d30:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008d34:	9002      	str	r0, [sp, #8]
 8008d36:	9006      	str	r0, [sp, #24]
 8008d38:	a902      	add	r1, sp, #8
 8008d3a:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008d3e:	f04f 0300 	mov.w	r3, #0
 8008d42:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008d44:	4628      	mov	r0, r5
 8008d46:	931b      	str	r3, [sp, #108]	@ 0x6c
 8008d48:	bf14      	ite	ne
 8008d4a:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008d4e:	4623      	moveq	r3, r4
 8008d50:	9304      	str	r3, [sp, #16]
 8008d52:	9307      	str	r3, [sp, #28]
 8008d54:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008d58:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008d5c:	ab21      	add	r3, sp, #132	@ 0x84
 8008d5e:	9301      	str	r3, [sp, #4]
 8008d60:	f001 fc1a 	bl	800a598 <_svfiprintf_r>
 8008d64:	1c43      	adds	r3, r0, #1
 8008d66:	bfbc      	itt	lt
 8008d68:	238b      	movlt	r3, #139	@ 0x8b
 8008d6a:	602b      	strlt	r3, [r5, #0]
 8008d6c:	2c00      	cmp	r4, #0
 8008d6e:	d0da      	beq.n	8008d26 <sniprintf+0x16>
 8008d70:	9b02      	ldr	r3, [sp, #8]
 8008d72:	2200      	movs	r2, #0
 8008d74:	701a      	strb	r2, [r3, #0]
 8008d76:	e7d6      	b.n	8008d26 <sniprintf+0x16>
 8008d78:	20000018 	.word	0x20000018

08008d7c <__sread>:
 8008d7c:	b510      	push	{r4, lr}
 8008d7e:	460c      	mov	r4, r1
 8008d80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d84:	f000 f86c 	bl	8008e60 <_read_r>
 8008d88:	2800      	cmp	r0, #0
 8008d8a:	bfab      	itete	ge
 8008d8c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008d8e:	89a3      	ldrhlt	r3, [r4, #12]
 8008d90:	181b      	addge	r3, r3, r0
 8008d92:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008d96:	bfac      	ite	ge
 8008d98:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008d9a:	81a3      	strhlt	r3, [r4, #12]
 8008d9c:	bd10      	pop	{r4, pc}

08008d9e <__swrite>:
 8008d9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008da2:	461f      	mov	r7, r3
 8008da4:	898b      	ldrh	r3, [r1, #12]
 8008da6:	4605      	mov	r5, r0
 8008da8:	460c      	mov	r4, r1
 8008daa:	05db      	lsls	r3, r3, #23
 8008dac:	4616      	mov	r6, r2
 8008dae:	d505      	bpl.n	8008dbc <__swrite+0x1e>
 8008db0:	2302      	movs	r3, #2
 8008db2:	2200      	movs	r2, #0
 8008db4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008db8:	f000 f840 	bl	8008e3c <_lseek_r>
 8008dbc:	89a3      	ldrh	r3, [r4, #12]
 8008dbe:	4632      	mov	r2, r6
 8008dc0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008dc4:	4628      	mov	r0, r5
 8008dc6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008dca:	81a3      	strh	r3, [r4, #12]
 8008dcc:	463b      	mov	r3, r7
 8008dce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008dd2:	f000 b857 	b.w	8008e84 <_write_r>

08008dd6 <__sseek>:
 8008dd6:	b510      	push	{r4, lr}
 8008dd8:	460c      	mov	r4, r1
 8008dda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008dde:	f000 f82d 	bl	8008e3c <_lseek_r>
 8008de2:	1c43      	adds	r3, r0, #1
 8008de4:	89a3      	ldrh	r3, [r4, #12]
 8008de6:	bf15      	itete	ne
 8008de8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008dea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008dee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008df2:	81a3      	strheq	r3, [r4, #12]
 8008df4:	bf18      	it	ne
 8008df6:	81a3      	strhne	r3, [r4, #12]
 8008df8:	bd10      	pop	{r4, pc}

08008dfa <__sclose>:
 8008dfa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008dfe:	f000 b80d 	b.w	8008e1c <_close_r>

08008e02 <memset>:
 8008e02:	4402      	add	r2, r0
 8008e04:	4603      	mov	r3, r0
 8008e06:	4293      	cmp	r3, r2
 8008e08:	d100      	bne.n	8008e0c <memset+0xa>
 8008e0a:	4770      	bx	lr
 8008e0c:	f803 1b01 	strb.w	r1, [r3], #1
 8008e10:	e7f9      	b.n	8008e06 <memset+0x4>
	...

08008e14 <_localeconv_r>:
 8008e14:	4800      	ldr	r0, [pc, #0]	@ (8008e18 <_localeconv_r+0x4>)
 8008e16:	4770      	bx	lr
 8008e18:	20000158 	.word	0x20000158

08008e1c <_close_r>:
 8008e1c:	b538      	push	{r3, r4, r5, lr}
 8008e1e:	2300      	movs	r3, #0
 8008e20:	4d05      	ldr	r5, [pc, #20]	@ (8008e38 <_close_r+0x1c>)
 8008e22:	4604      	mov	r4, r0
 8008e24:	4608      	mov	r0, r1
 8008e26:	602b      	str	r3, [r5, #0]
 8008e28:	f7f9 facc 	bl	80023c4 <_close>
 8008e2c:	1c43      	adds	r3, r0, #1
 8008e2e:	d102      	bne.n	8008e36 <_close_r+0x1a>
 8008e30:	682b      	ldr	r3, [r5, #0]
 8008e32:	b103      	cbz	r3, 8008e36 <_close_r+0x1a>
 8008e34:	6023      	str	r3, [r4, #0]
 8008e36:	bd38      	pop	{r3, r4, r5, pc}
 8008e38:	2000057c 	.word	0x2000057c

08008e3c <_lseek_r>:
 8008e3c:	b538      	push	{r3, r4, r5, lr}
 8008e3e:	4604      	mov	r4, r0
 8008e40:	4d06      	ldr	r5, [pc, #24]	@ (8008e5c <_lseek_r+0x20>)
 8008e42:	4608      	mov	r0, r1
 8008e44:	4611      	mov	r1, r2
 8008e46:	2200      	movs	r2, #0
 8008e48:	602a      	str	r2, [r5, #0]
 8008e4a:	461a      	mov	r2, r3
 8008e4c:	f7f9 fae1 	bl	8002412 <_lseek>
 8008e50:	1c43      	adds	r3, r0, #1
 8008e52:	d102      	bne.n	8008e5a <_lseek_r+0x1e>
 8008e54:	682b      	ldr	r3, [r5, #0]
 8008e56:	b103      	cbz	r3, 8008e5a <_lseek_r+0x1e>
 8008e58:	6023      	str	r3, [r4, #0]
 8008e5a:	bd38      	pop	{r3, r4, r5, pc}
 8008e5c:	2000057c 	.word	0x2000057c

08008e60 <_read_r>:
 8008e60:	b538      	push	{r3, r4, r5, lr}
 8008e62:	4604      	mov	r4, r0
 8008e64:	4d06      	ldr	r5, [pc, #24]	@ (8008e80 <_read_r+0x20>)
 8008e66:	4608      	mov	r0, r1
 8008e68:	4611      	mov	r1, r2
 8008e6a:	2200      	movs	r2, #0
 8008e6c:	602a      	str	r2, [r5, #0]
 8008e6e:	461a      	mov	r2, r3
 8008e70:	f7f9 fa6f 	bl	8002352 <_read>
 8008e74:	1c43      	adds	r3, r0, #1
 8008e76:	d102      	bne.n	8008e7e <_read_r+0x1e>
 8008e78:	682b      	ldr	r3, [r5, #0]
 8008e7a:	b103      	cbz	r3, 8008e7e <_read_r+0x1e>
 8008e7c:	6023      	str	r3, [r4, #0]
 8008e7e:	bd38      	pop	{r3, r4, r5, pc}
 8008e80:	2000057c 	.word	0x2000057c

08008e84 <_write_r>:
 8008e84:	b538      	push	{r3, r4, r5, lr}
 8008e86:	4604      	mov	r4, r0
 8008e88:	4d06      	ldr	r5, [pc, #24]	@ (8008ea4 <_write_r+0x20>)
 8008e8a:	4608      	mov	r0, r1
 8008e8c:	4611      	mov	r1, r2
 8008e8e:	2200      	movs	r2, #0
 8008e90:	602a      	str	r2, [r5, #0]
 8008e92:	461a      	mov	r2, r3
 8008e94:	f7f9 fa7a 	bl	800238c <_write>
 8008e98:	1c43      	adds	r3, r0, #1
 8008e9a:	d102      	bne.n	8008ea2 <_write_r+0x1e>
 8008e9c:	682b      	ldr	r3, [r5, #0]
 8008e9e:	b103      	cbz	r3, 8008ea2 <_write_r+0x1e>
 8008ea0:	6023      	str	r3, [r4, #0]
 8008ea2:	bd38      	pop	{r3, r4, r5, pc}
 8008ea4:	2000057c 	.word	0x2000057c

08008ea8 <__errno>:
 8008ea8:	4b01      	ldr	r3, [pc, #4]	@ (8008eb0 <__errno+0x8>)
 8008eaa:	6818      	ldr	r0, [r3, #0]
 8008eac:	4770      	bx	lr
 8008eae:	bf00      	nop
 8008eb0:	20000018 	.word	0x20000018

08008eb4 <__libc_init_array>:
 8008eb4:	b570      	push	{r4, r5, r6, lr}
 8008eb6:	4d0d      	ldr	r5, [pc, #52]	@ (8008eec <__libc_init_array+0x38>)
 8008eb8:	2600      	movs	r6, #0
 8008eba:	4c0d      	ldr	r4, [pc, #52]	@ (8008ef0 <__libc_init_array+0x3c>)
 8008ebc:	1b64      	subs	r4, r4, r5
 8008ebe:	10a4      	asrs	r4, r4, #2
 8008ec0:	42a6      	cmp	r6, r4
 8008ec2:	d109      	bne.n	8008ed8 <__libc_init_array+0x24>
 8008ec4:	4d0b      	ldr	r5, [pc, #44]	@ (8008ef4 <__libc_init_array+0x40>)
 8008ec6:	2600      	movs	r6, #0
 8008ec8:	4c0b      	ldr	r4, [pc, #44]	@ (8008ef8 <__libc_init_array+0x44>)
 8008eca:	f002 f989 	bl	800b1e0 <_init>
 8008ece:	1b64      	subs	r4, r4, r5
 8008ed0:	10a4      	asrs	r4, r4, #2
 8008ed2:	42a6      	cmp	r6, r4
 8008ed4:	d105      	bne.n	8008ee2 <__libc_init_array+0x2e>
 8008ed6:	bd70      	pop	{r4, r5, r6, pc}
 8008ed8:	f855 3b04 	ldr.w	r3, [r5], #4
 8008edc:	3601      	adds	r6, #1
 8008ede:	4798      	blx	r3
 8008ee0:	e7ee      	b.n	8008ec0 <__libc_init_array+0xc>
 8008ee2:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ee6:	3601      	adds	r6, #1
 8008ee8:	4798      	blx	r3
 8008eea:	e7f2      	b.n	8008ed2 <__libc_init_array+0x1e>
 8008eec:	0800b718 	.word	0x0800b718
 8008ef0:	0800b718 	.word	0x0800b718
 8008ef4:	0800b718 	.word	0x0800b718
 8008ef8:	0800b71c 	.word	0x0800b71c

08008efc <__retarget_lock_init_recursive>:
 8008efc:	4770      	bx	lr

08008efe <__retarget_lock_acquire_recursive>:
 8008efe:	4770      	bx	lr

08008f00 <__retarget_lock_release_recursive>:
 8008f00:	4770      	bx	lr

08008f02 <memchr>:
 8008f02:	b2c9      	uxtb	r1, r1
 8008f04:	4603      	mov	r3, r0
 8008f06:	4402      	add	r2, r0
 8008f08:	b510      	push	{r4, lr}
 8008f0a:	4293      	cmp	r3, r2
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	d101      	bne.n	8008f14 <memchr+0x12>
 8008f10:	2000      	movs	r0, #0
 8008f12:	e003      	b.n	8008f1c <memchr+0x1a>
 8008f14:	7804      	ldrb	r4, [r0, #0]
 8008f16:	3301      	adds	r3, #1
 8008f18:	428c      	cmp	r4, r1
 8008f1a:	d1f6      	bne.n	8008f0a <memchr+0x8>
 8008f1c:	bd10      	pop	{r4, pc}

08008f1e <quorem>:
 8008f1e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f22:	6903      	ldr	r3, [r0, #16]
 8008f24:	4607      	mov	r7, r0
 8008f26:	690c      	ldr	r4, [r1, #16]
 8008f28:	42a3      	cmp	r3, r4
 8008f2a:	f2c0 8083 	blt.w	8009034 <quorem+0x116>
 8008f2e:	3c01      	subs	r4, #1
 8008f30:	f100 0514 	add.w	r5, r0, #20
 8008f34:	f101 0814 	add.w	r8, r1, #20
 8008f38:	00a3      	lsls	r3, r4, #2
 8008f3a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008f3e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008f42:	9300      	str	r3, [sp, #0]
 8008f44:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008f48:	9301      	str	r3, [sp, #4]
 8008f4a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008f4e:	3301      	adds	r3, #1
 8008f50:	429a      	cmp	r2, r3
 8008f52:	fbb2 f6f3 	udiv	r6, r2, r3
 8008f56:	d331      	bcc.n	8008fbc <quorem+0x9e>
 8008f58:	f04f 0a00 	mov.w	sl, #0
 8008f5c:	46c4      	mov	ip, r8
 8008f5e:	46ae      	mov	lr, r5
 8008f60:	46d3      	mov	fp, sl
 8008f62:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008f66:	b298      	uxth	r0, r3
 8008f68:	45e1      	cmp	r9, ip
 8008f6a:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8008f6e:	fb06 a000 	mla	r0, r6, r0, sl
 8008f72:	ea4f 4210 	mov.w	r2, r0, lsr #16
 8008f76:	b280      	uxth	r0, r0
 8008f78:	fb06 2303 	mla	r3, r6, r3, r2
 8008f7c:	f8de 2000 	ldr.w	r2, [lr]
 8008f80:	b292      	uxth	r2, r2
 8008f82:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008f86:	eba2 0200 	sub.w	r2, r2, r0
 8008f8a:	b29b      	uxth	r3, r3
 8008f8c:	f8de 0000 	ldr.w	r0, [lr]
 8008f90:	445a      	add	r2, fp
 8008f92:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008f96:	b292      	uxth	r2, r2
 8008f98:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008f9c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008fa0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008fa4:	f84e 2b04 	str.w	r2, [lr], #4
 8008fa8:	d2db      	bcs.n	8008f62 <quorem+0x44>
 8008faa:	9b00      	ldr	r3, [sp, #0]
 8008fac:	58eb      	ldr	r3, [r5, r3]
 8008fae:	b92b      	cbnz	r3, 8008fbc <quorem+0x9e>
 8008fb0:	9b01      	ldr	r3, [sp, #4]
 8008fb2:	3b04      	subs	r3, #4
 8008fb4:	429d      	cmp	r5, r3
 8008fb6:	461a      	mov	r2, r3
 8008fb8:	d330      	bcc.n	800901c <quorem+0xfe>
 8008fba:	613c      	str	r4, [r7, #16]
 8008fbc:	4638      	mov	r0, r7
 8008fbe:	f001 f983 	bl	800a2c8 <__mcmp>
 8008fc2:	2800      	cmp	r0, #0
 8008fc4:	db26      	blt.n	8009014 <quorem+0xf6>
 8008fc6:	4629      	mov	r1, r5
 8008fc8:	2000      	movs	r0, #0
 8008fca:	f858 2b04 	ldr.w	r2, [r8], #4
 8008fce:	f8d1 c000 	ldr.w	ip, [r1]
 8008fd2:	fa1f fe82 	uxth.w	lr, r2
 8008fd6:	45c1      	cmp	r9, r8
 8008fd8:	fa1f f38c 	uxth.w	r3, ip
 8008fdc:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8008fe0:	eba3 030e 	sub.w	r3, r3, lr
 8008fe4:	4403      	add	r3, r0
 8008fe6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008fea:	b29b      	uxth	r3, r3
 8008fec:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008ff0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008ff4:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008ff8:	f841 3b04 	str.w	r3, [r1], #4
 8008ffc:	d2e5      	bcs.n	8008fca <quorem+0xac>
 8008ffe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009002:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009006:	b922      	cbnz	r2, 8009012 <quorem+0xf4>
 8009008:	3b04      	subs	r3, #4
 800900a:	429d      	cmp	r5, r3
 800900c:	461a      	mov	r2, r3
 800900e:	d30b      	bcc.n	8009028 <quorem+0x10a>
 8009010:	613c      	str	r4, [r7, #16]
 8009012:	3601      	adds	r6, #1
 8009014:	4630      	mov	r0, r6
 8009016:	b003      	add	sp, #12
 8009018:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800901c:	6812      	ldr	r2, [r2, #0]
 800901e:	3b04      	subs	r3, #4
 8009020:	2a00      	cmp	r2, #0
 8009022:	d1ca      	bne.n	8008fba <quorem+0x9c>
 8009024:	3c01      	subs	r4, #1
 8009026:	e7c5      	b.n	8008fb4 <quorem+0x96>
 8009028:	6812      	ldr	r2, [r2, #0]
 800902a:	3b04      	subs	r3, #4
 800902c:	2a00      	cmp	r2, #0
 800902e:	d1ef      	bne.n	8009010 <quorem+0xf2>
 8009030:	3c01      	subs	r4, #1
 8009032:	e7ea      	b.n	800900a <quorem+0xec>
 8009034:	2000      	movs	r0, #0
 8009036:	e7ee      	b.n	8009016 <quorem+0xf8>

08009038 <_dtoa_r>:
 8009038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800903c:	69c7      	ldr	r7, [r0, #28]
 800903e:	b097      	sub	sp, #92	@ 0x5c
 8009040:	4681      	mov	r9, r0
 8009042:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8009044:	9107      	str	r1, [sp, #28]
 8009046:	920c      	str	r2, [sp, #48]	@ 0x30
 8009048:	9311      	str	r3, [sp, #68]	@ 0x44
 800904a:	ec55 4b10 	vmov	r4, r5, d0
 800904e:	ed8d 0b04 	vstr	d0, [sp, #16]
 8009052:	b97f      	cbnz	r7, 8009074 <_dtoa_r+0x3c>
 8009054:	2010      	movs	r0, #16
 8009056:	f000 fe0b 	bl	8009c70 <malloc>
 800905a:	4602      	mov	r2, r0
 800905c:	f8c9 001c 	str.w	r0, [r9, #28]
 8009060:	b920      	cbnz	r0, 800906c <_dtoa_r+0x34>
 8009062:	4ba9      	ldr	r3, [pc, #676]	@ (8009308 <_dtoa_r+0x2d0>)
 8009064:	21ef      	movs	r1, #239	@ 0xef
 8009066:	48a9      	ldr	r0, [pc, #676]	@ (800930c <_dtoa_r+0x2d4>)
 8009068:	f001 fc76 	bl	800a958 <__assert_func>
 800906c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009070:	6007      	str	r7, [r0, #0]
 8009072:	60c7      	str	r7, [r0, #12]
 8009074:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009078:	6819      	ldr	r1, [r3, #0]
 800907a:	b159      	cbz	r1, 8009094 <_dtoa_r+0x5c>
 800907c:	685a      	ldr	r2, [r3, #4]
 800907e:	2301      	movs	r3, #1
 8009080:	4648      	mov	r0, r9
 8009082:	4093      	lsls	r3, r2
 8009084:	604a      	str	r2, [r1, #4]
 8009086:	608b      	str	r3, [r1, #8]
 8009088:	f000 fee8 	bl	8009e5c <_Bfree>
 800908c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009090:	2200      	movs	r2, #0
 8009092:	601a      	str	r2, [r3, #0]
 8009094:	1e2b      	subs	r3, r5, #0
 8009096:	bfb7      	itett	lt
 8009098:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800909c:	2300      	movge	r3, #0
 800909e:	2201      	movlt	r2, #1
 80090a0:	9305      	strlt	r3, [sp, #20]
 80090a2:	bfa8      	it	ge
 80090a4:	6033      	strge	r3, [r6, #0]
 80090a6:	9f05      	ldr	r7, [sp, #20]
 80090a8:	4b99      	ldr	r3, [pc, #612]	@ (8009310 <_dtoa_r+0x2d8>)
 80090aa:	bfb8      	it	lt
 80090ac:	6032      	strlt	r2, [r6, #0]
 80090ae:	43bb      	bics	r3, r7
 80090b0:	d112      	bne.n	80090d8 <_dtoa_r+0xa0>
 80090b2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80090b6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80090b8:	6013      	str	r3, [r2, #0]
 80090ba:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80090be:	4323      	orrs	r3, r4
 80090c0:	f000 855a 	beq.w	8009b78 <_dtoa_r+0xb40>
 80090c4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80090c6:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8009324 <_dtoa_r+0x2ec>
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	f000 855c 	beq.w	8009b88 <_dtoa_r+0xb50>
 80090d0:	f10a 0303 	add.w	r3, sl, #3
 80090d4:	f000 bd56 	b.w	8009b84 <_dtoa_r+0xb4c>
 80090d8:	ed9d 7b04 	vldr	d7, [sp, #16]
 80090dc:	2200      	movs	r2, #0
 80090de:	2300      	movs	r3, #0
 80090e0:	ec51 0b17 	vmov	r0, r1, d7
 80090e4:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80090e8:	f7f7 fd02 	bl	8000af0 <__aeabi_dcmpeq>
 80090ec:	4680      	mov	r8, r0
 80090ee:	b158      	cbz	r0, 8009108 <_dtoa_r+0xd0>
 80090f0:	2301      	movs	r3, #1
 80090f2:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80090f4:	6013      	str	r3, [r2, #0]
 80090f6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80090f8:	b113      	cbz	r3, 8009100 <_dtoa_r+0xc8>
 80090fa:	4b86      	ldr	r3, [pc, #536]	@ (8009314 <_dtoa_r+0x2dc>)
 80090fc:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80090fe:	6013      	str	r3, [r2, #0]
 8009100:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8009328 <_dtoa_r+0x2f0>
 8009104:	f000 bd40 	b.w	8009b88 <_dtoa_r+0xb50>
 8009108:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800910c:	aa14      	add	r2, sp, #80	@ 0x50
 800910e:	a915      	add	r1, sp, #84	@ 0x54
 8009110:	4648      	mov	r0, r9
 8009112:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8009116:	f001 f98b 	bl	800a430 <__d2b>
 800911a:	9002      	str	r0, [sp, #8]
 800911c:	2e00      	cmp	r6, #0
 800911e:	d076      	beq.n	800920e <_dtoa_r+0x1d6>
 8009120:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009122:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009126:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800912a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800912e:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009132:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009136:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800913a:	4619      	mov	r1, r3
 800913c:	2200      	movs	r2, #0
 800913e:	4b76      	ldr	r3, [pc, #472]	@ (8009318 <_dtoa_r+0x2e0>)
 8009140:	f7f7 f8b6 	bl	80002b0 <__aeabi_dsub>
 8009144:	a36a      	add	r3, pc, #424	@ (adr r3, 80092f0 <_dtoa_r+0x2b8>)
 8009146:	e9d3 2300 	ldrd	r2, r3, [r3]
 800914a:	f7f7 fa69 	bl	8000620 <__aeabi_dmul>
 800914e:	a36a      	add	r3, pc, #424	@ (adr r3, 80092f8 <_dtoa_r+0x2c0>)
 8009150:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009154:	f7f7 f8ae 	bl	80002b4 <__adddf3>
 8009158:	4604      	mov	r4, r0
 800915a:	460d      	mov	r5, r1
 800915c:	4630      	mov	r0, r6
 800915e:	f7f7 f9f5 	bl	800054c <__aeabi_i2d>
 8009162:	a367      	add	r3, pc, #412	@ (adr r3, 8009300 <_dtoa_r+0x2c8>)
 8009164:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009168:	f7f7 fa5a 	bl	8000620 <__aeabi_dmul>
 800916c:	4602      	mov	r2, r0
 800916e:	460b      	mov	r3, r1
 8009170:	4620      	mov	r0, r4
 8009172:	4629      	mov	r1, r5
 8009174:	f7f7 f89e 	bl	80002b4 <__adddf3>
 8009178:	4604      	mov	r4, r0
 800917a:	460d      	mov	r5, r1
 800917c:	f7f7 fd00 	bl	8000b80 <__aeabi_d2iz>
 8009180:	2200      	movs	r2, #0
 8009182:	4607      	mov	r7, r0
 8009184:	2300      	movs	r3, #0
 8009186:	4620      	mov	r0, r4
 8009188:	4629      	mov	r1, r5
 800918a:	f7f7 fcbb 	bl	8000b04 <__aeabi_dcmplt>
 800918e:	b140      	cbz	r0, 80091a2 <_dtoa_r+0x16a>
 8009190:	4638      	mov	r0, r7
 8009192:	f7f7 f9db 	bl	800054c <__aeabi_i2d>
 8009196:	4622      	mov	r2, r4
 8009198:	462b      	mov	r3, r5
 800919a:	f7f7 fca9 	bl	8000af0 <__aeabi_dcmpeq>
 800919e:	b900      	cbnz	r0, 80091a2 <_dtoa_r+0x16a>
 80091a0:	3f01      	subs	r7, #1
 80091a2:	2f16      	cmp	r7, #22
 80091a4:	d852      	bhi.n	800924c <_dtoa_r+0x214>
 80091a6:	4b5d      	ldr	r3, [pc, #372]	@ (800931c <_dtoa_r+0x2e4>)
 80091a8:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80091ac:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80091b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091b4:	f7f7 fca6 	bl	8000b04 <__aeabi_dcmplt>
 80091b8:	2800      	cmp	r0, #0
 80091ba:	d049      	beq.n	8009250 <_dtoa_r+0x218>
 80091bc:	3f01      	subs	r7, #1
 80091be:	2300      	movs	r3, #0
 80091c0:	9310      	str	r3, [sp, #64]	@ 0x40
 80091c2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80091c4:	1b9b      	subs	r3, r3, r6
 80091c6:	1e5a      	subs	r2, r3, #1
 80091c8:	bf4c      	ite	mi
 80091ca:	f1c3 0301 	rsbmi	r3, r3, #1
 80091ce:	2300      	movpl	r3, #0
 80091d0:	9206      	str	r2, [sp, #24]
 80091d2:	bf45      	ittet	mi
 80091d4:	9300      	strmi	r3, [sp, #0]
 80091d6:	2300      	movmi	r3, #0
 80091d8:	9300      	strpl	r3, [sp, #0]
 80091da:	9306      	strmi	r3, [sp, #24]
 80091dc:	2f00      	cmp	r7, #0
 80091de:	db39      	blt.n	8009254 <_dtoa_r+0x21c>
 80091e0:	9b06      	ldr	r3, [sp, #24]
 80091e2:	970d      	str	r7, [sp, #52]	@ 0x34
 80091e4:	443b      	add	r3, r7
 80091e6:	9306      	str	r3, [sp, #24]
 80091e8:	2300      	movs	r3, #0
 80091ea:	9308      	str	r3, [sp, #32]
 80091ec:	9b07      	ldr	r3, [sp, #28]
 80091ee:	2b09      	cmp	r3, #9
 80091f0:	d863      	bhi.n	80092ba <_dtoa_r+0x282>
 80091f2:	2b05      	cmp	r3, #5
 80091f4:	bfc5      	ittet	gt
 80091f6:	3b04      	subgt	r3, #4
 80091f8:	2400      	movgt	r4, #0
 80091fa:	2401      	movle	r4, #1
 80091fc:	9307      	strgt	r3, [sp, #28]
 80091fe:	9b07      	ldr	r3, [sp, #28]
 8009200:	3b02      	subs	r3, #2
 8009202:	2b03      	cmp	r3, #3
 8009204:	d865      	bhi.n	80092d2 <_dtoa_r+0x29a>
 8009206:	e8df f003 	tbb	[pc, r3]
 800920a:	5654      	.short	0x5654
 800920c:	2d39      	.short	0x2d39
 800920e:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8009212:	441e      	add	r6, r3
 8009214:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009218:	2b20      	cmp	r3, #32
 800921a:	bfc9      	itett	gt
 800921c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009220:	f1c3 0320 	rsble	r3, r3, #32
 8009224:	409f      	lslgt	r7, r3
 8009226:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800922a:	bfd8      	it	le
 800922c:	fa04 f003 	lslle.w	r0, r4, r3
 8009230:	f106 36ff 	add.w	r6, r6, #4294967295
 8009234:	bfc4      	itt	gt
 8009236:	fa24 f303 	lsrgt.w	r3, r4, r3
 800923a:	ea47 0003 	orrgt.w	r0, r7, r3
 800923e:	f7f7 f975 	bl	800052c <__aeabi_ui2d>
 8009242:	2201      	movs	r2, #1
 8009244:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009248:	9212      	str	r2, [sp, #72]	@ 0x48
 800924a:	e776      	b.n	800913a <_dtoa_r+0x102>
 800924c:	2301      	movs	r3, #1
 800924e:	e7b7      	b.n	80091c0 <_dtoa_r+0x188>
 8009250:	9010      	str	r0, [sp, #64]	@ 0x40
 8009252:	e7b6      	b.n	80091c2 <_dtoa_r+0x18a>
 8009254:	9b00      	ldr	r3, [sp, #0]
 8009256:	1bdb      	subs	r3, r3, r7
 8009258:	9300      	str	r3, [sp, #0]
 800925a:	427b      	negs	r3, r7
 800925c:	9308      	str	r3, [sp, #32]
 800925e:	2300      	movs	r3, #0
 8009260:	930d      	str	r3, [sp, #52]	@ 0x34
 8009262:	e7c3      	b.n	80091ec <_dtoa_r+0x1b4>
 8009264:	2301      	movs	r3, #1
 8009266:	9309      	str	r3, [sp, #36]	@ 0x24
 8009268:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800926a:	eb07 0b03 	add.w	fp, r7, r3
 800926e:	f10b 0301 	add.w	r3, fp, #1
 8009272:	2b01      	cmp	r3, #1
 8009274:	9303      	str	r3, [sp, #12]
 8009276:	bfb8      	it	lt
 8009278:	2301      	movlt	r3, #1
 800927a:	e006      	b.n	800928a <_dtoa_r+0x252>
 800927c:	2301      	movs	r3, #1
 800927e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009280:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009282:	2b00      	cmp	r3, #0
 8009284:	dd28      	ble.n	80092d8 <_dtoa_r+0x2a0>
 8009286:	469b      	mov	fp, r3
 8009288:	9303      	str	r3, [sp, #12]
 800928a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800928e:	2100      	movs	r1, #0
 8009290:	2204      	movs	r2, #4
 8009292:	f102 0514 	add.w	r5, r2, #20
 8009296:	429d      	cmp	r5, r3
 8009298:	d926      	bls.n	80092e8 <_dtoa_r+0x2b0>
 800929a:	6041      	str	r1, [r0, #4]
 800929c:	4648      	mov	r0, r9
 800929e:	f000 fd9d 	bl	8009ddc <_Balloc>
 80092a2:	4682      	mov	sl, r0
 80092a4:	2800      	cmp	r0, #0
 80092a6:	d141      	bne.n	800932c <_dtoa_r+0x2f4>
 80092a8:	4b1d      	ldr	r3, [pc, #116]	@ (8009320 <_dtoa_r+0x2e8>)
 80092aa:	4602      	mov	r2, r0
 80092ac:	f240 11af 	movw	r1, #431	@ 0x1af
 80092b0:	e6d9      	b.n	8009066 <_dtoa_r+0x2e>
 80092b2:	2300      	movs	r3, #0
 80092b4:	e7e3      	b.n	800927e <_dtoa_r+0x246>
 80092b6:	2300      	movs	r3, #0
 80092b8:	e7d5      	b.n	8009266 <_dtoa_r+0x22e>
 80092ba:	2401      	movs	r4, #1
 80092bc:	2300      	movs	r3, #0
 80092be:	9409      	str	r4, [sp, #36]	@ 0x24
 80092c0:	9307      	str	r3, [sp, #28]
 80092c2:	f04f 3bff 	mov.w	fp, #4294967295
 80092c6:	2200      	movs	r2, #0
 80092c8:	2312      	movs	r3, #18
 80092ca:	f8cd b00c 	str.w	fp, [sp, #12]
 80092ce:	920c      	str	r2, [sp, #48]	@ 0x30
 80092d0:	e7db      	b.n	800928a <_dtoa_r+0x252>
 80092d2:	2301      	movs	r3, #1
 80092d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80092d6:	e7f4      	b.n	80092c2 <_dtoa_r+0x28a>
 80092d8:	f04f 0b01 	mov.w	fp, #1
 80092dc:	465b      	mov	r3, fp
 80092de:	f8cd b00c 	str.w	fp, [sp, #12]
 80092e2:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80092e6:	e7d0      	b.n	800928a <_dtoa_r+0x252>
 80092e8:	3101      	adds	r1, #1
 80092ea:	0052      	lsls	r2, r2, #1
 80092ec:	e7d1      	b.n	8009292 <_dtoa_r+0x25a>
 80092ee:	bf00      	nop
 80092f0:	636f4361 	.word	0x636f4361
 80092f4:	3fd287a7 	.word	0x3fd287a7
 80092f8:	8b60c8b3 	.word	0x8b60c8b3
 80092fc:	3fc68a28 	.word	0x3fc68a28
 8009300:	509f79fb 	.word	0x509f79fb
 8009304:	3fd34413 	.word	0x3fd34413
 8009308:	0800b3c9 	.word	0x0800b3c9
 800930c:	0800b3e0 	.word	0x0800b3e0
 8009310:	7ff00000 	.word	0x7ff00000
 8009314:	0800b399 	.word	0x0800b399
 8009318:	3ff80000 	.word	0x3ff80000
 800931c:	0800b530 	.word	0x0800b530
 8009320:	0800b438 	.word	0x0800b438
 8009324:	0800b3c5 	.word	0x0800b3c5
 8009328:	0800b398 	.word	0x0800b398
 800932c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009330:	6018      	str	r0, [r3, #0]
 8009332:	9b03      	ldr	r3, [sp, #12]
 8009334:	2b0e      	cmp	r3, #14
 8009336:	f200 80a1 	bhi.w	800947c <_dtoa_r+0x444>
 800933a:	2c00      	cmp	r4, #0
 800933c:	f000 809e 	beq.w	800947c <_dtoa_r+0x444>
 8009340:	2f00      	cmp	r7, #0
 8009342:	dd33      	ble.n	80093ac <_dtoa_r+0x374>
 8009344:	f007 020f 	and.w	r2, r7, #15
 8009348:	4b9b      	ldr	r3, [pc, #620]	@ (80095b8 <_dtoa_r+0x580>)
 800934a:	05f8      	lsls	r0, r7, #23
 800934c:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009350:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009354:	ed93 7b00 	vldr	d7, [r3]
 8009358:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800935c:	d516      	bpl.n	800938c <_dtoa_r+0x354>
 800935e:	4b97      	ldr	r3, [pc, #604]	@ (80095bc <_dtoa_r+0x584>)
 8009360:	f004 040f 	and.w	r4, r4, #15
 8009364:	2603      	movs	r6, #3
 8009366:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800936a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800936e:	f7f7 fa81 	bl	8000874 <__aeabi_ddiv>
 8009372:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009376:	4d91      	ldr	r5, [pc, #580]	@ (80095bc <_dtoa_r+0x584>)
 8009378:	b954      	cbnz	r4, 8009390 <_dtoa_r+0x358>
 800937a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800937e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009382:	f7f7 fa77 	bl	8000874 <__aeabi_ddiv>
 8009386:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800938a:	e028      	b.n	80093de <_dtoa_r+0x3a6>
 800938c:	2602      	movs	r6, #2
 800938e:	e7f2      	b.n	8009376 <_dtoa_r+0x33e>
 8009390:	07e1      	lsls	r1, r4, #31
 8009392:	d508      	bpl.n	80093a6 <_dtoa_r+0x36e>
 8009394:	3601      	adds	r6, #1
 8009396:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800939a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800939e:	f7f7 f93f 	bl	8000620 <__aeabi_dmul>
 80093a2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80093a6:	1064      	asrs	r4, r4, #1
 80093a8:	3508      	adds	r5, #8
 80093aa:	e7e5      	b.n	8009378 <_dtoa_r+0x340>
 80093ac:	f000 80af 	beq.w	800950e <_dtoa_r+0x4d6>
 80093b0:	427c      	negs	r4, r7
 80093b2:	4b81      	ldr	r3, [pc, #516]	@ (80095b8 <_dtoa_r+0x580>)
 80093b4:	4d81      	ldr	r5, [pc, #516]	@ (80095bc <_dtoa_r+0x584>)
 80093b6:	2602      	movs	r6, #2
 80093b8:	f004 020f 	and.w	r2, r4, #15
 80093bc:	1124      	asrs	r4, r4, #4
 80093be:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80093c2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80093c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093ca:	f7f7 f929 	bl	8000620 <__aeabi_dmul>
 80093ce:	2300      	movs	r3, #0
 80093d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80093d4:	2c00      	cmp	r4, #0
 80093d6:	f040 808f 	bne.w	80094f8 <_dtoa_r+0x4c0>
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d1d3      	bne.n	8009386 <_dtoa_r+0x34e>
 80093de:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80093e0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	f000 8094 	beq.w	8009512 <_dtoa_r+0x4da>
 80093ea:	2200      	movs	r2, #0
 80093ec:	4b74      	ldr	r3, [pc, #464]	@ (80095c0 <_dtoa_r+0x588>)
 80093ee:	4620      	mov	r0, r4
 80093f0:	4629      	mov	r1, r5
 80093f2:	f7f7 fb87 	bl	8000b04 <__aeabi_dcmplt>
 80093f6:	2800      	cmp	r0, #0
 80093f8:	f000 808b 	beq.w	8009512 <_dtoa_r+0x4da>
 80093fc:	9b03      	ldr	r3, [sp, #12]
 80093fe:	2b00      	cmp	r3, #0
 8009400:	f000 8087 	beq.w	8009512 <_dtoa_r+0x4da>
 8009404:	f1bb 0f00 	cmp.w	fp, #0
 8009408:	dd34      	ble.n	8009474 <_dtoa_r+0x43c>
 800940a:	4620      	mov	r0, r4
 800940c:	f107 38ff 	add.w	r8, r7, #4294967295
 8009410:	3601      	adds	r6, #1
 8009412:	465c      	mov	r4, fp
 8009414:	2200      	movs	r2, #0
 8009416:	4b6b      	ldr	r3, [pc, #428]	@ (80095c4 <_dtoa_r+0x58c>)
 8009418:	4629      	mov	r1, r5
 800941a:	f7f7 f901 	bl	8000620 <__aeabi_dmul>
 800941e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009422:	4630      	mov	r0, r6
 8009424:	f7f7 f892 	bl	800054c <__aeabi_i2d>
 8009428:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800942c:	f7f7 f8f8 	bl	8000620 <__aeabi_dmul>
 8009430:	2200      	movs	r2, #0
 8009432:	4b65      	ldr	r3, [pc, #404]	@ (80095c8 <_dtoa_r+0x590>)
 8009434:	f7f6 ff3e 	bl	80002b4 <__adddf3>
 8009438:	4605      	mov	r5, r0
 800943a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800943e:	2c00      	cmp	r4, #0
 8009440:	d16a      	bne.n	8009518 <_dtoa_r+0x4e0>
 8009442:	2200      	movs	r2, #0
 8009444:	4b61      	ldr	r3, [pc, #388]	@ (80095cc <_dtoa_r+0x594>)
 8009446:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800944a:	f7f6 ff31 	bl	80002b0 <__aeabi_dsub>
 800944e:	4602      	mov	r2, r0
 8009450:	460b      	mov	r3, r1
 8009452:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009456:	462a      	mov	r2, r5
 8009458:	4633      	mov	r3, r6
 800945a:	f7f7 fb71 	bl	8000b40 <__aeabi_dcmpgt>
 800945e:	2800      	cmp	r0, #0
 8009460:	f040 8298 	bne.w	8009994 <_dtoa_r+0x95c>
 8009464:	462a      	mov	r2, r5
 8009466:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800946a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800946e:	f7f7 fb49 	bl	8000b04 <__aeabi_dcmplt>
 8009472:	bb38      	cbnz	r0, 80094c4 <_dtoa_r+0x48c>
 8009474:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009478:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800947c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800947e:	2b00      	cmp	r3, #0
 8009480:	f2c0 8157 	blt.w	8009732 <_dtoa_r+0x6fa>
 8009484:	2f0e      	cmp	r7, #14
 8009486:	f300 8154 	bgt.w	8009732 <_dtoa_r+0x6fa>
 800948a:	4b4b      	ldr	r3, [pc, #300]	@ (80095b8 <_dtoa_r+0x580>)
 800948c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009490:	ed93 7b00 	vldr	d7, [r3]
 8009494:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009496:	2b00      	cmp	r3, #0
 8009498:	ed8d 7b00 	vstr	d7, [sp]
 800949c:	f280 80e5 	bge.w	800966a <_dtoa_r+0x632>
 80094a0:	9b03      	ldr	r3, [sp, #12]
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	f300 80e1 	bgt.w	800966a <_dtoa_r+0x632>
 80094a8:	d10c      	bne.n	80094c4 <_dtoa_r+0x48c>
 80094aa:	2200      	movs	r2, #0
 80094ac:	4b47      	ldr	r3, [pc, #284]	@ (80095cc <_dtoa_r+0x594>)
 80094ae:	ec51 0b17 	vmov	r0, r1, d7
 80094b2:	f7f7 f8b5 	bl	8000620 <__aeabi_dmul>
 80094b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80094ba:	f7f7 fb37 	bl	8000b2c <__aeabi_dcmpge>
 80094be:	2800      	cmp	r0, #0
 80094c0:	f000 8266 	beq.w	8009990 <_dtoa_r+0x958>
 80094c4:	2400      	movs	r4, #0
 80094c6:	4625      	mov	r5, r4
 80094c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80094ca:	4656      	mov	r6, sl
 80094cc:	ea6f 0803 	mvn.w	r8, r3
 80094d0:	2700      	movs	r7, #0
 80094d2:	4621      	mov	r1, r4
 80094d4:	4648      	mov	r0, r9
 80094d6:	f000 fcc1 	bl	8009e5c <_Bfree>
 80094da:	2d00      	cmp	r5, #0
 80094dc:	f000 80bd 	beq.w	800965a <_dtoa_r+0x622>
 80094e0:	b12f      	cbz	r7, 80094ee <_dtoa_r+0x4b6>
 80094e2:	42af      	cmp	r7, r5
 80094e4:	d003      	beq.n	80094ee <_dtoa_r+0x4b6>
 80094e6:	4639      	mov	r1, r7
 80094e8:	4648      	mov	r0, r9
 80094ea:	f000 fcb7 	bl	8009e5c <_Bfree>
 80094ee:	4629      	mov	r1, r5
 80094f0:	4648      	mov	r0, r9
 80094f2:	f000 fcb3 	bl	8009e5c <_Bfree>
 80094f6:	e0b0      	b.n	800965a <_dtoa_r+0x622>
 80094f8:	07e2      	lsls	r2, r4, #31
 80094fa:	d505      	bpl.n	8009508 <_dtoa_r+0x4d0>
 80094fc:	3601      	adds	r6, #1
 80094fe:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009502:	f7f7 f88d 	bl	8000620 <__aeabi_dmul>
 8009506:	2301      	movs	r3, #1
 8009508:	1064      	asrs	r4, r4, #1
 800950a:	3508      	adds	r5, #8
 800950c:	e762      	b.n	80093d4 <_dtoa_r+0x39c>
 800950e:	2602      	movs	r6, #2
 8009510:	e765      	b.n	80093de <_dtoa_r+0x3a6>
 8009512:	46b8      	mov	r8, r7
 8009514:	9c03      	ldr	r4, [sp, #12]
 8009516:	e784      	b.n	8009422 <_dtoa_r+0x3ea>
 8009518:	4b27      	ldr	r3, [pc, #156]	@ (80095b8 <_dtoa_r+0x580>)
 800951a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800951c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009520:	4454      	add	r4, sl
 8009522:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009526:	2900      	cmp	r1, #0
 8009528:	d054      	beq.n	80095d4 <_dtoa_r+0x59c>
 800952a:	2000      	movs	r0, #0
 800952c:	4928      	ldr	r1, [pc, #160]	@ (80095d0 <_dtoa_r+0x598>)
 800952e:	f7f7 f9a1 	bl	8000874 <__aeabi_ddiv>
 8009532:	4633      	mov	r3, r6
 8009534:	4656      	mov	r6, sl
 8009536:	462a      	mov	r2, r5
 8009538:	f7f6 feba 	bl	80002b0 <__aeabi_dsub>
 800953c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009540:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009544:	f7f7 fb1c 	bl	8000b80 <__aeabi_d2iz>
 8009548:	4605      	mov	r5, r0
 800954a:	f7f6 ffff 	bl	800054c <__aeabi_i2d>
 800954e:	4602      	mov	r2, r0
 8009550:	460b      	mov	r3, r1
 8009552:	3530      	adds	r5, #48	@ 0x30
 8009554:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009558:	f7f6 feaa 	bl	80002b0 <__aeabi_dsub>
 800955c:	4602      	mov	r2, r0
 800955e:	460b      	mov	r3, r1
 8009560:	f806 5b01 	strb.w	r5, [r6], #1
 8009564:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009568:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800956c:	f7f7 faca 	bl	8000b04 <__aeabi_dcmplt>
 8009570:	2800      	cmp	r0, #0
 8009572:	d172      	bne.n	800965a <_dtoa_r+0x622>
 8009574:	2000      	movs	r0, #0
 8009576:	4912      	ldr	r1, [pc, #72]	@ (80095c0 <_dtoa_r+0x588>)
 8009578:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800957c:	f7f6 fe98 	bl	80002b0 <__aeabi_dsub>
 8009580:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009584:	f7f7 fabe 	bl	8000b04 <__aeabi_dcmplt>
 8009588:	2800      	cmp	r0, #0
 800958a:	f040 80b4 	bne.w	80096f6 <_dtoa_r+0x6be>
 800958e:	42a6      	cmp	r6, r4
 8009590:	f43f af70 	beq.w	8009474 <_dtoa_r+0x43c>
 8009594:	2200      	movs	r2, #0
 8009596:	4b0b      	ldr	r3, [pc, #44]	@ (80095c4 <_dtoa_r+0x58c>)
 8009598:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800959c:	f7f7 f840 	bl	8000620 <__aeabi_dmul>
 80095a0:	2200      	movs	r2, #0
 80095a2:	4b08      	ldr	r3, [pc, #32]	@ (80095c4 <_dtoa_r+0x58c>)
 80095a4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80095a8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80095ac:	f7f7 f838 	bl	8000620 <__aeabi_dmul>
 80095b0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80095b4:	e7c4      	b.n	8009540 <_dtoa_r+0x508>
 80095b6:	bf00      	nop
 80095b8:	0800b530 	.word	0x0800b530
 80095bc:	0800b508 	.word	0x0800b508
 80095c0:	3ff00000 	.word	0x3ff00000
 80095c4:	40240000 	.word	0x40240000
 80095c8:	401c0000 	.word	0x401c0000
 80095cc:	40140000 	.word	0x40140000
 80095d0:	3fe00000 	.word	0x3fe00000
 80095d4:	4631      	mov	r1, r6
 80095d6:	4656      	mov	r6, sl
 80095d8:	4628      	mov	r0, r5
 80095da:	f7f7 f821 	bl	8000620 <__aeabi_dmul>
 80095de:	9413      	str	r4, [sp, #76]	@ 0x4c
 80095e0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80095e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80095e8:	f7f7 faca 	bl	8000b80 <__aeabi_d2iz>
 80095ec:	4605      	mov	r5, r0
 80095ee:	f7f6 ffad 	bl	800054c <__aeabi_i2d>
 80095f2:	4602      	mov	r2, r0
 80095f4:	3530      	adds	r5, #48	@ 0x30
 80095f6:	460b      	mov	r3, r1
 80095f8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80095fc:	f7f6 fe58 	bl	80002b0 <__aeabi_dsub>
 8009600:	f806 5b01 	strb.w	r5, [r6], #1
 8009604:	4602      	mov	r2, r0
 8009606:	460b      	mov	r3, r1
 8009608:	42a6      	cmp	r6, r4
 800960a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800960e:	f04f 0200 	mov.w	r2, #0
 8009612:	d124      	bne.n	800965e <_dtoa_r+0x626>
 8009614:	4baf      	ldr	r3, [pc, #700]	@ (80098d4 <_dtoa_r+0x89c>)
 8009616:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800961a:	f7f6 fe4b 	bl	80002b4 <__adddf3>
 800961e:	4602      	mov	r2, r0
 8009620:	460b      	mov	r3, r1
 8009622:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009626:	f7f7 fa8b 	bl	8000b40 <__aeabi_dcmpgt>
 800962a:	2800      	cmp	r0, #0
 800962c:	d163      	bne.n	80096f6 <_dtoa_r+0x6be>
 800962e:	2000      	movs	r0, #0
 8009630:	49a8      	ldr	r1, [pc, #672]	@ (80098d4 <_dtoa_r+0x89c>)
 8009632:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009636:	f7f6 fe3b 	bl	80002b0 <__aeabi_dsub>
 800963a:	4602      	mov	r2, r0
 800963c:	460b      	mov	r3, r1
 800963e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009642:	f7f7 fa5f 	bl	8000b04 <__aeabi_dcmplt>
 8009646:	2800      	cmp	r0, #0
 8009648:	f43f af14 	beq.w	8009474 <_dtoa_r+0x43c>
 800964c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800964e:	1e73      	subs	r3, r6, #1
 8009650:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009652:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009656:	2b30      	cmp	r3, #48	@ 0x30
 8009658:	d0f8      	beq.n	800964c <_dtoa_r+0x614>
 800965a:	4647      	mov	r7, r8
 800965c:	e03b      	b.n	80096d6 <_dtoa_r+0x69e>
 800965e:	4b9e      	ldr	r3, [pc, #632]	@ (80098d8 <_dtoa_r+0x8a0>)
 8009660:	f7f6 ffde 	bl	8000620 <__aeabi_dmul>
 8009664:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009668:	e7bc      	b.n	80095e4 <_dtoa_r+0x5ac>
 800966a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800966e:	4656      	mov	r6, sl
 8009670:	4620      	mov	r0, r4
 8009672:	4629      	mov	r1, r5
 8009674:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009678:	f7f7 f8fc 	bl	8000874 <__aeabi_ddiv>
 800967c:	f7f7 fa80 	bl	8000b80 <__aeabi_d2iz>
 8009680:	4680      	mov	r8, r0
 8009682:	f7f6 ff63 	bl	800054c <__aeabi_i2d>
 8009686:	e9dd 2300 	ldrd	r2, r3, [sp]
 800968a:	f7f6 ffc9 	bl	8000620 <__aeabi_dmul>
 800968e:	4602      	mov	r2, r0
 8009690:	4620      	mov	r0, r4
 8009692:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009696:	460b      	mov	r3, r1
 8009698:	4629      	mov	r1, r5
 800969a:	f7f6 fe09 	bl	80002b0 <__aeabi_dsub>
 800969e:	9d03      	ldr	r5, [sp, #12]
 80096a0:	f806 4b01 	strb.w	r4, [r6], #1
 80096a4:	eba6 040a 	sub.w	r4, r6, sl
 80096a8:	4602      	mov	r2, r0
 80096aa:	460b      	mov	r3, r1
 80096ac:	42a5      	cmp	r5, r4
 80096ae:	d133      	bne.n	8009718 <_dtoa_r+0x6e0>
 80096b0:	f7f6 fe00 	bl	80002b4 <__adddf3>
 80096b4:	4604      	mov	r4, r0
 80096b6:	460d      	mov	r5, r1
 80096b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80096bc:	f7f7 fa40 	bl	8000b40 <__aeabi_dcmpgt>
 80096c0:	b9c0      	cbnz	r0, 80096f4 <_dtoa_r+0x6bc>
 80096c2:	4620      	mov	r0, r4
 80096c4:	4629      	mov	r1, r5
 80096c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80096ca:	f7f7 fa11 	bl	8000af0 <__aeabi_dcmpeq>
 80096ce:	b110      	cbz	r0, 80096d6 <_dtoa_r+0x69e>
 80096d0:	f018 0f01 	tst.w	r8, #1
 80096d4:	d10e      	bne.n	80096f4 <_dtoa_r+0x6bc>
 80096d6:	9902      	ldr	r1, [sp, #8]
 80096d8:	4648      	mov	r0, r9
 80096da:	f000 fbbf 	bl	8009e5c <_Bfree>
 80096de:	2300      	movs	r3, #0
 80096e0:	3701      	adds	r7, #1
 80096e2:	7033      	strb	r3, [r6, #0]
 80096e4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80096e6:	601f      	str	r7, [r3, #0]
 80096e8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	f000 824c 	beq.w	8009b88 <_dtoa_r+0xb50>
 80096f0:	601e      	str	r6, [r3, #0]
 80096f2:	e249      	b.n	8009b88 <_dtoa_r+0xb50>
 80096f4:	46b8      	mov	r8, r7
 80096f6:	4633      	mov	r3, r6
 80096f8:	461e      	mov	r6, r3
 80096fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80096fe:	2a39      	cmp	r2, #57	@ 0x39
 8009700:	d106      	bne.n	8009710 <_dtoa_r+0x6d8>
 8009702:	459a      	cmp	sl, r3
 8009704:	d1f8      	bne.n	80096f8 <_dtoa_r+0x6c0>
 8009706:	2230      	movs	r2, #48	@ 0x30
 8009708:	f108 0801 	add.w	r8, r8, #1
 800970c:	f88a 2000 	strb.w	r2, [sl]
 8009710:	781a      	ldrb	r2, [r3, #0]
 8009712:	3201      	adds	r2, #1
 8009714:	701a      	strb	r2, [r3, #0]
 8009716:	e7a0      	b.n	800965a <_dtoa_r+0x622>
 8009718:	2200      	movs	r2, #0
 800971a:	4b6f      	ldr	r3, [pc, #444]	@ (80098d8 <_dtoa_r+0x8a0>)
 800971c:	f7f6 ff80 	bl	8000620 <__aeabi_dmul>
 8009720:	2200      	movs	r2, #0
 8009722:	2300      	movs	r3, #0
 8009724:	4604      	mov	r4, r0
 8009726:	460d      	mov	r5, r1
 8009728:	f7f7 f9e2 	bl	8000af0 <__aeabi_dcmpeq>
 800972c:	2800      	cmp	r0, #0
 800972e:	d09f      	beq.n	8009670 <_dtoa_r+0x638>
 8009730:	e7d1      	b.n	80096d6 <_dtoa_r+0x69e>
 8009732:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009734:	2a00      	cmp	r2, #0
 8009736:	f000 80ea 	beq.w	800990e <_dtoa_r+0x8d6>
 800973a:	9a07      	ldr	r2, [sp, #28]
 800973c:	2a01      	cmp	r2, #1
 800973e:	f300 80cd 	bgt.w	80098dc <_dtoa_r+0x8a4>
 8009742:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009744:	2a00      	cmp	r2, #0
 8009746:	f000 80c1 	beq.w	80098cc <_dtoa_r+0x894>
 800974a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800974e:	9c08      	ldr	r4, [sp, #32]
 8009750:	9e00      	ldr	r6, [sp, #0]
 8009752:	9a00      	ldr	r2, [sp, #0]
 8009754:	2101      	movs	r1, #1
 8009756:	4648      	mov	r0, r9
 8009758:	441a      	add	r2, r3
 800975a:	9200      	str	r2, [sp, #0]
 800975c:	9a06      	ldr	r2, [sp, #24]
 800975e:	441a      	add	r2, r3
 8009760:	9206      	str	r2, [sp, #24]
 8009762:	f000 fc31 	bl	8009fc8 <__i2b>
 8009766:	4605      	mov	r5, r0
 8009768:	b166      	cbz	r6, 8009784 <_dtoa_r+0x74c>
 800976a:	9b06      	ldr	r3, [sp, #24]
 800976c:	2b00      	cmp	r3, #0
 800976e:	dd09      	ble.n	8009784 <_dtoa_r+0x74c>
 8009770:	42b3      	cmp	r3, r6
 8009772:	9a00      	ldr	r2, [sp, #0]
 8009774:	bfa8      	it	ge
 8009776:	4633      	movge	r3, r6
 8009778:	1ad2      	subs	r2, r2, r3
 800977a:	1af6      	subs	r6, r6, r3
 800977c:	9200      	str	r2, [sp, #0]
 800977e:	9a06      	ldr	r2, [sp, #24]
 8009780:	1ad3      	subs	r3, r2, r3
 8009782:	9306      	str	r3, [sp, #24]
 8009784:	9b08      	ldr	r3, [sp, #32]
 8009786:	b30b      	cbz	r3, 80097cc <_dtoa_r+0x794>
 8009788:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800978a:	2b00      	cmp	r3, #0
 800978c:	f000 80c6 	beq.w	800991c <_dtoa_r+0x8e4>
 8009790:	2c00      	cmp	r4, #0
 8009792:	f000 80c0 	beq.w	8009916 <_dtoa_r+0x8de>
 8009796:	4629      	mov	r1, r5
 8009798:	4622      	mov	r2, r4
 800979a:	4648      	mov	r0, r9
 800979c:	f000 fcce 	bl	800a13c <__pow5mult>
 80097a0:	9a02      	ldr	r2, [sp, #8]
 80097a2:	4601      	mov	r1, r0
 80097a4:	4605      	mov	r5, r0
 80097a6:	4648      	mov	r0, r9
 80097a8:	f000 fc24 	bl	8009ff4 <__multiply>
 80097ac:	9902      	ldr	r1, [sp, #8]
 80097ae:	4680      	mov	r8, r0
 80097b0:	4648      	mov	r0, r9
 80097b2:	f000 fb53 	bl	8009e5c <_Bfree>
 80097b6:	9b08      	ldr	r3, [sp, #32]
 80097b8:	1b1b      	subs	r3, r3, r4
 80097ba:	9308      	str	r3, [sp, #32]
 80097bc:	f000 80b1 	beq.w	8009922 <_dtoa_r+0x8ea>
 80097c0:	9a08      	ldr	r2, [sp, #32]
 80097c2:	4641      	mov	r1, r8
 80097c4:	4648      	mov	r0, r9
 80097c6:	f000 fcb9 	bl	800a13c <__pow5mult>
 80097ca:	9002      	str	r0, [sp, #8]
 80097cc:	2101      	movs	r1, #1
 80097ce:	4648      	mov	r0, r9
 80097d0:	f000 fbfa 	bl	8009fc8 <__i2b>
 80097d4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80097d6:	4604      	mov	r4, r0
 80097d8:	2b00      	cmp	r3, #0
 80097da:	f000 81d9 	beq.w	8009b90 <_dtoa_r+0xb58>
 80097de:	461a      	mov	r2, r3
 80097e0:	4601      	mov	r1, r0
 80097e2:	4648      	mov	r0, r9
 80097e4:	f000 fcaa 	bl	800a13c <__pow5mult>
 80097e8:	9b07      	ldr	r3, [sp, #28]
 80097ea:	4604      	mov	r4, r0
 80097ec:	2b01      	cmp	r3, #1
 80097ee:	f300 809f 	bgt.w	8009930 <_dtoa_r+0x8f8>
 80097f2:	9b04      	ldr	r3, [sp, #16]
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	f040 8097 	bne.w	8009928 <_dtoa_r+0x8f0>
 80097fa:	9b05      	ldr	r3, [sp, #20]
 80097fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009800:	2b00      	cmp	r3, #0
 8009802:	f040 8093 	bne.w	800992c <_dtoa_r+0x8f4>
 8009806:	9b05      	ldr	r3, [sp, #20]
 8009808:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800980c:	0d1b      	lsrs	r3, r3, #20
 800980e:	051b      	lsls	r3, r3, #20
 8009810:	b133      	cbz	r3, 8009820 <_dtoa_r+0x7e8>
 8009812:	9b00      	ldr	r3, [sp, #0]
 8009814:	3301      	adds	r3, #1
 8009816:	9300      	str	r3, [sp, #0]
 8009818:	9b06      	ldr	r3, [sp, #24]
 800981a:	3301      	adds	r3, #1
 800981c:	9306      	str	r3, [sp, #24]
 800981e:	2301      	movs	r3, #1
 8009820:	9308      	str	r3, [sp, #32]
 8009822:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009824:	2b00      	cmp	r3, #0
 8009826:	f000 81b9 	beq.w	8009b9c <_dtoa_r+0xb64>
 800982a:	6923      	ldr	r3, [r4, #16]
 800982c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009830:	6918      	ldr	r0, [r3, #16]
 8009832:	f000 fb7d 	bl	8009f30 <__hi0bits>
 8009836:	f1c0 0020 	rsb	r0, r0, #32
 800983a:	9b06      	ldr	r3, [sp, #24]
 800983c:	4418      	add	r0, r3
 800983e:	f010 001f 	ands.w	r0, r0, #31
 8009842:	f000 8082 	beq.w	800994a <_dtoa_r+0x912>
 8009846:	f1c0 0320 	rsb	r3, r0, #32
 800984a:	2b04      	cmp	r3, #4
 800984c:	dd73      	ble.n	8009936 <_dtoa_r+0x8fe>
 800984e:	f1c0 001c 	rsb	r0, r0, #28
 8009852:	9b00      	ldr	r3, [sp, #0]
 8009854:	4403      	add	r3, r0
 8009856:	4406      	add	r6, r0
 8009858:	9300      	str	r3, [sp, #0]
 800985a:	9b06      	ldr	r3, [sp, #24]
 800985c:	4403      	add	r3, r0
 800985e:	9306      	str	r3, [sp, #24]
 8009860:	9b00      	ldr	r3, [sp, #0]
 8009862:	2b00      	cmp	r3, #0
 8009864:	dd05      	ble.n	8009872 <_dtoa_r+0x83a>
 8009866:	461a      	mov	r2, r3
 8009868:	9902      	ldr	r1, [sp, #8]
 800986a:	4648      	mov	r0, r9
 800986c:	f000 fcc0 	bl	800a1f0 <__lshift>
 8009870:	9002      	str	r0, [sp, #8]
 8009872:	9b06      	ldr	r3, [sp, #24]
 8009874:	2b00      	cmp	r3, #0
 8009876:	dd05      	ble.n	8009884 <_dtoa_r+0x84c>
 8009878:	4621      	mov	r1, r4
 800987a:	461a      	mov	r2, r3
 800987c:	4648      	mov	r0, r9
 800987e:	f000 fcb7 	bl	800a1f0 <__lshift>
 8009882:	4604      	mov	r4, r0
 8009884:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009886:	2b00      	cmp	r3, #0
 8009888:	d061      	beq.n	800994e <_dtoa_r+0x916>
 800988a:	4621      	mov	r1, r4
 800988c:	9802      	ldr	r0, [sp, #8]
 800988e:	f000 fd1b 	bl	800a2c8 <__mcmp>
 8009892:	2800      	cmp	r0, #0
 8009894:	da5b      	bge.n	800994e <_dtoa_r+0x916>
 8009896:	2300      	movs	r3, #0
 8009898:	220a      	movs	r2, #10
 800989a:	9902      	ldr	r1, [sp, #8]
 800989c:	4648      	mov	r0, r9
 800989e:	f000 faff 	bl	8009ea0 <__multadd>
 80098a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098a4:	f107 38ff 	add.w	r8, r7, #4294967295
 80098a8:	9002      	str	r0, [sp, #8]
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	f000 8178 	beq.w	8009ba0 <_dtoa_r+0xb68>
 80098b0:	4629      	mov	r1, r5
 80098b2:	2300      	movs	r3, #0
 80098b4:	220a      	movs	r2, #10
 80098b6:	4648      	mov	r0, r9
 80098b8:	f000 faf2 	bl	8009ea0 <__multadd>
 80098bc:	f1bb 0f00 	cmp.w	fp, #0
 80098c0:	4605      	mov	r5, r0
 80098c2:	dc6f      	bgt.n	80099a4 <_dtoa_r+0x96c>
 80098c4:	9b07      	ldr	r3, [sp, #28]
 80098c6:	2b02      	cmp	r3, #2
 80098c8:	dc49      	bgt.n	800995e <_dtoa_r+0x926>
 80098ca:	e06b      	b.n	80099a4 <_dtoa_r+0x96c>
 80098cc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80098ce:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80098d2:	e73c      	b.n	800974e <_dtoa_r+0x716>
 80098d4:	3fe00000 	.word	0x3fe00000
 80098d8:	40240000 	.word	0x40240000
 80098dc:	9b03      	ldr	r3, [sp, #12]
 80098de:	1e5c      	subs	r4, r3, #1
 80098e0:	9b08      	ldr	r3, [sp, #32]
 80098e2:	42a3      	cmp	r3, r4
 80098e4:	db09      	blt.n	80098fa <_dtoa_r+0x8c2>
 80098e6:	1b1c      	subs	r4, r3, r4
 80098e8:	9b03      	ldr	r3, [sp, #12]
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	f6bf af30 	bge.w	8009750 <_dtoa_r+0x718>
 80098f0:	9b00      	ldr	r3, [sp, #0]
 80098f2:	9a03      	ldr	r2, [sp, #12]
 80098f4:	1a9e      	subs	r6, r3, r2
 80098f6:	2300      	movs	r3, #0
 80098f8:	e72b      	b.n	8009752 <_dtoa_r+0x71a>
 80098fa:	9b08      	ldr	r3, [sp, #32]
 80098fc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80098fe:	1ae3      	subs	r3, r4, r3
 8009900:	9408      	str	r4, [sp, #32]
 8009902:	9e00      	ldr	r6, [sp, #0]
 8009904:	2400      	movs	r4, #0
 8009906:	441a      	add	r2, r3
 8009908:	9b03      	ldr	r3, [sp, #12]
 800990a:	920d      	str	r2, [sp, #52]	@ 0x34
 800990c:	e721      	b.n	8009752 <_dtoa_r+0x71a>
 800990e:	9c08      	ldr	r4, [sp, #32]
 8009910:	9e00      	ldr	r6, [sp, #0]
 8009912:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8009914:	e728      	b.n	8009768 <_dtoa_r+0x730>
 8009916:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800991a:	e751      	b.n	80097c0 <_dtoa_r+0x788>
 800991c:	9a08      	ldr	r2, [sp, #32]
 800991e:	9902      	ldr	r1, [sp, #8]
 8009920:	e750      	b.n	80097c4 <_dtoa_r+0x78c>
 8009922:	f8cd 8008 	str.w	r8, [sp, #8]
 8009926:	e751      	b.n	80097cc <_dtoa_r+0x794>
 8009928:	2300      	movs	r3, #0
 800992a:	e779      	b.n	8009820 <_dtoa_r+0x7e8>
 800992c:	9b04      	ldr	r3, [sp, #16]
 800992e:	e777      	b.n	8009820 <_dtoa_r+0x7e8>
 8009930:	2300      	movs	r3, #0
 8009932:	9308      	str	r3, [sp, #32]
 8009934:	e779      	b.n	800982a <_dtoa_r+0x7f2>
 8009936:	d093      	beq.n	8009860 <_dtoa_r+0x828>
 8009938:	331c      	adds	r3, #28
 800993a:	9a00      	ldr	r2, [sp, #0]
 800993c:	441a      	add	r2, r3
 800993e:	441e      	add	r6, r3
 8009940:	9200      	str	r2, [sp, #0]
 8009942:	9a06      	ldr	r2, [sp, #24]
 8009944:	441a      	add	r2, r3
 8009946:	9206      	str	r2, [sp, #24]
 8009948:	e78a      	b.n	8009860 <_dtoa_r+0x828>
 800994a:	4603      	mov	r3, r0
 800994c:	e7f4      	b.n	8009938 <_dtoa_r+0x900>
 800994e:	9b03      	ldr	r3, [sp, #12]
 8009950:	46b8      	mov	r8, r7
 8009952:	2b00      	cmp	r3, #0
 8009954:	dc20      	bgt.n	8009998 <_dtoa_r+0x960>
 8009956:	469b      	mov	fp, r3
 8009958:	9b07      	ldr	r3, [sp, #28]
 800995a:	2b02      	cmp	r3, #2
 800995c:	dd1e      	ble.n	800999c <_dtoa_r+0x964>
 800995e:	f1bb 0f00 	cmp.w	fp, #0
 8009962:	f47f adb1 	bne.w	80094c8 <_dtoa_r+0x490>
 8009966:	4621      	mov	r1, r4
 8009968:	465b      	mov	r3, fp
 800996a:	2205      	movs	r2, #5
 800996c:	4648      	mov	r0, r9
 800996e:	f000 fa97 	bl	8009ea0 <__multadd>
 8009972:	4601      	mov	r1, r0
 8009974:	4604      	mov	r4, r0
 8009976:	9802      	ldr	r0, [sp, #8]
 8009978:	f000 fca6 	bl	800a2c8 <__mcmp>
 800997c:	2800      	cmp	r0, #0
 800997e:	f77f ada3 	ble.w	80094c8 <_dtoa_r+0x490>
 8009982:	4656      	mov	r6, sl
 8009984:	2331      	movs	r3, #49	@ 0x31
 8009986:	f108 0801 	add.w	r8, r8, #1
 800998a:	f806 3b01 	strb.w	r3, [r6], #1
 800998e:	e59f      	b.n	80094d0 <_dtoa_r+0x498>
 8009990:	46b8      	mov	r8, r7
 8009992:	9c03      	ldr	r4, [sp, #12]
 8009994:	4625      	mov	r5, r4
 8009996:	e7f4      	b.n	8009982 <_dtoa_r+0x94a>
 8009998:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800999c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800999e:	2b00      	cmp	r3, #0
 80099a0:	f000 8102 	beq.w	8009ba8 <_dtoa_r+0xb70>
 80099a4:	2e00      	cmp	r6, #0
 80099a6:	dd05      	ble.n	80099b4 <_dtoa_r+0x97c>
 80099a8:	4629      	mov	r1, r5
 80099aa:	4632      	mov	r2, r6
 80099ac:	4648      	mov	r0, r9
 80099ae:	f000 fc1f 	bl	800a1f0 <__lshift>
 80099b2:	4605      	mov	r5, r0
 80099b4:	9b08      	ldr	r3, [sp, #32]
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d05c      	beq.n	8009a74 <_dtoa_r+0xa3c>
 80099ba:	6869      	ldr	r1, [r5, #4]
 80099bc:	4648      	mov	r0, r9
 80099be:	f000 fa0d 	bl	8009ddc <_Balloc>
 80099c2:	4606      	mov	r6, r0
 80099c4:	b928      	cbnz	r0, 80099d2 <_dtoa_r+0x99a>
 80099c6:	4b83      	ldr	r3, [pc, #524]	@ (8009bd4 <_dtoa_r+0xb9c>)
 80099c8:	4602      	mov	r2, r0
 80099ca:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80099ce:	f7ff bb4a 	b.w	8009066 <_dtoa_r+0x2e>
 80099d2:	692a      	ldr	r2, [r5, #16]
 80099d4:	f105 010c 	add.w	r1, r5, #12
 80099d8:	300c      	adds	r0, #12
 80099da:	3202      	adds	r2, #2
 80099dc:	0092      	lsls	r2, r2, #2
 80099de:	f000 ffad 	bl	800a93c <memcpy>
 80099e2:	2201      	movs	r2, #1
 80099e4:	4631      	mov	r1, r6
 80099e6:	4648      	mov	r0, r9
 80099e8:	f000 fc02 	bl	800a1f0 <__lshift>
 80099ec:	f10a 0301 	add.w	r3, sl, #1
 80099f0:	462f      	mov	r7, r5
 80099f2:	4605      	mov	r5, r0
 80099f4:	9300      	str	r3, [sp, #0]
 80099f6:	eb0a 030b 	add.w	r3, sl, fp
 80099fa:	9308      	str	r3, [sp, #32]
 80099fc:	9b04      	ldr	r3, [sp, #16]
 80099fe:	f003 0301 	and.w	r3, r3, #1
 8009a02:	9306      	str	r3, [sp, #24]
 8009a04:	9b00      	ldr	r3, [sp, #0]
 8009a06:	4621      	mov	r1, r4
 8009a08:	9802      	ldr	r0, [sp, #8]
 8009a0a:	f103 3bff 	add.w	fp, r3, #4294967295
 8009a0e:	f7ff fa86 	bl	8008f1e <quorem>
 8009a12:	4603      	mov	r3, r0
 8009a14:	4639      	mov	r1, r7
 8009a16:	9003      	str	r0, [sp, #12]
 8009a18:	3330      	adds	r3, #48	@ 0x30
 8009a1a:	9802      	ldr	r0, [sp, #8]
 8009a1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a1e:	f000 fc53 	bl	800a2c8 <__mcmp>
 8009a22:	462a      	mov	r2, r5
 8009a24:	9004      	str	r0, [sp, #16]
 8009a26:	4621      	mov	r1, r4
 8009a28:	4648      	mov	r0, r9
 8009a2a:	f000 fc69 	bl	800a300 <__mdiff>
 8009a2e:	68c2      	ldr	r2, [r0, #12]
 8009a30:	4606      	mov	r6, r0
 8009a32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a34:	bb02      	cbnz	r2, 8009a78 <_dtoa_r+0xa40>
 8009a36:	4601      	mov	r1, r0
 8009a38:	9802      	ldr	r0, [sp, #8]
 8009a3a:	f000 fc45 	bl	800a2c8 <__mcmp>
 8009a3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a40:	4602      	mov	r2, r0
 8009a42:	4631      	mov	r1, r6
 8009a44:	4648      	mov	r0, r9
 8009a46:	920c      	str	r2, [sp, #48]	@ 0x30
 8009a48:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a4a:	f000 fa07 	bl	8009e5c <_Bfree>
 8009a4e:	9b07      	ldr	r3, [sp, #28]
 8009a50:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009a52:	9e00      	ldr	r6, [sp, #0]
 8009a54:	ea42 0103 	orr.w	r1, r2, r3
 8009a58:	9b06      	ldr	r3, [sp, #24]
 8009a5a:	4319      	orrs	r1, r3
 8009a5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a5e:	d10d      	bne.n	8009a7c <_dtoa_r+0xa44>
 8009a60:	2b39      	cmp	r3, #57	@ 0x39
 8009a62:	d027      	beq.n	8009ab4 <_dtoa_r+0xa7c>
 8009a64:	9a04      	ldr	r2, [sp, #16]
 8009a66:	2a00      	cmp	r2, #0
 8009a68:	dd01      	ble.n	8009a6e <_dtoa_r+0xa36>
 8009a6a:	9b03      	ldr	r3, [sp, #12]
 8009a6c:	3331      	adds	r3, #49	@ 0x31
 8009a6e:	f88b 3000 	strb.w	r3, [fp]
 8009a72:	e52e      	b.n	80094d2 <_dtoa_r+0x49a>
 8009a74:	4628      	mov	r0, r5
 8009a76:	e7b9      	b.n	80099ec <_dtoa_r+0x9b4>
 8009a78:	2201      	movs	r2, #1
 8009a7a:	e7e2      	b.n	8009a42 <_dtoa_r+0xa0a>
 8009a7c:	9904      	ldr	r1, [sp, #16]
 8009a7e:	2900      	cmp	r1, #0
 8009a80:	db04      	blt.n	8009a8c <_dtoa_r+0xa54>
 8009a82:	9807      	ldr	r0, [sp, #28]
 8009a84:	4301      	orrs	r1, r0
 8009a86:	9806      	ldr	r0, [sp, #24]
 8009a88:	4301      	orrs	r1, r0
 8009a8a:	d120      	bne.n	8009ace <_dtoa_r+0xa96>
 8009a8c:	2a00      	cmp	r2, #0
 8009a8e:	ddee      	ble.n	8009a6e <_dtoa_r+0xa36>
 8009a90:	2201      	movs	r2, #1
 8009a92:	9902      	ldr	r1, [sp, #8]
 8009a94:	4648      	mov	r0, r9
 8009a96:	9300      	str	r3, [sp, #0]
 8009a98:	f000 fbaa 	bl	800a1f0 <__lshift>
 8009a9c:	4621      	mov	r1, r4
 8009a9e:	9002      	str	r0, [sp, #8]
 8009aa0:	f000 fc12 	bl	800a2c8 <__mcmp>
 8009aa4:	2800      	cmp	r0, #0
 8009aa6:	9b00      	ldr	r3, [sp, #0]
 8009aa8:	dc02      	bgt.n	8009ab0 <_dtoa_r+0xa78>
 8009aaa:	d1e0      	bne.n	8009a6e <_dtoa_r+0xa36>
 8009aac:	07da      	lsls	r2, r3, #31
 8009aae:	d5de      	bpl.n	8009a6e <_dtoa_r+0xa36>
 8009ab0:	2b39      	cmp	r3, #57	@ 0x39
 8009ab2:	d1da      	bne.n	8009a6a <_dtoa_r+0xa32>
 8009ab4:	2339      	movs	r3, #57	@ 0x39
 8009ab6:	f88b 3000 	strb.w	r3, [fp]
 8009aba:	4633      	mov	r3, r6
 8009abc:	461e      	mov	r6, r3
 8009abe:	3b01      	subs	r3, #1
 8009ac0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009ac4:	2a39      	cmp	r2, #57	@ 0x39
 8009ac6:	d04f      	beq.n	8009b68 <_dtoa_r+0xb30>
 8009ac8:	3201      	adds	r2, #1
 8009aca:	701a      	strb	r2, [r3, #0]
 8009acc:	e501      	b.n	80094d2 <_dtoa_r+0x49a>
 8009ace:	2a00      	cmp	r2, #0
 8009ad0:	dd03      	ble.n	8009ada <_dtoa_r+0xaa2>
 8009ad2:	2b39      	cmp	r3, #57	@ 0x39
 8009ad4:	d0ee      	beq.n	8009ab4 <_dtoa_r+0xa7c>
 8009ad6:	3301      	adds	r3, #1
 8009ad8:	e7c9      	b.n	8009a6e <_dtoa_r+0xa36>
 8009ada:	9a00      	ldr	r2, [sp, #0]
 8009adc:	9908      	ldr	r1, [sp, #32]
 8009ade:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009ae2:	428a      	cmp	r2, r1
 8009ae4:	d029      	beq.n	8009b3a <_dtoa_r+0xb02>
 8009ae6:	2300      	movs	r3, #0
 8009ae8:	220a      	movs	r2, #10
 8009aea:	9902      	ldr	r1, [sp, #8]
 8009aec:	4648      	mov	r0, r9
 8009aee:	f000 f9d7 	bl	8009ea0 <__multadd>
 8009af2:	42af      	cmp	r7, r5
 8009af4:	9002      	str	r0, [sp, #8]
 8009af6:	f04f 0300 	mov.w	r3, #0
 8009afa:	f04f 020a 	mov.w	r2, #10
 8009afe:	4639      	mov	r1, r7
 8009b00:	4648      	mov	r0, r9
 8009b02:	d107      	bne.n	8009b14 <_dtoa_r+0xadc>
 8009b04:	f000 f9cc 	bl	8009ea0 <__multadd>
 8009b08:	4607      	mov	r7, r0
 8009b0a:	4605      	mov	r5, r0
 8009b0c:	9b00      	ldr	r3, [sp, #0]
 8009b0e:	3301      	adds	r3, #1
 8009b10:	9300      	str	r3, [sp, #0]
 8009b12:	e777      	b.n	8009a04 <_dtoa_r+0x9cc>
 8009b14:	f000 f9c4 	bl	8009ea0 <__multadd>
 8009b18:	4629      	mov	r1, r5
 8009b1a:	4607      	mov	r7, r0
 8009b1c:	2300      	movs	r3, #0
 8009b1e:	220a      	movs	r2, #10
 8009b20:	4648      	mov	r0, r9
 8009b22:	f000 f9bd 	bl	8009ea0 <__multadd>
 8009b26:	4605      	mov	r5, r0
 8009b28:	e7f0      	b.n	8009b0c <_dtoa_r+0xad4>
 8009b2a:	f1bb 0f00 	cmp.w	fp, #0
 8009b2e:	f04f 0700 	mov.w	r7, #0
 8009b32:	bfcc      	ite	gt
 8009b34:	465e      	movgt	r6, fp
 8009b36:	2601      	movle	r6, #1
 8009b38:	4456      	add	r6, sl
 8009b3a:	2201      	movs	r2, #1
 8009b3c:	9902      	ldr	r1, [sp, #8]
 8009b3e:	4648      	mov	r0, r9
 8009b40:	9300      	str	r3, [sp, #0]
 8009b42:	f000 fb55 	bl	800a1f0 <__lshift>
 8009b46:	4621      	mov	r1, r4
 8009b48:	9002      	str	r0, [sp, #8]
 8009b4a:	f000 fbbd 	bl	800a2c8 <__mcmp>
 8009b4e:	2800      	cmp	r0, #0
 8009b50:	dcb3      	bgt.n	8009aba <_dtoa_r+0xa82>
 8009b52:	d102      	bne.n	8009b5a <_dtoa_r+0xb22>
 8009b54:	9b00      	ldr	r3, [sp, #0]
 8009b56:	07db      	lsls	r3, r3, #31
 8009b58:	d4af      	bmi.n	8009aba <_dtoa_r+0xa82>
 8009b5a:	4633      	mov	r3, r6
 8009b5c:	461e      	mov	r6, r3
 8009b5e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009b62:	2a30      	cmp	r2, #48	@ 0x30
 8009b64:	d0fa      	beq.n	8009b5c <_dtoa_r+0xb24>
 8009b66:	e4b4      	b.n	80094d2 <_dtoa_r+0x49a>
 8009b68:	459a      	cmp	sl, r3
 8009b6a:	d1a7      	bne.n	8009abc <_dtoa_r+0xa84>
 8009b6c:	2331      	movs	r3, #49	@ 0x31
 8009b6e:	f108 0801 	add.w	r8, r8, #1
 8009b72:	f88a 3000 	strb.w	r3, [sl]
 8009b76:	e4ac      	b.n	80094d2 <_dtoa_r+0x49a>
 8009b78:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009b7a:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8009bd8 <_dtoa_r+0xba0>
 8009b7e:	b11b      	cbz	r3, 8009b88 <_dtoa_r+0xb50>
 8009b80:	f10a 0308 	add.w	r3, sl, #8
 8009b84:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009b86:	6013      	str	r3, [r2, #0]
 8009b88:	4650      	mov	r0, sl
 8009b8a:	b017      	add	sp, #92	@ 0x5c
 8009b8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b90:	9b07      	ldr	r3, [sp, #28]
 8009b92:	2b01      	cmp	r3, #1
 8009b94:	f77f ae2d 	ble.w	80097f2 <_dtoa_r+0x7ba>
 8009b98:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009b9a:	9308      	str	r3, [sp, #32]
 8009b9c:	2001      	movs	r0, #1
 8009b9e:	e64c      	b.n	800983a <_dtoa_r+0x802>
 8009ba0:	f1bb 0f00 	cmp.w	fp, #0
 8009ba4:	f77f aed8 	ble.w	8009958 <_dtoa_r+0x920>
 8009ba8:	4656      	mov	r6, sl
 8009baa:	4621      	mov	r1, r4
 8009bac:	9802      	ldr	r0, [sp, #8]
 8009bae:	f7ff f9b6 	bl	8008f1e <quorem>
 8009bb2:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8009bb6:	f806 3b01 	strb.w	r3, [r6], #1
 8009bba:	eba6 020a 	sub.w	r2, r6, sl
 8009bbe:	4593      	cmp	fp, r2
 8009bc0:	ddb3      	ble.n	8009b2a <_dtoa_r+0xaf2>
 8009bc2:	2300      	movs	r3, #0
 8009bc4:	220a      	movs	r2, #10
 8009bc6:	9902      	ldr	r1, [sp, #8]
 8009bc8:	4648      	mov	r0, r9
 8009bca:	f000 f969 	bl	8009ea0 <__multadd>
 8009bce:	9002      	str	r0, [sp, #8]
 8009bd0:	e7eb      	b.n	8009baa <_dtoa_r+0xb72>
 8009bd2:	bf00      	nop
 8009bd4:	0800b438 	.word	0x0800b438
 8009bd8:	0800b3bc 	.word	0x0800b3bc

08009bdc <_free_r>:
 8009bdc:	b538      	push	{r3, r4, r5, lr}
 8009bde:	4605      	mov	r5, r0
 8009be0:	2900      	cmp	r1, #0
 8009be2:	d041      	beq.n	8009c68 <_free_r+0x8c>
 8009be4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009be8:	1f0c      	subs	r4, r1, #4
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	bfb8      	it	lt
 8009bee:	18e4      	addlt	r4, r4, r3
 8009bf0:	f000 f8e8 	bl	8009dc4 <__malloc_lock>
 8009bf4:	4a1d      	ldr	r2, [pc, #116]	@ (8009c6c <_free_r+0x90>)
 8009bf6:	6813      	ldr	r3, [r2, #0]
 8009bf8:	b933      	cbnz	r3, 8009c08 <_free_r+0x2c>
 8009bfa:	6063      	str	r3, [r4, #4]
 8009bfc:	6014      	str	r4, [r2, #0]
 8009bfe:	4628      	mov	r0, r5
 8009c00:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c04:	f000 b8e4 	b.w	8009dd0 <__malloc_unlock>
 8009c08:	42a3      	cmp	r3, r4
 8009c0a:	d908      	bls.n	8009c1e <_free_r+0x42>
 8009c0c:	6820      	ldr	r0, [r4, #0]
 8009c0e:	1821      	adds	r1, r4, r0
 8009c10:	428b      	cmp	r3, r1
 8009c12:	bf01      	itttt	eq
 8009c14:	6819      	ldreq	r1, [r3, #0]
 8009c16:	685b      	ldreq	r3, [r3, #4]
 8009c18:	1809      	addeq	r1, r1, r0
 8009c1a:	6021      	streq	r1, [r4, #0]
 8009c1c:	e7ed      	b.n	8009bfa <_free_r+0x1e>
 8009c1e:	461a      	mov	r2, r3
 8009c20:	685b      	ldr	r3, [r3, #4]
 8009c22:	b10b      	cbz	r3, 8009c28 <_free_r+0x4c>
 8009c24:	42a3      	cmp	r3, r4
 8009c26:	d9fa      	bls.n	8009c1e <_free_r+0x42>
 8009c28:	6811      	ldr	r1, [r2, #0]
 8009c2a:	1850      	adds	r0, r2, r1
 8009c2c:	42a0      	cmp	r0, r4
 8009c2e:	d10b      	bne.n	8009c48 <_free_r+0x6c>
 8009c30:	6820      	ldr	r0, [r4, #0]
 8009c32:	4401      	add	r1, r0
 8009c34:	1850      	adds	r0, r2, r1
 8009c36:	6011      	str	r1, [r2, #0]
 8009c38:	4283      	cmp	r3, r0
 8009c3a:	d1e0      	bne.n	8009bfe <_free_r+0x22>
 8009c3c:	6818      	ldr	r0, [r3, #0]
 8009c3e:	685b      	ldr	r3, [r3, #4]
 8009c40:	4408      	add	r0, r1
 8009c42:	6053      	str	r3, [r2, #4]
 8009c44:	6010      	str	r0, [r2, #0]
 8009c46:	e7da      	b.n	8009bfe <_free_r+0x22>
 8009c48:	d902      	bls.n	8009c50 <_free_r+0x74>
 8009c4a:	230c      	movs	r3, #12
 8009c4c:	602b      	str	r3, [r5, #0]
 8009c4e:	e7d6      	b.n	8009bfe <_free_r+0x22>
 8009c50:	6820      	ldr	r0, [r4, #0]
 8009c52:	1821      	adds	r1, r4, r0
 8009c54:	428b      	cmp	r3, r1
 8009c56:	bf02      	ittt	eq
 8009c58:	6819      	ldreq	r1, [r3, #0]
 8009c5a:	685b      	ldreq	r3, [r3, #4]
 8009c5c:	1809      	addeq	r1, r1, r0
 8009c5e:	6063      	str	r3, [r4, #4]
 8009c60:	bf08      	it	eq
 8009c62:	6021      	streq	r1, [r4, #0]
 8009c64:	6054      	str	r4, [r2, #4]
 8009c66:	e7ca      	b.n	8009bfe <_free_r+0x22>
 8009c68:	bd38      	pop	{r3, r4, r5, pc}
 8009c6a:	bf00      	nop
 8009c6c:	20000588 	.word	0x20000588

08009c70 <malloc>:
 8009c70:	4b02      	ldr	r3, [pc, #8]	@ (8009c7c <malloc+0xc>)
 8009c72:	4601      	mov	r1, r0
 8009c74:	6818      	ldr	r0, [r3, #0]
 8009c76:	f000 b825 	b.w	8009cc4 <_malloc_r>
 8009c7a:	bf00      	nop
 8009c7c:	20000018 	.word	0x20000018

08009c80 <sbrk_aligned>:
 8009c80:	b570      	push	{r4, r5, r6, lr}
 8009c82:	4e0f      	ldr	r6, [pc, #60]	@ (8009cc0 <sbrk_aligned+0x40>)
 8009c84:	460c      	mov	r4, r1
 8009c86:	4605      	mov	r5, r0
 8009c88:	6831      	ldr	r1, [r6, #0]
 8009c8a:	b911      	cbnz	r1, 8009c92 <sbrk_aligned+0x12>
 8009c8c:	f000 fe46 	bl	800a91c <_sbrk_r>
 8009c90:	6030      	str	r0, [r6, #0]
 8009c92:	4621      	mov	r1, r4
 8009c94:	4628      	mov	r0, r5
 8009c96:	f000 fe41 	bl	800a91c <_sbrk_r>
 8009c9a:	1c43      	adds	r3, r0, #1
 8009c9c:	d103      	bne.n	8009ca6 <sbrk_aligned+0x26>
 8009c9e:	f04f 34ff 	mov.w	r4, #4294967295
 8009ca2:	4620      	mov	r0, r4
 8009ca4:	bd70      	pop	{r4, r5, r6, pc}
 8009ca6:	1cc4      	adds	r4, r0, #3
 8009ca8:	f024 0403 	bic.w	r4, r4, #3
 8009cac:	42a0      	cmp	r0, r4
 8009cae:	d0f8      	beq.n	8009ca2 <sbrk_aligned+0x22>
 8009cb0:	1a21      	subs	r1, r4, r0
 8009cb2:	4628      	mov	r0, r5
 8009cb4:	f000 fe32 	bl	800a91c <_sbrk_r>
 8009cb8:	3001      	adds	r0, #1
 8009cba:	d1f2      	bne.n	8009ca2 <sbrk_aligned+0x22>
 8009cbc:	e7ef      	b.n	8009c9e <sbrk_aligned+0x1e>
 8009cbe:	bf00      	nop
 8009cc0:	20000584 	.word	0x20000584

08009cc4 <_malloc_r>:
 8009cc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009cc8:	1ccd      	adds	r5, r1, #3
 8009cca:	4606      	mov	r6, r0
 8009ccc:	f025 0503 	bic.w	r5, r5, #3
 8009cd0:	3508      	adds	r5, #8
 8009cd2:	2d0c      	cmp	r5, #12
 8009cd4:	bf38      	it	cc
 8009cd6:	250c      	movcc	r5, #12
 8009cd8:	2d00      	cmp	r5, #0
 8009cda:	db01      	blt.n	8009ce0 <_malloc_r+0x1c>
 8009cdc:	42a9      	cmp	r1, r5
 8009cde:	d904      	bls.n	8009cea <_malloc_r+0x26>
 8009ce0:	230c      	movs	r3, #12
 8009ce2:	6033      	str	r3, [r6, #0]
 8009ce4:	2000      	movs	r0, #0
 8009ce6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009cea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009dc0 <_malloc_r+0xfc>
 8009cee:	f000 f869 	bl	8009dc4 <__malloc_lock>
 8009cf2:	f8d8 3000 	ldr.w	r3, [r8]
 8009cf6:	461c      	mov	r4, r3
 8009cf8:	bb44      	cbnz	r4, 8009d4c <_malloc_r+0x88>
 8009cfa:	4629      	mov	r1, r5
 8009cfc:	4630      	mov	r0, r6
 8009cfe:	f7ff ffbf 	bl	8009c80 <sbrk_aligned>
 8009d02:	1c43      	adds	r3, r0, #1
 8009d04:	4604      	mov	r4, r0
 8009d06:	d158      	bne.n	8009dba <_malloc_r+0xf6>
 8009d08:	f8d8 4000 	ldr.w	r4, [r8]
 8009d0c:	4627      	mov	r7, r4
 8009d0e:	2f00      	cmp	r7, #0
 8009d10:	d143      	bne.n	8009d9a <_malloc_r+0xd6>
 8009d12:	2c00      	cmp	r4, #0
 8009d14:	d04b      	beq.n	8009dae <_malloc_r+0xea>
 8009d16:	6823      	ldr	r3, [r4, #0]
 8009d18:	4639      	mov	r1, r7
 8009d1a:	4630      	mov	r0, r6
 8009d1c:	eb04 0903 	add.w	r9, r4, r3
 8009d20:	f000 fdfc 	bl	800a91c <_sbrk_r>
 8009d24:	4581      	cmp	r9, r0
 8009d26:	d142      	bne.n	8009dae <_malloc_r+0xea>
 8009d28:	6821      	ldr	r1, [r4, #0]
 8009d2a:	4630      	mov	r0, r6
 8009d2c:	1a6d      	subs	r5, r5, r1
 8009d2e:	4629      	mov	r1, r5
 8009d30:	f7ff ffa6 	bl	8009c80 <sbrk_aligned>
 8009d34:	3001      	adds	r0, #1
 8009d36:	d03a      	beq.n	8009dae <_malloc_r+0xea>
 8009d38:	6823      	ldr	r3, [r4, #0]
 8009d3a:	442b      	add	r3, r5
 8009d3c:	6023      	str	r3, [r4, #0]
 8009d3e:	f8d8 3000 	ldr.w	r3, [r8]
 8009d42:	685a      	ldr	r2, [r3, #4]
 8009d44:	bb62      	cbnz	r2, 8009da0 <_malloc_r+0xdc>
 8009d46:	f8c8 7000 	str.w	r7, [r8]
 8009d4a:	e00f      	b.n	8009d6c <_malloc_r+0xa8>
 8009d4c:	6822      	ldr	r2, [r4, #0]
 8009d4e:	1b52      	subs	r2, r2, r5
 8009d50:	d420      	bmi.n	8009d94 <_malloc_r+0xd0>
 8009d52:	2a0b      	cmp	r2, #11
 8009d54:	d917      	bls.n	8009d86 <_malloc_r+0xc2>
 8009d56:	1961      	adds	r1, r4, r5
 8009d58:	42a3      	cmp	r3, r4
 8009d5a:	6025      	str	r5, [r4, #0]
 8009d5c:	bf18      	it	ne
 8009d5e:	6059      	strne	r1, [r3, #4]
 8009d60:	6863      	ldr	r3, [r4, #4]
 8009d62:	bf08      	it	eq
 8009d64:	f8c8 1000 	streq.w	r1, [r8]
 8009d68:	5162      	str	r2, [r4, r5]
 8009d6a:	604b      	str	r3, [r1, #4]
 8009d6c:	4630      	mov	r0, r6
 8009d6e:	f000 f82f 	bl	8009dd0 <__malloc_unlock>
 8009d72:	f104 000b 	add.w	r0, r4, #11
 8009d76:	1d23      	adds	r3, r4, #4
 8009d78:	f020 0007 	bic.w	r0, r0, #7
 8009d7c:	1ac2      	subs	r2, r0, r3
 8009d7e:	bf1c      	itt	ne
 8009d80:	1a1b      	subne	r3, r3, r0
 8009d82:	50a3      	strne	r3, [r4, r2]
 8009d84:	e7af      	b.n	8009ce6 <_malloc_r+0x22>
 8009d86:	6862      	ldr	r2, [r4, #4]
 8009d88:	42a3      	cmp	r3, r4
 8009d8a:	bf0c      	ite	eq
 8009d8c:	f8c8 2000 	streq.w	r2, [r8]
 8009d90:	605a      	strne	r2, [r3, #4]
 8009d92:	e7eb      	b.n	8009d6c <_malloc_r+0xa8>
 8009d94:	4623      	mov	r3, r4
 8009d96:	6864      	ldr	r4, [r4, #4]
 8009d98:	e7ae      	b.n	8009cf8 <_malloc_r+0x34>
 8009d9a:	463c      	mov	r4, r7
 8009d9c:	687f      	ldr	r7, [r7, #4]
 8009d9e:	e7b6      	b.n	8009d0e <_malloc_r+0x4a>
 8009da0:	461a      	mov	r2, r3
 8009da2:	685b      	ldr	r3, [r3, #4]
 8009da4:	42a3      	cmp	r3, r4
 8009da6:	d1fb      	bne.n	8009da0 <_malloc_r+0xdc>
 8009da8:	2300      	movs	r3, #0
 8009daa:	6053      	str	r3, [r2, #4]
 8009dac:	e7de      	b.n	8009d6c <_malloc_r+0xa8>
 8009dae:	230c      	movs	r3, #12
 8009db0:	4630      	mov	r0, r6
 8009db2:	6033      	str	r3, [r6, #0]
 8009db4:	f000 f80c 	bl	8009dd0 <__malloc_unlock>
 8009db8:	e794      	b.n	8009ce4 <_malloc_r+0x20>
 8009dba:	6005      	str	r5, [r0, #0]
 8009dbc:	e7d6      	b.n	8009d6c <_malloc_r+0xa8>
 8009dbe:	bf00      	nop
 8009dc0:	20000588 	.word	0x20000588

08009dc4 <__malloc_lock>:
 8009dc4:	4801      	ldr	r0, [pc, #4]	@ (8009dcc <__malloc_lock+0x8>)
 8009dc6:	f7ff b89a 	b.w	8008efe <__retarget_lock_acquire_recursive>
 8009dca:	bf00      	nop
 8009dcc:	20000580 	.word	0x20000580

08009dd0 <__malloc_unlock>:
 8009dd0:	4801      	ldr	r0, [pc, #4]	@ (8009dd8 <__malloc_unlock+0x8>)
 8009dd2:	f7ff b895 	b.w	8008f00 <__retarget_lock_release_recursive>
 8009dd6:	bf00      	nop
 8009dd8:	20000580 	.word	0x20000580

08009ddc <_Balloc>:
 8009ddc:	b570      	push	{r4, r5, r6, lr}
 8009dde:	69c6      	ldr	r6, [r0, #28]
 8009de0:	4604      	mov	r4, r0
 8009de2:	460d      	mov	r5, r1
 8009de4:	b976      	cbnz	r6, 8009e04 <_Balloc+0x28>
 8009de6:	2010      	movs	r0, #16
 8009de8:	f7ff ff42 	bl	8009c70 <malloc>
 8009dec:	4602      	mov	r2, r0
 8009dee:	61e0      	str	r0, [r4, #28]
 8009df0:	b920      	cbnz	r0, 8009dfc <_Balloc+0x20>
 8009df2:	4b18      	ldr	r3, [pc, #96]	@ (8009e54 <_Balloc+0x78>)
 8009df4:	216b      	movs	r1, #107	@ 0x6b
 8009df6:	4818      	ldr	r0, [pc, #96]	@ (8009e58 <_Balloc+0x7c>)
 8009df8:	f000 fdae 	bl	800a958 <__assert_func>
 8009dfc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009e00:	6006      	str	r6, [r0, #0]
 8009e02:	60c6      	str	r6, [r0, #12]
 8009e04:	69e6      	ldr	r6, [r4, #28]
 8009e06:	68f3      	ldr	r3, [r6, #12]
 8009e08:	b183      	cbz	r3, 8009e2c <_Balloc+0x50>
 8009e0a:	69e3      	ldr	r3, [r4, #28]
 8009e0c:	68db      	ldr	r3, [r3, #12]
 8009e0e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009e12:	b9b8      	cbnz	r0, 8009e44 <_Balloc+0x68>
 8009e14:	2101      	movs	r1, #1
 8009e16:	4620      	mov	r0, r4
 8009e18:	fa01 f605 	lsl.w	r6, r1, r5
 8009e1c:	1d72      	adds	r2, r6, #5
 8009e1e:	0092      	lsls	r2, r2, #2
 8009e20:	f000 fdb8 	bl	800a994 <_calloc_r>
 8009e24:	b160      	cbz	r0, 8009e40 <_Balloc+0x64>
 8009e26:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009e2a:	e00e      	b.n	8009e4a <_Balloc+0x6e>
 8009e2c:	2221      	movs	r2, #33	@ 0x21
 8009e2e:	2104      	movs	r1, #4
 8009e30:	4620      	mov	r0, r4
 8009e32:	f000 fdaf 	bl	800a994 <_calloc_r>
 8009e36:	69e3      	ldr	r3, [r4, #28]
 8009e38:	60f0      	str	r0, [r6, #12]
 8009e3a:	68db      	ldr	r3, [r3, #12]
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d1e4      	bne.n	8009e0a <_Balloc+0x2e>
 8009e40:	2000      	movs	r0, #0
 8009e42:	bd70      	pop	{r4, r5, r6, pc}
 8009e44:	6802      	ldr	r2, [r0, #0]
 8009e46:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009e50:	e7f7      	b.n	8009e42 <_Balloc+0x66>
 8009e52:	bf00      	nop
 8009e54:	0800b3c9 	.word	0x0800b3c9
 8009e58:	0800b449 	.word	0x0800b449

08009e5c <_Bfree>:
 8009e5c:	b570      	push	{r4, r5, r6, lr}
 8009e5e:	69c6      	ldr	r6, [r0, #28]
 8009e60:	4605      	mov	r5, r0
 8009e62:	460c      	mov	r4, r1
 8009e64:	b976      	cbnz	r6, 8009e84 <_Bfree+0x28>
 8009e66:	2010      	movs	r0, #16
 8009e68:	f7ff ff02 	bl	8009c70 <malloc>
 8009e6c:	4602      	mov	r2, r0
 8009e6e:	61e8      	str	r0, [r5, #28]
 8009e70:	b920      	cbnz	r0, 8009e7c <_Bfree+0x20>
 8009e72:	4b09      	ldr	r3, [pc, #36]	@ (8009e98 <_Bfree+0x3c>)
 8009e74:	218f      	movs	r1, #143	@ 0x8f
 8009e76:	4809      	ldr	r0, [pc, #36]	@ (8009e9c <_Bfree+0x40>)
 8009e78:	f000 fd6e 	bl	800a958 <__assert_func>
 8009e7c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009e80:	6006      	str	r6, [r0, #0]
 8009e82:	60c6      	str	r6, [r0, #12]
 8009e84:	b13c      	cbz	r4, 8009e96 <_Bfree+0x3a>
 8009e86:	69eb      	ldr	r3, [r5, #28]
 8009e88:	6862      	ldr	r2, [r4, #4]
 8009e8a:	68db      	ldr	r3, [r3, #12]
 8009e8c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009e90:	6021      	str	r1, [r4, #0]
 8009e92:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009e96:	bd70      	pop	{r4, r5, r6, pc}
 8009e98:	0800b3c9 	.word	0x0800b3c9
 8009e9c:	0800b449 	.word	0x0800b449

08009ea0 <__multadd>:
 8009ea0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ea4:	f101 0c14 	add.w	ip, r1, #20
 8009ea8:	4607      	mov	r7, r0
 8009eaa:	460c      	mov	r4, r1
 8009eac:	461e      	mov	r6, r3
 8009eae:	690d      	ldr	r5, [r1, #16]
 8009eb0:	2000      	movs	r0, #0
 8009eb2:	f8dc 3000 	ldr.w	r3, [ip]
 8009eb6:	3001      	adds	r0, #1
 8009eb8:	b299      	uxth	r1, r3
 8009eba:	4285      	cmp	r5, r0
 8009ebc:	fb02 6101 	mla	r1, r2, r1, r6
 8009ec0:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009ec4:	ea4f 4311 	mov.w	r3, r1, lsr #16
 8009ec8:	b289      	uxth	r1, r1
 8009eca:	fb02 3306 	mla	r3, r2, r6, r3
 8009ece:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009ed2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009ed6:	f84c 1b04 	str.w	r1, [ip], #4
 8009eda:	dcea      	bgt.n	8009eb2 <__multadd+0x12>
 8009edc:	b30e      	cbz	r6, 8009f22 <__multadd+0x82>
 8009ede:	68a3      	ldr	r3, [r4, #8]
 8009ee0:	42ab      	cmp	r3, r5
 8009ee2:	dc19      	bgt.n	8009f18 <__multadd+0x78>
 8009ee4:	6861      	ldr	r1, [r4, #4]
 8009ee6:	4638      	mov	r0, r7
 8009ee8:	3101      	adds	r1, #1
 8009eea:	f7ff ff77 	bl	8009ddc <_Balloc>
 8009eee:	4680      	mov	r8, r0
 8009ef0:	b928      	cbnz	r0, 8009efe <__multadd+0x5e>
 8009ef2:	4602      	mov	r2, r0
 8009ef4:	4b0c      	ldr	r3, [pc, #48]	@ (8009f28 <__multadd+0x88>)
 8009ef6:	21ba      	movs	r1, #186	@ 0xba
 8009ef8:	480c      	ldr	r0, [pc, #48]	@ (8009f2c <__multadd+0x8c>)
 8009efa:	f000 fd2d 	bl	800a958 <__assert_func>
 8009efe:	6922      	ldr	r2, [r4, #16]
 8009f00:	f104 010c 	add.w	r1, r4, #12
 8009f04:	300c      	adds	r0, #12
 8009f06:	3202      	adds	r2, #2
 8009f08:	0092      	lsls	r2, r2, #2
 8009f0a:	f000 fd17 	bl	800a93c <memcpy>
 8009f0e:	4621      	mov	r1, r4
 8009f10:	4644      	mov	r4, r8
 8009f12:	4638      	mov	r0, r7
 8009f14:	f7ff ffa2 	bl	8009e5c <_Bfree>
 8009f18:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009f1c:	3501      	adds	r5, #1
 8009f1e:	615e      	str	r6, [r3, #20]
 8009f20:	6125      	str	r5, [r4, #16]
 8009f22:	4620      	mov	r0, r4
 8009f24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f28:	0800b438 	.word	0x0800b438
 8009f2c:	0800b449 	.word	0x0800b449

08009f30 <__hi0bits>:
 8009f30:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009f34:	4603      	mov	r3, r0
 8009f36:	bf36      	itet	cc
 8009f38:	0403      	lslcc	r3, r0, #16
 8009f3a:	2000      	movcs	r0, #0
 8009f3c:	2010      	movcc	r0, #16
 8009f3e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009f42:	bf3c      	itt	cc
 8009f44:	021b      	lslcc	r3, r3, #8
 8009f46:	3008      	addcc	r0, #8
 8009f48:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009f4c:	bf3c      	itt	cc
 8009f4e:	011b      	lslcc	r3, r3, #4
 8009f50:	3004      	addcc	r0, #4
 8009f52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009f56:	bf3c      	itt	cc
 8009f58:	009b      	lslcc	r3, r3, #2
 8009f5a:	3002      	addcc	r0, #2
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	db05      	blt.n	8009f6c <__hi0bits+0x3c>
 8009f60:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009f64:	f100 0001 	add.w	r0, r0, #1
 8009f68:	bf08      	it	eq
 8009f6a:	2020      	moveq	r0, #32
 8009f6c:	4770      	bx	lr

08009f6e <__lo0bits>:
 8009f6e:	6803      	ldr	r3, [r0, #0]
 8009f70:	4602      	mov	r2, r0
 8009f72:	f013 0007 	ands.w	r0, r3, #7
 8009f76:	d00b      	beq.n	8009f90 <__lo0bits+0x22>
 8009f78:	07d9      	lsls	r1, r3, #31
 8009f7a:	d421      	bmi.n	8009fc0 <__lo0bits+0x52>
 8009f7c:	0798      	lsls	r0, r3, #30
 8009f7e:	bf47      	ittee	mi
 8009f80:	085b      	lsrmi	r3, r3, #1
 8009f82:	2001      	movmi	r0, #1
 8009f84:	089b      	lsrpl	r3, r3, #2
 8009f86:	2002      	movpl	r0, #2
 8009f88:	bf4c      	ite	mi
 8009f8a:	6013      	strmi	r3, [r2, #0]
 8009f8c:	6013      	strpl	r3, [r2, #0]
 8009f8e:	4770      	bx	lr
 8009f90:	b299      	uxth	r1, r3
 8009f92:	b909      	cbnz	r1, 8009f98 <__lo0bits+0x2a>
 8009f94:	0c1b      	lsrs	r3, r3, #16
 8009f96:	2010      	movs	r0, #16
 8009f98:	b2d9      	uxtb	r1, r3
 8009f9a:	b909      	cbnz	r1, 8009fa0 <__lo0bits+0x32>
 8009f9c:	3008      	adds	r0, #8
 8009f9e:	0a1b      	lsrs	r3, r3, #8
 8009fa0:	0719      	lsls	r1, r3, #28
 8009fa2:	bf04      	itt	eq
 8009fa4:	091b      	lsreq	r3, r3, #4
 8009fa6:	3004      	addeq	r0, #4
 8009fa8:	0799      	lsls	r1, r3, #30
 8009faa:	bf04      	itt	eq
 8009fac:	089b      	lsreq	r3, r3, #2
 8009fae:	3002      	addeq	r0, #2
 8009fb0:	07d9      	lsls	r1, r3, #31
 8009fb2:	d403      	bmi.n	8009fbc <__lo0bits+0x4e>
 8009fb4:	085b      	lsrs	r3, r3, #1
 8009fb6:	f100 0001 	add.w	r0, r0, #1
 8009fba:	d003      	beq.n	8009fc4 <__lo0bits+0x56>
 8009fbc:	6013      	str	r3, [r2, #0]
 8009fbe:	4770      	bx	lr
 8009fc0:	2000      	movs	r0, #0
 8009fc2:	4770      	bx	lr
 8009fc4:	2020      	movs	r0, #32
 8009fc6:	4770      	bx	lr

08009fc8 <__i2b>:
 8009fc8:	b510      	push	{r4, lr}
 8009fca:	460c      	mov	r4, r1
 8009fcc:	2101      	movs	r1, #1
 8009fce:	f7ff ff05 	bl	8009ddc <_Balloc>
 8009fd2:	4602      	mov	r2, r0
 8009fd4:	b928      	cbnz	r0, 8009fe2 <__i2b+0x1a>
 8009fd6:	4b05      	ldr	r3, [pc, #20]	@ (8009fec <__i2b+0x24>)
 8009fd8:	f240 1145 	movw	r1, #325	@ 0x145
 8009fdc:	4804      	ldr	r0, [pc, #16]	@ (8009ff0 <__i2b+0x28>)
 8009fde:	f000 fcbb 	bl	800a958 <__assert_func>
 8009fe2:	2301      	movs	r3, #1
 8009fe4:	6144      	str	r4, [r0, #20]
 8009fe6:	6103      	str	r3, [r0, #16]
 8009fe8:	bd10      	pop	{r4, pc}
 8009fea:	bf00      	nop
 8009fec:	0800b438 	.word	0x0800b438
 8009ff0:	0800b449 	.word	0x0800b449

08009ff4 <__multiply>:
 8009ff4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ff8:	4617      	mov	r7, r2
 8009ffa:	690a      	ldr	r2, [r1, #16]
 8009ffc:	4689      	mov	r9, r1
 8009ffe:	b085      	sub	sp, #20
 800a000:	693b      	ldr	r3, [r7, #16]
 800a002:	429a      	cmp	r2, r3
 800a004:	bfa2      	ittt	ge
 800a006:	463b      	movge	r3, r7
 800a008:	460f      	movge	r7, r1
 800a00a:	4699      	movge	r9, r3
 800a00c:	693d      	ldr	r5, [r7, #16]
 800a00e:	68bb      	ldr	r3, [r7, #8]
 800a010:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a014:	6879      	ldr	r1, [r7, #4]
 800a016:	eb05 060a 	add.w	r6, r5, sl
 800a01a:	42b3      	cmp	r3, r6
 800a01c:	bfb8      	it	lt
 800a01e:	3101      	addlt	r1, #1
 800a020:	f7ff fedc 	bl	8009ddc <_Balloc>
 800a024:	b930      	cbnz	r0, 800a034 <__multiply+0x40>
 800a026:	4602      	mov	r2, r0
 800a028:	4b42      	ldr	r3, [pc, #264]	@ (800a134 <__multiply+0x140>)
 800a02a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a02e:	4842      	ldr	r0, [pc, #264]	@ (800a138 <__multiply+0x144>)
 800a030:	f000 fc92 	bl	800a958 <__assert_func>
 800a034:	f100 0414 	add.w	r4, r0, #20
 800a038:	2200      	movs	r2, #0
 800a03a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a03e:	4623      	mov	r3, r4
 800a040:	4573      	cmp	r3, lr
 800a042:	d320      	bcc.n	800a086 <__multiply+0x92>
 800a044:	f107 0814 	add.w	r8, r7, #20
 800a048:	f109 0114 	add.w	r1, r9, #20
 800a04c:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a050:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a054:	9302      	str	r3, [sp, #8]
 800a056:	1beb      	subs	r3, r5, r7
 800a058:	3715      	adds	r7, #21
 800a05a:	3b15      	subs	r3, #21
 800a05c:	f023 0303 	bic.w	r3, r3, #3
 800a060:	3304      	adds	r3, #4
 800a062:	42bd      	cmp	r5, r7
 800a064:	bf38      	it	cc
 800a066:	2304      	movcc	r3, #4
 800a068:	9301      	str	r3, [sp, #4]
 800a06a:	9b02      	ldr	r3, [sp, #8]
 800a06c:	9103      	str	r1, [sp, #12]
 800a06e:	428b      	cmp	r3, r1
 800a070:	d80c      	bhi.n	800a08c <__multiply+0x98>
 800a072:	2e00      	cmp	r6, #0
 800a074:	dd03      	ble.n	800a07e <__multiply+0x8a>
 800a076:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d057      	beq.n	800a12e <__multiply+0x13a>
 800a07e:	6106      	str	r6, [r0, #16]
 800a080:	b005      	add	sp, #20
 800a082:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a086:	f843 2b04 	str.w	r2, [r3], #4
 800a08a:	e7d9      	b.n	800a040 <__multiply+0x4c>
 800a08c:	f8b1 a000 	ldrh.w	sl, [r1]
 800a090:	f1ba 0f00 	cmp.w	sl, #0
 800a094:	d021      	beq.n	800a0da <__multiply+0xe6>
 800a096:	46c4      	mov	ip, r8
 800a098:	46a1      	mov	r9, r4
 800a09a:	2700      	movs	r7, #0
 800a09c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a0a0:	f8d9 3000 	ldr.w	r3, [r9]
 800a0a4:	fa1f fb82 	uxth.w	fp, r2
 800a0a8:	4565      	cmp	r5, ip
 800a0aa:	b29b      	uxth	r3, r3
 800a0ac:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800a0b0:	fb0a 330b 	mla	r3, sl, fp, r3
 800a0b4:	443b      	add	r3, r7
 800a0b6:	f8d9 7000 	ldr.w	r7, [r9]
 800a0ba:	ea4f 4717 	mov.w	r7, r7, lsr #16
 800a0be:	fb0a 7202 	mla	r2, sl, r2, r7
 800a0c2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a0c6:	b29b      	uxth	r3, r3
 800a0c8:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a0cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a0d0:	f849 3b04 	str.w	r3, [r9], #4
 800a0d4:	d8e2      	bhi.n	800a09c <__multiply+0xa8>
 800a0d6:	9b01      	ldr	r3, [sp, #4]
 800a0d8:	50e7      	str	r7, [r4, r3]
 800a0da:	9b03      	ldr	r3, [sp, #12]
 800a0dc:	3104      	adds	r1, #4
 800a0de:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a0e2:	f1b9 0f00 	cmp.w	r9, #0
 800a0e6:	d020      	beq.n	800a12a <__multiply+0x136>
 800a0e8:	6823      	ldr	r3, [r4, #0]
 800a0ea:	4647      	mov	r7, r8
 800a0ec:	46a4      	mov	ip, r4
 800a0ee:	f04f 0a00 	mov.w	sl, #0
 800a0f2:	f8b7 b000 	ldrh.w	fp, [r7]
 800a0f6:	b29b      	uxth	r3, r3
 800a0f8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a0fc:	fb09 220b 	mla	r2, r9, fp, r2
 800a100:	4452      	add	r2, sl
 800a102:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a106:	f84c 3b04 	str.w	r3, [ip], #4
 800a10a:	f857 3b04 	ldr.w	r3, [r7], #4
 800a10e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a112:	f8bc 3000 	ldrh.w	r3, [ip]
 800a116:	42bd      	cmp	r5, r7
 800a118:	fb09 330a 	mla	r3, r9, sl, r3
 800a11c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a120:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a124:	d8e5      	bhi.n	800a0f2 <__multiply+0xfe>
 800a126:	9a01      	ldr	r2, [sp, #4]
 800a128:	50a3      	str	r3, [r4, r2]
 800a12a:	3404      	adds	r4, #4
 800a12c:	e79d      	b.n	800a06a <__multiply+0x76>
 800a12e:	3e01      	subs	r6, #1
 800a130:	e79f      	b.n	800a072 <__multiply+0x7e>
 800a132:	bf00      	nop
 800a134:	0800b438 	.word	0x0800b438
 800a138:	0800b449 	.word	0x0800b449

0800a13c <__pow5mult>:
 800a13c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a140:	4615      	mov	r5, r2
 800a142:	f012 0203 	ands.w	r2, r2, #3
 800a146:	4607      	mov	r7, r0
 800a148:	460e      	mov	r6, r1
 800a14a:	d007      	beq.n	800a15c <__pow5mult+0x20>
 800a14c:	3a01      	subs	r2, #1
 800a14e:	4c25      	ldr	r4, [pc, #148]	@ (800a1e4 <__pow5mult+0xa8>)
 800a150:	2300      	movs	r3, #0
 800a152:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a156:	f7ff fea3 	bl	8009ea0 <__multadd>
 800a15a:	4606      	mov	r6, r0
 800a15c:	10ad      	asrs	r5, r5, #2
 800a15e:	d03d      	beq.n	800a1dc <__pow5mult+0xa0>
 800a160:	69fc      	ldr	r4, [r7, #28]
 800a162:	b97c      	cbnz	r4, 800a184 <__pow5mult+0x48>
 800a164:	2010      	movs	r0, #16
 800a166:	f7ff fd83 	bl	8009c70 <malloc>
 800a16a:	4602      	mov	r2, r0
 800a16c:	61f8      	str	r0, [r7, #28]
 800a16e:	b928      	cbnz	r0, 800a17c <__pow5mult+0x40>
 800a170:	4b1d      	ldr	r3, [pc, #116]	@ (800a1e8 <__pow5mult+0xac>)
 800a172:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a176:	481d      	ldr	r0, [pc, #116]	@ (800a1ec <__pow5mult+0xb0>)
 800a178:	f000 fbee 	bl	800a958 <__assert_func>
 800a17c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a180:	6004      	str	r4, [r0, #0]
 800a182:	60c4      	str	r4, [r0, #12]
 800a184:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a188:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a18c:	b94c      	cbnz	r4, 800a1a2 <__pow5mult+0x66>
 800a18e:	f240 2171 	movw	r1, #625	@ 0x271
 800a192:	4638      	mov	r0, r7
 800a194:	f7ff ff18 	bl	8009fc8 <__i2b>
 800a198:	2300      	movs	r3, #0
 800a19a:	4604      	mov	r4, r0
 800a19c:	f8c8 0008 	str.w	r0, [r8, #8]
 800a1a0:	6003      	str	r3, [r0, #0]
 800a1a2:	f04f 0900 	mov.w	r9, #0
 800a1a6:	07eb      	lsls	r3, r5, #31
 800a1a8:	d50a      	bpl.n	800a1c0 <__pow5mult+0x84>
 800a1aa:	4631      	mov	r1, r6
 800a1ac:	4622      	mov	r2, r4
 800a1ae:	4638      	mov	r0, r7
 800a1b0:	f7ff ff20 	bl	8009ff4 <__multiply>
 800a1b4:	4680      	mov	r8, r0
 800a1b6:	4631      	mov	r1, r6
 800a1b8:	4638      	mov	r0, r7
 800a1ba:	4646      	mov	r6, r8
 800a1bc:	f7ff fe4e 	bl	8009e5c <_Bfree>
 800a1c0:	106d      	asrs	r5, r5, #1
 800a1c2:	d00b      	beq.n	800a1dc <__pow5mult+0xa0>
 800a1c4:	6820      	ldr	r0, [r4, #0]
 800a1c6:	b938      	cbnz	r0, 800a1d8 <__pow5mult+0x9c>
 800a1c8:	4622      	mov	r2, r4
 800a1ca:	4621      	mov	r1, r4
 800a1cc:	4638      	mov	r0, r7
 800a1ce:	f7ff ff11 	bl	8009ff4 <__multiply>
 800a1d2:	6020      	str	r0, [r4, #0]
 800a1d4:	f8c0 9000 	str.w	r9, [r0]
 800a1d8:	4604      	mov	r4, r0
 800a1da:	e7e4      	b.n	800a1a6 <__pow5mult+0x6a>
 800a1dc:	4630      	mov	r0, r6
 800a1de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a1e2:	bf00      	nop
 800a1e4:	0800b4fc 	.word	0x0800b4fc
 800a1e8:	0800b3c9 	.word	0x0800b3c9
 800a1ec:	0800b449 	.word	0x0800b449

0800a1f0 <__lshift>:
 800a1f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a1f4:	460c      	mov	r4, r1
 800a1f6:	4607      	mov	r7, r0
 800a1f8:	4691      	mov	r9, r2
 800a1fa:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a1fe:	6923      	ldr	r3, [r4, #16]
 800a200:	6849      	ldr	r1, [r1, #4]
 800a202:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a206:	68a3      	ldr	r3, [r4, #8]
 800a208:	f108 0601 	add.w	r6, r8, #1
 800a20c:	42b3      	cmp	r3, r6
 800a20e:	db0b      	blt.n	800a228 <__lshift+0x38>
 800a210:	4638      	mov	r0, r7
 800a212:	f7ff fde3 	bl	8009ddc <_Balloc>
 800a216:	4605      	mov	r5, r0
 800a218:	b948      	cbnz	r0, 800a22e <__lshift+0x3e>
 800a21a:	4602      	mov	r2, r0
 800a21c:	4b28      	ldr	r3, [pc, #160]	@ (800a2c0 <__lshift+0xd0>)
 800a21e:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a222:	4828      	ldr	r0, [pc, #160]	@ (800a2c4 <__lshift+0xd4>)
 800a224:	f000 fb98 	bl	800a958 <__assert_func>
 800a228:	3101      	adds	r1, #1
 800a22a:	005b      	lsls	r3, r3, #1
 800a22c:	e7ee      	b.n	800a20c <__lshift+0x1c>
 800a22e:	2300      	movs	r3, #0
 800a230:	f100 0114 	add.w	r1, r0, #20
 800a234:	f100 0210 	add.w	r2, r0, #16
 800a238:	4618      	mov	r0, r3
 800a23a:	4553      	cmp	r3, sl
 800a23c:	db33      	blt.n	800a2a6 <__lshift+0xb6>
 800a23e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a242:	f104 0314 	add.w	r3, r4, #20
 800a246:	6920      	ldr	r0, [r4, #16]
 800a248:	f019 091f 	ands.w	r9, r9, #31
 800a24c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a250:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a254:	d02b      	beq.n	800a2ae <__lshift+0xbe>
 800a256:	f1c9 0e20 	rsb	lr, r9, #32
 800a25a:	468a      	mov	sl, r1
 800a25c:	2200      	movs	r2, #0
 800a25e:	6818      	ldr	r0, [r3, #0]
 800a260:	fa00 f009 	lsl.w	r0, r0, r9
 800a264:	4310      	orrs	r0, r2
 800a266:	f84a 0b04 	str.w	r0, [sl], #4
 800a26a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a26e:	459c      	cmp	ip, r3
 800a270:	fa22 f20e 	lsr.w	r2, r2, lr
 800a274:	d8f3      	bhi.n	800a25e <__lshift+0x6e>
 800a276:	ebac 0304 	sub.w	r3, ip, r4
 800a27a:	f104 0015 	add.w	r0, r4, #21
 800a27e:	3b15      	subs	r3, #21
 800a280:	f023 0303 	bic.w	r3, r3, #3
 800a284:	3304      	adds	r3, #4
 800a286:	4560      	cmp	r0, ip
 800a288:	bf88      	it	hi
 800a28a:	2304      	movhi	r3, #4
 800a28c:	50ca      	str	r2, [r1, r3]
 800a28e:	b10a      	cbz	r2, 800a294 <__lshift+0xa4>
 800a290:	f108 0602 	add.w	r6, r8, #2
 800a294:	3e01      	subs	r6, #1
 800a296:	4638      	mov	r0, r7
 800a298:	4621      	mov	r1, r4
 800a29a:	612e      	str	r6, [r5, #16]
 800a29c:	f7ff fdde 	bl	8009e5c <_Bfree>
 800a2a0:	4628      	mov	r0, r5
 800a2a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a2a6:	3301      	adds	r3, #1
 800a2a8:	f842 0f04 	str.w	r0, [r2, #4]!
 800a2ac:	e7c5      	b.n	800a23a <__lshift+0x4a>
 800a2ae:	3904      	subs	r1, #4
 800a2b0:	f853 2b04 	ldr.w	r2, [r3], #4
 800a2b4:	459c      	cmp	ip, r3
 800a2b6:	f841 2f04 	str.w	r2, [r1, #4]!
 800a2ba:	d8f9      	bhi.n	800a2b0 <__lshift+0xc0>
 800a2bc:	e7ea      	b.n	800a294 <__lshift+0xa4>
 800a2be:	bf00      	nop
 800a2c0:	0800b438 	.word	0x0800b438
 800a2c4:	0800b449 	.word	0x0800b449

0800a2c8 <__mcmp>:
 800a2c8:	4603      	mov	r3, r0
 800a2ca:	690a      	ldr	r2, [r1, #16]
 800a2cc:	6900      	ldr	r0, [r0, #16]
 800a2ce:	1a80      	subs	r0, r0, r2
 800a2d0:	b530      	push	{r4, r5, lr}
 800a2d2:	d10e      	bne.n	800a2f2 <__mcmp+0x2a>
 800a2d4:	3314      	adds	r3, #20
 800a2d6:	3114      	adds	r1, #20
 800a2d8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a2dc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a2e0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a2e4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a2e8:	4295      	cmp	r5, r2
 800a2ea:	d003      	beq.n	800a2f4 <__mcmp+0x2c>
 800a2ec:	d205      	bcs.n	800a2fa <__mcmp+0x32>
 800a2ee:	f04f 30ff 	mov.w	r0, #4294967295
 800a2f2:	bd30      	pop	{r4, r5, pc}
 800a2f4:	42a3      	cmp	r3, r4
 800a2f6:	d3f3      	bcc.n	800a2e0 <__mcmp+0x18>
 800a2f8:	e7fb      	b.n	800a2f2 <__mcmp+0x2a>
 800a2fa:	2001      	movs	r0, #1
 800a2fc:	e7f9      	b.n	800a2f2 <__mcmp+0x2a>
	...

0800a300 <__mdiff>:
 800a300:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a304:	4689      	mov	r9, r1
 800a306:	4606      	mov	r6, r0
 800a308:	4611      	mov	r1, r2
 800a30a:	4614      	mov	r4, r2
 800a30c:	4648      	mov	r0, r9
 800a30e:	f7ff ffdb 	bl	800a2c8 <__mcmp>
 800a312:	1e05      	subs	r5, r0, #0
 800a314:	d112      	bne.n	800a33c <__mdiff+0x3c>
 800a316:	4629      	mov	r1, r5
 800a318:	4630      	mov	r0, r6
 800a31a:	f7ff fd5f 	bl	8009ddc <_Balloc>
 800a31e:	4602      	mov	r2, r0
 800a320:	b928      	cbnz	r0, 800a32e <__mdiff+0x2e>
 800a322:	4b41      	ldr	r3, [pc, #260]	@ (800a428 <__mdiff+0x128>)
 800a324:	f240 2137 	movw	r1, #567	@ 0x237
 800a328:	4840      	ldr	r0, [pc, #256]	@ (800a42c <__mdiff+0x12c>)
 800a32a:	f000 fb15 	bl	800a958 <__assert_func>
 800a32e:	2301      	movs	r3, #1
 800a330:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a334:	4610      	mov	r0, r2
 800a336:	b003      	add	sp, #12
 800a338:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a33c:	bfbc      	itt	lt
 800a33e:	464b      	movlt	r3, r9
 800a340:	46a1      	movlt	r9, r4
 800a342:	4630      	mov	r0, r6
 800a344:	bfb8      	it	lt
 800a346:	2501      	movlt	r5, #1
 800a348:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a34c:	bfb4      	ite	lt
 800a34e:	461c      	movlt	r4, r3
 800a350:	2500      	movge	r5, #0
 800a352:	f7ff fd43 	bl	8009ddc <_Balloc>
 800a356:	4602      	mov	r2, r0
 800a358:	b918      	cbnz	r0, 800a362 <__mdiff+0x62>
 800a35a:	4b33      	ldr	r3, [pc, #204]	@ (800a428 <__mdiff+0x128>)
 800a35c:	f240 2145 	movw	r1, #581	@ 0x245
 800a360:	e7e2      	b.n	800a328 <__mdiff+0x28>
 800a362:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a366:	f104 0e14 	add.w	lr, r4, #20
 800a36a:	6926      	ldr	r6, [r4, #16]
 800a36c:	f100 0b14 	add.w	fp, r0, #20
 800a370:	60c5      	str	r5, [r0, #12]
 800a372:	f109 0514 	add.w	r5, r9, #20
 800a376:	f109 0310 	add.w	r3, r9, #16
 800a37a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a37e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a382:	46d9      	mov	r9, fp
 800a384:	f04f 0c00 	mov.w	ip, #0
 800a388:	9301      	str	r3, [sp, #4]
 800a38a:	9b01      	ldr	r3, [sp, #4]
 800a38c:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a390:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a394:	4576      	cmp	r6, lr
 800a396:	9301      	str	r3, [sp, #4]
 800a398:	fa1f f38a 	uxth.w	r3, sl
 800a39c:	4619      	mov	r1, r3
 800a39e:	b283      	uxth	r3, r0
 800a3a0:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800a3a4:	eba1 0303 	sub.w	r3, r1, r3
 800a3a8:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a3ac:	4463      	add	r3, ip
 800a3ae:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a3b2:	b29b      	uxth	r3, r3
 800a3b4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a3b8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a3bc:	f849 3b04 	str.w	r3, [r9], #4
 800a3c0:	d8e3      	bhi.n	800a38a <__mdiff+0x8a>
 800a3c2:	1b33      	subs	r3, r6, r4
 800a3c4:	3415      	adds	r4, #21
 800a3c6:	3b15      	subs	r3, #21
 800a3c8:	f023 0303 	bic.w	r3, r3, #3
 800a3cc:	3304      	adds	r3, #4
 800a3ce:	42a6      	cmp	r6, r4
 800a3d0:	bf38      	it	cc
 800a3d2:	2304      	movcc	r3, #4
 800a3d4:	441d      	add	r5, r3
 800a3d6:	445b      	add	r3, fp
 800a3d8:	462c      	mov	r4, r5
 800a3da:	461e      	mov	r6, r3
 800a3dc:	4544      	cmp	r4, r8
 800a3de:	d30e      	bcc.n	800a3fe <__mdiff+0xfe>
 800a3e0:	f108 0103 	add.w	r1, r8, #3
 800a3e4:	1b49      	subs	r1, r1, r5
 800a3e6:	3d03      	subs	r5, #3
 800a3e8:	f021 0103 	bic.w	r1, r1, #3
 800a3ec:	45a8      	cmp	r8, r5
 800a3ee:	bf38      	it	cc
 800a3f0:	2100      	movcc	r1, #0
 800a3f2:	440b      	add	r3, r1
 800a3f4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a3f8:	b199      	cbz	r1, 800a422 <__mdiff+0x122>
 800a3fa:	6117      	str	r7, [r2, #16]
 800a3fc:	e79a      	b.n	800a334 <__mdiff+0x34>
 800a3fe:	f854 1b04 	ldr.w	r1, [r4], #4
 800a402:	46e6      	mov	lr, ip
 800a404:	fa1f fc81 	uxth.w	ip, r1
 800a408:	0c08      	lsrs	r0, r1, #16
 800a40a:	4471      	add	r1, lr
 800a40c:	44f4      	add	ip, lr
 800a40e:	b289      	uxth	r1, r1
 800a410:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a414:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a418:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a41c:	f846 1b04 	str.w	r1, [r6], #4
 800a420:	e7dc      	b.n	800a3dc <__mdiff+0xdc>
 800a422:	3f01      	subs	r7, #1
 800a424:	e7e6      	b.n	800a3f4 <__mdiff+0xf4>
 800a426:	bf00      	nop
 800a428:	0800b438 	.word	0x0800b438
 800a42c:	0800b449 	.word	0x0800b449

0800a430 <__d2b>:
 800a430:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a434:	460f      	mov	r7, r1
 800a436:	2101      	movs	r1, #1
 800a438:	4616      	mov	r6, r2
 800a43a:	ec59 8b10 	vmov	r8, r9, d0
 800a43e:	f7ff fccd 	bl	8009ddc <_Balloc>
 800a442:	4604      	mov	r4, r0
 800a444:	b930      	cbnz	r0, 800a454 <__d2b+0x24>
 800a446:	4602      	mov	r2, r0
 800a448:	4b23      	ldr	r3, [pc, #140]	@ (800a4d8 <__d2b+0xa8>)
 800a44a:	f240 310f 	movw	r1, #783	@ 0x30f
 800a44e:	4823      	ldr	r0, [pc, #140]	@ (800a4dc <__d2b+0xac>)
 800a450:	f000 fa82 	bl	800a958 <__assert_func>
 800a454:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a458:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a45c:	b10d      	cbz	r5, 800a462 <__d2b+0x32>
 800a45e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a462:	9301      	str	r3, [sp, #4]
 800a464:	f1b8 0300 	subs.w	r3, r8, #0
 800a468:	d023      	beq.n	800a4b2 <__d2b+0x82>
 800a46a:	4668      	mov	r0, sp
 800a46c:	9300      	str	r3, [sp, #0]
 800a46e:	f7ff fd7e 	bl	8009f6e <__lo0bits>
 800a472:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a476:	b1d0      	cbz	r0, 800a4ae <__d2b+0x7e>
 800a478:	f1c0 0320 	rsb	r3, r0, #32
 800a47c:	fa02 f303 	lsl.w	r3, r2, r3
 800a480:	40c2      	lsrs	r2, r0
 800a482:	430b      	orrs	r3, r1
 800a484:	9201      	str	r2, [sp, #4]
 800a486:	6163      	str	r3, [r4, #20]
 800a488:	9b01      	ldr	r3, [sp, #4]
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	61a3      	str	r3, [r4, #24]
 800a48e:	bf0c      	ite	eq
 800a490:	2201      	moveq	r2, #1
 800a492:	2202      	movne	r2, #2
 800a494:	6122      	str	r2, [r4, #16]
 800a496:	b1a5      	cbz	r5, 800a4c2 <__d2b+0x92>
 800a498:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a49c:	4405      	add	r5, r0
 800a49e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a4a2:	603d      	str	r5, [r7, #0]
 800a4a4:	6030      	str	r0, [r6, #0]
 800a4a6:	4620      	mov	r0, r4
 800a4a8:	b003      	add	sp, #12
 800a4aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a4ae:	6161      	str	r1, [r4, #20]
 800a4b0:	e7ea      	b.n	800a488 <__d2b+0x58>
 800a4b2:	a801      	add	r0, sp, #4
 800a4b4:	f7ff fd5b 	bl	8009f6e <__lo0bits>
 800a4b8:	9b01      	ldr	r3, [sp, #4]
 800a4ba:	3020      	adds	r0, #32
 800a4bc:	2201      	movs	r2, #1
 800a4be:	6163      	str	r3, [r4, #20]
 800a4c0:	e7e8      	b.n	800a494 <__d2b+0x64>
 800a4c2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a4c6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a4ca:	6038      	str	r0, [r7, #0]
 800a4cc:	6918      	ldr	r0, [r3, #16]
 800a4ce:	f7ff fd2f 	bl	8009f30 <__hi0bits>
 800a4d2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a4d6:	e7e5      	b.n	800a4a4 <__d2b+0x74>
 800a4d8:	0800b438 	.word	0x0800b438
 800a4dc:	0800b449 	.word	0x0800b449

0800a4e0 <__ssputs_r>:
 800a4e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a4e4:	461f      	mov	r7, r3
 800a4e6:	688e      	ldr	r6, [r1, #8]
 800a4e8:	4682      	mov	sl, r0
 800a4ea:	460c      	mov	r4, r1
 800a4ec:	42be      	cmp	r6, r7
 800a4ee:	4690      	mov	r8, r2
 800a4f0:	680b      	ldr	r3, [r1, #0]
 800a4f2:	d82d      	bhi.n	800a550 <__ssputs_r+0x70>
 800a4f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a4f8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a4fc:	d026      	beq.n	800a54c <__ssputs_r+0x6c>
 800a4fe:	6965      	ldr	r5, [r4, #20]
 800a500:	6909      	ldr	r1, [r1, #16]
 800a502:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a506:	eba3 0901 	sub.w	r9, r3, r1
 800a50a:	1c7b      	adds	r3, r7, #1
 800a50c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a510:	444b      	add	r3, r9
 800a512:	106d      	asrs	r5, r5, #1
 800a514:	429d      	cmp	r5, r3
 800a516:	bf38      	it	cc
 800a518:	461d      	movcc	r5, r3
 800a51a:	0553      	lsls	r3, r2, #21
 800a51c:	d527      	bpl.n	800a56e <__ssputs_r+0x8e>
 800a51e:	4629      	mov	r1, r5
 800a520:	f7ff fbd0 	bl	8009cc4 <_malloc_r>
 800a524:	4606      	mov	r6, r0
 800a526:	b360      	cbz	r0, 800a582 <__ssputs_r+0xa2>
 800a528:	464a      	mov	r2, r9
 800a52a:	6921      	ldr	r1, [r4, #16]
 800a52c:	f000 fa06 	bl	800a93c <memcpy>
 800a530:	89a3      	ldrh	r3, [r4, #12]
 800a532:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a536:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a53a:	81a3      	strh	r3, [r4, #12]
 800a53c:	6126      	str	r6, [r4, #16]
 800a53e:	444e      	add	r6, r9
 800a540:	6165      	str	r5, [r4, #20]
 800a542:	eba5 0509 	sub.w	r5, r5, r9
 800a546:	6026      	str	r6, [r4, #0]
 800a548:	463e      	mov	r6, r7
 800a54a:	60a5      	str	r5, [r4, #8]
 800a54c:	42be      	cmp	r6, r7
 800a54e:	d900      	bls.n	800a552 <__ssputs_r+0x72>
 800a550:	463e      	mov	r6, r7
 800a552:	4632      	mov	r2, r6
 800a554:	4641      	mov	r1, r8
 800a556:	6820      	ldr	r0, [r4, #0]
 800a558:	f000 f9c6 	bl	800a8e8 <memmove>
 800a55c:	68a3      	ldr	r3, [r4, #8]
 800a55e:	2000      	movs	r0, #0
 800a560:	1b9b      	subs	r3, r3, r6
 800a562:	60a3      	str	r3, [r4, #8]
 800a564:	6823      	ldr	r3, [r4, #0]
 800a566:	4433      	add	r3, r6
 800a568:	6023      	str	r3, [r4, #0]
 800a56a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a56e:	462a      	mov	r2, r5
 800a570:	f000 fa36 	bl	800a9e0 <_realloc_r>
 800a574:	4606      	mov	r6, r0
 800a576:	2800      	cmp	r0, #0
 800a578:	d1e0      	bne.n	800a53c <__ssputs_r+0x5c>
 800a57a:	6921      	ldr	r1, [r4, #16]
 800a57c:	4650      	mov	r0, sl
 800a57e:	f7ff fb2d 	bl	8009bdc <_free_r>
 800a582:	230c      	movs	r3, #12
 800a584:	f04f 30ff 	mov.w	r0, #4294967295
 800a588:	f8ca 3000 	str.w	r3, [sl]
 800a58c:	89a3      	ldrh	r3, [r4, #12]
 800a58e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a592:	81a3      	strh	r3, [r4, #12]
 800a594:	e7e9      	b.n	800a56a <__ssputs_r+0x8a>
	...

0800a598 <_svfiprintf_r>:
 800a598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a59c:	4698      	mov	r8, r3
 800a59e:	898b      	ldrh	r3, [r1, #12]
 800a5a0:	b09d      	sub	sp, #116	@ 0x74
 800a5a2:	4607      	mov	r7, r0
 800a5a4:	061b      	lsls	r3, r3, #24
 800a5a6:	460d      	mov	r5, r1
 800a5a8:	4614      	mov	r4, r2
 800a5aa:	d510      	bpl.n	800a5ce <_svfiprintf_r+0x36>
 800a5ac:	690b      	ldr	r3, [r1, #16]
 800a5ae:	b973      	cbnz	r3, 800a5ce <_svfiprintf_r+0x36>
 800a5b0:	2140      	movs	r1, #64	@ 0x40
 800a5b2:	f7ff fb87 	bl	8009cc4 <_malloc_r>
 800a5b6:	6028      	str	r0, [r5, #0]
 800a5b8:	6128      	str	r0, [r5, #16]
 800a5ba:	b930      	cbnz	r0, 800a5ca <_svfiprintf_r+0x32>
 800a5bc:	230c      	movs	r3, #12
 800a5be:	603b      	str	r3, [r7, #0]
 800a5c0:	f04f 30ff 	mov.w	r0, #4294967295
 800a5c4:	b01d      	add	sp, #116	@ 0x74
 800a5c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5ca:	2340      	movs	r3, #64	@ 0x40
 800a5cc:	616b      	str	r3, [r5, #20]
 800a5ce:	2300      	movs	r3, #0
 800a5d0:	f8cd 800c 	str.w	r8, [sp, #12]
 800a5d4:	f04f 0901 	mov.w	r9, #1
 800a5d8:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 800a77c <_svfiprintf_r+0x1e4>
 800a5dc:	9309      	str	r3, [sp, #36]	@ 0x24
 800a5de:	2320      	movs	r3, #32
 800a5e0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a5e4:	2330      	movs	r3, #48	@ 0x30
 800a5e6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a5ea:	4623      	mov	r3, r4
 800a5ec:	469a      	mov	sl, r3
 800a5ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a5f2:	b10a      	cbz	r2, 800a5f8 <_svfiprintf_r+0x60>
 800a5f4:	2a25      	cmp	r2, #37	@ 0x25
 800a5f6:	d1f9      	bne.n	800a5ec <_svfiprintf_r+0x54>
 800a5f8:	ebba 0b04 	subs.w	fp, sl, r4
 800a5fc:	d00b      	beq.n	800a616 <_svfiprintf_r+0x7e>
 800a5fe:	465b      	mov	r3, fp
 800a600:	4622      	mov	r2, r4
 800a602:	4629      	mov	r1, r5
 800a604:	4638      	mov	r0, r7
 800a606:	f7ff ff6b 	bl	800a4e0 <__ssputs_r>
 800a60a:	3001      	adds	r0, #1
 800a60c:	f000 80a7 	beq.w	800a75e <_svfiprintf_r+0x1c6>
 800a610:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a612:	445a      	add	r2, fp
 800a614:	9209      	str	r2, [sp, #36]	@ 0x24
 800a616:	f89a 3000 	ldrb.w	r3, [sl]
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	f000 809f 	beq.w	800a75e <_svfiprintf_r+0x1c6>
 800a620:	2300      	movs	r3, #0
 800a622:	f04f 32ff 	mov.w	r2, #4294967295
 800a626:	f10a 0a01 	add.w	sl, sl, #1
 800a62a:	9304      	str	r3, [sp, #16]
 800a62c:	9307      	str	r3, [sp, #28]
 800a62e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a632:	931a      	str	r3, [sp, #104]	@ 0x68
 800a634:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a638:	4654      	mov	r4, sl
 800a63a:	2205      	movs	r2, #5
 800a63c:	484f      	ldr	r0, [pc, #316]	@ (800a77c <_svfiprintf_r+0x1e4>)
 800a63e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a642:	f7fe fc5e 	bl	8008f02 <memchr>
 800a646:	9a04      	ldr	r2, [sp, #16]
 800a648:	b9d8      	cbnz	r0, 800a682 <_svfiprintf_r+0xea>
 800a64a:	06d0      	lsls	r0, r2, #27
 800a64c:	bf44      	itt	mi
 800a64e:	2320      	movmi	r3, #32
 800a650:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a654:	0711      	lsls	r1, r2, #28
 800a656:	bf44      	itt	mi
 800a658:	232b      	movmi	r3, #43	@ 0x2b
 800a65a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a65e:	f89a 3000 	ldrb.w	r3, [sl]
 800a662:	2b2a      	cmp	r3, #42	@ 0x2a
 800a664:	d015      	beq.n	800a692 <_svfiprintf_r+0xfa>
 800a666:	9a07      	ldr	r2, [sp, #28]
 800a668:	4654      	mov	r4, sl
 800a66a:	2000      	movs	r0, #0
 800a66c:	f04f 0c0a 	mov.w	ip, #10
 800a670:	4621      	mov	r1, r4
 800a672:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a676:	3b30      	subs	r3, #48	@ 0x30
 800a678:	2b09      	cmp	r3, #9
 800a67a:	d94b      	bls.n	800a714 <_svfiprintf_r+0x17c>
 800a67c:	b1b0      	cbz	r0, 800a6ac <_svfiprintf_r+0x114>
 800a67e:	9207      	str	r2, [sp, #28]
 800a680:	e014      	b.n	800a6ac <_svfiprintf_r+0x114>
 800a682:	eba0 0308 	sub.w	r3, r0, r8
 800a686:	46a2      	mov	sl, r4
 800a688:	fa09 f303 	lsl.w	r3, r9, r3
 800a68c:	4313      	orrs	r3, r2
 800a68e:	9304      	str	r3, [sp, #16]
 800a690:	e7d2      	b.n	800a638 <_svfiprintf_r+0xa0>
 800a692:	9b03      	ldr	r3, [sp, #12]
 800a694:	1d19      	adds	r1, r3, #4
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	2b00      	cmp	r3, #0
 800a69a:	9103      	str	r1, [sp, #12]
 800a69c:	bfbb      	ittet	lt
 800a69e:	425b      	neglt	r3, r3
 800a6a0:	f042 0202 	orrlt.w	r2, r2, #2
 800a6a4:	9307      	strge	r3, [sp, #28]
 800a6a6:	9307      	strlt	r3, [sp, #28]
 800a6a8:	bfb8      	it	lt
 800a6aa:	9204      	strlt	r2, [sp, #16]
 800a6ac:	7823      	ldrb	r3, [r4, #0]
 800a6ae:	2b2e      	cmp	r3, #46	@ 0x2e
 800a6b0:	d10a      	bne.n	800a6c8 <_svfiprintf_r+0x130>
 800a6b2:	7863      	ldrb	r3, [r4, #1]
 800a6b4:	2b2a      	cmp	r3, #42	@ 0x2a
 800a6b6:	d132      	bne.n	800a71e <_svfiprintf_r+0x186>
 800a6b8:	9b03      	ldr	r3, [sp, #12]
 800a6ba:	3402      	adds	r4, #2
 800a6bc:	1d1a      	adds	r2, r3, #4
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a6c4:	9203      	str	r2, [sp, #12]
 800a6c6:	9305      	str	r3, [sp, #20]
 800a6c8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a78c <_svfiprintf_r+0x1f4>
 800a6cc:	2203      	movs	r2, #3
 800a6ce:	7821      	ldrb	r1, [r4, #0]
 800a6d0:	4650      	mov	r0, sl
 800a6d2:	f7fe fc16 	bl	8008f02 <memchr>
 800a6d6:	b138      	cbz	r0, 800a6e8 <_svfiprintf_r+0x150>
 800a6d8:	eba0 000a 	sub.w	r0, r0, sl
 800a6dc:	2240      	movs	r2, #64	@ 0x40
 800a6de:	9b04      	ldr	r3, [sp, #16]
 800a6e0:	3401      	adds	r4, #1
 800a6e2:	4082      	lsls	r2, r0
 800a6e4:	4313      	orrs	r3, r2
 800a6e6:	9304      	str	r3, [sp, #16]
 800a6e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6ec:	2206      	movs	r2, #6
 800a6ee:	4824      	ldr	r0, [pc, #144]	@ (800a780 <_svfiprintf_r+0x1e8>)
 800a6f0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a6f4:	f7fe fc05 	bl	8008f02 <memchr>
 800a6f8:	2800      	cmp	r0, #0
 800a6fa:	d036      	beq.n	800a76a <_svfiprintf_r+0x1d2>
 800a6fc:	4b21      	ldr	r3, [pc, #132]	@ (800a784 <_svfiprintf_r+0x1ec>)
 800a6fe:	bb1b      	cbnz	r3, 800a748 <_svfiprintf_r+0x1b0>
 800a700:	9b03      	ldr	r3, [sp, #12]
 800a702:	3307      	adds	r3, #7
 800a704:	f023 0307 	bic.w	r3, r3, #7
 800a708:	3308      	adds	r3, #8
 800a70a:	9303      	str	r3, [sp, #12]
 800a70c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a70e:	4433      	add	r3, r6
 800a710:	9309      	str	r3, [sp, #36]	@ 0x24
 800a712:	e76a      	b.n	800a5ea <_svfiprintf_r+0x52>
 800a714:	fb0c 3202 	mla	r2, ip, r2, r3
 800a718:	460c      	mov	r4, r1
 800a71a:	2001      	movs	r0, #1
 800a71c:	e7a8      	b.n	800a670 <_svfiprintf_r+0xd8>
 800a71e:	2300      	movs	r3, #0
 800a720:	3401      	adds	r4, #1
 800a722:	f04f 0c0a 	mov.w	ip, #10
 800a726:	4619      	mov	r1, r3
 800a728:	9305      	str	r3, [sp, #20]
 800a72a:	4620      	mov	r0, r4
 800a72c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a730:	3a30      	subs	r2, #48	@ 0x30
 800a732:	2a09      	cmp	r2, #9
 800a734:	d903      	bls.n	800a73e <_svfiprintf_r+0x1a6>
 800a736:	2b00      	cmp	r3, #0
 800a738:	d0c6      	beq.n	800a6c8 <_svfiprintf_r+0x130>
 800a73a:	9105      	str	r1, [sp, #20]
 800a73c:	e7c4      	b.n	800a6c8 <_svfiprintf_r+0x130>
 800a73e:	fb0c 2101 	mla	r1, ip, r1, r2
 800a742:	4604      	mov	r4, r0
 800a744:	2301      	movs	r3, #1
 800a746:	e7f0      	b.n	800a72a <_svfiprintf_r+0x192>
 800a748:	ab03      	add	r3, sp, #12
 800a74a:	462a      	mov	r2, r5
 800a74c:	a904      	add	r1, sp, #16
 800a74e:	4638      	mov	r0, r7
 800a750:	9300      	str	r3, [sp, #0]
 800a752:	4b0d      	ldr	r3, [pc, #52]	@ (800a788 <_svfiprintf_r+0x1f0>)
 800a754:	f7fd fe60 	bl	8008418 <_printf_float>
 800a758:	1c42      	adds	r2, r0, #1
 800a75a:	4606      	mov	r6, r0
 800a75c:	d1d6      	bne.n	800a70c <_svfiprintf_r+0x174>
 800a75e:	89ab      	ldrh	r3, [r5, #12]
 800a760:	065b      	lsls	r3, r3, #25
 800a762:	f53f af2d 	bmi.w	800a5c0 <_svfiprintf_r+0x28>
 800a766:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a768:	e72c      	b.n	800a5c4 <_svfiprintf_r+0x2c>
 800a76a:	ab03      	add	r3, sp, #12
 800a76c:	462a      	mov	r2, r5
 800a76e:	a904      	add	r1, sp, #16
 800a770:	4638      	mov	r0, r7
 800a772:	9300      	str	r3, [sp, #0]
 800a774:	4b04      	ldr	r3, [pc, #16]	@ (800a788 <_svfiprintf_r+0x1f0>)
 800a776:	f7fe f8eb 	bl	8008950 <_printf_i>
 800a77a:	e7ed      	b.n	800a758 <_svfiprintf_r+0x1c0>
 800a77c:	0800b4a2 	.word	0x0800b4a2
 800a780:	0800b4ac 	.word	0x0800b4ac
 800a784:	08008419 	.word	0x08008419
 800a788:	0800a4e1 	.word	0x0800a4e1
 800a78c:	0800b4a8 	.word	0x0800b4a8

0800a790 <__sflush_r>:
 800a790:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a794:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a798:	0716      	lsls	r6, r2, #28
 800a79a:	4605      	mov	r5, r0
 800a79c:	460c      	mov	r4, r1
 800a79e:	d454      	bmi.n	800a84a <__sflush_r+0xba>
 800a7a0:	684b      	ldr	r3, [r1, #4]
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	dc02      	bgt.n	800a7ac <__sflush_r+0x1c>
 800a7a6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	dd48      	ble.n	800a83e <__sflush_r+0xae>
 800a7ac:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a7ae:	2e00      	cmp	r6, #0
 800a7b0:	d045      	beq.n	800a83e <__sflush_r+0xae>
 800a7b2:	2300      	movs	r3, #0
 800a7b4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a7b8:	682f      	ldr	r7, [r5, #0]
 800a7ba:	6a21      	ldr	r1, [r4, #32]
 800a7bc:	602b      	str	r3, [r5, #0]
 800a7be:	d030      	beq.n	800a822 <__sflush_r+0x92>
 800a7c0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a7c2:	89a3      	ldrh	r3, [r4, #12]
 800a7c4:	0759      	lsls	r1, r3, #29
 800a7c6:	d505      	bpl.n	800a7d4 <__sflush_r+0x44>
 800a7c8:	6863      	ldr	r3, [r4, #4]
 800a7ca:	1ad2      	subs	r2, r2, r3
 800a7cc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a7ce:	b10b      	cbz	r3, 800a7d4 <__sflush_r+0x44>
 800a7d0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a7d2:	1ad2      	subs	r2, r2, r3
 800a7d4:	2300      	movs	r3, #0
 800a7d6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a7d8:	6a21      	ldr	r1, [r4, #32]
 800a7da:	4628      	mov	r0, r5
 800a7dc:	47b0      	blx	r6
 800a7de:	1c43      	adds	r3, r0, #1
 800a7e0:	89a3      	ldrh	r3, [r4, #12]
 800a7e2:	d106      	bne.n	800a7f2 <__sflush_r+0x62>
 800a7e4:	6829      	ldr	r1, [r5, #0]
 800a7e6:	291d      	cmp	r1, #29
 800a7e8:	d82b      	bhi.n	800a842 <__sflush_r+0xb2>
 800a7ea:	4a2a      	ldr	r2, [pc, #168]	@ (800a894 <__sflush_r+0x104>)
 800a7ec:	40ca      	lsrs	r2, r1
 800a7ee:	07d6      	lsls	r6, r2, #31
 800a7f0:	d527      	bpl.n	800a842 <__sflush_r+0xb2>
 800a7f2:	2200      	movs	r2, #0
 800a7f4:	04d9      	lsls	r1, r3, #19
 800a7f6:	6062      	str	r2, [r4, #4]
 800a7f8:	6922      	ldr	r2, [r4, #16]
 800a7fa:	6022      	str	r2, [r4, #0]
 800a7fc:	d504      	bpl.n	800a808 <__sflush_r+0x78>
 800a7fe:	1c42      	adds	r2, r0, #1
 800a800:	d101      	bne.n	800a806 <__sflush_r+0x76>
 800a802:	682b      	ldr	r3, [r5, #0]
 800a804:	b903      	cbnz	r3, 800a808 <__sflush_r+0x78>
 800a806:	6560      	str	r0, [r4, #84]	@ 0x54
 800a808:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a80a:	602f      	str	r7, [r5, #0]
 800a80c:	b1b9      	cbz	r1, 800a83e <__sflush_r+0xae>
 800a80e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a812:	4299      	cmp	r1, r3
 800a814:	d002      	beq.n	800a81c <__sflush_r+0x8c>
 800a816:	4628      	mov	r0, r5
 800a818:	f7ff f9e0 	bl	8009bdc <_free_r>
 800a81c:	2300      	movs	r3, #0
 800a81e:	6363      	str	r3, [r4, #52]	@ 0x34
 800a820:	e00d      	b.n	800a83e <__sflush_r+0xae>
 800a822:	2301      	movs	r3, #1
 800a824:	4628      	mov	r0, r5
 800a826:	47b0      	blx	r6
 800a828:	4602      	mov	r2, r0
 800a82a:	1c50      	adds	r0, r2, #1
 800a82c:	d1c9      	bne.n	800a7c2 <__sflush_r+0x32>
 800a82e:	682b      	ldr	r3, [r5, #0]
 800a830:	2b00      	cmp	r3, #0
 800a832:	d0c6      	beq.n	800a7c2 <__sflush_r+0x32>
 800a834:	2b1d      	cmp	r3, #29
 800a836:	d001      	beq.n	800a83c <__sflush_r+0xac>
 800a838:	2b16      	cmp	r3, #22
 800a83a:	d11d      	bne.n	800a878 <__sflush_r+0xe8>
 800a83c:	602f      	str	r7, [r5, #0]
 800a83e:	2000      	movs	r0, #0
 800a840:	e021      	b.n	800a886 <__sflush_r+0xf6>
 800a842:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a846:	b21b      	sxth	r3, r3
 800a848:	e01a      	b.n	800a880 <__sflush_r+0xf0>
 800a84a:	690f      	ldr	r7, [r1, #16]
 800a84c:	2f00      	cmp	r7, #0
 800a84e:	d0f6      	beq.n	800a83e <__sflush_r+0xae>
 800a850:	0793      	lsls	r3, r2, #30
 800a852:	680e      	ldr	r6, [r1, #0]
 800a854:	600f      	str	r7, [r1, #0]
 800a856:	bf0c      	ite	eq
 800a858:	694b      	ldreq	r3, [r1, #20]
 800a85a:	2300      	movne	r3, #0
 800a85c:	eba6 0807 	sub.w	r8, r6, r7
 800a860:	608b      	str	r3, [r1, #8]
 800a862:	f1b8 0f00 	cmp.w	r8, #0
 800a866:	ddea      	ble.n	800a83e <__sflush_r+0xae>
 800a868:	4643      	mov	r3, r8
 800a86a:	463a      	mov	r2, r7
 800a86c:	6a21      	ldr	r1, [r4, #32]
 800a86e:	4628      	mov	r0, r5
 800a870:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a872:	47b0      	blx	r6
 800a874:	2800      	cmp	r0, #0
 800a876:	dc08      	bgt.n	800a88a <__sflush_r+0xfa>
 800a878:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a87c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a880:	f04f 30ff 	mov.w	r0, #4294967295
 800a884:	81a3      	strh	r3, [r4, #12]
 800a886:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a88a:	4407      	add	r7, r0
 800a88c:	eba8 0800 	sub.w	r8, r8, r0
 800a890:	e7e7      	b.n	800a862 <__sflush_r+0xd2>
 800a892:	bf00      	nop
 800a894:	20400001 	.word	0x20400001

0800a898 <_fflush_r>:
 800a898:	b538      	push	{r3, r4, r5, lr}
 800a89a:	690b      	ldr	r3, [r1, #16]
 800a89c:	4605      	mov	r5, r0
 800a89e:	460c      	mov	r4, r1
 800a8a0:	b913      	cbnz	r3, 800a8a8 <_fflush_r+0x10>
 800a8a2:	2500      	movs	r5, #0
 800a8a4:	4628      	mov	r0, r5
 800a8a6:	bd38      	pop	{r3, r4, r5, pc}
 800a8a8:	b118      	cbz	r0, 800a8b2 <_fflush_r+0x1a>
 800a8aa:	6a03      	ldr	r3, [r0, #32]
 800a8ac:	b90b      	cbnz	r3, 800a8b2 <_fflush_r+0x1a>
 800a8ae:	f7fe f9f9 	bl	8008ca4 <__sinit>
 800a8b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d0f3      	beq.n	800a8a2 <_fflush_r+0xa>
 800a8ba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a8bc:	07d0      	lsls	r0, r2, #31
 800a8be:	d404      	bmi.n	800a8ca <_fflush_r+0x32>
 800a8c0:	0599      	lsls	r1, r3, #22
 800a8c2:	d402      	bmi.n	800a8ca <_fflush_r+0x32>
 800a8c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a8c6:	f7fe fb1a 	bl	8008efe <__retarget_lock_acquire_recursive>
 800a8ca:	4628      	mov	r0, r5
 800a8cc:	4621      	mov	r1, r4
 800a8ce:	f7ff ff5f 	bl	800a790 <__sflush_r>
 800a8d2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a8d4:	4605      	mov	r5, r0
 800a8d6:	07da      	lsls	r2, r3, #31
 800a8d8:	d4e4      	bmi.n	800a8a4 <_fflush_r+0xc>
 800a8da:	89a3      	ldrh	r3, [r4, #12]
 800a8dc:	059b      	lsls	r3, r3, #22
 800a8de:	d4e1      	bmi.n	800a8a4 <_fflush_r+0xc>
 800a8e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a8e2:	f7fe fb0d 	bl	8008f00 <__retarget_lock_release_recursive>
 800a8e6:	e7dd      	b.n	800a8a4 <_fflush_r+0xc>

0800a8e8 <memmove>:
 800a8e8:	4288      	cmp	r0, r1
 800a8ea:	b510      	push	{r4, lr}
 800a8ec:	eb01 0402 	add.w	r4, r1, r2
 800a8f0:	d902      	bls.n	800a8f8 <memmove+0x10>
 800a8f2:	4284      	cmp	r4, r0
 800a8f4:	4623      	mov	r3, r4
 800a8f6:	d807      	bhi.n	800a908 <memmove+0x20>
 800a8f8:	1e43      	subs	r3, r0, #1
 800a8fa:	42a1      	cmp	r1, r4
 800a8fc:	d008      	beq.n	800a910 <memmove+0x28>
 800a8fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a902:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a906:	e7f8      	b.n	800a8fa <memmove+0x12>
 800a908:	4402      	add	r2, r0
 800a90a:	4601      	mov	r1, r0
 800a90c:	428a      	cmp	r2, r1
 800a90e:	d100      	bne.n	800a912 <memmove+0x2a>
 800a910:	bd10      	pop	{r4, pc}
 800a912:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a916:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a91a:	e7f7      	b.n	800a90c <memmove+0x24>

0800a91c <_sbrk_r>:
 800a91c:	b538      	push	{r3, r4, r5, lr}
 800a91e:	2300      	movs	r3, #0
 800a920:	4d05      	ldr	r5, [pc, #20]	@ (800a938 <_sbrk_r+0x1c>)
 800a922:	4604      	mov	r4, r0
 800a924:	4608      	mov	r0, r1
 800a926:	602b      	str	r3, [r5, #0]
 800a928:	f7f7 fd80 	bl	800242c <_sbrk>
 800a92c:	1c43      	adds	r3, r0, #1
 800a92e:	d102      	bne.n	800a936 <_sbrk_r+0x1a>
 800a930:	682b      	ldr	r3, [r5, #0]
 800a932:	b103      	cbz	r3, 800a936 <_sbrk_r+0x1a>
 800a934:	6023      	str	r3, [r4, #0]
 800a936:	bd38      	pop	{r3, r4, r5, pc}
 800a938:	2000057c 	.word	0x2000057c

0800a93c <memcpy>:
 800a93c:	440a      	add	r2, r1
 800a93e:	1e43      	subs	r3, r0, #1
 800a940:	4291      	cmp	r1, r2
 800a942:	d100      	bne.n	800a946 <memcpy+0xa>
 800a944:	4770      	bx	lr
 800a946:	b510      	push	{r4, lr}
 800a948:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a94c:	4291      	cmp	r1, r2
 800a94e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a952:	d1f9      	bne.n	800a948 <memcpy+0xc>
 800a954:	bd10      	pop	{r4, pc}
	...

0800a958 <__assert_func>:
 800a958:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a95a:	4614      	mov	r4, r2
 800a95c:	461a      	mov	r2, r3
 800a95e:	4b09      	ldr	r3, [pc, #36]	@ (800a984 <__assert_func+0x2c>)
 800a960:	4605      	mov	r5, r0
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	68d8      	ldr	r0, [r3, #12]
 800a966:	b14c      	cbz	r4, 800a97c <__assert_func+0x24>
 800a968:	4b07      	ldr	r3, [pc, #28]	@ (800a988 <__assert_func+0x30>)
 800a96a:	9100      	str	r1, [sp, #0]
 800a96c:	4907      	ldr	r1, [pc, #28]	@ (800a98c <__assert_func+0x34>)
 800a96e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a972:	462b      	mov	r3, r5
 800a974:	f000 f870 	bl	800aa58 <fiprintf>
 800a978:	f000 f880 	bl	800aa7c <abort>
 800a97c:	4b04      	ldr	r3, [pc, #16]	@ (800a990 <__assert_func+0x38>)
 800a97e:	461c      	mov	r4, r3
 800a980:	e7f3      	b.n	800a96a <__assert_func+0x12>
 800a982:	bf00      	nop
 800a984:	20000018 	.word	0x20000018
 800a988:	0800b4bd 	.word	0x0800b4bd
 800a98c:	0800b4ca 	.word	0x0800b4ca
 800a990:	0800b4f8 	.word	0x0800b4f8

0800a994 <_calloc_r>:
 800a994:	b570      	push	{r4, r5, r6, lr}
 800a996:	fba1 5402 	umull	r5, r4, r1, r2
 800a99a:	b934      	cbnz	r4, 800a9aa <_calloc_r+0x16>
 800a99c:	4629      	mov	r1, r5
 800a99e:	f7ff f991 	bl	8009cc4 <_malloc_r>
 800a9a2:	4606      	mov	r6, r0
 800a9a4:	b928      	cbnz	r0, 800a9b2 <_calloc_r+0x1e>
 800a9a6:	4630      	mov	r0, r6
 800a9a8:	bd70      	pop	{r4, r5, r6, pc}
 800a9aa:	220c      	movs	r2, #12
 800a9ac:	2600      	movs	r6, #0
 800a9ae:	6002      	str	r2, [r0, #0]
 800a9b0:	e7f9      	b.n	800a9a6 <_calloc_r+0x12>
 800a9b2:	462a      	mov	r2, r5
 800a9b4:	4621      	mov	r1, r4
 800a9b6:	f7fe fa24 	bl	8008e02 <memset>
 800a9ba:	e7f4      	b.n	800a9a6 <_calloc_r+0x12>

0800a9bc <__ascii_mbtowc>:
 800a9bc:	b082      	sub	sp, #8
 800a9be:	b901      	cbnz	r1, 800a9c2 <__ascii_mbtowc+0x6>
 800a9c0:	a901      	add	r1, sp, #4
 800a9c2:	b142      	cbz	r2, 800a9d6 <__ascii_mbtowc+0x1a>
 800a9c4:	b14b      	cbz	r3, 800a9da <__ascii_mbtowc+0x1e>
 800a9c6:	7813      	ldrb	r3, [r2, #0]
 800a9c8:	600b      	str	r3, [r1, #0]
 800a9ca:	7812      	ldrb	r2, [r2, #0]
 800a9cc:	1e10      	subs	r0, r2, #0
 800a9ce:	bf18      	it	ne
 800a9d0:	2001      	movne	r0, #1
 800a9d2:	b002      	add	sp, #8
 800a9d4:	4770      	bx	lr
 800a9d6:	4610      	mov	r0, r2
 800a9d8:	e7fb      	b.n	800a9d2 <__ascii_mbtowc+0x16>
 800a9da:	f06f 0001 	mvn.w	r0, #1
 800a9de:	e7f8      	b.n	800a9d2 <__ascii_mbtowc+0x16>

0800a9e0 <_realloc_r>:
 800a9e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a9e4:	4607      	mov	r7, r0
 800a9e6:	4614      	mov	r4, r2
 800a9e8:	460d      	mov	r5, r1
 800a9ea:	b921      	cbnz	r1, 800a9f6 <_realloc_r+0x16>
 800a9ec:	4611      	mov	r1, r2
 800a9ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a9f2:	f7ff b967 	b.w	8009cc4 <_malloc_r>
 800a9f6:	b92a      	cbnz	r2, 800aa04 <_realloc_r+0x24>
 800a9f8:	4625      	mov	r5, r4
 800a9fa:	f7ff f8ef 	bl	8009bdc <_free_r>
 800a9fe:	4628      	mov	r0, r5
 800aa00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa04:	f000 f841 	bl	800aa8a <_malloc_usable_size_r>
 800aa08:	4284      	cmp	r4, r0
 800aa0a:	4606      	mov	r6, r0
 800aa0c:	d802      	bhi.n	800aa14 <_realloc_r+0x34>
 800aa0e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800aa12:	d8f4      	bhi.n	800a9fe <_realloc_r+0x1e>
 800aa14:	4621      	mov	r1, r4
 800aa16:	4638      	mov	r0, r7
 800aa18:	f7ff f954 	bl	8009cc4 <_malloc_r>
 800aa1c:	4680      	mov	r8, r0
 800aa1e:	b908      	cbnz	r0, 800aa24 <_realloc_r+0x44>
 800aa20:	4645      	mov	r5, r8
 800aa22:	e7ec      	b.n	800a9fe <_realloc_r+0x1e>
 800aa24:	42b4      	cmp	r4, r6
 800aa26:	4622      	mov	r2, r4
 800aa28:	4629      	mov	r1, r5
 800aa2a:	bf28      	it	cs
 800aa2c:	4632      	movcs	r2, r6
 800aa2e:	f7ff ff85 	bl	800a93c <memcpy>
 800aa32:	4629      	mov	r1, r5
 800aa34:	4638      	mov	r0, r7
 800aa36:	f7ff f8d1 	bl	8009bdc <_free_r>
 800aa3a:	e7f1      	b.n	800aa20 <_realloc_r+0x40>

0800aa3c <__ascii_wctomb>:
 800aa3c:	4603      	mov	r3, r0
 800aa3e:	4608      	mov	r0, r1
 800aa40:	b141      	cbz	r1, 800aa54 <__ascii_wctomb+0x18>
 800aa42:	2aff      	cmp	r2, #255	@ 0xff
 800aa44:	d904      	bls.n	800aa50 <__ascii_wctomb+0x14>
 800aa46:	228a      	movs	r2, #138	@ 0x8a
 800aa48:	f04f 30ff 	mov.w	r0, #4294967295
 800aa4c:	601a      	str	r2, [r3, #0]
 800aa4e:	4770      	bx	lr
 800aa50:	2001      	movs	r0, #1
 800aa52:	700a      	strb	r2, [r1, #0]
 800aa54:	4770      	bx	lr
	...

0800aa58 <fiprintf>:
 800aa58:	b40e      	push	{r1, r2, r3}
 800aa5a:	b503      	push	{r0, r1, lr}
 800aa5c:	ab03      	add	r3, sp, #12
 800aa5e:	4601      	mov	r1, r0
 800aa60:	4805      	ldr	r0, [pc, #20]	@ (800aa78 <fiprintf+0x20>)
 800aa62:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa66:	6800      	ldr	r0, [r0, #0]
 800aa68:	9301      	str	r3, [sp, #4]
 800aa6a:	f000 f83f 	bl	800aaec <_vfiprintf_r>
 800aa6e:	b002      	add	sp, #8
 800aa70:	f85d eb04 	ldr.w	lr, [sp], #4
 800aa74:	b003      	add	sp, #12
 800aa76:	4770      	bx	lr
 800aa78:	20000018 	.word	0x20000018

0800aa7c <abort>:
 800aa7c:	2006      	movs	r0, #6
 800aa7e:	b508      	push	{r3, lr}
 800aa80:	f000 fa08 	bl	800ae94 <raise>
 800aa84:	2001      	movs	r0, #1
 800aa86:	f7f7 fc59 	bl	800233c <_exit>

0800aa8a <_malloc_usable_size_r>:
 800aa8a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aa8e:	1f18      	subs	r0, r3, #4
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	bfbc      	itt	lt
 800aa94:	580b      	ldrlt	r3, [r1, r0]
 800aa96:	18c0      	addlt	r0, r0, r3
 800aa98:	4770      	bx	lr

0800aa9a <__sfputc_r>:
 800aa9a:	6893      	ldr	r3, [r2, #8]
 800aa9c:	3b01      	subs	r3, #1
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	b410      	push	{r4}
 800aaa2:	6093      	str	r3, [r2, #8]
 800aaa4:	da08      	bge.n	800aab8 <__sfputc_r+0x1e>
 800aaa6:	6994      	ldr	r4, [r2, #24]
 800aaa8:	42a3      	cmp	r3, r4
 800aaaa:	db01      	blt.n	800aab0 <__sfputc_r+0x16>
 800aaac:	290a      	cmp	r1, #10
 800aaae:	d103      	bne.n	800aab8 <__sfputc_r+0x1e>
 800aab0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aab4:	f000 b932 	b.w	800ad1c <__swbuf_r>
 800aab8:	6813      	ldr	r3, [r2, #0]
 800aaba:	1c58      	adds	r0, r3, #1
 800aabc:	6010      	str	r0, [r2, #0]
 800aabe:	4608      	mov	r0, r1
 800aac0:	7019      	strb	r1, [r3, #0]
 800aac2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aac6:	4770      	bx	lr

0800aac8 <__sfputs_r>:
 800aac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aaca:	4606      	mov	r6, r0
 800aacc:	460f      	mov	r7, r1
 800aace:	4614      	mov	r4, r2
 800aad0:	18d5      	adds	r5, r2, r3
 800aad2:	42ac      	cmp	r4, r5
 800aad4:	d101      	bne.n	800aada <__sfputs_r+0x12>
 800aad6:	2000      	movs	r0, #0
 800aad8:	e007      	b.n	800aaea <__sfputs_r+0x22>
 800aada:	463a      	mov	r2, r7
 800aadc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aae0:	4630      	mov	r0, r6
 800aae2:	f7ff ffda 	bl	800aa9a <__sfputc_r>
 800aae6:	1c43      	adds	r3, r0, #1
 800aae8:	d1f3      	bne.n	800aad2 <__sfputs_r+0xa>
 800aaea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800aaec <_vfiprintf_r>:
 800aaec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aaf0:	460d      	mov	r5, r1
 800aaf2:	b09d      	sub	sp, #116	@ 0x74
 800aaf4:	4614      	mov	r4, r2
 800aaf6:	4698      	mov	r8, r3
 800aaf8:	4606      	mov	r6, r0
 800aafa:	b118      	cbz	r0, 800ab04 <_vfiprintf_r+0x18>
 800aafc:	6a03      	ldr	r3, [r0, #32]
 800aafe:	b90b      	cbnz	r3, 800ab04 <_vfiprintf_r+0x18>
 800ab00:	f7fe f8d0 	bl	8008ca4 <__sinit>
 800ab04:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ab06:	07d9      	lsls	r1, r3, #31
 800ab08:	d405      	bmi.n	800ab16 <_vfiprintf_r+0x2a>
 800ab0a:	89ab      	ldrh	r3, [r5, #12]
 800ab0c:	059a      	lsls	r2, r3, #22
 800ab0e:	d402      	bmi.n	800ab16 <_vfiprintf_r+0x2a>
 800ab10:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ab12:	f7fe f9f4 	bl	8008efe <__retarget_lock_acquire_recursive>
 800ab16:	89ab      	ldrh	r3, [r5, #12]
 800ab18:	071b      	lsls	r3, r3, #28
 800ab1a:	d501      	bpl.n	800ab20 <_vfiprintf_r+0x34>
 800ab1c:	692b      	ldr	r3, [r5, #16]
 800ab1e:	b99b      	cbnz	r3, 800ab48 <_vfiprintf_r+0x5c>
 800ab20:	4629      	mov	r1, r5
 800ab22:	4630      	mov	r0, r6
 800ab24:	f000 f938 	bl	800ad98 <__swsetup_r>
 800ab28:	b170      	cbz	r0, 800ab48 <_vfiprintf_r+0x5c>
 800ab2a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ab2c:	07dc      	lsls	r4, r3, #31
 800ab2e:	d504      	bpl.n	800ab3a <_vfiprintf_r+0x4e>
 800ab30:	f04f 30ff 	mov.w	r0, #4294967295
 800ab34:	b01d      	add	sp, #116	@ 0x74
 800ab36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab3a:	89ab      	ldrh	r3, [r5, #12]
 800ab3c:	0598      	lsls	r0, r3, #22
 800ab3e:	d4f7      	bmi.n	800ab30 <_vfiprintf_r+0x44>
 800ab40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ab42:	f7fe f9dd 	bl	8008f00 <__retarget_lock_release_recursive>
 800ab46:	e7f3      	b.n	800ab30 <_vfiprintf_r+0x44>
 800ab48:	2300      	movs	r3, #0
 800ab4a:	f8cd 800c 	str.w	r8, [sp, #12]
 800ab4e:	f04f 0901 	mov.w	r9, #1
 800ab52:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800ad08 <_vfiprintf_r+0x21c>
 800ab56:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab58:	2320      	movs	r3, #32
 800ab5a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ab5e:	2330      	movs	r3, #48	@ 0x30
 800ab60:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ab64:	4623      	mov	r3, r4
 800ab66:	469a      	mov	sl, r3
 800ab68:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ab6c:	b10a      	cbz	r2, 800ab72 <_vfiprintf_r+0x86>
 800ab6e:	2a25      	cmp	r2, #37	@ 0x25
 800ab70:	d1f9      	bne.n	800ab66 <_vfiprintf_r+0x7a>
 800ab72:	ebba 0b04 	subs.w	fp, sl, r4
 800ab76:	d00b      	beq.n	800ab90 <_vfiprintf_r+0xa4>
 800ab78:	465b      	mov	r3, fp
 800ab7a:	4622      	mov	r2, r4
 800ab7c:	4629      	mov	r1, r5
 800ab7e:	4630      	mov	r0, r6
 800ab80:	f7ff ffa2 	bl	800aac8 <__sfputs_r>
 800ab84:	3001      	adds	r0, #1
 800ab86:	f000 80a7 	beq.w	800acd8 <_vfiprintf_r+0x1ec>
 800ab8a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ab8c:	445a      	add	r2, fp
 800ab8e:	9209      	str	r2, [sp, #36]	@ 0x24
 800ab90:	f89a 3000 	ldrb.w	r3, [sl]
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	f000 809f 	beq.w	800acd8 <_vfiprintf_r+0x1ec>
 800ab9a:	2300      	movs	r3, #0
 800ab9c:	f04f 32ff 	mov.w	r2, #4294967295
 800aba0:	f10a 0a01 	add.w	sl, sl, #1
 800aba4:	9304      	str	r3, [sp, #16]
 800aba6:	9307      	str	r3, [sp, #28]
 800aba8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800abac:	931a      	str	r3, [sp, #104]	@ 0x68
 800abae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800abb2:	4654      	mov	r4, sl
 800abb4:	2205      	movs	r2, #5
 800abb6:	4854      	ldr	r0, [pc, #336]	@ (800ad08 <_vfiprintf_r+0x21c>)
 800abb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800abbc:	f7fe f9a1 	bl	8008f02 <memchr>
 800abc0:	9a04      	ldr	r2, [sp, #16]
 800abc2:	b9d8      	cbnz	r0, 800abfc <_vfiprintf_r+0x110>
 800abc4:	06d1      	lsls	r1, r2, #27
 800abc6:	bf44      	itt	mi
 800abc8:	2320      	movmi	r3, #32
 800abca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800abce:	0713      	lsls	r3, r2, #28
 800abd0:	bf44      	itt	mi
 800abd2:	232b      	movmi	r3, #43	@ 0x2b
 800abd4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800abd8:	f89a 3000 	ldrb.w	r3, [sl]
 800abdc:	2b2a      	cmp	r3, #42	@ 0x2a
 800abde:	d015      	beq.n	800ac0c <_vfiprintf_r+0x120>
 800abe0:	9a07      	ldr	r2, [sp, #28]
 800abe2:	4654      	mov	r4, sl
 800abe4:	2000      	movs	r0, #0
 800abe6:	f04f 0c0a 	mov.w	ip, #10
 800abea:	4621      	mov	r1, r4
 800abec:	f811 3b01 	ldrb.w	r3, [r1], #1
 800abf0:	3b30      	subs	r3, #48	@ 0x30
 800abf2:	2b09      	cmp	r3, #9
 800abf4:	d94b      	bls.n	800ac8e <_vfiprintf_r+0x1a2>
 800abf6:	b1b0      	cbz	r0, 800ac26 <_vfiprintf_r+0x13a>
 800abf8:	9207      	str	r2, [sp, #28]
 800abfa:	e014      	b.n	800ac26 <_vfiprintf_r+0x13a>
 800abfc:	eba0 0308 	sub.w	r3, r0, r8
 800ac00:	46a2      	mov	sl, r4
 800ac02:	fa09 f303 	lsl.w	r3, r9, r3
 800ac06:	4313      	orrs	r3, r2
 800ac08:	9304      	str	r3, [sp, #16]
 800ac0a:	e7d2      	b.n	800abb2 <_vfiprintf_r+0xc6>
 800ac0c:	9b03      	ldr	r3, [sp, #12]
 800ac0e:	1d19      	adds	r1, r3, #4
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	9103      	str	r1, [sp, #12]
 800ac16:	bfbb      	ittet	lt
 800ac18:	425b      	neglt	r3, r3
 800ac1a:	f042 0202 	orrlt.w	r2, r2, #2
 800ac1e:	9307      	strge	r3, [sp, #28]
 800ac20:	9307      	strlt	r3, [sp, #28]
 800ac22:	bfb8      	it	lt
 800ac24:	9204      	strlt	r2, [sp, #16]
 800ac26:	7823      	ldrb	r3, [r4, #0]
 800ac28:	2b2e      	cmp	r3, #46	@ 0x2e
 800ac2a:	d10a      	bne.n	800ac42 <_vfiprintf_r+0x156>
 800ac2c:	7863      	ldrb	r3, [r4, #1]
 800ac2e:	2b2a      	cmp	r3, #42	@ 0x2a
 800ac30:	d132      	bne.n	800ac98 <_vfiprintf_r+0x1ac>
 800ac32:	9b03      	ldr	r3, [sp, #12]
 800ac34:	3402      	adds	r4, #2
 800ac36:	1d1a      	adds	r2, r3, #4
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ac3e:	9203      	str	r2, [sp, #12]
 800ac40:	9305      	str	r3, [sp, #20]
 800ac42:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ad18 <_vfiprintf_r+0x22c>
 800ac46:	2203      	movs	r2, #3
 800ac48:	7821      	ldrb	r1, [r4, #0]
 800ac4a:	4650      	mov	r0, sl
 800ac4c:	f7fe f959 	bl	8008f02 <memchr>
 800ac50:	b138      	cbz	r0, 800ac62 <_vfiprintf_r+0x176>
 800ac52:	eba0 000a 	sub.w	r0, r0, sl
 800ac56:	2240      	movs	r2, #64	@ 0x40
 800ac58:	9b04      	ldr	r3, [sp, #16]
 800ac5a:	3401      	adds	r4, #1
 800ac5c:	4082      	lsls	r2, r0
 800ac5e:	4313      	orrs	r3, r2
 800ac60:	9304      	str	r3, [sp, #16]
 800ac62:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac66:	2206      	movs	r2, #6
 800ac68:	4828      	ldr	r0, [pc, #160]	@ (800ad0c <_vfiprintf_r+0x220>)
 800ac6a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ac6e:	f7fe f948 	bl	8008f02 <memchr>
 800ac72:	2800      	cmp	r0, #0
 800ac74:	d03f      	beq.n	800acf6 <_vfiprintf_r+0x20a>
 800ac76:	4b26      	ldr	r3, [pc, #152]	@ (800ad10 <_vfiprintf_r+0x224>)
 800ac78:	bb1b      	cbnz	r3, 800acc2 <_vfiprintf_r+0x1d6>
 800ac7a:	9b03      	ldr	r3, [sp, #12]
 800ac7c:	3307      	adds	r3, #7
 800ac7e:	f023 0307 	bic.w	r3, r3, #7
 800ac82:	3308      	adds	r3, #8
 800ac84:	9303      	str	r3, [sp, #12]
 800ac86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac88:	443b      	add	r3, r7
 800ac8a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac8c:	e76a      	b.n	800ab64 <_vfiprintf_r+0x78>
 800ac8e:	fb0c 3202 	mla	r2, ip, r2, r3
 800ac92:	460c      	mov	r4, r1
 800ac94:	2001      	movs	r0, #1
 800ac96:	e7a8      	b.n	800abea <_vfiprintf_r+0xfe>
 800ac98:	2300      	movs	r3, #0
 800ac9a:	3401      	adds	r4, #1
 800ac9c:	f04f 0c0a 	mov.w	ip, #10
 800aca0:	4619      	mov	r1, r3
 800aca2:	9305      	str	r3, [sp, #20]
 800aca4:	4620      	mov	r0, r4
 800aca6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800acaa:	3a30      	subs	r2, #48	@ 0x30
 800acac:	2a09      	cmp	r2, #9
 800acae:	d903      	bls.n	800acb8 <_vfiprintf_r+0x1cc>
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d0c6      	beq.n	800ac42 <_vfiprintf_r+0x156>
 800acb4:	9105      	str	r1, [sp, #20]
 800acb6:	e7c4      	b.n	800ac42 <_vfiprintf_r+0x156>
 800acb8:	fb0c 2101 	mla	r1, ip, r1, r2
 800acbc:	4604      	mov	r4, r0
 800acbe:	2301      	movs	r3, #1
 800acc0:	e7f0      	b.n	800aca4 <_vfiprintf_r+0x1b8>
 800acc2:	ab03      	add	r3, sp, #12
 800acc4:	462a      	mov	r2, r5
 800acc6:	a904      	add	r1, sp, #16
 800acc8:	4630      	mov	r0, r6
 800acca:	9300      	str	r3, [sp, #0]
 800accc:	4b11      	ldr	r3, [pc, #68]	@ (800ad14 <_vfiprintf_r+0x228>)
 800acce:	f7fd fba3 	bl	8008418 <_printf_float>
 800acd2:	4607      	mov	r7, r0
 800acd4:	1c78      	adds	r0, r7, #1
 800acd6:	d1d6      	bne.n	800ac86 <_vfiprintf_r+0x19a>
 800acd8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800acda:	07d9      	lsls	r1, r3, #31
 800acdc:	d405      	bmi.n	800acea <_vfiprintf_r+0x1fe>
 800acde:	89ab      	ldrh	r3, [r5, #12]
 800ace0:	059a      	lsls	r2, r3, #22
 800ace2:	d402      	bmi.n	800acea <_vfiprintf_r+0x1fe>
 800ace4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ace6:	f7fe f90b 	bl	8008f00 <__retarget_lock_release_recursive>
 800acea:	89ab      	ldrh	r3, [r5, #12]
 800acec:	065b      	lsls	r3, r3, #25
 800acee:	f53f af1f 	bmi.w	800ab30 <_vfiprintf_r+0x44>
 800acf2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800acf4:	e71e      	b.n	800ab34 <_vfiprintf_r+0x48>
 800acf6:	ab03      	add	r3, sp, #12
 800acf8:	462a      	mov	r2, r5
 800acfa:	a904      	add	r1, sp, #16
 800acfc:	4630      	mov	r0, r6
 800acfe:	9300      	str	r3, [sp, #0]
 800ad00:	4b04      	ldr	r3, [pc, #16]	@ (800ad14 <_vfiprintf_r+0x228>)
 800ad02:	f7fd fe25 	bl	8008950 <_printf_i>
 800ad06:	e7e4      	b.n	800acd2 <_vfiprintf_r+0x1e6>
 800ad08:	0800b4a2 	.word	0x0800b4a2
 800ad0c:	0800b4ac 	.word	0x0800b4ac
 800ad10:	08008419 	.word	0x08008419
 800ad14:	0800aac9 	.word	0x0800aac9
 800ad18:	0800b4a8 	.word	0x0800b4a8

0800ad1c <__swbuf_r>:
 800ad1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad1e:	460e      	mov	r6, r1
 800ad20:	4614      	mov	r4, r2
 800ad22:	4605      	mov	r5, r0
 800ad24:	b118      	cbz	r0, 800ad2e <__swbuf_r+0x12>
 800ad26:	6a03      	ldr	r3, [r0, #32]
 800ad28:	b90b      	cbnz	r3, 800ad2e <__swbuf_r+0x12>
 800ad2a:	f7fd ffbb 	bl	8008ca4 <__sinit>
 800ad2e:	69a3      	ldr	r3, [r4, #24]
 800ad30:	60a3      	str	r3, [r4, #8]
 800ad32:	89a3      	ldrh	r3, [r4, #12]
 800ad34:	071a      	lsls	r2, r3, #28
 800ad36:	d501      	bpl.n	800ad3c <__swbuf_r+0x20>
 800ad38:	6923      	ldr	r3, [r4, #16]
 800ad3a:	b943      	cbnz	r3, 800ad4e <__swbuf_r+0x32>
 800ad3c:	4621      	mov	r1, r4
 800ad3e:	4628      	mov	r0, r5
 800ad40:	f000 f82a 	bl	800ad98 <__swsetup_r>
 800ad44:	b118      	cbz	r0, 800ad4e <__swbuf_r+0x32>
 800ad46:	f04f 37ff 	mov.w	r7, #4294967295
 800ad4a:	4638      	mov	r0, r7
 800ad4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ad4e:	6823      	ldr	r3, [r4, #0]
 800ad50:	b2f6      	uxtb	r6, r6
 800ad52:	6922      	ldr	r2, [r4, #16]
 800ad54:	4637      	mov	r7, r6
 800ad56:	1a98      	subs	r0, r3, r2
 800ad58:	6963      	ldr	r3, [r4, #20]
 800ad5a:	4283      	cmp	r3, r0
 800ad5c:	dc05      	bgt.n	800ad6a <__swbuf_r+0x4e>
 800ad5e:	4621      	mov	r1, r4
 800ad60:	4628      	mov	r0, r5
 800ad62:	f7ff fd99 	bl	800a898 <_fflush_r>
 800ad66:	2800      	cmp	r0, #0
 800ad68:	d1ed      	bne.n	800ad46 <__swbuf_r+0x2a>
 800ad6a:	68a3      	ldr	r3, [r4, #8]
 800ad6c:	3b01      	subs	r3, #1
 800ad6e:	60a3      	str	r3, [r4, #8]
 800ad70:	6823      	ldr	r3, [r4, #0]
 800ad72:	1c5a      	adds	r2, r3, #1
 800ad74:	6022      	str	r2, [r4, #0]
 800ad76:	701e      	strb	r6, [r3, #0]
 800ad78:	1c43      	adds	r3, r0, #1
 800ad7a:	6962      	ldr	r2, [r4, #20]
 800ad7c:	429a      	cmp	r2, r3
 800ad7e:	d004      	beq.n	800ad8a <__swbuf_r+0x6e>
 800ad80:	89a3      	ldrh	r3, [r4, #12]
 800ad82:	07db      	lsls	r3, r3, #31
 800ad84:	d5e1      	bpl.n	800ad4a <__swbuf_r+0x2e>
 800ad86:	2e0a      	cmp	r6, #10
 800ad88:	d1df      	bne.n	800ad4a <__swbuf_r+0x2e>
 800ad8a:	4621      	mov	r1, r4
 800ad8c:	4628      	mov	r0, r5
 800ad8e:	f7ff fd83 	bl	800a898 <_fflush_r>
 800ad92:	2800      	cmp	r0, #0
 800ad94:	d0d9      	beq.n	800ad4a <__swbuf_r+0x2e>
 800ad96:	e7d6      	b.n	800ad46 <__swbuf_r+0x2a>

0800ad98 <__swsetup_r>:
 800ad98:	b538      	push	{r3, r4, r5, lr}
 800ad9a:	4b29      	ldr	r3, [pc, #164]	@ (800ae40 <__swsetup_r+0xa8>)
 800ad9c:	4605      	mov	r5, r0
 800ad9e:	460c      	mov	r4, r1
 800ada0:	6818      	ldr	r0, [r3, #0]
 800ada2:	b118      	cbz	r0, 800adac <__swsetup_r+0x14>
 800ada4:	6a03      	ldr	r3, [r0, #32]
 800ada6:	b90b      	cbnz	r3, 800adac <__swsetup_r+0x14>
 800ada8:	f7fd ff7c 	bl	8008ca4 <__sinit>
 800adac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800adb0:	0719      	lsls	r1, r3, #28
 800adb2:	d422      	bmi.n	800adfa <__swsetup_r+0x62>
 800adb4:	06da      	lsls	r2, r3, #27
 800adb6:	d407      	bmi.n	800adc8 <__swsetup_r+0x30>
 800adb8:	2209      	movs	r2, #9
 800adba:	602a      	str	r2, [r5, #0]
 800adbc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800adc0:	f04f 30ff 	mov.w	r0, #4294967295
 800adc4:	81a3      	strh	r3, [r4, #12]
 800adc6:	e033      	b.n	800ae30 <__swsetup_r+0x98>
 800adc8:	0758      	lsls	r0, r3, #29
 800adca:	d512      	bpl.n	800adf2 <__swsetup_r+0x5a>
 800adcc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800adce:	b141      	cbz	r1, 800ade2 <__swsetup_r+0x4a>
 800add0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800add4:	4299      	cmp	r1, r3
 800add6:	d002      	beq.n	800adde <__swsetup_r+0x46>
 800add8:	4628      	mov	r0, r5
 800adda:	f7fe feff 	bl	8009bdc <_free_r>
 800adde:	2300      	movs	r3, #0
 800ade0:	6363      	str	r3, [r4, #52]	@ 0x34
 800ade2:	89a3      	ldrh	r3, [r4, #12]
 800ade4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ade8:	81a3      	strh	r3, [r4, #12]
 800adea:	2300      	movs	r3, #0
 800adec:	6063      	str	r3, [r4, #4]
 800adee:	6923      	ldr	r3, [r4, #16]
 800adf0:	6023      	str	r3, [r4, #0]
 800adf2:	89a3      	ldrh	r3, [r4, #12]
 800adf4:	f043 0308 	orr.w	r3, r3, #8
 800adf8:	81a3      	strh	r3, [r4, #12]
 800adfa:	6923      	ldr	r3, [r4, #16]
 800adfc:	b94b      	cbnz	r3, 800ae12 <__swsetup_r+0x7a>
 800adfe:	89a3      	ldrh	r3, [r4, #12]
 800ae00:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ae04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ae08:	d003      	beq.n	800ae12 <__swsetup_r+0x7a>
 800ae0a:	4621      	mov	r1, r4
 800ae0c:	4628      	mov	r0, r5
 800ae0e:	f000 f882 	bl	800af16 <__smakebuf_r>
 800ae12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae16:	f013 0201 	ands.w	r2, r3, #1
 800ae1a:	d00a      	beq.n	800ae32 <__swsetup_r+0x9a>
 800ae1c:	2200      	movs	r2, #0
 800ae1e:	60a2      	str	r2, [r4, #8]
 800ae20:	6962      	ldr	r2, [r4, #20]
 800ae22:	4252      	negs	r2, r2
 800ae24:	61a2      	str	r2, [r4, #24]
 800ae26:	6922      	ldr	r2, [r4, #16]
 800ae28:	b942      	cbnz	r2, 800ae3c <__swsetup_r+0xa4>
 800ae2a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ae2e:	d1c5      	bne.n	800adbc <__swsetup_r+0x24>
 800ae30:	bd38      	pop	{r3, r4, r5, pc}
 800ae32:	0799      	lsls	r1, r3, #30
 800ae34:	bf58      	it	pl
 800ae36:	6962      	ldrpl	r2, [r4, #20]
 800ae38:	60a2      	str	r2, [r4, #8]
 800ae3a:	e7f4      	b.n	800ae26 <__swsetup_r+0x8e>
 800ae3c:	2000      	movs	r0, #0
 800ae3e:	e7f7      	b.n	800ae30 <__swsetup_r+0x98>
 800ae40:	20000018 	.word	0x20000018

0800ae44 <_raise_r>:
 800ae44:	291f      	cmp	r1, #31
 800ae46:	b538      	push	{r3, r4, r5, lr}
 800ae48:	4605      	mov	r5, r0
 800ae4a:	460c      	mov	r4, r1
 800ae4c:	d904      	bls.n	800ae58 <_raise_r+0x14>
 800ae4e:	2316      	movs	r3, #22
 800ae50:	6003      	str	r3, [r0, #0]
 800ae52:	f04f 30ff 	mov.w	r0, #4294967295
 800ae56:	bd38      	pop	{r3, r4, r5, pc}
 800ae58:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ae5a:	b112      	cbz	r2, 800ae62 <_raise_r+0x1e>
 800ae5c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ae60:	b94b      	cbnz	r3, 800ae76 <_raise_r+0x32>
 800ae62:	4628      	mov	r0, r5
 800ae64:	f000 f830 	bl	800aec8 <_getpid_r>
 800ae68:	4622      	mov	r2, r4
 800ae6a:	4601      	mov	r1, r0
 800ae6c:	4628      	mov	r0, r5
 800ae6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ae72:	f000 b817 	b.w	800aea4 <_kill_r>
 800ae76:	2b01      	cmp	r3, #1
 800ae78:	d00a      	beq.n	800ae90 <_raise_r+0x4c>
 800ae7a:	1c59      	adds	r1, r3, #1
 800ae7c:	d103      	bne.n	800ae86 <_raise_r+0x42>
 800ae7e:	2316      	movs	r3, #22
 800ae80:	6003      	str	r3, [r0, #0]
 800ae82:	2001      	movs	r0, #1
 800ae84:	e7e7      	b.n	800ae56 <_raise_r+0x12>
 800ae86:	2100      	movs	r1, #0
 800ae88:	4620      	mov	r0, r4
 800ae8a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ae8e:	4798      	blx	r3
 800ae90:	2000      	movs	r0, #0
 800ae92:	e7e0      	b.n	800ae56 <_raise_r+0x12>

0800ae94 <raise>:
 800ae94:	4b02      	ldr	r3, [pc, #8]	@ (800aea0 <raise+0xc>)
 800ae96:	4601      	mov	r1, r0
 800ae98:	6818      	ldr	r0, [r3, #0]
 800ae9a:	f7ff bfd3 	b.w	800ae44 <_raise_r>
 800ae9e:	bf00      	nop
 800aea0:	20000018 	.word	0x20000018

0800aea4 <_kill_r>:
 800aea4:	b538      	push	{r3, r4, r5, lr}
 800aea6:	2300      	movs	r3, #0
 800aea8:	4d06      	ldr	r5, [pc, #24]	@ (800aec4 <_kill_r+0x20>)
 800aeaa:	4604      	mov	r4, r0
 800aeac:	4608      	mov	r0, r1
 800aeae:	4611      	mov	r1, r2
 800aeb0:	602b      	str	r3, [r5, #0]
 800aeb2:	f7f7 fa33 	bl	800231c <_kill>
 800aeb6:	1c43      	adds	r3, r0, #1
 800aeb8:	d102      	bne.n	800aec0 <_kill_r+0x1c>
 800aeba:	682b      	ldr	r3, [r5, #0]
 800aebc:	b103      	cbz	r3, 800aec0 <_kill_r+0x1c>
 800aebe:	6023      	str	r3, [r4, #0]
 800aec0:	bd38      	pop	{r3, r4, r5, pc}
 800aec2:	bf00      	nop
 800aec4:	2000057c 	.word	0x2000057c

0800aec8 <_getpid_r>:
 800aec8:	f7f7 ba20 	b.w	800230c <_getpid>

0800aecc <__swhatbuf_r>:
 800aecc:	b570      	push	{r4, r5, r6, lr}
 800aece:	460c      	mov	r4, r1
 800aed0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aed4:	b096      	sub	sp, #88	@ 0x58
 800aed6:	4615      	mov	r5, r2
 800aed8:	2900      	cmp	r1, #0
 800aeda:	461e      	mov	r6, r3
 800aedc:	da0c      	bge.n	800aef8 <__swhatbuf_r+0x2c>
 800aede:	89a3      	ldrh	r3, [r4, #12]
 800aee0:	2100      	movs	r1, #0
 800aee2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800aee6:	bf14      	ite	ne
 800aee8:	2340      	movne	r3, #64	@ 0x40
 800aeea:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800aeee:	2000      	movs	r0, #0
 800aef0:	6031      	str	r1, [r6, #0]
 800aef2:	602b      	str	r3, [r5, #0]
 800aef4:	b016      	add	sp, #88	@ 0x58
 800aef6:	bd70      	pop	{r4, r5, r6, pc}
 800aef8:	466a      	mov	r2, sp
 800aefa:	f000 f849 	bl	800af90 <_fstat_r>
 800aefe:	2800      	cmp	r0, #0
 800af00:	dbed      	blt.n	800aede <__swhatbuf_r+0x12>
 800af02:	9901      	ldr	r1, [sp, #4]
 800af04:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800af08:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800af0c:	4259      	negs	r1, r3
 800af0e:	4159      	adcs	r1, r3
 800af10:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800af14:	e7eb      	b.n	800aeee <__swhatbuf_r+0x22>

0800af16 <__smakebuf_r>:
 800af16:	898b      	ldrh	r3, [r1, #12]
 800af18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800af1a:	079d      	lsls	r5, r3, #30
 800af1c:	4606      	mov	r6, r0
 800af1e:	460c      	mov	r4, r1
 800af20:	d507      	bpl.n	800af32 <__smakebuf_r+0x1c>
 800af22:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800af26:	6023      	str	r3, [r4, #0]
 800af28:	6123      	str	r3, [r4, #16]
 800af2a:	2301      	movs	r3, #1
 800af2c:	6163      	str	r3, [r4, #20]
 800af2e:	b003      	add	sp, #12
 800af30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800af32:	ab01      	add	r3, sp, #4
 800af34:	466a      	mov	r2, sp
 800af36:	f7ff ffc9 	bl	800aecc <__swhatbuf_r>
 800af3a:	9f00      	ldr	r7, [sp, #0]
 800af3c:	4605      	mov	r5, r0
 800af3e:	4630      	mov	r0, r6
 800af40:	4639      	mov	r1, r7
 800af42:	f7fe febf 	bl	8009cc4 <_malloc_r>
 800af46:	b948      	cbnz	r0, 800af5c <__smakebuf_r+0x46>
 800af48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af4c:	059a      	lsls	r2, r3, #22
 800af4e:	d4ee      	bmi.n	800af2e <__smakebuf_r+0x18>
 800af50:	f023 0303 	bic.w	r3, r3, #3
 800af54:	f043 0302 	orr.w	r3, r3, #2
 800af58:	81a3      	strh	r3, [r4, #12]
 800af5a:	e7e2      	b.n	800af22 <__smakebuf_r+0xc>
 800af5c:	89a3      	ldrh	r3, [r4, #12]
 800af5e:	6020      	str	r0, [r4, #0]
 800af60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800af64:	81a3      	strh	r3, [r4, #12]
 800af66:	9b01      	ldr	r3, [sp, #4]
 800af68:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800af6c:	b15b      	cbz	r3, 800af86 <__smakebuf_r+0x70>
 800af6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800af72:	4630      	mov	r0, r6
 800af74:	f000 f81e 	bl	800afb4 <_isatty_r>
 800af78:	b128      	cbz	r0, 800af86 <__smakebuf_r+0x70>
 800af7a:	89a3      	ldrh	r3, [r4, #12]
 800af7c:	f023 0303 	bic.w	r3, r3, #3
 800af80:	f043 0301 	orr.w	r3, r3, #1
 800af84:	81a3      	strh	r3, [r4, #12]
 800af86:	89a3      	ldrh	r3, [r4, #12]
 800af88:	431d      	orrs	r5, r3
 800af8a:	81a5      	strh	r5, [r4, #12]
 800af8c:	e7cf      	b.n	800af2e <__smakebuf_r+0x18>
	...

0800af90 <_fstat_r>:
 800af90:	b538      	push	{r3, r4, r5, lr}
 800af92:	2300      	movs	r3, #0
 800af94:	4d06      	ldr	r5, [pc, #24]	@ (800afb0 <_fstat_r+0x20>)
 800af96:	4604      	mov	r4, r0
 800af98:	4608      	mov	r0, r1
 800af9a:	4611      	mov	r1, r2
 800af9c:	602b      	str	r3, [r5, #0]
 800af9e:	f7f7 fa1d 	bl	80023dc <_fstat>
 800afa2:	1c43      	adds	r3, r0, #1
 800afa4:	d102      	bne.n	800afac <_fstat_r+0x1c>
 800afa6:	682b      	ldr	r3, [r5, #0]
 800afa8:	b103      	cbz	r3, 800afac <_fstat_r+0x1c>
 800afaa:	6023      	str	r3, [r4, #0]
 800afac:	bd38      	pop	{r3, r4, r5, pc}
 800afae:	bf00      	nop
 800afb0:	2000057c 	.word	0x2000057c

0800afb4 <_isatty_r>:
 800afb4:	b538      	push	{r3, r4, r5, lr}
 800afb6:	2300      	movs	r3, #0
 800afb8:	4d05      	ldr	r5, [pc, #20]	@ (800afd0 <_isatty_r+0x1c>)
 800afba:	4604      	mov	r4, r0
 800afbc:	4608      	mov	r0, r1
 800afbe:	602b      	str	r3, [r5, #0]
 800afc0:	f7f7 fa1c 	bl	80023fc <_isatty>
 800afc4:	1c43      	adds	r3, r0, #1
 800afc6:	d102      	bne.n	800afce <_isatty_r+0x1a>
 800afc8:	682b      	ldr	r3, [r5, #0]
 800afca:	b103      	cbz	r3, 800afce <_isatty_r+0x1a>
 800afcc:	6023      	str	r3, [r4, #0]
 800afce:	bd38      	pop	{r3, r4, r5, pc}
 800afd0:	2000057c 	.word	0x2000057c

0800afd4 <sqrt>:
 800afd4:	b538      	push	{r3, r4, r5, lr}
 800afd6:	ec55 4b10 	vmov	r4, r5, d0
 800afda:	ed2d 8b02 	vpush	{d8}
 800afde:	f000 f825 	bl	800b02c <__ieee754_sqrt>
 800afe2:	4622      	mov	r2, r4
 800afe4:	462b      	mov	r3, r5
 800afe6:	4620      	mov	r0, r4
 800afe8:	4629      	mov	r1, r5
 800afea:	eeb0 8a40 	vmov.f32	s16, s0
 800afee:	eef0 8a60 	vmov.f32	s17, s1
 800aff2:	f7f5 fdaf 	bl	8000b54 <__aeabi_dcmpun>
 800aff6:	b990      	cbnz	r0, 800b01e <sqrt+0x4a>
 800aff8:	2200      	movs	r2, #0
 800affa:	2300      	movs	r3, #0
 800affc:	4620      	mov	r0, r4
 800affe:	4629      	mov	r1, r5
 800b000:	f7f5 fd80 	bl	8000b04 <__aeabi_dcmplt>
 800b004:	b158      	cbz	r0, 800b01e <sqrt+0x4a>
 800b006:	f7fd ff4f 	bl	8008ea8 <__errno>
 800b00a:	2321      	movs	r3, #33	@ 0x21
 800b00c:	2200      	movs	r2, #0
 800b00e:	6003      	str	r3, [r0, #0]
 800b010:	2300      	movs	r3, #0
 800b012:	4610      	mov	r0, r2
 800b014:	4619      	mov	r1, r3
 800b016:	f7f5 fc2d 	bl	8000874 <__aeabi_ddiv>
 800b01a:	ec41 0b18 	vmov	d8, r0, r1
 800b01e:	eeb0 0a48 	vmov.f32	s0, s16
 800b022:	eef0 0a68 	vmov.f32	s1, s17
 800b026:	ecbd 8b02 	vpop	{d8}
 800b02a:	bd38      	pop	{r3, r4, r5, pc}

0800b02c <__ieee754_sqrt>:
 800b02c:	4a69      	ldr	r2, [pc, #420]	@ (800b1d4 <__ieee754_sqrt+0x1a8>)
 800b02e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b032:	ec55 4b10 	vmov	r4, r5, d0
 800b036:	43aa      	bics	r2, r5
 800b038:	462b      	mov	r3, r5
 800b03a:	4621      	mov	r1, r4
 800b03c:	d110      	bne.n	800b060 <__ieee754_sqrt+0x34>
 800b03e:	4622      	mov	r2, r4
 800b040:	4620      	mov	r0, r4
 800b042:	4629      	mov	r1, r5
 800b044:	f7f5 faec 	bl	8000620 <__aeabi_dmul>
 800b048:	4602      	mov	r2, r0
 800b04a:	460b      	mov	r3, r1
 800b04c:	4620      	mov	r0, r4
 800b04e:	4629      	mov	r1, r5
 800b050:	f7f5 f930 	bl	80002b4 <__adddf3>
 800b054:	4604      	mov	r4, r0
 800b056:	460d      	mov	r5, r1
 800b058:	ec45 4b10 	vmov	d0, r4, r5
 800b05c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b060:	2d00      	cmp	r5, #0
 800b062:	dc0e      	bgt.n	800b082 <__ieee754_sqrt+0x56>
 800b064:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800b068:	4322      	orrs	r2, r4
 800b06a:	d0f5      	beq.n	800b058 <__ieee754_sqrt+0x2c>
 800b06c:	b19d      	cbz	r5, 800b096 <__ieee754_sqrt+0x6a>
 800b06e:	4622      	mov	r2, r4
 800b070:	4620      	mov	r0, r4
 800b072:	4629      	mov	r1, r5
 800b074:	f7f5 f91c 	bl	80002b0 <__aeabi_dsub>
 800b078:	4602      	mov	r2, r0
 800b07a:	460b      	mov	r3, r1
 800b07c:	f7f5 fbfa 	bl	8000874 <__aeabi_ddiv>
 800b080:	e7e8      	b.n	800b054 <__ieee754_sqrt+0x28>
 800b082:	152a      	asrs	r2, r5, #20
 800b084:	d115      	bne.n	800b0b2 <__ieee754_sqrt+0x86>
 800b086:	2000      	movs	r0, #0
 800b088:	e009      	b.n	800b09e <__ieee754_sqrt+0x72>
 800b08a:	0acb      	lsrs	r3, r1, #11
 800b08c:	3a15      	subs	r2, #21
 800b08e:	0549      	lsls	r1, r1, #21
 800b090:	2b00      	cmp	r3, #0
 800b092:	d0fa      	beq.n	800b08a <__ieee754_sqrt+0x5e>
 800b094:	e7f7      	b.n	800b086 <__ieee754_sqrt+0x5a>
 800b096:	462a      	mov	r2, r5
 800b098:	e7fa      	b.n	800b090 <__ieee754_sqrt+0x64>
 800b09a:	005b      	lsls	r3, r3, #1
 800b09c:	3001      	adds	r0, #1
 800b09e:	02dc      	lsls	r4, r3, #11
 800b0a0:	d5fb      	bpl.n	800b09a <__ieee754_sqrt+0x6e>
 800b0a2:	1e44      	subs	r4, r0, #1
 800b0a4:	1b12      	subs	r2, r2, r4
 800b0a6:	f1c0 0420 	rsb	r4, r0, #32
 800b0aa:	fa21 f404 	lsr.w	r4, r1, r4
 800b0ae:	4081      	lsls	r1, r0
 800b0b0:	4323      	orrs	r3, r4
 800b0b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b0b6:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800b0ba:	07d2      	lsls	r2, r2, #31
 800b0bc:	f04f 0600 	mov.w	r6, #0
 800b0c0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b0c4:	ea4f 0767 	mov.w	r7, r7, asr #1
 800b0c8:	f04f 0016 	mov.w	r0, #22
 800b0cc:	4632      	mov	r2, r6
 800b0ce:	bf58      	it	pl
 800b0d0:	005b      	lslpl	r3, r3, #1
 800b0d2:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800b0d6:	bf5c      	itt	pl
 800b0d8:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800b0dc:	0049      	lslpl	r1, r1, #1
 800b0de:	005b      	lsls	r3, r3, #1
 800b0e0:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800b0e4:	0049      	lsls	r1, r1, #1
 800b0e6:	1915      	adds	r5, r2, r4
 800b0e8:	429d      	cmp	r5, r3
 800b0ea:	bfde      	ittt	le
 800b0ec:	192a      	addle	r2, r5, r4
 800b0ee:	1b5b      	suble	r3, r3, r5
 800b0f0:	1936      	addle	r6, r6, r4
 800b0f2:	0fcd      	lsrs	r5, r1, #31
 800b0f4:	3801      	subs	r0, #1
 800b0f6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800b0fa:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800b0fe:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800b102:	d1f0      	bne.n	800b0e6 <__ieee754_sqrt+0xba>
 800b104:	4605      	mov	r5, r0
 800b106:	2420      	movs	r4, #32
 800b108:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800b10c:	4293      	cmp	r3, r2
 800b10e:	eb0c 0e00 	add.w	lr, ip, r0
 800b112:	dc02      	bgt.n	800b11a <__ieee754_sqrt+0xee>
 800b114:	d113      	bne.n	800b13e <__ieee754_sqrt+0x112>
 800b116:	458e      	cmp	lr, r1
 800b118:	d811      	bhi.n	800b13e <__ieee754_sqrt+0x112>
 800b11a:	f1be 0f00 	cmp.w	lr, #0
 800b11e:	eb0e 000c 	add.w	r0, lr, ip
 800b122:	da3f      	bge.n	800b1a4 <__ieee754_sqrt+0x178>
 800b124:	2800      	cmp	r0, #0
 800b126:	db3d      	blt.n	800b1a4 <__ieee754_sqrt+0x178>
 800b128:	f102 0801 	add.w	r8, r2, #1
 800b12c:	1a9b      	subs	r3, r3, r2
 800b12e:	458e      	cmp	lr, r1
 800b130:	4465      	add	r5, ip
 800b132:	eba1 010e 	sub.w	r1, r1, lr
 800b136:	bf88      	it	hi
 800b138:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800b13c:	4642      	mov	r2, r8
 800b13e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800b142:	3c01      	subs	r4, #1
 800b144:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800b148:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800b14c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800b150:	d1dc      	bne.n	800b10c <__ieee754_sqrt+0xe0>
 800b152:	4319      	orrs	r1, r3
 800b154:	d01b      	beq.n	800b18e <__ieee754_sqrt+0x162>
 800b156:	f8df a080 	ldr.w	sl, [pc, #128]	@ 800b1d8 <__ieee754_sqrt+0x1ac>
 800b15a:	f8df b080 	ldr.w	fp, [pc, #128]	@ 800b1dc <__ieee754_sqrt+0x1b0>
 800b15e:	e9da 0100 	ldrd	r0, r1, [sl]
 800b162:	e9db 2300 	ldrd	r2, r3, [fp]
 800b166:	e9da 8900 	ldrd	r8, r9, [sl]
 800b16a:	f7f5 f8a1 	bl	80002b0 <__aeabi_dsub>
 800b16e:	4602      	mov	r2, r0
 800b170:	460b      	mov	r3, r1
 800b172:	4640      	mov	r0, r8
 800b174:	4649      	mov	r1, r9
 800b176:	f7f5 fccf 	bl	8000b18 <__aeabi_dcmple>
 800b17a:	b140      	cbz	r0, 800b18e <__ieee754_sqrt+0x162>
 800b17c:	f1b5 3fff 	cmp.w	r5, #4294967295
 800b180:	e9da 0100 	ldrd	r0, r1, [sl]
 800b184:	e9db 2300 	ldrd	r2, r3, [fp]
 800b188:	d10e      	bne.n	800b1a8 <__ieee754_sqrt+0x17c>
 800b18a:	3601      	adds	r6, #1
 800b18c:	4625      	mov	r5, r4
 800b18e:	1073      	asrs	r3, r6, #1
 800b190:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800b194:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800b198:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800b19c:	086b      	lsrs	r3, r5, #1
 800b19e:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800b1a2:	e757      	b.n	800b054 <__ieee754_sqrt+0x28>
 800b1a4:	4690      	mov	r8, r2
 800b1a6:	e7c1      	b.n	800b12c <__ieee754_sqrt+0x100>
 800b1a8:	e9da 8900 	ldrd	r8, r9, [sl]
 800b1ac:	f7f5 f882 	bl	80002b4 <__adddf3>
 800b1b0:	4602      	mov	r2, r0
 800b1b2:	460b      	mov	r3, r1
 800b1b4:	4640      	mov	r0, r8
 800b1b6:	4649      	mov	r1, r9
 800b1b8:	f7f5 fca4 	bl	8000b04 <__aeabi_dcmplt>
 800b1bc:	b128      	cbz	r0, 800b1ca <__ieee754_sqrt+0x19e>
 800b1be:	1cab      	adds	r3, r5, #2
 800b1c0:	f105 0502 	add.w	r5, r5, #2
 800b1c4:	bf08      	it	eq
 800b1c6:	3601      	addeq	r6, #1
 800b1c8:	e7e1      	b.n	800b18e <__ieee754_sqrt+0x162>
 800b1ca:	1c6b      	adds	r3, r5, #1
 800b1cc:	f023 0501 	bic.w	r5, r3, #1
 800b1d0:	e7dd      	b.n	800b18e <__ieee754_sqrt+0x162>
 800b1d2:	bf00      	nop
 800b1d4:	7ff00000 	.word	0x7ff00000
 800b1d8:	0800b708 	.word	0x0800b708
 800b1dc:	0800b700 	.word	0x0800b700

0800b1e0 <_init>:
 800b1e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1e2:	bf00      	nop
 800b1e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b1e6:	bc08      	pop	{r3}
 800b1e8:	469e      	mov	lr, r3
 800b1ea:	4770      	bx	lr

0800b1ec <_fini>:
 800b1ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1ee:	bf00      	nop
 800b1f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b1f2:	bc08      	pop	{r3}
 800b1f4:	469e      	mov	lr, r3
 800b1f6:	4770      	bx	lr
