INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/arch_labs/lab03/lab03.srcs/sources_1/new/ALURes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALURes
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/arch_labs/lab03/lab03.srcs/sources_1/new/ALU_ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/arch_labs/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs/lab06/lab06.srcs/sources_1/new/EX_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part_reg3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs/lab06/lab06.srcs/sources_1/new/ID_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part_reg2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs/lab06/lab06.srcs/sources_1/new/IF_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part_reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs/lab06/lab06.srcs/sources_1/imports/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs/lab06/lab06.srcs/sources_1/new/MEM_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part_reg4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/arch_labs/lab04/lab04.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs/lab06/lab06.srcs/sources_1/imports/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/arch_labs/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs/lab06/lab06.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs/lab06/lab06.srcs/sources_1/imports/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs/lab06/lab06.srcs/sources_1/imports/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs/lab06/lab06.srcs/sources_1/imports/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs/lab06/lab06.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/arch_labs/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs/lab06/lab06.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
