<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

</twCmdLine><twDesign>mojo_top_0_routed.ncd</twDesign><twDesignPath>mojo_top_0_routed.ncd</twDesignPath><twPCF>mojo_top_0.pcf</twPCF><twPcfPath>mojo_top_0.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; 25 MHz HIGH 50%;</twConstName><twItemCnt>39372</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2449</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>15.043</twMinPer></twConstHead><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.957</twSlack><twSrc BELType="FF">syncgen/CounterX_2_2</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>14.998</twTotPathDel><twClkSkew dest = "0.198" src = "0.208">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_2_2</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X8Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CounterX_2_5</twComp><twBEL>syncgen/CounterX_2_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.905</twDelInfo><twComp>CounterX_2_2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_38_0</twComp><twBEL>tiles/tile18_shape0/Msub_n0056_Madd_xor&lt;0&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y7.A6</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">3.088</twDelInfo><twComp>n0056[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>bitmap_3_16</twComp><twBEL>R_inv62</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y8.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.292</twDelInfo><twComp>R_inv62</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y8.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_5_16</twComp><twBEL>R_inv71_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y13.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.416</twDelInfo><twComp>N125</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_38_16</twComp><twBEL>R_inv71</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y16.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.375</twDelInfo><twComp>R_inv71</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/tile9_shape0/orient_reg_0</twComp><twBEL>R_inv97</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>R_inv97</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/tile10_shape0/base/orient_reg[0]</twComp><twBEL>R_inv153</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.090</twDelInfo><twComp>R_inv153</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.447</twLogDel><twRouteDel>12.551</twRouteDel><twTotDel>14.998</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.268</twSlack><twSrc BELType="FF">syncgen/CounterX_1_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>14.687</twTotPathDel><twClkSkew dest = "0.198" src = "0.208">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_1_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X9Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CounterX_1_4</twComp><twBEL>syncgen/CounterX_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y44.B5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>CounterX_1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_22_15</twComp><twBEL>tiles/tile24_shape0/Msub_n0057_Madd_xor&lt;0&gt;31_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y19.B5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.888</twDelInfo><twComp>Msub_n0057_Madd_xor&lt;0&gt;31_2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_25_14</twComp><twBEL>R_inv182</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y19.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>R_inv182</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_25_14</twComp><twBEL>R_inv186</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>R_inv186</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_49_14</twComp><twBEL>R_inv188</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>R_inv188</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_49_14</twComp><twBEL>R_inv189</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.268</twDelInfo><twComp>R_inv189</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_28_13</twComp><twBEL>R_inv482_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.707</twDelInfo><twComp>N131</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>R_inv482_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N117</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.616</twLogDel><twRouteDel>12.071</twRouteDel><twTotDel>14.687</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.306</twSlack><twSrc BELType="FF">syncgen/CounterX_2_2</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>14.649</twTotPathDel><twClkSkew dest = "0.198" src = "0.208">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_2_2</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X8Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CounterX_2_5</twComp><twBEL>syncgen/CounterX_2_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.905</twDelInfo><twComp>CounterX_2_2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_38_0</twComp><twBEL>tiles/tile18_shape0/Msub_n0056_Madd_xor&lt;0&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y8.C5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">3.282</twDelInfo><twComp>n0056[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y8.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_5_16</twComp><twBEL>R_inv66</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y8.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>R_inv66</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y8.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_5_16</twComp><twBEL>R_inv71_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y13.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.416</twDelInfo><twComp>N125</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_38_16</twComp><twBEL>R_inv71</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y16.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.375</twDelInfo><twComp>R_inv71</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/tile9_shape0/orient_reg_0</twComp><twBEL>R_inv97</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>R_inv97</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/tile10_shape0/base/orient_reg[0]</twComp><twBEL>R_inv153</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.090</twDelInfo><twComp>R_inv153</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.452</twLogDel><twRouteDel>12.197</twRouteDel><twTotDel>14.649</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.364</twSlack><twSrc BELType="FF">syncgen/CounterX_2_2</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>14.591</twTotPathDel><twClkSkew dest = "0.198" src = "0.208">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_2_2</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X8Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CounterX_2_5</twComp><twBEL>syncgen/CounterX_2_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.905</twDelInfo><twComp>CounterX_2_2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_38_0</twComp><twBEL>tiles/tile18_shape0/Msub_n0056_Madd_xor&lt;0&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y8.D2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">3.609</twDelInfo><twComp>n0056[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y8.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_5_16</twComp><twBEL>R_inv67</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y8.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>R_inv67</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y8.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_5_16</twComp><twBEL>R_inv71_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y13.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.416</twDelInfo><twComp>N125</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_38_16</twComp><twBEL>R_inv71</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y16.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.375</twDelInfo><twComp>R_inv71</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/tile9_shape0/orient_reg_0</twComp><twBEL>R_inv97</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>R_inv97</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/tile10_shape0/base/orient_reg[0]</twComp><twBEL>R_inv153</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.090</twDelInfo><twComp>R_inv153</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.452</twLogDel><twRouteDel>12.139</twRouteDel><twTotDel>14.591</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.409</twSlack><twSrc BELType="FF">syncgen/CounterX_2_2</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>14.546</twTotPathDel><twClkSkew dest = "0.198" src = "0.208">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_2_2</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X8Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CounterX_2_5</twComp><twBEL>syncgen/CounterX_2_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.905</twDelInfo><twComp>CounterX_2_2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_38_0</twComp><twBEL>tiles/tile18_shape0/Msub_n0056_Madd_xor&lt;0&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y9.A2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">3.451</twDelInfo><twComp>n0056[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y9.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_33_16</twComp><twBEL>R_inv64</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y13.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>R_inv64</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_38_16</twComp><twBEL>R_inv71_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y13.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.057</twDelInfo><twComp>N126</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_38_16</twComp><twBEL>R_inv71</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y16.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.375</twDelInfo><twComp>R_inv71</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/tile9_shape0/orient_reg_0</twComp><twBEL>R_inv97</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>R_inv97</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/tile10_shape0/base/orient_reg[0]</twComp><twBEL>R_inv153</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.090</twDelInfo><twComp>R_inv153</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.452</twLogDel><twRouteDel>12.094</twRouteDel><twTotDel>14.546</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.627</twSlack><twSrc BELType="FF">syncgen/CounterX_1_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>14.328</twTotPathDel><twClkSkew dest = "0.198" src = "0.208">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_1_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X9Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CounterX_1_4</twComp><twBEL>syncgen/CounterX_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y44.B5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>CounterX_1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_22_15</twComp><twBEL>tiles/tile24_shape0/Msub_n0057_Madd_xor&lt;0&gt;31_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.955</twDelInfo><twComp>Msub_n0057_Madd_xor&lt;0&gt;31_2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>R_inv183</twComp><twBEL>R_inv183</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y19.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>R_inv183</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_25_14</twComp><twBEL>R_inv186</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>R_inv186</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_49_14</twComp><twBEL>R_inv188</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>R_inv188</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_49_14</twComp><twBEL>R_inv189</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.268</twDelInfo><twComp>R_inv189</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_28_13</twComp><twBEL>R_inv482_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.707</twDelInfo><twComp>N131</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>R_inv482_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N117</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.616</twLogDel><twRouteDel>11.712</twRouteDel><twTotDel>14.328</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.637</twSlack><twSrc BELType="FF">syncgen/CounterX_1_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>14.318</twTotPathDel><twClkSkew dest = "0.198" src = "0.208">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_1_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X9Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CounterX_1_4</twComp><twBEL>syncgen/CounterX_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y44.B5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.101</twDelInfo><twComp>CounterX_1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>bitmap_16_15</twComp><twBEL>tiles/tile24_shape0/Msub_n0057_Madd_xor&lt;0&gt;31_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.640</twDelInfo><twComp>Msub_n0057_Madd_xor&lt;0&gt;31</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_25_14</twComp><twBEL>R_inv184</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y19.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>R_inv184</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_25_14</twComp><twBEL>R_inv186</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>R_inv186</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_49_14</twComp><twBEL>R_inv188</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>R_inv188</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_49_14</twComp><twBEL>R_inv189</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.268</twDelInfo><twComp>R_inv189</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_28_13</twComp><twBEL>R_inv482_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.707</twDelInfo><twComp>N131</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>R_inv482_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N117</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.592</twLogDel><twRouteDel>11.726</twRouteDel><twTotDel>14.318</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.683</twSlack><twSrc BELType="FF">syncgen/CounterX_1_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>14.272</twTotPathDel><twClkSkew dest = "0.198" src = "0.208">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_1_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X9Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CounterX_1_4</twComp><twBEL>syncgen/CounterX_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.777</twDelInfo><twComp>CounterX_1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>R_inv311</twComp><twBEL>tiles/tile24_shape0/Msub_n0057_Madd_xor&lt;0&gt;31_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y21.A6</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">2.919</twDelInfo><twComp>Msub_n0057_Madd_xor&lt;0&gt;312_0</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_29_14</twComp><twBEL>R_inv175</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y23.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.245</twDelInfo><twComp>R_inv175</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_8_14</twComp><twBEL>R_inv176</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>R_inv176</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_49_14</twComp><twBEL>R_inv189</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.268</twDelInfo><twComp>R_inv189</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_28_13</twComp><twBEL>R_inv482_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.707</twDelInfo><twComp>N131</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>R_inv482_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N117</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.352</twLogDel><twRouteDel>11.920</twRouteDel><twTotDel>14.272</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.697</twSlack><twSrc BELType="FF">syncgen/CounterX_2_2</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>14.258</twTotPathDel><twClkSkew dest = "0.198" src = "0.208">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_2_2</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X8Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CounterX_2_5</twComp><twBEL>syncgen/CounterX_2_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.905</twDelInfo><twComp>CounterX_2_2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_38_0</twComp><twBEL>tiles/tile18_shape0/Msub_n0056_Madd_xor&lt;0&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y10.D4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">3.438</twDelInfo><twComp>n0056[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_30_16</twComp><twBEL>R_inv74</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y11.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>R_inv74</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_24_16</twComp><twBEL>R_inv76</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y11.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>R_inv76</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_24_16</twComp><twBEL>R_inv78</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y16.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.483</twDelInfo><twComp>R_inv78</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/tile9_shape0/orient_reg_0</twComp><twBEL>R_inv97</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>R_inv97</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/tile10_shape0/base/orient_reg[0]</twComp><twBEL>R_inv153</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.090</twDelInfo><twComp>R_inv153</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.452</twLogDel><twRouteDel>11.806</twRouteDel><twTotDel>14.258</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.699</twSlack><twSrc BELType="FF">syncgen/CounterX_3_4</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>14.249</twTotPathDel><twClkSkew dest = "0.720" src = "0.737">0.017</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_3_4</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X9Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y38.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CounterX_3_4</twComp><twBEL>syncgen/CounterX_3_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y29.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.846</twDelInfo><twComp>CounterX_3_4</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX_0_6</twComp><twBEL>tiles/tile24_shape0/Msub_n0057_Madd_cy&lt;0&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y23.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.476</twDelInfo><twComp>tiles/tile24_shape0/Msub_n0056_Madd_cy&lt;0&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_8_14</twComp><twBEL>tiles/tile24_shape0/Msub_GND_67_o_GND_67_o_sub_31_OUT&lt;5:0&gt;_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.607</twDelInfo><twComp>GND_227_o_GND_227_o_sub_30_OUT&lt;5&gt;1_0</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tiles/tile4_shape0/raddr_3</twComp><twBEL>R_inv303</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y51.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.184</twDelInfo><twComp>R_inv303</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/tile4_shape0/base/orient_reg[1]</twComp><twBEL>R_inv316</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.813</twDelInfo><twComp>R_inv316</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>R_inv482_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N117</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.093</twLogDel><twRouteDel>12.156</twRouteDel><twTotDel>14.249</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.700</twSlack><twSrc BELType="FF">syncgen/CounterX_0_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>14.268</twTotPathDel><twClkSkew dest = "0.720" src = "0.717">-0.003</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_0_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X13Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X13Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CounterX_0_4</twComp><twBEL>syncgen/CounterX_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y9.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.886</twDelInfo><twComp>CounterX_0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_2_5</twComp><twBEL>tiles/tile19_shape0/Msub_n0057_Madd_xor&lt;0&gt;31_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">3.954</twDelInfo><twComp>Msub_n0057_Madd_xor&lt;0&gt;313</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_37_0</twComp><twBEL>R_inv235</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y38.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>R_inv235</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_42_0</twComp><twBEL>R_inv236</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y38.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>R_inv236</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_26_13</twComp><twBEL>R_inv244</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.006</twDelInfo><twComp>R_inv244</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_28_13</twComp><twBEL>R_inv482_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.707</twDelInfo><twComp>N131</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>R_inv482_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N117</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.357</twLogDel><twRouteDel>11.911</twRouteDel><twTotDel>14.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.731</twSlack><twSrc BELType="FF">syncgen/CounterX_1_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>14.224</twTotPathDel><twClkSkew dest = "0.198" src = "0.208">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_1_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X9Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CounterX_1_4</twComp><twBEL>syncgen/CounterX_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y44.B5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.101</twDelInfo><twComp>CounterX_1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>bitmap_16_15</twComp><twBEL>tiles/tile24_shape0/Msub_n0057_Madd_xor&lt;0&gt;31_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y19.D4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.729</twDelInfo><twComp>Msub_n0057_Madd_xor&lt;0&gt;31</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y19.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_25_14</twComp><twBEL>R_inv185</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y19.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>R_inv185</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_25_14</twComp><twBEL>R_inv186</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>R_inv186</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_49_14</twComp><twBEL>R_inv188</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>R_inv188</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_49_14</twComp><twBEL>R_inv189</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.268</twDelInfo><twComp>R_inv189</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_28_13</twComp><twBEL>R_inv482_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.707</twDelInfo><twComp>N131</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>R_inv482_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N117</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.592</twLogDel><twRouteDel>11.632</twRouteDel><twTotDel>14.224</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.786</twSlack><twSrc BELType="FF">syncgen/CounterX_2_2</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>14.169</twTotPathDel><twClkSkew dest = "0.198" src = "0.208">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_2_2</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X8Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CounterX_2_5</twComp><twBEL>syncgen/CounterX_2_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.905</twDelInfo><twComp>CounterX_2_2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_38_0</twComp><twBEL>tiles/tile18_shape0/Msub_n0056_Madd_xor&lt;0&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y8.B5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">3.316</twDelInfo><twComp>n0056[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y8.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_5_16</twComp><twBEL>R_inv61</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y8.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>R_inv61</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y8.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_5_16</twComp><twBEL>R_inv71_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y13.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.416</twDelInfo><twComp>N125</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_38_16</twComp><twBEL>R_inv71</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y16.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.375</twDelInfo><twComp>R_inv71</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/tile9_shape0/orient_reg_0</twComp><twBEL>R_inv97</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>R_inv97</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/tile10_shape0/base/orient_reg[0]</twComp><twBEL>R_inv153</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.090</twDelInfo><twComp>R_inv153</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.452</twLogDel><twRouteDel>11.717</twRouteDel><twTotDel>14.169</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.821</twSlack><twSrc BELType="FF">syncgen/CounterX_1_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>14.134</twTotPathDel><twClkSkew dest = "0.198" src = "0.208">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_1_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X9Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CounterX_1_4</twComp><twBEL>syncgen/CounterX_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y9.B4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.752</twDelInfo><twComp>CounterX_1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_2_5</twComp><twBEL>tiles/tile19_shape0/Msub_n0057_Madd_xor&lt;0&gt;31_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">3.954</twDelInfo><twComp>Msub_n0057_Madd_xor&lt;0&gt;313</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_37_0</twComp><twBEL>R_inv235</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y38.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>R_inv235</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_42_0</twComp><twBEL>R_inv236</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y38.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>R_inv236</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_26_13</twComp><twBEL>R_inv244</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.006</twDelInfo><twComp>R_inv244</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_28_13</twComp><twBEL>R_inv482_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.707</twDelInfo><twComp>N131</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>R_inv482_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N117</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.357</twLogDel><twRouteDel>11.777</twRouteDel><twTotDel>14.134</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.839</twSlack><twSrc BELType="FF">syncgen/CounterX_2_5</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>14.116</twTotPathDel><twClkSkew dest = "0.198" src = "0.208">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_2_5</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y30.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CounterX_2_5</twComp><twBEL>syncgen/CounterX_2_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y50.B4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.811</twDelInfo><twComp>CounterX_2_5</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N138</twComp><twBEL>tiles/selector/Msub_n0037_Madd_xor&lt;0&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y21.D4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.328</twDelInfo><twComp>n0037[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y21.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N136</twComp><twBEL>R_inv3_G</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y51.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.629</twDelInfo><twComp>N136</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y51.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>N135</twComp><twBEL>R_inv13_F</twBEL><twBEL>R_inv13</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>R_inv13</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>R_inv14</twComp><twBEL>R_inv23</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.571</twDelInfo><twComp>R_inv23</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.131</twLogDel><twRouteDel>11.985</twRouteDel><twTotDel>14.116</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.916</twSlack><twSrc BELType="FF">syncgen/CounterX_2_2</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>14.039</twTotPathDel><twClkSkew dest = "0.198" src = "0.208">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_2_2</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X8Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CounterX_2_5</twComp><twBEL>syncgen/CounterX_2_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.905</twDelInfo><twComp>CounterX_2_2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_38_0</twComp><twBEL>tiles/tile18_shape0/Msub_n0056_Madd_xor&lt;0&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y10.A4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">3.446</twDelInfo><twComp>n0056[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_30_16</twComp><twBEL>R_inv75</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y11.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>R_inv75</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_24_16</twComp><twBEL>R_inv76</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y11.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>R_inv76</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_24_16</twComp><twBEL>R_inv78</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y16.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.483</twDelInfo><twComp>R_inv78</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/tile9_shape0/orient_reg_0</twComp><twBEL>R_inv97</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>R_inv97</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/tile10_shape0/base/orient_reg[0]</twComp><twBEL>R_inv153</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.090</twDelInfo><twComp>R_inv153</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.452</twLogDel><twRouteDel>11.587</twRouteDel><twTotDel>14.039</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.917</twSlack><twSrc BELType="FF">syncgen/CounterX_3_3</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>14.031</twTotPathDel><twClkSkew dest = "0.720" src = "0.737">0.017</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_3_3</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X9Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y38.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CounterX_3_4</twComp><twBEL>syncgen/CounterX_3_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y5.A4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.734</twDelInfo><twComp>CounterX_3_3</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y5.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_5_3</twComp><twBEL>tiles/tile16_shape0/Msub_n0057_Madd_xor&lt;0&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y22.B5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.904</twDelInfo><twComp>n0057&lt;4&gt;_2</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_34_17</twComp><twBEL>tiles/tile16_shape0/Msub_GND_120_o_GND_120_o_sub_31_OUT&lt;5:0&gt;_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y9.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.517</twDelInfo><twComp>GND_120_o_GND_120_o_sub_31_OUT&lt;5&gt;1_0</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y9.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_28_3</twComp><twBEL>R_inv115</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.586</twDelInfo><twComp>R_inv115</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/tile17_shape0/base/orient_reg[0]</twComp><twBEL>R_inv134</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>R_inv134</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/tile10_shape0/base/orient_reg[0]</twComp><twBEL>R_inv153</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.090</twDelInfo><twComp>R_inv153</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.098</twLogDel><twRouteDel>11.933</twRouteDel><twTotDel>14.031</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.981</twSlack><twSrc BELType="FF">syncgen/CounterX_2_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>13.974</twTotPathDel><twClkSkew dest = "0.198" src = "0.208">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_2_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X8Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CounterX_2_5</twComp><twBEL>syncgen/CounterX_2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y44.B6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.004</twDelInfo><twComp>CounterX_2_1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_22_15</twComp><twBEL>tiles/tile24_shape0/Msub_n0057_Madd_xor&lt;0&gt;31_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y19.B5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.888</twDelInfo><twComp>Msub_n0057_Madd_xor&lt;0&gt;31_2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_25_14</twComp><twBEL>R_inv182</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y19.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>R_inv182</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_25_14</twComp><twBEL>R_inv186</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>R_inv186</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_49_14</twComp><twBEL>R_inv188</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>R_inv188</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_49_14</twComp><twBEL>R_inv189</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.268</twDelInfo><twComp>R_inv189</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_28_13</twComp><twBEL>R_inv482_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.707</twDelInfo><twComp>N131</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>R_inv482_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N117</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.711</twLogDel><twRouteDel>11.263</twRouteDel><twTotDel>13.974</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.015</twSlack><twSrc BELType="FF">syncgen/CounterX_1_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>13.940</twTotPathDel><twClkSkew dest = "0.198" src = "0.208">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_1_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X9Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CounterX_1_4</twComp><twBEL>syncgen/CounterX_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y5.A5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.643</twDelInfo><twComp>CounterX_1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y5.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_5_3</twComp><twBEL>tiles/tile16_shape0/Msub_n0057_Madd_xor&lt;0&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y22.B5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.904</twDelInfo><twComp>n0057&lt;4&gt;_2</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_34_17</twComp><twBEL>tiles/tile16_shape0/Msub_GND_120_o_GND_120_o_sub_31_OUT&lt;5:0&gt;_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y9.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.517</twDelInfo><twComp>GND_120_o_GND_120_o_sub_31_OUT&lt;5&gt;1_0</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y9.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_28_3</twComp><twBEL>R_inv115</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.586</twDelInfo><twComp>R_inv115</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/tile17_shape0/base/orient_reg[0]</twComp><twBEL>R_inv134</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>R_inv134</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/tile10_shape0/base/orient_reg[0]</twComp><twBEL>R_inv153</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.090</twDelInfo><twComp>R_inv153</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.098</twLogDel><twRouteDel>11.842</twRouteDel><twTotDel>13.940</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.031</twSlack><twSrc BELType="FF">syncgen/CounterX_1_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>13.924</twTotPathDel><twClkSkew dest = "0.198" src = "0.208">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_1_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X9Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CounterX_1_4</twComp><twBEL>syncgen/CounterX_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y14.B5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.254</twDelInfo><twComp>CounterX_1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>bitmap_36_5</twComp><twBEL>tiles/tile19_shape0/Msub_n0057_Madd_xor&lt;0&gt;31_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y7.A5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.765</twDelInfo><twComp>Msub_n0057_Madd_xor&lt;0&gt;311_0</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>bitmap_3_16</twComp><twBEL>R_inv62</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y8.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.292</twDelInfo><twComp>R_inv62</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y8.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_5_16</twComp><twBEL>R_inv71_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y13.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.416</twDelInfo><twComp>N125</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_38_16</twComp><twBEL>R_inv71</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y16.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.375</twDelInfo><twComp>R_inv71</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/tile9_shape0/orient_reg_0</twComp><twBEL>R_inv97</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>R_inv97</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/tile10_shape0/base/orient_reg[0]</twComp><twBEL>R_inv153</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.090</twDelInfo><twComp>R_inv153</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.347</twLogDel><twRouteDel>11.577</twRouteDel><twTotDel>13.924</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.082</twSlack><twSrc BELType="FF">syncgen/CounterX_0_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>13.886</twTotPathDel><twClkSkew dest = "0.720" src = "0.717">-0.003</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_0_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X13Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X13Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CounterX_0_4</twComp><twBEL>syncgen/CounterX_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y9.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.886</twDelInfo><twComp>CounterX_0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_2_5</twComp><twBEL>tiles/tile19_shape0/Msub_n0057_Madd_xor&lt;0&gt;31_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y37.A4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">3.900</twDelInfo><twComp>Msub_n0057_Madd_xor&lt;0&gt;313</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_37_0</twComp><twBEL>R_inv229</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>R_inv229</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_38_0</twComp><twBEL>R_inv231</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y38.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>R_inv231</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_26_13</twComp><twBEL>R_inv244</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.006</twDelInfo><twComp>R_inv244</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_28_13</twComp><twBEL>R_inv482_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.707</twDelInfo><twComp>N131</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>R_inv482_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N117</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.357</twLogDel><twRouteDel>11.529</twRouteDel><twTotDel>13.886</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.106</twSlack><twSrc BELType="FF">syncgen/CounterX_2_2</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>13.849</twTotPathDel><twClkSkew dest = "0.198" src = "0.208">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_2_2</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X8Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CounterX_2_5</twComp><twBEL>syncgen/CounterX_2_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.905</twDelInfo><twComp>CounterX_2_2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_38_0</twComp><twBEL>tiles/tile18_shape0/Msub_n0056_Madd_xor&lt;0&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y12.A4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">2.683</twDelInfo><twComp>n0056[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>bitmap_42_16</twComp><twBEL>R_inv63</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y13.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>R_inv63</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_38_16</twComp><twBEL>R_inv71_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y13.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.057</twDelInfo><twComp>N126</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_38_16</twComp><twBEL>R_inv71</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y16.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.375</twDelInfo><twComp>R_inv71</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/tile9_shape0/orient_reg_0</twComp><twBEL>R_inv97</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>R_inv97</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/tile10_shape0/base/orient_reg[0]</twComp><twBEL>R_inv153</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.090</twDelInfo><twComp>R_inv153</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.447</twLogDel><twRouteDel>11.402</twRouteDel><twTotDel>13.849</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.129</twSlack><twSrc BELType="FF">syncgen/CounterX_3_3</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>13.819</twTotPathDel><twClkSkew dest = "0.720" src = "0.737">0.017</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_3_3</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X9Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y38.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CounterX_3_4</twComp><twBEL>syncgen/CounterX_3_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y5.A4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.734</twDelInfo><twComp>CounterX_3_3</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y5.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_5_3</twComp><twBEL>tiles/tile16_shape0/Msub_n0057_Madd_xor&lt;0&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y22.B5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.904</twDelInfo><twComp>n0057&lt;4&gt;_2</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_34_17</twComp><twBEL>tiles/tile16_shape0/Msub_GND_120_o_GND_120_o_sub_31_OUT&lt;5:0&gt;_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y6.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.581</twDelInfo><twComp>GND_120_o_GND_120_o_sub_31_OUT&lt;5&gt;1_0</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y6.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>bitmap_20_3</twComp><twBEL>R_inv108</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.314</twDelInfo><twComp>R_inv108</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/tile17_shape0/base/orient_reg[0]</twComp><twBEL>R_inv134</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>R_inv134</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/tile10_shape0/base/orient_reg[0]</twComp><twBEL>R_inv153</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.090</twDelInfo><twComp>R_inv153</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.094</twLogDel><twRouteDel>11.725</twRouteDel><twTotDel>13.819</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.203</twSlack><twSrc BELType="FF">syncgen/CounterX_1_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>13.752</twTotPathDel><twClkSkew dest = "0.198" src = "0.208">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_1_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X9Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CounterX_1_4</twComp><twBEL>syncgen/CounterX_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y9.B4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.752</twDelInfo><twComp>CounterX_1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_2_5</twComp><twBEL>tiles/tile19_shape0/Msub_n0057_Madd_xor&lt;0&gt;31_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y37.A4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">3.900</twDelInfo><twComp>Msub_n0057_Madd_xor&lt;0&gt;313</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_37_0</twComp><twBEL>R_inv229</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>R_inv229</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_38_0</twComp><twBEL>R_inv231</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y38.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>R_inv231</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_26_13</twComp><twBEL>R_inv244</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.006</twDelInfo><twComp>R_inv244</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_28_13</twComp><twBEL>R_inv482_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.707</twDelInfo><twComp>N131</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>R_inv482_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N117</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.357</twLogDel><twRouteDel>11.395</twRouteDel><twTotDel>13.752</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.206</twSlack><twSrc BELType="FF">syncgen/CounterX_2_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>13.749</twTotPathDel><twClkSkew dest = "0.198" src = "0.208">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_2_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X8Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CounterX_2_5</twComp><twBEL>syncgen/CounterX_2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.159</twDelInfo><twComp>CounterX_2_1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>R_inv311</twComp><twBEL>tiles/tile24_shape0/Msub_n0057_Madd_xor&lt;0&gt;31_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y21.A6</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">2.919</twDelInfo><twComp>Msub_n0057_Madd_xor&lt;0&gt;312_0</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_29_14</twComp><twBEL>R_inv175</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y23.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.245</twDelInfo><twComp>R_inv175</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_8_14</twComp><twBEL>R_inv176</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>R_inv176</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_49_14</twComp><twBEL>R_inv189</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.268</twDelInfo><twComp>R_inv189</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_28_13</twComp><twBEL>R_inv482_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.707</twDelInfo><twComp>N131</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>R_inv482_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N117</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.447</twLogDel><twRouteDel>11.302</twRouteDel><twTotDel>13.749</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.213</twSlack><twSrc BELType="FF">syncgen/CounterX_1_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>13.742</twTotPathDel><twClkSkew dest = "0.198" src = "0.208">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_1_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X9Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CounterX_1_4</twComp><twBEL>syncgen/CounterX_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y44.B5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>CounterX_1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_22_15</twComp><twBEL>tiles/tile24_shape0/Msub_n0057_Madd_xor&lt;0&gt;31_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.637</twDelInfo><twComp>Msub_n0057_Madd_xor&lt;0&gt;31_2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y21.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_34_14</twComp><twBEL>R_inv177</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y21.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.075</twDelInfo><twComp>R_inv177</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_34_14</twComp><twBEL>R_inv181</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>R_inv181</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_49_14</twComp><twBEL>R_inv189</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.268</twDelInfo><twComp>R_inv189</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_28_13</twComp><twBEL>R_inv482_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.707</twDelInfo><twComp>N131</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>R_inv482_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N117</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.357</twLogDel><twRouteDel>11.385</twRouteDel><twTotDel>13.742</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.227</twSlack><twSrc BELType="FF">syncgen/CounterX_1_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>13.728</twTotPathDel><twClkSkew dest = "0.198" src = "0.208">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_1_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X9Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CounterX_1_4</twComp><twBEL>syncgen/CounterX_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y5.A5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.643</twDelInfo><twComp>CounterX_1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y5.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_5_3</twComp><twBEL>tiles/tile16_shape0/Msub_n0057_Madd_xor&lt;0&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y22.B5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.904</twDelInfo><twComp>n0057&lt;4&gt;_2</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_34_17</twComp><twBEL>tiles/tile16_shape0/Msub_GND_120_o_GND_120_o_sub_31_OUT&lt;5:0&gt;_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y6.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.581</twDelInfo><twComp>GND_120_o_GND_120_o_sub_31_OUT&lt;5&gt;1_0</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y6.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>bitmap_20_3</twComp><twBEL>R_inv108</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.314</twDelInfo><twComp>R_inv108</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/tile17_shape0/base/orient_reg[0]</twComp><twBEL>R_inv134</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>R_inv134</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/tile10_shape0/base/orient_reg[0]</twComp><twBEL>R_inv153</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.090</twDelInfo><twComp>R_inv153</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.094</twLogDel><twRouteDel>11.634</twRouteDel><twTotDel>13.728</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.233</twSlack><twSrc BELType="FF">syncgen/CounterX_1_2</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>13.722</twTotPathDel><twClkSkew dest = "0.198" src = "0.208">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_1_2</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X9Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CounterX_1_4</twComp><twBEL>syncgen/CounterX_1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.724</twDelInfo><twComp>CounterX_1_2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_38_0</twComp><twBEL>tiles/tile18_shape0/Msub_n0056_Madd_xor&lt;0&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y7.A6</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">3.088</twDelInfo><twComp>n0056[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>bitmap_3_16</twComp><twBEL>R_inv62</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y8.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.292</twDelInfo><twComp>R_inv62</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y8.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_5_16</twComp><twBEL>R_inv71_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y13.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.416</twDelInfo><twComp>N125</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_38_16</twComp><twBEL>R_inv71</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y16.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.375</twDelInfo><twComp>R_inv71</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/tile9_shape0/orient_reg_0</twComp><twBEL>R_inv97</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>R_inv97</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/tile10_shape0/base/orient_reg[0]</twComp><twBEL>R_inv153</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.090</twDelInfo><twComp>R_inv153</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.352</twLogDel><twRouteDel>11.370</twRouteDel><twTotDel>13.722</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.324</twSlack><twSrc BELType="FF">syncgen/CounterX_4_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>13.654</twTotPathDel><twClkSkew dest = "0.720" src = "0.707">-0.013</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_4_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X13Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X13Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CounterX_4_4</twComp><twBEL>syncgen/CounterX_4_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y5.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.357</twDelInfo><twComp>CounterX_4_1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y5.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_5_3</twComp><twBEL>tiles/tile16_shape0/Msub_n0057_Madd_xor&lt;0&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y22.B5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.904</twDelInfo><twComp>n0057&lt;4&gt;_2</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_34_17</twComp><twBEL>tiles/tile16_shape0/Msub_GND_120_o_GND_120_o_sub_31_OUT&lt;5:0&gt;_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y9.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.517</twDelInfo><twComp>GND_120_o_GND_120_o_sub_31_OUT&lt;5&gt;1_0</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y9.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_28_3</twComp><twBEL>R_inv115</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.586</twDelInfo><twComp>R_inv115</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/tile17_shape0/base/orient_reg[0]</twComp><twBEL>R_inv134</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>R_inv134</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/tile10_shape0/base/orient_reg[0]</twComp><twBEL>R_inv153</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.090</twDelInfo><twComp>R_inv153</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.098</twLogDel><twRouteDel>11.556</twRouteDel><twTotDel>13.654</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.339</twSlack><twSrc BELType="FF">syncgen/CounterX_2_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>13.616</twTotPathDel><twClkSkew dest = "0.198" src = "0.208">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_2_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X8Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CounterX_2_5</twComp><twBEL>syncgen/CounterX_2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y5.A3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.224</twDelInfo><twComp>CounterX_2_1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y5.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_5_3</twComp><twBEL>tiles/tile16_shape0/Msub_n0057_Madd_xor&lt;0&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y22.B5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.904</twDelInfo><twComp>n0057&lt;4&gt;_2</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_34_17</twComp><twBEL>tiles/tile16_shape0/Msub_GND_120_o_GND_120_o_sub_31_OUT&lt;5:0&gt;_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y9.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.517</twDelInfo><twComp>GND_120_o_GND_120_o_sub_31_OUT&lt;5&gt;1_0</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y9.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bitmap_28_3</twComp><twBEL>R_inv115</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.586</twDelInfo><twComp>R_inv115</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/tile17_shape0/base/orient_reg[0]</twComp><twBEL>R_inv134</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>R_inv134</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/tile10_shape0/base/orient_reg[0]</twComp><twBEL>R_inv153</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.090</twDelInfo><twComp>R_inv153</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.193</twLogDel><twRouteDel>11.423</twRouteDel><twTotDel>13.616</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="66"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 25 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="67" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="tiles/tile19_shape0/base_Mram__n07871/CLKA" logResource="tiles/tile19_shape0/base_Mram__n07871/CLKA" locationPin="RAMB16_X1Y8.CLKA" clockNet="clk_BUFGP"/><twPinLimit anchorID="68" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="tiles/tile19_shape0/base_Mram__n07872/CLKAWRCLK" logResource="tiles/tile19_shape0/base_Mram__n07872/CLKAWRCLK" locationPin="RAMB8_X1Y6.CLKAWRCLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="69" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="tiles/tile3_shape0/base_Mram__n07871/CLKA" logResource="tiles/tile3_shape0/base_Mram__n07871/CLKA" locationPin="RAMB16_X0Y20.CLKA" clockNet="clk_BUFGP"/><twPinLimit anchorID="70" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="tiles/tile3_shape0/base_Mram__n07872/CLKAWRCLK" logResource="tiles/tile3_shape0/base_Mram__n07872/CLKAWRCLK" locationPin="RAMB8_X0Y19.CLKAWRCLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="71" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="tiles/tile5_shape0/base_Mram__n07871/CLKA" logResource="tiles/tile5_shape0/base_Mram__n07871/CLKA" locationPin="RAMB16_X1Y14.CLKA" clockNet="clk_BUFGP"/><twPinLimit anchorID="72" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="tiles/tile5_shape0/base_Mram__n07872/CLKAWRCLK" logResource="tiles/tile5_shape0/base_Mram__n07872/CLKAWRCLK" locationPin="RAMB8_X1Y13.CLKAWRCLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="73" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="tiles/tile6_shape0/base_Mram__n06071/CLKA" logResource="tiles/tile6_shape0/base_Mram__n06071/CLKA" locationPin="RAMB16_X1Y10.CLKA" clockNet="clk_BUFGP"/><twPinLimit anchorID="74" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="tiles/tile6_shape0/base_Mram__n06072/CLKAWRCLK" logResource="tiles/tile6_shape0/base_Mram__n06072/CLKAWRCLK" locationPin="RAMB8_X1Y12.CLKAWRCLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="75" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="tiles/tile13_shape0/base_Mram__n06071/CLKA" logResource="tiles/tile13_shape0/base_Mram__n06071/CLKA" locationPin="RAMB16_X1Y22.CLKA" clockNet="clk_BUFGP"/><twPinLimit anchorID="76" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="tiles/tile13_shape0/base_Mram__n06072/CLKAWRCLK" logResource="tiles/tile13_shape0/base_Mram__n06072/CLKAWRCLK" locationPin="RAMB8_X1Y24.CLKAWRCLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="77" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="tiles/tile14_shape0/base_Mram__n06071/CLKA" logResource="tiles/tile14_shape0/base_Mram__n06071/CLKA" locationPin="RAMB16_X0Y8.CLKA" clockNet="clk_BUFGP"/><twPinLimit anchorID="78" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="tiles/tile8_shape0/base_Mram__n06071/CLKA" logResource="tiles/tile8_shape0/base_Mram__n06071/CLKA" locationPin="RAMB16_X0Y4.CLKA" clockNet="clk_BUFGP"/><twPinLimit anchorID="79" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="tiles/tile14_shape0/base_Mram__n06072/CLKAWRCLK" logResource="tiles/tile14_shape0/base_Mram__n06072/CLKAWRCLK" locationPin="RAMB8_X0Y11.CLKAWRCLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="80" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="tiles/tile8_shape0/base_Mram__n06072/CLKAWRCLK" logResource="tiles/tile8_shape0/base_Mram__n06072/CLKAWRCLK" locationPin="RAMB8_X0Y6.CLKAWRCLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="81" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="tiles/tile9_shape0/base_Mram__n07871/CLKA" logResource="tiles/tile9_shape0/base_Mram__n07871/CLKA" locationPin="RAMB16_X1Y4.CLKA" clockNet="clk_BUFGP"/><twPinLimit anchorID="82" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="tiles/tile15_shape0/base_Mram__n07871/CLKA" logResource="tiles/tile15_shape0/base_Mram__n07871/CLKA" locationPin="RAMB16_X0Y26.CLKA" clockNet="clk_BUFGP"/><twPinLimit anchorID="83" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="tiles/tile9_shape0/base_Mram__n07872/CLKAWRCLK" logResource="tiles/tile9_shape0/base_Mram__n07872/CLKAWRCLK" locationPin="RAMB8_X1Y7.CLKAWRCLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="84" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="tiles/tile15_shape0/base_Mram__n07872/CLKAWRCLK" logResource="tiles/tile15_shape0/base_Mram__n07872/CLKAWRCLK" locationPin="RAMB8_X0Y24.CLKAWRCLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="85" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="tiles/tile24_shape0/base_Mram__n07871/CLKA" logResource="tiles/tile24_shape0/base_Mram__n07871/CLKA" locationPin="RAMB16_X0Y14.CLKA" clockNet="clk_BUFGP"/><twPinLimit anchorID="86" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="tiles/tile16_shape0/base_Mram__n07871/CLKA" logResource="tiles/tile16_shape0/base_Mram__n07871/CLKA" locationPin="RAMB16_X1Y2.CLKA" clockNet="clk_BUFGP"/><twPinLimit anchorID="87" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="tiles/tile24_shape0/base_Mram__n07872/CLKAWRCLK" logResource="tiles/tile24_shape0/base_Mram__n07872/CLKAWRCLK" locationPin="RAMB8_X0Y13.CLKAWRCLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="88" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="tiles/tile16_shape0/base_Mram__n07872/CLKAWRCLK" logResource="tiles/tile16_shape0/base_Mram__n07872/CLKAWRCLK" locationPin="RAMB8_X1Y1.CLKAWRCLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="89" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="tiles/tile25_shape0/base_Mram__n07871/CLKA" logResource="tiles/tile25_shape0/base_Mram__n07871/CLKA" locationPin="RAMB16_X0Y16.CLKA" clockNet="clk_BUFGP"/><twPinLimit anchorID="90" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="tiles/tile25_shape0/base_Mram__n07872/CLKAWRCLK" logResource="tiles/tile25_shape0/base_Mram__n07872/CLKAWRCLK" locationPin="RAMB8_X0Y18.CLKAWRCLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="91" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="tiles/tile1_shape0/base_Mram__n07871/CLKA" logResource="tiles/tile1_shape0/base_Mram__n07871/CLKA" locationPin="RAMB16_X1Y16.CLKA" clockNet="clk_BUFGP"/><twPinLimit anchorID="92" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="tiles/tile1_shape0/base_Mram__n07872/CLKAWRCLK" logResource="tiles/tile1_shape0/base_Mram__n07872/CLKAWRCLK" locationPin="RAMB8_X1Y19.CLKAWRCLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="93" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="tiles/tile18_shape0/base_Mram__n06071/CLKA" logResource="tiles/tile18_shape0/base_Mram__n06071/CLKA" locationPin="RAMB16_X1Y20.CLKA" clockNet="clk_BUFGP"/><twPinLimit anchorID="94" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="tiles/tile18_shape0/base_Mram__n06072/CLKAWRCLK" logResource="tiles/tile18_shape0/base_Mram__n06072/CLKAWRCLK" locationPin="RAMB8_X1Y18.CLKAWRCLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="95" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="tiles/tile2_shape0/base_Mram__n07871/CLKA" logResource="tiles/tile2_shape0/base_Mram__n07871/CLKA" locationPin="RAMB16_X0Y22.CLKA" clockNet="clk_BUFGP"/><twPinLimit anchorID="96" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="tiles/tile2_shape0/base_Mram__n07872/CLKAWRCLK" logResource="tiles/tile2_shape0/base_Mram__n07872/CLKAWRCLK" locationPin="RAMB8_X0Y25.CLKAWRCLK" clockNet="clk_BUFGP"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="97">0</twUnmetConstCnt><twDataSheet anchorID="98" twNameLen="15"><twClk2SUList anchorID="99" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>15.043</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="100"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>39372</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>6138</twConnCnt></twConstCov><twStats anchorID="101"><twMinPer>15.043</twMinPer><twFootnote number="1" /><twMaxFreq>66.476</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Dec 08 06:11:27 2017 </twTimestamp></twFoot><twClientInfo anchorID="102"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 196 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
