

================================================================
== Vitis HLS Report for 'lz4CompressPart1_4096_1_s'
================================================================
* Date:           Sat Nov  1 14:11:35 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  15.00 ns|  9.735 ns|     1.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                        |                                             |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                        Instance                        |                    Module                   |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138  |lz4CompressPart1_4096_1_Pipeline_lz4_divide  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     84|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     169|    326|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    167|    -|
|Register         |        -|    -|     136|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     305|    577|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+
    |                        Instance                        |                    Module                   | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+
    |grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138  |lz4CompressPart1_4096_1_Pipeline_lz4_divide  |        0|   0|  169|  326|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                   |                                             |        0|   0|  169|  326|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |sub_fu_159_p2                   |         +|   0|  0|  39|          32|           2|
    |ap_block_state4                 |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op31_write_state4  |       and|   0|  0|   2|           1|           1|
    |icmp_ln51_fu_153_p2             |      icmp|   0|  0|  39|          32|           1|
    |ap_block_state1                 |        or|   0|  0|   2|           1|           1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  84|          67|           6|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  25|          5|    1|          5|
    |ap_done                                    |   9|          2|    1|          2|
    |ap_phi_mux_lit_count_flag_1_phi_fu_130_p4  |  14|          3|   32|         96|
    |ap_phi_mux_lit_count_flag_phi_fu_120_p4    |  14|          3|   32|         96|
    |ap_phi_mux_tmpValue_1_phi_fu_109_p4        |  14|          3|   64|        192|
    |boosterStream_blk_n                        |   9|          2|    1|          2|
    |boosterStream_read                         |  14|          3|    1|          3|
    |input_size_blk_n                           |   9|          2|    1|          2|
    |input_size_c_blk_n                         |   9|          2|    1|          2|
    |lenOffset_Stream_blk_n                     |   9|          2|    1|          2|
    |lenOffset_Stream_din                       |   9|          2|   64|        128|
    |lenOffset_Stream_write                     |  14|          3|    1|          3|
    |max_lit_limit                              |   9|          2|   32|         64|
    |real_start                                 |   9|          2|    1|          2|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 167|         36|  233|        599|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                            |   4|   0|    4|          0|
    |ap_done_reg                                                          |   1|   0|    1|          0|
    |boosterStream_read_reg_236                                           |  32|   0|   32|          0|
    |grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln51_reg_232                                                    |   1|   0|    1|          0|
    |input_size_4_reg_226                                                 |  32|   0|   32|          0|
    |max_lit_limit_preg                                                   |  32|   0|   32|          0|
    |start_once_reg                                                       |   1|   0|    1|          0|
    |sub_reg_241                                                          |  32|   0|   32|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                | 136|   0|  136|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+---------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+---------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  lz4CompressPart1<4096, 1>|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  lz4CompressPart1<4096, 1>|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  lz4CompressPart1<4096, 1>|  return value|
|start_full_n                     |   in|    1|  ap_ctrl_hs|  lz4CompressPart1<4096, 1>|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  lz4CompressPart1<4096, 1>|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|  lz4CompressPart1<4096, 1>|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  lz4CompressPart1<4096, 1>|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  lz4CompressPart1<4096, 1>|  return value|
|start_out                        |  out|    1|  ap_ctrl_hs|  lz4CompressPart1<4096, 1>|  return value|
|start_write                      |  out|    1|  ap_ctrl_hs|  lz4CompressPart1<4096, 1>|  return value|
|boosterStream_dout               |   in|   32|     ap_fifo|              boosterStream|       pointer|
|boosterStream_empty_n            |   in|    1|     ap_fifo|              boosterStream|       pointer|
|boosterStream_read               |  out|    1|     ap_fifo|              boosterStream|       pointer|
|boosterStream_num_data_valid     |   in|    4|     ap_fifo|              boosterStream|       pointer|
|boosterStream_fifo_cap           |   in|    4|     ap_fifo|              boosterStream|       pointer|
|lit_outStream_din                |  out|    8|     ap_fifo|              lit_outStream|       pointer|
|lit_outStream_full_n             |   in|    1|     ap_fifo|              lit_outStream|       pointer|
|lit_outStream_write              |  out|    1|     ap_fifo|              lit_outStream|       pointer|
|lit_outStream_num_data_valid     |   in|   13|     ap_fifo|              lit_outStream|       pointer|
|lit_outStream_fifo_cap           |   in|   13|     ap_fifo|              lit_outStream|       pointer|
|lenOffset_Stream_din             |  out|   64|     ap_fifo|           lenOffset_Stream|       pointer|
|lenOffset_Stream_full_n          |   in|    1|     ap_fifo|           lenOffset_Stream|       pointer|
|lenOffset_Stream_write           |  out|    1|     ap_fifo|           lenOffset_Stream|       pointer|
|lenOffset_Stream_num_data_valid  |   in|    6|     ap_fifo|           lenOffset_Stream|       pointer|
|lenOffset_Stream_fifo_cap        |   in|    6|     ap_fifo|           lenOffset_Stream|       pointer|
|input_size_dout                  |   in|   32|     ap_fifo|                 input_size|       pointer|
|input_size_empty_n               |   in|    1|     ap_fifo|                 input_size|       pointer|
|input_size_read                  |  out|    1|     ap_fifo|                 input_size|       pointer|
|input_size_num_data_valid        |   in|    3|     ap_fifo|                 input_size|       pointer|
|input_size_fifo_cap              |   in|    3|     ap_fifo|                 input_size|       pointer|
|max_lit_limit                    |  out|   32|      ap_vld|              max_lit_limit|       pointer|
|max_lit_limit_ap_vld             |  out|    1|      ap_vld|              max_lit_limit|       pointer|
|input_size_c_din                 |  out|   32|     ap_fifo|               input_size_c|       pointer|
|input_size_c_full_n              |   in|    1|     ap_fifo|               input_size_c|       pointer|
|input_size_c_write               |  out|    1|     ap_fifo|               input_size_c|       pointer|
|input_size_c_num_data_valid      |   in|    3|     ap_fifo|               input_size_c|       pointer|
|input_size_c_fifo_cap            |   in|    3|     ap_fifo|               input_size_c|       pointer|
+---------------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 4 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 9.73>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%lit_count_flag_loc = alloca i64 1"   --->   Operation 5 'alloca' 'lit_count_flag_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%lit_count_loc = alloca i64 1"   --->   Operation 6 'alloca' 'lit_count_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] ( I:3.63ns O:3.63ns )   --->   "%input_size_4 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %input_size"   --->   Operation 8 'read' 'input_size_4' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] ( I:3.63ns O:3.63ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %input_size_c, i32 %input_size_4"   --->   Operation 10 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %lenOffset_Stream, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %boosterStream, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %lenOffset_Stream, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %lit_outStream, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %boosterStream, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.55ns)   --->   "%icmp_ln51 = icmp_eq  i32 %input_size_4, i32 0" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:51]   --->   Operation 16 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %if.end, void %return" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:51]   --->   Operation 17 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] ( I:3.54ns O:3.54ns )   --->   "%boosterStream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %boosterStream" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:57]   --->   Operation 18 'read' 'boosterStream_read' <Predicate = (!icmp_ln51)> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>

State 2 <SV = 1> <Delay = 4.14>
ST_2 : Operation 19 [1/1] (2.55ns)   --->   "%sub = add i32 %input_size_4, i32 4294967295"   --->   Operation 19 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%fence_ln59 = fence void @_ssdm_op_Fence, i32 %input_size, i32 %input_size_c, i32 %boosterStream, i32 4294967295, i32 %boosterStream, i64 %lenOffset_Stream, i8 %lit_outStream" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:59]   --->   Operation 20 'fence' 'fence_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (1.58ns)   --->   "%call_ln57 = call void @lz4CompressPart1<4096, 1>_Pipeline_lz4_divide, i32 %boosterStream_read, i32 %input_size_4, i64 %lenOffset_Stream, i32 %sub, i32 %boosterStream, i8 %lit_outStream, i32 %lit_count_loc, i32 %lit_count_flag_loc" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:57]   --->   Operation 21 'call' 'call_ln57' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 22 [1/2] (4.14ns)   --->   "%call_ln57 = call void @lz4CompressPart1<4096, 1>_Pipeline_lz4_divide, i32 %boosterStream_read, i32 %input_size_4, i64 %lenOffset_Stream, i32 %sub, i32 %boosterStream, i8 %lit_outStream, i32 %lit_count_loc, i32 %lit_count_flag_loc" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:57]   --->   Operation 22 'call' 'call_ln57' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 7.86>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%fence_ln88 = fence void @_ssdm_op_Fence, i32 %boosterStream, i64 %lenOffset_Stream, i8 %lit_outStream, i32 4294967295, i64 %lenOffset_Stream" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:88]   --->   Operation 23 'fence' 'fence_ln88' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%lit_count_loc_load = load i32 %lit_count_loc"   --->   Operation 24 'load' 'lit_count_loc_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%lit_count_flag_loc_load = load i32 %lit_count_flag_loc"   --->   Operation 25 'load' 'lit_count_flag_loc_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (2.55ns)   --->   "%switch_ln88 = switch i32 %lit_count_loc_load, void %if.else48, i32 0, void %if.end54, i32 4096, void %if.end53" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:88]   --->   Operation 26 'switch' 'switch_ln88' <Predicate = (!icmp_ln51)> <Delay = 2.55>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%tmpValue = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %lit_count_loc_load, i32 0" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:97]   --->   Operation 27 'bitconcatenate' 'tmpValue' <Predicate = (!icmp_ln51 & lit_count_loc_load != 0 & lit_count_loc_load != 4096)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end53"   --->   Operation 28 'br' 'br_ln0' <Predicate = (!icmp_ln51 & lit_count_loc_load != 0 & lit_count_loc_load != 4096)> <Delay = 1.58>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%tmpValue_1 = phi i64 %tmpValue, void %if.else48, i64 17592236966665, void %if.end"   --->   Operation 29 'phi' 'tmpValue_1' <Predicate = (!icmp_ln51 & lit_count_loc_load != 0)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%lit_count_flag = phi i32 %lit_count_flag_loc_load, void %if.else48, i32 1, void %if.end"   --->   Operation 30 'phi' 'lit_count_flag' <Predicate = (!icmp_ln51 & lit_count_loc_load != 0)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] ( I:3.72ns O:3.72ns )   --->   "%write_ln99 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %lenOffset_Stream, i64 %tmpValue_1" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:99]   --->   Operation 31 'write' 'write_ln99' <Predicate = (!icmp_ln51 & lit_count_loc_load != 0)> <Delay = 3.72> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 32> <FIFO>
ST_4 : Operation 32 [1/1] (1.58ns)   --->   "%br_ln100 = br void %if.end54" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:100]   --->   Operation 32 'br' 'br_ln100' <Predicate = (!icmp_ln51 & lit_count_loc_load != 0)> <Delay = 1.58>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%lit_count_flag_1 = phi i32 %lit_count_flag, void %if.end53, i32 %lit_count_flag_loc_load, void %if.end"   --->   Operation 33 'phi' 'lit_count_flag_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln101 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_lit_limit, i32 %lit_count_flag_1" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:101]   --->   Operation 34 'write' 'write_ln101' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln102 = br void %return" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:102]   --->   Operation 35 'br' 'br_ln102' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln102 = ret" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:102]   --->   Operation 36 'ret' 'ret_ln102' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ boosterStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lit_outStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lenOffset_Stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_size]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ max_lit_limit]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ input_size_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lit_count_flag_loc      (alloca        ) [ 00111]
lit_count_loc           (alloca        ) [ 00111]
specinterface_ln0       (specinterface ) [ 00000]
input_size_4            (read          ) [ 00110]
specinterface_ln0       (specinterface ) [ 00000]
write_ln0               (write         ) [ 00000]
specmemcore_ln0         (specmemcore   ) [ 00000]
specmemcore_ln0         (specmemcore   ) [ 00000]
specinterface_ln0       (specinterface ) [ 00000]
specinterface_ln0       (specinterface ) [ 00000]
specinterface_ln0       (specinterface ) [ 00000]
icmp_ln51               (icmp          ) [ 01111]
br_ln51                 (br            ) [ 00000]
boosterStream_read      (read          ) [ 00110]
sub                     (add           ) [ 00010]
fence_ln59              (fence         ) [ 00000]
call_ln57               (call          ) [ 00000]
fence_ln88              (fence         ) [ 00000]
lit_count_loc_load      (load          ) [ 00001]
lit_count_flag_loc_load (load          ) [ 00000]
switch_ln88             (switch        ) [ 00000]
tmpValue                (bitconcatenate) [ 00000]
br_ln0                  (br            ) [ 00000]
tmpValue_1              (phi           ) [ 00000]
lit_count_flag          (phi           ) [ 00000]
write_ln99              (write         ) [ 00000]
br_ln100                (br            ) [ 00000]
lit_count_flag_1        (phi           ) [ 00000]
write_ln101             (write         ) [ 00000]
br_ln102                (br            ) [ 00000]
ret_ln102               (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="boosterStream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boosterStream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lit_outStream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lit_outStream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lenOffset_Stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lenOffset_Stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_size">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_size"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="max_lit_limit">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_lit_limit"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_size_c">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_size_c"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Fence"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lz4CompressPart1<4096, 1>_Pipeline_lz4_divide"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="lit_count_flag_loc_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lit_count_flag_loc/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="lit_count_loc_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lit_count_loc/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="input_size_4_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_size_4/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln0_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="32" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="boosterStream_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boosterStream_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln99_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="0" index="2" bw="64" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln99/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="write_ln101_write_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="0" index="2" bw="32" slack="0"/>
<pin id="103" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln101/4 "/>
</bind>
</comp>

<comp id="106" class="1005" name="tmpValue_1_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="108" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmpValue_1 (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="tmpValue_1_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="64" slack="0"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="46" slack="0"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmpValue_1/4 "/>
</bind>
</comp>

<comp id="117" class="1005" name="lit_count_flag_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="119" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="lit_count_flag (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="lit_count_flag_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lit_count_flag/4 "/>
</bind>
</comp>

<comp id="127" class="1005" name="lit_count_flag_1_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="129" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="lit_count_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="lit_count_flag_1_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="32" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lit_count_flag_1/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="1"/>
<pin id="141" dir="0" index="2" bw="32" slack="1"/>
<pin id="142" dir="0" index="3" bw="64" slack="0"/>
<pin id="143" dir="0" index="4" bw="32" slack="0"/>
<pin id="144" dir="0" index="5" bw="32" slack="0"/>
<pin id="145" dir="0" index="6" bw="8" slack="0"/>
<pin id="146" dir="0" index="7" bw="32" slack="1"/>
<pin id="147" dir="0" index="8" bw="32" slack="1"/>
<pin id="148" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln57/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="icmp_ln51_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="sub_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="fence_ln59_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="0" index="2" bw="32" slack="0"/>
<pin id="169" dir="0" index="3" bw="32" slack="0"/>
<pin id="170" dir="0" index="4" bw="1" slack="0"/>
<pin id="171" dir="0" index="5" bw="32" slack="0"/>
<pin id="172" dir="0" index="6" bw="64" slack="0"/>
<pin id="173" dir="0" index="7" bw="8" slack="0"/>
<pin id="174" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fence(30) " fcode="fence"/>
<opset="fence_ln59/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="fence_ln88_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="0" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="0" index="2" bw="64" slack="0"/>
<pin id="187" dir="0" index="3" bw="8" slack="0"/>
<pin id="188" dir="0" index="4" bw="1" slack="0"/>
<pin id="189" dir="0" index="5" bw="64" slack="0"/>
<pin id="190" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fence(30) " fcode="fence"/>
<opset="fence_ln88/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="lit_count_loc_load_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="3"/>
<pin id="199" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lit_count_loc_load/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="lit_count_flag_loc_load_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="3"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lit_count_flag_loc_load/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmpValue_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="0" index="2" bw="1" slack="0"/>
<pin id="209" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmpValue/4 "/>
</bind>
</comp>

<comp id="214" class="1005" name="lit_count_flag_loc_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lit_count_flag_loc "/>
</bind>
</comp>

<comp id="220" class="1005" name="lit_count_loc_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lit_count_loc "/>
</bind>
</comp>

<comp id="226" class="1005" name="input_size_4_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_size_4 "/>
</bind>
</comp>

<comp id="232" class="1005" name="icmp_ln51_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="3"/>
<pin id="234" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln51 "/>
</bind>
</comp>

<comp id="236" class="1005" name="boosterStream_read_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="1"/>
<pin id="238" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="boosterStream_read "/>
</bind>
</comp>

<comp id="241" class="1005" name="sub_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="30" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="32" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="72" pin="2"/><net_sink comp="78" pin=2"/></net>

<net id="90"><net_src comp="46" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="60" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="62" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="115"><net_src comp="56" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="116"><net_src comp="109" pin="4"/><net_sink comp="92" pin=2"/></net>

<net id="126"><net_src comp="58" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="136"><net_src comp="120" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="130" pin="4"/><net_sink comp="99" pin=2"/></net>

<net id="149"><net_src comp="50" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="150"><net_src comp="4" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="138" pin=5"/></net>

<net id="152"><net_src comp="2" pin="0"/><net_sink comp="138" pin=6"/></net>

<net id="157"><net_src comp="72" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="18" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="28" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="164"><net_src comp="159" pin="2"/><net_sink comp="138" pin=4"/></net>

<net id="175"><net_src comp="48" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="6" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="10" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="178"><net_src comp="0" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="179"><net_src comp="28" pin="0"/><net_sink comp="165" pin=4"/></net>

<net id="180"><net_src comp="0" pin="0"/><net_sink comp="165" pin=5"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="165" pin=6"/></net>

<net id="182"><net_src comp="2" pin="0"/><net_sink comp="165" pin=7"/></net>

<net id="191"><net_src comp="48" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="0" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="194"><net_src comp="2" pin="0"/><net_sink comp="183" pin=3"/></net>

<net id="195"><net_src comp="28" pin="0"/><net_sink comp="183" pin=4"/></net>

<net id="196"><net_src comp="4" pin="0"/><net_sink comp="183" pin=5"/></net>

<net id="203"><net_src comp="200" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="210"><net_src comp="54" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="197" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="18" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="213"><net_src comp="205" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="217"><net_src comp="64" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="138" pin=8"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="223"><net_src comp="68" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="138" pin=7"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="229"><net_src comp="72" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="235"><net_src comp="153" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="86" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="244"><net_src comp="159" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="138" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: boosterStream | {}
	Port: lit_outStream | {2 3 }
	Port: lenOffset_Stream | {2 3 4 }
	Port: input_size | {}
	Port: max_lit_limit | {4 }
	Port: input_size_c | {1 }
 - Input state : 
	Port: lz4CompressPart1<4096, 1> : boosterStream | {1 2 3 }
	Port: lz4CompressPart1<4096, 1> : input_size | {1 }
	Port: lz4CompressPart1<4096, 1> : max_lit_limit | {}
  - Chain level:
	State 1
		br_ln51 : 1
	State 2
		call_ln57 : 1
	State 3
	State 4
		switch_ln88 : 1
		tmpValue : 1
		tmpValue_1 : 2
		lit_count_flag : 2
		write_ln99 : 3
		lit_count_flag_1 : 3
		write_ln101 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------|---------|---------|
| Operation|                     Functional Unit                    |    FF   |   LUT   |
|----------|--------------------------------------------------------|---------|---------|
|   call   | grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138 |   258   |   221   |
|----------|--------------------------------------------------------|---------|---------|
|   icmp   |                    icmp_ln51_fu_153                    |    0    |    39   |
|----------|--------------------------------------------------------|---------|---------|
|    add   |                       sub_fu_159                       |    0    |    39   |
|----------|--------------------------------------------------------|---------|---------|
|   read   |                 input_size_4_read_fu_72                |    0    |    0    |
|          |              boosterStream_read_read_fu_86             |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|
|          |                  write_ln0_write_fu_78                 |    0    |    0    |
|   write  |                 write_ln99_write_fu_92                 |    0    |    0    |
|          |                 write_ln101_write_fu_99                |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|
|   fence  |                    fence_ln59_fu_165                   |    0    |    0    |
|          |                    fence_ln88_fu_183                   |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|
|bitconcatenate|                     tmpValue_fu_205                    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|
|   Total  |                                                        |   258   |   299   |
|----------|--------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|boosterStream_read_reg_236|   32   |
|     icmp_ln51_reg_232    |    1   |
|   input_size_4_reg_226   |   32   |
| lit_count_flag_1_reg_127 |   32   |
|lit_count_flag_loc_reg_214|   32   |
|  lit_count_flag_reg_117  |   32   |
|   lit_count_loc_reg_220  |   32   |
|        sub_reg_241       |   32   |
|    tmpValue_1_reg_106    |   64   |
+--------------------------+--------+
|           Total          |   289  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                          Comp                          |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|--------------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138 |  p4  |   2  |  32  |   64   ||    0    ||    9    |
|--------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                          Total                         |      |      |      |   64   ||  1.588  ||    0    ||    9    |
|--------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   258  |   299  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   289  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   547  |   308  |
+-----------+--------+--------+--------+
