;redcode
;assert 1
	SPL 0, #-2
	SUB #10, <462
	MOV -817, <-32
	MOV -11, <-20
	SLT -721, 201
	MOV @-1, <-20
	DJN -1, @-20
	JMP -7, @-20
	SUB @127, 106
	JMN 0, #2
	SLT 10, 9
	SUB -0, -0
	SUB -0, -0
	SUB -0, -0
	SUB -0, -0
	SUB -0, -0
	SLT 10, 9
	JMP -7, @-20
	MOV -817, <-32
	ADD @20, @10
	SUB -1, 46
	SUB 1, @21
	JMZ @201, 100
	SUB 1, @21
	JMN 0, #2
	SUB 1, @21
	SLT 10, 9
	SUB 100, 300
	ADD -1, <-20
	SLT 10, 9
	SPL 100, 96
	CMP @-12, -10
	SPL 100, 91
	ADD @-120, @10
	CMP @-12, -10
	SLT 1, <-701
	SPL -1, 46
	CMP -1, 56
	MOV -717, <-32
	SUB #10, <462
	SLT 271, <60
	SUB #10, <462
	CMP #10, <-562
	CMP #10, <-562
	SLT 271, @60
	MOV -817, <-32
	MOV -717, <-32
	MOV -817, <-32
	SPL 100, 91
	SPL 0, #-2
	SUB #10, <462
	MOV -817, <-32
