I0114 00:26:41.963 tapa.util:184] logging level set to INFO
I0114 00:26:41.963 tapa.tapac:514] running translated command: `tapa dse-floorplan --input=gating-net-spatial-kernel.cpp --top=gating_net --platform=xilinx_u280_xdma_201920_3 --connectivity=hbm_config_spatial.ini --enable-synth-util --enable-hbm-binding-adjustment --max-parallel-synth-jobs=16 --floorplan-output=build/solver.tcl --output=build/solver.xilinx_u280_xdma_201920_3.hw.xo --bitstream-script=build/solver.xilinx_u280_xdma_201920_3.hw_generate_bitstream.sh`
I0114 00:26:41.965 tapa.util:184] logging level set to INFO
I0114 00:26:41.965 tapa.tapa:54] tapa version: 0.0.20240301.1
I0114 00:26:41.965 tapa.tapa:58] Python recursion limit set to 3000
I0114 00:26:41.967 tapa.steps.dse:98] 
I0114 00:26:41.967 tapa.steps.dse:99] --------------------------------------------------------------------------------
I0114 00:26:41.967 tapa.steps.dse:100] DSE preparation: synthesize each task into RTL
I0114 00:26:41.967 tapa.steps.dse:101] --------------------------------------------------------------------------------
I0114 00:26:41.967 tapa.steps.dse:102] 
I0114 00:26:44.727 tapa.steps.analyze:151] added vendor include path `/mnt/software/xilinx/Vitis_HLS/2021.2/include`
I0114 00:26:44.727 tapa.steps.analyze:248] Running tapacc command: /usr/local/bin/tapacc /home/yingqi/repo/LLM-InTRRA/benchmark/gating-net/spatial/work.out/csynth/flatten/flatten-d005528b-gating-net-spatial-kernel.cpp -top gating_net -- -std=c++17 -I /usr/local/lib/python3.10/dist-packages/tapa/../../../src -isystem /mnt/software/xilinx/Vitis_HLS/2021.2/include -stdlib=libc++ -isystem /usr/lib/llvm-17/include/c++/v1/ -isystem /usr/include/clang/17/include/ -isystem /usr/lib/clang/17/include/
I0114 00:26:59.059 tapa.steps.common:92] writing TAPA graph to json `/home/yingqi/repo/LLM-InTRRA/benchmark/gating-net/spatial/work.out/csynth/graph.json`.
I0114 00:26:59.061 tapa.steps.common:92] writing TAPA settings to json `/home/yingqi/repo/LLM-InTRRA/benchmark/gating-net/spatial/work.out/csynth/settings.json`.
I0114 00:27:00.707 tapa.steps.common:46] reusing TAPA settings from upstream flows.
I0114 00:27:00.747 tapa.core:182] extracting HLS C++ files
I0114 00:27:00.763 tapa.core:214] running HLS
I0114 00:27:00.767 tapa.core:260] spawn 15 workers for parallel HLS synthesis of the tasks
I0114 00:36:43.452 tapa.core:275] extracting RTL files
I0114 00:36:44.218 tapa.core:306] parsing RTL files and populating tasks
D0114 00:36:45.101 tapa.core:315] parsing down_projection
D0114 00:36:45.104 tapa.core:319] populating down_projection
D0114 00:36:45.118 tapa.core:315] parsing measure_cycle
D0114 00:36:45.123 tapa.core:319] populating measure_cycle
D0114 00:36:45.123 tapa.core:315] parsing multiply_up_gate
D0114 00:36:45.124 tapa.core:319] populating multiply_up_gate
D0114 00:36:45.124 tapa.core:315] parsing projection
D0114 00:36:45.127 tapa.core:319] populating projection
D0114 00:36:45.127 tapa.core:315] parsing read_input
D0114 00:36:45.129 tapa.core:319] populating read_input
D0114 00:36:45.129 tapa.core:315] parsing read_weight
D0114 00:36:45.130 tapa.core:319] populating read_weight
D0114 00:36:45.130 tapa.core:315] parsing silu
D0114 00:36:45.132 tapa.core:319] populating silu
D0114 00:36:45.132 tapa.core:315] parsing write_output
D0114 00:36:45.134 tapa.core:319] populating write_output
D0114 00:36:45.134 tapa.core:315] parsing gating_net
D0114 00:36:45.135 tapa.core:319] populating gating_net
D0114 00:36:45.135 tapa.task:149] mmap argument 'gating_net.cycle_count' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'measure_cycle_0.cycle_count'
D0114 00:36:45.135 tapa.task:149] mmap argument 'gating_net.input_up' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_input_0.vec'
D0114 00:36:45.135 tapa.task:149] mmap argument 'gating_net.input_gate' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_input_1.vec'
D0114 00:36:45.136 tapa.task:149] mmap argument 'gating_net.W_up' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_weight_0.vec'
D0114 00:36:45.136 tapa.task:149] mmap argument 'gating_net.W_gate' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_weight_1.vec'
D0114 00:36:45.136 tapa.task:149] mmap argument 'gating_net.W_down' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_weight_2.vec'
D0114 00:36:45.136 tapa.task:149] mmap argument 'gating_net.top_output' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'write_output_0.output_mtx'
I0114 00:36:45.136 tapa.core:323] instrumenting upper-level RTL
I0114 00:36:45.136 tapa.steps.common:92] writing TAPA settings to json `/home/yingqi/repo/LLM-InTRRA/benchmark/gating-net/spatial/work.out/csynth/settings.json`.
I0114 00:36:45.195 tapa.steps.dse:98] 
I0114 00:36:45.195 tapa.steps.dse:99] --------------------------------------------------------------------------------
I0114 00:36:45.195 tapa.steps.dse:100] Start generating design point 1 with --max-slr-width-limit 15000
I0114 00:36:45.195 tapa.steps.dse:101] --------------------------------------------------------------------------------
I0114 00:36:45.195 tapa.steps.dse:102] 
I0114 00:36:45.761 tapa.steps.common:46] reusing TAPA settings from upstream flows.
W0114 00:36:45.761 tapa.steps.optimize:151] HBM port binding adjustment is enabled. The final binding may be different from hbm_config_spatial.ini
I0114 00:36:45.761 tapa.floorplan:437] generating post-synthesis resource utilization reports
I0114 00:36:45.761 tapa.floorplan:438] this step runs logic synthesis of each task for accurate area info, it may take a while
I0114 00:36:45.764 tapa.floorplan:442] spawn 15 workers for parallel logic synthesis. use --max-parallel-synth-jobs to enable more workers.
D0114 00:36:45.764 tapa.floorplan:408] synthesizing read_weight
D0114 00:36:45.764 tapa.floorplan:408] synthesizing measure_cycle
D0114 00:36:45.764 tapa.floorplan:408] synthesizing projection
D0114 00:36:45.765 tapa.floorplan:408] synthesizing down_projection
D0114 00:36:45.765 tapa.floorplan:408] synthesizing silu
D0114 00:36:45.765 tapa.floorplan:408] synthesizing read_input
D0114 00:36:45.765 tapa.floorplan:408] synthesizing write_output
D0114 00:36:45.766 tapa.floorplan:408] synthesizing multiply_up_gate
I0114 00:39:53.956 tapa.core:358] Running floorplanning
W0114 00:39:53.958 tapa.task_graph:75] cycle_count is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
W0114 00:39:53.958 tapa.task_graph:75] input_up is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
W0114 00:39:53.958 tapa.task_graph:75] input_gate is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
W0114 00:39:53.958 tapa.task_graph:75] W_up is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
W0114 00:39:53.958 tapa.task_graph:75] W_gate is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
W0114 00:39:53.958 tapa.task_graph:75] W_down is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
W0114 00:39:53.958 tapa.task_graph:75] top_output is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
D0114 00:39:53.958 tapa.task_graph:157] area of down_projection: {'BRAM': 928, 'DSP': 32, 'FF': 1361, 'LUT': 11253, 'URAM': 0}
D0114 00:39:53.958 tapa.task_graph:157] area of measure_cycle: {'BRAM': 1, 'DSP': 0, 'FF': 894, 'LUT': 505, 'URAM': 0}
D0114 00:39:53.959 tapa.task_graph:157] area of multiply_up_gate: {'BRAM': 0, 'DSP': 1, 'FF': 30, 'LUT': 46, 'URAM': 0}
D0114 00:39:53.959 tapa.task_graph:157] area of projection: {'BRAM': 0, 'DSP': 37, 'FF': 18633, 'LUT': 39177, 'URAM': 0}
D0114 00:39:53.959 tapa.task_graph:157] area of projection: {'BRAM': 0, 'DSP': 37, 'FF': 18633, 'LUT': 39177, 'URAM': 0}
D0114 00:39:53.959 tapa.task_graph:157] area of read_input: {'BRAM': 0, 'DSP': 0, 'FF': 584, 'LUT': 71, 'URAM': 0}
D0114 00:39:53.959 tapa.task_graph:157] area of read_input: {'BRAM': 0, 'DSP': 0, 'FF': 584, 'LUT': 71, 'URAM': 0}
D0114 00:39:53.959 tapa.task_graph:157] area of read_weight: {'BRAM': 0, 'DSP': 0, 'FF': 584, 'LUT': 69, 'URAM': 0}
D0114 00:39:53.959 tapa.task_graph:157] area of read_weight: {'BRAM': 0, 'DSP': 0, 'FF': 584, 'LUT': 69, 'URAM': 0}
D0114 00:39:53.959 tapa.task_graph:157] area of read_weight: {'BRAM': 0, 'DSP': 0, 'FF': 584, 'LUT': 69, 'URAM': 0}
D0114 00:39:53.959 tapa.task_graph:157] area of silu: {'BRAM': 2, 'DSP': 0, 'FF': 732, 'LUT': 587, 'URAM': 0}
D0114 00:39:53.959 tapa.task_graph:157] area of write_output: {'BRAM': 0, 'DSP': 0, 'FF': 72, 'LUT': 46, 'URAM': 0}
I0114 00:39:59.546 tapa.floorplan:292] generate new port binding at /home/yingqi/repo/LLM-InTRRA/benchmark/gating-net/spatial/work.out/run-1/run/link_config.ini
I0114 00:39:59.547 tapa.steps.common:92] writing TAPA settings to json `/home/yingqi/repo/LLM-InTRRA/benchmark/gating-net/spatial/work.out/run-1/run/settings.json`.
I0114 00:39:59.549 tapa.steps.common:46] reusing TAPA settings from upstream flows.
I0114 00:39:59.550 tapa.floorplan:77] generate the floorplan constraint at ./work.out/run-1/constraints.tcl
I0114 00:39:59.550 tapa.core:450] top task register level set to 3
I0114 00:39:59.550 tapa.core:454] instrumenting top-level RTL
E0114 00:39:59.551 tapa.verilog.xilinx.module:728] not adding pragma for unknown port 'ap_local_block'
D0114 00:39:59.559 tapa.core:527]   instantiating FIFOs in gating_net
D0114 00:39:59.559 tapa.core:540]     instantiating gating_net.fifo_W_down_gating_net
D0114 00:39:59.559 tapa.core:540]     instantiating gating_net.fifo_W_gate_gating_net
D0114 00:39:59.559 tapa.core:540]     instantiating gating_net.fifo_W_up_gating_net
D0114 00:39:59.559 tapa.core:540]     instantiating gating_net.fifo_fin_gating_net[0]
D0114 00:39:59.559 tapa.core:540]     instantiating gating_net.fifo_gate_gating_net
D0114 00:39:59.559 tapa.core:540]     instantiating gating_net.fifo_gate_mul_gating_net
D0114 00:39:59.560 tapa.core:540]     instantiating gating_net.fifo_input_gate_gating_net
D0114 00:39:59.560 tapa.core:540]     instantiating gating_net.fifo_input_up_gating_net
D0114 00:39:59.560 tapa.core:540]     instantiating gating_net.fifo_output_gating_net
D0114 00:39:59.560 tapa.core:540]     instantiating gating_net.fifo_up_gating_net
D0114 00:39:59.560 tapa.core:540]     instantiating gating_net.fifo_up_silu_gating_net
D0114 00:39:59.560 tapa.core:505]   connecting gating_net's children tasks
W0114 00:39:59.561 tapa.verilog.xilinx.module:222] assuming fifo_fin is a singleton array
W0114 00:39:59.561 tapa.verilog.xilinx.module:222] assuming fifo_fin is a singleton array
W0114 00:39:59.561 tapa.verilog.xilinx.module:222] assuming fifo_fin is a singleton array
D0114 00:39:59.562 tapa.core:596]   instantiating children tasks in gating_net
D0114 00:39:59.567 tapa.core:669]     pipelined signal: cycle_count_slr_0 => measure_cycle_0___cycle_count
W0114 00:39:59.567 tapa.verilog.xilinx.module:222] assuming fifo_fin is a singleton array
W0114 00:39:59.568 tapa.verilog.xilinx.module:222] assuming fifo_fin_peek is a singleton array
W0114 00:39:59.568 tapa.verilog.xilinx.module:222] assuming fifo_fin is a singleton array
W0114 00:39:59.568 tapa.verilog.xilinx.module:222] assuming fifo_fin_peek is a singleton array
W0114 00:39:59.568 tapa.verilog.xilinx.module:222] assuming fifo_fin is a singleton array
W0114 00:39:59.568 tapa.verilog.xilinx.module:222] assuming fifo_fin_peek is a singleton array
D0114 00:39:59.570 tapa.core:669]     pipelined signal: input_up_slr_0 => read_input_0___input_up
D0114 00:39:59.570 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_addr_din` is connected to async_mmap port `input_up.read_addr`
D0114 00:39:59.570 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_addr_full_n` is connected to async_mmap port `input_up.read_addr`
D0114 00:39:59.570 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_addr_write` is connected to async_mmap port `input_up.read_addr`
D0114 00:39:59.571 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_data_s_dout` is connected to async_mmap port `input_up.read_data`
D0114 00:39:59.571 tapa.verilog.xilinx.async_mmap:81] `read_input_0.vec_read_data_peek_dout` is connected to async_mmap port `input_up.read_data`
D0114 00:39:59.571 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_data_s_empty_n` is connected to async_mmap port `input_up.read_data`
D0114 00:39:59.571 tapa.verilog.xilinx.async_mmap:81] `read_input_0.vec_read_data_peek_empty_n` is connected to async_mmap port `input_up.read_data`
D0114 00:39:59.571 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_data_s_read` is connected to async_mmap port `input_up.read_data`
D0114 00:39:59.571 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_addr_din` is connected to async_mmap port `input_up.write_addr`
D0114 00:39:59.571 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_addr_full_n` is connected to async_mmap port `input_up.write_addr`
D0114 00:39:59.571 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_addr_write` is connected to async_mmap port `input_up.write_addr`
D0114 00:39:59.571 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_data_din` is connected to async_mmap port `input_up.write_data`
D0114 00:39:59.571 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_data_full_n` is connected to async_mmap port `input_up.write_data`
D0114 00:39:59.571 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_data_write` is connected to async_mmap port `input_up.write_data`
D0114 00:39:59.571 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_resp_s_dout` is connected to async_mmap port `input_up.write_resp`
D0114 00:39:59.571 tapa.verilog.xilinx.async_mmap:81] `read_input_0.vec_write_resp_peek_dout` is connected to async_mmap port `input_up.write_resp`
D0114 00:39:59.571 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_resp_s_empty_n` is connected to async_mmap port `input_up.write_resp`
D0114 00:39:59.571 tapa.verilog.xilinx.async_mmap:81] `read_input_0.vec_write_resp_peek_empty_n` is connected to async_mmap port `input_up.write_resp`
D0114 00:39:59.571 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_resp_s_read` is connected to async_mmap port `input_up.write_resp`
D0114 00:39:59.572 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_addr_din` is connected to async_mmap port `input_up.read_addr`
D0114 00:39:59.572 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_addr_full_n` is connected to async_mmap port `input_up.read_addr`
D0114 00:39:59.572 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_addr_write` is connected to async_mmap port `input_up.read_addr`
D0114 00:39:59.572 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_data_s_dout` is connected to async_mmap port `input_up.read_data`
D0114 00:39:59.572 tapa.verilog.xilinx.async_mmap:81] `read_input_0.vec_read_data_peek_dout` is connected to async_mmap port `input_up.read_data`
D0114 00:39:59.572 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_data_s_empty_n` is connected to async_mmap port `input_up.read_data`
D0114 00:39:59.573 tapa.verilog.xilinx.async_mmap:81] `read_input_0.vec_read_data_peek_empty_n` is connected to async_mmap port `input_up.read_data`
D0114 00:39:59.573 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_data_s_read` is connected to async_mmap port `input_up.read_data`
D0114 00:39:59.573 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_addr_din` is connected to async_mmap port `input_up.write_addr`
D0114 00:39:59.573 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_addr_full_n` is connected to async_mmap port `input_up.write_addr`
D0114 00:39:59.573 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_addr_write` is connected to async_mmap port `input_up.write_addr`
D0114 00:39:59.573 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_data_din` is connected to async_mmap port `input_up.write_data`
D0114 00:39:59.573 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_data_full_n` is connected to async_mmap port `input_up.write_data`
D0114 00:39:59.573 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_data_write` is connected to async_mmap port `input_up.write_data`
D0114 00:39:59.573 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_resp_s_dout` is connected to async_mmap port `input_up.write_resp`
D0114 00:39:59.573 tapa.verilog.xilinx.async_mmap:81] `read_input_0.vec_write_resp_peek_dout` is connected to async_mmap port `input_up.write_resp`
D0114 00:39:59.573 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_resp_s_empty_n` is connected to async_mmap port `input_up.write_resp`
D0114 00:39:59.573 tapa.verilog.xilinx.async_mmap:81] `read_input_0.vec_write_resp_peek_empty_n` is connected to async_mmap port `input_up.write_resp`
D0114 00:39:59.573 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_resp_s_read` is connected to async_mmap port `input_up.write_resp`
D0114 00:39:59.573 tapa.core:669]     pipelined signal: input_gate_slr_0 => read_input_1___input_gate
D0114 00:39:59.574 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_addr_din` is connected to async_mmap port `input_gate.read_addr`
D0114 00:39:59.574 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_addr_full_n` is connected to async_mmap port `input_gate.read_addr`
D0114 00:39:59.574 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_addr_write` is connected to async_mmap port `input_gate.read_addr`
D0114 00:39:59.574 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_data_s_dout` is connected to async_mmap port `input_gate.read_data`
D0114 00:39:59.574 tapa.verilog.xilinx.async_mmap:81] `read_input_1.vec_read_data_peek_dout` is connected to async_mmap port `input_gate.read_data`
D0114 00:39:59.574 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_data_s_empty_n` is connected to async_mmap port `input_gate.read_data`
D0114 00:39:59.574 tapa.verilog.xilinx.async_mmap:81] `read_input_1.vec_read_data_peek_empty_n` is connected to async_mmap port `input_gate.read_data`
D0114 00:39:59.574 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_data_s_read` is connected to async_mmap port `input_gate.read_data`
D0114 00:39:59.574 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_addr_din` is connected to async_mmap port `input_gate.write_addr`
D0114 00:39:59.574 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_addr_full_n` is connected to async_mmap port `input_gate.write_addr`
D0114 00:39:59.574 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_addr_write` is connected to async_mmap port `input_gate.write_addr`
D0114 00:39:59.574 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_data_din` is connected to async_mmap port `input_gate.write_data`
D0114 00:39:59.574 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_data_full_n` is connected to async_mmap port `input_gate.write_data`
D0114 00:39:59.574 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_data_write` is connected to async_mmap port `input_gate.write_data`
D0114 00:39:59.574 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_resp_s_dout` is connected to async_mmap port `input_gate.write_resp`
D0114 00:39:59.574 tapa.verilog.xilinx.async_mmap:81] `read_input_1.vec_write_resp_peek_dout` is connected to async_mmap port `input_gate.write_resp`
D0114 00:39:59.575 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_resp_s_empty_n` is connected to async_mmap port `input_gate.write_resp`
D0114 00:39:59.575 tapa.verilog.xilinx.async_mmap:81] `read_input_1.vec_write_resp_peek_empty_n` is connected to async_mmap port `input_gate.write_resp`
D0114 00:39:59.575 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_resp_s_read` is connected to async_mmap port `input_gate.write_resp`
D0114 00:39:59.575 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_addr_din` is connected to async_mmap port `input_gate.read_addr`
D0114 00:39:59.575 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_addr_full_n` is connected to async_mmap port `input_gate.read_addr`
D0114 00:39:59.575 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_addr_write` is connected to async_mmap port `input_gate.read_addr`
D0114 00:39:59.575 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_data_s_dout` is connected to async_mmap port `input_gate.read_data`
D0114 00:39:59.576 tapa.verilog.xilinx.async_mmap:81] `read_input_1.vec_read_data_peek_dout` is connected to async_mmap port `input_gate.read_data`
D0114 00:39:59.576 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_data_s_empty_n` is connected to async_mmap port `input_gate.read_data`
D0114 00:39:59.576 tapa.verilog.xilinx.async_mmap:81] `read_input_1.vec_read_data_peek_empty_n` is connected to async_mmap port `input_gate.read_data`
D0114 00:39:59.576 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_data_s_read` is connected to async_mmap port `input_gate.read_data`
D0114 00:39:59.576 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_addr_din` is connected to async_mmap port `input_gate.write_addr`
D0114 00:39:59.576 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_addr_full_n` is connected to async_mmap port `input_gate.write_addr`
D0114 00:39:59.576 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_addr_write` is connected to async_mmap port `input_gate.write_addr`
D0114 00:39:59.576 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_data_din` is connected to async_mmap port `input_gate.write_data`
D0114 00:39:59.576 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_data_full_n` is connected to async_mmap port `input_gate.write_data`
D0114 00:39:59.576 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_data_write` is connected to async_mmap port `input_gate.write_data`
D0114 00:39:59.576 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_resp_s_dout` is connected to async_mmap port `input_gate.write_resp`
D0114 00:39:59.576 tapa.verilog.xilinx.async_mmap:81] `read_input_1.vec_write_resp_peek_dout` is connected to async_mmap port `input_gate.write_resp`
D0114 00:39:59.576 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_resp_s_empty_n` is connected to async_mmap port `input_gate.write_resp`
D0114 00:39:59.576 tapa.verilog.xilinx.async_mmap:81] `read_input_1.vec_write_resp_peek_empty_n` is connected to async_mmap port `input_gate.write_resp`
D0114 00:39:59.576 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_resp_s_read` is connected to async_mmap port `input_gate.write_resp`
D0114 00:39:59.577 tapa.core:669]     pipelined signal: W_up_slr_0 => read_weight_0___W_up
D0114 00:39:59.577 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_addr_din` is connected to async_mmap port `W_up.read_addr`
D0114 00:39:59.577 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_addr_full_n` is connected to async_mmap port `W_up.read_addr`
D0114 00:39:59.577 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_addr_write` is connected to async_mmap port `W_up.read_addr`
D0114 00:39:59.577 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_data_s_dout` is connected to async_mmap port `W_up.read_data`
D0114 00:39:59.577 tapa.verilog.xilinx.async_mmap:81] `read_weight_0.vec_read_data_peek_dout` is connected to async_mmap port `W_up.read_data`
D0114 00:39:59.577 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_data_s_empty_n` is connected to async_mmap port `W_up.read_data`
D0114 00:39:59.577 tapa.verilog.xilinx.async_mmap:81] `read_weight_0.vec_read_data_peek_empty_n` is connected to async_mmap port `W_up.read_data`
D0114 00:39:59.577 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_data_s_read` is connected to async_mmap port `W_up.read_data`
D0114 00:39:59.577 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_addr_din` is connected to async_mmap port `W_up.write_addr`
D0114 00:39:59.577 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_addr_full_n` is connected to async_mmap port `W_up.write_addr`
D0114 00:39:59.577 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_addr_write` is connected to async_mmap port `W_up.write_addr`
D0114 00:39:59.577 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_data_din` is connected to async_mmap port `W_up.write_data`
D0114 00:39:59.577 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_data_full_n` is connected to async_mmap port `W_up.write_data`
D0114 00:39:59.577 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_data_write` is connected to async_mmap port `W_up.write_data`
D0114 00:39:59.578 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_resp_s_dout` is connected to async_mmap port `W_up.write_resp`
D0114 00:39:59.578 tapa.verilog.xilinx.async_mmap:81] `read_weight_0.vec_write_resp_peek_dout` is connected to async_mmap port `W_up.write_resp`
D0114 00:39:59.578 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_resp_s_empty_n` is connected to async_mmap port `W_up.write_resp`
D0114 00:39:59.578 tapa.verilog.xilinx.async_mmap:81] `read_weight_0.vec_write_resp_peek_empty_n` is connected to async_mmap port `W_up.write_resp`
D0114 00:39:59.578 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_resp_s_read` is connected to async_mmap port `W_up.write_resp`
D0114 00:39:59.578 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_addr_din` is connected to async_mmap port `W_up.read_addr`
D0114 00:39:59.578 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_addr_full_n` is connected to async_mmap port `W_up.read_addr`
D0114 00:39:59.578 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_addr_write` is connected to async_mmap port `W_up.read_addr`
D0114 00:39:59.579 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_data_s_dout` is connected to async_mmap port `W_up.read_data`
D0114 00:39:59.579 tapa.verilog.xilinx.async_mmap:81] `read_weight_0.vec_read_data_peek_dout` is connected to async_mmap port `W_up.read_data`
D0114 00:39:59.579 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_data_s_empty_n` is connected to async_mmap port `W_up.read_data`
D0114 00:39:59.579 tapa.verilog.xilinx.async_mmap:81] `read_weight_0.vec_read_data_peek_empty_n` is connected to async_mmap port `W_up.read_data`
D0114 00:39:59.579 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_data_s_read` is connected to async_mmap port `W_up.read_data`
D0114 00:39:59.579 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_addr_din` is connected to async_mmap port `W_up.write_addr`
D0114 00:39:59.579 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_addr_full_n` is connected to async_mmap port `W_up.write_addr`
D0114 00:39:59.579 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_addr_write` is connected to async_mmap port `W_up.write_addr`
D0114 00:39:59.579 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_data_din` is connected to async_mmap port `W_up.write_data`
D0114 00:39:59.579 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_data_full_n` is connected to async_mmap port `W_up.write_data`
D0114 00:39:59.579 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_data_write` is connected to async_mmap port `W_up.write_data`
D0114 00:39:59.579 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_resp_s_dout` is connected to async_mmap port `W_up.write_resp`
D0114 00:39:59.579 tapa.verilog.xilinx.async_mmap:81] `read_weight_0.vec_write_resp_peek_dout` is connected to async_mmap port `W_up.write_resp`
D0114 00:39:59.579 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_resp_s_empty_n` is connected to async_mmap port `W_up.write_resp`
D0114 00:39:59.579 tapa.verilog.xilinx.async_mmap:81] `read_weight_0.vec_write_resp_peek_empty_n` is connected to async_mmap port `W_up.write_resp`
D0114 00:39:59.579 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_resp_s_read` is connected to async_mmap port `W_up.write_resp`
D0114 00:39:59.580 tapa.core:669]     pipelined signal: W_gate_slr_0 => read_weight_1___W_gate
D0114 00:39:59.580 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_addr_din` is connected to async_mmap port `W_gate.read_addr`
D0114 00:39:59.580 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_addr_full_n` is connected to async_mmap port `W_gate.read_addr`
D0114 00:39:59.580 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_addr_write` is connected to async_mmap port `W_gate.read_addr`
D0114 00:39:59.580 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_data_s_dout` is connected to async_mmap port `W_gate.read_data`
D0114 00:39:59.580 tapa.verilog.xilinx.async_mmap:81] `read_weight_1.vec_read_data_peek_dout` is connected to async_mmap port `W_gate.read_data`
D0114 00:39:59.580 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_data_s_empty_n` is connected to async_mmap port `W_gate.read_data`
D0114 00:39:59.580 tapa.verilog.xilinx.async_mmap:81] `read_weight_1.vec_read_data_peek_empty_n` is connected to async_mmap port `W_gate.read_data`
D0114 00:39:59.580 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_data_s_read` is connected to async_mmap port `W_gate.read_data`
D0114 00:39:59.580 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_addr_din` is connected to async_mmap port `W_gate.write_addr`
D0114 00:39:59.580 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_addr_full_n` is connected to async_mmap port `W_gate.write_addr`
D0114 00:39:59.580 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_addr_write` is connected to async_mmap port `W_gate.write_addr`
D0114 00:39:59.580 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_data_din` is connected to async_mmap port `W_gate.write_data`
D0114 00:39:59.581 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_data_full_n` is connected to async_mmap port `W_gate.write_data`
D0114 00:39:59.581 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_data_write` is connected to async_mmap port `W_gate.write_data`
D0114 00:39:59.581 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_resp_s_dout` is connected to async_mmap port `W_gate.write_resp`
D0114 00:39:59.581 tapa.verilog.xilinx.async_mmap:81] `read_weight_1.vec_write_resp_peek_dout` is connected to async_mmap port `W_gate.write_resp`
D0114 00:39:59.581 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_resp_s_empty_n` is connected to async_mmap port `W_gate.write_resp`
D0114 00:39:59.581 tapa.verilog.xilinx.async_mmap:81] `read_weight_1.vec_write_resp_peek_empty_n` is connected to async_mmap port `W_gate.write_resp`
D0114 00:39:59.581 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_resp_s_read` is connected to async_mmap port `W_gate.write_resp`
D0114 00:39:59.581 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_addr_din` is connected to async_mmap port `W_gate.read_addr`
D0114 00:39:59.581 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_addr_full_n` is connected to async_mmap port `W_gate.read_addr`
D0114 00:39:59.582 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_addr_write` is connected to async_mmap port `W_gate.read_addr`
D0114 00:39:59.582 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_data_s_dout` is connected to async_mmap port `W_gate.read_data`
D0114 00:39:59.582 tapa.verilog.xilinx.async_mmap:81] `read_weight_1.vec_read_data_peek_dout` is connected to async_mmap port `W_gate.read_data`
D0114 00:39:59.582 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_data_s_empty_n` is connected to async_mmap port `W_gate.read_data`
D0114 00:39:59.582 tapa.verilog.xilinx.async_mmap:81] `read_weight_1.vec_read_data_peek_empty_n` is connected to async_mmap port `W_gate.read_data`
D0114 00:39:59.582 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_data_s_read` is connected to async_mmap port `W_gate.read_data`
D0114 00:39:59.582 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_addr_din` is connected to async_mmap port `W_gate.write_addr`
D0114 00:39:59.582 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_addr_full_n` is connected to async_mmap port `W_gate.write_addr`
D0114 00:39:59.582 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_addr_write` is connected to async_mmap port `W_gate.write_addr`
D0114 00:39:59.582 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_data_din` is connected to async_mmap port `W_gate.write_data`
D0114 00:39:59.582 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_data_full_n` is connected to async_mmap port `W_gate.write_data`
D0114 00:39:59.582 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_data_write` is connected to async_mmap port `W_gate.write_data`
D0114 00:39:59.582 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_resp_s_dout` is connected to async_mmap port `W_gate.write_resp`
D0114 00:39:59.582 tapa.verilog.xilinx.async_mmap:81] `read_weight_1.vec_write_resp_peek_dout` is connected to async_mmap port `W_gate.write_resp`
D0114 00:39:59.582 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_resp_s_empty_n` is connected to async_mmap port `W_gate.write_resp`
D0114 00:39:59.582 tapa.verilog.xilinx.async_mmap:81] `read_weight_1.vec_write_resp_peek_empty_n` is connected to async_mmap port `W_gate.write_resp`
D0114 00:39:59.583 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_resp_s_read` is connected to async_mmap port `W_gate.write_resp`
D0114 00:39:59.583 tapa.core:669]     pipelined signal: W_down_slr_0 => read_weight_2___W_down
D0114 00:39:59.583 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_addr_din` is connected to async_mmap port `W_down.read_addr`
D0114 00:39:59.583 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_addr_full_n` is connected to async_mmap port `W_down.read_addr`
D0114 00:39:59.583 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_addr_write` is connected to async_mmap port `W_down.read_addr`
D0114 00:39:59.583 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_data_s_dout` is connected to async_mmap port `W_down.read_data`
D0114 00:39:59.583 tapa.verilog.xilinx.async_mmap:81] `read_weight_2.vec_read_data_peek_dout` is connected to async_mmap port `W_down.read_data`
D0114 00:39:59.583 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_data_s_empty_n` is connected to async_mmap port `W_down.read_data`
D0114 00:39:59.583 tapa.verilog.xilinx.async_mmap:81] `read_weight_2.vec_read_data_peek_empty_n` is connected to async_mmap port `W_down.read_data`
D0114 00:39:59.583 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_data_s_read` is connected to async_mmap port `W_down.read_data`
D0114 00:39:59.583 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_addr_din` is connected to async_mmap port `W_down.write_addr`
D0114 00:39:59.583 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_addr_full_n` is connected to async_mmap port `W_down.write_addr`
D0114 00:39:59.584 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_addr_write` is connected to async_mmap port `W_down.write_addr`
D0114 00:39:59.584 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_data_din` is connected to async_mmap port `W_down.write_data`
D0114 00:39:59.584 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_data_full_n` is connected to async_mmap port `W_down.write_data`
D0114 00:39:59.584 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_data_write` is connected to async_mmap port `W_down.write_data`
D0114 00:39:59.584 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_resp_s_dout` is connected to async_mmap port `W_down.write_resp`
D0114 00:39:59.584 tapa.verilog.xilinx.async_mmap:81] `read_weight_2.vec_write_resp_peek_dout` is connected to async_mmap port `W_down.write_resp`
D0114 00:39:59.584 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_resp_s_empty_n` is connected to async_mmap port `W_down.write_resp`
D0114 00:39:59.584 tapa.verilog.xilinx.async_mmap:81] `read_weight_2.vec_write_resp_peek_empty_n` is connected to async_mmap port `W_down.write_resp`
D0114 00:39:59.584 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_resp_s_read` is connected to async_mmap port `W_down.write_resp`
D0114 00:39:59.585 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_addr_din` is connected to async_mmap port `W_down.read_addr`
D0114 00:39:59.585 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_addr_full_n` is connected to async_mmap port `W_down.read_addr`
D0114 00:39:59.585 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_addr_write` is connected to async_mmap port `W_down.read_addr`
D0114 00:39:59.585 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_data_s_dout` is connected to async_mmap port `W_down.read_data`
D0114 00:39:59.585 tapa.verilog.xilinx.async_mmap:81] `read_weight_2.vec_read_data_peek_dout` is connected to async_mmap port `W_down.read_data`
D0114 00:39:59.585 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_data_s_empty_n` is connected to async_mmap port `W_down.read_data`
D0114 00:39:59.585 tapa.verilog.xilinx.async_mmap:81] `read_weight_2.vec_read_data_peek_empty_n` is connected to async_mmap port `W_down.read_data`
D0114 00:39:59.585 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_data_s_read` is connected to async_mmap port `W_down.read_data`
D0114 00:39:59.585 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_addr_din` is connected to async_mmap port `W_down.write_addr`
D0114 00:39:59.585 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_addr_full_n` is connected to async_mmap port `W_down.write_addr`
D0114 00:39:59.585 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_addr_write` is connected to async_mmap port `W_down.write_addr`
D0114 00:39:59.585 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_data_din` is connected to async_mmap port `W_down.write_data`
D0114 00:39:59.585 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_data_full_n` is connected to async_mmap port `W_down.write_data`
D0114 00:39:59.585 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_data_write` is connected to async_mmap port `W_down.write_data`
D0114 00:39:59.585 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_resp_s_dout` is connected to async_mmap port `W_down.write_resp`
D0114 00:39:59.585 tapa.verilog.xilinx.async_mmap:81] `read_weight_2.vec_write_resp_peek_dout` is connected to async_mmap port `W_down.write_resp`
D0114 00:39:59.586 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_resp_s_empty_n` is connected to async_mmap port `W_down.write_resp`
D0114 00:39:59.586 tapa.verilog.xilinx.async_mmap:81] `read_weight_2.vec_write_resp_peek_empty_n` is connected to async_mmap port `W_down.write_resp`
D0114 00:39:59.586 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_resp_s_read` is connected to async_mmap port `W_down.write_resp`
D0114 00:39:59.586 tapa.core:669]     pipelined signal: top_output_slr_0 => write_output_0___top_output
D0114 00:39:59.587 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_addr_din` is connected to async_mmap port `top_output.read_addr`
D0114 00:39:59.587 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_addr_full_n` is connected to async_mmap port `top_output.read_addr`
D0114 00:39:59.587 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_addr_write` is connected to async_mmap port `top_output.read_addr`
D0114 00:39:59.587 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_data_s_dout` is connected to async_mmap port `top_output.read_data`
D0114 00:39:59.587 tapa.verilog.xilinx.async_mmap:81] `write_output_0.output_mtx_read_data_peek_dout` is connected to async_mmap port `top_output.read_data`
D0114 00:39:59.587 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_data_s_empty_n` is connected to async_mmap port `top_output.read_data`
D0114 00:39:59.587 tapa.verilog.xilinx.async_mmap:81] `write_output_0.output_mtx_read_data_peek_empty_n` is connected to async_mmap port `top_output.read_data`
D0114 00:39:59.587 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_data_s_read` is connected to async_mmap port `top_output.read_data`
D0114 00:39:59.587 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_addr_din` is connected to async_mmap port `top_output.write_addr`
D0114 00:39:59.587 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_addr_full_n` is connected to async_mmap port `top_output.write_addr`
D0114 00:39:59.587 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_addr_write` is connected to async_mmap port `top_output.write_addr`
D0114 00:39:59.587 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_data_din` is connected to async_mmap port `top_output.write_data`
D0114 00:39:59.587 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_data_full_n` is connected to async_mmap port `top_output.write_data`
D0114 00:39:59.587 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_data_write` is connected to async_mmap port `top_output.write_data`
D0114 00:39:59.587 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_resp_s_dout` is connected to async_mmap port `top_output.write_resp`
D0114 00:39:59.588 tapa.verilog.xilinx.async_mmap:81] `write_output_0.output_mtx_write_resp_peek_dout` is connected to async_mmap port `top_output.write_resp`
D0114 00:39:59.588 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_resp_s_empty_n` is connected to async_mmap port `top_output.write_resp`
D0114 00:39:59.588 tapa.verilog.xilinx.async_mmap:81] `write_output_0.output_mtx_write_resp_peek_empty_n` is connected to async_mmap port `top_output.write_resp`
D0114 00:39:59.588 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_resp_s_read` is connected to async_mmap port `top_output.write_resp`
D0114 00:39:59.589 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_addr_din` is connected to async_mmap port `top_output.read_addr`
D0114 00:39:59.589 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_addr_full_n` is connected to async_mmap port `top_output.read_addr`
D0114 00:39:59.589 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_addr_write` is connected to async_mmap port `top_output.read_addr`
D0114 00:39:59.589 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_data_s_dout` is connected to async_mmap port `top_output.read_data`
D0114 00:39:59.589 tapa.verilog.xilinx.async_mmap:81] `write_output_0.output_mtx_read_data_peek_dout` is connected to async_mmap port `top_output.read_data`
D0114 00:39:59.589 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_data_s_empty_n` is connected to async_mmap port `top_output.read_data`
D0114 00:39:59.589 tapa.verilog.xilinx.async_mmap:81] `write_output_0.output_mtx_read_data_peek_empty_n` is connected to async_mmap port `top_output.read_data`
D0114 00:39:59.589 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_data_s_read` is connected to async_mmap port `top_output.read_data`
D0114 00:39:59.589 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_addr_din` is connected to async_mmap port `top_output.write_addr`
D0114 00:39:59.589 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_addr_full_n` is connected to async_mmap port `top_output.write_addr`
D0114 00:39:59.589 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_addr_write` is connected to async_mmap port `top_output.write_addr`
D0114 00:39:59.589 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_data_din` is connected to async_mmap port `top_output.write_data`
D0114 00:39:59.589 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_data_full_n` is connected to async_mmap port `top_output.write_data`
D0114 00:39:59.589 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_data_write` is connected to async_mmap port `top_output.write_data`
D0114 00:39:59.590 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_resp_s_dout` is connected to async_mmap port `top_output.write_resp`
D0114 00:39:59.590 tapa.verilog.xilinx.async_mmap:81] `write_output_0.output_mtx_write_resp_peek_dout` is connected to async_mmap port `top_output.write_resp`
D0114 00:39:59.590 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_resp_s_empty_n` is connected to async_mmap port `top_output.write_resp`
D0114 00:39:59.590 tapa.verilog.xilinx.async_mmap:81] `write_output_0.output_mtx_write_resp_peek_empty_n` is connected to async_mmap port `top_output.write_resp`
D0114 00:39:59.590 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_resp_s_read` is connected to async_mmap port `top_output.write_resp`
D0114 00:39:59.590 tapa.core:850] Set the address width of async_mmap to 64
I0114 00:39:59.759 tapa.core:463] generating report
I0114 00:39:59.766 tapa.core:471] writing generated auxiliary RTL files
I0114 00:39:59.766 tapa.steps.common:92] writing TAPA settings to json `/home/yingqi/repo/LLM-InTRRA/benchmark/gating-net/spatial/work.out/run-1/run/settings.json`.
I0114 00:39:59.768 tapa.steps.common:46] reusing TAPA settings from upstream flows.
I0114 00:39:59.768 tapa.core:479] packaging RTL code
D0114 00:39:59.768 tapa.verilog.xilinx:70] RTL ports of gating_net:
D0114 00:39:59.768 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: input_up, ctype: vec_t*, width: 512, chan_count: None, chan_size: None
D0114 00:39:59.768 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: input_gate, ctype: vec_t*, width: 512, chan_count: None, chan_size: None
D0114 00:39:59.768 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: W_up, ctype: vec_t*, width: 512, chan_count: None, chan_size: None
D0114 00:39:59.768 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: W_gate, ctype: vec_t*, width: 512, chan_count: None, chan_size: None
D0114 00:39:59.768 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: W_down, ctype: vec_t*, width: 512, chan_count: None, chan_size: None
D0114 00:39:59.768 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: top_output, ctype: vec_t*, width: 512, chan_count: None, chan_size: None
D0114 00:39:59.768 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: cycle_count, ctype: int*, width: 32, chan_count: None, chan_size: None
D0114 00:39:59.770 haoda.backend.xilinx:163] packing: down_projection.v
D0114 00:39:59.770 haoda.backend.xilinx:163] packing: down_projection_down_projection_Pipeline_VITIS_LOOP_160_3_VITIS_LOOP_161_4.v
D0114 00:39:59.770 haoda.backend.xilinx:163] packing: down_projection_down_projection_Pipeline_down_init_result_VITIS_LOOP_128_1.v
D0114 00:39:59.770 haoda.backend.xilinx:163] packing: down_projection_down_projection_Pipeline_down_readin_row.v
D0114 00:39:59.770 haoda.backend.xilinx:163] packing: down_projection_down_projection_Pipeline_down_tile_col_iter.v
D0114 00:39:59.770 haoda.backend.xilinx:163] packing: down_projection_down_row_M_elems_V_0_RAM_AUTO_1R1W.v
D0114 00:39:59.770 haoda.backend.xilinx:163] packing: down_projection_flow_control_loop_pipe_sequential_init.v
D0114 00:39:59.770 haoda.backend.xilinx:163] packing: down_projection_mac_muladd_16s_16s_16ns_16_4_1.v
D0114 00:39:59.770 haoda.backend.xilinx:163] packing: down_projection_mux_325_16_1_1.v
D0114 00:39:59.770 haoda.backend.xilinx:163] packing: down_projection_mux_326_16_1_1.v
D0114 00:39:59.770 haoda.backend.xilinx:163] packing: down_projection_result_0_RAM_AUTO_1R1W.v
D0114 00:39:59.770 haoda.backend.xilinx:163] packing: measure_cycle.v
D0114 00:39:59.770 haoda.backend.xilinx:163] packing: measure_cycle_cycle_count_m_axi.v
D0114 00:39:59.770 haoda.backend.xilinx:163] packing: measure_cycle_flow_control_loop_pipe_sequential_init.v
D0114 00:39:59.770 haoda.backend.xilinx:163] packing: measure_cycle_measure_cycle_Pipeline_measure_cycle_loop.v
D0114 00:39:59.770 haoda.backend.xilinx:163] packing: multiply_up_gate.v
D0114 00:39:59.770 haoda.backend.xilinx:163] packing: multiply_up_gate_flow_control_loop_pipe_sequential_init.v
D0114 00:39:59.770 haoda.backend.xilinx:163] packing: multiply_up_gate_mul_mul_16s_16s_16_4_1.v
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: multiply_up_gate_multiply_up_gate_Pipeline_VITIS_LOOP_113_1.v
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: projection.v
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: projection_c_V_RAM_AUTO_1R1W.v
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: projection_flow_control_loop_pipe_sequential_init.v
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: projection_input_M_elems_V_0_RAM_AUTO_1R1W.v
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: projection_mac_muladd_16s_16s_16ns_16_4_1.v
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: projection_mul_mul_16s_16s_16_4_1.v
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: projection_mux_325_16_1_1.v
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: projection_mux_326_16_1_1.v
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: projection_projection_Pipeline_VITIS_LOOP_110_1.v
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: projection_projection_Pipeline_VITIS_LOOP_152_2.v
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: projection_projection_Pipeline_up_matmul_k_iter.v
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: projection_projection_Pipeline_up_readin_col.v
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: read_input.v
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: read_input_flow_control_loop_pipe_sequential_init.v
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: read_input_read_input_Pipeline_VITIS_LOOP_86_1.v
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: read_weight.v
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: read_weight_flow_control_loop_pipe_sequential_init.v
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: read_weight_read_weight_Pipeline_VITIS_LOOP_75_1.v
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: silu.v
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: silu_exp_17_17_s.v
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: silu_exp_17_17_s_exp_x_msb_1_table_V_ROM_AUTO_1R.dat
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: silu_exp_17_17_s_exp_x_msb_1_table_V_ROM_AUTO_1R.v
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: silu_flow_control_loop_pipe_sequential_init.v
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: silu_sdiv_17s_17ns_16_21_1.v
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: silu_silu_Pipeline_VITIS_LOOP_128_1.v
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: write_output.v
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: write_output_flow_control_loop_pipe_sequential_init.v
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: write_output_write_output_Pipeline_VITIS_LOOP_105_1.v
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: gating_net.v
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: gating_net_control_s_axi.v
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: arbiter.v
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: async_mmap.v
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: axi_pipeline.v
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: axi_crossbar_addr.v
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: axi_crossbar_rd.v
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: axi_crossbar_wr.v
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: axi_crossbar.v
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: axi_register_rd.v
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: axi_register_wr.v
D0114 00:39:59.771 haoda.backend.xilinx:163] packing: detect_burst.v
D0114 00:39:59.772 haoda.backend.xilinx:163] packing: fifo.v
D0114 00:39:59.772 haoda.backend.xilinx:163] packing: fifo_bram.v
D0114 00:39:59.772 haoda.backend.xilinx:163] packing: fifo_fwd.v
D0114 00:39:59.772 haoda.backend.xilinx:163] packing: fifo_srl.v
D0114 00:39:59.772 haoda.backend.xilinx:163] packing: generate_last.v
D0114 00:39:59.772 haoda.backend.xilinx:163] packing: priority_encoder.v
D0114 00:39:59.772 haoda.backend.xilinx:163] packing: relay_station.v
D0114 00:39:59.772 haoda.backend.xilinx:163] packing: a_axi_write_broadcastor_1_to_3.v
D0114 00:39:59.772 haoda.backend.xilinx:163] packing: a_axi_write_broadcastor_1_to_4.v
D0114 00:39:59.772 haoda.backend.xilinx:163] packing: gating_net_fsm.v
D0114 00:39:59.772 haoda.backend.xilinx:163] packing: gating_net_inner.v
I0114 00:40:31.147 tapa.core:487] packaging HLS report
D0114 00:40:31.152 tapa.core:492]   packing report/down_projection_Pipeline_VITIS_LOOP_160_3_VITIS_LOOP_161_4_csynth.xml
D0114 00:40:31.154 tapa.core:492]   packing report/down_projection_Pipeline_down_init_result_VITIS_LOOP_128_1_csynth.xml
D0114 00:40:31.156 tapa.core:492]   packing report/down_projection_Pipeline_down_readin_row_csynth.xml
D0114 00:40:31.157 tapa.core:492]   packing report/down_projection_Pipeline_down_tile_col_iter_csynth.xml
D0114 00:40:31.160 tapa.core:492]   packing report/down_projection_csynth.xml
D0114 00:40:31.161 tapa.core:492]   packing report/measure_cycle_Pipeline_measure_cycle_loop_csynth.xml
D0114 00:40:31.162 tapa.core:492]   packing report/measure_cycle_csynth.xml
D0114 00:40:31.163 tapa.core:492]   packing report/multiply_up_gate_Pipeline_VITIS_LOOP_113_1_csynth.xml
D0114 00:40:31.164 tapa.core:492]   packing report/multiply_up_gate_csynth.xml
D0114 00:40:31.165 tapa.core:492]   packing report/projection_Pipeline_VITIS_LOOP_110_1_csynth.xml
D0114 00:40:31.183 tapa.core:492]   packing report/projection_Pipeline_VITIS_LOOP_152_2_csynth.xml
D0114 00:40:31.185 tapa.core:492]   packing report/projection_Pipeline_up_matmul_k_iter_csynth.xml
D0114 00:40:31.199 tapa.core:492]   packing report/projection_Pipeline_up_readin_col_csynth.xml
D0114 00:40:31.201 tapa.core:492]   packing report/projection_csynth.xml
D0114 00:40:31.202 tapa.core:492]   packing report/read_input_Pipeline_VITIS_LOOP_86_1_csynth.xml
D0114 00:40:31.203 tapa.core:492]   packing report/read_input_csynth.xml
D0114 00:40:31.204 tapa.core:492]   packing report/read_weight_Pipeline_VITIS_LOOP_75_1_csynth.xml
D0114 00:40:31.205 tapa.core:492]   packing report/read_weight_csynth.xml
D0114 00:40:31.206 tapa.core:492]   packing report/exp_17_17_s_csynth.xml
D0114 00:40:31.207 tapa.core:492]   packing report/silu_Pipeline_VITIS_LOOP_128_1_csynth.xml
D0114 00:40:31.208 tapa.core:492]   packing report/silu_csynth.xml
D0114 00:40:31.209 tapa.core:492]   packing report/write_output_Pipeline_VITIS_LOOP_105_1_csynth.xml
D0114 00:40:31.210 tapa.core:492]   packing report/write_output_csynth.xml
D0114 00:40:31.211 tapa.core:492]   packing report/gating_net_csynth.xml
I0114 00:40:31.214 tapa.core:495] generated the v++ xo file at ./work.out/run-1/design-point.xo
I0114 00:40:31.215 tapa.bitstream:73] use the original connectivity configuration at /home/yingqi/repo/LLM-InTRRA/benchmark/gating-net/spatial/hbm_config_spatial.ini in the v++ script
I0114 00:40:31.215 tapa.steps.pack:61] generate the v++ script at ./work.out/run-1/generate-bitstream.sh
