Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Jan 17 18:38:53 2026
| Host         : laptop running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_utilization -file aes256_ctr_comb.rpt -append
| Design       : synth_wrapper
| Device       : xczu7ev-ffvf1517-1LV-i
| Speed File   : -1LV
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+-------+-------+------------+-----------+-------+
|        Site Type        |  Used | Fixed | Prohibited | Available | Util% |
+-------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                | 13195 |     0 |          0 |    230400 |  5.73 |
|   LUT as Logic          | 13195 |     0 |          0 |    230400 |  5.73 |
|   LUT as Memory         |     0 |     0 |          0 |    101760 |  0.00 |
| CLB Registers           |   663 |     0 |          0 |    460800 |  0.14 |
|   Register as Flip Flop |   663 |     0 |          0 |    460800 |  0.14 |
|   Register as Latch     |     0 |     0 |          0 |    460800 |  0.00 |
| CARRY8                  |    16 |     0 |          0 |     28800 |  0.06 |
| F7 Muxes                |  4200 |     0 |          0 |    115200 |  3.65 |
| F8 Muxes                |  1816 |     0 |          0 |     57600 |  3.15 |
| F9 Muxes                |     0 |     0 |          0 |     28800 |  0.00 |
+-------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 662   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  2195 |     0 |          0 |     28800 |  7.62 |
|   CLBL                                     |  1102 |     0 |            |           |       |
|   CLBM                                     |  1093 |     0 |            |           |       |
| LUT as Logic                               | 13195 |     0 |          0 |    230400 |  5.73 |
|   using O5 output only                     |     5 |       |            |           |       |
|   using O6 output only                     | 12944 |       |            |           |       |
|   using O5 and O6                          |   246 |       |            |           |       |
| LUT as Memory                              |     0 |     0 |          0 |    101760 |  0.00 |
|   LUT as Distributed RAM                   |     0 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |     0 |       |            |           |       |
|     using O5 and O6                        |     0 |       |            |           |       |
|   LUT as Shift Register                    |     0 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |     0 |       |            |           |       |
|     using O5 and O6                        |     0 |       |            |           |       |
| CLB Registers                              |   663 |     0 |          0 |    460800 |  0.14 |
|   Register driven from within the CLB      |   278 |       |            |           |       |
|   Register driven from outside the CLB     |   385 |       |            |           |       |
|     LUT in front of the register is unused |   163 |       |            |           |       |
|     LUT in front of the register is used   |   222 |       |            |           |       |
| Unique Control Sets                        |     8 |       |          0 |     57600 |  0.01 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       312 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       312 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |       624 |  0.00 |
| URAM           |    0 |     0 |          0 |        96 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1728 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |       464 |  0.00 |
| HPIOB_M          |    0 |     0 |          0 |       192 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |       192 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        24 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        32 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    0 |     0 |          0 |       208 |  0.00 |
| BUFGCE_DIV |    0 |     0 |          0 |        32 |  0.00 |
| BUFG_GT    |    0 |     0 |          0 |       144 |  0.00 |
| BUFG_PS    |    0 |     0 |          0 |        96 |  0.00 |
| BUFGCTRL*  |    0 |     0 |          0 |        64 |  0.00 |
| PLL        |    0 |     0 |          0 |        16 |  0.00 |
| MMCM       |    0 |     0 |          0 |         8 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |        24 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         6 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        12 |  0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |  0.00 |
| PS8             |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
| VCU             |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| LUT6     | 10832 |                 CLB |
| MUXF7    |  4200 |                 CLB |
| MUXF8    |  1816 |                 CLB |
| LUT2     |  1124 |                 CLB |
| FDRE     |   662 |            Register |
| LUT5     |   642 |                 CLB |
| LUT3     |   567 |                 CLB |
| LUT4     |   276 |                 CLB |
| CARRY8   |    16 |                 CLB |
| FDSE     |     1 |            Register |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Sat Jan 17 18:39:03 2026
| Host              : laptop running 64-bit Ubuntu 24.04.3 LTS
| Command           : report_timing_summary -file aes256_ctr_comb.rpt -append
| Design            : synth_wrapper
| Device            : xczu7ev-ffvf1517
| Speed File        : -1LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  295         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (148)
6. checking no_output_delay (147)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (148)
--------------------------------
 There are 148 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (147)
---------------------------------
 There are 147 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.503        0.000                      0                  940        0.117        0.000                      0                  940       15.225        0.000                       0                   663  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 15.500}     31.000          32.258          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.503        0.000                      0                  940        0.117        0.000                      0                  940       15.225        0.000                       0                   663  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 inst/counter_reg_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            inst/output_block_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.000ns  (clk rise@31.000ns - clk rise@0.000ns)
  Data Path Delay:        30.485ns  (logic 10.720ns (35.164%)  route 19.765ns (64.836%))
  Logic Levels:           79  (LUT2=21 LUT3=3 LUT5=1 LUT6=26 MUXF7=14 MUXF8=14)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.033ns = ( 31.033 - 31.000 ) 
    Source Clock Delay      (SCD):    0.051ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  Clk (IN)
                         net (fo=662, unset)          0.051     0.051    inst/Clk
    SLICE_X81Y271        FDRE                                         r  inst/counter_reg_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y271        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.133     0.184 r  inst/counter_reg_reg[121]/Q
                         net (fo=2, routed)           0.219     0.403    inst/counter_reg_reg[121]
    SLICE_X82Y270        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.215     0.618 r  inst/g0_b0__251_i_2/O
                         net (fo=32, routed)          0.583     1.201    inst/round_block[0]_24[1]
    SLICE_X75Y269        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.252     1.453 r  inst/g2_b1__251/O
                         net (fo=1, routed)           0.013     1.466    inst/genblk2[1].round_inst/sb_inst/genblk1[0].aes_sbox_inst/g0_b0__235_i_13_2
    SLICE_X75Y269        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.110     1.576 r  inst/genblk2[1].round_inst/sb_inst/genblk1[0].aes_sbox_inst/g0_b0__235_i_37/O
                         net (fo=1, routed)           0.000     1.576    inst/genblk2[1].round_inst/sb_inst/genblk1[0].aes_sbox_inst/g0_b0__235_i_37_n_0
    SLICE_X75Y269        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.035     1.611 r  inst/genblk2[1].round_inst/sb_inst/genblk1[0].aes_sbox_inst/g0_b0__235_i_13/O
                         net (fo=5, routed)           0.658     2.269    inst/genblk2[1].round_inst_n_1
    SLICE_X75Y256        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.150     2.419 r  inst/g0_b0__237_i_8/O
                         net (fo=1, routed)           0.183     2.602    inst/mc_inst/enc_block_59[17]
    SLICE_X76Y256        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.060     2.662 r  inst/g0_b0__237_i_2/O
                         net (fo=32, routed)          0.589     3.251    inst/round_block[1]_20[17]
    SLICE_X78Y269        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.151     3.402 r  inst/g2_b7__237/O
                         net (fo=1, routed)           0.022     3.424    inst/genblk2[2].round_inst/sb_inst/genblk1[2].aes_sbox_inst/g0_b0__228_i_9_2
    SLICE_X78Y269        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.119     3.543 r  inst/genblk2[2].round_inst/sb_inst/genblk1[2].aes_sbox_inst/g0_b0__228_i_28/O
                         net (fo=1, routed)           0.000     3.543    inst/genblk2[2].round_inst/sb_inst/genblk1[2].aes_sbox_inst/g0_b0__228_i_28_n_0
    SLICE_X78Y269        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.041     3.584 r  inst/genblk2[2].round_inst/sb_inst/genblk1[2].aes_sbox_inst/g0_b0__228_i_9/O
                         net (fo=4, routed)           0.617     4.200    inst/genblk2[2].round_inst_n_23
    SLICE_X82Y272        LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.189     4.389 r  inst/g0_b0__228_i_29/O
                         net (fo=3, routed)           0.332     4.721    inst/g0_b0__228_i_29_n_0
    SLICE_X84Y271        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.061     4.782 r  inst/g0_b0__228_i_12/O
                         net (fo=1, routed)           0.318     5.100    inst/mc_inst/enc_block0130_out_56[1]
    SLICE_X86Y270        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.149     5.249 r  inst/g0_b0__228_i_2/O
                         net (fo=32, routed)          0.399     5.648    inst/round_block[2]_19[73]
    SLICE_X89Y271        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.149     5.797 r  inst/g2_b7__228/O
                         net (fo=1, routed)           0.030     5.827    inst/genblk2[3].round_inst/sb_inst/genblk1[9].aes_sbox_inst/g0_b0__196_i_8_2
    SLICE_X89Y271        MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.124     5.951 r  inst/genblk2[3].round_inst/sb_inst/genblk1[9].aes_sbox_inst/g0_b0__196_i_23/O
                         net (fo=1, routed)           0.000     5.951    inst/genblk2[3].round_inst/sb_inst/genblk1[9].aes_sbox_inst/g0_b0__196_i_23_n_0
    SLICE_X89Y271        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.040     5.991 r  inst/genblk2[3].round_inst/sb_inst/genblk1[9].aes_sbox_inst/g0_b0__196_i_8/O
                         net (fo=4, routed)           0.486     6.477    inst/genblk2[3].round_inst_n_79
    SLICE_X88Y264        LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.118     6.595 r  inst/g0_b0__195_i_8/O
                         net (fo=6, routed)           0.326     6.921    inst/g0_b0__195_i_8_n_0
    SLICE_X88Y264        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.091     7.012 r  inst/g0_b0__195_i_11/O
                         net (fo=1, routed)           0.251     7.263    inst/mc_inst/enc_block_51[33]
    SLICE_X87Y263        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.162     7.425 r  inst/g0_b0__195_i_2/O
                         net (fo=32, routed)          0.483     7.908    inst/round_block[3]_18[33]
    SLICE_X94Y263        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.247     8.155 r  inst/g1_b7__195/O
                         net (fo=1, routed)           0.029     8.184    inst/genblk2[4].round_inst/sb_inst/genblk1[4].aes_sbox_inst/g0_b0__182_i_8_1
    SLICE_X94Y263        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.124     8.308 r  inst/genblk2[4].round_inst/sb_inst/genblk1[4].aes_sbox_inst/g0_b0__182_i_17/O
                         net (fo=1, routed)           0.000     8.308    inst/genblk2[4].round_inst/sb_inst/genblk1[4].aes_sbox_inst/g0_b0__182_i_17_n_0
    SLICE_X94Y263        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.043     8.351 r  inst/genblk2[4].round_inst/sb_inst/genblk1[4].aes_sbox_inst/g0_b0__182_i_8/O
                         net (fo=4, routed)           0.231     8.582    inst/genblk2[4].round_inst_n_39
    SLICE_X94Y261        LUT2 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.116     8.698 r  inst/g0_b0__182_i_21/O
                         net (fo=3, routed)           0.279     8.977    inst/g0_b0__182_i_21_n_0
    SLICE_X96Y261        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.217     9.194 r  inst/g0_b0__182_i_13/O
                         net (fo=1, routed)           0.307     9.501    inst/mc_inst/enc_block_42[60]
    SLICE_X92Y259        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.152     9.653 r  inst/g0_b0__182_i_5/O
                         net (fo=32, routed)          0.386    10.039    inst/round_block[4]_16[60]
    SLICE_X91Y254        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.172    10.211 r  inst/g2_b7__182/O
                         net (fo=1, routed)           0.013    10.224    inst/genblk2[5].round_inst/sb_inst/genblk1[7].aes_sbox_inst/g0_b0__170_i_7_2
    SLICE_X91Y254        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.110    10.334 r  inst/genblk2[5].round_inst/sb_inst/genblk1[7].aes_sbox_inst/g0_b0__170_i_13/O
                         net (fo=1, routed)           0.000    10.334    inst/genblk2[5].round_inst/sb_inst/genblk1[7].aes_sbox_inst/g0_b0__170_i_13_n_0
    SLICE_X91Y254        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.035    10.369 r  inst/genblk2[5].round_inst/sb_inst/genblk1[7].aes_sbox_inst/g0_b0__170_i_7/O
                         net (fo=4, routed)           0.528    10.897    inst/genblk2[5].round_inst_n_63
    SLICE_X91Y242        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.267    11.164 r  inst/g0_b0__170_i_16/O
                         net (fo=3, routed)           0.240    11.404    inst/g0_b0__170_i_16_n_0
    SLICE_X90Y241        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.092    11.496 r  inst/g0_b0__170_i_10/O
                         net (fo=1, routed)           0.223    11.719    inst/mc_inst/enc_block_38[91]
    SLICE_X91Y237        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.215    11.934 r  inst/g0_b0__170_i_4/O
                         net (fo=32, routed)          0.523    12.457    inst/round_block[5]_15[91]
    SLICE_X97Y234        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.215    12.672 r  inst/g1_b7__170/O
                         net (fo=1, routed)           0.013    12.685    inst/genblk2[6].round_inst/sb_inst/genblk1[11].aes_sbox_inst/g0_b0__46_i_7_1
    SLICE_X97Y234        MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.110    12.795 r  inst/genblk2[6].round_inst/sb_inst/genblk1[11].aes_sbox_inst/g0_b0__46_i_12/O
                         net (fo=1, routed)           0.000    12.795    inst/genblk2[6].round_inst/sb_inst/genblk1[11].aes_sbox_inst/g0_b0__46_i_12_n_0
    SLICE_X97Y234        MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.038    12.833 r  inst/genblk2[6].round_inst/sb_inst/genblk1[11].aes_sbox_inst/g0_b0__46_i_7/O
                         net (fo=5, routed)           0.292    13.125    inst/genblk2[6].round_inst_n_95
    SLICE_X97Y234        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.152    13.277 r  inst/g0_b0__45_i_7/O
                         net (fo=6, routed)           0.240    13.517    inst/g0_b0__45_i_7_n_0
    SLICE_X97Y235        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172    13.689 r  inst/g0_b0__45_i_8/O
                         net (fo=1, routed)           0.316    14.005    inst/mc_inst/enc_block_34[113]
    SLICE_X97Y226        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.094    14.099 r  inst/g0_b0__45_i_2/O
                         net (fo=32, routed)          0.337    14.436    inst/round_block[6]_14[113]
    SLICE_X96Y223        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.252    14.688 r  inst/g2_b0__45/O
                         net (fo=1, routed)           0.022    14.710    inst/genblk2[7].round_inst/sb_inst/genblk1[14].aes_sbox_inst/g0_b0__51_i_9_2
    SLICE_X96Y223        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.119    14.829 r  inst/genblk2[7].round_inst/sb_inst/genblk1[14].aes_sbox_inst/g0_b0__51_i_23/O
                         net (fo=1, routed)           0.000    14.829    inst/genblk2[7].round_inst/sb_inst/genblk1[14].aes_sbox_inst/g0_b0__51_i_23_n_0
    SLICE_X96Y223        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.041    14.870 r  inst/genblk2[7].round_inst/sb_inst/genblk1[14].aes_sbox_inst/g0_b0__51_i_9/O
                         net (fo=5, routed)           0.651    15.521    inst/genblk2[7].round_inst_n_112
    SLICE_X89Y225        LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.163    15.684 r  inst/g0_b0__54_i_7/O
                         net (fo=1, routed)           0.381    16.065    inst/mc_inst/enc_block[56]
    SLICE_X86Y226        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.058    16.123 r  inst/g0_b0__54_i_1/O
                         net (fo=32, routed)          0.549    16.672    inst/round_block[7]_2[56]
    SLICE_X86Y217        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.214    16.886 r  inst/g2_b7__54/O
                         net (fo=1, routed)           0.030    16.916    inst/genblk2[8].round_inst/sb_inst/genblk1[7].aes_sbox_inst/g0_b0__74_i_7_2
    SLICE_X86Y217        MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.124    17.040 r  inst/genblk2[8].round_inst/sb_inst/genblk1[7].aes_sbox_inst/g0_b0__74_i_13/O
                         net (fo=1, routed)           0.000    17.040    inst/genblk2[8].round_inst/sb_inst/genblk1[7].aes_sbox_inst/g0_b0__74_i_13_n_0
    SLICE_X86Y217        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.040    17.080 r  inst/genblk2[8].round_inst/sb_inst/genblk1[7].aes_sbox_inst/g0_b0__74_i_7/O
                         net (fo=4, routed)           0.276    17.357    inst/genblk2[8].round_inst_n_63
    SLICE_X84Y218        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.058    17.415 r  inst/g0_b0__74_i_16/O
                         net (fo=3, routed)           0.294    17.709    inst/g0_b0__74_i_16_n_0
    SLICE_X81Y218        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.091    17.800 r  inst/g0_b0__74_i_9/O
                         net (fo=1, routed)           0.223    18.023    inst/mc_inst/enc_block_10[89]
    SLICE_X81Y217        LUT2 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.272    18.295 r  inst/g0_b0__74_i_2/O
                         net (fo=32, routed)          0.677    18.972    inst/round_block[8]_3[89]
    SLICE_X76Y207        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.251    19.223 r  inst/g2_b7__74/O
                         net (fo=1, routed)           0.016    19.239    inst/genblk2[9].round_inst/sb_inst/genblk1[11].aes_sbox_inst/g0_b0__94_i_7_2
    SLICE_X76Y207        MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.111    19.350 r  inst/genblk2[9].round_inst/sb_inst/genblk1[11].aes_sbox_inst/g0_b0__94_i_13/O
                         net (fo=1, routed)           0.000    19.350    inst/genblk2[9].round_inst/sb_inst/genblk1[11].aes_sbox_inst/g0_b0__94_i_13_n_0
    SLICE_X76Y207        MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.037    19.387 r  inst/genblk2[9].round_inst/sb_inst/genblk1[11].aes_sbox_inst/g0_b0__94_i_7/O
                         net (fo=5, routed)           0.277    19.664    inst/genblk2[9].round_inst_n_95
    SLICE_X75Y208        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.094    19.758 r  inst/g0_b0__93_i_7/O
                         net (fo=6, routed)           0.145    19.903    inst/g0_b0__93_i_7_n_0
    SLICE_X75Y206        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.150    20.053 r  inst/g0_b0__93_i_8/O
                         net (fo=1, routed)           0.455    20.508    inst/mc_inst/enc_block_14[113]
    SLICE_X79Y199        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.059    20.567 r  inst/g0_b0__93_i_2/O
                         net (fo=32, routed)          0.511    21.078    inst/round_block[9]_13[113]
    SLICE_X80Y188        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.248    21.326 r  inst/g0_b3__93/O
                         net (fo=1, routed)           0.013    21.339    inst/genblk2[10].round_inst/sb_inst/genblk1[14].aes_sbox_inst/g0_b0__99_i_45_0
    SLICE_X80Y188        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.109    21.448 r  inst/genblk2[10].round_inst/sb_inst/genblk1[14].aes_sbox_inst/g0_b0__99_i_71/O
                         net (fo=1, routed)           0.000    21.448    inst/genblk2[10].round_inst/sb_inst/genblk1[14].aes_sbox_inst/g0_b0__99_i_71_n_0
    SLICE_X80Y188        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.035    21.483 r  inst/genblk2[10].round_inst/sb_inst/genblk1[14].aes_sbox_inst/g0_b0__99_i_45/O
                         net (fo=5, routed)           0.663    22.146    inst/genblk2[10].round_inst_n_115
    SLICE_X84Y186        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.149    22.295 r  inst/g0_b0__101_i_11/O
                         net (fo=1, routed)           0.115    22.410    inst/mc_inst/enc_block_18[52]
    SLICE_X85Y186        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.151    22.561 r  inst/g0_b0__101_i_5/O
                         net (fo=32, routed)          0.401    22.962    inst/round_block[10]_6[52]
    SLICE_X86Y192        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.153    23.115 r  inst/g0_b7__101/O
                         net (fo=1, routed)           0.020    23.135    inst/genblk2[11].round_inst/sb_inst/genblk1[6].aes_sbox_inst/g0_b0__124_i_9_0
    SLICE_X86Y192        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.117    23.252 r  inst/genblk2[11].round_inst/sb_inst/genblk1[6].aes_sbox_inst/g0_b0__124_i_21/O
                         net (fo=1, routed)           0.000    23.252    inst/genblk2[11].round_inst/sb_inst/genblk1[6].aes_sbox_inst/g0_b0__124_i_21_n_0
    SLICE_X86Y192        MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.038    23.290 r  inst/genblk2[11].round_inst/sb_inst/genblk1[6].aes_sbox_inst/g0_b0__124_i_9/O
                         net (fo=5, routed)           0.530    23.820    inst/genblk2[11].round_inst_n_55
    SLICE_X88Y203        LUT2 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.280    24.100 r  inst/g0_b0__124_i_23/O
                         net (fo=2, routed)           0.298    24.398    inst/g0_b0__124_i_23_n_0
    SLICE_X88Y203        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.058    24.456 r  inst/g0_b0__124_i_13/O
                         net (fo=1, routed)           0.332    24.788    inst/mc_inst/enc_block_22[107]
    SLICE_X93Y205        LUT2 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.272    25.060 r  inst/g0_b0__124_i_4/O
                         net (fo=32, routed)          0.423    25.483    inst/round_block[11]_10[107]
    SLICE_X97Y205        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.248    25.731 r  inst/g1_b3__124/O
                         net (fo=1, routed)           0.015    25.746    inst/genblk2[12].round_inst/sb_inst/genblk1[13].aes_sbox_inst/g0_b0__135_i_44_1
    SLICE_X97Y205        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.111    25.857 r  inst/genblk2[12].round_inst/sb_inst/genblk1[13].aes_sbox_inst/g0_b0__135_i_70/O
                         net (fo=1, routed)           0.000    25.857    inst/genblk2[12].round_inst/sb_inst/genblk1[13].aes_sbox_inst/g0_b0__135_i_70_n_0
    SLICE_X97Y205        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.035    25.892 r  inst/genblk2[12].round_inst/sb_inst/genblk1[13].aes_sbox_inst/g0_b0__135_i_44/O
                         net (fo=5, routed)           0.419    26.311    inst/genblk2[12].round_inst_n_107
    SLICE_X95Y205        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.173    26.484 r  inst/g0_b0__136_i_14/O
                         net (fo=1, routed)           0.269    26.753    inst/mc_inst/enc_block0130_out_27[4]
    SLICE_X95Y204        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.060    26.813 r  inst/g0_b0__136_i_5/O
                         net (fo=32, routed)          0.473    27.286    inst/round_block[12]_11[76]
    SLICE_X96Y198        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.169    27.455 r  inst/g1_b7__136/O
                         net (fo=1, routed)           0.029    27.484    inst/genblk2[13].round_inst/sb_inst/genblk1[9].aes_sbox_inst/g0_b0__148_i_8_1
    SLICE_X96Y198        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.124    27.608 r  inst/genblk2[13].round_inst/sb_inst/genblk1[9].aes_sbox_inst/g0_b0__148_i_19/O
                         net (fo=1, routed)           0.000    27.608    inst/genblk2[13].round_inst/sb_inst/genblk1[9].aes_sbox_inst/g0_b0__148_i_19_n_0
    SLICE_X96Y198        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.043    27.651 r  inst/genblk2[13].round_inst/sb_inst/genblk1[9].aes_sbox_inst/g0_b0__148_i_8/O
                         net (fo=4, routed)           0.347    27.999    inst/genblk2[13].round_inst_n_79
    SLICE_X96Y193        LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.277    28.276 r  inst/g0_b0__148_i_23/O
                         net (fo=3, routed)           0.280    28.555    inst/g0_b0__148_i_23_n_0
    SLICE_X96Y193        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.149    28.704 r  inst/g0_b0__148_i_10/O
                         net (fo=1, routed)           0.138    28.842    inst/mc_inst/enc_block_30[41]
    SLICE_X96Y193        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.217    29.059 r  inst/g0_b0__148_i_2/O
                         net (fo=32, routed)          0.318    29.377    inst/round_block[13]_12[41]
    SLICE_X99Y193        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.248    29.625 r  inst/g0_b1__148/O
                         net (fo=1, routed)           0.013    29.638    inst/genblk2[14].round_inst/sb_inst/genblk1[5].aes_sbox_inst/output_block_reg_reg[9]_i_3_0
    SLICE_X99Y193        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.109    29.747 r  inst/genblk2[14].round_inst/sb_inst/genblk1[5].aes_sbox_inst/output_block_reg_reg[9]_i_4/O
                         net (fo=1, routed)           0.000    29.747    inst/genblk2[14].round_inst/sb_inst/genblk1[5].aes_sbox_inst/output_block_reg_reg[9]_i_4_n_0
    SLICE_X99Y193        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.035    29.782 r  inst/genblk2[14].round_inst/sb_inst/genblk1[5].aes_sbox_inst/output_block_reg_reg[9]_i_3/O
                         net (fo=1, routed)           0.618    30.400    inst/genblk2[14].round_inst_n_41
    SLICE_X100Y195       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.058    30.458 r  inst/output_block_reg[9]_i_1/O
                         net (fo=1, routed)           0.078    30.536    inst/output_block[9]
    SLICE_X100Y195       FDRE                                         r  inst/output_block_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       31.000    31.000 r  
                                                      0.000    31.000 r  Clk (IN)
                         net (fo=662, unset)          0.033    31.033    inst/Clk
    SLICE_X100Y195       FDRE                                         r  inst/output_block_reg_reg[9]/C
                         clock pessimism              0.000    31.033    
                         clock uncertainty           -0.035    30.998    
    SLICE_X100Y195       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.042    31.040    inst/output_block_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         31.040    
                         arrival time                         -30.536    
  -------------------------------------------------------------------
                         slack                                  0.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 inst/most_sig_halfkey_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            inst/state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.108ns (64.300%)  route 0.060ns (35.700%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  Clk (IN)
                         net (fo=662, unset)          0.014     0.014    inst/Clk
    SLICE_X72Y248        FDRE                                         r  inst/most_sig_halfkey_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y248        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     0.100 r  inst/most_sig_halfkey_reg_reg/Q
                         net (fo=4, routed)           0.053     0.153    inst/most_sig_halfkey_reg
    SLICE_X72Y249        LUT4 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.022     0.175 r  inst/state_reg[1]_i_1/O
                         net (fo=1, routed)           0.007     0.182    inst/next_state[1]
    SLICE_X72Y249        FDRE                                         r  inst/state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  Clk (IN)
                         net (fo=662, unset)          0.020     0.020    inst/Clk
    SLICE_X72Y249        FDRE                                         r  inst/state_reg_reg[1]/C
                         clock pessimism              0.000     0.020    
    SLICE_X72Y249        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.045     0.065    inst/state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 15.500 }
Period(ns):         31.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.550         31.000      30.450     SLICE_X72Y249  inst/block_last_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         15.500      15.225     SLICE_X72Y249  inst/block_last_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         15.500      15.225     SLICE_X72Y249  inst/block_last_reg_reg/C



Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Sat Jan 17 18:39:15 2026
| Host              : laptop running 64-bit Ubuntu 24.04.3 LTS
| Command           : report_clock_utilization -file aes256_ctr_comb.rpt -append
| Design            : synth_wrapper
| Device            : xczu7ev-ffvf1517
| Speed File        : -1LV  PRODUCTION 1.30 05-15-2022
| Temperature Grade : I
| Design State      : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions : Clock Primitives
5. Clock Regions : Load Primitives
6. Clock Regions : Global Clock Summary
7. Clock Regions : Routing Resource Utilization

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |    0 |       208 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |        32 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |        64 |   0 |            0 |      0 |
| BUFG_GT    |    0 |       144 |   0 |            0 |      0 |
| BUFG_PS    |    0 |        96 |   0 |            0 |      0 |
| MMCM       |    0 |         8 |   0 |            0 |      0 |
| PLL        |    0 |        16 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+------+--------------+------+-------------------+------------------+-------------------+-------------+-----------------+--------------+-------+------------+-----+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site | Clock Region | Root | Clock Delay Group | Clock Low Fanout | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin | Net |
+-----------+-----------+-----------------+------------+------+--------------+------+-------------------+------------------+-------------------+-------------+-----------------+--------------+-------+------------+-----+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


3. Global Clock Source Details
------------------------------

+-----------+-----------+-----------------+------------+------+--------------+-------------+-----------------+---------------------+--------------+------------+-----+
| Source Id | Global Id | Driver Type/Pin | Constraint | Site | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin | Net |
+-----------+-----------+-----------------+------------+------+--------------+-------------+-----------------+---------------------+--------------+------------+-----+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


4. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
|                   |  Global Clock |     BUFGCE    |   BUFGCE_DIV  |    BUFGCTRL   |    BUFG_GT    |    BUFG_PS    |      MMCM     |      PLL      |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| Clock Region Name | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| X0Y0              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X2Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X0Y1              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X2Y1              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X0Y2              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X2Y2              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X0Y3              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X2Y3              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X0Y4              |     0 |    24 |     0 |    28 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y4              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y4              |     0 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X0Y5              |     0 |    24 |     0 |    28 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y5              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y5              |     0 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
* Global Clock column represents track count; while other columns represents cell counts


5. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y0              |      0 |      24 |      0 |   17280 |      0 |    4320 |      0 |      24 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y0              |      0 |      24 |      0 |   22080 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y0              |      0 |      24 |      0 |   22080 |      0 |    3360 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y1              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y1              |      0 |      24 |      0 |   17280 |      0 |    4320 |      0 |      24 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y1              |      0 |      24 |      0 |   22080 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y1              |      0 |      24 |      0 |   22080 |      0 |    3360 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y2              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y2              |      0 |      24 |      0 |   17280 |      0 |    4320 |      0 |      24 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y2              |      0 |      24 |      0 |   22080 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y2              |      0 |      24 |      0 |   22080 |      0 |    3360 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y3              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y3              |      0 |      24 |      0 |   17280 |      0 |    4320 |      0 |      24 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y3              |      0 |      24 |      0 |   22080 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y3              |      0 |      24 |      0 |   22080 |      0 |    3360 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y4              |      0 |      24 |      0 |   40320 |      0 |    9120 |      0 |      24 |      0 |       0 |      0 |      48 |      0 |       0 |      0 |       0 |
| X1Y4              |      0 |      24 |      0 |   23040 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y4              |      0 |      24 |      0 |   22080 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y4              |      0 |      24 |      0 |   22080 |      0 |    3360 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y5              |      0 |      24 |      0 |   40320 |      0 |    9120 |      0 |      24 |      0 |       0 |      0 |      48 |      0 |       0 |      0 |       0 |
| X1Y5              |      0 |      24 |      0 |   23040 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y5              |      0 |      24 |      0 |   22080 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y5              |      0 |      24 |      0 |   22080 |      0 |    3360 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+----+----+
|    | X0 | X1 | X2 | X3 |
+----+----+----+----+----+
| Y5 |  0 |  0 |  0 |  0 |
| Y4 |  0 |  0 |  0 |  0 |
| Y3 |  0 |  0 |  0 |  0 |
| Y2 |  0 |  0 |  0 |  0 |
| Y1 |  0 |  0 |  0 |  0 |
| Y0 |  0 |  0 |  0 |  0 |
+----+----+----+----+----+


7. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y3              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Jan 17 18:39:24 2026
| Host         : laptop running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_drc -file aes256_ctr_comb.rpt -append
| Design       : synth_wrapper
| Device       : xczu7ev-ffvf1517-1LV-i
| Speed File   : -1LV
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: impl_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 0
+------+----------+-------------+--------+
| Rule | Severity | Description | Checks |
+------+----------+-------------+--------+
+------+----------+-------------+--------+

2. REPORT DETAILS
-----------------

Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       20414 :
       # of nets not needing routing.......... :       12078 :
           # of internally routed nets........ :       11782 :
           # of implicitly routed ports....... :         296 :
       # of routable nets..................... :        8336 :
           # of fully routed nets............. :        8336 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :

Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date             : Sat Jan 17 18:39:52 2026
| Host             : laptop running 64-bit Ubuntu 24.04.3 LTS
| Command          : report_power -file aes256_ctr_comb.rpt -append
| Design           : synth_wrapper
| Device           : xczu7ev-ffvf1517-1LV-i
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.068        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.504        |
| Device Static (W)        | 0.564        |
| Effective TJA (C/W)      | 0.9          |
| Max Ambient (C)          | 99.1         |
| Junction Temperature (C) | 25.9         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |    <0.001 |        3 |       --- |             --- |
| CLB Logic      |     0.250 |    20139 |       --- |             --- |
|   LUT as Logic |     0.250 |    13195 |    230400 |            5.73 |
|   CARRY8       |    <0.001 |       16 |     28800 |            0.06 |
|   Register     |    <0.001 |      663 |    460800 |            0.14 |
|   Others       |     0.000 |        3 |       --- |             --- |
|   F7/F8 Muxes  |     0.000 |     6016 |    230400 |            2.61 |
| Signals        |     0.253 |     8334 |       --- |             --- |
| Static Power   |     0.564 |          |           |                 |
| Total          |     1.068 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.720 |     0.821 |       0.700 |      0.121 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.070 |       0.000 |      0.070 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.148 |       0.000 |      0.148 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.055 |       0.000 |      0.055 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.005 |       0.000 |      0.005 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCCINT_VCU      |       0.900 |     0.025 |       0.000 |      0.025 |       NA    | Unspecified | NA         |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | Clk    |            31.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------+-----------+
| Name                                  | Power (W) |
+---------------------------------------+-----------+
| synth_wrapper                         |     0.504 |
|   inst                                |     0.504 |
|     genblk1[14].key_expansion_inst_11 |     0.002 |
|     genblk2[10].round_inst            |     0.002 |
|       sb_inst                         |     0.002 |
|     genblk2[11].round_inst            |     0.003 |
|       sb_inst                         |     0.003 |
|     genblk2[12].round_inst            |     0.003 |
|       sb_inst                         |     0.003 |
|     genblk2[13].round_inst            |     0.003 |
|       sb_inst                         |     0.003 |
|     genblk2[3].round_inst             |     0.002 |
|       sb_inst                         |     0.002 |
|     genblk2[4].round_inst             |     0.001 |
|       sb_inst                         |     0.001 |
|     genblk2[5].round_inst             |     0.002 |
|       sb_inst                         |     0.002 |
|     genblk2[6].round_inst             |     0.002 |
|       sb_inst                         |     0.002 |
|     genblk2[7].round_inst             |     0.002 |
|       sb_inst                         |     0.002 |
|     genblk2[8].round_inst             |     0.002 |
|       sb_inst                         |     0.002 |
|     genblk2[9].round_inst             |     0.002 |
|       sb_inst                         |     0.002 |
+---------------------------------------+-----------+


