from amaranth import *
from coreblocks.transactions import *
from coreblocks.transactions.lib import *
from coreblocks.utils import *
from coreblocks.params import *
from coreblocks.utils.fifo import *
from coreblocks.scheduler.wakeup_select import *
from coreblocks.fu.vector_unit.v_layouts import *
from coreblocks.fu.vector_unit.vrs import *
from coreblocks.fu.vector_unit.v_input_verification import *
from coreblocks.fu.vector_unit.v_status import *
from coreblocks.fu.vector_unit.v_translator import *
from coreblocks.fu.vector_unit.v_alloc_rename import *

__all__ = ["VectorFrontend"]


class VectorMemoryVVRSSplitter(Elaboratable):
    """Splits instructions from VectorFrontend to memory and VVRS streams.

    Vector memory instructions use different data than rest, so to optimise the number of bits
    used in VVRS, it is better to split memory instructions and all other vector
    instructions in the frontend, to reduce the pipeline width as early as possible.

    Attributes
    ----------
    issue : Method
        Method used to pass an instruction that should be forwarded
        either to memory or to VVRS.
    """

    def __init__(self, gen_params: GenParams, put_to_mem: Method, put_to_vvrs: Method):
        """
        Parameters
        ----------
        gen_params : GenParams
            Core configuration
        put_to_mem : Method
            Method to be called when the instruction is to be processed by the memory subsystem.
            Layout: VectorFrontendLayouts.instr_to_mem.
        put_to_vvrs : Method
            Method called when the instruction should be processed as normal vector
            instruction that operates on vector registers.
            Layout: VectorFrontendLayouts.instr_to_vvrs.
        """
        self.gen_params = gen_params
        self.put_to_mem = put_to_mem
        self.put_to_vvrs = put_to_vvrs

        self.layouts = VectorFrontendLayouts(self.gen_params)
        self.issue = Method(i=self.layouts.alloc_rename_out)

    def elaborate(self, platform) -> TModule:
        m = TModule()

        @def_method(m, self.issue)
        def _(arg):
            with m.If((arg.exec_fn.op_type == OpType.V_LOAD) | (arg.exec_fn.op_type == OpType.V_STORE)):
                rec_mem = Record(self.layouts.instr_to_mem)
                m.d.top_comb += assign(rec_mem, arg, fields=AssignType.COMMON)
                self.put_to_mem(m, rec_mem)
            with m.Else():
                rec_vvrs = Record(self.layouts.instr_to_vvrs)
                m.d.top_comb += assign(rec_vvrs, arg, fields=AssignType.COMMON)
                self.put_to_vvrs(m, rec_vvrs)

        return m


class VectorFrontend(Elaboratable):
    """Handles initial vector instruction processing similar to scalar `Scheduler`

    This module is a container that connects various blocks and stages of
    initial vector instruction processing. It provides a standard `RSFuncBlock` interface
    which can be used to connect it directly to the `Scheduler`. Incoming instructions
    are passed to:
    - VXRS (to wait for X operands)
    - verification
    - vtype handling
    - instructions translations
    - register renaming and allocation
    - splitting instructions into two streams: memory and arithmetic-logic


    Attributes
    ----------
    select : Method
        See `RSFuncBlock`. Layout: VectorXRSLayout.select_out
    insert : Method
        See `RSFuncBlock`. Layout: VectorXRSLayout.insert_in
    update : Method
        See `RSFuncBlock`. Layout: VectorXRSLayout.update_in
    """

    def __init__(
        self,
        gen_params: GenParams,
        rob_block_interrupts: Method,
        announce: Method,
        announce2: Method,
        alloc_reg: Method,
        get_rename1_frat: Method,
        get_rename2_frat: Method,
        set_rename_frat: Method,
        put_to_mem: Method,
        put_to_vvrs: Method,
        initialise_regs: list[Method],
    ):
        """
        Parameters
        ----------
        gen_params : GenParams
            Core configuration.
        rob_block_interrupts : Method
            Method to block interrupts on a given `rob_id`. Layout: RobLayouts.block_interrupts
        announce : Method
            Method to announce a vector instruction. Used to announce `vset{i}vl{i}` and
            illegal instructions.
        announce2 : Method
            The same as above. Second instance.
        alloc_reg : Method
            Allocate a new vector register.
        get_rename1_frat : Method
            Method to get the renaming of vector logical registers to vector physical registers.
        get_rename2_frat : Method
            As above.
        set_rename_frat : Method
            Method to add a new renaming entry for a vector logical register
        put_to_mem : Method
            Method to be called when an instruction is to be processed by the memory subsystem.
        put_to_vvrs : Method
            Method to be called, if an instruction should be put iton VVRS and processed as common
            arithmetical-logical-permutation instruction.
        initialise_regs : list[Method]
            Methods to be called when a new register is being allocated to initialise its content.
        """
        self.gen_params = gen_params
        self.v_params = self.gen_params.v_params
        self.rob_block_interrupts = rob_block_interrupts
        self.announce = announce
        self.announce2 = announce2
        self.alloc_reg = NotMethod(alloc_reg)
        self.get_rename1_frat = get_rename1_frat
        self.get_rename2_frat = get_rename2_frat
        self.set_rename_frat = set_rename_frat
        self.put_to_mem = put_to_mem
        self.put_to_vvrs = put_to_vvrs
        self.initialise_regs = initialise_regs

        self.layouts = VectorFrontendLayouts(self.gen_params)
        self.vxrs_layouts = VectorXRSLayout(
            self.gen_params, rs_entries_bits=log2_int(self.v_params.vxrs_entries, False)
        )
        self.insert = Method(i=self.vxrs_layouts.insert_in)
        self.select = Method(o=self.vxrs_layouts.select_out)
        self.update = Method(i=self.vxrs_layouts.update_in)

    def elaborate(self, platform) -> TModule:
        m = TModule()

        m.submodules.fifo_from_v_status = fifo_from_v_status = BasicFifo(self.layouts.status_out, 2)
        m.submodules.v_status = v_status = VectorStatusUnit(self.gen_params, fifo_from_v_status.write, self.announce)
        m.submodules.verificator = verificator = VectorInputVerificator(
            self.gen_params,
            self.rob_block_interrupts,
            v_status.issue,
            v_status.get_vill,
            v_status.get_vstart,
            self.announce2,
        )

        m.submodules.vxrs = vxrs = VXRS(self.gen_params, self.v_params.vxrs_entries)
        self.insert.proxy(m, vxrs.insert)
        self.select.proxy(m, vxrs.select)
        self.update.proxy(m, vxrs.update)
        m.submodules.wakeup_xrs = WakeupSelect(
            gen_params=self.gen_params,
            get_ready=vxrs.get_ready_list[0],
            take_row=vxrs.take,
            issue=verificator.issue,
            row_layout=self.layouts.verification_in,
        )

        m.submodules.fifo_from_translator = fifo_from_translator = BasicFifo(self.layouts.translator_out, 2)
        m.submodules.translator = translator = VectorTranslator(self.gen_params, fifo_from_translator.write)

        m.submodules.from_status_to_tranlator = ConnectTrans(fifo_from_v_status.read, translator.issue)

        m.submodules.alloc_rename = alloc_rename = VectorAllocRename(
            self.gen_params,
            self.alloc_reg.method,
            self.get_rename1_frat,
            self.get_rename2_frat,
            self.set_rename_frat,
            self.initialise_regs,
        )
        m.submodules.splitter = splitter = VectorMemoryVVRSSplitter(self.gen_params, self.put_to_mem, self.put_to_vvrs)

        with Transaction(name="allocating").body(m):
            instr = fifo_from_translator.read(m)
            renamed = alloc_rename.issue(m, instr)
            splitter.issue(m, renamed)

        return m
