module dds_sample_top # (
    parameter _PAT_WIDTH = 32 ,   // æ¨¡å¼å¯„å­˜å™¨å®½ï¿???????
    parameter _NUM_CHANNELS = 4,        // ï¿?????å¤§PWMé€šé“æ•°é‡
    parameter _DAC_WIDTH = 8      // DACæ•°æ®å®½åº¦
)
(
    input wire sys_clk,          // System clock input U18
    input wire sys_rst_n,        // Active low reset input
    // N16
    input wire uart_rxd,         // UART RXD input T19
    
    // output reg [7:0] uart_data,  // UART data output
    // output reg uart_done,        // UART done signal
    // output reg uart_get,         // UART get signal
    
    // output reg [7:0] pack_cnt,   // Packet count output
    // output reg pack_ing,         // Packet in progress signal
    // output reg pack_done,        // Packet done signal
    // output reg [7:0] pack_num,   // Packet number output
    output [_DAC_WIDTH-1:0]   dac_data,
    output wire led,        // LED drive signal H 15
    output ad9748_sleep, // Sleep control signal for AD9748
    output pwm_port,
   output adc_clk_p,
   output adc_clk_n,
    output pwm_slow_port,
    output pwm_diff_port_n,
    output pwm_diff_port_p,
    output dds_clk0_p,
    output dds_clk0_n,
    output wire debug_uart_tx, //J15
    output wire debug_uart_rx, //J15
    output wire uart_txd //J15
    
    // output reg [7:0] dataA,      // Data A output
    // output reg [7:0] dataD,      // Data D output
    // output reg [15:0] dataB,     // Data B output
    // output reg [15:0] dataC       // Data C output
);

// parameter _PAT_WIDTH = 16 ;   // æ¨¡å¼å¯„å­˜å™¨å®½ï¿???????????
// parameter _DAC_WIDTH = 8 ;   // æ¨¡å¼å¯„å­˜å™¨å®½ï¿???????????
// First, declare the necessary signals
wire clk_50M;
wire clk_100M;
wire clk_100M_o;
wire clk_50M_o;
wire locked;
wire resetn;
wire rst_n = sys_rst_n & locked; // Active low reset signal

wire  [7:0] uart_data;
wire uart_done;
wire uart_get;
wire [7:0] pack_cnt;
wire pack_ing;
wire pack_done;
wire [7:0] pack_num;
wire recv_done;
wire [7:0] dataA;
wire [7:0] dataD;
wire [15:0] dataB;
wire [15:0] dataC;
wire led_enable;
wire led_breath;
wire [_NUM_CHANNELS - 1:0] pwm_out;
wire [_NUM_CHANNELS - 1:0] pwm_busy;
wire [_NUM_CHANNELS - 1:0] pwm_valid;

wire [7:0]     hs_pwm_ch     [_NUM_CHANNELS-1:0];
wire [7:0]     hs_ctrl_sta   [_NUM_CHANNELS-1:0];
wire [7:0]     duty_num      [_NUM_CHANNELS-1:0];
wire [16:0]    pulse_dessert [_NUM_CHANNELS-1:0];
wire [7:0]     pulse_num     [_NUM_CHANNELS-1:0];
wire [31:0]    PAT           [_NUM_CHANNELS-1:0];
wire [7:0]     ls_pwm_ch     ;
wire [7:0]     ls_ctrl_sta   ;

wire    [7:0]     rev_data0  ;
wire    [7:0]     rev_data1  ;
wire    [7:0]     rev_data2  ;
wire    [7:0]     rev_data3  ;
wire    [7:0]     rev_data4  ;
wire    [7:0]     rev_data5  ;
wire    [7:0]     rev_data6  ;
wire    [7:0]     rev_data7  ;
wire    [7:0]     rev_data8  ;
wire    [7:0]     rev_data9  ;
wire    [7:0]     rev_data10 ;
wire    [7:0]     rev_data11 ;

// wire [31:0] slow_drive;
// æ·»åŠ ä»¥ä¸‹ä¿¡å·å£°æ˜
// wire [_DAC_WIDTH - 1:0] dac_data;
// wire pwm_ad9748;
// wire pwm_ad9748_busy;
// wire pwm_ad9748_valid;
  clk_wiz_0 u_mmcm
  (
  // Clock out ports  
  .clk_out1(clk_50M),
  .clk_out2(clk_100M),
  .clk_out3(clk_100M_o),
  .clk_out4(clk_50M_o),
  // Status and control signals               
  .resetn(sys_rst_n), 
  .locked(locked),
 // Clock in ports
  .clk_in1(sys_clk)
  );

// Then, instantiate the module with proper port connections
uart_mult_byte_rx u_uart_rx_inst (
    .sys_clk    (clk_50M),      // Connect to input clock
    .sys_rst_n  (!rst_n  ),    // Connect to reset
    .uart_rxd   (uart_rxd),     // Connect to UART RX input
    
    .uart_data  (uart_data),    // Connect to internal signal
    .uart_done  (uart_done),    // Connect to internal signal
    .uart_get   (uart_get),     // Connect to internal signal
    
    .pack_cnt   (pack_cnt),     // Connect to internal signal
    .pack_ing   (pack_ing),     // Connect to internal signal
    .pack_done_d1  (pack_done),    // Connect to internal signal
    .pack_num   (pack_num),     // Connect to internal signal
    .recv_done  (recv_done),    // Connect to internal signal
    
    .rev_data0  (rev_data0   ),
    .rev_data1  (rev_data1   ),
    .rev_data2  (rev_data2   ),
    .rev_data3  (rev_data3   ),
    .rev_data4  (rev_data4   ),
    .rev_data5  (rev_data5   ),
    .rev_data6  (rev_data6   ),
    .rev_data7  (rev_data7   ),
    .rev_data8  (rev_data8   ),
    .rev_data9  (rev_data9   ),
    .rev_data10 (rev_data10  ),
    .rev_data11 (rev_data11  ) 
    // .hs_pwm_ch    (hs_pwm_ch    ),
	// .hs_ctrl_sta  (hs_ctrl_sta  ),
	// .duty_num     (duty_num     ),
	// .pulse_dessert(pulse_dessert),
	// .pulse_num    (pulse_num    ),
	// .PAT          (PAT          ),
	// .ls_pwm_ch    (ls_pwm_ch    ),
	// .ls_ctrl_sta  (ls_ctrl_sta  )
);

uart_reg_mapper # (
    ._NUM_CHANNELS(_NUM_CHANNELS)
)u_uart_reg_mapper(
   /*input wire  */.clk_50M    (clk_50M) ,      // 50MHzæ—¶é’Ÿè¾“å…¥
   /*input wire  */.clk_100M   (clk_100M) ,     // 100MHzæ—¶é’Ÿè¾“å…¥
   /*input wire  */.rst_n      (rst_n  ) ,
   // UARTæ¥å£ä¿¡å·
   /*input [7:0] */  .func_reg    (rev_data0   ) ,
   /*input [7:0] */  .rev_data1   (rev_data1   ) ,
   /*input [7:0] */  .rev_data2   (rev_data2   ) ,
   /*input [7:0] */  .rev_data3   (rev_data3   ) ,
   /*input [7:0] */  .rev_data4   (rev_data4   ) ,
   /*input [7:0] */  .rev_data5   (rev_data5   ) ,
   /*input [7:0] */  .rev_data6   (rev_data6   ) ,
   /*input [7:0] */  .rev_data7   (rev_data7   ) ,
   /*input [7:0] */  .rev_data8   (rev_data8   ) ,
   /*input [7:0] */  .rev_data9   (rev_data9   ) ,
   /*input [7:0] */  .rev_data10  (rev_data10  ) ,
   /*input [7:0] */  .rev_data11  (rev_data11  ) ,
   /*input       */  .pack_done   (pack_done   ) ,     // æ•°æ®åŒ…æ¥æ”¶å®Œæˆæ ‡ï¿?????
   
   // PWMé€šé“æ¥å£
   /*output [7:0]  .hs_ctrl_sta   (hs_ctrl_sta  ), */
   /*output [7:0]  .duty_num      (duty_num     ), */
   /*output [15:0] .pulse_dessert (pulse_dessert), */
   /*output [7:0]  .pulse_num     (pulse_num    ), */
   /*output [31:0] .PAT           (PAT          ), */
   /*output [7:0]  .ls_ctrl_sta   (ls_ctrl_sta  ), */
   /*output [7:0]  .hs_pwm_ch     (hs_pwm_ch    ), */
   /*output [7:0]  .ls_pwm_ch     (ls_pwm_ch    )  */          
   /*output wire [_DAC_WIDTH - 1:0 ]*/.dac_data (dac_data ),         
   /*output wire [_NUM_CHANNELS-1:0]*/.pwm_out  (pwm_out  ),    // PWMè¾“å‡ºæ€»çº¿
   /*output wire [_NUM_CHANNELS-1:0]*/.pwm_busy (pwm_busy ),   // å¿™çŠ¶æ€ï¿½?ï¿½çº¿
   /*output wire [_NUM_CHANNELS-1:0]*/.pwm_valid(pwm_valid)   // æœ‰æ•ˆæ ‡å¿—æ€»çº¿
);
//assign led_enable = (dataA == 8'h08) ? 1'b1 : 1'b0 ; // Example: drive LED with the least significant bit of received data
breath_led u_breath_led(
    .sys_clk         (clk_50M) ,      //
    .sys_rst_n       (rst_n) ,    //
    .led (led_breath )           //
);


// wire pwm_oddr;

// pattern_pwm #(
//     ._PAT_WIDTH(_PAT_WIDTH)    // æ¨¡å¼å¯„å­˜å™¨å®½ï¿???????????
// ) pwm0 (
// /*input                 */ .clk(clk_50M),
// /*input                 */ .rst_n(rst_n),                     
// /*input                 */ .pwm_en       ( hs_ctrl_sta  [0] ),
// /*input [7:0]           */ .duty_num     ( duty_num     [0] ),
// /*input [15:0]          */ .pulse_dessert( pulse_dessert[0] ),
// /*input [7:0]           */ .pulse_num    ( pulse_num    [0] ),
// /*input [_PAT_WIDTH-1:0]*/ .PAT          ( PAT          [0] ),
// /*output reg            */ .pwm_out      ( pwm_out      [0] ),
// /*output reg            */ .busy         ( pwm_busy     [0] ),
// /*output reg            */ .valid        ( pwm_valid    [0] ) 
// );
// pattern_pwm #(
//     ._PAT_WIDTH(_PAT_WIDTH)    // æ¨¡å¼å¯„å­˜å™¨å®½ï¿???????????
// ) pwm1 (
// /*input                 */ .clk(clk_50M),
// /*input                 */ .rst_n(rst_n),                     
// /*input                 */ .pwm_en       ( hs_ctrl_sta  [1] ),
// /*input [7:0]           */ .duty_num     ( duty_num     [1] ),
// /*input [15:0]          */ .pulse_dessert( pulse_dessert[1] ),
// /*input [7:0]           */ .pulse_num    ( pulse_num    [1] ),
// /*input [_PAT_WIDTH-1:0]*/ .PAT          ( PAT          [1] ),
// /*output reg            */ .pwm_out      ( pwm_out      [1] ),
// /*output reg            */ .busy         ( pwm_busy     [1] ),
// /*output reg            */ .valid        ( pwm_valid    [1] ) 
// );

// pattern_pwm #(
//     ._PAT_WIDTH(_PAT_WIDTH)    // æ¨¡å¼å¯„å­˜å™¨å®½ï¿???????????
// ) pwm2 (
// /*input                 */ .clk(clk_50M),
// /*input                 */ .rst_n(rst_n),                       // å¼‚æ­¥å¤ä½ï¼ˆä½æœ‰æ•ˆï¿???????????
// /*input                 */ .pwm_en       ( hs_ctrl_sta  [2] ),       // ä½¿èƒ½ä¿¡å·
// /*input [7:0]           */ .duty_num     ( duty_num     [2] ),     // å ç©ºæ¯”å‘¨æœŸæ•°
// /*input [15:0]          */ .pulse_dessert( pulse_dessert[2] ),  // è„‰å†²é—´éš”å‘¨æœŸï¿???????????
// /*input [7:0]           */ .pulse_num    ( pulse_num    [2] ),    // è„‰å†²æ¬¡æ•°ï¿???????????0=æ— é™ï¿???????????
// /*input [_PAT_WIDTH-1:0]*/ .PAT          ( PAT          [2] ),  // æ¨¡å¼å¯„å­˜ï¿???????????
// /*output reg            */ .pwm_out      ( pwm_out      [2] ),      // PWMè¾“å‡º
// /*output reg            */ .busy         ( pwm_busy     [2] ),         // å¿™ä¿¡ï¿???????????
// /*output reg            */ .valid        ( pwm_valid    [2] )         // PWMç»“æŸæ ‡å¿—
// );
// pattern_ad9748 #(
//     ._PAT_WIDTH(_PAT_WIDTH),    // æ¨¡å¼å¯„å­˜å™¨å®½ï¿???????
//     ._DAC_WIDTH(_DAC_WIDTH)     // DACæ•°æ®å®½åº¦
// ) pwm_dac (
//     .clk(clk_50M),
//     .rst_n(rst_n),                     
//     .pwm_en       ( hs_ctrl_sta  [3] ),
//     .duty_num     ( duty_num     [3] ),
//     .pulse_dessert( pulse_dessert[3] ),
//     .pulse_num    ( pulse_num    [3] ),
//     .PAT          ( PAT          [3] ),
//     .pwm_out      ( pwm_out      [3] ),
//     .busy         ( pwm_busy     [3] ),
//     .valid        ( pwm_valid    [3] ),
//     .dac_data     ( dac_data         )       // DACæ•°æ®è¾“å‡º   
// );

// ODDR #(
//    .DDR_CLK_EDGE("SAME_EDGE"),  // æ—¶é’ŸåŒæ²¿é‡‡æ ·æ¨¡å¼
//    .INIT(1'b0),                     // åˆå§‹åŒ–ï¿½??
//    .SRTYPE("SYNC")                  // åŒæ­¥å¤ä½ç±»å‹
// ) ODDR_inst (
//    .Q(pwm_port),    // è¾“å‡ºåˆ°IOçš„PWMä¿¡å·
//    .C(clk_50m),     // 50MHzæ—¶é’Ÿè¾“å…¥ï¼ˆéœ€ä¸PWMé€»è¾‘åŒæ­¥ï¿???????????
//    .CE(1'b1),       // å§‹ç»ˆä½¿èƒ½
//    .D1(pwm_out[0]),  // å†…éƒ¨ç”Ÿæˆçš„PWMé€»è¾‘ï¼ˆé«˜ç”µå¹³ï¿???????????
//    .D2(1'b0),  // ä¸D1ç›¸åŒï¼Œç¡®ä¿å•æ²¿è¾“ï¿???????????
//    .R(1'b0),        // æ— å¤ï¿???????????
//    .S(1'b0)         // æ— ç½®ï¿???????????
// );

OBUF #(
   .DRIVE(12),       // é©±åŠ¨ç”µæµè®¾ä¸º12mAï¼ˆæ ¹æ®è´Ÿè½½è°ƒæ•´ï¼‰
   .IOSTANDARD("LVCMOS33"), // I/Oç”µå¹³æ ‡å‡†
   .SLEW("SLOW")     // å‹æ‘†ç‡è®¾ä¸ºSLOWä»¥å‡å°‘é«˜é¢‘å™ªï¿???????????
) OBUF_fast_sig (
   .O(pwm_port),      // å®é™…å¼•è„šï¼ˆB35_L19_Pï¿???????????
   .I(clk_50M_o)      // æ¥è‡ªODDRçš„è¾“ï¿???????????
);

OBUF #(
   .DRIVE(12),       // é©±åŠ¨ç”µæµè®¾ä¸º12mAï¼ˆæ ¹æ®è´Ÿè½½è°ƒæ•´ï¼‰
   .IOSTANDARD("LVCMOS33"), // I/Oç”µå¹³æ ‡å‡†
   .SLEW("SLOW")     // å‹æ‘†ç‡è®¾ä¸ºSLOWä»¥å‡å°‘é«˜é¢‘å™ªï¿???????????
) OBUF_slow_sig (
   .O(pwm_slow_port),      // å®é™…å¼•è„šï¼ˆB35_L19_Pï¿???????????
   .I(1'b1)     // å•ç«¯ä¿¡å·è¾“å…¥
//    .I(pwm_out[1])      // æ¥è‡ªODDRçš„è¾“ï¿???????????
);

 OBUFDS obufds_inst0 (
     .O(pwm_diff_port_p),  // å·®åˆ†ä¿¡å·æ­£ç«¯
     .OB(pwm_diff_port_n), // å·®åˆ†ä¿¡å·è´Ÿç«¯
     .I(clk_50M_o)     // å•ç«¯ä¿¡å·è¾“å…¥
 );


OBUFDS obufds_inst1 (
   .O(adc_clk_p),  // å·®åˆ†ä¿¡å·æ­£ç«¯
   .OB(adc_clk_n), // å·®åˆ†ä¿¡å·è´Ÿç«¯
   .I(clk_100M_o)     // å•ç«¯ä¿¡å·è¾“å…¥
);

OBUFDS obufds_inst2 (
    .O(dds_clk0_p),  // å·®åˆ†ä¿¡å·æ­£ç«¯
    .OB(dds_clk0_n), // å·®åˆ†ä¿¡å·è´Ÿç«¯
    .I(1'b1)     // å•ç«¯ä¿¡å·è¾“å…¥
);
// assign pwm_port = pwm_out[0] ; // ç›´æ¥è¿æ¥åˆ°å¼•ï¿?????????
// ila_0 u_ila_0(
// .clk	(sys_clk),
// .probe0	({pwm_busy,pwm_oddr})
// );

assign led = ((pwm_busy == 8'h5a)&& (pwm_valid == 8'h5a)) ? 1'b0 : led_breath ; // Example: drive LED with the least significant bit of received data
assign ad9748_sleep = 1'b0; // ä½¿èƒ½AD9748ä¼‘çœ æ¨¡å¼ï¼ˆä½ç”µå¹³æœ‰æ•ˆï¿????????
// assign dac_data = 8'h7f; // DACæ•°æ®è¾“å‡ºï¼ˆæ ¹æ®éœ€è¦è®¾ç½®ï¼‰
assign uart_txd = 1'b1; // UART TXDè¾“å‡ºï¼ˆæ ¹æ®éœ€è¦è®¾ç½®ï¼‰
assign debug_uart_tx = 1'b1; // Debug UART TXDè¾“å‡ºï¼ˆæ ¹æ®éœ€è¦è®¾ç½®ï¼‰
assign debug_uart_rx = 1'b0; // Debug UART RXDè¾“å‡ºï¼ˆæ ¹æ®éœ€è¦è®¾ç½®ï¼‰
endmodule
