// Seed: 600347841
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input uwire id_2,
    input tri1 id_3,
    output supply0 id_4,
    output supply0 id_5,
    input tri0 id_6,
    input supply1 id_7,
    input wor id_8,
    input wand id_9,
    input tri0 id_10
);
  assign id_4 = 1;
  uwire id_12 = 1'd0;
  wor id_13, id_14, id_15;
  uwire id_16 = 1;
  wire  id_17;
  tri0  id_18 = id_1;
  assign id_5  = 1;
  assign id_14 = 'b0;
endmodule
module module_1 (
    input supply0 id_0
);
  assign id_2 = id_0;
  if (1'b0) wire id_3;
  else begin
    wire id_4;
  end
  wor id_5 = 1;
  assign id_5 = id_0;
  wire id_6, id_7;
  wire id_8;
  module_0(
      id_5, id_2, id_0, id_0, id_5, id_5, id_2, id_2, id_0, id_2, id_5
  );
endmodule
