

================================================================
== Vivado HLS Report for 'lenet_top'
================================================================
* Date:           Sun Oct 30 17:25:00 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.658|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  551271|  551271|  551271|  551271|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+--------+--------+--------+--------+---------+
        |                           |                |     Latency     |     Interval    | Pipeline|
        |          Instance         |     Module     |   min  |   max  |   min  |   max  |   Type  |
        +---------------------------+----------------+--------+--------+--------+--------+---------+
        |grp_i_convolution3_fu_266  |i_convolution3  |   72681|   72681|   72681|   72681|   none  |
        |grp_i_convolution1_fu_274  |i_convolution1  |   35411|   35411|   35411|   35411|   none  |
        |grp_i_convolution5_fu_282  |i_convolution5  |  242281|  242281|  242281|  242281|   none  |
        |grp_i_fc6_fu_290           |i_fc6           |    6028|    6028|    6028|    6028|   none  |
        |grp_i_max_pooling2_fu_302  |i_max_pooling2  |   17641|   17641|   17641|   17641|   none  |
        |grp_i_max_pooling4_fu_308  |i_max_pooling4  |    6001|    6001|    6001|    6001|   none  |
        |grp_ld_weights5_fu_314     |ld_weights5     |  186481|  186481|  186481|  186481|   none  |
        |grp_ld_weights3_fu_322     |ld_weights3     |    9345|    9345|    9345|    9345|   none  |
        |grp_ld_weights1_fu_330     |ld_weights1     |     583|     583|     583|     583|   none  |
        |grp_ld_input_fu_338        |ld_input        |    2337|    2337|    2337|    2337|   none  |
        |grp_ld_bias5_fu_346        |ld_bias5        |     247|     247|     247|     247|   none  |
        |grp_ld_bias3_fu_354        |ld_bias3        |      39|      39|      39|      39|   none  |
        |grp_st_output_fu_362       |st_output       |      35|      35|      35|      35|   none  |
        |grp_ld_bias1_fu_370        |ld_bias1        |      19|      19|      19|      19|   none  |
        +---------------------------+----------------+--------+--------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      6|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        8|     51|   43578|  37244|    -|
|Memory           |      167|      -|     192|     16|    0|
|Multiplexer      |        -|      -|       -|   1379|    -|
|Register         |        -|      -|     331|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      175|     51|   44101|  38645|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       62|     23|      41|     72|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+-----------------------------+---------+-------+-------+-------+-----+
    |            Instance           |            Module           | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +-------------------------------+-----------------------------+---------+-------+-------+-------+-----+
    |grp_i_convolution1_fu_274      |i_convolution1               |        0|     20|   7899|   6782|    0|
    |grp_i_convolution3_fu_266      |i_convolution3               |        0|     21|  29449|  20219|    0|
    |grp_i_convolution5_fu_282      |i_convolution5               |        0|      5|    853|   1591|    0|
    |grp_i_fc6_fu_290               |i_fc6                        |        0|      5|   1036|   1548|    0|
    |grp_i_max_pooling2_fu_302      |i_max_pooling2               |        0|      0|    289|    934|    0|
    |grp_i_max_pooling4_fu_308      |i_max_pooling4               |        0|      0|    267|    937|    0|
    |grp_ld_bias1_fu_370            |ld_bias1                     |        0|      0|     47|     97|    0|
    |grp_ld_bias3_fu_354            |ld_bias3                     |        0|      0|     51|    102|    0|
    |grp_ld_bias5_fu_346            |ld_bias5                     |        0|      0|     55|    102|    0|
    |grp_ld_input_fu_338            |ld_input                     |        0|      0|    152|    193|    0|
    |grp_ld_weights1_fu_330         |ld_weights1                  |        0|      0|    258|    409|    0|
    |grp_ld_weights3_fu_322         |ld_weights3                  |        0|      0|    336|    588|    0|
    |grp_ld_weights5_fu_314         |ld_weights5                  |        0|      0|    342|    576|    0|
    |lenet_top_CTL_s_axi_U          |lenet_top_CTL_s_axi          |        0|      0|    448|    744|    0|
    |lenet_top_DATA_BIAS_m_axi_U    |lenet_top_DATA_BIAS_m_axi    |        2|      0|    512|    580|    0|
    |lenet_top_DATA_INPUT_m_axi_U   |lenet_top_DATA_INPUT_m_axi   |        2|      0|    512|    580|    0|
    |lenet_top_DATA_OUTPUT_m_axi_U  |lenet_top_DATA_OUTPUT_m_axi  |        2|      0|    512|    580|    0|
    |lenet_top_DATA_WEIGHT_m_axi_U  |lenet_top_DATA_WEIGHT_m_axi  |        2|      0|    512|    580|    0|
    |grp_st_output_fu_362           |st_output                    |        0|      0|     48|    102|    0|
    +-------------------------------+-----------------------------+---------+-------+-------+-------+-----+
    |Total                          |                             |        8|     51|  43578|  37244|    0|
    +-------------------------------+-----------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |bias1_buf_U         |lenet_top_bias1_buf   |        0|  64|   3|    0|      6|   32|     1|          192|
    |bias3_buf_U         |lenet_top_bias3_buf   |        0|  64|   8|    0|     16|   32|     1|          512|
    |bias5_buf_U         |lenet_top_bias5_buf   |        1|   0|   0|    0|    120|   32|     1|         3840|
    |input6_inter_0_0_U  |lenet_top_bias5_buf   |        1|   0|   0|    0|    120|   32|     1|         3840|
    |input2_inter_U      |lenet_top_input2_jbC  |       16|   0|   0|    0|   4704|   32|     1|       150528|
    |input3_inter_U      |lenet_top_input3_kbM  |        4|   0|   0|    0|   1176|   32|     1|        37632|
    |input4_inter_U      |lenet_top_input4_lbW  |        4|   0|   0|    0|   1600|   32|     1|        51200|
    |input5_inter_U      |lenet_top_input5_mb6  |        1|   0|   0|    0|    400|   32|     1|        12800|
    |input_buf_0_U       |lenet_top_input_bfYi  |        2|   0|   0|    0|   1024|   32|     1|        32768|
    |output_buf_U        |lenet_top_output_ocq  |        0|  64|   5|    0|     10|   32|     1|          320|
    |weights1_buf_0_U    |lenet_top_weightsg8j  |        2|   0|   0|    0|    150|   32|     1|         4800|
    |weights3_buf_U      |lenet_top_weightshbi  |        8|   0|   0|    0|   2400|   32|     1|        76800|
    |weights5_buf_U      |lenet_top_weightsibs  |      128|   0|   0|    0|  48000|   32|     1|      1536000|
    +--------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total               |                      |      167| 192|  16|    0|  59726|  416|    13|      1911232|
    +--------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state3_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state7_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|   6|           3|           3|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |DATA_BIAS_ARADDR           |  27|          5|   32|        160|
    |DATA_BIAS_ARBURST          |  27|          5|    2|         10|
    |DATA_BIAS_ARCACHE          |  27|          5|    4|         20|
    |DATA_BIAS_ARID             |  27|          5|    1|          5|
    |DATA_BIAS_ARLEN            |  27|          5|   32|        160|
    |DATA_BIAS_ARLOCK           |  27|          5|    2|         10|
    |DATA_BIAS_ARPROT           |  27|          5|    3|         15|
    |DATA_BIAS_ARQOS            |  27|          5|    4|         20|
    |DATA_BIAS_ARREGION         |  27|          5|    4|         20|
    |DATA_BIAS_ARSIZE           |  27|          5|    3|         15|
    |DATA_BIAS_ARUSER           |  27|          5|    1|          5|
    |DATA_BIAS_ARVALID          |  27|          5|    1|          5|
    |DATA_BIAS_RREADY           |  27|          5|    1|          5|
    |DATA_INPUT_ARVALID         |   9|          2|    1|          2|
    |DATA_INPUT_RREADY          |   9|          2|    1|          2|
    |DATA_OUTPUT_AWVALID        |   9|          2|    1|          2|
    |DATA_OUTPUT_BREADY         |   9|          2|    1|          2|
    |DATA_OUTPUT_WVALID         |   9|          2|    1|          2|
    |DATA_WEIGHT_ARADDR         |  27|          5|   32|        160|
    |DATA_WEIGHT_ARBURST        |  27|          5|    2|         10|
    |DATA_WEIGHT_ARCACHE        |  27|          5|    4|         20|
    |DATA_WEIGHT_ARID           |  27|          5|    1|          5|
    |DATA_WEIGHT_ARLEN          |  27|          5|   32|        160|
    |DATA_WEIGHT_ARLOCK         |  27|          5|    2|         10|
    |DATA_WEIGHT_ARPROT         |  27|          5|    3|         15|
    |DATA_WEIGHT_ARQOS          |  27|          5|    4|         20|
    |DATA_WEIGHT_ARREGION       |  27|          5|    4|         20|
    |DATA_WEIGHT_ARSIZE         |  27|          5|    3|         15|
    |DATA_WEIGHT_ARUSER         |  27|          5|    1|          5|
    |DATA_WEIGHT_ARVALID        |  27|          5|    1|          5|
    |DATA_WEIGHT_RREADY         |  27|          5|    1|          5|
    |ap_NS_fsm                  |  89|         18|    1|         18|
    |bias1_buf_address0         |  15|          3|    3|          9|
    |bias1_buf_ce0              |  15|          3|    1|          3|
    |bias1_buf_we0              |   9|          2|    1|          2|
    |bias3_buf_address0         |  15|          3|    4|         12|
    |bias3_buf_ce0              |  15|          3|    1|          3|
    |bias3_buf_we0              |   9|          2|    1|          2|
    |bias5_buf_address0         |  15|          3|    7|         21|
    |bias5_buf_ce0              |  15|          3|    1|          3|
    |bias5_buf_we0              |   9|          2|    1|          2|
    |input2_inter_address0      |  15|          3|   13|         39|
    |input2_inter_ce0           |  15|          3|    1|          3|
    |input2_inter_we0           |   9|          2|    1|          2|
    |input3_inter_address0      |  15|          3|   11|         33|
    |input3_inter_ce0           |  15|          3|    1|          3|
    |input3_inter_ce1           |   9|          2|    1|          2|
    |input3_inter_we0           |   9|          2|    1|          2|
    |input4_inter_address0      |  15|          3|   11|         33|
    |input4_inter_ce0           |  15|          3|    1|          3|
    |input4_inter_we0           |   9|          2|    1|          2|
    |input5_inter_address0      |  15|          3|    9|         27|
    |input5_inter_ce0           |  15|          3|    1|          3|
    |input5_inter_we0           |   9|          2|    1|          2|
    |input6_inter_0_0_address0  |  15|          3|    7|         21|
    |input6_inter_0_0_ce0       |  15|          3|    1|          3|
    |input6_inter_0_0_we0       |   9|          2|    1|          2|
    |input_buf_0_address0       |  15|          3|   10|         30|
    |input_buf_0_ce0            |  15|          3|    1|          3|
    |input_buf_0_ce1            |   9|          2|    1|          2|
    |input_buf_0_we0            |   9|          2|    1|          2|
    |output_buf_address0        |  15|          3|    4|         12|
    |output_buf_ce0             |  15|          3|    1|          3|
    |output_buf_we0             |   9|          2|    1|          2|
    |weights1_buf_0_address0    |  15|          3|    8|         24|
    |weights1_buf_0_ce0         |  15|          3|    1|          3|
    |weights1_buf_0_ce1         |   9|          2|    1|          2|
    |weights1_buf_0_we0         |   9|          2|    1|          2|
    |weights3_buf_address0      |  15|          3|   12|         36|
    |weights3_buf_ce0           |  15|          3|    1|          3|
    |weights3_buf_ce1           |   9|          2|    1|          2|
    |weights3_buf_we0           |   9|          2|    1|          2|
    |weights5_buf_address0      |  15|          3|   16|         48|
    |weights5_buf_ce0           |  15|          3|    1|          3|
    |weights5_buf_we0           |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |1379|        270|  331|       1346|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  17|   0|   17|          0|
    |bias2_reg_493                           |  30|   0|   30|          0|
    |bias4_reg_503                           |  30|   0|   30|          0|
    |bias7_reg_513                           |  30|   0|   30|          0|
    |bias_reg_483                            |  30|   0|   30|          0|
    |grp_i_convolution1_fu_274_ap_start_reg  |   1|   0|    1|          0|
    |grp_i_convolution3_fu_266_ap_start_reg  |   1|   0|    1|          0|
    |grp_i_convolution5_fu_282_ap_start_reg  |   1|   0|    1|          0|
    |grp_i_fc6_fu_290_ap_start_reg           |   1|   0|    1|          0|
    |grp_i_max_pooling2_fu_302_ap_start_reg  |   1|   0|    1|          0|
    |grp_i_max_pooling4_fu_308_ap_start_reg  |   1|   0|    1|          0|
    |grp_ld_bias1_fu_370_ap_start_reg        |   1|   0|    1|          0|
    |grp_ld_bias3_fu_354_ap_start_reg        |   1|   0|    1|          0|
    |grp_ld_bias5_fu_346_ap_start_reg        |   1|   0|    1|          0|
    |grp_ld_input_fu_338_ap_start_reg        |   1|   0|    1|          0|
    |grp_ld_weights1_fu_330_ap_start_reg     |   1|   0|    1|          0|
    |grp_ld_weights3_fu_322_ap_start_reg     |   1|   0|    1|          0|
    |grp_ld_weights5_fu_314_ap_start_reg     |   1|   0|    1|          0|
    |grp_st_output_fu_362_ap_start_reg       |   1|   0|    1|          0|
    |input1_reg_523                          |  30|   0|   30|          0|
    |output1_reg_478                         |  30|   0|   30|          0|
    |weights2_reg_498                        |  30|   0|   30|          0|
    |weights4_reg_508                        |  30|   0|   30|          0|
    |weights7_reg_518                        |  30|   0|   30|          0|
    |weights_reg_488                         |  30|   0|   30|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 331|   0|  331|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTL_AWVALID           |  in |    1|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_AWREADY           | out |    1|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_AWADDR            |  in |    7|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_WVALID            |  in |    1|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_WREADY            | out |    1|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_WDATA             |  in |   32|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_WSTRB             |  in |    4|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_ARVALID           |  in |    1|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_ARREADY           | out |    1|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_ARADDR            |  in |    7|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_RVALID            | out |    1|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_RREADY            |  in |    1|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_RDATA             | out |   32|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_RRESP             | out |    2|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_BVALID            | out |    1|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_BREADY            |  in |    1|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_BRESP             | out |    2|    s_axi   |      CTL     |    scalar    |
|ap_clk                      |  in |    1| ap_ctrl_hs |   lenet_top  | return value |
|ap_rst_n                    |  in |    1| ap_ctrl_hs |   lenet_top  | return value |
|interrupt                   | out |    1| ap_ctrl_hs |   lenet_top  | return value |
|m_axi_DATA_INPUT_AWVALID    | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWREADY    |  in |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWADDR     | out |   32|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWID       | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWLEN      | out |    8|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWSIZE     | out |    3|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWBURST    | out |    2|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWLOCK     | out |    2|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWCACHE    | out |    4|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWPROT     | out |    3|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWQOS      | out |    4|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWREGION   | out |    4|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWUSER     | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_WVALID     | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_WREADY     |  in |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_WDATA      | out |   32|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_WSTRB      | out |    4|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_WLAST      | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_WID        | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_WUSER      | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARVALID    | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARREADY    |  in |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARADDR     | out |   32|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARID       | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARLEN      | out |    8|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARSIZE     | out |    3|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARBURST    | out |    2|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARLOCK     | out |    2|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARCACHE    | out |    4|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARPROT     | out |    3|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARQOS      | out |    4|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARREGION   | out |    4|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARUSER     | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_RVALID     |  in |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_RREADY     | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_RDATA      |  in |   32|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_RLAST      |  in |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_RID        |  in |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_RUSER      |  in |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_RRESP      |  in |    2|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_BVALID     |  in |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_BREADY     | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_BRESP      |  in |    2|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_BID        |  in |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_BUSER      |  in |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_WEIGHT_AWVALID   | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWREADY   |  in |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWADDR    | out |   32|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWID      | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWLEN     | out |    8|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWSIZE    | out |    3|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWBURST   | out |    2|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWLOCK    | out |    2|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWCACHE   | out |    4|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWPROT    | out |    3|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWQOS     | out |    4|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWREGION  | out |    4|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWUSER    | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_WVALID    | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_WREADY    |  in |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_WDATA     | out |   32|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_WSTRB     | out |    4|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_WLAST     | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_WID       | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_WUSER     | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARVALID   | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARREADY   |  in |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARADDR    | out |   32|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARID      | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARLEN     | out |    8|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARSIZE    | out |    3|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARBURST   | out |    2|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARLOCK    | out |    2|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARCACHE   | out |    4|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARPROT    | out |    3|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARQOS     | out |    4|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARREGION  | out |    4|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARUSER    | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_RVALID    |  in |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_RREADY    | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_RDATA     |  in |   32|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_RLAST     |  in |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_RID       |  in |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_RUSER     |  in |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_RRESP     |  in |    2|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_BVALID    |  in |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_BREADY    | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_BRESP     |  in |    2|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_BID       |  in |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_BUSER     |  in |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_BIAS_AWVALID     | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWREADY     |  in |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWADDR      | out |   32|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWID        | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWLEN       | out |    8|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWSIZE      | out |    3|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWBURST     | out |    2|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWLOCK      | out |    2|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWCACHE     | out |    4|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWPROT      | out |    3|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWQOS       | out |    4|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWREGION    | out |    4|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWUSER      | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_WVALID      | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_WREADY      |  in |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_WDATA       | out |   32|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_WSTRB       | out |    4|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_WLAST       | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_WID         | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_WUSER       | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARVALID     | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARREADY     |  in |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARADDR      | out |   32|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARID        | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARLEN       | out |    8|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARSIZE      | out |    3|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARBURST     | out |    2|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARLOCK      | out |    2|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARCACHE     | out |    4|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARPROT      | out |    3|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARQOS       | out |    4|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARREGION    | out |    4|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARUSER      | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_RVALID      |  in |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_RREADY      | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_RDATA       |  in |   32|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_RLAST       |  in |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_RID         |  in |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_RUSER       |  in |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_RRESP       |  in |    2|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_BVALID      |  in |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_BREADY      | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_BRESP       |  in |    2|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_BID         |  in |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_BUSER       |  in |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_OUTPUT_AWVALID   | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWREADY   |  in |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWADDR    | out |   32|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWID      | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWLEN     | out |    8|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWSIZE    | out |    3|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWBURST   | out |    2|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWLOCK    | out |    2|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWCACHE   | out |    4|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWPROT    | out |    3|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWQOS     | out |    4|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWREGION  | out |    4|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWUSER    | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_WVALID    | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_WREADY    |  in |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_WDATA     | out |   32|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_WSTRB     | out |    4|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_WLAST     | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_WID       | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_WUSER     | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARVALID   | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARREADY   |  in |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARADDR    | out |   32|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARID      | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARLEN     | out |    8|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARSIZE    | out |    3|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARBURST   | out |    2|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARLOCK    | out |    2|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARCACHE   | out |    4|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARPROT    | out |    3|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARQOS     | out |    4|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARREGION  | out |    4|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARUSER    | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_RVALID    |  in |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_RREADY    | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_RDATA     |  in |   32|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_RLAST     |  in |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_RID       |  in |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_RUSER     |  in |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_RRESP     |  in |    2|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_BVALID    |  in |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_BREADY    | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_BRESP     |  in |    2|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_BID       |  in |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_BUSER     |  in |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
+----------------------------+-----+-----+------------+--------------+--------------+

