$date
	Sat Apr  2 23:04:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module two_7seg_tb $end
$scope module name $end
$var wire 1 ! btn $end
$var wire 8 " sw [7:0] $end
$var wire 7 # seg [6:0] $end
$var wire 4 $ sdata [3:0] $end
$scope module input_mux $end
$var wire 1 ! sel $end
$var wire 8 % sw [7:0] $end
$var reg 4 & data [3:0] $end
$upscope $end
$scope module output_seg $end
$var wire 4 ' B [3:0] $end
$var reg 7 ( seg7 [6:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111110 (
b0 '
b0 &
b0 %
b0 $
b1111110 #
b0 "
0!
$end
#5
1!
#10
b1000111 #
b1000111 (
b1111 $
b1111 &
b1111 '
0!
b11110001 "
b11110001 %
#15
b110000 #
b110000 (
b1 $
b1 &
b1 '
1!
#20
b1001111 #
b1001111 (
b1110 $
b1110 &
b1110 '
0!
b11100010 "
b11100010 %
#25
b1101101 #
b1101101 (
b10 $
b10 &
b10 '
1!
#30
b1001111 #
b1001111 (
b1110 $
b1110 &
b1110 '
0!
b11100011 "
b11100011 %
#35
b1111001 #
b1111001 (
b11 $
b11 &
b11 '
1!
#40
b111101 #
b111101 (
b1101 $
b1101 &
b1101 '
0!
b11010100 "
b11010100 %
#45
b110011 #
b110011 (
b100 $
b100 &
b100 '
1!
#50
b1001110 #
b1001110 (
b1100 $
b1100 &
b1100 '
0!
b11000101 "
b11000101 %
#55
b1011011 #
b1011011 (
b101 $
b101 &
b101 '
1!
#60
