INFO: [VRFC 10-163] Analyzing VHDL file "D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/and3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and3
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/inv.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/or2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity or2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/or4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity or4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/summator_1_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity summator_1_s
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/summator_2_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity summator_2_b
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/summator_2_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity summator_2_s
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sim/new/summator_2_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity summator_2_sim
