{
    "versionMajor": "0",
    "versionMinor": "1",
    "usesPR": "false",
    "platformState": "pre_synth",
    "topModuleName": "design_1_wrapper",
    "acceleratorBinaryFormat": "xclbin2",
    "acceleratorBinaryContent": "bitstream",
    "validAcceleratorBinaryContentValues": "dcp,bitstream",
    "dcpFunctionStripped": "false",
    "dcpEncrypted": "false",
    "defaultOutputType": "sd_card",
    "designIntent": {
        "dataCenter": {
            "value": "false",
            "explicit": "true"
        },
        "embedded": {
            "value": "true",
            "explicit": "true"
        },
        "externalHost": {
            "value": "false",
            "explicit": "true"
        },
        "serverManaged": {
            "value": "false",
            "explicit": "true"
        }
    },
    "board": {
        "name": "digilentinc.com:zedboard:1.0",
        "vendor": "digilentinc.com",
        "part": "xc7z020clg484-1",
        "boardPart": "digilentinc.com:zedboard:part0:1.0",
        "imageFileHdpi": "zed_board.jpg"
    },
    "devices": [
        {
            "name": "fpga0",
            "type": "8",
            "fpgaPart": "zynq:xc7z020:clg484:-1",
            "part": {
                "name": "xc7z020clg484-1",
                "architecture": "zynq",
                "device": "xc7z020",
                "package": "clg484",
                "speedGrade": "-1"
            },
            "core": {
                "name": "OCL_REGION_0",
                "type": "clc_region",
                "drBDName": "design_1.bd",
                "numComputeUnits": "60"
            }
        }
    ],
    "files": [
        {
            "name": "design_1_wrapper.bit",
            "type": "FULL_BIT"
        },
        {
            "name": "design_1_wrapper.hpfm",
            "type": "HPFM"
        },
        {
            "name": "prj\/rebuild.tcl",
            "type": "REBUILD_TCL"
        },
        {
            "name": "prj\/prj.srcs\/sources_1\/bd\/design_1\/design_1.bd",
            "type": "TOP_BD"
        },
        {
            "name": "ipcache",
            "type": "IP_CACHE_DIR"
        },
        {
            "name": "board",
            "type": "BOARD_REPO_PATH"
        }
    ],
    "vendor": "xilinx",
    "boardId": "zedboard",
    "name": "zed",
    "uniqueName": "xilinx:zedboard:zed:0.1",
    "fpgaPart": "zynq",
    "fpgaDevice": "xc7z020",
    "unifiedPlatform": "true",
    "expandablePlatform": "true",
    "hardware": "true",
    "softwareEmulation": "true",
    "hardwareEmulation": "true",
    "hardwareEmuPlatform": "false",
    "maxAXIMMManagers": "1",
    "maxAXIMMSubordinates": "2",
    "maxInterrupts": "0",
    "usesNIFD": "false",
    "generatedName": "Vivado",
    "generatedVersion": "2022.1",
    "generatedChangeList": "3526262",
    "generatedIpChangeList": "3524634",
    "generatedTimestamp": "Fri Mar 24 17:52:39 2023",
    "idCode": "03727093",
    "resources": [
        {
            "type": "BRAM",
            "count": "140"
        },
        {
            "type": "DSP",
            "count": "220"
        },
        {
            "type": "LUT",
            "count": "53200"
        },
        {
            "type": "FF",
            "count": "106400"
        }
    ],
    "systemClocks": [
        {
            "default": "false",
            "name": "CPU",
            "origName": "CPU",
            "id": "-1",
            "frequency": "666.666687",
            "instRef": "processing_system7_0",
            "compRef": "processing_system7",
            "period": "1.500000",
            "status": "reserved"
        },
        {
            "default": "false",
            "name": "PL 0",
            "origName": "processing_system7_0_FCLK_CLK0",
            "id": "0",
            "frequency": "166.667000",
            "instRef": "processing_system7_0",
            "compRef": "processing_system7",
            "period": "5.999988",
            "normalizedPeriod": "3.999992",
            "status": "fixed"
        },
        {
            "default": "false",
            "name": "PL 1",
            "origName": "processing_system7_0_FCLK_CLK1",
            "id": "1",
            "frequency": "142.857000",
            "instRef": "processing_system7_0",
            "compRef": "processing_system7",
            "period": "7.000007",
            "normalizedPeriod": "4.666671",
            "status": "fixed"
        },
        {
            "default": "true",
            "name": "PL 2",
            "origName": "processing_system7_0_FCLK_CLK2",
            "id": "2",
            "frequency": "100.000000",
            "instRef": "processing_system7_0",
            "compRef": "processing_system7",
            "period": "10.000000",
            "normalizedPeriod": "6.666667",
            "status": "fixed"
        },
        {
            "default": "false",
            "name": "PL 3",
            "origName": "processing_system7_0_FCLK_CLK3",
            "id": "3",
            "frequency": "200.000000",
            "instRef": "processing_system7_0",
            "compRef": "processing_system7",
            "period": "5.000000",
            "normalizedPeriod": "3.333333",
            "status": "fixed"
        }
    ],
    "ipParameters": [
        {
            "name": "PCW_USE_M_AXI_GP0",
            "value": "1",
            "instRef": "processing_system7_0",
            "compRef": "processing_system7",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='processing_system7_0_M_AXI_GP0'])>0"
        },
        {
            "name": "PCW_USE_S_AXI_ACP",
            "value": "1",
            "instRef": "processing_system7_0",
            "compRef": "processing_system7",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='processing_system7_0_S_AXI_ACP'])>0"
        },
        {
            "name": "PCW_USE_DEFAULT_ACP_USER_VAL",
            "value": "1",
            "instRef": "processing_system7_0",
            "compRef": "processing_system7",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='processing_system7_0_S_AXI_ACP'])>0"
        },
        {
            "name": "PCW_USE_S_AXI_HP0",
            "value": "1",
            "instRef": "processing_system7_0",
            "compRef": "processing_system7",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='processing_system7_0_S_AXI_HP0'])>0"
        }
    ],
    "busInterfaces": [
        {
            "name": "processing_system7_0_M_AXI_GP0",
            "mode": "master",
            "instRef": "processing_system7_0",
            "compRef": "processing_system7",
            "typeRef": "aximm",
            "interfaceRef": "M_AXI_GP0",
            "clockRef": "processing_system7_0_M_AXI_GP0_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "processing_system7_0_S_AXI_ACP",
            "mode": "slave",
            "instRef": "processing_system7_0",
            "compRef": "processing_system7",
            "typeRef": "aximm",
            "interfaceRef": "S_AXI_ACP",
            "clockRef": "processing_system7_0_S_AXI_ACP_ACLK",
            "memPort": "S_AXI_ACP",
            "spTag": "ACP",
            "dataWidth": "64",
            "numIdBits": "0"
        },
        {
            "name": "processing_system7_0_S_AXI_HP0",
            "mode": "slave",
            "instRef": "processing_system7_0",
            "compRef": "processing_system7",
            "typeRef": "aximm",
            "interfaceRef": "S_AXI_HP0",
            "clockRef": "processing_system7_0_S_AXI_HP0_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "HP",
            "dataWidth": "64",
            "numIdBits": "0"
        },
        {
            "name": "processing_system7_0_FCLK_CLK0",
            "mode": "master",
            "instRef": "processing_system7_0",
            "compRef": "processing_system7",
            "typeRef": "clock",
            "interfaceRef": "FCLK_CLK0",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "processing_system7_0_FCLK_CLK1",
            "mode": "master",
            "instRef": "processing_system7_0",
            "compRef": "processing_system7",
            "typeRef": "clock",
            "interfaceRef": "FCLK_CLK1",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "processing_system7_0_FCLK_CLK2",
            "mode": "master",
            "instRef": "processing_system7_0",
            "compRef": "processing_system7",
            "typeRef": "clock",
            "interfaceRef": "FCLK_CLK2",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "processing_system7_0_FCLK_CLK3",
            "mode": "master",
            "instRef": "processing_system7_0",
            "compRef": "processing_system7",
            "typeRef": "clock",
            "interfaceRef": "FCLK_CLK3",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "processing_system7_0_M_AXI_GP0_ACLK",
            "mode": "slave",
            "instRef": "processing_system7_0",
            "compRef": "processing_system7",
            "typeRef": "clock",
            "interfaceRef": "M_AXI_GP0_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "processing_system7_0_S_AXI_ACP_ACLK",
            "mode": "slave",
            "instRef": "processing_system7_0",
            "compRef": "processing_system7",
            "typeRef": "clock",
            "interfaceRef": "S_AXI_ACP_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "processing_system7_0_S_AXI_HP0_ACLK",
            "mode": "slave",
            "instRef": "processing_system7_0",
            "compRef": "processing_system7",
            "typeRef": "clock",
            "interfaceRef": "S_AXI_HP0_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_0_peripheral_reset",
            "mode": "master",
            "instRef": "proc_sys_reset_0",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "processing_system7_0_FCLK_CLK0",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_0_interconnect_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_0",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "processing_system7_0_FCLK_CLK0",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_0_peripheral_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_0",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "processing_system7_0_FCLK_CLK0",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_1_peripheral_reset",
            "mode": "master",
            "instRef": "proc_sys_reset_1",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "processing_system7_0_FCLK_CLK1",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_1_interconnect_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_1",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "processing_system7_0_FCLK_CLK1",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_1_peripheral_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_1",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "processing_system7_0_FCLK_CLK1",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_2_peripheral_reset",
            "mode": "master",
            "instRef": "proc_sys_reset_2",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "processing_system7_0_FCLK_CLK2",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_2_interconnect_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_2",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "processing_system7_0_FCLK_CLK2",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_2_peripheral_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_2",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "processing_system7_0_FCLK_CLK2",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_3_peripheral_reset",
            "mode": "master",
            "instRef": "proc_sys_reset_3",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "processing_system7_0_FCLK_CLK3",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_3_interconnect_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_3",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "processing_system7_0_FCLK_CLK3",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_3_peripheral_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_3",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "processing_system7_0_FCLK_CLK3",
            "dataWidth": "0",
            "numIdBits": "0"
        }
    ]
}

