Information: Updating design information... (UID-85)
Warning: Design 'PIM_ALU_SYN_top' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1000
Design : PIM_ALU_SYN_top
Version: M-2016.12-SP5-3
Date   : Fri Jul 10 01:59:26 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss_1p08v_125c   Library: scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm
Wire Load Model Mode: top

  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U14901/Y (CLKNAND2X16MTR)                              0.046      0.236 r
  U13316/Y (INVX24MTR)                                   0.039      0.275 f
  U14622/Y (INVX32MTR)                                   0.034      0.309 r
  U10819/Y (INVX14MTR)                                   0.029      0.338 f
  U10705/Y (AOI2BB2X4MTR)                                0.057      0.395 r
  U26805/Y (OAI2BB1X4MTR)                                0.096      0.491 r
  U10633/Y (NAND3X4MTR)                                  0.066      0.557 f
  U10607/Y (INVX6MTR)                                    0.058      0.616 r
  U28779/Y (NAND3X12MTR)                                 0.070      0.686 f
  U29671/Y (CLKNAND2X16MTR)                              0.059      0.745 r
  U15149/Y (NAND2X6MTR)                                  0.047      0.792 f
  U13981/Y (NAND2X8MTR)                                  0.042      0.835 r
  U13562/Y (INVX12MTR)                                   0.028      0.863 f
  U23750/Y (OAI21X2MTR)                                  0.081      0.944 r
  U28866/Y (OAI2BB1X4MTR)                                0.074      1.018 f
  U13965/Y (XNOR2X8MTR)                                  0.084      1.102 f
  U23717/Y (XNOR2X8MTR)                                  0.093      1.195 f
  U9555/Y (OAI21X6MTR)                                   0.086      1.281 r
  U23938/Y (OAI2BB1X4MTR)                                0.063      1.344 f
  U23527/Y (NOR2X8MTR)                                   0.064      1.408 r
  U26958/Y (OAI21X6MTR)                                  0.063      1.471 f
  U14332/Y (NAND2BX4MTR)                                 0.044      1.516 r
  U13953/Y (NAND2X4MTR)                                  0.034      1.549 f
  U9242/Y (INVX2MTR)                                     0.039      1.588 r
  U15359/Y (NAND2X4MTR)                                  0.040      1.628 f
  U24503/Y (XNOR2X2MTR)                                  0.060      1.688 f
  U24504/Y (NOR2X1MTR)                                   0.054      1.742 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.742 r
  data arrival time                                                 1.742

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.742
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.361


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23471/Y (CLKNAND2X16MTR)                              0.073      0.341 f
  U14321/Y (INVX20MTR)                                   0.043      0.384 r
  U10654/Y (NAND2X12MTR)                                 0.040      0.424 f
  U16981/Y (INVX12MTR)                                   0.049      0.473 r
  U13031/Y (CLKNAND2X4MTR)                               0.055      0.528 f
  U13047/Y (OAI211X8MTR)                                 0.042      0.569 r
  U13424/Y (NOR2X8MTR)                                   0.038      0.607 f
  U13396/Y (NAND2X8MTR)                                  0.039      0.646 r
  U29213/Y (CLKNAND2X16MTR)                              0.083      0.730 f
  U14718/Y (CLKNAND2X16MTR)                              0.065      0.795 r
  U15219/Y (XNOR2X8MTR)                                  0.078      0.872 r
  U21999/Y (XNOR2X8MTR)                                  0.105      0.977 r
  U13113/Y (CLKNAND2X8MTR)                               0.063      1.040 f
  U13703/Y (NAND2X8MTR)                                  0.040      1.080 r
  U13560/Y (OAI21X6MTR)                                  0.044      1.125 f
  U13393/Y (OAI2BB1X4MTR)                                0.045      1.169 r
  U22108/Y (XNOR2X8MTR)                                  0.073      1.242 r
  U13354/Y (XNOR2X8MTR)                                  0.105      1.347 r
  U13353/Y (INVX12MTR)                                   0.039      1.385 f
  U14368/Y (NAND2X12MTR)                                 0.044      1.429 r
  U9311/Y (NAND2X8MTR)                                   0.047      1.477 f
  U23516/Y (OAI21X4MTR)                                  0.079      1.556 r
  U23748/Y (CLKNAND2X4MTR)                               0.052      1.609 f
  U20709/Y (NAND2X4MTR)                                  0.037      1.645 r
  U12215/Y (XNOR2X2MTR)                                  0.067      1.712 r
  U22591/Y (NOR2X1MTR)                                   0.050      1.762 f
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.762 f
  data arrival time                                                 1.762

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.762
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.359


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23475/Y (CLKNAND2X16MTR)                              0.070      0.338 f
  U23759/Y (NOR2X12MTR)                                  0.078      0.415 r
  U10499/Y (INVX2MTR)                                    0.074      0.489 f
  U16806/Y (AOI21X4MTR)                                  0.076      0.565 r
  U15608/Y (NOR2X4MTR)                                   0.048      0.613 f
  U18759/Y (NAND3X8MTR)                                  0.052      0.665 r
  U14981/Y (CLKNAND2X16MTR)                              0.089      0.755 f
  U22831/Y (NAND2X12MTR)                                 0.069      0.824 r
  U10240/Y (NAND2X8MTR)                                  0.054      0.878 f
  U28663/Y (XNOR2X8MTR)                                  0.079      0.957 f
  U28651/Y (XNOR2X8MTR)                                  0.088      1.044 f
  U11807/Y (CLKNAND2X8MTR)                               0.043      1.087 r
  U14776/Y (NAND2X8MTR)                                  0.046      1.134 f
  U11061/Y (OAI21X6MTR)                                  0.077      1.211 r
  U14930/Y (NAND2X4MTR)                                  0.050      1.261 f
  U14777/Y (AOI22X4MTR)                                  0.097      1.358 r
  U13747/Y (NOR2X4MTR)                                   0.038      1.395 f
  U15458/Y (NOR2X4MTR)                                   0.073      1.468 r
  U13112/Y (OAI21X6MTR)                                  0.074      1.542 f
  U13108/Y (AOI21X2MTR)                                  0.093      1.635 r
  U13237/Y (XNOR2X2MTR)                                  0.055      1.690 f
  U13185/Y (NOR2X3MTR)                                   0.051      1.741 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.741 r
  data arrival time                                                 1.741

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.117      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.741
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.358


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 f
  U13013/Y (NAND2X12MTR)                                 0.073      0.214 r
  U15059/Y (INVX10MTR)                                   0.050      0.264 f
  U15700/Y (INVX14MTR)                                   0.047      0.312 r
  U28805/Y (OAI2B2X8MTR)                                 0.045      0.357 f
  U20428/Y (OAI21X4MTR)                                  0.101      0.458 r
  U13047/Y (OAI211X8MTR)                                 0.090      0.548 f
  U13424/Y (NOR2X8MTR)                                   0.061      0.609 r
  U13396/Y (NAND2X8MTR)                                  0.051      0.660 f
  U29213/Y (CLKNAND2X16MTR)                              0.071      0.732 r
  U14603/Y (NAND2X12MTR)                                 0.061      0.792 f
  U10082/Y (BUFX4MTR)                                    0.090      0.882 f
  U11015/Y (OAI21X6MTR)                                  0.072      0.954 r
  U22061/Y (OAI2B1X8MTR)                                 0.060      1.013 f
  U9765/Y (OAI21X4MTR)                                   0.048      1.061 r
  U17453/Y (OAI2B1X4MTR)                                 0.077      1.138 f
  U28656/Y (XOR2X8MTR)                                   0.107      1.245 f
  U14616/Y (INVX8MTR)                                    0.041      1.286 r
  U22383/Y (XNOR2X8MTR)                                  0.067      1.354 r
  U13141/Y (NAND2X8MTR)                                  0.052      1.405 f
  U23740/Y (AOI21X8MTR)                                  0.082      1.488 r
  U13698/Y (OAI21X8MTR)                                  0.055      1.543 f
  U23737/Y (AOI21X2MTR)                                  0.083      1.626 r
  U20876/Y (XNOR2X2MTR)                                  0.080      1.706 r
  U10958/Y (NOR2X1MTR)                                   0.050      1.756 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.756 f
  data arrival time                                                 1.756

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.100      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.756
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.356


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23471/Y (CLKNAND2X16MTR)                              0.073      0.341 f
  U14321/Y (INVX20MTR)                                   0.043      0.384 r
  U10834/Y (NAND2X12MTR)                                 0.060      0.445 f
  U14988/Y (INVX20MTR)                                   0.045      0.490 r
  U29319/Y (OAI2BB1X4MTR)                                0.043      0.533 f
  U14392/Y (NAND2X4MTR)                                  0.043      0.576 r
  U14391/Y (AOI21X8MTR)                                  0.032      0.608 f
  U14938/Y (NAND3X12MTR)                                 0.047      0.655 r
  U29313/Y (CLKNAND2X16MTR)                              0.095      0.750 f
  U14919/Y (CLKNAND2X16MTR)                              0.061      0.811 r
  U10076/Y (INVX6MTR)                                    0.041      0.851 f
  U9850/Y (INVX2MTR)                                     0.046      0.897 r
  U9589/Y (AND2X4MTR)                                    0.104      1.001 r
  U20336/S (ADDFHX4MTR)                                  0.232      1.234 r
  U9533/Y (OAI21X3MTR)                                   0.054      1.288 f
  U9497/Y (OAI2B1X4MTR)                                  0.051      1.339 r
  U15939/Y (NOR2X8MTR)                                   0.056      1.395 f
  U16305/Y (OAI21X6MTR)                                  0.087      1.482 r
  U9268/Y (NAND2X2MTR)                                   0.066      1.548 f
  U10862/Y (CLKNAND2X4MTR)                               0.042      1.591 r
  U10940/Y (INVX2MTR)                                    0.033      1.623 f
  U15648/Y (NAND3X4MTR)                                  0.032      1.655 r
  U28695/Y (OAI21X4MTR)                                  0.040      1.696 f
  U28856/Y (NOR2X3MTR)                                   0.044      1.740 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.740 r
  data arrival time                                                 1.740

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.740
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.355


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23471/Y (CLKNAND2X16MTR)                              0.073      0.341 f
  U14321/Y (INVX20MTR)                                   0.043      0.384 r
  U10834/Y (NAND2X12MTR)                                 0.060      0.445 f
  U14988/Y (INVX20MTR)                                   0.045      0.490 r
  U29319/Y (OAI2BB1X4MTR)                                0.043      0.533 f
  U14392/Y (NAND2X4MTR)                                  0.043      0.576 r
  U14391/Y (AOI21X8MTR)                                  0.032      0.608 f
  U14938/Y (NAND3X12MTR)                                 0.047      0.655 r
  U29313/Y (CLKNAND2X16MTR)                              0.095      0.750 f
  U10294/Y (NAND2X12MTR)                                 0.078      0.828 r
  U10208/Y (INVX8MTR)                                    0.041      0.869 f
  U29441/Y (NOR2X12MTR)                                  0.057      0.926 r
  U29438/Y (NAND2X8MTR)                                  0.047      0.974 f
  U9786/Y (CLKNAND2X8MTR)                                0.049      1.023 r
  U14924/Y (XNOR2X8MTR)                                  0.089      1.112 r
  U28748/Y (XNOR2X8MTR)                                  0.099      1.211 r
  U9412/Y (OAI21X3MTR)                                   0.067      1.278 f
  U15487/Y (OAI2BB1X4MTR)                                0.047      1.325 r
  U9437/Y (INVX4MTR)                                     0.038      1.363 f
  U9363/Y (NOR2X4MTR)                                    0.081      1.445 r
  U23740/Y (AOI21X8MTR)                                  0.059      1.504 f
  U13698/Y (OAI21X8MTR)                                  0.041      1.545 r
  U23738/Y (AOI21X2MTR)                                  0.064      1.608 f
  U29698/Y (XNOR2X2MTR)                                  0.074      1.682 f
  U12824/Y (NOR2X1MTR)                                   0.054      1.736 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.736 r
  data arrival time                                                 1.736

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.736
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.355


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23475/Y (CLKNAND2X16MTR)                              0.070      0.338 f
  U23759/Y (NOR2X12MTR)                                  0.078      0.415 r
  U10499/Y (INVX2MTR)                                    0.074      0.489 f
  U16806/Y (AOI21X4MTR)                                  0.076      0.565 r
  U15608/Y (NOR2X4MTR)                                   0.048      0.613 f
  U18759/Y (NAND3X8MTR)                                  0.052      0.665 r
  U14981/Y (CLKNAND2X16MTR)                              0.089      0.755 f
  U22831/Y (NAND2X12MTR)                                 0.069      0.824 r
  U10240/Y (NAND2X8MTR)                                  0.054      0.878 f
  U28663/Y (XNOR2X8MTR)                                  0.079      0.957 f
  U28651/Y (XNOR2X8MTR)                                  0.088      1.044 f
  U11807/Y (CLKNAND2X8MTR)                               0.043      1.087 r
  U14776/Y (NAND2X8MTR)                                  0.046      1.134 f
  U11061/Y (OAI21X6MTR)                                  0.077      1.211 r
  U14930/Y (NAND2X4MTR)                                  0.050      1.261 f
  U14777/Y (AOI22X4MTR)                                  0.097      1.358 r
  U13747/Y (NOR2X4MTR)                                   0.038      1.395 f
  U15458/Y (NOR2X4MTR)                                   0.073      1.468 r
  U13112/Y (OAI21X6MTR)                                  0.074      1.542 f
  U20419/Y (AOI21X2MTR)                                  0.085      1.627 r
  U29676/Y (XNOR2X2MTR)                                  0.079      1.706 r
  U29415/Y (NOR2X1MTR)                                   0.050      1.756 f
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.756 f
  data arrival time                                                 1.756

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.756
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.354


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_510_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U19363/Y (INVX6MTR)                                    0.045      0.599 r
  U19224/Y (NAND2X3MTR)                                  0.042      0.642 f
  U19039/Y (CLKNAND2X4MTR)                               0.039      0.680 r
  U18756/Y (NOR2X6MTR)                                   0.038      0.719 f
  U16528/Y (CLKNAND2X4MTR)                               0.046      0.765 r
  U16467/Y (CLKNAND2X4MTR)                               0.048      0.813 f
  U16368/Y (NOR2X4MTR)                                   0.067      0.880 r
  U15519/Y (CLKNAND2X4MTR)                               0.054      0.934 f
  U16324/Y (NOR2X3MTR)                                   0.063      0.998 r
  U17961/Y (NAND3X4MTR)                                  0.068      1.066 f
  U15221/Y (NOR2X4MTR)                                   0.086      1.152 r
  U16063/Y (NAND3X8MTR)                                  0.083      1.234 f
  U16031/Y (NOR2X8MTR)                                   0.081      1.315 r
  U12490/Y (NAND2X4MTR)                                  0.056      1.371 f
  U26741/Y (OAI21X6MTR)                                  0.079      1.450 r
  U26325/Y (NOR2X3MTR)                                   0.042      1.492 f
  U15179/Y (OAI21X3MTR)                                  0.040      1.533 r
  U11636/Y (AO21X4MTR)                                   0.092      1.625 r
  U12984/Y (AOI21X4MTR)                                  0.053      1.678 f
  U22586/Y (NOR2X1MTR)                                   0.057      1.734 r
  PIM_result_reg_510_/D (DFFRHQX4MTR)                    0.000      1.734 r
  data arrival time                                                 1.734

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_510_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.734
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.353


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_382_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U19363/Y (INVX6MTR)                                    0.045      0.599 r
  U19224/Y (NAND2X3MTR)                                  0.042      0.642 f
  U19039/Y (CLKNAND2X4MTR)                               0.039      0.680 r
  U18756/Y (NOR2X6MTR)                                   0.038      0.719 f
  U16528/Y (CLKNAND2X4MTR)                               0.046      0.765 r
  U16467/Y (CLKNAND2X4MTR)                               0.048      0.813 f
  U16368/Y (NOR2X4MTR)                                   0.067      0.880 r
  U15519/Y (CLKNAND2X4MTR)                               0.054      0.934 f
  U16324/Y (NOR2X3MTR)                                   0.063      0.998 r
  U17961/Y (NAND3X4MTR)                                  0.068      1.066 f
  U15221/Y (NOR2X4MTR)                                   0.086      1.152 r
  U16063/Y (NAND3X8MTR)                                  0.083      1.234 f
  U16031/Y (NOR2X8MTR)                                   0.081      1.315 r
  U12490/Y (NAND2X4MTR)                                  0.056      1.371 f
  U26741/Y (OAI21X6MTR)                                  0.079      1.450 r
  U26325/Y (NOR2X3MTR)                                   0.042      1.492 f
  U15179/Y (OAI21X3MTR)                                  0.040      1.533 r
  U11636/Y (AO21X4MTR)                                   0.092      1.625 r
  U12984/Y (AOI21X4MTR)                                  0.053      1.678 f
  U22587/Y (NOR2X1MTR)                                   0.057      1.734 r
  PIM_result_reg_382_/D (DFFRHQX4MTR)                    0.000      1.734 r
  data arrival time                                                 1.734

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_382_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.734
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.353


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_254_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U19363/Y (INVX6MTR)                                    0.045      0.599 r
  U19224/Y (NAND2X3MTR)                                  0.042      0.642 f
  U19039/Y (CLKNAND2X4MTR)                               0.039      0.680 r
  U18756/Y (NOR2X6MTR)                                   0.038      0.719 f
  U16528/Y (CLKNAND2X4MTR)                               0.046      0.765 r
  U16467/Y (CLKNAND2X4MTR)                               0.048      0.813 f
  U16368/Y (NOR2X4MTR)                                   0.067      0.880 r
  U15519/Y (CLKNAND2X4MTR)                               0.054      0.934 f
  U16324/Y (NOR2X3MTR)                                   0.063      0.998 r
  U17961/Y (NAND3X4MTR)                                  0.068      1.066 f
  U15221/Y (NOR2X4MTR)                                   0.086      1.152 r
  U16063/Y (NAND3X8MTR)                                  0.083      1.234 f
  U16031/Y (NOR2X8MTR)                                   0.081      1.315 r
  U12490/Y (NAND2X4MTR)                                  0.056      1.371 f
  U26741/Y (OAI21X6MTR)                                  0.079      1.450 r
  U26325/Y (NOR2X3MTR)                                   0.042      1.492 f
  U15179/Y (OAI21X3MTR)                                  0.040      1.533 r
  U11636/Y (AO21X4MTR)                                   0.092      1.625 r
  U12984/Y (AOI21X4MTR)                                  0.053      1.678 f
  U22588/Y (NOR2X1MTR)                                   0.057      1.734 r
  PIM_result_reg_254_/D (DFFRHQX4MTR)                    0.000      1.734 r
  data arrival time                                                 1.734

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_254_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.734
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.353


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_126_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U19363/Y (INVX6MTR)                                    0.045      0.599 r
  U19224/Y (NAND2X3MTR)                                  0.042      0.642 f
  U19039/Y (CLKNAND2X4MTR)                               0.039      0.680 r
  U18756/Y (NOR2X6MTR)                                   0.038      0.719 f
  U16528/Y (CLKNAND2X4MTR)                               0.046      0.765 r
  U16467/Y (CLKNAND2X4MTR)                               0.048      0.813 f
  U16368/Y (NOR2X4MTR)                                   0.067      0.880 r
  U15519/Y (CLKNAND2X4MTR)                               0.054      0.934 f
  U16324/Y (NOR2X3MTR)                                   0.063      0.998 r
  U17961/Y (NAND3X4MTR)                                  0.068      1.066 f
  U15221/Y (NOR2X4MTR)                                   0.086      1.152 r
  U16063/Y (NAND3X8MTR)                                  0.083      1.234 f
  U16031/Y (NOR2X8MTR)                                   0.081      1.315 r
  U12490/Y (NAND2X4MTR)                                  0.056      1.371 f
  U26741/Y (OAI21X6MTR)                                  0.079      1.450 r
  U26325/Y (NOR2X3MTR)                                   0.042      1.492 f
  U15179/Y (OAI21X3MTR)                                  0.040      1.533 r
  U11636/Y (AO21X4MTR)                                   0.092      1.625 r
  U12984/Y (AOI21X4MTR)                                  0.053      1.678 f
  U22589/Y (NOR2X1MTR)                                   0.057      1.734 r
  PIM_result_reg_126_/D (DFFRHQX4MTR)                    0.000      1.734 r
  data arrival time                                                 1.734

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_126_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.734
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.353


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18282/Y (OAI21X4MTR)                                  0.099      0.998 r
  U26552/Y (AOI21X2MTR)                                  0.068      1.066 f
  U18068/Y (XOR2X1MTR)                                   0.080      1.146 f
  U26712/Y (AOI22X1MTR)                                  0.097      1.243 r
  U17355/Y (OAI2BB1X2MTR)                                0.078      1.321 f
  U15763/Y (NOR2X2MTR)                                   0.095      1.416 r
  U17406/Y (NAND4X4MTR)                                  0.121      1.537 f
  U26154/Y (OAI2BB1X2MTR)                                0.121      1.658 f
  U20885/Y (CLKNAND2X4MTR)                               0.048      1.706 r
  U29115/Y (OAI21X2MTR)                                  0.050      1.755 f
  U0_BANK_TOP/vACC_0_reg_2__16_/D (DFFRHQX4MTR)          0.000      1.755 f
  data arrival time                                                 1.755

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.755
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.353


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18282/Y (OAI21X4MTR)                                  0.099      0.998 r
  U26552/Y (AOI21X2MTR)                                  0.068      1.066 f
  U18068/Y (XOR2X1MTR)                                   0.080      1.146 f
  U26712/Y (AOI22X1MTR)                                  0.097      1.243 r
  U17355/Y (OAI2BB1X2MTR)                                0.078      1.321 f
  U15763/Y (NOR2X2MTR)                                   0.095      1.416 r
  U17406/Y (NAND4X4MTR)                                  0.121      1.537 f
  U26154/Y (OAI2BB1X2MTR)                                0.121      1.658 f
  U20885/Y (CLKNAND2X4MTR)                               0.048      1.706 r
  U18703/Y (OAI21X2MTR)                                  0.050      1.755 f
  U0_BANK_TOP/vACC_3_reg_2__16_/D (DFFRHQX4MTR)          0.000      1.755 f
  data arrival time                                                 1.755

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.755
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.352


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18282/Y (OAI21X4MTR)                                  0.099      0.998 r
  U26552/Y (AOI21X2MTR)                                  0.068      1.066 f
  U18068/Y (XOR2X1MTR)                                   0.080      1.146 f
  U26712/Y (AOI22X1MTR)                                  0.097      1.243 r
  U17355/Y (OAI2BB1X2MTR)                                0.078      1.321 f
  U15763/Y (NOR2X2MTR)                                   0.095      1.416 r
  U17406/Y (NAND4X4MTR)                                  0.121      1.537 f
  U26154/Y (OAI2BB1X2MTR)                                0.121      1.658 f
  U20885/Y (CLKNAND2X4MTR)                               0.048      1.706 r
  U29140/Y (OAI21X2MTR)                                  0.050      1.755 f
  U0_BANK_TOP/vACC_2_reg_2__16_/D (DFFRHQX4MTR)          0.000      1.755 f
  data arrival time                                                 1.755

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.755
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.352


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U14901/Y (CLKNAND2X16MTR)                              0.046      0.236 r
  U13316/Y (INVX24MTR)                                   0.039      0.275 f
  U14622/Y (INVX32MTR)                                   0.034      0.309 r
  U10819/Y (INVX14MTR)                                   0.029      0.338 f
  U10705/Y (AOI2BB2X4MTR)                                0.057      0.395 r
  U26805/Y (OAI2BB1X4MTR)                                0.096      0.491 r
  U10633/Y (NAND3X4MTR)                                  0.066      0.557 f
  U10607/Y (INVX6MTR)                                    0.058      0.616 r
  U20766/Y (NAND3X8MTR)                                  0.079      0.695 f
  U29420/Y (CLKNAND2X16MTR)                              0.061      0.755 r
  U13067/Y (NAND2X8MTR)                                  0.061      0.816 f
  U13853/Y (XNOR2X8MTR)                                  0.059      0.875 r
  U28799/Y (XOR2X8MTR)                                   0.099      0.974 r
  U28800/Y (XOR2X8MTR)                                   0.091      1.065 r
  U20310/Y (XNOR2X8MTR)                                  0.095      1.160 r
  U23440/Y (XOR2X8MTR)                                   0.098      1.258 r
  U23439/Y (XOR2X8MTR)                                   0.097      1.355 r
  U9423/Y (NAND2X6MTR)                                   0.054      1.408 f
  U13701/Y (OAI21X4MTR)                                  0.085      1.493 r
  U17178/Y (CLKNAND2X4MTR)                               0.056      1.549 f
  U11629/Y (NAND2X4MTR)                                  0.038      1.588 r
  U11207/Y (INVX3MTR)                                    0.029      1.617 f
  U22671/Y (NAND2X4MTR)                                  0.030      1.646 r
  U23964/Y (XNOR2X2MTR)                                  0.058      1.704 r
  U23856/Y (NOR2X1MTR)                                   0.050      1.754 f
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.754 f
  data arrival time                                                 1.754

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.754
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.352


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18282/Y (OAI21X4MTR)                                  0.099      0.998 r
  U26552/Y (AOI21X2MTR)                                  0.068      1.066 f
  U18068/Y (XOR2X1MTR)                                   0.080      1.146 f
  U26712/Y (AOI22X1MTR)                                  0.097      1.243 r
  U17355/Y (OAI2BB1X2MTR)                                0.078      1.321 f
  U15763/Y (NOR2X2MTR)                                   0.095      1.416 r
  U17406/Y (NAND4X4MTR)                                  0.121      1.537 f
  U26154/Y (OAI2BB1X2MTR)                                0.121      1.658 f
  U20885/Y (CLKNAND2X4MTR)                               0.048      1.706 r
  U29114/Y (OAI21X2MTR)                                  0.050      1.755 f
  U0_BANK_TOP/vACC_1_reg_2__16_/D (DFFRHQX4MTR)          0.000      1.755 f
  data arrival time                                                 1.755

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.755
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.352


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23475/Y (CLKNAND2X16MTR)                              0.070      0.338 f
  U23759/Y (NOR2X12MTR)                                  0.078      0.415 r
  U10499/Y (INVX2MTR)                                    0.074      0.489 f
  U16806/Y (AOI21X4MTR)                                  0.076      0.565 r
  U15608/Y (NOR2X4MTR)                                   0.048      0.613 f
  U18759/Y (NAND3X8MTR)                                  0.052      0.665 r
  U14981/Y (CLKNAND2X16MTR)                              0.089      0.755 f
  U22831/Y (NAND2X12MTR)                                 0.069      0.824 r
  U10240/Y (NAND2X8MTR)                                  0.054      0.878 f
  U28663/Y (XNOR2X8MTR)                                  0.079      0.957 f
  U28651/Y (XNOR2X8MTR)                                  0.088      1.044 f
  U11807/Y (CLKNAND2X8MTR)                               0.043      1.087 r
  U14776/Y (NAND2X8MTR)                                  0.046      1.134 f
  U11061/Y (OAI21X6MTR)                                  0.077      1.211 r
  U14930/Y (NAND2X4MTR)                                  0.050      1.261 f
  U14777/Y (AOI22X4MTR)                                  0.097      1.358 r
  U13747/Y (NOR2X4MTR)                                   0.038      1.395 f
  U15458/Y (NOR2X4MTR)                                   0.073      1.468 r
  U13112/Y (OAI21X6MTR)                                  0.074      1.542 f
  U13098/Y (CLKNAND2X4MTR)                               0.042      1.584 r
  U12235/Y (NAND2X4MTR)                                  0.035      1.619 f
  U26965/Y (XNOR2X2MTR)                                  0.060      1.679 f
  U23882/Y (NOR2X1MTR)                                   0.054      1.733 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.733 r
  data arrival time                                                 1.733

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.733
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.352


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18282/Y (OAI21X4MTR)                                  0.099      0.998 r
  U26552/Y (AOI21X2MTR)                                  0.068      1.066 f
  U18068/Y (XOR2X1MTR)                                   0.080      1.146 f
  U26712/Y (AOI22X1MTR)                                  0.097      1.243 r
  U17355/Y (OAI2BB1X2MTR)                                0.078      1.321 f
  U15763/Y (NOR2X2MTR)                                   0.095      1.416 r
  U17406/Y (NAND4X4MTR)                                  0.121      1.537 f
  U26218/Y (CLKNAND2X4MTR)                               0.062      1.599 r
  U15274/Y (NAND2X3MTR)                                  0.047      1.646 f
  U20734/Y (OAI2B1X4MTR)                                 0.045      1.691 r
  U29132/Y (OAI22X2MTR)                                  0.059      1.750 f
  U0_BANK_TOP/vACC_1_reg_2__20_/D (DFFRHQX4MTR)          0.000      1.750 f
  data arrival time                                                 1.750

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.750
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.352


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18282/Y (OAI21X4MTR)                                  0.099      0.998 r
  U26552/Y (AOI21X2MTR)                                  0.068      1.066 f
  U18068/Y (XOR2X1MTR)                                   0.080      1.146 f
  U26712/Y (AOI22X1MTR)                                  0.097      1.243 r
  U17355/Y (OAI2BB1X2MTR)                                0.078      1.321 f
  U15763/Y (NOR2X2MTR)                                   0.095      1.416 r
  U17406/Y (NAND4X4MTR)                                  0.121      1.537 f
  U26218/Y (CLKNAND2X4MTR)                               0.062      1.599 r
  U15274/Y (NAND2X3MTR)                                  0.047      1.646 f
  U20734/Y (OAI2B1X4MTR)                                 0.045      1.691 r
  U29131/Y (OAI22X2MTR)                                  0.059      1.750 f
  U0_BANK_TOP/vACC_0_reg_2__20_/D (DFFRHQX4MTR)          0.000      1.750 f
  data arrival time                                                 1.750

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.750
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.352


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18282/Y (OAI21X4MTR)                                  0.099      0.998 r
  U26552/Y (AOI21X2MTR)                                  0.068      1.066 f
  U18068/Y (XOR2X1MTR)                                   0.080      1.146 f
  U26712/Y (AOI22X1MTR)                                  0.097      1.243 r
  U17355/Y (OAI2BB1X2MTR)                                0.078      1.321 f
  U15763/Y (NOR2X2MTR)                                   0.095      1.416 r
  U17406/Y (NAND4X4MTR)                                  0.121      1.537 f
  U26218/Y (CLKNAND2X4MTR)                               0.062      1.599 r
  U15274/Y (NAND2X3MTR)                                  0.047      1.646 f
  U20734/Y (OAI2B1X4MTR)                                 0.045      1.691 r
  U29130/Y (OAI22X2MTR)                                  0.059      1.750 f
  U0_BANK_TOP/vACC_3_reg_2__20_/D (DFFRHQX4MTR)          0.000      1.750 f
  data arrival time                                                 1.750

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.101      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.750
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.351


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18282/Y (OAI21X4MTR)                                  0.099      0.998 r
  U26552/Y (AOI21X2MTR)                                  0.068      1.066 f
  U18068/Y (XOR2X1MTR)                                   0.080      1.146 f
  U26712/Y (AOI22X1MTR)                                  0.097      1.243 r
  U17355/Y (OAI2BB1X2MTR)                                0.078      1.321 f
  U15763/Y (NOR2X2MTR)                                   0.095      1.416 r
  U17406/Y (NAND4X4MTR)                                  0.121      1.537 f
  U26218/Y (CLKNAND2X4MTR)                               0.062      1.599 r
  U15274/Y (NAND2X3MTR)                                  0.047      1.646 f
  U20734/Y (OAI2B1X4MTR)                                 0.045      1.691 r
  U29133/Y (OAI22X2MTR)                                  0.059      1.750 f
  U0_BANK_TOP/vACC_2_reg_2__20_/D (DFFRHQX4MTR)          0.000      1.750 f
  data arrival time                                                 1.750

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.101      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.750
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.351


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U23381/Y (NOR2X12MTR)                                  0.068      0.233 f
  U14199/Y (NAND2X2MTR)                                  0.084      0.317 r
  U13123/Y (NAND3X12MTR)                                 0.077      0.394 f
  U14557/Y (OAI21X8MTR)                                  0.073      0.467 r
  U14044/Y (NAND3X8MTR)                                  0.078      0.544 f
  U14870/Y (NOR2X12MTR)                                  0.064      0.609 r
  U22070/Y (CLKNAND2X16MTR)                              0.068      0.676 f
  U10561/Y (NAND2X12MTR)                                 0.061      0.737 r
  U10483/Y (NAND2X8MTR)                                  0.049      0.787 f
  U10848/Y (NAND2X6MTR)                                  0.049      0.836 r
  U20347/Y (XNOR2X8MTR)                                  0.088      0.924 r
  U20594/Y (XNOR2X8MTR)                                  0.109      1.033 r
  U21568/Y (XNOR2X8MTR)                                  0.103      1.137 r
  U21563/Y (XNOR2X8MTR)                                  0.113      1.250 r
  U20593/Y (XNOR2X8MTR)                                  0.088      1.338 f
  U17408/Y (NAND2X8MTR)                                  0.050      1.388 r
  U21989/Y (INVX8MTR)                                    0.027      1.414 f
  U11593/Y (AOI21X8MTR)                                  0.069      1.484 r
  U13693/Y (OAI21X8MTR)                                  0.056      1.539 f
  U20306/Y (AOI21X2MTR)                                  0.083      1.623 r
  U28897/Y (XNOR2X2MTR)                                  0.080      1.702 r
  U11418/Y (NOR2X1MTR)                                   0.050      1.753 f
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.753 f
  data arrival time                                                 1.753

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.753
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.351


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U23381/Y (NOR2X12MTR)                                  0.099      0.289 r
  U10903/Y (INVX20MTR)                                   0.053      0.342 f
  U10857/Y (INVX10MTR)                                   0.051      0.393 r
  U10721/Y (BUFX12MTR)                                   0.071      0.464 r
  U10872/Y (AOI21X8MTR)                                  0.042      0.506 f
  U18476/Y (AOI21X8MTR)                                  0.078      0.584 r
  U14917/Y (NOR2X12MTR)                                  0.047      0.631 f
  U28779/Y (NAND3X12MTR)                                 0.040      0.671 r
  U29671/Y (CLKNAND2X16MTR)                              0.060      0.731 f
  U21291/Y (CLKNAND2X16MTR)                              0.047      0.778 r
  U11244/Y (CLKNAND2X4MTR)                               0.058      0.836 f
  U22422/Y (XOR2X8MTR)                                   0.087      0.923 f
  U22401/Y (XOR2X8MTR)                                   0.089      1.013 f
  U13904/Y (INVX5MTR)                                    0.039      1.052 r
  U14326/Y (CLKNAND2X4MTR)                               0.041      1.093 f
  U13913/Y (NAND2X6MTR)                                  0.037      1.130 r
  U14316/Y (CLKNAND2X8MTR)                               0.048      1.178 f
  U11221/Y (XNOR2X8MTR)                                  0.077      1.255 f
  U19381/Y (XOR2X8MTR)                                   0.094      1.349 f
  U20951/Y (NAND2X6MTR)                                  0.050      1.399 r
  U15303/Y (NAND2X4MTR)                                  0.055      1.454 f
  U20505/Y (OAI21X8MTR)                                  0.093      1.547 r
  U13668/Y (AOI21X4MTR)                                  0.063      1.610 f
  U20539/Y (XNOR2X2MTR)                                  0.073      1.684 f
  U11149/Y (NOR2X3MTR)                                   0.055      1.739 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX8MTR)
                                                         0.000      1.739 r
  data arrival time                                                 1.739

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.110      1.390
  data required time                                                1.390
  --------------------------------------------------------------------------
  data required time                                                1.390
  data arrival time                                                -1.739
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.349


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23471/Y (CLKNAND2X16MTR)                              0.073      0.341 f
  U14321/Y (INVX20MTR)                                   0.043      0.384 r
  U10654/Y (NAND2X12MTR)                                 0.040      0.424 f
  U16981/Y (INVX12MTR)                                   0.049      0.473 r
  U13705/Y (NAND2X4MTR)                                  0.049      0.521 f
  U22232/Y (OAI21X6MTR)                                  0.044      0.566 r
  U14832/Y (NOR2X12MTR)                                  0.047      0.612 f
  U22070/Y (CLKNAND2X16MTR)                              0.056      0.668 r
  U11487/Y (CLKNAND2X16MTR)                              0.056      0.724 f
  U13064/Y (NAND2X12MTR)                                 0.059      0.783 r
  U10151/Y (CLKNAND2X16MTR)                              0.038      0.822 f
  U10242/Y (INVX4MTR)                                    0.045      0.867 r
  U19685/Y (XOR2X8MTR)                                   0.079      0.946 r
  U19679/Y (XOR2X8MTR)                                   0.094      1.040 r
  U9752/Y (OAI21X6MTR)                                   0.065      1.105 f
  U13712/Y (CLKNAND2X8MTR)                               0.041      1.146 r
  U28740/Y (XNOR2X8MTR)                                  0.075      1.221 r
  U28713/Y (XNOR2X8MTR)                                  0.111      1.332 r
  U10918/Y (NOR2X8MTR)                                   0.044      1.376 f
  U17483/Y (INVX8MTR)                                    0.030      1.406 r
  U9309/Y (NAND2X4MTR)                                   0.041      1.447 f
  U20482/Y (OAI21X8MTR)                                  0.097      1.544 r
  U9200/Y (AOI21X4MTR)                                   0.061      1.605 f
  U28857/Y (XNOR2X2MTR)                                  0.072      1.676 f
  U10962/Y (NOR2X1MTR)                                   0.054      1.730 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.730 r
  data arrival time                                                 1.730

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.730
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.349


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U23381/Y (NOR2X12MTR)                                  0.068      0.233 f
  U14199/Y (NAND2X2MTR)                                  0.084      0.317 r
  U13123/Y (NAND3X12MTR)                                 0.077      0.394 f
  U14557/Y (OAI21X8MTR)                                  0.073      0.467 r
  U14044/Y (NAND3X8MTR)                                  0.078      0.544 f
  U14870/Y (NOR2X12MTR)                                  0.064      0.609 r
  U22070/Y (CLKNAND2X16MTR)                              0.068      0.676 f
  U10561/Y (NAND2X12MTR)                                 0.061      0.737 r
  U10483/Y (NAND2X8MTR)                                  0.049      0.787 f
  U10848/Y (NAND2X6MTR)                                  0.049      0.836 r
  U20347/Y (XNOR2X8MTR)                                  0.088      0.924 r
  U20594/Y (XNOR2X8MTR)                                  0.109      1.033 r
  U21568/Y (XNOR2X8MTR)                                  0.103      1.137 r
  U21563/Y (XNOR2X8MTR)                                  0.113      1.250 r
  U20593/Y (XNOR2X8MTR)                                  0.109      1.359 r
  U17408/Y (NAND2X8MTR)                                  0.059      1.418 f
  U21989/Y (INVX8MTR)                                    0.037      1.455 r
  U11593/Y (AOI21X8MTR)                                  0.044      1.499 f
  U13693/Y (OAI21X8MTR)                                  0.038      1.537 r
  U10737/Y (AOI2B1X2MTR)                                 0.065      1.602 f
  U13524/Y (XNOR2X2MTR)                                  0.079      1.681 f
  U13697/Y (NOR2X3MTR)                                   0.051      1.732 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.732 r
  data arrival time                                                 1.732

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.117      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.732
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.349


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23471/Y (CLKNAND2X16MTR)                              0.073      0.341 f
  U14321/Y (INVX20MTR)                                   0.043      0.384 r
  U10654/Y (NAND2X12MTR)                                 0.040      0.424 f
  U16981/Y (INVX12MTR)                                   0.049      0.473 r
  U13031/Y (CLKNAND2X4MTR)                               0.055      0.528 f
  U13047/Y (OAI211X8MTR)                                 0.042      0.569 r
  U13424/Y (NOR2X8MTR)                                   0.038      0.607 f
  U13396/Y (NAND2X8MTR)                                  0.039      0.646 r
  U29213/Y (CLKNAND2X16MTR)                              0.083      0.730 f
  U14718/Y (CLKNAND2X16MTR)                              0.065      0.795 r
  U15219/Y (XNOR2X8MTR)                                  0.078      0.872 r
  U21999/Y (XNOR2X8MTR)                                  0.105      0.977 r
  U13113/Y (CLKNAND2X8MTR)                               0.063      1.040 f
  U13703/Y (NAND2X8MTR)                                  0.040      1.080 r
  U13560/Y (OAI21X6MTR)                                  0.044      1.125 f
  U13393/Y (OAI2BB1X4MTR)                                0.045      1.169 r
  U22108/Y (XNOR2X8MTR)                                  0.073      1.242 r
  U13354/Y (XNOR2X8MTR)                                  0.105      1.347 r
  U13146/Y (NAND2X2MTR)                                  0.078      1.425 f
  U13145/Y (INVX4MTR)                                    0.052      1.477 r
  U14367/Y (AOI21X8MTR)                                  0.033      1.510 f
  U22071/Y (OAI21X8MTR)                                  0.040      1.550 r
  U9197/Y (AOI21X4MTR)                                   0.057      1.607 f
  U21776/Y (XNOR2X2MTR)                                  0.070      1.676 f
  U12794/Y (NOR2X1MTR)                                   0.054      1.730 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.730 r
  data arrival time                                                 1.730

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.730
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.349


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U23381/Y (NOR2X12MTR)                                  0.099      0.289 r
  U13386/Y (INVX12MTR)                                   0.047      0.336 f
  U10858/Y (BUFX8MTR)                                    0.082      0.418 f
  U10808/Y (INVX6MTR)                                    0.047      0.465 r
  U12966/Y (AOI22X1MTR)                                  0.056      0.521 f
  U26489/Y (OAI2BB1X2MTR)                                0.107      0.628 f
  U26488/Y (AND4X4MTR)                                   0.102      0.731 f
  U13202/Y (NAND3X12MTR)                                 0.050      0.781 r
  U13147/Y (CLKNAND2X16MTR)                              0.052      0.833 f
  U10456/Y (NAND2X2MTR)                                  0.074      0.907 r
  U13158/Y (INVX4MTR)                                    0.036      0.942 f
  U10000/Y (NOR2X4MTR)                                   0.080      1.022 r
  U29411/Y (AOI21X8MTR)                                  0.065      1.087 f
  U13024/Y (OAI21X3MTR)                                  0.093      1.180 r
  U26664/Y (XNOR2X8MTR)                                  0.097      1.277 r
  U17484/Y (NOR2X8MTR)                                   0.041      1.318 f
  U23705/Y (NAND2BX8MTR)                                 0.083      1.401 f
  U25693/Y (INVX3MTR)                                    0.036      1.437 r
  U9264/Y (INVX2MTR)                                     0.047      1.483 f
  U25577/Y (CLKNAND2X8MTR)                               0.039      1.523 r
  U13548/Y (NAND2X4MTR)                                  0.039      1.562 f
  U29242/Y (OAI2B11X4MTR)                                0.084      1.645 r
  U23660/Y (NOR2BX4MTR)                                  0.095      1.740 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.740 r
  data arrival time                                                 1.740

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.108      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.740
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.348


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U23381/Y (NOR2X12MTR)                                  0.099      0.289 r
  U10903/Y (INVX20MTR)                                   0.053      0.342 f
  U10857/Y (INVX10MTR)                                   0.051      0.393 r
  U10721/Y (BUFX12MTR)                                   0.071      0.464 r
  U10872/Y (AOI21X8MTR)                                  0.042      0.506 f
  U18476/Y (AOI21X8MTR)                                  0.078      0.584 r
  U14917/Y (NOR2X12MTR)                                  0.047      0.631 f
  U28779/Y (NAND3X12MTR)                                 0.040      0.671 r
  U29671/Y (CLKNAND2X16MTR)                              0.060      0.731 f
  U21291/Y (CLKNAND2X16MTR)                              0.047      0.778 r
  U11242/Y (CLKNAND2X4MTR)                               0.058      0.837 f
  U19910/Y (INVX2MTR)                                    0.060      0.896 r
  U19333/Y (OAI21X6MTR)                                  0.046      0.943 f
  U16462/Y (OAI2B1X4MTR)                                 0.048      0.991 r
  U15818/Y (XNOR2X4MTR)                                  0.121      1.112 r
  U29574/Y (XNOR2X8MTR)                                  0.116      1.228 r
  U29540/Y (OAI21X6MTR)                                  0.063      1.291 f
  U20578/Y (OAI2BB1X4MTR)                                0.054      1.345 r
  U11665/Y (NOR2X6MTR)                                   0.040      1.385 f
  U9270/Y (NOR2X6MTR)                                    0.076      1.462 r
  U23864/Y (AND2X6MTR)                                   0.096      1.558 r
  U23462/Y (CLKNAND2X4MTR)                               0.046      1.604 f
  U23449/Y (NAND2X4MTR)                                  0.038      1.642 r
  U24205/Y (XNOR2X2MTR)                                  0.059      1.700 r
  U19941/Y (NOR2X1MTR)                                   0.050      1.750 f
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.750 f
  data arrival time                                                 1.750

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.750
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.348


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U23381/Y (NOR2X12MTR)                                  0.099      0.289 r
  U13386/Y (INVX12MTR)                                   0.047      0.336 f
  U10858/Y (BUFX8MTR)                                    0.082      0.418 f
  U10808/Y (INVX6MTR)                                    0.047      0.465 r
  U12966/Y (AOI22X1MTR)                                  0.056      0.521 f
  U26489/Y (OAI2BB1X2MTR)                                0.107      0.628 f
  U26488/Y (AND4X4MTR)                                   0.102      0.731 f
  U13202/Y (NAND3X12MTR)                                 0.050      0.781 r
  U13147/Y (CLKNAND2X16MTR)                              0.052      0.833 f
  U10456/Y (NAND2X2MTR)                                  0.074      0.907 r
  U13158/Y (INVX4MTR)                                    0.036      0.942 f
  U10000/Y (NOR2X4MTR)                                   0.080      1.022 r
  U29411/Y (AOI21X8MTR)                                  0.065      1.087 f
  U9700/Y (XNOR2X1MTR)                                   0.085      1.172 f
  U9627/Y (NOR2X4MTR)                                    0.104      1.276 r
  U26152/Y (CLKNAND2X4MTR)                               0.062      1.338 f
  U11356/Y (NAND2X4MTR)                                  0.049      1.388 r
  U10900/Y (NAND2X6MTR)                                  0.057      1.445 f
  U13125/Y (NAND2X12MTR)                                 0.045      1.490 r
  U9217/Y (XNOR2X4MTR)                                   0.082      1.573 r
  U29242/Y (OAI2B11X4MTR)                                0.091      1.664 f
  U23928/Y (NOR2X1MTR)                                   0.070      1.734 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX8MTR)
                                                         0.000      1.734 r
  data arrival time                                                 1.734

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.734
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.348


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23471/Y (CLKNAND2X16MTR)                              0.073      0.341 f
  U14321/Y (INVX20MTR)                                   0.043      0.384 r
  U10654/Y (NAND2X12MTR)                                 0.040      0.424 f
  U16981/Y (INVX12MTR)                                   0.049      0.473 r
  U13031/Y (CLKNAND2X4MTR)                               0.055      0.528 f
  U13047/Y (OAI211X8MTR)                                 0.042      0.569 r
  U13424/Y (NOR2X8MTR)                                   0.038      0.607 f
  U13396/Y (NAND2X8MTR)                                  0.039      0.646 r
  U29213/Y (CLKNAND2X16MTR)                              0.083      0.730 f
  U14718/Y (CLKNAND2X16MTR)                              0.065      0.795 r
  U15219/Y (XNOR2X8MTR)                                  0.078      0.872 r
  U21999/Y (XNOR2X8MTR)                                  0.105      0.977 r
  U13113/Y (CLKNAND2X8MTR)                               0.063      1.040 f
  U13703/Y (NAND2X8MTR)                                  0.040      1.080 r
  U13560/Y (OAI21X6MTR)                                  0.044      1.125 f
  U13393/Y (OAI2BB1X4MTR)                                0.045      1.169 r
  U22108/Y (XNOR2X8MTR)                                  0.073      1.242 r
  U13354/Y (XNOR2X8MTR)                                  0.105      1.347 r
  U13146/Y (NAND2X2MTR)                                  0.078      1.425 f
  U13145/Y (INVX4MTR)                                    0.052      1.477 r
  U14367/Y (AOI21X8MTR)                                  0.033      1.510 f
  U22071/Y (OAI21X8MTR)                                  0.040      1.550 r
  U29301/Y (AOI2B1X4MTR)                                 0.056      1.606 f
  U29273/Y (XNOR2X2MTR)                                  0.069      1.675 f
  U29271/Y (NOR2X1MTR)                                   0.054      1.729 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.729 r
  data arrival time                                                 1.729

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.729
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.347


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23471/Y (CLKNAND2X16MTR)                              0.073      0.341 f
  U14321/Y (INVX20MTR)                                   0.043      0.384 r
  U10654/Y (NAND2X12MTR)                                 0.040      0.424 f
  U16981/Y (INVX12MTR)                                   0.049      0.473 r
  U13705/Y (NAND2X4MTR)                                  0.049      0.521 f
  U22232/Y (OAI21X6MTR)                                  0.044      0.566 r
  U14832/Y (NOR2X12MTR)                                  0.047      0.612 f
  U22070/Y (CLKNAND2X16MTR)                              0.056      0.668 r
  U11487/Y (CLKNAND2X16MTR)                              0.056      0.724 f
  U13064/Y (NAND2X12MTR)                                 0.059      0.783 r
  U10151/Y (CLKNAND2X16MTR)                              0.038      0.822 f
  U10242/Y (INVX4MTR)                                    0.045      0.867 r
  U19685/Y (XOR2X8MTR)                                   0.079      0.946 r
  U19679/Y (XOR2X8MTR)                                   0.094      1.040 r
  U9752/Y (OAI21X6MTR)                                   0.065      1.105 f
  U13712/Y (CLKNAND2X8MTR)                               0.041      1.146 r
  U28740/Y (XNOR2X8MTR)                                  0.075      1.221 r
  U28713/Y (XNOR2X8MTR)                                  0.111      1.332 r
  U10918/Y (NOR2X8MTR)                                   0.044      1.376 f
  U17483/Y (INVX8MTR)                                    0.030      1.406 r
  U9309/Y (NAND2X4MTR)                                   0.041      1.447 f
  U20482/Y (OAI21X8MTR)                                  0.097      1.544 r
  U23760/Y (AOI2B1X4MTR)                                 0.060      1.604 f
  U14871/Y (XNOR2X2MTR)                                  0.071      1.675 f
  U13093/Y (NOR2X1MTR)                                   0.054      1.729 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.729 r
  data arrival time                                                 1.729

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.729
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.347


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U14840/Y (NOR2X12MTR)                                  0.060      0.224 f
  U13156/Y (INVX20MTR)                                   0.058      0.282 r
  U13127/Y (INVX16MTR)                                   0.036      0.318 f
  U15566/Y (INVX20MTR)                                   0.031      0.349 r
  U13183/Y (INVX10MTR)                                   0.029      0.378 f
  U13023/Y (AOI22X1MTR)                                  0.080      0.458 r
  U14507/Y (OAI2BB1X4MTR)                                0.104      0.562 r
  U13736/Y (NAND2X4MTR)                                  0.042      0.604 f
  U10627/Y (NOR2X6MTR)                                   0.061      0.665 r
  U10598/Y (INVX2MTR)                                    0.041      0.706 f
  U28776/Y (CLKNAND2X4MTR)                               0.039      0.745 r
  U29323/Y (OAI211X8MTR)                                 0.065      0.810 f
  U29322/Y (INVX4MTR)                                    0.038      0.848 r
  U10930/Y (CLKNAND2X4MTR)                               0.040      0.888 f
  U16289/Y (CLKNAND2X4MTR)                               0.045      0.933 r
  U14876/Y (NAND2X8MTR)                                  0.041      0.974 f
  U9923/Y (NAND3X4MTR)                                   0.040      1.015 r
  U9790/Y (NAND2X6MTR)                                   0.054      1.069 f
  U20291/Y (XNOR2X1MTR)                                  0.121      1.190 f
  U12311/Y (NOR2X4MTR)                                   0.103      1.293 r
  U13008/Y (CLKNAND2X4MTR)                               0.062      1.355 f
  U12738/Y (NAND2X4MTR)                                  0.040      1.395 r
  U12732/Y (CLKNAND2X4MTR)                               0.049      1.444 f
  U15387/Y (NAND2X8MTR)                                  0.042      1.486 r
  U10965/Y (XNOR2X2MTR)                                  0.080      1.566 r
  U23841/Y (OAI211X4MTR)                                 0.095      1.661 f
  U14954/Y (NOR2BX4MTR)                                  0.086      1.747 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.747 f
  data arrival time                                                 1.747

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.100      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.747
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.347


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U25533/Y (CLKNAND2X8MTR)                               0.055      1.582 r
  U25686/Y (AOI2BB1X4MTR)                                0.107      1.689 r
  U26928/Y (OAI22X2MTR)                                  0.055      1.744 f
  U0_BANK_TOP/vACC_1_reg_5__3_/D (DFFRHQX4MTR)           0.000      1.744 f
  data arrival time                                                 1.744

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__3_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.103      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.744
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.347


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U23381/Y (NOR2X12MTR)                                  0.099      0.289 r
  U10903/Y (INVX20MTR)                                   0.053      0.342 f
  U10857/Y (INVX10MTR)                                   0.051      0.393 r
  U10721/Y (BUFX12MTR)                                   0.071      0.464 r
  U10872/Y (AOI21X8MTR)                                  0.042      0.506 f
  U18476/Y (AOI21X8MTR)                                  0.078      0.584 r
  U14917/Y (NOR2X12MTR)                                  0.047      0.631 f
  U28779/Y (NAND3X12MTR)                                 0.040      0.671 r
  U29671/Y (CLKNAND2X16MTR)                              0.060      0.731 f
  U10503/Y (NAND2X6MTR)                                  0.064      0.795 r
  U16577/Y (NAND2X4MTR)                                  0.053      0.848 f
  U11716/Y (INVX4MTR)                                    0.049      0.897 r
  U11270/Y (XNOR2X8MTR)                                  0.086      0.982 r
  U11246/Y (XNOR2X8MTR)                                  0.093      1.075 r
  U11245/Y (INVX5MTR)                                    0.044      1.120 f
  U21036/Y (OAI22X8MTR)                                  0.071      1.191 r
  U16365/Y (OAI21X6MTR)                                  0.073      1.264 f
  U20663/Y (CLKNAND2X4MTR)                               0.042      1.305 r
  U22352/Y (AOI22X4MTR)                                  0.064      1.370 f
  U22773/Y (AOI2BB1X8MTR)                                0.114      1.484 f
  U21841/Y (OAI21X8MTR)                                  0.077      1.560 r
  U15083/Y (NAND2X4MTR)                                  0.048      1.609 f
  U23747/Y (OAI2BB1X4MTR)                                0.083      1.692 f
  U11215/Y (NOR2X4MTR)                                   0.047      1.739 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX8MTR)
                                                         0.000      1.739 r
  data arrival time                                                 1.739

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.108      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.739
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.347


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U14901/Y (CLKNAND2X16MTR)                              0.046      0.236 r
  U13316/Y (INVX24MTR)                                   0.039      0.275 f
  U14622/Y (INVX32MTR)                                   0.034      0.309 r
  U10819/Y (INVX14MTR)                                   0.029      0.338 f
  U10720/Y (AOI21X6MTR)                                  0.056      0.394 r
  U13181/Y (OAI2BB1X4MTR)                                0.095      0.489 r
  U10644/Y (CLKNAND2X4MTR)                               0.047      0.536 f
  U14383/Y (NOR2X8MTR)                                   0.062      0.597 r
  U14938/Y (NAND3X12MTR)                                 0.077      0.675 f
  U20752/Y (OA21X2MTR)                                   0.199      0.874 f
  U23539/S (ADDFHX4MTR)                                  0.236      1.110 f
  U20642/Y (OAI21X4MTR)                                  0.046      1.156 r
  U20658/Y (OAI2B1X4MTR)                                 0.067      1.223 f
  U19089/Y (OAI21X6MTR)                                  0.072      1.296 r
  U10629/Y (NAND2X4MTR)                                  0.064      1.359 f
  U12077/Y (NAND2X2MTR)                                  0.073      1.433 r
  U26754/Y (OAI21X6MTR)                                  0.068      1.501 f
  U11271/Y (AOI21X6MTR)                                  0.076      1.577 r
  U19996/Y (NAND2X2MTR)                                  0.050      1.627 f
  U20450/Y (MXI2X2MTR)                                   0.080      1.707 r
  U20613/Y (NOR2X3MTR)                                   0.037      1.744 f
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX8MTR)
                                                         0.000      1.744 f
  data arrival time                                                 1.744

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.103      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.744
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.347


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U23381/Y (NOR2X12MTR)                                  0.099      0.289 r
  U10903/Y (INVX20MTR)                                   0.053      0.342 f
  U10857/Y (INVX10MTR)                                   0.051      0.393 r
  U10721/Y (BUFX12MTR)                                   0.071      0.464 r
  U10872/Y (AOI21X8MTR)                                  0.042      0.506 f
  U18476/Y (AOI21X8MTR)                                  0.078      0.584 r
  U14917/Y (NOR2X12MTR)                                  0.047      0.631 f
  U28779/Y (NAND3X12MTR)                                 0.040      0.671 r
  U29671/Y (CLKNAND2X16MTR)                              0.060      0.731 f
  U21291/Y (CLKNAND2X16MTR)                              0.047      0.778 r
  U11244/Y (CLKNAND2X4MTR)                               0.058      0.836 f
  U22422/Y (XOR2X8MTR)                                   0.087      0.923 f
  U22401/Y (XOR2X8MTR)                                   0.089      1.013 f
  U13904/Y (INVX5MTR)                                    0.039      1.052 r
  U14326/Y (CLKNAND2X4MTR)                               0.041      1.093 f
  U13913/Y (NAND2X6MTR)                                  0.037      1.130 r
  U14316/Y (CLKNAND2X8MTR)                               0.048      1.178 f
  U11221/Y (XNOR2X8MTR)                                  0.077      1.255 f
  U19381/Y (XOR2X8MTR)                                   0.094      1.349 f
  U20951/Y (NAND2X6MTR)                                  0.050      1.399 r
  U15303/Y (NAND2X4MTR)                                  0.055      1.454 f
  U20505/Y (OAI21X8MTR)                                  0.093      1.547 r
  U20380/Y (AOI2B1X4MTR)                                 0.058      1.606 f
  U20557/Y (XNOR2X2MTR)                                  0.076      1.681 f
  U11702/Y (NOR2X3MTR)                                   0.056      1.737 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX8MTR)
                                                         0.000      1.737 r
  data arrival time                                                 1.737

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.110      1.390
  data required time                                                1.390
  --------------------------------------------------------------------------
  data required time                                                1.390
  data arrival time                                                -1.737
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.347


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U25533/Y (CLKNAND2X8MTR)                               0.055      1.582 r
  U25682/Y (AOI2BB1X4MTR)                                0.107      1.689 r
  U22594/Y (OAI22X2MTR)                                  0.055      1.744 f
  U0_BANK_TOP/vACC_2_reg_5__5_/D (DFFRHQX4MTR)           0.000      1.744 f
  data arrival time                                                 1.744

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__5_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.744
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.346


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U25533/Y (CLKNAND2X8MTR)                               0.055      1.582 r
  U25686/Y (AOI2BB1X4MTR)                                0.107      1.689 r
  U26948/Y (OAI22X2MTR)                                  0.055      1.744 f
  U0_BANK_TOP/vACC_2_reg_5__3_/D (DFFRHQX4MTR)           0.000      1.744 f
  data arrival time                                                 1.744

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__3_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.744
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.346


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U25533/Y (CLKNAND2X8MTR)                               0.055      1.582 r
  U25682/Y (AOI2BB1X4MTR)                                0.107      1.689 r
  U26943/Y (OAI22X2MTR)                                  0.055      1.744 f
  U0_BANK_TOP/vACC_0_reg_5__5_/D (DFFRHQX4MTR)           0.000      1.744 f
  data arrival time                                                 1.744

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__5_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.744
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.346


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U25533/Y (CLKNAND2X8MTR)                               0.055      1.582 r
  U25664/Y (AOI2BB1X4MTR)                                0.107      1.689 r
  U26944/Y (OAI22X2MTR)                                  0.055      1.744 f
  U0_BANK_TOP/vACC_0_reg_5__1_/D (DFFRHQX4MTR)           0.000      1.744 f
  data arrival time                                                 1.744

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__1_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.744
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.346


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U25533/Y (CLKNAND2X8MTR)                               0.055      1.582 r
  U25686/Y (AOI2BB1X4MTR)                                0.107      1.689 r
  U26939/Y (OAI22X2MTR)                                  0.055      1.744 f
  U0_BANK_TOP/vACC_3_reg_5__3_/D (DFFRHQX4MTR)           0.000      1.744 f
  data arrival time                                                 1.744

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__3_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.744
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.346


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U23381/Y (NOR2X12MTR)                                  0.099      0.289 r
  U10903/Y (INVX20MTR)                                   0.053      0.342 f
  U10857/Y (INVX10MTR)                                   0.051      0.393 r
  U10721/Y (BUFX12MTR)                                   0.071      0.464 r
  U10872/Y (AOI21X8MTR)                                  0.042      0.506 f
  U18476/Y (AOI21X8MTR)                                  0.078      0.584 r
  U14917/Y (NOR2X12MTR)                                  0.047      0.631 f
  U28779/Y (NAND3X12MTR)                                 0.040      0.671 r
  U29671/Y (CLKNAND2X16MTR)                              0.060      0.731 f
  U10503/Y (NAND2X6MTR)                                  0.064      0.795 r
  U19131/Y (NAND2X4MTR)                                  0.056      0.851 f
  U19113/Y (INVX2MTR)                                    0.043      0.894 r
  U15675/Y (OAI21X2MTR)                                  0.055      0.949 f
  U17517/Y (OAI2B1X4MTR)                                 0.052      1.002 r
  U16450/Y (XNOR2X2MTR)                                  0.115      1.117 r
  U20316/Y (XNOR2X8MTR)                                  0.127      1.243 r
  U20716/Y (XNOR2X8MTR)                                  0.119      1.362 r
  U15326/Y (NAND2X6MTR)                                  0.071      1.433 f
  U14993/Y (OAI21X6MTR)                                  0.068      1.501 r
  U14856/Y (NAND2X4MTR)                                  0.049      1.550 f
  U13060/Y (CLKNAND2X4MTR)                               0.045      1.594 r
  U22668/Y (NOR2X4MTR)                                   0.030      1.625 f
  U23388/Y (CLKNAND2X4MTR)                               0.033      1.657 r
  U11216/Y (NAND2X4MTR)                                  0.036      1.693 f
  U11217/Y (NOR2X4MTR)                                   0.045      1.738 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX8MTR)
                                                         0.000      1.738 r
  data arrival time                                                 1.738

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.108      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.738
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.346


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U25533/Y (CLKNAND2X8MTR)                               0.055      1.582 r
  U25682/Y (AOI2BB1X4MTR)                                0.107      1.689 r
  U26945/Y (OAI22X2MTR)                                  0.055      1.744 f
  U0_BANK_TOP/vACC_3_reg_5__5_/D (DFFRHQX4MTR)           0.000      1.744 f
  data arrival time                                                 1.744

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__5_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.101      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.744
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.346


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U25533/Y (CLKNAND2X8MTR)                               0.055      1.582 r
  U25664/Y (AOI2BB1X4MTR)                                0.107      1.689 r
  U26941/Y (OAI22X2MTR)                                  0.055      1.744 f
  U0_BANK_TOP/vACC_3_reg_5__1_/D (DFFRHQX4MTR)           0.000      1.744 f
  data arrival time                                                 1.744

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__1_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.101      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.744
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.346


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24079/Y (INVX4MTR)                                    0.048      0.266 r
  U17036/Y (INVX4MTR)                                    0.055      0.320 f
  U10447/Y (INVX8MTR)                                    0.046      0.366 r
  U24673/Y (NOR2X4MTR)                                   0.027      0.393 f
  U23944/Y (AOI21X3MTR)                                  0.055      0.448 r
  U12205/Y (OAI21X2MTR)                                  0.063      0.510 f
  U26276/Y (OAI21X4MTR)                                  0.094      0.604 r
  U26034/Y (CLKNAND2X4MTR)                               0.070      0.674 f
  U25099/Y (NOR2X4MTR)                                   0.064      0.738 r
  U9874/Y (OAI21X2MTR)                                   0.089      0.827 f
  U14352/Y (AOI21X4MTR)                                  0.115      0.942 r
  U16442/Y (NAND2X6MTR)                                  0.076      1.018 f
  U9561/Y (AOI21X4MTR)                                   0.077      1.096 r
  U20756/Y (XNOR2X2MTR)                                  0.056      1.152 f
  U15431/Y (AOI22X4MTR)                                  0.105      1.257 r
  U15430/Y (OAI2BB1X4MTR)                                0.061      1.317 f
  U15427/Y (NOR3X4MTR)                                   0.109      1.426 r
  U12106/Y (NAND3X4MTR)                                  0.103      1.529 f
  U24711/Y (CLKNAND2X4MTR)                               0.055      1.584 r
  U15730/Y (AOI21X6MTR)                                  0.055      1.638 f
  U26098/Y (CLKNAND2X2MTR)                               0.039      1.678 r
  U23909/Y (OAI211X2MTR)                                 0.064      1.742 f
  U0_BANK_TOP/vACC_3_reg_6__18_/D (DFFRHQX4MTR)          0.000      1.742 f
  data arrival time                                                 1.742

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.104      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.742
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.345


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U23381/Y (NOR2X12MTR)                                  0.099      0.289 r
  U13386/Y (INVX12MTR)                                   0.047      0.336 f
  U10858/Y (BUFX8MTR)                                    0.082      0.418 f
  U10808/Y (INVX6MTR)                                    0.047      0.465 r
  U12966/Y (AOI22X1MTR)                                  0.056      0.521 f
  U26489/Y (OAI2BB1X2MTR)                                0.107      0.628 f
  U26488/Y (AND4X4MTR)                                   0.102      0.731 f
  U13202/Y (NAND3X12MTR)                                 0.050      0.781 r
  U13147/Y (CLKNAND2X16MTR)                              0.052      0.833 f
  U10456/Y (NAND2X2MTR)                                  0.074      0.907 r
  U13158/Y (INVX4MTR)                                    0.036      0.942 f
  U10000/Y (NOR2X4MTR)                                   0.080      1.022 r
  U29411/Y (AOI21X8MTR)                                  0.065      1.087 f
  U13024/Y (OAI21X3MTR)                                  0.093      1.180 r
  U26664/Y (XNOR2X8MTR)                                  0.097      1.277 r
  U17484/Y (NOR2X8MTR)                                   0.041      1.318 f
  U23705/Y (NAND2BX8MTR)                                 0.083      1.401 f
  U25693/Y (INVX3MTR)                                    0.036      1.437 r
  U9264/Y (INVX2MTR)                                     0.047      1.483 f
  U14127/Y (AOI2BB1X4MTR)                                0.116      1.600 f
  U20403/Y (NAND3X4MTR)                                  0.044      1.644 r
  U12605/Y (NOR2X3MTR)                                   0.030      1.674 f
  U17349/Y (NOR2X2MTR)                                   0.053      1.727 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.727 r
  data arrival time                                                 1.727

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.727
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.345


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U25533/Y (CLKNAND2X8MTR)                               0.055      1.582 r
  U25664/Y (AOI2BB1X4MTR)                                0.107      1.689 r
  U26932/Y (OAI22X2MTR)                                  0.055      1.744 f
  U0_BANK_TOP/vACC_2_reg_5__1_/D (DFFRHQX4MTR)           0.000      1.744 f
  data arrival time                                                 1.744

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__1_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.101      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.744
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.345


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U25533/Y (CLKNAND2X8MTR)                               0.055      1.582 r
  U25664/Y (AOI2BB1X4MTR)                                0.107      1.689 r
  U26949/Y (OAI22X2MTR)                                  0.055      1.744 f
  U0_BANK_TOP/vACC_1_reg_5__1_/D (DFFRHQX4MTR)           0.000      1.744 f
  data arrival time                                                 1.744

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__1_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.101      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.744
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.345


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U25545/Y (INVX4MTR)                                    0.054      1.581 r
  U17368/Y (NOR3X4MTR)                                   0.032      1.613 f
  U15714/Y (NOR2X4MTR)                                   0.074      1.687 r
  U26938/Y (OAI22X2MTR)                                  0.056      1.743 f
  U0_BANK_TOP/vACC_3_reg_5__2_/D (DFFRHQX4MTR)           0.000      1.743 f
  data arrival time                                                 1.743

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__2_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.743
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.345


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24079/Y (INVX4MTR)                                    0.048      0.266 r
  U17036/Y (INVX4MTR)                                    0.055      0.320 f
  U10447/Y (INVX8MTR)                                    0.046      0.366 r
  U24673/Y (NOR2X4MTR)                                   0.027      0.393 f
  U23944/Y (AOI21X3MTR)                                  0.055      0.448 r
  U12205/Y (OAI21X2MTR)                                  0.063      0.510 f
  U26276/Y (OAI21X4MTR)                                  0.094      0.604 r
  U26034/Y (CLKNAND2X4MTR)                               0.070      0.674 f
  U25099/Y (NOR2X4MTR)                                   0.064      0.738 r
  U9874/Y (OAI21X2MTR)                                   0.089      0.827 f
  U14352/Y (AOI21X4MTR)                                  0.115      0.942 r
  U16442/Y (NAND2X6MTR)                                  0.076      1.018 f
  U9561/Y (AOI21X4MTR)                                   0.077      1.096 r
  U20756/Y (XNOR2X2MTR)                                  0.056      1.152 f
  U15431/Y (AOI22X4MTR)                                  0.105      1.257 r
  U15430/Y (OAI2BB1X4MTR)                                0.061      1.317 f
  U15427/Y (NOR3X4MTR)                                   0.109      1.426 r
  U12106/Y (NAND3X4MTR)                                  0.103      1.529 f
  U24711/Y (CLKNAND2X4MTR)                               0.055      1.584 r
  U15730/Y (AOI21X6MTR)                                  0.055      1.638 f
  U12750/Y (NAND2X1MTR)                                  0.041      1.679 r
  U18706/Y (OAI211X2MTR)                                 0.062      1.741 f
  U0_BANK_TOP/vACC_2_reg_6__18_/D (DFFRHQX4MTR)          0.000      1.741 f
  data arrival time                                                 1.741

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.104      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.741
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.345


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23475/Y (CLKNAND2X16MTR)                              0.070      0.338 f
  U22361/Y (INVX16MTR)                                   0.044      0.382 r
  U15504/Y (NAND2X12MTR)                                 0.040      0.422 f
  U10919/Y (INVX12MTR)                                   0.048      0.470 r
  U14836/Y (INVX2MTR)                                    0.044      0.514 f
  U19524/Y (INVX4MTR)                                    0.043      0.557 r
  U23785/Y (OAI2BB1X2MTR)                                0.045      0.602 f
  U16580/Y (NAND2X2MTR)                                  0.045      0.647 r
  U13142/Y (NOR2X4MTR)                                   0.036      0.683 f
  U14959/Y (AOI21X8MTR)                                  0.095      0.778 r
  U26388/Y (INVX12MTR)                                   0.053      0.831 f
  U10006/Y (NAND2X6MTR)                                  0.053      0.884 r
  U10890/Y (NOR2X8MTR)                                   0.030      0.914 f
  U20805/Y (OAI21X6MTR)                                  0.088      1.002 r
  U12294/Y (NAND2X4MTR)                                  0.051      1.053 f
  U12181/Y (CLKNAND2X4MTR)                               0.036      1.089 r
  U16409/Y (XNOR2X2MTR)                                  0.070      1.159 r
  U12425/Y (NAND2X2MTR)                                  0.069      1.228 f
  U16392/Y (CLKNAND2X4MTR)                               0.061      1.289 r
  U13022/Y (AOI21X8MTR)                                  0.035      1.324 f
  U14708/Y (NOR2X8MTR)                                   0.085      1.409 r
  U10716/Y (AOI21X6MTR)                                  0.066      1.475 f
  U12212/Y (XNOR2X8MTR)                                  0.082      1.557 f
  U15016/Y (NOR2X4MTR)                                   0.077      1.634 r
  U14817/Y (NAND2X4MTR)                                  0.042      1.676 f
  U22539/Y (NOR2X1MTR)                                   0.050      1.726 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX4MTR)
                                                         0.000      1.726 r
  data arrival time                                                 1.726

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.726
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.345


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U25545/Y (INVX4MTR)                                    0.054      1.581 r
  U17368/Y (NOR3X4MTR)                                   0.032      1.613 f
  U15714/Y (NOR2X4MTR)                                   0.074      1.687 r
  U26951/Y (OAI22X2MTR)                                  0.056      1.743 f
  U0_BANK_TOP/vACC_2_reg_5__2_/D (DFFRHQX4MTR)           0.000      1.743 f
  data arrival time                                                 1.743

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__2_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.101      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.743
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.345


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U14901/Y (CLKNAND2X16MTR)                              0.046      0.236 r
  U13316/Y (INVX24MTR)                                   0.039      0.275 f
  U14622/Y (INVX32MTR)                                   0.034      0.309 r
  U10819/Y (INVX14MTR)                                   0.029      0.338 f
  U10720/Y (AOI21X6MTR)                                  0.056      0.394 r
  U13181/Y (OAI2BB1X4MTR)                                0.095      0.489 r
  U10644/Y (CLKNAND2X4MTR)                               0.047      0.536 f
  U14383/Y (NOR2X8MTR)                                   0.062      0.597 r
  U14938/Y (NAND3X12MTR)                                 0.077      0.675 f
  U29313/Y (CLKNAND2X16MTR)                              0.089      0.764 r
  U26402/Y (CLKNAND2X12MTR)                              0.064      0.828 f
  U15564/Y (NAND2X12MTR)                                 0.046      0.874 r
  U26967/Y (XNOR2X8MTR)                                  0.080      0.954 r
  U26955/Y (XNOR2X8MTR)                                  0.104      1.058 r
  U12360/Y (OAI21X4MTR)                                  0.061      1.119 f
  U22450/Y (OAI2BB1X4MTR)                                0.062      1.181 r
  U29021/Y (XOR2X8MTR)                                   0.077      1.259 r
  U28988/Y (XOR2X8MTR)                                   0.107      1.366 r
  U9404/Y (NAND2X8MTR)                                   0.061      1.427 f
  U9361/Y (NAND2X8MTR)                                   0.045      1.473 r
  U9265/Y (INVX3MTR)                                     0.028      1.501 f
  U9283/Y (CLKNAND2X4MTR)                                0.035      1.536 r
  U11358/Y (INVX4MTR)                                    0.027      1.562 f
  U9237/Y (AOI21X4MTR)                                   0.064      1.626 r
  U17177/Y (NAND2X2MTR)                                  0.047      1.673 f
  U10959/Y (NOR2X1MTR)                                   0.053      1.726 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.726 r
  data arrival time                                                 1.726

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.726
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.344


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U15639/Y (AOI21X2MTR)                                  0.051      1.103 f
  U12124/Y (XNOR2X1MTR)                                  0.073      1.176 f
  U26411/Y (AOI22X1MTR)                                  0.096      1.271 r
  U17656/Y (OAI2BB1X2MTR)                                0.089      1.360 f
  U11589/Y (NOR2X4MTR)                                   0.088      1.448 r
  U20801/Y (NAND4X4MTR)                                  0.105      1.553 f
  U20764/Y (OAI2BB1X4MTR)                                0.102      1.655 f
  U28786/Y (CLKNAND2X4MTR)                               0.044      1.699 r
  U28790/Y (OAI21X2MTR)                                  0.048      1.747 f
  U0_BANK_TOP/vACC_3_reg_1__16_/D (DFFRHQX4MTR)          0.000      1.747 f
  data arrival time                                                 1.747

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.747
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.344


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U14840/Y (NOR2X12MTR)                                  0.060      0.224 f
  U13156/Y (INVX20MTR)                                   0.058      0.282 r
  U13127/Y (INVX16MTR)                                   0.036      0.318 f
  U15566/Y (INVX20MTR)                                   0.031      0.349 r
  U13183/Y (INVX10MTR)                                   0.029      0.378 f
  U13023/Y (AOI22X1MTR)                                  0.080      0.458 r
  U14507/Y (OAI2BB1X4MTR)                                0.104      0.562 r
  U13736/Y (NAND2X4MTR)                                  0.042      0.604 f
  U10627/Y (NOR2X6MTR)                                   0.061      0.665 r
  U10598/Y (INVX2MTR)                                    0.041      0.706 f
  U28776/Y (CLKNAND2X4MTR)                               0.039      0.745 r
  U29323/Y (OAI211X8MTR)                                 0.065      0.810 f
  U29322/Y (INVX4MTR)                                    0.038      0.848 r
  U10930/Y (CLKNAND2X4MTR)                               0.040      0.888 f
  U16289/Y (CLKNAND2X4MTR)                               0.045      0.933 r
  U14876/Y (NAND2X8MTR)                                  0.041      0.974 f
  U9923/Y (NAND3X4MTR)                                   0.040      1.015 r
  U9790/Y (NAND2X6MTR)                                   0.054      1.069 f
  U29320/Y (OAI2BB1X4MTR)                                0.093      1.162 f
  U29300/Y (XNOR2X8MTR)                                  0.081      1.243 f
  U14854/Y (NOR2X12MTR)                                  0.065      1.308 r
  U14848/Y (INVX6MTR)                                    0.030      1.337 f
  U9410/Y (CLKNAND2X4MTR)                                0.042      1.379 r
  U9376/Y (NAND2X4MTR)                                   0.052      1.431 f
  U15370/Y (INVX4MTR)                                    0.038      1.469 r
  U15385/Y (NAND2X4MTR)                                  0.036      1.505 f
  U15384/Y (AOI21X4MTR)                                  0.068      1.573 r
  U24610/Y (NAND4X4MTR)                                  0.078      1.651 f
  U11333/Y (NOR2X4MTR)                                   0.068      1.719 r
  U28709/Y (NOR2X2MTR)                                   0.033      1.752 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.752 f
  data arrival time                                                 1.752

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.092      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.752
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.344


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U15639/Y (AOI21X2MTR)                                  0.051      1.103 f
  U12124/Y (XNOR2X1MTR)                                  0.073      1.176 f
  U26411/Y (AOI22X1MTR)                                  0.096      1.271 r
  U17656/Y (OAI2BB1X2MTR)                                0.089      1.360 f
  U11589/Y (NOR2X4MTR)                                   0.088      1.448 r
  U20801/Y (NAND4X4MTR)                                  0.105      1.553 f
  U20764/Y (OAI2BB1X4MTR)                                0.102      1.655 f
  U28786/Y (CLKNAND2X4MTR)                               0.044      1.699 r
  U28982/Y (OAI21X2MTR)                                  0.048      1.747 f
  U0_BANK_TOP/vACC_1_reg_1__16_/D (DFFRHQX4MTR)          0.000      1.747 f
  data arrival time                                                 1.747

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.747
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.344


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U15639/Y (AOI21X2MTR)                                  0.051      1.103 f
  U12124/Y (XNOR2X1MTR)                                  0.073      1.176 f
  U26411/Y (AOI22X1MTR)                                  0.096      1.271 r
  U17656/Y (OAI2BB1X2MTR)                                0.089      1.360 f
  U11589/Y (NOR2X4MTR)                                   0.088      1.448 r
  U20801/Y (NAND4X4MTR)                                  0.105      1.553 f
  U20764/Y (OAI2BB1X4MTR)                                0.102      1.655 f
  U28786/Y (CLKNAND2X4MTR)                               0.044      1.699 r
  U28788/Y (OAI21X2MTR)                                  0.048      1.747 f
  U0_BANK_TOP/vACC_2_reg_1__16_/D (DFFRHQX4MTR)          0.000      1.747 f
  data arrival time                                                 1.747

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.747
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.344


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U15639/Y (AOI21X2MTR)                                  0.051      1.103 f
  U12124/Y (XNOR2X1MTR)                                  0.073      1.176 f
  U26411/Y (AOI22X1MTR)                                  0.096      1.271 r
  U17656/Y (OAI2BB1X2MTR)                                0.089      1.360 f
  U11589/Y (NOR2X4MTR)                                   0.088      1.448 r
  U20801/Y (NAND4X4MTR)                                  0.105      1.553 f
  U20764/Y (OAI2BB1X4MTR)                                0.102      1.655 f
  U28786/Y (CLKNAND2X4MTR)                               0.044      1.699 r
  U28789/Y (OAI21X2MTR)                                  0.048      1.747 f
  U0_BANK_TOP/vACC_0_reg_1__16_/D (DFFRHQX4MTR)          0.000      1.747 f
  data arrival time                                                 1.747

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.747
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.344


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23475/Y (CLKNAND2X16MTR)                              0.070      0.338 f
  U22361/Y (INVX16MTR)                                   0.044      0.382 r
  U15504/Y (NAND2X12MTR)                                 0.040      0.422 f
  U10919/Y (INVX12MTR)                                   0.048      0.470 r
  U14836/Y (INVX2MTR)                                    0.044      0.514 f
  U19524/Y (INVX4MTR)                                    0.043      0.557 r
  U23785/Y (OAI2BB1X2MTR)                                0.045      0.602 f
  U16580/Y (NAND2X2MTR)                                  0.045      0.647 r
  U13142/Y (NOR2X4MTR)                                   0.036      0.683 f
  U14959/Y (AOI21X8MTR)                                  0.095      0.778 r
  U26388/Y (INVX12MTR)                                   0.053      0.831 f
  U10006/Y (NAND2X6MTR)                                  0.053      0.884 r
  U10890/Y (NOR2X8MTR)                                   0.030      0.914 f
  U20805/Y (OAI21X6MTR)                                  0.088      1.002 r
  U12294/Y (NAND2X4MTR)                                  0.051      1.053 f
  U12181/Y (CLKNAND2X4MTR)                               0.036      1.089 r
  U16409/Y (XNOR2X2MTR)                                  0.070      1.159 r
  U12425/Y (NAND2X2MTR)                                  0.069      1.228 f
  U16392/Y (CLKNAND2X4MTR)                               0.061      1.289 r
  U13022/Y (AOI21X8MTR)                                  0.035      1.324 f
  U14708/Y (NOR2X8MTR)                                   0.085      1.409 r
  U10716/Y (AOI21X6MTR)                                  0.066      1.475 f
  U12212/Y (XNOR2X8MTR)                                  0.082      1.557 f
  U15016/Y (NOR2X4MTR)                                   0.077      1.634 r
  U14817/Y (NAND2X4MTR)                                  0.042      1.676 f
  U22508/Y (NOR2X1MTR)                                   0.050      1.726 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX4MTR)
                                                         0.000      1.726 r
  data arrival time                                                 1.726

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.726
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.344


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U25545/Y (INVX4MTR)                                    0.054      1.581 r
  U23404/Y (AOI2BB1X4MTR)                                0.106      1.687 r
  U23403/Y (OAI22X2MTR)                                  0.055      1.742 f
  U0_BANK_TOP/vACC_0_reg_5__20_/D (DFFRHQX4MTR)          0.000      1.742 f
  data arrival time                                                 1.742

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.742
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.344


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18282/Y (OAI21X4MTR)                                  0.099      0.998 r
  U26552/Y (AOI21X2MTR)                                  0.068      1.066 f
  U18068/Y (XOR2X1MTR)                                   0.080      1.146 f
  U26712/Y (AOI22X1MTR)                                  0.097      1.243 r
  U17355/Y (OAI2BB1X2MTR)                                0.078      1.321 f
  U15763/Y (NOR2X2MTR)                                   0.095      1.416 r
  U17406/Y (NAND4X4MTR)                                  0.121      1.537 f
  U26791/Y (INVX1MTR)                                    0.066      1.603 r
  U18725/Y (OAI22X4MTR)                                  0.056      1.659 f
  U17354/Y (OAI2BB1X2MTR)                                0.089      1.749 f
  U0_BANK_TOP/vACC_3_reg_2__18_/D (DFFRHQX4MTR)          0.000      1.749 f
  data arrival time                                                 1.749

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.749
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.344


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24078/Y (INVX8MTR)                                    0.048      0.266 r
  U10650/Y (INVX6MTR)                                    0.042      0.307 f
  U11070/Y (INVX2MTR)                                    0.083      0.391 r
  U20813/Y (OAI22X2MTR)                                  0.064      0.454 f
  U16037/Y (OAI21X2MTR)                                  0.089      0.543 r
  U12772/Y (CLKNAND2X2MTR)                               0.090      0.634 f
  U11120/Y (INVX4MTR)                                    0.045      0.679 r
  U15899/Y (CLKNAND2X4MTR)                               0.052      0.731 f
  U13342/Y (INVX4MTR)                                    0.049      0.780 r
  U13250/Y (OAI21X6MTR)                                  0.051      0.831 f
  U15001/Y (AOI21X4MTR)                                  0.094      0.925 r
  U16304/Y (CLKNAND2X4MTR)                               0.078      1.003 f
  U12361/Y (XNOR2X1MTR)                                  0.080      1.082 f
  U12591/Y (AOI22X1MTR)                                  0.071      1.153 r
  U9486/Y (OAI2BB1X2MTR)                                 0.081      1.235 f
  U9379/Y (NOR2X4MTR)                                    0.064      1.299 r
  U12125/Y (NAND4X4MTR)                                  0.077      1.376 f
  U17456/Y (NOR2X3MTR)                                   0.067      1.443 r
  U23837/Y (NAND4X4MTR)                                  0.093      1.536 f
  U23903/Y (NAND2X1MTR)                                  0.059      1.596 r
  U18765/Y (NAND2X2MTR)                                  0.053      1.649 f
  U11796/Y (CLKNAND2X4MTR)                               0.047      1.696 r
  U15345/Y (OAI21X2MTR)                                  0.050      1.746 f
  U0_BANK_TOP/vACC_0_reg_4__16_/D (DFFRHQX4MTR)          0.000      1.746 f
  data arrival time                                                 1.746

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.746
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.344


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U14840/Y (NOR2X12MTR)                                  0.060      0.224 f
  U13156/Y (INVX20MTR)                                   0.058      0.282 r
  U13127/Y (INVX16MTR)                                   0.036      0.318 f
  U15566/Y (INVX20MTR)                                   0.031      0.349 r
  U13183/Y (INVX10MTR)                                   0.029      0.378 f
  U13023/Y (AOI22X1MTR)                                  0.080      0.458 r
  U14507/Y (OAI2BB1X4MTR)                                0.104      0.562 r
  U13736/Y (NAND2X4MTR)                                  0.042      0.604 f
  U10627/Y (NOR2X6MTR)                                   0.061      0.665 r
  U10598/Y (INVX2MTR)                                    0.041      0.706 f
  U28776/Y (CLKNAND2X4MTR)                               0.039      0.745 r
  U29323/Y (OAI211X8MTR)                                 0.065      0.810 f
  U29322/Y (INVX4MTR)                                    0.038      0.848 r
  U10930/Y (CLKNAND2X4MTR)                               0.040      0.888 f
  U16289/Y (CLKNAND2X4MTR)                               0.045      0.933 r
  U14876/Y (NAND2X8MTR)                                  0.041      0.974 f
  U9923/Y (NAND3X4MTR)                                   0.040      1.015 r
  U9790/Y (NAND2X6MTR)                                   0.054      1.069 f
  U20291/Y (XNOR2X1MTR)                                  0.121      1.190 f
  U12311/Y (NOR2X4MTR)                                   0.103      1.293 r
  U13008/Y (CLKNAND2X4MTR)                               0.062      1.355 f
  U12738/Y (NAND2X4MTR)                                  0.040      1.395 r
  U12732/Y (CLKNAND2X4MTR)                               0.049      1.444 f
  U15387/Y (NAND2X8MTR)                                  0.042      1.486 r
  U10965/Y (XNOR2X2MTR)                                  0.080      1.566 r
  U23841/Y (OAI211X4MTR)                                 0.095      1.661 f
  U28874/Y (NOR2X1MTR)                                   0.063      1.724 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX4MTR)
                                                         0.000      1.724 r
  data arrival time                                                 1.724

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.724
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.344


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24079/Y (INVX4MTR)                                    0.048      0.266 r
  U17036/Y (INVX4MTR)                                    0.055      0.320 f
  U10447/Y (INVX8MTR)                                    0.046      0.366 r
  U24673/Y (NOR2X4MTR)                                   0.027      0.393 f
  U23944/Y (AOI21X3MTR)                                  0.055      0.448 r
  U12205/Y (OAI21X2MTR)                                  0.063      0.510 f
  U26276/Y (OAI21X4MTR)                                  0.094      0.604 r
  U26034/Y (CLKNAND2X4MTR)                               0.070      0.674 f
  U25099/Y (NOR2X4MTR)                                   0.064      0.738 r
  U9874/Y (OAI21X2MTR)                                   0.089      0.827 f
  U14352/Y (AOI21X4MTR)                                  0.115      0.942 r
  U16442/Y (NAND2X6MTR)                                  0.076      1.018 f
  U9561/Y (AOI21X4MTR)                                   0.077      1.096 r
  U20756/Y (XNOR2X2MTR)                                  0.056      1.152 f
  U15431/Y (AOI22X4MTR)                                  0.105      1.257 r
  U15430/Y (OAI2BB1X4MTR)                                0.061      1.317 f
  U15427/Y (NOR3X4MTR)                                   0.109      1.426 r
  U12106/Y (NAND3X4MTR)                                  0.103      1.529 f
  U10901/Y (CLKNAND2X4MTR)                               0.060      1.589 r
  U12167/Y (NAND2X4MTR)                                  0.042      1.631 f
  U17188/Y (INVX2MTR)                                    0.046      1.677 r
  U12157/Y (OAI22X1MTR)                                  0.062      1.739 f
  U0_BANK_TOP/vACC_0_reg_6__20_/D (DFFRHQX4MTR)          0.000      1.739 f
  data arrival time                                                 1.739

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.105      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.739
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.344


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18282/Y (OAI21X4MTR)                                  0.099      0.998 r
  U26552/Y (AOI21X2MTR)                                  0.068      1.066 f
  U18068/Y (XOR2X1MTR)                                   0.080      1.146 f
  U26712/Y (AOI22X1MTR)                                  0.097      1.243 r
  U17355/Y (OAI2BB1X2MTR)                                0.078      1.321 f
  U15763/Y (NOR2X2MTR)                                   0.095      1.416 r
  U17406/Y (NAND4X4MTR)                                  0.121      1.537 f
  U26791/Y (INVX1MTR)                                    0.066      1.603 r
  U18725/Y (OAI22X4MTR)                                  0.056      1.659 f
  U17359/Y (OAI2BB1X2MTR)                                0.089      1.749 f
  U0_BANK_TOP/vACC_2_reg_2__18_/D (DFFRHQX4MTR)          0.000      1.749 f
  data arrival time                                                 1.749

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.749
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.344


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U25545/Y (INVX4MTR)                                    0.054      1.581 r
  U23404/Y (AOI2BB1X4MTR)                                0.106      1.687 r
  U26843/Y (OAI22X2MTR)                                  0.055      1.742 f
  U0_BANK_TOP/vACC_3_reg_5__20_/D (DFFRHQX4MTR)          0.000      1.742 f
  data arrival time                                                 1.742

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.742
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.343


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24078/Y (INVX8MTR)                                    0.048      0.266 r
  U10650/Y (INVX6MTR)                                    0.042      0.307 f
  U11070/Y (INVX2MTR)                                    0.083      0.391 r
  U20813/Y (OAI22X2MTR)                                  0.064      0.454 f
  U16037/Y (OAI21X2MTR)                                  0.089      0.543 r
  U12772/Y (CLKNAND2X2MTR)                               0.090      0.634 f
  U11120/Y (INVX4MTR)                                    0.045      0.679 r
  U15899/Y (CLKNAND2X4MTR)                               0.052      0.731 f
  U13342/Y (INVX4MTR)                                    0.049      0.780 r
  U13250/Y (OAI21X6MTR)                                  0.051      0.831 f
  U15001/Y (AOI21X4MTR)                                  0.094      0.925 r
  U16304/Y (CLKNAND2X4MTR)                               0.078      1.003 f
  U12361/Y (XNOR2X1MTR)                                  0.080      1.082 f
  U12591/Y (AOI22X1MTR)                                  0.071      1.153 r
  U9486/Y (OAI2BB1X2MTR)                                 0.081      1.235 f
  U9379/Y (NOR2X4MTR)                                    0.064      1.299 r
  U12125/Y (NAND4X4MTR)                                  0.077      1.376 f
  U17456/Y (NOR2X3MTR)                                   0.067      1.443 r
  U23837/Y (NAND4X4MTR)                                  0.093      1.536 f
  U23903/Y (NAND2X1MTR)                                  0.059      1.596 r
  U18765/Y (NAND2X2MTR)                                  0.053      1.649 f
  U11796/Y (CLKNAND2X4MTR)                               0.047      1.696 r
  U15344/Y (OAI21X2MTR)                                  0.050      1.746 f
  U0_BANK_TOP/vACC_3_reg_4__16_/D (DFFRHQX4MTR)          0.000      1.746 f
  data arrival time                                                 1.746

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.746
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.343


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18282/Y (OAI21X4MTR)                                  0.099      0.998 r
  U26552/Y (AOI21X2MTR)                                  0.068      1.066 f
  U18068/Y (XOR2X1MTR)                                   0.080      1.146 f
  U26712/Y (AOI22X1MTR)                                  0.097      1.243 r
  U17355/Y (OAI2BB1X2MTR)                                0.078      1.321 f
  U15763/Y (NOR2X2MTR)                                   0.095      1.416 r
  U17406/Y (NAND4X4MTR)                                  0.121      1.537 f
  U26791/Y (INVX1MTR)                                    0.066      1.603 r
  U18725/Y (OAI22X4MTR)                                  0.056      1.659 f
  U12102/Y (OAI2BB1X2MTR)                                0.089      1.749 f
  U0_BANK_TOP/vACC_1_reg_2__18_/D (DFFRHQX4MTR)          0.000      1.749 f
  data arrival time                                                 1.749

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.749
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.343


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24078/Y (INVX8MTR)                                    0.048      0.266 r
  U10650/Y (INVX6MTR)                                    0.042      0.307 f
  U11070/Y (INVX2MTR)                                    0.083      0.391 r
  U20813/Y (OAI22X2MTR)                                  0.064      0.454 f
  U16037/Y (OAI21X2MTR)                                  0.089      0.543 r
  U12772/Y (CLKNAND2X2MTR)                               0.090      0.634 f
  U11120/Y (INVX4MTR)                                    0.045      0.679 r
  U15899/Y (CLKNAND2X4MTR)                               0.052      0.731 f
  U13342/Y (INVX4MTR)                                    0.049      0.780 r
  U13250/Y (OAI21X6MTR)                                  0.051      0.831 f
  U15001/Y (AOI21X4MTR)                                  0.094      0.925 r
  U16304/Y (CLKNAND2X4MTR)                               0.078      1.003 f
  U12361/Y (XNOR2X1MTR)                                  0.080      1.082 f
  U12591/Y (AOI22X1MTR)                                  0.071      1.153 r
  U9486/Y (OAI2BB1X2MTR)                                 0.081      1.235 f
  U9379/Y (NOR2X4MTR)                                    0.064      1.299 r
  U12125/Y (NAND4X4MTR)                                  0.077      1.376 f
  U17456/Y (NOR2X3MTR)                                   0.067      1.443 r
  U23837/Y (NAND4X4MTR)                                  0.093      1.536 f
  U23903/Y (NAND2X1MTR)                                  0.059      1.596 r
  U18765/Y (NAND2X2MTR)                                  0.053      1.649 f
  U11796/Y (CLKNAND2X4MTR)                               0.047      1.696 r
  U26798/Y (OAI21X2MTR)                                  0.050      1.746 f
  U0_BANK_TOP/vACC_2_reg_4__16_/D (DFFRHQX4MTR)          0.000      1.746 f
  data arrival time                                                 1.746

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.746
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.343


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18282/Y (OAI21X4MTR)                                  0.099      0.998 r
  U26552/Y (AOI21X2MTR)                                  0.068      1.066 f
  U18068/Y (XOR2X1MTR)                                   0.080      1.146 f
  U26712/Y (AOI22X1MTR)                                  0.097      1.243 r
  U17355/Y (OAI2BB1X2MTR)                                0.078      1.321 f
  U15763/Y (NOR2X2MTR)                                   0.095      1.416 r
  U17406/Y (NAND4X4MTR)                                  0.121      1.537 f
  U26791/Y (INVX1MTR)                                    0.066      1.603 r
  U18725/Y (OAI22X4MTR)                                  0.056      1.659 f
  U20760/Y (OAI2BB1X2MTR)                                0.089      1.749 f
  U0_BANK_TOP/vACC_0_reg_2__18_/D (DFFRHQX4MTR)          0.000      1.749 f
  data arrival time                                                 1.749

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.749
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.343


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U25545/Y (INVX4MTR)                                    0.054      1.581 r
  U23404/Y (AOI2BB1X4MTR)                                0.106      1.687 r
  U26842/Y (OAI22X2MTR)                                  0.055      1.742 f
  U0_BANK_TOP/vACC_2_reg_5__20_/D (DFFRHQX4MTR)          0.000      1.742 f
  data arrival time                                                 1.742

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.742
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.343


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24078/Y (INVX8MTR)                                    0.048      0.266 r
  U10650/Y (INVX6MTR)                                    0.042      0.307 f
  U11070/Y (INVX2MTR)                                    0.083      0.391 r
  U20813/Y (OAI22X2MTR)                                  0.064      0.454 f
  U16037/Y (OAI21X2MTR)                                  0.089      0.543 r
  U12772/Y (CLKNAND2X2MTR)                               0.090      0.634 f
  U11120/Y (INVX4MTR)                                    0.045      0.679 r
  U15899/Y (CLKNAND2X4MTR)                               0.052      0.731 f
  U13342/Y (INVX4MTR)                                    0.049      0.780 r
  U13250/Y (OAI21X6MTR)                                  0.051      0.831 f
  U15001/Y (AOI21X4MTR)                                  0.094      0.925 r
  U16304/Y (CLKNAND2X4MTR)                               0.078      1.003 f
  U12361/Y (XNOR2X1MTR)                                  0.080      1.082 f
  U12591/Y (AOI22X1MTR)                                  0.071      1.153 r
  U9486/Y (OAI2BB1X2MTR)                                 0.081      1.235 f
  U9379/Y (NOR2X4MTR)                                    0.064      1.299 r
  U12125/Y (NAND4X4MTR)                                  0.077      1.376 f
  U17456/Y (NOR2X3MTR)                                   0.067      1.443 r
  U23837/Y (NAND4X4MTR)                                  0.093      1.536 f
  U23903/Y (NAND2X1MTR)                                  0.059      1.596 r
  U18765/Y (NAND2X2MTR)                                  0.053      1.649 f
  U11796/Y (CLKNAND2X4MTR)                               0.047      1.696 r
  U26799/Y (OAI21X2MTR)                                  0.050      1.746 f
  U0_BANK_TOP/vACC_1_reg_4__16_/D (DFFRHQX4MTR)          0.000      1.746 f
  data arrival time                                                 1.746

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.746
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.343


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U12486/Y (AOI22X1MTR)                                  0.088      0.459 f
  U19851/Y (OAI2B1X4MTR)                                 0.129      0.588 f
  U16989/Y (OAI21X6MTR)                                  0.048      0.636 r
  U10451/Y (NAND2X2MTR)                                  0.077      0.713 f
  U16555/Y (OAI21X2MTR)                                  0.058      0.771 r
  U23538/Y (AND3X4MTR)                                   0.118      0.889 r
  U26168/Y (NOR2X8MTR)                                   0.035      0.924 f
  U26019/Y (OAI21X4MTR)                                  0.084      1.007 r
  U23625/Y (AOI21X2MTR)                                  0.069      1.076 f
  U20943/Y (XNOR2X2MTR)                                  0.084      1.160 f
  U20919/Y (AOI22X4MTR)                                  0.078      1.238 r
  U16010/Y (NAND2X3MTR)                                  0.052      1.290 f
  U15480/Y (INVX3MTR)                                    0.037      1.327 r
  U15925/Y (NAND3X4MTR)                                  0.055      1.382 f
  U15871/Y (NOR2X6MTR)                                   0.083      1.465 r
  U15817/Y (NAND3X8MTR)                                  0.075      1.540 f
  U15728/Y (NAND2X12MTR)                                 0.061      1.601 r
  U23778/Y (OAI21X3MTR)                                  0.056      1.656 f
  U23775/Y (INVX4MTR)                                    0.042      1.698 r
  U26920/Y (OAI22X2MTR)                                  0.043      1.741 f
  U0_BANK_TOP/vACC_0_reg_3__0_/D (DFFRHQX4MTR)           0.000      1.741 f
  data arrival time                                                 1.741

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__0_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.741
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.343


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24079/Y (INVX4MTR)                                    0.048      0.266 r
  U17036/Y (INVX4MTR)                                    0.055      0.320 f
  U10447/Y (INVX8MTR)                                    0.046      0.366 r
  U24673/Y (NOR2X4MTR)                                   0.027      0.393 f
  U23944/Y (AOI21X3MTR)                                  0.055      0.448 r
  U12205/Y (OAI21X2MTR)                                  0.063      0.510 f
  U26276/Y (OAI21X4MTR)                                  0.094      0.604 r
  U26034/Y (CLKNAND2X4MTR)                               0.070      0.674 f
  U25099/Y (NOR2X4MTR)                                   0.064      0.738 r
  U9874/Y (OAI21X2MTR)                                   0.089      0.827 f
  U14352/Y (AOI21X4MTR)                                  0.115      0.942 r
  U16442/Y (NAND2X6MTR)                                  0.076      1.018 f
  U9561/Y (AOI21X4MTR)                                   0.077      1.096 r
  U20756/Y (XNOR2X2MTR)                                  0.056      1.152 f
  U15431/Y (AOI22X4MTR)                                  0.105      1.257 r
  U15430/Y (OAI2BB1X4MTR)                                0.061      1.317 f
  U15427/Y (NOR3X4MTR)                                   0.109      1.426 r
  U12106/Y (NAND3X4MTR)                                  0.103      1.529 f
  U24711/Y (CLKNAND2X4MTR)                               0.055      1.584 r
  U15730/Y (AOI21X6MTR)                                  0.055      1.638 f
  U26375/Y (CLKNAND2X2MTR)                               0.039      1.678 r
  U25100/Y (OAI211X2MTR)                                 0.062      1.739 f
  U0_BANK_TOP/vACC_0_reg_6__18_/D (DFFRHQX4MTR)          0.000      1.739 f
  data arrival time                                                 1.739

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.104      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.739
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.343


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U12486/Y (AOI22X1MTR)                                  0.088      0.459 f
  U19851/Y (OAI2B1X4MTR)                                 0.129      0.588 f
  U16989/Y (OAI21X6MTR)                                  0.048      0.636 r
  U10451/Y (NAND2X2MTR)                                  0.077      0.713 f
  U16555/Y (OAI21X2MTR)                                  0.058      0.771 r
  U23538/Y (AND3X4MTR)                                   0.118      0.889 r
  U26168/Y (NOR2X8MTR)                                   0.035      0.924 f
  U26019/Y (OAI21X4MTR)                                  0.084      1.007 r
  U23625/Y (AOI21X2MTR)                                  0.069      1.076 f
  U20943/Y (XNOR2X2MTR)                                  0.084      1.160 f
  U20919/Y (AOI22X4MTR)                                  0.078      1.238 r
  U16010/Y (NAND2X3MTR)                                  0.052      1.290 f
  U15480/Y (INVX3MTR)                                    0.037      1.327 r
  U15925/Y (NAND3X4MTR)                                  0.055      1.382 f
  U15871/Y (NOR2X6MTR)                                   0.083      1.465 r
  U15817/Y (NAND3X8MTR)                                  0.075      1.540 f
  U15728/Y (NAND2X12MTR)                                 0.061      1.601 r
  U23778/Y (OAI21X3MTR)                                  0.056      1.656 f
  U23775/Y (INVX4MTR)                                    0.042      1.698 r
  U26921/Y (OAI22X2MTR)                                  0.043      1.741 f
  U0_BANK_TOP/vACC_3_reg_3__0_/D (DFFRHQX4MTR)           0.000      1.741 f
  data arrival time                                                 1.741

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__0_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.741
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.343


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U25533/Y (CLKNAND2X8MTR)                               0.055      1.582 r
  U25682/Y (AOI2BB1X4MTR)                                0.107      1.689 r
  U26946/Y (OAI22X2MTR)                                  0.055      1.744 f
  U0_BANK_TOP/vACC_1_reg_5__5_/D (DFFRHQX4MTR)           0.000      1.744 f
  data arrival time                                                 1.744

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__5_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.744
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.343


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U25533/Y (CLKNAND2X8MTR)                               0.055      1.582 r
  U25686/Y (AOI2BB1X4MTR)                                0.107      1.689 r
  U26937/Y (OAI22X2MTR)                                  0.055      1.744 f
  U0_BANK_TOP/vACC_0_reg_5__3_/D (DFFRHQX4MTR)           0.000      1.744 f
  data arrival time                                                 1.744

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__3_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.744
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.343


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U14901/Y (CLKNAND2X16MTR)                              0.046      0.236 r
  U10897/Y (INVX8MTR)                                    0.048      0.284 f
  U13785/Y (INVX16MTR)                                   0.033      0.317 r
  U13715/Y (INVX4MTR)                                    0.027      0.343 f
  U10826/Y (OAI2BB1X2MTR)                                0.078      0.421 f
  U16843/Y (INVX2MTR)                                    0.040      0.461 r
  U13455/Y (NAND3X4MTR)                                  0.051      0.512 f
  U10518/Y (NAND2X4MTR)                                  0.041      0.553 r
  U26602/Y (NAND3BX4MTR)                                 0.062      0.615 f
  U14157/Y (NOR2X4MTR)                                   0.060      0.675 r
  U12174/Y (NAND2X4MTR)                                  0.066      0.740 f
  U14420/Y (NAND2X12MTR)                                 0.070      0.811 r
  U10114/Y (NAND2X4MTR)                                  0.061      0.871 f
  U18121/Y (NOR2X2MTR)                                   0.071      0.942 r
  U17789/Y (CLKNAND2X2MTR)                               0.051      0.993 f
  U29266/Y (NAND3BX4MTR)                                 0.093      1.086 f
  U24051/Y (AND2X6MTR)                                   0.097      1.183 f
  U12425/Y (NAND2X2MTR)                                  0.048      1.230 r
  U16392/Y (CLKNAND2X4MTR)                               0.059      1.289 f
  U13022/Y (AOI21X8MTR)                                  0.076      1.365 r
  U14708/Y (NOR2X8MTR)                                   0.044      1.409 f
  U10840/Y (AOI21X4MTR)                                  0.102      1.512 r
  U16319/Y (OAI21X2MTR)                                  0.076      1.588 f
  U10708/Y (NAND2BX4MTR)                                 0.087      1.674 f
  U17390/Y (NOR2X1MTR)                                   0.050      1.725 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX4MTR)
                                                         0.000      1.725 r
  data arrival time                                                 1.725

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.725
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.343


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U14840/Y (NOR2X12MTR)                                  0.060      0.224 f
  U13156/Y (INVX20MTR)                                   0.058      0.282 r
  U10863/Y (INVX6MTR)                                    0.038      0.320 f
  U12108/Y (AOI22X1MTR)                                  0.082      0.402 r
  U14277/Y (OAI2BB1X4MTR)                                0.106      0.508 r
  U13612/Y (NAND2X6MTR)                                  0.043      0.551 f
  U13716/Y (NOR2X8MTR)                                   0.071      0.621 r
  U13336/Y (NAND2X12MTR)                                 0.059      0.680 f
  U15255/Y (CLKNAND2X16MTR)                              0.057      0.737 r
  U13937/Y (CLKNAND2X16MTR)                              0.049      0.786 f
  U10348/Y (INVX8MTR)                                    0.067      0.853 r
  U9966/Y (NOR2X6MTR)                                    0.042      0.895 f
  U28917/Y (INVX3MTR)                                    0.041      0.936 r
  U15658/Y (NAND2X2MTR)                                  0.056      0.992 f
  U20351/Y (NAND2X6MTR)                                  0.049      1.042 r
  U14594/Y (NAND2X8MTR)                                  0.043      1.084 f
  U9620/Y (INVX4MTR)                                     0.041      1.125 r
  U20515/Y (XNOR2X8MTR)                                  0.095      1.221 r
  U14393/Y (OAI21X6MTR)                                  0.061      1.281 f
  U11227/Y (INVX4MTR)                                    0.041      1.322 r
  U11437/Y (NOR2X6MTR)                                   0.036      1.358 f
  U13877/Y (NAND2X12MTR)                                 0.042      1.400 r
  U9258/Y (NAND2X6MTR)                                   0.049      1.449 f
  U14244/Y (OAI21X8MTR)                                  0.091      1.540 r
  U20457/Y (AOI21X4MTR)                                  0.059      1.599 f
  U26985/Y (XNOR2X2MTR)                                  0.071      1.670 f
  U13118/Y (NOR2X1MTR)                                   0.054      1.724 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.724 r
  data arrival time                                                 1.724

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.724
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.343


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U12486/Y (AOI22X1MTR)                                  0.088      0.459 f
  U19851/Y (OAI2B1X4MTR)                                 0.129      0.588 f
  U16989/Y (OAI21X6MTR)                                  0.048      0.636 r
  U10451/Y (NAND2X2MTR)                                  0.077      0.713 f
  U16555/Y (OAI21X2MTR)                                  0.058      0.771 r
  U23538/Y (AND3X4MTR)                                   0.118      0.889 r
  U26168/Y (NOR2X8MTR)                                   0.035      0.924 f
  U26019/Y (OAI21X4MTR)                                  0.084      1.007 r
  U23625/Y (AOI21X2MTR)                                  0.069      1.076 f
  U20943/Y (XNOR2X2MTR)                                  0.084      1.160 f
  U20919/Y (AOI22X4MTR)                                  0.078      1.238 r
  U16010/Y (NAND2X3MTR)                                  0.052      1.290 f
  U15480/Y (INVX3MTR)                                    0.037      1.327 r
  U15925/Y (NAND3X4MTR)                                  0.055      1.382 f
  U15871/Y (NOR2X6MTR)                                   0.083      1.465 r
  U15817/Y (NAND3X8MTR)                                  0.075      1.540 f
  U15728/Y (NAND2X12MTR)                                 0.061      1.601 r
  U23778/Y (OAI21X3MTR)                                  0.056      1.656 f
  U23775/Y (INVX4MTR)                                    0.042      1.698 r
  U26922/Y (OAI22X2MTR)                                  0.043      1.741 f
  U0_BANK_TOP/vACC_2_reg_3__0_/D (DFFRHQX4MTR)           0.000      1.741 f
  data arrival time                                                 1.741

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__0_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.741
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.343


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U12486/Y (AOI22X1MTR)                                  0.088      0.459 f
  U19851/Y (OAI2B1X4MTR)                                 0.129      0.588 f
  U16989/Y (OAI21X6MTR)                                  0.048      0.636 r
  U10451/Y (NAND2X2MTR)                                  0.077      0.713 f
  U16555/Y (OAI21X2MTR)                                  0.058      0.771 r
  U23538/Y (AND3X4MTR)                                   0.118      0.889 r
  U26168/Y (NOR2X8MTR)                                   0.035      0.924 f
  U26019/Y (OAI21X4MTR)                                  0.084      1.007 r
  U23625/Y (AOI21X2MTR)                                  0.069      1.076 f
  U20943/Y (XNOR2X2MTR)                                  0.084      1.160 f
  U20919/Y (AOI22X4MTR)                                  0.078      1.238 r
  U16010/Y (NAND2X3MTR)                                  0.052      1.290 f
  U15480/Y (INVX3MTR)                                    0.037      1.327 r
  U15925/Y (NAND3X4MTR)                                  0.055      1.382 f
  U15871/Y (NOR2X6MTR)                                   0.083      1.465 r
  U15817/Y (NAND3X8MTR)                                  0.075      1.540 f
  U15728/Y (NAND2X12MTR)                                 0.061      1.601 r
  U23813/Y (OAI21X2MTR)                                  0.054      1.655 f
  U23810/Y (INVX2MTR)                                    0.043      1.698 r
  U23411/Y (OAI21X2MTR)                                  0.047      1.745 f
  U0_BANK_TOP/vACC_0_reg_3__16_/D (DFFRHQX4MTR)          0.000      1.745 f
  data arrival time                                                 1.745

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.745
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.342


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U25545/Y (INVX4MTR)                                    0.054      1.581 r
  U23404/Y (AOI2BB1X4MTR)                                0.106      1.687 r
  U26841/Y (OAI22X2MTR)                                  0.055      1.742 f
  U0_BANK_TOP/vACC_1_reg_5__20_/D (DFFRHQX4MTR)          0.000      1.742 f
  data arrival time                                                 1.742

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.101      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.742
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.342


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U12486/Y (AOI22X1MTR)                                  0.088      0.459 f
  U19851/Y (OAI2B1X4MTR)                                 0.129      0.588 f
  U16989/Y (OAI21X6MTR)                                  0.048      0.636 r
  U10451/Y (NAND2X2MTR)                                  0.077      0.713 f
  U16555/Y (OAI21X2MTR)                                  0.058      0.771 r
  U23538/Y (AND3X4MTR)                                   0.118      0.889 r
  U26168/Y (NOR2X8MTR)                                   0.035      0.924 f
  U26019/Y (OAI21X4MTR)                                  0.084      1.007 r
  U23625/Y (AOI21X2MTR)                                  0.069      1.076 f
  U20943/Y (XNOR2X2MTR)                                  0.084      1.160 f
  U20919/Y (AOI22X4MTR)                                  0.078      1.238 r
  U16010/Y (NAND2X3MTR)                                  0.052      1.290 f
  U15480/Y (INVX3MTR)                                    0.037      1.327 r
  U15925/Y (NAND3X4MTR)                                  0.055      1.382 f
  U15871/Y (NOR2X6MTR)                                   0.083      1.465 r
  U15817/Y (NAND3X8MTR)                                  0.075      1.540 f
  U15728/Y (NAND2X12MTR)                                 0.061      1.601 r
  U23813/Y (OAI21X2MTR)                                  0.054      1.655 f
  U23810/Y (INVX2MTR)                                    0.043      1.698 r
  U18744/Y (OAI21X2MTR)                                  0.047      1.745 f
  U0_BANK_TOP/vACC_3_reg_3__16_/D (DFFRHQX4MTR)          0.000      1.745 f
  data arrival time                                                 1.745

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.745
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.342


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18282/Y (OAI21X4MTR)                                  0.099      0.998 r
  U26552/Y (AOI21X2MTR)                                  0.068      1.066 f
  U18068/Y (XOR2X1MTR)                                   0.080      1.146 f
  U26712/Y (AOI22X1MTR)                                  0.097      1.243 r
  U17355/Y (OAI2BB1X2MTR)                                0.078      1.321 f
  U15763/Y (NOR2X2MTR)                                   0.095      1.416 r
  U17406/Y (NAND4X4MTR)                                  0.121      1.537 f
  U26218/Y (CLKNAND2X4MTR)                               0.062      1.599 r
  U12414/Y (NOR2X4MTR)                                   0.038      1.637 f
  U12163/Y (CLKNAND2X2MTR)                               0.038      1.675 r
  U29124/Y (OAI211X2MTR)                                 0.064      1.739 f
  U0_BANK_TOP/vACC_3_reg_2__19_/D (DFFRHQX4MTR)          0.000      1.739 f
  data arrival time                                                 1.739

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.103      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.739
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.342


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23471/Y (CLKNAND2X16MTR)                              0.073      0.341 f
  U14321/Y (INVX20MTR)                                   0.043      0.384 r
  U10834/Y (NAND2X12MTR)                                 0.060      0.445 f
  U14988/Y (INVX20MTR)                                   0.045      0.490 r
  U20908/Y (BUFX8MTR)                                    0.066      0.556 r
  U12368/Y (AOI2B1X1MTR)                                 0.082      0.638 f
  U18260/Y (NAND3X4MTR)                                  0.056      0.694 r
  U13874/Y (NOR2X4MTR)                                   0.033      0.727 f
  U15858/Y (NAND3X4MTR)                                  0.040      0.767 r
  U13872/Y (NAND2X8MTR)                                  0.065      0.831 f
  U23714/Y (NAND2X6MTR)                                  0.052      0.883 r
  U13140/Y (INVX4MTR)                                    0.027      0.910 f
  U11168/Y (CLKNAND2X4MTR)                               0.033      0.943 r
  U11169/Y (INVX2MTR)                                    0.034      0.977 f
  U9772/Y (NOR2X4MTR)                                    0.065      1.042 r
  U11125/Y (CLKAND2X2MTR)                                0.109      1.151 r
  U14849/Y (CLKNAND2X2MTR)                               0.053      1.204 f
  U10703/Y (CLKNAND2X4MTR)                               0.050      1.254 r
  U23924/Y (XNOR2X2MTR)                                  0.079      1.333 r
  U23994/Y (NOR2X4MTR)                                   0.052      1.385 f
  U18820/Y (NAND2BX2MTR)                                 0.127      1.512 f
  U11753/Y (INVX2MTR)                                    0.057      1.569 r
  U11752/Y (NOR2X4MTR)                                   0.030      1.599 f
  U26771/Y (NAND4X4MTR)                                  0.040      1.639 r
  U11768/Y (NOR2X3MTR)                                   0.031      1.671 f
  U29541/Y (NOR2X2MTR)                                   0.053      1.724 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.724 r
  data arrival time                                                 1.724

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.724
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.342


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23471/Y (CLKNAND2X16MTR)                              0.073      0.341 f
  U14321/Y (INVX20MTR)                                   0.043      0.384 r
  U10834/Y (NAND2X12MTR)                                 0.060      0.445 f
  U14988/Y (INVX20MTR)                                   0.045      0.490 r
  U20908/Y (BUFX8MTR)                                    0.066      0.556 r
  U12368/Y (AOI2B1X1MTR)                                 0.082      0.638 f
  U18260/Y (NAND3X4MTR)                                  0.056      0.694 r
  U13874/Y (NOR2X4MTR)                                   0.033      0.727 f
  U15858/Y (NAND3X4MTR)                                  0.040      0.767 r
  U13872/Y (NAND2X8MTR)                                  0.065      0.831 f
  U23714/Y (NAND2X6MTR)                                  0.052      0.883 r
  U13140/Y (INVX4MTR)                                    0.027      0.910 f
  U11168/Y (CLKNAND2X4MTR)                               0.033      0.943 r
  U11169/Y (INVX2MTR)                                    0.034      0.977 f
  U9772/Y (NOR2X4MTR)                                    0.065      1.042 r
  U11125/Y (CLKAND2X2MTR)                                0.109      1.151 r
  U14849/Y (CLKNAND2X2MTR)                               0.053      1.204 f
  U10703/Y (CLKNAND2X4MTR)                               0.050      1.254 r
  U23924/Y (XNOR2X2MTR)                                  0.079      1.333 r
  U23994/Y (NOR2X4MTR)                                   0.052      1.385 f
  U18820/Y (NAND2BX2MTR)                                 0.127      1.512 f
  U26346/Y (CLKNAND2X4MTR)                               0.052      1.564 r
  U14426/Y (NAND2X4MTR)                                  0.043      1.607 f
  U14767/Y (NOR2X4MTR)                                   0.046      1.654 r
  U23708/Y (NOR2BX4MTR)                                  0.079      1.733 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX8MTR)
                                                         0.000      1.733 r
  data arrival time                                                 1.733

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.109      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.733
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.342


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U25545/Y (INVX4MTR)                                    0.054      1.581 r
  U17368/Y (NOR3X4MTR)                                   0.032      1.613 f
  U15714/Y (NOR2X4MTR)                                   0.074      1.687 r
  U26947/Y (OAI22X2MTR)                                  0.056      1.743 f
  U0_BANK_TOP/vACC_1_reg_5__2_/D (DFFRHQX4MTR)           0.000      1.743 f
  data arrival time                                                 1.743

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__2_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.743
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.342


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U25545/Y (INVX4MTR)                                    0.054      1.581 r
  U17368/Y (NOR3X4MTR)                                   0.032      1.613 f
  U15714/Y (NOR2X4MTR)                                   0.074      1.687 r
  U26935/Y (OAI22X2MTR)                                  0.056      1.743 f
  U0_BANK_TOP/vACC_0_reg_5__2_/D (DFFRHQX4MTR)           0.000      1.743 f
  data arrival time                                                 1.743

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__2_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.743
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.342


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24078/Y (INVX8MTR)                                    0.048      0.266 r
  U10650/Y (INVX6MTR)                                    0.042      0.307 f
  U11070/Y (INVX2MTR)                                    0.083      0.391 r
  U20813/Y (OAI22X2MTR)                                  0.064      0.454 f
  U16037/Y (OAI21X2MTR)                                  0.089      0.543 r
  U12772/Y (CLKNAND2X2MTR)                               0.090      0.634 f
  U11120/Y (INVX4MTR)                                    0.045      0.679 r
  U15899/Y (CLKNAND2X4MTR)                               0.052      0.731 f
  U13342/Y (INVX4MTR)                                    0.049      0.780 r
  U13250/Y (OAI21X6MTR)                                  0.051      0.831 f
  U15001/Y (AOI21X4MTR)                                  0.094      0.925 r
  U16304/Y (CLKNAND2X4MTR)                               0.078      1.003 f
  U12361/Y (XNOR2X1MTR)                                  0.080      1.082 f
  U12591/Y (AOI22X1MTR)                                  0.071      1.153 r
  U9486/Y (OAI2BB1X2MTR)                                 0.081      1.235 f
  U9379/Y (NOR2X4MTR)                                    0.064      1.299 r
  U12125/Y (NAND4X4MTR)                                  0.077      1.376 f
  U17456/Y (NOR2X3MTR)                                   0.067      1.443 r
  U23837/Y (NAND4X4MTR)                                  0.093      1.536 f
  U23868/Y (CLKNAND2X4MTR)                               0.054      1.591 r
  U24256/Y (NOR2X2MTR)                                   0.046      1.637 f
  U23872/Y (CLKNAND2X2MTR)                               0.038      1.675 r
  U18715/Y (OAI211X2MTR)                                 0.063      1.738 f
  U0_BANK_TOP/vACC_3_reg_4__19_/D (DFFRHQX4MTR)          0.000      1.738 f
  data arrival time                                                 1.738

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.103      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.738
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.342


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18282/Y (OAI21X4MTR)                                  0.099      0.998 r
  U26552/Y (AOI21X2MTR)                                  0.068      1.066 f
  U18068/Y (XOR2X1MTR)                                   0.080      1.146 f
  U26712/Y (AOI22X1MTR)                                  0.097      1.243 r
  U17355/Y (OAI2BB1X2MTR)                                0.078      1.321 f
  U15763/Y (NOR2X2MTR)                                   0.095      1.416 r
  U17406/Y (NAND4X4MTR)                                  0.121      1.537 f
  U26218/Y (CLKNAND2X4MTR)                               0.062      1.599 r
  U12414/Y (NOR2X4MTR)                                   0.038      1.637 f
  U12003/Y (CLKNAND2X2MTR)                               0.038      1.675 r
  U29126/Y (OAI211X2MTR)                                 0.063      1.738 f
  U0_BANK_TOP/vACC_2_reg_2__19_/D (DFFRHQX4MTR)          0.000      1.738 f
  data arrival time                                                 1.738

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.104      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.738
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.341


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23471/Y (CLKNAND2X16MTR)                              0.073      0.341 f
  U14321/Y (INVX20MTR)                                   0.043      0.384 r
  U10654/Y (NAND2X12MTR)                                 0.040      0.424 f
  U16981/Y (INVX12MTR)                                   0.049      0.473 r
  U13705/Y (NAND2X4MTR)                                  0.049      0.521 f
  U22232/Y (OAI21X6MTR)                                  0.044      0.566 r
  U14832/Y (NOR2X12MTR)                                  0.047      0.612 f
  U22070/Y (CLKNAND2X16MTR)                              0.056      0.668 r
  U10561/Y (NAND2X12MTR)                                 0.061      0.729 f
  U11778/Y (CLKNAND2X16MTR)                              0.045      0.774 r
  U10784/Y (NAND2X6MTR)                                  0.061      0.835 f
  U10905/Y (OAI21X4MTR)                                  0.112      0.947 r
  U14983/Y (XNOR2X8MTR)                                  0.114      1.061 r
  U26916/Y (NAND2X6MTR)                                  0.063      1.124 f
  U13578/Y (NAND2X8MTR)                                  0.057      1.181 r
  U13724/Y (XNOR2X8MTR)                                  0.073      1.254 r
  U13717/Y (XNOR2X8MTR)                                  0.104      1.358 r
  U13887/Y (NOR2X8MTR)                                   0.045      1.403 f
  U23397/Y (AOI21X8MTR)                                  0.081      1.484 r
  U14244/Y (OAI21X8MTR)                                  0.062      1.546 f
  U23432/Y (AOI2B1X4MTR)                                 0.074      1.620 r
  U23866/Y (XNOR2X2MTR)                                  0.073      1.693 r
  U18730/Y (NOR2X1MTR)                                   0.051      1.744 f
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.744 f
  data arrival time                                                 1.744

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.744
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.341


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24079/Y (INVX4MTR)                                    0.048      0.266 r
  U17036/Y (INVX4MTR)                                    0.055      0.320 f
  U10447/Y (INVX8MTR)                                    0.046      0.366 r
  U24673/Y (NOR2X4MTR)                                   0.027      0.393 f
  U23944/Y (AOI21X3MTR)                                  0.055      0.448 r
  U12205/Y (OAI21X2MTR)                                  0.063      0.510 f
  U26276/Y (OAI21X4MTR)                                  0.094      0.604 r
  U26034/Y (CLKNAND2X4MTR)                               0.070      0.674 f
  U25099/Y (NOR2X4MTR)                                   0.064      0.738 r
  U9874/Y (OAI21X2MTR)                                   0.089      0.827 f
  U14352/Y (AOI21X4MTR)                                  0.115      0.942 r
  U16442/Y (NAND2X6MTR)                                  0.076      1.018 f
  U9609/Y (OAI2BB1X2MTR)                                 0.095      1.114 f
  U9575/Y (NAND2X2MTR)                                   0.043      1.157 r
  U9507/Y (NAND3X4MTR)                                   0.073      1.230 f
  U9480/Y (INVX2MTR)                                     0.073      1.302 r
  U15434/Y (NOR2X8MTR)                                   0.036      1.338 f
  U15379/Y (BUFX4MTR)                                    0.097      1.435 f
  U9244/Y (CLKNAND2X2MTR)                                0.053      1.488 r
  U10901/Y (CLKNAND2X4MTR)                               0.058      1.546 f
  U17378/Y (NOR2X4MTR)                                   0.072      1.618 r
  U23784/Y (CLKNAND2X2MTR)                               0.053      1.671 f
  U22570/Y (OAI211X2MTR)                                 0.043      1.714 r
  U0_BANK_TOP/vACC_3_reg_6__19_/D (DFFRHQX4MTR)          0.000      1.714 r
  data arrival time                                                 1.714

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.127      1.373
  data required time                                                1.373
  --------------------------------------------------------------------------
  data required time                                                1.373
  data arrival time                                                -1.714
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.341


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U14840/Y (NOR2X12MTR)                                  0.060      0.224 f
  U10902/Y (INVX14MTR)                                   0.049      0.273 r
  U13443/Y (INVX14MTR)                                   0.036      0.309 f
  U26620/Y (CLKNAND2X4MTR)                               0.029      0.338 r
  U21703/Y (OAI21X3MTR)                                  0.045      0.383 f
  U13832/Y (NOR2X4MTR)                                   0.055      0.438 r
  U10601/Y (AOI21X4MTR)                                  0.052      0.490 f
  U14830/Y (NOR2X4MTR)                                   0.054      0.543 r
  U12937/Y (NAND3X4MTR)                                  0.063      0.606 f
  U13796/Y (NOR2X6MTR)                                   0.070      0.675 r
  U14959/Y (AOI21X8MTR)                                  0.075      0.750 f
  U12689/Y (NAND2BX8MTR)                                 0.095      0.845 f
  U11248/Y (INVX4MTR)                                    0.032      0.876 r
  U13102/Y (NAND2X4MTR)                                  0.035      0.912 f
  U11086/Y (CLKNAND2X4MTR)                               0.033      0.944 r
  U12761/Y (CLKNAND2X4MTR)                               0.053      0.998 f
  U13802/Y (NAND2X4MTR)                                  0.044      1.042 r
  U14829/Y (NAND2X6MTR)                                  0.041      1.083 f
  U23919/Y (XNOR2X8MTR)                                  0.080      1.163 f
  U13454/Y (NOR2X12MTR)                                  0.076      1.238 r
  U15464/Y (NOR2X8MTR)                                   0.039      1.277 f
  U11249/Y (INVX4MTR)                                    0.036      1.312 r
  U28928/Y (CLKNAND2X4MTR)                               0.049      1.362 f
  U25914/Y (CLKNAND2X4MTR)                               0.050      1.411 r
  U11365/Y (NAND2X6MTR)                                  0.055      1.467 f
  U26367/Y (OAI21X6MTR)                                  0.078      1.545 r
  U26954/Y (OAI211X4MTR)                                 0.094      1.639 f
  U20615/Y (NOR2X3MTR)                                   0.066      1.705 r
  U28936/Y (NOR2X2MTR)                                   0.036      1.741 f
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.741 f
  data arrival time                                                 1.741

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.101      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.741
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.341


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23471/Y (CLKNAND2X16MTR)                              0.073      0.341 f
  U14321/Y (INVX20MTR)                                   0.043      0.384 r
  U10834/Y (NAND2X12MTR)                                 0.060      0.445 f
  U14988/Y (INVX20MTR)                                   0.045      0.490 r
  U20908/Y (BUFX8MTR)                                    0.066      0.556 r
  U12368/Y (AOI2B1X1MTR)                                 0.082      0.638 f
  U18260/Y (NAND3X4MTR)                                  0.056      0.694 r
  U13874/Y (NOR2X4MTR)                                   0.033      0.727 f
  U15074/Y (NAND2X2MTR)                                  0.039      0.766 r
  U20659/Y (OAI2BB1X4MTR)                                0.095      0.861 r
  U17712/Y (INVX2MTR)                                    0.035      0.895 f
  U16541/Y (CLKNAND2X4MTR)                               0.039      0.935 r
  U19241/Y (NAND2X3MTR)                                  0.057      0.991 f
  U20527/Y (MXI2X1MTR)                                   0.089      1.080 f
  U17865/Y (NOR2X2MTR)                                   0.072      1.152 r
  U26001/Y (OAI21X2MTR)                                  0.064      1.216 f
  U17356/Y (NOR2X4MTR)                                   0.082      1.298 r
  U13258/Y (NAND2BX8MTR)                                 0.088      1.386 r
  U25285/Y (NAND2X6MTR)                                  0.041      1.428 f
  U23887/Y (XNOR2X8MTR)                                  0.073      1.500 f
  U12246/Y (NOR3X4MTR)                                   0.082      1.582 r
  U23788/Y (OAI2B11X4MTR)                                0.077      1.659 f
  U22550/Y (NOR2X1MTR)                                   0.062      1.721 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX4MTR)
                                                         0.000      1.721 r
  data arrival time                                                 1.721

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.721
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.341


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U25009/Y (INVX3MTR)                                    0.036      0.955 r
  U9715/Y (AOI21X2MTR)                                   0.047      1.002 f
  U26274/Y (XNOR2X2MTR)                                  0.071      1.073 f
  U26959/Y (AOI22X1MTR)                                  0.091      1.164 r
  U16495/Y (OAI2BB1X2MTR)                                0.073      1.237 f
  U14554/Y (NOR2X3MTR)                                   0.065      1.302 r
  U23459/Y (NAND4X4MTR)                                  0.078      1.380 f
  U13017/Y (NOR2X3MTR)                                   0.069      1.449 r
  U16351/Y (NAND4X4MTR)                                  0.094      1.543 f
  U28837/Y (OAI2BB1X4MTR)                                0.109      1.652 f
  U23985/Y (CLKNAND2X4MTR)                               0.043      1.695 r
  U29697/Y (OAI21X2MTR)                                  0.049      1.744 f
  U0_BANK_TOP/vACC_0_reg_7__16_/D (DFFRHQX4MTR)          0.000      1.744 f
  data arrival time                                                 1.744

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.744
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.341


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U25009/Y (INVX3MTR)                                    0.036      0.955 r
  U9715/Y (AOI21X2MTR)                                   0.047      1.002 f
  U26274/Y (XNOR2X2MTR)                                  0.071      1.073 f
  U26959/Y (AOI22X1MTR)                                  0.091      1.164 r
  U16495/Y (OAI2BB1X2MTR)                                0.073      1.237 f
  U14554/Y (NOR2X3MTR)                                   0.065      1.302 r
  U23459/Y (NAND4X4MTR)                                  0.078      1.380 f
  U13017/Y (NOR2X3MTR)                                   0.069      1.449 r
  U16351/Y (NAND4X4MTR)                                  0.094      1.543 f
  U28837/Y (OAI2BB1X4MTR)                                0.109      1.652 f
  U23985/Y (CLKNAND2X4MTR)                               0.043      1.695 r
  U29764/Y (OAI21X2MTR)                                  0.049      1.744 f
  U0_BANK_TOP/vACC_2_reg_7__16_/D (DFFRHQX4MTR)          0.000      1.744 f
  data arrival time                                                 1.744

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.744
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.341


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U25009/Y (INVX3MTR)                                    0.036      0.955 r
  U9715/Y (AOI21X2MTR)                                   0.047      1.002 f
  U26274/Y (XNOR2X2MTR)                                  0.071      1.073 f
  U26959/Y (AOI22X1MTR)                                  0.091      1.164 r
  U16495/Y (OAI2BB1X2MTR)                                0.073      1.237 f
  U14554/Y (NOR2X3MTR)                                   0.065      1.302 r
  U23459/Y (NAND4X4MTR)                                  0.078      1.380 f
  U13017/Y (NOR2X3MTR)                                   0.069      1.449 r
  U16351/Y (NAND4X4MTR)                                  0.094      1.543 f
  U28837/Y (OAI2BB1X4MTR)                                0.109      1.652 f
  U23985/Y (CLKNAND2X4MTR)                               0.043      1.695 r
  U29696/Y (OAI21X2MTR)                                  0.049      1.744 f
  U0_BANK_TOP/vACC_3_reg_7__16_/D (DFFRHQX4MTR)          0.000      1.744 f
  data arrival time                                                 1.744

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.744
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.341


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24079/Y (INVX4MTR)                                    0.048      0.266 r
  U17036/Y (INVX4MTR)                                    0.055      0.320 f
  U10447/Y (INVX8MTR)                                    0.046      0.366 r
  U24673/Y (NOR2X4MTR)                                   0.027      0.393 f
  U23944/Y (AOI21X3MTR)                                  0.055      0.448 r
  U12205/Y (OAI21X2MTR)                                  0.063      0.510 f
  U26276/Y (OAI21X4MTR)                                  0.094      0.604 r
  U26034/Y (CLKNAND2X4MTR)                               0.070      0.674 f
  U25099/Y (NOR2X4MTR)                                   0.064      0.738 r
  U9874/Y (OAI21X2MTR)                                   0.089      0.827 f
  U14352/Y (AOI21X4MTR)                                  0.115      0.942 r
  U16442/Y (NAND2X6MTR)                                  0.076      1.018 f
  U9609/Y (OAI2BB1X2MTR)                                 0.095      1.114 f
  U9575/Y (NAND2X2MTR)                                   0.043      1.157 r
  U9507/Y (NAND3X4MTR)                                   0.073      1.230 f
  U9480/Y (INVX2MTR)                                     0.073      1.302 r
  U15434/Y (NOR2X8MTR)                                   0.036      1.338 f
  U15379/Y (BUFX4MTR)                                    0.097      1.435 f
  U9244/Y (CLKNAND2X2MTR)                                0.053      1.488 r
  U10901/Y (CLKNAND2X4MTR)                               0.058      1.546 f
  U17378/Y (NOR2X4MTR)                                   0.072      1.618 r
  U18714/Y (CLKNAND2X2MTR)                               0.053      1.671 f
  U10969/Y (OAI2B11X2MTR)                                0.042      1.713 r
  U0_BANK_TOP/vACC_1_reg_6__19_/D (DFFRHQX4MTR)          0.000      1.713 r
  data arrival time                                                 1.713

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.127      1.373
  data required time                                                1.373
  --------------------------------------------------------------------------
  data required time                                                1.373
  data arrival time                                                -1.713
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.341


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24078/Y (INVX8MTR)                                    0.048      0.266 r
  U10650/Y (INVX6MTR)                                    0.042      0.307 f
  U11070/Y (INVX2MTR)                                    0.083      0.391 r
  U20813/Y (OAI22X2MTR)                                  0.064      0.454 f
  U16037/Y (OAI21X2MTR)                                  0.089      0.543 r
  U12772/Y (CLKNAND2X2MTR)                               0.090      0.634 f
  U11120/Y (INVX4MTR)                                    0.045      0.679 r
  U15899/Y (CLKNAND2X4MTR)                               0.052      0.731 f
  U13342/Y (INVX4MTR)                                    0.049      0.780 r
  U13250/Y (OAI21X6MTR)                                  0.051      0.831 f
  U15001/Y (AOI21X4MTR)                                  0.094      0.925 r
  U16304/Y (CLKNAND2X4MTR)                               0.078      1.003 f
  U12361/Y (XNOR2X1MTR)                                  0.080      1.082 f
  U12591/Y (AOI22X1MTR)                                  0.071      1.153 r
  U9486/Y (OAI2BB1X2MTR)                                 0.081      1.235 f
  U9379/Y (NOR2X4MTR)                                    0.064      1.299 r
  U12125/Y (NAND4X4MTR)                                  0.077      1.376 f
  U17456/Y (NOR2X3MTR)                                   0.067      1.443 r
  U23837/Y (NAND4X4MTR)                                  0.093      1.536 f
  U23868/Y (CLKNAND2X4MTR)                               0.054      1.591 r
  U29447/Y (OAI2BB1X4MTR)                                0.101      1.692 r
  U29448/Y (OAI22X2MTR)                                  0.046      1.738 f
  U0_BANK_TOP/vACC_1_reg_4__20_/D (DFFRHQX4MTR)          0.000      1.738 f
  data arrival time                                                 1.738

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.103      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.738
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.341


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24079/Y (INVX4MTR)                                    0.048      0.266 r
  U17036/Y (INVX4MTR)                                    0.055      0.320 f
  U10447/Y (INVX8MTR)                                    0.046      0.366 r
  U24673/Y (NOR2X4MTR)                                   0.027      0.393 f
  U23944/Y (AOI21X3MTR)                                  0.055      0.448 r
  U12205/Y (OAI21X2MTR)                                  0.063      0.510 f
  U26276/Y (OAI21X4MTR)                                  0.094      0.604 r
  U26034/Y (CLKNAND2X4MTR)                               0.070      0.674 f
  U25099/Y (NOR2X4MTR)                                   0.064      0.738 r
  U9874/Y (OAI21X2MTR)                                   0.089      0.827 f
  U14352/Y (AOI21X4MTR)                                  0.115      0.942 r
  U16442/Y (NAND2X6MTR)                                  0.076      1.018 f
  U9609/Y (OAI2BB1X2MTR)                                 0.095      1.114 f
  U9575/Y (NAND2X2MTR)                                   0.043      1.157 r
  U9507/Y (NAND3X4MTR)                                   0.073      1.230 f
  U9480/Y (INVX2MTR)                                     0.073      1.302 r
  U15434/Y (NOR2X8MTR)                                   0.036      1.338 f
  U15379/Y (BUFX4MTR)                                    0.097      1.435 f
  U9244/Y (CLKNAND2X2MTR)                                0.053      1.488 r
  U10901/Y (CLKNAND2X4MTR)                               0.058      1.546 f
  U17378/Y (NOR2X4MTR)                                   0.072      1.618 r
  U16233/Y (CLKNAND2X2MTR)                               0.053      1.671 f
  U18707/Y (OAI211X2MTR)                                 0.042      1.713 r
  U0_BANK_TOP/vACC_2_reg_6__19_/D (DFFRHQX4MTR)          0.000      1.713 r
  data arrival time                                                 1.713

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.127      1.373
  data required time                                                1.373
  --------------------------------------------------------------------------
  data required time                                                1.373
  data arrival time                                                -1.713
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.341


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24079/Y (INVX4MTR)                                    0.048      0.266 r
  U17036/Y (INVX4MTR)                                    0.055      0.320 f
  U10447/Y (INVX8MTR)                                    0.046      0.366 r
  U24673/Y (NOR2X4MTR)                                   0.027      0.393 f
  U23944/Y (AOI21X3MTR)                                  0.055      0.448 r
  U12205/Y (OAI21X2MTR)                                  0.063      0.510 f
  U26276/Y (OAI21X4MTR)                                  0.094      0.604 r
  U26034/Y (CLKNAND2X4MTR)                               0.070      0.674 f
  U25099/Y (NOR2X4MTR)                                   0.064      0.738 r
  U9874/Y (OAI21X2MTR)                                   0.089      0.827 f
  U14352/Y (AOI21X4MTR)                                  0.115      0.942 r
  U16442/Y (NAND2X6MTR)                                  0.076      1.018 f
  U9609/Y (OAI2BB1X2MTR)                                 0.095      1.114 f
  U9575/Y (NAND2X2MTR)                                   0.043      1.157 r
  U9507/Y (NAND3X4MTR)                                   0.073      1.230 f
  U9480/Y (INVX2MTR)                                     0.073      1.302 r
  U15434/Y (NOR2X8MTR)                                   0.036      1.338 f
  U15379/Y (BUFX4MTR)                                    0.097      1.435 f
  U9244/Y (CLKNAND2X2MTR)                                0.053      1.488 r
  U10901/Y (CLKNAND2X4MTR)                               0.058      1.546 f
  U17378/Y (NOR2X4MTR)                                   0.072      1.618 r
  U23797/Y (CLKNAND2X2MTR)                               0.053      1.671 f
  U20950/Y (OAI211X2MTR)                                 0.042      1.713 r
  U0_BANK_TOP/vACC_0_reg_6__19_/D (DFFRHQX4MTR)          0.000      1.713 r
  data arrival time                                                 1.713

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.127      1.373
  data required time                                                1.373
  --------------------------------------------------------------------------
  data required time                                                1.373
  data arrival time                                                -1.713
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.341


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U25009/Y (INVX3MTR)                                    0.036      0.955 r
  U9715/Y (AOI21X2MTR)                                   0.047      1.002 f
  U26274/Y (XNOR2X2MTR)                                  0.071      1.073 f
  U26959/Y (AOI22X1MTR)                                  0.091      1.164 r
  U16495/Y (OAI2BB1X2MTR)                                0.073      1.237 f
  U14554/Y (NOR2X3MTR)                                   0.065      1.302 r
  U23459/Y (NAND4X4MTR)                                  0.078      1.380 f
  U13017/Y (NOR2X3MTR)                                   0.069      1.449 r
  U16351/Y (NAND4X4MTR)                                  0.094      1.543 f
  U28837/Y (OAI2BB1X4MTR)                                0.109      1.652 f
  U23985/Y (CLKNAND2X4MTR)                               0.043      1.695 r
  U29694/Y (OAI21X2MTR)                                  0.049      1.744 f
  U0_BANK_TOP/vACC_1_reg_7__16_/D (DFFRHQX4MTR)          0.000      1.744 f
  data arrival time                                                 1.744

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.744
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.341


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23471/Y (CLKNAND2X16MTR)                              0.073      0.341 f
  U14321/Y (INVX20MTR)                                   0.043      0.384 r
  U10834/Y (NAND2X12MTR)                                 0.060      0.445 f
  U14988/Y (INVX20MTR)                                   0.045      0.490 r
  U20908/Y (BUFX8MTR)                                    0.066      0.556 r
  U10842/Y (OAI2B11X4MTR)                                0.124      0.680 r
  U15916/Y (NOR2X4MTR)                                   0.043      0.723 f
  U15863/Y (NAND3X4MTR)                                  0.046      0.769 r
  U14853/Y (NAND2X8MTR)                                  0.063      0.833 f
  U24845/Y (CLKNAND2X4MTR)                               0.054      0.886 r
  U25970/Y (CLKNAND2X2MTR)                               0.065      0.951 f
  U9637/Y (OAI21X2MTR)                                   0.138      1.089 r
  U15624/Y (AOI21X2MTR)                                  0.085      1.174 f
  U16013/Y (CLKNAND2X4MTR)                               0.059      1.233 r
  U10843/Y (XNOR2X2MTR)                                  0.080      1.314 r
  U17523/Y (NAND2X4MTR)                                  0.069      1.382 f
  U11260/Y (NAND2X4MTR)                                  0.050      1.432 r
  U10665/Y (OAI21X2MTR)                                  0.058      1.490 f
  U17426/Y (AOI21X4MTR)                                  0.069      1.558 r
  U24608/Y (NAND4X4MTR)                                  0.089      1.647 f
  U11584/Y (NOR2X4MTR)                                   0.068      1.715 r
  U29445/Y (NOR2X2MTR)                                   0.034      1.748 f
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.748 f
  data arrival time                                                 1.748

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.092      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.748
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.341


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U14901/Y (CLKNAND2X16MTR)                              0.046      0.236 r
  U10897/Y (INVX8MTR)                                    0.048      0.284 f
  U13785/Y (INVX16MTR)                                   0.033      0.317 r
  U13715/Y (INVX4MTR)                                    0.027      0.343 f
  U10826/Y (OAI2BB1X2MTR)                                0.078      0.421 f
  U16843/Y (INVX2MTR)                                    0.040      0.461 r
  U13455/Y (NAND3X4MTR)                                  0.051      0.512 f
  U10518/Y (NAND2X4MTR)                                  0.041      0.553 r
  U26602/Y (NAND3BX4MTR)                                 0.062      0.615 f
  U14157/Y (NOR2X4MTR)                                   0.060      0.675 r
  U12174/Y (NAND2X4MTR)                                  0.066      0.740 f
  U14420/Y (NAND2X12MTR)                                 0.070      0.811 r
  U14882/Y (NAND2X8MTR)                                  0.051      0.861 f
  U14347/Y (CLKNAND2X4MTR)                               0.041      0.902 r
  U14323/Y (INVX4MTR)                                    0.039      0.941 f
  U11564/Y (CLKNAND2X4MTR)                               0.036      0.976 r
  U11563/Y (NAND2X4MTR)                                  0.045      1.021 f
  U15109/Y (AOI21X8MTR)                                  0.084      1.105 r
  U23483/Y (OAI21X4MTR)                                  0.068      1.173 f
  U12920/Y (XNOR2X8MTR)                                  0.079      1.252 f
  U12918/Y (NOR2X8MTR)                                   0.067      1.319 r
  U23445/Y (NAND2BX8MTR)                                 0.080      1.399 r
  U24538/Y (INVX2MTR)                                    0.035      1.435 f
  U24539/Y (CLKNAND2X2MTR)                               0.032      1.467 r
  U14187/Y (OAI21X2MTR)                                  0.059      1.526 f
  U11775/Y (NOR2X4MTR)                                   0.068      1.594 r
  U29311/Y (NAND3X4MTR)                                  0.057      1.651 f
  U12440/Y (NOR2X3MTR)                                   0.063      1.714 r
  U12241/Y (NOR2X2MTR)                                   0.034      1.748 f
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.748 f
  data arrival time                                                 1.748

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.092      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.748
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.340


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24079/Y (INVX4MTR)                                    0.048      0.266 r
  U17036/Y (INVX4MTR)                                    0.055      0.320 f
  U10447/Y (INVX8MTR)                                    0.046      0.366 r
  U24673/Y (NOR2X4MTR)                                   0.027      0.393 f
  U23944/Y (AOI21X3MTR)                                  0.055      0.448 r
  U12205/Y (OAI21X2MTR)                                  0.063      0.510 f
  U26276/Y (OAI21X4MTR)                                  0.094      0.604 r
  U26034/Y (CLKNAND2X4MTR)                               0.070      0.674 f
  U25099/Y (NOR2X4MTR)                                   0.064      0.738 r
  U9874/Y (OAI21X2MTR)                                   0.089      0.827 f
  U14352/Y (AOI21X4MTR)                                  0.115      0.942 r
  U16442/Y (NAND2X6MTR)                                  0.076      1.018 f
  U9561/Y (AOI21X4MTR)                                   0.077      1.096 r
  U20756/Y (XNOR2X2MTR)                                  0.056      1.152 f
  U15431/Y (AOI22X4MTR)                                  0.105      1.257 r
  U15430/Y (OAI2BB1X4MTR)                                0.061      1.317 f
  U15427/Y (NOR3X4MTR)                                   0.109      1.426 r
  U12106/Y (NAND3X4MTR)                                  0.103      1.529 f
  U24711/Y (CLKNAND2X4MTR)                               0.055      1.584 r
  U15730/Y (AOI21X6MTR)                                  0.055      1.638 f
  U23683/Y (OAI2BB1X1MTR)                                0.102      1.740 f
  U0_BANK_TOP/vACC_1_reg_6__18_/D (DFFRHQX4MTR)          0.000      1.740 f
  data arrival time                                                 1.740

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.100      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.740
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.340


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U14840/Y (NOR2X12MTR)                                  0.060      0.224 f
  U13156/Y (INVX20MTR)                                   0.058      0.282 r
  U13127/Y (INVX16MTR)                                   0.036      0.318 f
  U15566/Y (INVX20MTR)                                   0.031      0.349 r
  U13183/Y (INVX10MTR)                                   0.029      0.378 f
  U13023/Y (AOI22X1MTR)                                  0.080      0.458 r
  U14507/Y (OAI2BB1X4MTR)                                0.104      0.562 r
  U13736/Y (NAND2X4MTR)                                  0.042      0.604 f
  U10627/Y (NOR2X6MTR)                                   0.061      0.665 r
  U10598/Y (INVX2MTR)                                    0.041      0.706 f
  U28776/Y (CLKNAND2X4MTR)                               0.039      0.745 r
  U29323/Y (OAI211X8MTR)                                 0.065      0.810 f
  U29322/Y (INVX4MTR)                                    0.038      0.848 r
  U10930/Y (CLKNAND2X4MTR)                               0.040      0.888 f
  U16289/Y (CLKNAND2X4MTR)                               0.045      0.933 r
  U14876/Y (NAND2X8MTR)                                  0.041      0.974 f
  U9923/Y (NAND3X4MTR)                                   0.040      1.015 r
  U9790/Y (NAND2X6MTR)                                   0.054      1.069 f
  U29320/Y (OAI2BB1X4MTR)                                0.093      1.162 f
  U29300/Y (XNOR2X8MTR)                                  0.081      1.243 f
  U14854/Y (NOR2X12MTR)                                  0.065      1.308 r
  U14848/Y (INVX6MTR)                                    0.030      1.337 f
  U9410/Y (CLKNAND2X4MTR)                                0.042      1.379 r
  U9376/Y (NAND2X4MTR)                                   0.052      1.431 f
  U15370/Y (INVX4MTR)                                    0.038      1.469 r
  U15385/Y (NAND2X4MTR)                                  0.036      1.505 f
  U15384/Y (AOI21X4MTR)                                  0.068      1.573 r
  U24610/Y (NAND4X4MTR)                                  0.078      1.651 f
  U11333/Y (NOR2X4MTR)                                   0.068      1.719 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX4MTR)
                                                         0.000      1.719 r
  data arrival time                                                 1.719

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.719
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.340


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24078/Y (INVX8MTR)                                    0.048      0.266 r
  U10650/Y (INVX6MTR)                                    0.042      0.307 f
  U11070/Y (INVX2MTR)                                    0.083      0.391 r
  U20813/Y (OAI22X2MTR)                                  0.064      0.454 f
  U16037/Y (OAI21X2MTR)                                  0.089      0.543 r
  U12772/Y (CLKNAND2X2MTR)                               0.090      0.634 f
  U11120/Y (INVX4MTR)                                    0.045      0.679 r
  U15899/Y (CLKNAND2X4MTR)                               0.052      0.731 f
  U13342/Y (INVX4MTR)                                    0.049      0.780 r
  U13250/Y (OAI21X6MTR)                                  0.051      0.831 f
  U15001/Y (AOI21X4MTR)                                  0.094      0.925 r
  U16304/Y (CLKNAND2X4MTR)                               0.078      1.003 f
  U12361/Y (XNOR2X1MTR)                                  0.080      1.082 f
  U12591/Y (AOI22X1MTR)                                  0.071      1.153 r
  U9486/Y (OAI2BB1X2MTR)                                 0.081      1.235 f
  U9379/Y (NOR2X4MTR)                                    0.064      1.299 r
  U12125/Y (NAND4X4MTR)                                  0.077      1.376 f
  U17456/Y (NOR2X3MTR)                                   0.067      1.443 r
  U23837/Y (NAND4X4MTR)                                  0.093      1.536 f
  U23868/Y (CLKNAND2X4MTR)                               0.054      1.591 r
  U24256/Y (NOR2X2MTR)                                   0.046      1.637 f
  U23942/Y (CLKNAND2X2MTR)                               0.038      1.675 r
  U23658/Y (OAI211X2MTR)                                 0.062      1.737 f
  U0_BANK_TOP/vACC_1_reg_4__19_/D (DFFRHQX4MTR)          0.000      1.737 f
  data arrival time                                                 1.737

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.103      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.737
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.340


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18282/Y (OAI21X4MTR)                                  0.099      0.998 r
  U26552/Y (AOI21X2MTR)                                  0.068      1.066 f
  U18068/Y (XOR2X1MTR)                                   0.080      1.146 f
  U26712/Y (AOI22X1MTR)                                  0.097      1.243 r
  U17355/Y (OAI2BB1X2MTR)                                0.078      1.321 f
  U15763/Y (NOR2X2MTR)                                   0.095      1.416 r
  U17406/Y (NAND4X4MTR)                                  0.121      1.537 f
  U26218/Y (CLKNAND2X4MTR)                               0.062      1.599 r
  U12414/Y (NOR2X4MTR)                                   0.038      1.637 f
  U12001/Y (CLKNAND2X2MTR)                               0.038      1.675 r
  U29125/Y (OAI211X2MTR)                                 0.062      1.736 f
  U0_BANK_TOP/vACC_1_reg_2__19_/D (DFFRHQX4MTR)          0.000      1.736 f
  data arrival time                                                 1.736

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.104      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.736
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.340


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24078/Y (INVX8MTR)                                    0.048      0.266 r
  U10650/Y (INVX6MTR)                                    0.042      0.307 f
  U11070/Y (INVX2MTR)                                    0.083      0.391 r
  U20813/Y (OAI22X2MTR)                                  0.064      0.454 f
  U16037/Y (OAI21X2MTR)                                  0.089      0.543 r
  U12772/Y (CLKNAND2X2MTR)                               0.090      0.634 f
  U11120/Y (INVX4MTR)                                    0.045      0.679 r
  U15899/Y (CLKNAND2X4MTR)                               0.052      0.731 f
  U13342/Y (INVX4MTR)                                    0.049      0.780 r
  U13250/Y (OAI21X6MTR)                                  0.051      0.831 f
  U15001/Y (AOI21X4MTR)                                  0.094      0.925 r
  U16304/Y (CLKNAND2X4MTR)                               0.078      1.003 f
  U12361/Y (XNOR2X1MTR)                                  0.080      1.082 f
  U12591/Y (AOI22X1MTR)                                  0.071      1.153 r
  U9486/Y (OAI2BB1X2MTR)                                 0.081      1.235 f
  U9379/Y (NOR2X4MTR)                                    0.064      1.299 r
  U12125/Y (NAND4X4MTR)                                  0.077      1.376 f
  U17456/Y (NOR2X3MTR)                                   0.067      1.443 r
  U23837/Y (NAND4X4MTR)                                  0.093      1.536 f
  U23868/Y (CLKNAND2X4MTR)                               0.054      1.591 r
  U29447/Y (OAI2BB1X4MTR)                                0.101      1.692 r
  U29450/Y (OAI22X2MTR)                                  0.046      1.738 f
  U0_BANK_TOP/vACC_3_reg_4__20_/D (DFFRHQX4MTR)          0.000      1.738 f
  data arrival time                                                 1.738

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.738
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.340


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24078/Y (INVX8MTR)                                    0.048      0.266 r
  U10650/Y (INVX6MTR)                                    0.042      0.307 f
  U11070/Y (INVX2MTR)                                    0.083      0.391 r
  U20813/Y (OAI22X2MTR)                                  0.064      0.454 f
  U16037/Y (OAI21X2MTR)                                  0.089      0.543 r
  U12772/Y (CLKNAND2X2MTR)                               0.090      0.634 f
  U11120/Y (INVX4MTR)                                    0.045      0.679 r
  U15899/Y (CLKNAND2X4MTR)                               0.052      0.731 f
  U13342/Y (INVX4MTR)                                    0.049      0.780 r
  U13250/Y (OAI21X6MTR)                                  0.051      0.831 f
  U15001/Y (AOI21X4MTR)                                  0.094      0.925 r
  U16304/Y (CLKNAND2X4MTR)                               0.078      1.003 f
  U12361/Y (XNOR2X1MTR)                                  0.080      1.082 f
  U12591/Y (AOI22X1MTR)                                  0.071      1.153 r
  U9486/Y (OAI2BB1X2MTR)                                 0.081      1.235 f
  U9379/Y (NOR2X4MTR)                                    0.064      1.299 r
  U12125/Y (NAND4X4MTR)                                  0.077      1.376 f
  U17456/Y (NOR2X3MTR)                                   0.067      1.443 r
  U23837/Y (NAND4X4MTR)                                  0.093      1.536 f
  U23868/Y (CLKNAND2X4MTR)                               0.054      1.591 r
  U29447/Y (OAI2BB1X4MTR)                                0.101      1.692 r
  U29451/Y (OAI22X2MTR)                                  0.046      1.738 f
  U0_BANK_TOP/vACC_2_reg_4__20_/D (DFFRHQX4MTR)          0.000      1.738 f
  data arrival time                                                 1.738

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.101      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.738
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.340


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U14840/Y (NOR2X12MTR)                                  0.060      0.224 f
  U13156/Y (INVX20MTR)                                   0.058      0.282 r
  U13127/Y (INVX16MTR)                                   0.036      0.318 f
  U15566/Y (INVX20MTR)                                   0.031      0.349 r
  U13183/Y (INVX10MTR)                                   0.029      0.378 f
  U13023/Y (AOI22X1MTR)                                  0.080      0.458 r
  U14507/Y (OAI2BB1X4MTR)                                0.104      0.562 r
  U13736/Y (NAND2X4MTR)                                  0.042      0.604 f
  U10627/Y (NOR2X6MTR)                                   0.061      0.665 r
  U10598/Y (INVX2MTR)                                    0.041      0.706 f
  U28776/Y (CLKNAND2X4MTR)                               0.039      0.745 r
  U29323/Y (OAI211X8MTR)                                 0.065      0.810 f
  U29322/Y (INVX4MTR)                                    0.038      0.848 r
  U10930/Y (CLKNAND2X4MTR)                               0.040      0.888 f
  U16289/Y (CLKNAND2X4MTR)                               0.045      0.933 r
  U14876/Y (NAND2X8MTR)                                  0.041      0.974 f
  U9923/Y (NAND3X4MTR)                                   0.040      1.015 r
  U9790/Y (NAND2X6MTR)                                   0.054      1.069 f
  U29320/Y (OAI2BB1X4MTR)                                0.093      1.162 f
  U29300/Y (XNOR2X8MTR)                                  0.081      1.243 f
  U14854/Y (NOR2X12MTR)                                  0.065      1.308 r
  U14848/Y (INVX6MTR)                                    0.030      1.337 f
  U9410/Y (CLKNAND2X4MTR)                                0.042      1.379 r
  U9376/Y (NAND2X4MTR)                                   0.052      1.431 f
  U15370/Y (INVX4MTR)                                    0.038      1.469 r
  U15385/Y (NAND2X4MTR)                                  0.036      1.505 f
  U15384/Y (AOI21X4MTR)                                  0.068      1.573 r
  U24610/Y (NAND4X4MTR)                                  0.078      1.651 f
  U22767/Y (NOR2X1MTR)                                   0.067      1.718 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX4MTR)
                                                         0.000      1.718 r
  data arrival time                                                 1.718

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.718
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.339


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24078/Y (INVX8MTR)                                    0.048      0.266 r
  U11326/Y (INVX4MTR)                                    0.049      0.315 f
  U25687/Y (INVX4MTR)                                    0.055      0.370 r
  U16087/Y (NOR2X2MTR)                                   0.032      0.403 f
  U12134/Y (OAI31X1MTR)                                  0.137      0.539 r
  U20851/Y (OAI2BB1X4MTR)                                0.084      0.623 f
  U15943/Y (NAND2BX4MTR)                                 0.102      0.725 f
  U13366/Y (INVX3MTR)                                    0.047      0.772 r
  U15058/Y (CLKNAND2X2MTR)                               0.052      0.824 f
  U13234/Y (NAND2X3MTR)                                  0.051      0.875 r
  U12188/Y (CLKNAND2X2MTR)                               0.047      0.923 f
  U29427/Y (AND2X4MTR)                                   0.090      1.013 f
  U11518/Y (CLKNAND2X4MTR)                               0.038      1.050 r
  U17823/Y (NAND2X2MTR)                                  0.042      1.092 f
  U24948/Y (NAND2X2MTR)                                  0.044      1.136 r
  U10906/Y (NAND3X4MTR)                                  0.080      1.216 f
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.268 r
  U12356/Y (CLKNAND2X4MTR)                               0.056      1.323 f
  U17448/Y (NAND2X8MTR)                                  0.072      1.396 r
  U20862/Y (OAI2B1X8MTR)                                 0.066      1.461 f
  U9185/Y (BUFX5MTR)                                     0.095      1.556 f
  U23676/Y (OA21X4MTR)                                   0.130      1.685 f
  U17129/Y (OAI2BB1X2MTR)                                0.039      1.724 r
  U0_BANK_TOP/vACC_0_reg_4__19_/D (DFFRHQX4MTR)          0.000      1.724 r
  data arrival time                                                 1.724

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.724
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.339


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U11785/Y (NAND2X4MTR)                                  0.056      1.584 r
  U12196/Y (INVX6MTR)                                    0.035      1.620 f
  U23867/Y (CLKNAND2X4MTR)                               0.050      1.669 r
  U29505/Y (OAI21X2MTR)                                  0.055      1.724 f
  U0_BANK_TOP/vACC_0_reg_5__11_/D (DFFRHQX2MTR)          0.000      1.724 f
  data arrival time                                                 1.724

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.724
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.339


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U14901/Y (CLKNAND2X16MTR)                              0.046      0.236 r
  U10897/Y (INVX8MTR)                                    0.048      0.284 f
  U13785/Y (INVX16MTR)                                   0.033      0.317 r
  U13715/Y (INVX4MTR)                                    0.027      0.343 f
  U12994/Y (AOI22X2MTR)                                  0.095      0.439 r
  U16806/Y (AOI21X4MTR)                                  0.071      0.509 f
  U15608/Y (NOR2X4MTR)                                   0.085      0.595 r
  U18759/Y (NAND3X8MTR)                                  0.091      0.686 f
  U14981/Y (CLKNAND2X16MTR)                              0.084      0.770 r
  U26229/Y (NAND2X12MTR)                                 0.053      0.823 f
  U11732/Y (NAND2X4MTR)                                  0.056      0.879 r
  U14384/Y (XNOR2X8MTR)                                  0.095      0.975 r
  U9669/Y (INVX8MTR)                                     0.039      1.014 f
  U20639/Y (XNOR2X8MTR)                                  0.074      1.088 f
  U20637/Y (XNOR2X8MTR)                                  0.097      1.184 f
  U13665/Y (NAND2X6MTR)                                  0.050      1.235 r
  U23894/Y (NAND3X4MTR)                                  0.052      1.287 f
  U28691/Y (AOI22X4MTR)                                  0.087      1.374 r
  U20481/Y (AOI2BB1X8MTR)                                0.111      1.485 r
  U20482/Y (OAI21X8MTR)                                  0.066      1.551 f
  U23509/Y (XNOR2X1MTR)                                  0.107      1.658 f
  U22538/Y (NOR2X1MTR)                                   0.061      1.719 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX4MTR)
                                                         0.000      1.719 r
  data arrival time                                                 1.719

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.719
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.339


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U14901/Y (CLKNAND2X16MTR)                              0.046      0.236 r
  U10897/Y (INVX8MTR)                                    0.048      0.284 f
  U13785/Y (INVX16MTR)                                   0.033      0.317 r
  U13715/Y (INVX4MTR)                                    0.027      0.343 f
  U10826/Y (OAI2BB1X2MTR)                                0.078      0.421 f
  U16843/Y (INVX2MTR)                                    0.040      0.461 r
  U13455/Y (NAND3X4MTR)                                  0.051      0.512 f
  U10518/Y (NAND2X4MTR)                                  0.041      0.553 r
  U26602/Y (NAND3BX4MTR)                                 0.062      0.615 f
  U14157/Y (NOR2X4MTR)                                   0.060      0.675 r
  U12174/Y (NAND2X4MTR)                                  0.066      0.740 f
  U14420/Y (NAND2X12MTR)                                 0.070      0.811 r
  U14882/Y (NAND2X8MTR)                                  0.051      0.861 f
  U14347/Y (CLKNAND2X4MTR)                               0.041      0.902 r
  U14323/Y (INVX4MTR)                                    0.039      0.941 f
  U11564/Y (CLKNAND2X4MTR)                               0.036      0.976 r
  U11563/Y (NAND2X4MTR)                                  0.045      1.021 f
  U15109/Y (AOI21X8MTR)                                  0.084      1.105 r
  U20660/Y (OAI21X6MTR)                                  0.063      1.168 f
  U23702/Y (XNOR2X8MTR)                                  0.084      1.252 f
  U19297/Y (NOR2X12MTR)                                  0.065      1.318 r
  U13240/Y (NAND2BX12MTR)                                0.077      1.394 r
  U12999/Y (CLKNAND2X4MTR)                               0.048      1.442 f
  U13096/Y (XNOR2X8MTR)                                  0.077      1.519 f
  U15377/Y (NOR2X3MTR)                                   0.064      1.583 r
  U12033/Y (OAI211X4MTR)                                 0.069      1.652 f
  U12423/Y (INVX2MTR)                                    0.044      1.696 r
  U12421/Y (NOR2X1MTR)                                   0.039      1.735 f
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.735 f
  data arrival time                                                 1.735

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.104      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.735
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.339


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U12486/Y (AOI22X1MTR)                                  0.088      0.459 f
  U19851/Y (OAI2B1X4MTR)                                 0.129      0.588 f
  U16989/Y (OAI21X6MTR)                                  0.048      0.636 r
  U10451/Y (NAND2X2MTR)                                  0.077      0.713 f
  U16555/Y (OAI21X2MTR)                                  0.058      0.771 r
  U23538/Y (AND3X4MTR)                                   0.118      0.889 r
  U26168/Y (NOR2X8MTR)                                   0.035      0.924 f
  U26019/Y (OAI21X4MTR)                                  0.084      1.007 r
  U23625/Y (AOI21X2MTR)                                  0.069      1.076 f
  U20943/Y (XNOR2X2MTR)                                  0.084      1.160 f
  U20919/Y (AOI22X4MTR)                                  0.078      1.238 r
  U16010/Y (NAND2X3MTR)                                  0.052      1.290 f
  U15480/Y (INVX3MTR)                                    0.037      1.327 r
  U15925/Y (NAND3X4MTR)                                  0.055      1.382 f
  U15871/Y (NOR2X6MTR)                                   0.083      1.465 r
  U15817/Y (NAND3X8MTR)                                  0.075      1.540 f
  U15728/Y (NAND2X12MTR)                                 0.061      1.601 r
  U23778/Y (OAI21X3MTR)                                  0.056      1.656 f
  U23775/Y (INVX4MTR)                                    0.042      1.698 r
  U26923/Y (OAI22X2MTR)                                  0.043      1.741 f
  U0_BANK_TOP/vACC_1_reg_3__0_/D (DFFRHQX4MTR)           0.000      1.741 f
  data arrival time                                                 1.741

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__0_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.741
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.339


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U26227/Y (BUFX8MTR)                                    0.078      0.294 r
  U18845/Y (INVX6MTR)                                    0.037      0.331 f
  U10622/Y (INVX4MTR)                                    0.055      0.386 r
  U19839/Y (OAI22X4MTR)                                  0.067      0.453 f
  U13433/Y (NOR3X6MTR)                                   0.098      0.551 r
  U24898/Y (NOR2X3MTR)                                   0.057      0.608 f
  U15119/Y (NOR2X2MTR)                                   0.099      0.707 r
  U15832/Y (OAI21X2MTR)                                  0.100      0.807 f
  U15039/Y (AOI21X3MTR)                                  0.119      0.926 r
  U22112/Y (OAI21X1MTR)                                  0.088      1.014 f
  U17710/Y (AOI21X2MTR)                                  0.082      1.096 r
  U17953/Y (XOR2X1MTR)                                   0.085      1.180 r
  U19105/Y (AOI22X2MTR)                                  0.060      1.241 f
  U17615/Y (OAI21X2MTR)                                  0.057      1.298 r
  U18940/Y (NAND2BX4MTR)                                 0.094      1.392 r
  U15871/Y (NOR2X6MTR)                                   0.031      1.422 f
  U15817/Y (NAND3X8MTR)                                  0.043      1.465 r
  U15728/Y (NAND2X12MTR)                                 0.053      1.518 f
  U23918/Y (NOR2X4MTR)                                   0.091      1.609 r
  U12980/Y (OAI2BB1X2MTR)                                0.112      1.721 r
  U0_BANK_TOP/vACC_3_reg_3__9_/D (DFFRHQX4MTR)           0.000      1.721 r
  data arrival time                                                 1.721

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__9_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.117      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.721
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U12486/Y (AOI22X1MTR)                                  0.088      0.459 f
  U19851/Y (OAI2B1X4MTR)                                 0.129      0.588 f
  U16989/Y (OAI21X6MTR)                                  0.048      0.636 r
  U10451/Y (NAND2X2MTR)                                  0.077      0.713 f
  U16555/Y (OAI21X2MTR)                                  0.058      0.771 r
  U23538/Y (AND3X4MTR)                                   0.118      0.889 r
  U26168/Y (NOR2X8MTR)                                   0.035      0.924 f
  U26019/Y (OAI21X4MTR)                                  0.084      1.007 r
  U23625/Y (AOI21X2MTR)                                  0.069      1.076 f
  U20943/Y (XNOR2X2MTR)                                  0.084      1.160 f
  U20919/Y (AOI22X4MTR)                                  0.078      1.238 r
  U16010/Y (NAND2X3MTR)                                  0.052      1.290 f
  U15480/Y (INVX3MTR)                                    0.037      1.327 r
  U15925/Y (NAND3X4MTR)                                  0.055      1.382 f
  U15871/Y (NOR2X6MTR)                                   0.083      1.465 r
  U15817/Y (NAND3X8MTR)                                  0.075      1.540 f
  U12180/Y (NAND2X1MTR)                                  0.051      1.591 r
  U23678/Y (OAI2BB1X4MTR)                                0.099      1.690 r
  U29176/Y (OAI22X2MTR)                                  0.046      1.736 f
  U0_BANK_TOP/vACC_0_reg_3__20_/D (DFFRHQX4MTR)          0.000      1.736 f
  data arrival time                                                 1.736

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.736
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 f
  U10667/Y (NOR2BX2MTR)                                  0.083      0.204 f
  U17086/Y (INVX2MTR)                                    0.040      0.243 r
  U29501/Y (INVX2MTR)                                    0.043      0.286 f
  U17040/Y (AOI22X2MTR)                                  0.074      0.360 r
  U19852/Y (OAI2B11X2MTR)                                0.100      0.460 f
  U11656/Y (OAI2BB1X4MTR)                                0.103      0.563 f
  U10572/Y (NOR2X4MTR)                                   0.077      0.639 r
  U15184/Y (INVX2MTR)                                    0.057      0.696 f
  U18934/Y (CLKNAND2X4MTR)                               0.054      0.750 r
  U25630/Y (OAI21X6MTR)                                  0.063      0.812 f
  U26601/Y (AOI21X6MTR)                                  0.089      0.901 r
  U11791/Y (AOI2BB1X1MTR)                                0.111      1.012 r
  U12172/Y (OAI2BB1X2MTR)                                0.063      1.074 f
  U17411/Y (AOI21X4MTR)                                  0.085      1.159 r
  U17391/Y (NAND2X6MTR)                                  0.071      1.230 f
  U9429/Y (CLKNAND2X4MTR)                                0.048      1.278 r
  U17458/Y (NAND2X6MTR)                                  0.052      1.330 f
  U11440/Y (NAND2X2MTR)                                  0.048      1.378 r
  U16346/Y (NAND2X4MTR)                                  0.068      1.446 f
  U10643/Y (INVX4MTR)                                    0.064      1.510 r
  U9248/Y (INVX4MTR)                                     0.037      1.547 f
  U16248/Y (NOR2X2MTR)                                   0.054      1.601 r
  U15372/Y (NOR2X2MTR)                                   0.033      1.635 f
  U11470/Y (OAI2B1X1MTR)                                 0.029      1.663 r
  U0_BANK_TOP/vACC_3_reg_5__0_/D (DFFRQX4MTR)            0.000      1.663 r
  data arrival time                                                 1.663

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__0_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.175      1.325
  data required time                                                1.325
  --------------------------------------------------------------------------
  data required time                                                1.325
  data arrival time                                                -1.663
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23471/Y (CLKNAND2X16MTR)                              0.073      0.341 f
  U14321/Y (INVX20MTR)                                   0.043      0.384 r
  U10834/Y (NAND2X12MTR)                                 0.060      0.445 f
  U14988/Y (INVX20MTR)                                   0.045      0.490 r
  U20908/Y (BUFX8MTR)                                    0.066      0.556 r
  U12368/Y (AOI2B1X1MTR)                                 0.082      0.638 f
  U18260/Y (NAND3X4MTR)                                  0.056      0.694 r
  U13874/Y (NOR2X4MTR)                                   0.033      0.727 f
  U15074/Y (NAND2X2MTR)                                  0.039      0.766 r
  U10961/Y (INVX2MTR)                                    0.035      0.800 f
  U15779/Y (OAI21X4MTR)                                  0.080      0.881 r
  U26086/Y (NOR2X3MTR)                                   0.046      0.927 f
  U11980/Y (NAND2BX2MTR)                                 0.119      1.045 f
  U15592/Y (NOR2X3MTR)                                   0.082      1.127 r
  U9649/Y (NAND2BX4MTR)                                  0.056      1.183 f
  U15481/Y (NAND3X4MTR)                                  0.040      1.223 r
  U14936/Y (NAND2X4MTR)                                  0.036      1.259 f
  U26469/Y (INVX2MTR)                                    0.043      1.301 r
  U13609/Y (NAND2X6MTR)                                  0.046      1.347 f
  U13608/Y (NAND2X4MTR)                                  0.060      1.407 r
  U19291/Y (NAND2X8MTR)                                  0.066      1.473 f
  U9245/Y (OAI21X6MTR)                                   0.078      1.552 r
  U23666/Y (NAND4X4MTR)                                  0.095      1.646 f
  U23633/Y (NOR2X4MTR)                                   0.067      1.713 r
  U29763/Y (NOR2X2MTR)                                   0.033      1.746 f
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.746 f
  data arrival time                                                 1.746

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.092      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.746
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U12486/Y (AOI22X1MTR)                                  0.088      0.459 f
  U19851/Y (OAI2B1X4MTR)                                 0.129      0.588 f
  U16989/Y (OAI21X6MTR)                                  0.048      0.636 r
  U10451/Y (NAND2X2MTR)                                  0.077      0.713 f
  U16555/Y (OAI21X2MTR)                                  0.058      0.771 r
  U23538/Y (AND3X4MTR)                                   0.118      0.889 r
  U26168/Y (NOR2X8MTR)                                   0.035      0.924 f
  U26019/Y (OAI21X4MTR)                                  0.084      1.007 r
  U23625/Y (AOI21X2MTR)                                  0.069      1.076 f
  U20943/Y (XNOR2X2MTR)                                  0.084      1.160 f
  U20919/Y (AOI22X4MTR)                                  0.078      1.238 r
  U16010/Y (NAND2X3MTR)                                  0.052      1.290 f
  U15480/Y (INVX3MTR)                                    0.037      1.327 r
  U15925/Y (NAND3X4MTR)                                  0.055      1.382 f
  U15871/Y (NOR2X6MTR)                                   0.083      1.465 r
  U15817/Y (NAND3X8MTR)                                  0.075      1.540 f
  U12180/Y (NAND2X1MTR)                                  0.051      1.591 r
  U23678/Y (OAI2BB1X4MTR)                                0.099      1.690 r
  U23677/Y (OAI22X2MTR)                                  0.046      1.736 f
  U0_BANK_TOP/vACC_2_reg_3__20_/D (DFFRHQX4MTR)          0.000      1.736 f
  data arrival time                                                 1.736

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.736
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U12486/Y (AOI22X1MTR)                                  0.088      0.459 f
  U19851/Y (OAI2B1X4MTR)                                 0.129      0.588 f
  U16989/Y (OAI21X6MTR)                                  0.048      0.636 r
  U10451/Y (NAND2X2MTR)                                  0.077      0.713 f
  U16555/Y (OAI21X2MTR)                                  0.058      0.771 r
  U23538/Y (AND3X4MTR)                                   0.118      0.889 r
  U26168/Y (NOR2X8MTR)                                   0.035      0.924 f
  U26019/Y (OAI21X4MTR)                                  0.084      1.007 r
  U23625/Y (AOI21X2MTR)                                  0.069      1.076 f
  U20943/Y (XNOR2X2MTR)                                  0.084      1.160 f
  U20919/Y (AOI22X4MTR)                                  0.078      1.238 r
  U16010/Y (NAND2X3MTR)                                  0.052      1.290 f
  U15480/Y (INVX3MTR)                                    0.037      1.327 r
  U15925/Y (NAND3X4MTR)                                  0.055      1.382 f
  U15871/Y (NOR2X6MTR)                                   0.083      1.465 r
  U15817/Y (NAND3X8MTR)                                  0.075      1.540 f
  U15728/Y (NAND2X12MTR)                                 0.061      1.601 r
  U23762/Y (INVX2MTR)                                    0.037      1.637 f
  U12019/Y (INVX1MTR)                                    0.032      1.669 r
  U23409/Y (OAI211X2MTR)                                 0.064      1.734 f
  U0_BANK_TOP/vACC_1_reg_3__16_/D (DFFRHQX4MTR)          0.000      1.734 f
  data arrival time                                                 1.734

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.105      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.734
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U12486/Y (AOI22X1MTR)                                  0.088      0.459 f
  U19851/Y (OAI2B1X4MTR)                                 0.129      0.588 f
  U16989/Y (OAI21X6MTR)                                  0.048      0.636 r
  U10451/Y (NAND2X2MTR)                                  0.077      0.713 f
  U16555/Y (OAI21X2MTR)                                  0.058      0.771 r
  U23538/Y (AND3X4MTR)                                   0.118      0.889 r
  U26168/Y (NOR2X8MTR)                                   0.035      0.924 f
  U26019/Y (OAI21X4MTR)                                  0.084      1.007 r
  U23625/Y (AOI21X2MTR)                                  0.069      1.076 f
  U20943/Y (XNOR2X2MTR)                                  0.084      1.160 f
  U20919/Y (AOI22X4MTR)                                  0.078      1.238 r
  U16010/Y (NAND2X3MTR)                                  0.052      1.290 f
  U15480/Y (INVX3MTR)                                    0.037      1.327 r
  U15925/Y (NAND3X4MTR)                                  0.055      1.382 f
  U15871/Y (NOR2X6MTR)                                   0.083      1.465 r
  U15817/Y (NAND3X8MTR)                                  0.075      1.540 f
  U12180/Y (NAND2X1MTR)                                  0.051      1.591 r
  U23678/Y (OAI2BB1X4MTR)                                0.099      1.690 r
  U29175/Y (OAI22X2MTR)                                  0.046      1.736 f
  U0_BANK_TOP/vACC_3_reg_3__20_/D (DFFRHQX4MTR)          0.000      1.736 f
  data arrival time                                                 1.736

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.736
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U15639/Y (AOI21X2MTR)                                  0.051      1.103 f
  U12124/Y (XNOR2X1MTR)                                  0.073      1.176 f
  U26411/Y (AOI22X1MTR)                                  0.096      1.271 r
  U17656/Y (OAI2BB1X2MTR)                                0.089      1.360 f
  U11589/Y (NOR2X4MTR)                                   0.088      1.448 r
  U20801/Y (NAND4X4MTR)                                  0.105      1.553 f
  U11795/Y (CLKNAND2X4MTR)                               0.052      1.605 r
  U11059/Y (NAND2X3MTR)                                  0.043      1.649 f
  U23853/Y (CLKNAND2X4MTR)                               0.043      1.691 r
  U29014/Y (OAI22X2MTR)                                  0.045      1.736 f
  U0_BANK_TOP/vACC_1_reg_1__20_/D (DFFRHQX4MTR)          0.000      1.736 f
  data arrival time                                                 1.736

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.736
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U12486/Y (AOI22X1MTR)                                  0.088      0.459 f
  U19851/Y (OAI2B1X4MTR)                                 0.129      0.588 f
  U16989/Y (OAI21X6MTR)                                  0.048      0.636 r
  U10451/Y (NAND2X2MTR)                                  0.077      0.713 f
  U16555/Y (OAI21X2MTR)                                  0.058      0.771 r
  U23538/Y (AND3X4MTR)                                   0.118      0.889 r
  U26168/Y (NOR2X8MTR)                                   0.035      0.924 f
  U26019/Y (OAI21X4MTR)                                  0.084      1.007 r
  U23625/Y (AOI21X2MTR)                                  0.069      1.076 f
  U20943/Y (XNOR2X2MTR)                                  0.084      1.160 f
  U20919/Y (AOI22X4MTR)                                  0.078      1.238 r
  U16010/Y (NAND2X3MTR)                                  0.052      1.290 f
  U15480/Y (INVX3MTR)                                    0.037      1.327 r
  U15925/Y (NAND3X4MTR)                                  0.055      1.382 f
  U15871/Y (NOR2X6MTR)                                   0.083      1.465 r
  U15817/Y (NAND3X8MTR)                                  0.075      1.540 f
  U12180/Y (NAND2X1MTR)                                  0.051      1.591 r
  U23678/Y (OAI2BB1X4MTR)                                0.099      1.690 r
  U29177/Y (OAI22X2MTR)                                  0.046      1.736 f
  U0_BANK_TOP/vACC_1_reg_3__20_/D (DFFRHQX4MTR)          0.000      1.736 f
  data arrival time                                                 1.736

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.736
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U15639/Y (AOI21X2MTR)                                  0.051      1.103 f
  U12124/Y (XNOR2X1MTR)                                  0.073      1.176 f
  U26411/Y (AOI22X1MTR)                                  0.096      1.271 r
  U17656/Y (OAI2BB1X2MTR)                                0.089      1.360 f
  U11589/Y (NOR2X4MTR)                                   0.088      1.448 r
  U20801/Y (NAND4X4MTR)                                  0.105      1.553 f
  U11795/Y (CLKNAND2X4MTR)                               0.052      1.605 r
  U11059/Y (NAND2X3MTR)                                  0.043      1.649 f
  U23853/Y (CLKNAND2X4MTR)                               0.043      1.691 r
  U23852/Y (OAI22X2MTR)                                  0.045      1.736 f
  U0_BANK_TOP/vACC_0_reg_1__20_/D (DFFRHQX4MTR)          0.000      1.736 f
  data arrival time                                                 1.736

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.736
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U14840/Y (NOR2X12MTR)                                  0.060      0.224 f
  U10902/Y (INVX14MTR)                                   0.049      0.273 r
  U13443/Y (INVX14MTR)                                   0.036      0.309 f
  U26620/Y (CLKNAND2X4MTR)                               0.029      0.338 r
  U21703/Y (OAI21X3MTR)                                  0.045      0.383 f
  U13832/Y (NOR2X4MTR)                                   0.055      0.438 r
  U10601/Y (AOI21X4MTR)                                  0.052      0.490 f
  U14830/Y (NOR2X4MTR)                                   0.054      0.543 r
  U12937/Y (NAND3X4MTR)                                  0.063      0.606 f
  U13796/Y (NOR2X6MTR)                                   0.070      0.675 r
  U14959/Y (AOI21X8MTR)                                  0.075      0.750 f
  U26388/Y (INVX12MTR)                                   0.055      0.805 r
  U12672/Y (NAND2X8MTR)                                  0.047      0.852 f
  U15671/Y (INVX8MTR)                                    0.032      0.885 r
  U13437/Y (NAND2X8MTR)                                  0.034      0.918 f
  U10061/Y (CLKNAND2X8MTR)                               0.042      0.960 r
  U12065/Y (NAND2X12MTR)                                 0.046      1.006 f
  U11393/Y (AOI21X8MTR)                                  0.068      1.074 r
  U20275/Y (XNOR2X8MTR)                                  0.080      1.154 r
  U20784/Y (NOR2X8MTR)                                   0.050      1.204 f
  U12040/Y (NOR2X8MTR)                                   0.051      1.256 r
  U10952/Y (INVX4MTR)                                    0.031      1.287 f
  U9427/Y (NAND2X6MTR)                                   0.032      1.319 r
  U9430/Y (NAND2X4MTR)                                   0.063      1.382 f
  U14784/Y (NAND2X8MTR)                                  0.040      1.423 r
  U13052/Y (NAND2X8MTR)                                  0.050      1.473 f
  U11391/Y (CLKNAND2X4MTR)                               0.042      1.515 r
  U14417/Y (NAND2X6MTR)                                  0.038      1.553 f
  U23930/Y (OAI2B11X4MTR)                                0.082      1.635 r
  U29414/Y (NOR2BX4MTR)                                  0.095      1.730 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.730 r
  data arrival time                                                 1.730

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.108      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.730
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24078/Y (INVX8MTR)                                    0.048      0.266 r
  U10650/Y (INVX6MTR)                                    0.042      0.307 f
  U11070/Y (INVX2MTR)                                    0.083      0.391 r
  U20813/Y (OAI22X2MTR)                                  0.064      0.454 f
  U16037/Y (OAI21X2MTR)                                  0.089      0.543 r
  U12772/Y (CLKNAND2X2MTR)                               0.090      0.634 f
  U11120/Y (INVX4MTR)                                    0.045      0.679 r
  U15899/Y (CLKNAND2X4MTR)                               0.052      0.731 f
  U13342/Y (INVX4MTR)                                    0.049      0.780 r
  U13250/Y (OAI21X6MTR)                                  0.051      0.831 f
  U15001/Y (AOI21X4MTR)                                  0.094      0.925 r
  U16304/Y (CLKNAND2X4MTR)                               0.078      1.003 f
  U12361/Y (XNOR2X1MTR)                                  0.080      1.082 f
  U12591/Y (AOI22X1MTR)                                  0.071      1.153 r
  U9486/Y (OAI2BB1X2MTR)                                 0.081      1.235 f
  U9379/Y (NOR2X4MTR)                                    0.064      1.299 r
  U12125/Y (NAND4X4MTR)                                  0.077      1.376 f
  U17456/Y (NOR2X3MTR)                                   0.067      1.443 r
  U23837/Y (NAND4X4MTR)                                  0.093      1.536 f
  U23868/Y (CLKNAND2X4MTR)                               0.054      1.591 r
  U24256/Y (NOR2X2MTR)                                   0.046      1.637 f
  U23936/Y (OAI2BB1X1MTR)                                0.101      1.738 f
  U0_BANK_TOP/vACC_2_reg_4__19_/D (DFFRHQX4MTR)          0.000      1.738 f
  data arrival time                                                 1.738

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.100      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.738
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U15639/Y (AOI21X2MTR)                                  0.051      1.103 f
  U12124/Y (XNOR2X1MTR)                                  0.073      1.176 f
  U26411/Y (AOI22X1MTR)                                  0.096      1.271 r
  U17656/Y (OAI2BB1X2MTR)                                0.089      1.360 f
  U11589/Y (NOR2X4MTR)                                   0.088      1.448 r
  U20801/Y (NAND4X4MTR)                                  0.105      1.553 f
  U11795/Y (CLKNAND2X4MTR)                               0.052      1.605 r
  U11059/Y (NAND2X3MTR)                                  0.043      1.649 f
  U23853/Y (CLKNAND2X4MTR)                               0.043      1.691 r
  U29017/Y (OAI22X2MTR)                                  0.045      1.736 f
  U0_BANK_TOP/vACC_2_reg_1__20_/D (DFFRHQX4MTR)          0.000      1.736 f
  data arrival time                                                 1.736

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.101      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.736
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U23381/Y (NOR2X12MTR)                                  0.099      0.289 r
  U13386/Y (INVX12MTR)                                   0.047      0.336 f
  U10858/Y (BUFX8MTR)                                    0.082      0.418 f
  U10808/Y (INVX6MTR)                                    0.047      0.465 r
  U12966/Y (AOI22X1MTR)                                  0.056      0.521 f
  U26489/Y (OAI2BB1X2MTR)                                0.107      0.628 f
  U26488/Y (AND4X4MTR)                                   0.102      0.731 f
  U13202/Y (NAND3X12MTR)                                 0.050      0.781 r
  U13147/Y (CLKNAND2X16MTR)                              0.052      0.833 f
  U10456/Y (NAND2X2MTR)                                  0.074      0.907 r
  U13158/Y (INVX4MTR)                                    0.036      0.942 f
  U10000/Y (NOR2X4MTR)                                   0.080      1.022 r
  U29411/Y (AOI21X8MTR)                                  0.065      1.087 f
  U13025/Y (OAI21X4MTR)                                  0.088      1.175 r
  U13149/Y (XNOR2X8MTR)                                  0.094      1.270 r
  U17488/Y (NOR2X8MTR)                                   0.043      1.312 f
  U13554/Y (INVX4MTR)                                    0.035      1.348 r
  U10750/Y (NAND2X6MTR)                                  0.043      1.390 f
  U11385/Y (CLKNAND2X4MTR)                               0.049      1.439 r
  U12142/Y (XNOR2X8MTR)                                  0.076      1.515 r
  U13519/Y (NAND2X4MTR)                                  0.057      1.572 f
  U24989/Y (INVX3MTR)                                    0.034      1.605 r
  U20403/Y (NAND3X4MTR)                                  0.049      1.654 f
  U12605/Y (NOR2X3MTR)                                   0.062      1.717 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX4MTR)
                                                         0.000      1.717 r
  data arrival time                                                 1.717

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.717
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U25009/Y (INVX3MTR)                                    0.036      0.955 r
  U9715/Y (AOI21X2MTR)                                   0.047      1.002 f
  U26274/Y (XNOR2X2MTR)                                  0.071      1.073 f
  U26959/Y (AOI22X1MTR)                                  0.091      1.164 r
  U16495/Y (OAI2BB1X2MTR)                                0.073      1.237 f
  U14554/Y (NOR2X3MTR)                                   0.065      1.302 r
  U23459/Y (NAND4X4MTR)                                  0.078      1.380 f
  U13017/Y (NOR2X3MTR)                                   0.069      1.449 r
  U16351/Y (NAND4X4MTR)                                  0.094      1.543 f
  U16322/Y (CLKNAND2X4MTR)                               0.063      1.606 r
  U14304/Y (NAND2X4MTR)                                  0.042      1.648 f
  U17416/Y (CLKNAND2X4MTR)                               0.042      1.690 r
  U20820/Y (OAI22X2MTR)                                  0.045      1.735 f
  U0_BANK_TOP/vACC_0_reg_7__20_/D (DFFRHQX4MTR)          0.000      1.735 f
  data arrival time                                                 1.735

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.735
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.337


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U14901/Y (CLKNAND2X16MTR)                              0.046      0.236 r
  U13316/Y (INVX24MTR)                                   0.039      0.275 f
  U14622/Y (INVX32MTR)                                   0.034      0.309 r
  U10819/Y (INVX14MTR)                                   0.029      0.338 f
  U10705/Y (AOI2BB2X4MTR)                                0.057      0.395 r
  U26805/Y (OAI2BB1X4MTR)                                0.096      0.491 r
  U10633/Y (NAND3X4MTR)                                  0.066      0.557 f
  U10607/Y (INVX6MTR)                                    0.058      0.616 r
  U28779/Y (NAND3X12MTR)                                 0.070      0.686 f
  U29671/Y (CLKNAND2X16MTR)                              0.059      0.745 r
  U10503/Y (NAND2X6MTR)                                  0.066      0.811 f
  U16577/Y (NAND2X4MTR)                                  0.053      0.864 r
  U11716/Y (INVX4MTR)                                    0.038      0.902 f
  U11270/Y (XNOR2X8MTR)                                  0.077      0.979 f
  U11246/Y (XNOR2X8MTR)                                  0.083      1.063 f
  U11245/Y (INVX5MTR)                                    0.047      1.110 r
  U21036/Y (OAI22X8MTR)                                  0.052      1.161 f
  U16365/Y (OAI21X6MTR)                                  0.089      1.250 r
  U20663/Y (CLKNAND2X4MTR)                               0.051      1.300 f
  U22352/Y (AOI22X4MTR)                                  0.114      1.414 r
  U22773/Y (AOI2BB1X8MTR)                                0.110      1.524 r
  U21841/Y (OAI21X8MTR)                                  0.058      1.582 f
  U21835/Y (XNOR2X1MTR)                                  0.077      1.659 f
  U12221/Y (NOR2X1MTR)                                   0.059      1.718 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX4MTR)
                                                         0.000      1.718 r
  data arrival time                                                 1.718

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.718
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.337


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U12486/Y (AOI22X1MTR)                                  0.088      0.459 f
  U19851/Y (OAI2B1X4MTR)                                 0.129      0.588 f
  U16989/Y (OAI21X6MTR)                                  0.048      0.636 r
  U10451/Y (NAND2X2MTR)                                  0.077      0.713 f
  U16555/Y (OAI21X2MTR)                                  0.058      0.771 r
  U23538/Y (AND3X4MTR)                                   0.118      0.889 r
  U26168/Y (NOR2X8MTR)                                   0.035      0.924 f
  U26019/Y (OAI21X4MTR)                                  0.084      1.007 r
  U23625/Y (AOI21X2MTR)                                  0.069      1.076 f
  U20943/Y (XNOR2X2MTR)                                  0.084      1.160 f
  U20919/Y (AOI22X4MTR)                                  0.078      1.238 r
  U16010/Y (NAND2X3MTR)                                  0.052      1.290 f
  U15480/Y (INVX3MTR)                                    0.037      1.327 r
  U15925/Y (NAND3X4MTR)                                  0.055      1.382 f
  U15871/Y (NOR2X6MTR)                                   0.083      1.465 r
  U15817/Y (NAND3X8MTR)                                  0.075      1.540 f
  U15728/Y (NAND2X12MTR)                                 0.061      1.601 r
  U23762/Y (INVX2MTR)                                    0.037      1.637 f
  U12314/Y (NAND2X1MTR)                                  0.034      1.671 r
  U23408/Y (OAI2B11X2MTR)                                0.061      1.733 f
  U0_BANK_TOP/vACC_2_reg_3__16_/D (DFFRHQX4MTR)          0.000      1.733 f
  data arrival time                                                 1.733

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.104      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.733
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.337


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_61_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U15209/Y (BUFX8MTR)                                    0.072      0.495 r
  U25387/Y (INVX4MTR)                                    0.044      0.539 f
  U11030/Y (CLKNAND2X4MTR)                               0.042      0.581 r
  U19062/Y (NAND4X8MTR)                                  0.111      0.693 f
  U11739/Y (NOR2X4MTR)                                   0.090      0.782 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.853 f
  U16702/Y (INVX4MTR)                                    0.046      0.899 r
  U17682/Y (NAND2X4MTR)                                  0.042      0.940 f
  U16326/Y (NOR2X4MTR)                                   0.077      1.017 r
  U16290/Y (CLKNAND2X4MTR)                               0.054      1.071 f
  U16247/Y (NOR2X4MTR)                                   0.073      1.145 r
  U16140/Y (INVX4MTR)                                    0.050      1.195 f
  U17734/Y (NOR2X8MTR)                                   0.072      1.267 r
  U11841/Y (NAND3X6MTR)                                  0.070      1.337 f
  U17599/Y (INVX4MTR)                                    0.044      1.380 r
  U25585/Y (NAND2X4MTR)                                  0.048      1.429 f
  U26451/Y (OAI21BX8MTR)                                 0.079      1.508 r
  U26846/Y (AO21X4MTR)                                   0.096      1.604 r
  U14182/Y (AOI21X4MTR)                                  0.059      1.663 f
  U22569/Y (NOR2X1MTR)                                   0.055      1.718 r
  PIM_result_reg_61_/D (DFFRHQX4MTR)                     0.000      1.718 r
  data arrival time                                                 1.718

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_61_/CK (DFFRHQX4MTR)                    0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.718
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.337


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_189_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U15209/Y (BUFX8MTR)                                    0.072      0.495 r
  U25387/Y (INVX4MTR)                                    0.044      0.539 f
  U11030/Y (CLKNAND2X4MTR)                               0.042      0.581 r
  U19062/Y (NAND4X8MTR)                                  0.111      0.693 f
  U11739/Y (NOR2X4MTR)                                   0.090      0.782 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.853 f
  U16702/Y (INVX4MTR)                                    0.046      0.899 r
  U17682/Y (NAND2X4MTR)                                  0.042      0.940 f
  U16326/Y (NOR2X4MTR)                                   0.077      1.017 r
  U16290/Y (CLKNAND2X4MTR)                               0.054      1.071 f
  U16247/Y (NOR2X4MTR)                                   0.073      1.145 r
  U16140/Y (INVX4MTR)                                    0.050      1.195 f
  U17734/Y (NOR2X8MTR)                                   0.072      1.267 r
  U11841/Y (NAND3X6MTR)                                  0.070      1.337 f
  U17599/Y (INVX4MTR)                                    0.044      1.380 r
  U25585/Y (NAND2X4MTR)                                  0.048      1.429 f
  U26451/Y (OAI21BX8MTR)                                 0.079      1.508 r
  U26846/Y (AO21X4MTR)                                   0.096      1.604 r
  U14182/Y (AOI21X4MTR)                                  0.059      1.663 f
  U22568/Y (NOR2X1MTR)                                   0.055      1.718 r
  PIM_result_reg_189_/D (DFFRHQX4MTR)                    0.000      1.718 r
  data arrival time                                                 1.718

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_189_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.718
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.337


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_317_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U15209/Y (BUFX8MTR)                                    0.072      0.495 r
  U25387/Y (INVX4MTR)                                    0.044      0.539 f
  U11030/Y (CLKNAND2X4MTR)                               0.042      0.581 r
  U19062/Y (NAND4X8MTR)                                  0.111      0.693 f
  U11739/Y (NOR2X4MTR)                                   0.090      0.782 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.853 f
  U16702/Y (INVX4MTR)                                    0.046      0.899 r
  U17682/Y (NAND2X4MTR)                                  0.042      0.940 f
  U16326/Y (NOR2X4MTR)                                   0.077      1.017 r
  U16290/Y (CLKNAND2X4MTR)                               0.054      1.071 f
  U16247/Y (NOR2X4MTR)                                   0.073      1.145 r
  U16140/Y (INVX4MTR)                                    0.050      1.195 f
  U17734/Y (NOR2X8MTR)                                   0.072      1.267 r
  U11841/Y (NAND3X6MTR)                                  0.070      1.337 f
  U17599/Y (INVX4MTR)                                    0.044      1.380 r
  U25585/Y (NAND2X4MTR)                                  0.048      1.429 f
  U26451/Y (OAI21BX8MTR)                                 0.079      1.508 r
  U26846/Y (AO21X4MTR)                                   0.096      1.604 r
  U14182/Y (AOI21X4MTR)                                  0.059      1.663 f
  U22567/Y (NOR2X1MTR)                                   0.055      1.718 r
  PIM_result_reg_317_/D (DFFRHQX4MTR)                    0.000      1.718 r
  data arrival time                                                 1.718

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_317_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.718
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.337


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_445_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U15209/Y (BUFX8MTR)                                    0.072      0.495 r
  U25387/Y (INVX4MTR)                                    0.044      0.539 f
  U11030/Y (CLKNAND2X4MTR)                               0.042      0.581 r
  U19062/Y (NAND4X8MTR)                                  0.111      0.693 f
  U11739/Y (NOR2X4MTR)                                   0.090      0.782 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.853 f
  U16702/Y (INVX4MTR)                                    0.046      0.899 r
  U17682/Y (NAND2X4MTR)                                  0.042      0.940 f
  U16326/Y (NOR2X4MTR)                                   0.077      1.017 r
  U16290/Y (CLKNAND2X4MTR)                               0.054      1.071 f
  U16247/Y (NOR2X4MTR)                                   0.073      1.145 r
  U16140/Y (INVX4MTR)                                    0.050      1.195 f
  U17734/Y (NOR2X8MTR)                                   0.072      1.267 r
  U11841/Y (NAND3X6MTR)                                  0.070      1.337 f
  U17599/Y (INVX4MTR)                                    0.044      1.380 r
  U25585/Y (NAND2X4MTR)                                  0.048      1.429 f
  U26451/Y (OAI21BX8MTR)                                 0.079      1.508 r
  U26846/Y (AO21X4MTR)                                   0.096      1.604 r
  U14182/Y (AOI21X4MTR)                                  0.059      1.663 f
  U22566/Y (NOR2X1MTR)                                   0.055      1.718 r
  PIM_result_reg_445_/D (DFFRHQX4MTR)                    0.000      1.718 r
  data arrival time                                                 1.718

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_445_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.718
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.337


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U25009/Y (INVX3MTR)                                    0.036      0.955 r
  U9715/Y (AOI21X2MTR)                                   0.047      1.002 f
  U26274/Y (XNOR2X2MTR)                                  0.071      1.073 f
  U26959/Y (AOI22X1MTR)                                  0.091      1.164 r
  U16495/Y (OAI2BB1X2MTR)                                0.073      1.237 f
  U14554/Y (NOR2X3MTR)                                   0.065      1.302 r
  U23459/Y (NAND4X4MTR)                                  0.078      1.380 f
  U13017/Y (NOR2X3MTR)                                   0.069      1.449 r
  U16351/Y (NAND4X4MTR)                                  0.094      1.543 f
  U16322/Y (CLKNAND2X4MTR)                               0.063      1.606 r
  U14304/Y (NAND2X4MTR)                                  0.042      1.648 f
  U17416/Y (CLKNAND2X4MTR)                               0.042      1.690 r
  U18741/Y (OAI22X2MTR)                                  0.045      1.735 f
  U0_BANK_TOP/vACC_2_reg_7__20_/D (DFFRHQX4MTR)          0.000      1.735 f
  data arrival time                                                 1.735

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.101      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.735
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.337


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U11785/Y (NAND2X4MTR)                                  0.056      1.584 r
  U12196/Y (INVX6MTR)                                    0.035      1.620 f
  U12184/Y (NAND2X4MTR)                                  0.050      1.670 r
  U20910/Y (OAI22X2MTR)                                  0.051      1.721 f
  U0_BANK_TOP/vACC_3_reg_5__15_/D (DFFRHQX2MTR)          0.000      1.721 f
  data arrival time                                                 1.721

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__15_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.721
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.337


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U14266/Y (CLKNAND2X4MTR)                               0.072      1.279 f
  U15441/Y (NAND2X8MTR)                                  0.055      1.335 r
  U11918/Y (NAND2X12MTR)                                 0.054      1.389 f
  U14810/Y (NOR2X4MTR)                                   0.079      1.467 r
  U15411/Y (BUFX4MTR)                                    0.105      1.572 r
  U11515/Y (AOI22X2MTR)                                  0.048      1.620 f
  U10951/Y (OAI21X2MTR)                                  0.047      1.667 r
  U0_BANK_TOP/vACC_3_reg_7__12_/D (DFFRQX2MTR)           0.000      1.667 r
  data arrival time                                                 1.667

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__12_/CK (DFFRQX2MTR)          0.000      1.500 r
  library setup time                                    -0.170      1.330
  data required time                                                1.330
  --------------------------------------------------------------------------
  data required time                                                1.330
  data arrival time                                                -1.667
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.337


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U26227/Y (BUFX8MTR)                                    0.078      0.294 r
  U18845/Y (INVX6MTR)                                    0.037      0.331 f
  U10622/Y (INVX4MTR)                                    0.055      0.386 r
  U19839/Y (OAI22X4MTR)                                  0.067      0.453 f
  U13433/Y (NOR3X6MTR)                                   0.098      0.551 r
  U24898/Y (NOR2X3MTR)                                   0.057      0.608 f
  U15119/Y (NOR2X2MTR)                                   0.099      0.707 r
  U15832/Y (OAI21X2MTR)                                  0.100      0.807 f
  U15039/Y (AOI21X3MTR)                                  0.119      0.926 r
  U22112/Y (OAI21X1MTR)                                  0.088      1.014 f
  U17710/Y (AOI21X2MTR)                                  0.082      1.096 r
  U17953/Y (XOR2X1MTR)                                   0.085      1.180 r
  U19105/Y (AOI22X2MTR)                                  0.060      1.241 f
  U17615/Y (OAI21X2MTR)                                  0.057      1.298 r
  U18940/Y (NAND2BX4MTR)                                 0.094      1.392 r
  U15871/Y (NOR2X6MTR)                                   0.031      1.422 f
  U15817/Y (NAND3X8MTR)                                  0.043      1.465 r
  U15728/Y (NAND2X12MTR)                                 0.053      1.518 f
  U23917/Y (NOR2X4MTR)                                   0.091      1.609 r
  U11875/Y (OAI2BB1X2MTR)                                0.112      1.721 r
  U0_BANK_TOP/vACC_2_reg_3__12_/D (DFFRHQX4MTR)          0.000      1.721 r
  data arrival time                                                 1.721

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__12_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.721
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.336


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24078/Y (INVX8MTR)                                    0.048      0.266 r
  U10650/Y (INVX6MTR)                                    0.042      0.307 f
  U11070/Y (INVX2MTR)                                    0.083      0.391 r
  U20813/Y (OAI22X2MTR)                                  0.064      0.454 f
  U16037/Y (OAI21X2MTR)                                  0.089      0.543 r
  U12772/Y (CLKNAND2X2MTR)                               0.090      0.634 f
  U11120/Y (INVX4MTR)                                    0.045      0.679 r
  U15899/Y (CLKNAND2X4MTR)                               0.052      0.731 f
  U13342/Y (INVX4MTR)                                    0.049      0.780 r
  U13250/Y (OAI21X6MTR)                                  0.051      0.831 f
  U15001/Y (AOI21X4MTR)                                  0.094      0.925 r
  U16304/Y (CLKNAND2X4MTR)                               0.078      1.003 f
  U12361/Y (XNOR2X1MTR)                                  0.080      1.082 f
  U12591/Y (AOI22X1MTR)                                  0.071      1.153 r
  U9486/Y (OAI2BB1X2MTR)                                 0.081      1.235 f
  U9379/Y (NOR2X4MTR)                                    0.064      1.299 r
  U12125/Y (NAND4X4MTR)                                  0.077      1.376 f
  U17456/Y (NOR2X3MTR)                                   0.067      1.443 r
  U23837/Y (NAND4X4MTR)                                  0.093      1.536 f
  U23868/Y (CLKNAND2X4MTR)                               0.054      1.591 r
  U29447/Y (OAI2BB1X4MTR)                                0.101      1.692 r
  U29449/Y (OAI22X2MTR)                                  0.046      1.738 f
  U0_BANK_TOP/vACC_0_reg_4__20_/D (DFFRHQX4MTR)          0.000      1.738 f
  data arrival time                                                 1.738

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.738
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.336


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23471/Y (CLKNAND2X16MTR)                              0.073      0.341 f
  U14321/Y (INVX20MTR)                                   0.043      0.384 r
  U10834/Y (NAND2X12MTR)                                 0.060      0.445 f
  U14988/Y (INVX20MTR)                                   0.045      0.490 r
  U20908/Y (BUFX8MTR)                                    0.066      0.556 r
  U10842/Y (OAI2B11X4MTR)                                0.124      0.680 r
  U15916/Y (NOR2X4MTR)                                   0.043      0.723 f
  U15863/Y (NAND3X4MTR)                                  0.046      0.769 r
  U14853/Y (NAND2X8MTR)                                  0.063      0.833 f
  U24845/Y (CLKNAND2X4MTR)                               0.054      0.886 r
  U25970/Y (CLKNAND2X2MTR)                               0.065      0.951 f
  U9637/Y (OAI21X2MTR)                                   0.138      1.089 r
  U15624/Y (AOI21X2MTR)                                  0.085      1.174 f
  U16013/Y (CLKNAND2X4MTR)                               0.059      1.233 r
  U10843/Y (XNOR2X2MTR)                                  0.080      1.314 r
  U17523/Y (NAND2X4MTR)                                  0.069      1.382 f
  U11260/Y (NAND2X4MTR)                                  0.050      1.432 r
  U10665/Y (OAI21X2MTR)                                  0.058      1.490 f
  U17426/Y (AOI21X4MTR)                                  0.069      1.558 r
  U24608/Y (NAND4X4MTR)                                  0.089      1.647 f
  U11584/Y (NOR2X4MTR)                                   0.068      1.715 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX4MTR)
                                                         0.000      1.715 r
  data arrival time                                                 1.715

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.715
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.336


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23471/Y (CLKNAND2X16MTR)                              0.073      0.341 f
  U14321/Y (INVX20MTR)                                   0.043      0.384 r
  U10834/Y (NAND2X12MTR)                                 0.060      0.445 f
  U14988/Y (INVX20MTR)                                   0.045      0.490 r
  U20908/Y (BUFX8MTR)                                    0.066      0.556 r
  U12368/Y (AOI2B1X1MTR)                                 0.082      0.638 f
  U18260/Y (NAND3X4MTR)                                  0.056      0.694 r
  U13874/Y (NOR2X4MTR)                                   0.033      0.727 f
  U15858/Y (NAND3X4MTR)                                  0.040      0.767 r
  U13872/Y (NAND2X8MTR)                                  0.065      0.831 f
  U23714/Y (NAND2X6MTR)                                  0.052      0.883 r
  U13140/Y (INVX4MTR)                                    0.027      0.910 f
  U11168/Y (CLKNAND2X4MTR)                               0.033      0.943 r
  U11169/Y (INVX2MTR)                                    0.034      0.977 f
  U9772/Y (NOR2X4MTR)                                    0.065      1.042 r
  U11125/Y (CLKAND2X2MTR)                                0.109      1.151 r
  U14849/Y (CLKNAND2X2MTR)                               0.053      1.204 f
  U10703/Y (CLKNAND2X4MTR)                               0.050      1.254 r
  U23924/Y (XNOR2X2MTR)                                  0.048      1.302 f
  U23994/Y (NOR2X4MTR)                                   0.081      1.383 r
  U18820/Y (NAND2BX2MTR)                                 0.107      1.490 r
  U11753/Y (INVX2MTR)                                    0.043      1.533 f
  U11752/Y (NOR2X4MTR)                                   0.050      1.583 r
  U26771/Y (NAND4X4MTR)                                  0.064      1.647 f
  U11768/Y (NOR2X3MTR)                                   0.068      1.715 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX4MTR)
                                                         0.000      1.715 r
  data arrival time                                                 1.715

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.715
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.336


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23475/Y (CLKNAND2X16MTR)                              0.070      0.338 f
  U23759/Y (NOR2X12MTR)                                  0.078      0.415 r
  U10499/Y (INVX2MTR)                                    0.074      0.489 f
  U16806/Y (AOI21X4MTR)                                  0.076      0.565 r
  U15608/Y (NOR2X4MTR)                                   0.048      0.613 f
  U18759/Y (NAND3X8MTR)                                  0.052      0.665 r
  U14981/Y (CLKNAND2X16MTR)                              0.089      0.755 f
  U22851/Y (CLKNAND2X16MTR)                              0.068      0.823 r
  U13449/Y (INVX12MTR)                                   0.029      0.852 f
  U9942/Y (NOR2X4MTR)                                    0.049      0.901 r
  U13444/Y (NAND2X4MTR)                                  0.050      0.950 f
  U13094/Y (NAND2X4MTR)                                  0.039      0.989 r
  U11630/Y (XOR2X8MTR)                                   0.074      1.063 r
  U13264/Y (OAI21X6MTR)                                  0.070      1.133 f
  U13380/Y (OAI21X6MTR)                                  0.076      1.209 r
  U15298/Y (CLKNAND2X4MTR)                               0.055      1.264 f
  U13427/Y (AOI22X4MTR)                                  0.099      1.363 r
  U20699/Y (AOI2BB1X8MTR)                                0.120      1.483 r
  U22071/Y (OAI21X8MTR)                                  0.070      1.552 f
  U20546/Y (XNOR2X1MTR)                                  0.104      1.657 f
  U22820/Y (NOR2X1MTR)                                   0.060      1.717 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX4MTR)
                                                         0.000      1.717 r
  data arrival time                                                 1.717

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.717
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.336


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_62_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U15209/Y (BUFX8MTR)                                    0.072      0.495 r
  U25387/Y (INVX4MTR)                                    0.044      0.539 f
  U11030/Y (CLKNAND2X4MTR)                               0.042      0.581 r
  U19062/Y (NAND4X8MTR)                                  0.111      0.693 f
  U11739/Y (NOR2X4MTR)                                   0.090      0.782 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.853 f
  U16702/Y (INVX4MTR)                                    0.046      0.899 r
  U17682/Y (NAND2X4MTR)                                  0.042      0.940 f
  U16326/Y (NOR2X4MTR)                                   0.077      1.017 r
  U16290/Y (CLKNAND2X4MTR)                               0.054      1.071 f
  U16247/Y (NOR2X4MTR)                                   0.073      1.145 r
  U16140/Y (INVX4MTR)                                    0.050      1.195 f
  U17734/Y (NOR2X8MTR)                                   0.072      1.267 r
  U11841/Y (NAND3X6MTR)                                  0.070      1.337 f
  U17599/Y (INVX4MTR)                                    0.044      1.380 r
  U25585/Y (NAND2X4MTR)                                  0.048      1.429 f
  U26451/Y (OAI21BX8MTR)                                 0.079      1.508 r
  U26846/Y (AO21X4MTR)                                   0.096      1.604 r
  U24133/Y (AOI21X2MTR)                                  0.056      1.660 f
  U18758/Y (NOR2X1MTR)                                   0.057      1.717 r
  PIM_result_reg_62_/D (DFFRHQX4MTR)                     0.000      1.717 r
  data arrival time                                                 1.717

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_62_/CK (DFFRHQX4MTR)                    0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.717
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.336


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_190_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U15209/Y (BUFX8MTR)                                    0.072      0.495 r
  U25387/Y (INVX4MTR)                                    0.044      0.539 f
  U11030/Y (CLKNAND2X4MTR)                               0.042      0.581 r
  U19062/Y (NAND4X8MTR)                                  0.111      0.693 f
  U11739/Y (NOR2X4MTR)                                   0.090      0.782 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.853 f
  U16702/Y (INVX4MTR)                                    0.046      0.899 r
  U17682/Y (NAND2X4MTR)                                  0.042      0.940 f
  U16326/Y (NOR2X4MTR)                                   0.077      1.017 r
  U16290/Y (CLKNAND2X4MTR)                               0.054      1.071 f
  U16247/Y (NOR2X4MTR)                                   0.073      1.145 r
  U16140/Y (INVX4MTR)                                    0.050      1.195 f
  U17734/Y (NOR2X8MTR)                                   0.072      1.267 r
  U11841/Y (NAND3X6MTR)                                  0.070      1.337 f
  U17599/Y (INVX4MTR)                                    0.044      1.380 r
  U25585/Y (NAND2X4MTR)                                  0.048      1.429 f
  U26451/Y (OAI21BX8MTR)                                 0.079      1.508 r
  U26846/Y (AO21X4MTR)                                   0.096      1.604 r
  U24133/Y (AOI21X2MTR)                                  0.056      1.660 f
  U18751/Y (NOR2X1MTR)                                   0.057      1.717 r
  PIM_result_reg_190_/D (DFFRHQX4MTR)                    0.000      1.717 r
  data arrival time                                                 1.717

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_190_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.717
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.336


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_318_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U15209/Y (BUFX8MTR)                                    0.072      0.495 r
  U25387/Y (INVX4MTR)                                    0.044      0.539 f
  U11030/Y (CLKNAND2X4MTR)                               0.042      0.581 r
  U19062/Y (NAND4X8MTR)                                  0.111      0.693 f
  U11739/Y (NOR2X4MTR)                                   0.090      0.782 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.853 f
  U16702/Y (INVX4MTR)                                    0.046      0.899 r
  U17682/Y (NAND2X4MTR)                                  0.042      0.940 f
  U16326/Y (NOR2X4MTR)                                   0.077      1.017 r
  U16290/Y (CLKNAND2X4MTR)                               0.054      1.071 f
  U16247/Y (NOR2X4MTR)                                   0.073      1.145 r
  U16140/Y (INVX4MTR)                                    0.050      1.195 f
  U17734/Y (NOR2X8MTR)                                   0.072      1.267 r
  U11841/Y (NAND3X6MTR)                                  0.070      1.337 f
  U17599/Y (INVX4MTR)                                    0.044      1.380 r
  U25585/Y (NAND2X4MTR)                                  0.048      1.429 f
  U26451/Y (OAI21BX8MTR)                                 0.079      1.508 r
  U26846/Y (AO21X4MTR)                                   0.096      1.604 r
  U24139/Y (AOI21X2MTR)                                  0.056      1.660 f
  U18748/Y (NOR2X1MTR)                                   0.057      1.717 r
  PIM_result_reg_318_/D (DFFRHQX4MTR)                    0.000      1.717 r
  data arrival time                                                 1.717

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_318_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.717
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.336


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_446_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U15209/Y (BUFX8MTR)                                    0.072      0.495 r
  U25387/Y (INVX4MTR)                                    0.044      0.539 f
  U11030/Y (CLKNAND2X4MTR)                               0.042      0.581 r
  U19062/Y (NAND4X8MTR)                                  0.111      0.693 f
  U11739/Y (NOR2X4MTR)                                   0.090      0.782 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.853 f
  U16702/Y (INVX4MTR)                                    0.046      0.899 r
  U17682/Y (NAND2X4MTR)                                  0.042      0.940 f
  U16326/Y (NOR2X4MTR)                                   0.077      1.017 r
  U16290/Y (CLKNAND2X4MTR)                               0.054      1.071 f
  U16247/Y (NOR2X4MTR)                                   0.073      1.145 r
  U16140/Y (INVX4MTR)                                    0.050      1.195 f
  U17734/Y (NOR2X8MTR)                                   0.072      1.267 r
  U11841/Y (NAND3X6MTR)                                  0.070      1.337 f
  U17599/Y (INVX4MTR)                                    0.044      1.380 r
  U25585/Y (NAND2X4MTR)                                  0.048      1.429 f
  U26451/Y (OAI21BX8MTR)                                 0.079      1.508 r
  U26846/Y (AO21X4MTR)                                   0.096      1.604 r
  U24139/Y (AOI21X2MTR)                                  0.056      1.660 f
  U18747/Y (NOR2X1MTR)                                   0.057      1.717 r
  PIM_result_reg_446_/D (DFFRHQX4MTR)                    0.000      1.717 r
  data arrival time                                                 1.717

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_446_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.717
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.336


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U14901/Y (CLKNAND2X16MTR)                              0.046      0.236 r
  U10897/Y (INVX8MTR)                                    0.048      0.284 f
  U13785/Y (INVX16MTR)                                   0.033      0.317 r
  U13715/Y (INVX4MTR)                                    0.027      0.343 f
  U10826/Y (OAI2BB1X2MTR)                                0.078      0.421 f
  U16843/Y (INVX2MTR)                                    0.040      0.461 r
  U13455/Y (NAND3X4MTR)                                  0.051      0.512 f
  U10518/Y (NAND2X4MTR)                                  0.041      0.553 r
  U26602/Y (NAND3BX4MTR)                                 0.062      0.615 f
  U14157/Y (NOR2X4MTR)                                   0.060      0.675 r
  U12174/Y (NAND2X4MTR)                                  0.066      0.740 f
  U14420/Y (NAND2X12MTR)                                 0.070      0.811 r
  U14882/Y (NAND2X8MTR)                                  0.051      0.861 f
  U14347/Y (CLKNAND2X4MTR)                               0.041      0.902 r
  U14323/Y (INVX4MTR)                                    0.039      0.941 f
  U11564/Y (CLKNAND2X4MTR)                               0.036      0.976 r
  U11563/Y (NAND2X4MTR)                                  0.045      1.021 f
  U15109/Y (AOI21X8MTR)                                  0.084      1.105 r
  U23483/Y (OAI21X4MTR)                                  0.068      1.173 f
  U12920/Y (XNOR2X8MTR)                                  0.079      1.252 f
  U12918/Y (NOR2X8MTR)                                   0.067      1.319 r
  U23445/Y (NAND2BX8MTR)                                 0.080      1.399 r
  U24538/Y (INVX2MTR)                                    0.035      1.435 f
  U24539/Y (CLKNAND2X2MTR)                               0.032      1.467 r
  U14187/Y (OAI21X2MTR)                                  0.059      1.526 f
  U11775/Y (NOR2X4MTR)                                   0.068      1.594 r
  U29311/Y (NAND3X4MTR)                                  0.057      1.651 f
  U12440/Y (NOR2X3MTR)                                   0.063      1.714 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX4MTR)
                                                         0.000      1.714 r
  data arrival time                                                 1.714

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.714
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.336


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U25009/Y (INVX3MTR)                                    0.036      0.955 r
  U9715/Y (AOI21X2MTR)                                   0.047      1.002 f
  U26274/Y (XNOR2X2MTR)                                  0.071      1.073 f
  U26959/Y (AOI22X1MTR)                                  0.091      1.164 r
  U16495/Y (OAI2BB1X2MTR)                                0.073      1.237 f
  U14554/Y (NOR2X3MTR)                                   0.065      1.302 r
  U23459/Y (NAND4X4MTR)                                  0.078      1.380 f
  U13017/Y (NOR2X3MTR)                                   0.069      1.449 r
  U16351/Y (NAND4X4MTR)                                  0.094      1.543 f
  U16322/Y (CLKNAND2X4MTR)                               0.063      1.606 r
  U14304/Y (NAND2X4MTR)                                  0.042      1.648 f
  U17416/Y (CLKNAND2X4MTR)                               0.042      1.690 r
  U20821/Y (OAI22X2MTR)                                  0.045      1.735 f
  U0_BANK_TOP/vACC_1_reg_7__20_/D (DFFRHQX4MTR)          0.000      1.735 f
  data arrival time                                                 1.735

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.101      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.735
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.336


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23471/Y (CLKNAND2X16MTR)                              0.073      0.341 f
  U14321/Y (INVX20MTR)                                   0.043      0.384 r
  U10834/Y (NAND2X12MTR)                                 0.060      0.445 f
  U14988/Y (INVX20MTR)                                   0.045      0.490 r
  U29319/Y (OAI2BB1X4MTR)                                0.043      0.533 f
  U14392/Y (NAND2X4MTR)                                  0.043      0.576 r
  U14391/Y (AOI21X8MTR)                                  0.032      0.608 f
  U14938/Y (NAND3X12MTR)                                 0.047      0.655 r
  U29313/Y (CLKNAND2X16MTR)                              0.095      0.750 f
  U14919/Y (CLKNAND2X16MTR)                              0.061      0.811 r
  U10076/Y (INVX6MTR)                                    0.041      0.851 f
  U9850/Y (INVX2MTR)                                     0.046      0.897 r
  U9589/Y (AND2X4MTR)                                    0.104      1.001 r
  U20336/S (ADDFHX4MTR)                                  0.232      1.234 r
  U9533/Y (OAI21X3MTR)                                   0.054      1.288 f
  U9497/Y (OAI2B1X4MTR)                                  0.051      1.339 r
  U15939/Y (NOR2X8MTR)                                   0.056      1.395 f
  U16305/Y (OAI21X6MTR)                                  0.087      1.482 r
  U9268/Y (NAND2X2MTR)                                   0.066      1.548 f
  U25858/Y (AND2X2MTR)                                   0.100      1.648 f
  U23951/Y (AOI21X1MTR)                                  0.067      1.715 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX4MTR)
                                                         0.000      1.715 r
  data arrival time                                                 1.715

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.715
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.336


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U15749/Y (INVX8MTR)                                    0.051      1.425 r
  U26993/Y (CLKNAND2X4MTR)                               0.049      1.474 f
  U17361/Y (INVX2MTR)                                    0.051      1.525 r
  U18724/Y (INVX4MTR)                                    0.045      1.570 f
  U29094/Y (OAI222X2MTR)                                 0.064      1.635 r
  U0_BANK_TOP/vACC_1_reg_2__9_/D (DFFRQX4MTR)            0.000      1.635 r
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__9_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.201      1.299
  data required time                                                1.299
  --------------------------------------------------------------------------
  data required time                                                1.299
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.336


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U15639/Y (AOI21X2MTR)                                  0.051      1.103 f
  U12124/Y (XNOR2X1MTR)                                  0.073      1.176 f
  U26411/Y (AOI22X1MTR)                                  0.096      1.271 r
  U17656/Y (OAI2BB1X2MTR)                                0.089      1.360 f
  U11589/Y (NOR2X4MTR)                                   0.088      1.448 r
  U20801/Y (NAND4X4MTR)                                  0.105      1.553 f
  U11795/Y (CLKNAND2X4MTR)                               0.052      1.605 r
  U11059/Y (NAND2X3MTR)                                  0.043      1.649 f
  U23853/Y (CLKNAND2X4MTR)                               0.043      1.691 r
  U29016/Y (OAI22X2MTR)                                  0.045      1.736 f
  U0_BANK_TOP/vACC_3_reg_1__20_/D (DFFRHQX4MTR)          0.000      1.736 f
  data arrival time                                                 1.736

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.099      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.736
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.336


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18282/Y (OAI21X4MTR)                                  0.099      0.998 r
  U26552/Y (AOI21X2MTR)                                  0.068      1.066 f
  U18068/Y (XOR2X1MTR)                                   0.080      1.146 f
  U26712/Y (AOI22X1MTR)                                  0.097      1.243 r
  U17355/Y (OAI2BB1X2MTR)                                0.078      1.321 f
  U15763/Y (NOR2X2MTR)                                   0.095      1.416 r
  U17406/Y (NAND4X4MTR)                                  0.121      1.537 f
  U20782/Y (OAI211X2MTR)                                 0.092      1.629 r
  U26995/Y (OAI211X2MTR)                                 0.102      1.731 f
  U0_BANK_TOP/vACC_0_reg_2__17_/D (DFFRHQX4MTR)          0.000      1.731 f
  data arrival time                                                 1.731

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.105      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.731
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.336


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U15218/Y (OAI22X2MTR)                                  0.095      0.522 r
  U18384/Y (OAI21X2MTR)                                  0.078      0.600 f
  U16696/Y (CLKNAND2X4MTR)                               0.065      0.665 r
  U14510/Y (NAND2X3MTR)                                  0.060      0.725 f
  U13909/Y (INVX2MTR)                                    0.051      0.775 r
  U9863/Y (OAI21X4MTR)                                   0.058      0.833 f
  U17742/Y (AOI21X4MTR)                                  0.100      0.934 r
  U23818/Y (OAI21X4MTR)                                  0.094      1.027 f
  U20955/Y (AOI21X2MTR)                                  0.095      1.122 r
  U24772/Y (XOR2X2MTR)                                   0.083      1.206 r
  U23468/Y (OAI2BB1X4MTR)                                0.127      1.333 r
  U11738/Y (NOR2X3MTR)                                   0.035      1.367 f
  U17301/Y (AND3X4MTR)                                   0.100      1.468 f
  U14074/Y (NAND2X6MTR)                                  0.038      1.506 r
  U23817/Y (OAI2BB1X4MTR)                                0.089      1.595 r
  U23987/Y (CLKNAND2X4MTR)                               0.047      1.642 f
  U26861/Y (OAI21X2MTR)                                  0.071      1.712 r
  U0_BANK_TOP/vACC_0_reg_0__16_/D (DFFRHQX4MTR)          0.000      1.712 r
  data arrival time                                                 1.712

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.712
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.336


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U25533/Y (CLKNAND2X8MTR)                               0.055      1.582 r
  U25658/Y (AOI2BB1X4MTR)                                0.099      1.682 r
  U20898/Y (OAI22X2MTR)                                  0.051      1.733 f
  U0_BANK_TOP/vACC_1_reg_5__0_/D (DFFRHQX4MTR)           0.000      1.733 f
  data arrival time                                                 1.733

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__0_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.103      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.733
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.336


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18282/Y (OAI21X4MTR)                                  0.099      0.998 r
  U26552/Y (AOI21X2MTR)                                  0.068      1.066 f
  U18068/Y (XOR2X1MTR)                                   0.080      1.146 f
  U26712/Y (AOI22X1MTR)                                  0.097      1.243 r
  U17355/Y (OAI2BB1X2MTR)                                0.078      1.321 f
  U15763/Y (NOR2X2MTR)                                   0.095      1.416 r
  U17406/Y (NAND4X4MTR)                                  0.121      1.537 f
  U20782/Y (OAI211X2MTR)                                 0.092      1.629 r
  U26997/Y (OAI211X2MTR)                                 0.102      1.731 f
  U0_BANK_TOP/vACC_3_reg_2__17_/D (DFFRHQX4MTR)          0.000      1.731 f
  data arrival time                                                 1.731

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.105      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.731
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U14901/Y (CLKNAND2X16MTR)                              0.046      0.236 r
  U13316/Y (INVX24MTR)                                   0.039      0.275 f
  U14622/Y (INVX32MTR)                                   0.034      0.309 r
  U10819/Y (INVX14MTR)                                   0.029      0.338 f
  U10705/Y (AOI2BB2X4MTR)                                0.057      0.395 r
  U26805/Y (OAI2BB1X4MTR)                                0.096      0.491 r
  U10633/Y (NAND3X4MTR)                                  0.066      0.557 f
  U10607/Y (INVX6MTR)                                    0.058      0.616 r
  U20766/Y (NAND3X8MTR)                                  0.079      0.695 f
  U29420/Y (CLKNAND2X16MTR)                              0.061      0.755 r
  U13080/Y (NAND2X12MTR)                                 0.057      0.812 f
  U9695/Y (XNOR2X4MTR)                                   0.089      0.902 r
  U28847/Y (XNOR2X8MTR)                                  0.118      1.019 r
  U9548/Y (OAI21X2MTR)                                   0.067      1.086 f
  U15640/Y (OAI2BB1X2MTR)                                0.061      1.147 r
  U9384/Y (XNOR2X2MTR)                                   0.152      1.299 r
  U12077/Y (NAND2X2MTR)                                  0.135      1.433 f
  U20374/Y (AOI21X1MTR)                                  0.103      1.536 r
  U20373/Y (OAI2BB1X1MTR)                                0.065      1.601 f
  U22862/Y (AOI31X1MTR)                                  0.088      1.689 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX1MTR)
                                                         0.000      1.689 r
  data arrival time                                                 1.689

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX1MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.147      1.353
  data required time                                                1.353
  --------------------------------------------------------------------------
  data required time                                                1.353
  data arrival time                                                -1.689
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U15218/Y (OAI22X2MTR)                                  0.095      0.522 r
  U18384/Y (OAI21X2MTR)                                  0.078      0.600 f
  U16696/Y (CLKNAND2X4MTR)                               0.065      0.665 r
  U14510/Y (NAND2X3MTR)                                  0.060      0.725 f
  U13909/Y (INVX2MTR)                                    0.051      0.775 r
  U9863/Y (OAI21X4MTR)                                   0.058      0.833 f
  U17742/Y (AOI21X4MTR)                                  0.100      0.934 r
  U23818/Y (OAI21X4MTR)                                  0.094      1.027 f
  U20955/Y (AOI21X2MTR)                                  0.095      1.122 r
  U24772/Y (XOR2X2MTR)                                   0.083      1.206 r
  U23468/Y (OAI2BB1X4MTR)                                0.127      1.333 r
  U11738/Y (NOR2X3MTR)                                   0.035      1.367 f
  U17301/Y (AND3X4MTR)                                   0.100      1.468 f
  U14074/Y (NAND2X6MTR)                                  0.038      1.506 r
  U23817/Y (OAI2BB1X4MTR)                                0.089      1.595 r
  U23987/Y (CLKNAND2X4MTR)                               0.047      1.642 f
  U26862/Y (OAI21X2MTR)                                  0.071      1.712 r
  U0_BANK_TOP/vACC_3_reg_0__16_/D (DFFRHQX4MTR)          0.000      1.712 r
  data arrival time                                                 1.712

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.712
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18282/Y (OAI21X4MTR)                                  0.099      0.998 r
  U26552/Y (AOI21X2MTR)                                  0.068      1.066 f
  U18068/Y (XOR2X1MTR)                                   0.080      1.146 f
  U26712/Y (AOI22X1MTR)                                  0.097      1.243 r
  U17355/Y (OAI2BB1X2MTR)                                0.078      1.321 f
  U15763/Y (NOR2X2MTR)                                   0.095      1.416 r
  U17406/Y (NAND4X4MTR)                                  0.121      1.537 f
  U20782/Y (OAI211X2MTR)                                 0.092      1.629 r
  U26994/Y (OAI211X2MTR)                                 0.102      1.731 f
  U0_BANK_TOP/vACC_1_reg_2__17_/D (DFFRHQX4MTR)          0.000      1.731 f
  data arrival time                                                 1.731

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.105      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.731
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U26227/Y (BUFX8MTR)                                    0.078      0.294 r
  U18845/Y (INVX6MTR)                                    0.037      0.331 f
  U10622/Y (INVX4MTR)                                    0.055      0.386 r
  U19839/Y (OAI22X4MTR)                                  0.067      0.453 f
  U13433/Y (NOR3X6MTR)                                   0.098      0.551 r
  U24898/Y (NOR2X3MTR)                                   0.057      0.608 f
  U15119/Y (NOR2X2MTR)                                   0.099      0.707 r
  U15832/Y (OAI21X2MTR)                                  0.100      0.807 f
  U15039/Y (AOI21X3MTR)                                  0.119      0.926 r
  U22112/Y (OAI21X1MTR)                                  0.088      1.014 f
  U17710/Y (AOI21X2MTR)                                  0.082      1.096 r
  U17953/Y (XOR2X1MTR)                                   0.085      1.180 r
  U19105/Y (AOI22X2MTR)                                  0.060      1.241 f
  U17615/Y (OAI21X2MTR)                                  0.057      1.298 r
  U18940/Y (NAND2BX4MTR)                                 0.094      1.392 r
  U15871/Y (NOR2X6MTR)                                   0.031      1.422 f
  U15817/Y (NAND3X8MTR)                                  0.043      1.465 r
  U15728/Y (NAND2X12MTR)                                 0.053      1.518 f
  U23952/Y (NOR2X4MTR)                                   0.094      1.611 r
  U20598/Y (CLKNAND2X2MTR)                               0.060      1.672 f
  U29326/Y (OAI21X2MTR)                                  0.041      1.713 r
  U0_BANK_TOP/vACC_1_reg_3__15_/D (DFFRHQX4MTR)          0.000      1.713 r
  data arrival time                                                 1.713

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__15_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.713
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18282/Y (OAI21X4MTR)                                  0.099      0.998 r
  U26552/Y (AOI21X2MTR)                                  0.068      1.066 f
  U18068/Y (XOR2X1MTR)                                   0.080      1.146 f
  U26712/Y (AOI22X1MTR)                                  0.097      1.243 r
  U17355/Y (OAI2BB1X2MTR)                                0.078      1.321 f
  U15763/Y (NOR2X2MTR)                                   0.095      1.416 r
  U17406/Y (NAND4X4MTR)                                  0.121      1.537 f
  U20782/Y (OAI211X2MTR)                                 0.092      1.629 r
  U26996/Y (OAI211X2MTR)                                 0.102      1.731 f
  U0_BANK_TOP/vACC_2_reg_2__17_/D (DFFRHQX4MTR)          0.000      1.731 f
  data arrival time                                                 1.731

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.104      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.731
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23471/Y (CLKNAND2X16MTR)                              0.073      0.341 f
  U14321/Y (INVX20MTR)                                   0.043      0.384 r
  U10834/Y (NAND2X12MTR)                                 0.060      0.445 f
  U14988/Y (INVX20MTR)                                   0.045      0.490 r
  U20908/Y (BUFX8MTR)                                    0.066      0.556 r
  U10842/Y (OAI2B11X4MTR)                                0.124      0.680 r
  U15916/Y (NOR2X4MTR)                                   0.043      0.723 f
  U15863/Y (NAND3X4MTR)                                  0.046      0.769 r
  U14853/Y (NAND2X8MTR)                                  0.063      0.833 f
  U24845/Y (CLKNAND2X4MTR)                               0.054      0.886 r
  U25970/Y (CLKNAND2X2MTR)                               0.065      0.951 f
  U9637/Y (OAI21X2MTR)                                   0.138      1.089 r
  U15624/Y (AOI21X2MTR)                                  0.085      1.174 f
  U16013/Y (CLKNAND2X4MTR)                               0.059      1.233 r
  U10843/Y (XNOR2X2MTR)                                  0.080      1.314 r
  U17523/Y (NAND2X4MTR)                                  0.069      1.382 f
  U11260/Y (NAND2X4MTR)                                  0.050      1.432 r
  U10665/Y (OAI21X2MTR)                                  0.058      1.490 f
  U17426/Y (AOI21X4MTR)                                  0.069      1.558 r
  U24608/Y (NAND4X4MTR)                                  0.089      1.647 f
  U21613/Y (NOR2X1MTR)                                   0.067      1.714 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX4MTR)
                                                         0.000      1.714 r
  data arrival time                                                 1.714

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.714
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U15218/Y (OAI22X2MTR)                                  0.095      0.522 r
  U18384/Y (OAI21X2MTR)                                  0.078      0.600 f
  U16696/Y (CLKNAND2X4MTR)                               0.065      0.665 r
  U14510/Y (NAND2X3MTR)                                  0.060      0.725 f
  U13909/Y (INVX2MTR)                                    0.051      0.775 r
  U9863/Y (OAI21X4MTR)                                   0.058      0.833 f
  U17742/Y (AOI21X4MTR)                                  0.100      0.934 r
  U23818/Y (OAI21X4MTR)                                  0.094      1.027 f
  U20955/Y (AOI21X2MTR)                                  0.095      1.122 r
  U24772/Y (XOR2X2MTR)                                   0.083      1.206 r
  U23468/Y (OAI2BB1X4MTR)                                0.127      1.333 r
  U11738/Y (NOR2X3MTR)                                   0.035      1.367 f
  U17301/Y (AND3X4MTR)                                   0.100      1.468 f
  U14074/Y (NAND2X6MTR)                                  0.038      1.506 r
  U23817/Y (OAI2BB1X4MTR)                                0.089      1.595 r
  U23987/Y (CLKNAND2X4MTR)                               0.047      1.642 f
  U26860/Y (OAI21X2MTR)                                  0.071      1.712 r
  U0_BANK_TOP/vACC_2_reg_0__16_/D (DFFRHQX4MTR)          0.000      1.712 r
  data arrival time                                                 1.712

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.712
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U15218/Y (OAI22X2MTR)                                  0.095      0.522 r
  U18384/Y (OAI21X2MTR)                                  0.078      0.600 f
  U16696/Y (CLKNAND2X4MTR)                               0.065      0.665 r
  U14510/Y (NAND2X3MTR)                                  0.060      0.725 f
  U13909/Y (INVX2MTR)                                    0.051      0.775 r
  U9863/Y (OAI21X4MTR)                                   0.058      0.833 f
  U17742/Y (AOI21X4MTR)                                  0.100      0.934 r
  U23818/Y (OAI21X4MTR)                                  0.094      1.027 f
  U20955/Y (AOI21X2MTR)                                  0.095      1.122 r
  U24772/Y (XOR2X2MTR)                                   0.083      1.206 r
  U23468/Y (OAI2BB1X4MTR)                                0.127      1.333 r
  U11738/Y (NOR2X3MTR)                                   0.035      1.367 f
  U17301/Y (AND3X4MTR)                                   0.100      1.468 f
  U14074/Y (NAND2X6MTR)                                  0.038      1.506 r
  U23817/Y (OAI2BB1X4MTR)                                0.089      1.595 r
  U23987/Y (CLKNAND2X4MTR)                               0.047      1.642 f
  U26863/Y (OAI21X2MTR)                                  0.071      1.712 r
  U0_BANK_TOP/vACC_1_reg_0__16_/D (DFFRHQX4MTR)          0.000      1.712 r
  data arrival time                                                 1.712

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.712
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U25533/Y (CLKNAND2X8MTR)                               0.055      1.582 r
  U14765/Y (MXI2X4MTR)                                   0.070      1.652 f
  U12218/Y (CLKNAND2X2MTR)                               0.048      1.700 r
  U29536/Y (CLKNAND2X2MTR)                               0.040      1.740 f
  U0_BANK_TOP/vACC_3_reg_5__16_/D (DFFRHQX4MTR)          0.000      1.740 f
  data arrival time                                                 1.740

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.740
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23471/Y (CLKNAND2X16MTR)                              0.073      0.341 f
  U14321/Y (INVX20MTR)                                   0.043      0.384 r
  U10834/Y (NAND2X12MTR)                                 0.060      0.445 f
  U14988/Y (INVX20MTR)                                   0.045      0.490 r
  U20908/Y (BUFX8MTR)                                    0.066      0.556 r
  U12368/Y (AOI2B1X1MTR)                                 0.082      0.638 f
  U18260/Y (NAND3X4MTR)                                  0.056      0.694 r
  U13874/Y (NOR2X4MTR)                                   0.033      0.727 f
  U15074/Y (NAND2X2MTR)                                  0.039      0.766 r
  U20659/Y (OAI2BB1X4MTR)                                0.095      0.861 r
  U17712/Y (INVX2MTR)                                    0.035      0.895 f
  U16541/Y (CLKNAND2X4MTR)                               0.039      0.935 r
  U19241/Y (NAND2X3MTR)                                  0.057      0.991 f
  U20527/Y (MXI2X1MTR)                                   0.089      1.080 f
  U17865/Y (NOR2X2MTR)                                   0.072      1.152 r
  U26001/Y (OAI21X2MTR)                                  0.064      1.216 f
  U17356/Y (NOR2X4MTR)                                   0.082      1.298 r
  U13258/Y (NAND2BX8MTR)                                 0.088      1.386 r
  U26850/Y (NAND3X1MTR)                                  0.085      1.471 f
  U21558/Y (NAND2X1MTR)                                  0.056      1.527 r
  U29135/Y (CLKNAND2X2MTR)                               0.043      1.570 f
  U25517/Y (NAND3X1MTR)                                  0.041      1.611 r
  U29136/Y (CLKNAND2X2MTR)                               0.045      1.656 f
  U26758/Y (NOR2X2MTR)                                   0.060      1.716 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.716 r
  data arrival time                                                 1.716

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.716
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_334_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10355/Y (INVX3MTR)                                    0.046      0.498 f
  U25442/Y (CLKNAND2X2MTR)                               0.048      0.546 r
  U25443/Y (NAND4X4MTR)                                  0.110      0.656 f
  U23631/Y (NOR2X4MTR)                                   0.090      0.745 r
  U16547/Y (CLKNAND2X4MTR)                               0.053      0.799 f
  U16524/Y (NOR2X4MTR)                                   0.068      0.867 r
  U18363/Y (NAND2X4MTR)                                  0.057      0.924 f
  U18293/Y (NAND2BX8MTR)                                 0.090      1.014 f
  U16516/Y (INVX4MTR)                                    0.046      1.060 r
  U15902/Y (NAND2X4MTR)                                  0.046      1.106 f
  U15887/Y (NOR2X4MTR)                                   0.067      1.173 r
  U12307/Y (NAND2X4MTR)                                  0.057      1.230 f
  U17752/Y (NOR2X4MTR)                                   0.059      1.289 r
  U15452/Y (NAND3X2MTR)                                  0.069      1.358 f
  U12327/Y (CLKNAND2X2MTR)                               0.074      1.432 r
  U26796/Y (NOR2X2MTR)                                   0.042      1.474 f
  U11713/Y (OAI2B1X2MTR)                                 0.116      1.590 f
  U29454/Y (NAND3X4MTR)                                  0.053      1.643 r
  U29783/Y (CLKNAND2X2MTR)                               0.046      1.689 f
  U16245/Y (INVX1MTR)                                    0.034      1.722 r
  PIM_result_reg_334_/D (DFFRHQX4MTR)                    0.000      1.722 r
  data arrival time                                                 1.722

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_334_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.113      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.722
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U15218/Y (OAI22X2MTR)                                  0.095      0.522 r
  U18384/Y (OAI21X2MTR)                                  0.078      0.600 f
  U16696/Y (CLKNAND2X4MTR)                               0.065      0.665 r
  U14510/Y (NAND2X3MTR)                                  0.060      0.725 f
  U13909/Y (INVX2MTR)                                    0.051      0.775 r
  U9863/Y (OAI21X4MTR)                                   0.058      0.833 f
  U17742/Y (AOI21X4MTR)                                  0.100      0.934 r
  U23818/Y (OAI21X4MTR)                                  0.094      1.027 f
  U20955/Y (AOI21X2MTR)                                  0.095      1.122 r
  U24772/Y (XOR2X2MTR)                                   0.083      1.206 r
  U23468/Y (OAI2BB1X4MTR)                                0.127      1.333 r
  U11738/Y (NOR2X3MTR)                                   0.035      1.367 f
  U17301/Y (AND3X4MTR)                                   0.100      1.468 f
  U14074/Y (NAND2X6MTR)                                  0.038      1.506 r
  U23692/Y (OAI2BB1X4MTR)                                0.089      1.595 r
  U12265/Y (NAND2X4MTR)                                  0.047      1.643 f
  U26855/Y (OAI21X2MTR)                                  0.069      1.712 r
  U0_BANK_TOP/vACC_0_reg_0__17_/D (DFFRHQX4MTR)          0.000      1.712 r
  data arrival time                                                 1.712

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.712
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_188_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U15209/Y (BUFX8MTR)                                    0.072      0.495 r
  U25387/Y (INVX4MTR)                                    0.044      0.539 f
  U11030/Y (CLKNAND2X4MTR)                               0.042      0.581 r
  U19062/Y (NAND4X8MTR)                                  0.111      0.693 f
  U11739/Y (NOR2X4MTR)                                   0.090      0.782 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.853 f
  U16702/Y (INVX4MTR)                                    0.046      0.899 r
  U17682/Y (NAND2X4MTR)                                  0.042      0.940 f
  U16326/Y (NOR2X4MTR)                                   0.077      1.017 r
  U16290/Y (CLKNAND2X4MTR)                               0.054      1.071 f
  U16247/Y (NOR2X4MTR)                                   0.073      1.145 r
  U16140/Y (INVX4MTR)                                    0.050      1.195 f
  U17734/Y (NOR2X8MTR)                                   0.072      1.267 r
  U11841/Y (NAND3X6MTR)                                  0.070      1.337 f
  U17599/Y (INVX4MTR)                                    0.044      1.380 r
  U25585/Y (NAND2X4MTR)                                  0.048      1.429 f
  U26451/Y (OAI21BX8MTR)                                 0.079      1.508 r
  U26084/Y (NAND2X3MTR)                                  0.047      1.555 f
  U26085/Y (OAI211X2MTR)                                 0.055      1.610 r
  U23025/Y (NOR2BX1MTR)                                  0.106      1.716 r
  PIM_result_reg_188_/D (DFFRHQX4MTR)                    0.000      1.716 r
  data arrival time                                                 1.716

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_188_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.716
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_316_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U15209/Y (BUFX8MTR)                                    0.072      0.495 r
  U25387/Y (INVX4MTR)                                    0.044      0.539 f
  U11030/Y (CLKNAND2X4MTR)                               0.042      0.581 r
  U19062/Y (NAND4X8MTR)                                  0.111      0.693 f
  U11739/Y (NOR2X4MTR)                                   0.090      0.782 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.853 f
  U16702/Y (INVX4MTR)                                    0.046      0.899 r
  U17682/Y (NAND2X4MTR)                                  0.042      0.940 f
  U16326/Y (NOR2X4MTR)                                   0.077      1.017 r
  U16290/Y (CLKNAND2X4MTR)                               0.054      1.071 f
  U16247/Y (NOR2X4MTR)                                   0.073      1.145 r
  U16140/Y (INVX4MTR)                                    0.050      1.195 f
  U17734/Y (NOR2X8MTR)                                   0.072      1.267 r
  U11841/Y (NAND3X6MTR)                                  0.070      1.337 f
  U17599/Y (INVX4MTR)                                    0.044      1.380 r
  U25585/Y (NAND2X4MTR)                                  0.048      1.429 f
  U26451/Y (OAI21BX8MTR)                                 0.079      1.508 r
  U26084/Y (NAND2X3MTR)                                  0.047      1.555 f
  U26085/Y (OAI211X2MTR)                                 0.055      1.610 r
  U23024/Y (NOR2BX1MTR)                                  0.106      1.716 r
  PIM_result_reg_316_/D (DFFRHQX4MTR)                    0.000      1.716 r
  data arrival time                                                 1.716

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_316_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.716
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U25533/Y (CLKNAND2X8MTR)                               0.055      1.582 r
  U14765/Y (MXI2X4MTR)                                   0.070      1.652 f
  U12226/Y (CLKNAND2X2MTR)                               0.048      1.700 r
  U29534/Y (CLKNAND2X2MTR)                               0.040      1.740 f
  U0_BANK_TOP/vACC_1_reg_5__16_/D (DFFRHQX4MTR)          0.000      1.740 f
  data arrival time                                                 1.740

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.740
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_60_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U15209/Y (BUFX8MTR)                                    0.072      0.495 r
  U25387/Y (INVX4MTR)                                    0.044      0.539 f
  U11030/Y (CLKNAND2X4MTR)                               0.042      0.581 r
  U19062/Y (NAND4X8MTR)                                  0.111      0.693 f
  U11739/Y (NOR2X4MTR)                                   0.090      0.782 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.853 f
  U16702/Y (INVX4MTR)                                    0.046      0.899 r
  U17682/Y (NAND2X4MTR)                                  0.042      0.940 f
  U16326/Y (NOR2X4MTR)                                   0.077      1.017 r
  U16290/Y (CLKNAND2X4MTR)                               0.054      1.071 f
  U16247/Y (NOR2X4MTR)                                   0.073      1.145 r
  U16140/Y (INVX4MTR)                                    0.050      1.195 f
  U17734/Y (NOR2X8MTR)                                   0.072      1.267 r
  U11841/Y (NAND3X6MTR)                                  0.070      1.337 f
  U17599/Y (INVX4MTR)                                    0.044      1.380 r
  U25585/Y (NAND2X4MTR)                                  0.048      1.429 f
  U26451/Y (OAI21BX8MTR)                                 0.079      1.508 r
  U26084/Y (NAND2X3MTR)                                  0.047      1.555 f
  U26085/Y (OAI211X2MTR)                                 0.055      1.610 r
  U23026/Y (NOR2BX1MTR)                                  0.106      1.716 r
  PIM_result_reg_60_/D (DFFRHQX4MTR)                     0.000      1.716 r
  data arrival time                                                 1.716

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_60_/CK (DFFRHQX4MTR)                    0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.716
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_444_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U15209/Y (BUFX8MTR)                                    0.072      0.495 r
  U25387/Y (INVX4MTR)                                    0.044      0.539 f
  U11030/Y (CLKNAND2X4MTR)                               0.042      0.581 r
  U19062/Y (NAND4X8MTR)                                  0.111      0.693 f
  U11739/Y (NOR2X4MTR)                                   0.090      0.782 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.853 f
  U16702/Y (INVX4MTR)                                    0.046      0.899 r
  U17682/Y (NAND2X4MTR)                                  0.042      0.940 f
  U16326/Y (NOR2X4MTR)                                   0.077      1.017 r
  U16290/Y (CLKNAND2X4MTR)                               0.054      1.071 f
  U16247/Y (NOR2X4MTR)                                   0.073      1.145 r
  U16140/Y (INVX4MTR)                                    0.050      1.195 f
  U17734/Y (NOR2X8MTR)                                   0.072      1.267 r
  U11841/Y (NAND3X6MTR)                                  0.070      1.337 f
  U17599/Y (INVX4MTR)                                    0.044      1.380 r
  U25585/Y (NAND2X4MTR)                                  0.048      1.429 f
  U26451/Y (OAI21BX8MTR)                                 0.079      1.508 r
  U26084/Y (NAND2X3MTR)                                  0.047      1.555 f
  U26085/Y (OAI211X2MTR)                                 0.055      1.610 r
  U23023/Y (NOR2BX1MTR)                                  0.106      1.716 r
  PIM_result_reg_444_/D (DFFRHQX4MTR)                    0.000      1.716 r
  data arrival time                                                 1.716

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_444_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.716
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U12486/Y (AOI22X1MTR)                                  0.088      0.459 f
  U19851/Y (OAI2B1X4MTR)                                 0.129      0.588 f
  U16989/Y (OAI21X6MTR)                                  0.048      0.636 r
  U10451/Y (NAND2X2MTR)                                  0.077      0.713 f
  U16555/Y (OAI21X2MTR)                                  0.058      0.771 r
  U23538/Y (AND3X4MTR)                                   0.118      0.889 r
  U26168/Y (NOR2X8MTR)                                   0.035      0.924 f
  U26019/Y (OAI21X4MTR)                                  0.084      1.007 r
  U23625/Y (AOI21X2MTR)                                  0.069      1.076 f
  U20943/Y (XNOR2X2MTR)                                  0.084      1.160 f
  U20919/Y (AOI22X4MTR)                                  0.078      1.238 r
  U16010/Y (NAND2X3MTR)                                  0.052      1.290 f
  U15480/Y (INVX3MTR)                                    0.037      1.327 r
  U15925/Y (NAND3X4MTR)                                  0.055      1.382 f
  U15871/Y (NOR2X6MTR)                                   0.083      1.465 r
  U15817/Y (NAND3X8MTR)                                  0.075      1.540 f
  U15728/Y (NAND2X12MTR)                                 0.061      1.601 r
  U23918/Y (NOR2X4MTR)                                   0.046      1.647 f
  U23712/Y (CLKNAND2X2MTR)                               0.044      1.691 r
  U29327/Y (OAI21X2MTR)                                  0.048      1.739 f
  U0_BANK_TOP/vACC_3_reg_3__15_/D (DFFRHQX4MTR)          0.000      1.739 f
  data arrival time                                                 1.739

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__15_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.096      1.404
  data required time                                                1.404
  --------------------------------------------------------------------------
  data required time                                                1.404
  data arrival time                                                -1.739
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U25533/Y (CLKNAND2X8MTR)                               0.055      1.582 r
  U14765/Y (MXI2X4MTR)                                   0.070      1.652 f
  U12219/Y (CLKNAND2X2MTR)                               0.048      1.700 r
  U29538/Y (CLKNAND2X2MTR)                               0.040      1.740 f
  U0_BANK_TOP/vACC_0_reg_5__16_/D (DFFRHQX4MTR)          0.000      1.740 f
  data arrival time                                                 1.740

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.740
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U15218/Y (OAI22X2MTR)                                  0.095      0.522 r
  U18384/Y (OAI21X2MTR)                                  0.078      0.600 f
  U16696/Y (CLKNAND2X4MTR)                               0.065      0.665 r
  U14510/Y (NAND2X3MTR)                                  0.060      0.725 f
  U13909/Y (INVX2MTR)                                    0.051      0.775 r
  U9863/Y (OAI21X4MTR)                                   0.058      0.833 f
  U17742/Y (AOI21X4MTR)                                  0.100      0.934 r
  U23818/Y (OAI21X4MTR)                                  0.094      1.027 f
  U20955/Y (AOI21X2MTR)                                  0.095      1.122 r
  U24772/Y (XOR2X2MTR)                                   0.083      1.206 r
  U23468/Y (OAI2BB1X4MTR)                                0.127      1.333 r
  U11738/Y (NOR2X3MTR)                                   0.035      1.367 f
  U17301/Y (AND3X4MTR)                                   0.100      1.468 f
  U14074/Y (NAND2X6MTR)                                  0.038      1.506 r
  U23692/Y (OAI2BB1X4MTR)                                0.089      1.595 r
  U12265/Y (NAND2X4MTR)                                  0.047      1.643 f
  U26858/Y (OAI21X2MTR)                                  0.069      1.712 r
  U0_BANK_TOP/vACC_3_reg_0__17_/D (DFFRHQX4MTR)          0.000      1.712 r
  data arrival time                                                 1.712

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.712
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U25533/Y (CLKNAND2X8MTR)                               0.055      1.582 r
  U14765/Y (MXI2X4MTR)                                   0.070      1.652 f
  U12225/Y (CLKNAND2X2MTR)                               0.048      1.700 r
  U18704/Y (CLKNAND2X2MTR)                               0.040      1.740 f
  U0_BANK_TOP/vACC_2_reg_5__16_/D (DFFRHQX4MTR)          0.000      1.740 f
  data arrival time                                                 1.740

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.740
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U15218/Y (OAI22X2MTR)                                  0.095      0.522 r
  U18384/Y (OAI21X2MTR)                                  0.078      0.600 f
  U16696/Y (CLKNAND2X4MTR)                               0.065      0.665 r
  U14510/Y (NAND2X3MTR)                                  0.060      0.725 f
  U13909/Y (INVX2MTR)                                    0.051      0.775 r
  U9863/Y (OAI21X4MTR)                                   0.058      0.833 f
  U17742/Y (AOI21X4MTR)                                  0.100      0.934 r
  U23818/Y (OAI21X4MTR)                                  0.094      1.027 f
  U20955/Y (AOI21X2MTR)                                  0.095      1.122 r
  U24772/Y (XOR2X2MTR)                                   0.083      1.206 r
  U23468/Y (OAI2BB1X4MTR)                                0.127      1.333 r
  U11738/Y (NOR2X3MTR)                                   0.035      1.367 f
  U17301/Y (AND3X4MTR)                                   0.100      1.468 f
  U14074/Y (NAND2X6MTR)                                  0.038      1.506 r
  U23692/Y (OAI2BB1X4MTR)                                0.089      1.595 r
  U12265/Y (NAND2X4MTR)                                  0.047      1.643 f
  U26859/Y (OAI21X2MTR)                                  0.069      1.712 r
  U0_BANK_TOP/vACC_2_reg_0__17_/D (DFFRHQX4MTR)          0.000      1.712 r
  data arrival time                                                 1.712

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.712
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_78_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10355/Y (INVX3MTR)                                    0.046      0.498 f
  U25442/Y (CLKNAND2X2MTR)                               0.048      0.546 r
  U25443/Y (NAND4X4MTR)                                  0.110      0.656 f
  U23631/Y (NOR2X4MTR)                                   0.090      0.745 r
  U16547/Y (CLKNAND2X4MTR)                               0.053      0.799 f
  U16524/Y (NOR2X4MTR)                                   0.068      0.867 r
  U18363/Y (NAND2X4MTR)                                  0.057      0.924 f
  U18293/Y (NAND2BX8MTR)                                 0.090      1.014 f
  U16516/Y (INVX4MTR)                                    0.046      1.060 r
  U15902/Y (NAND2X4MTR)                                  0.046      1.106 f
  U15887/Y (NOR2X4MTR)                                   0.067      1.173 r
  U12307/Y (NAND2X4MTR)                                  0.057      1.230 f
  U17752/Y (NOR2X4MTR)                                   0.059      1.289 r
  U15452/Y (NAND3X2MTR)                                  0.069      1.358 f
  U12327/Y (CLKNAND2X2MTR)                               0.074      1.432 r
  U26796/Y (NOR2X2MTR)                                   0.042      1.474 f
  U11713/Y (OAI2B1X2MTR)                                 0.116      1.590 f
  U29454/Y (NAND3X4MTR)                                  0.053      1.643 r
  U29455/Y (CLKNAND2X2MTR)                               0.046      1.689 f
  U16242/Y (INVX1MTR)                                    0.033      1.722 r
  PIM_result_reg_78_/D (DFFRHQX4MTR)                     0.000      1.722 r
  data arrival time                                                 1.722

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_78_/CK (DFFRHQX4MTR)                    0.000      1.500 r
  library setup time                                    -0.112      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.722
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23471/Y (CLKNAND2X16MTR)                              0.073      0.341 f
  U14321/Y (INVX20MTR)                                   0.043      0.384 r
  U10834/Y (NAND2X12MTR)                                 0.060      0.445 f
  U14988/Y (INVX20MTR)                                   0.045      0.490 r
  U20908/Y (BUFX8MTR)                                    0.066      0.556 r
  U12368/Y (AOI2B1X1MTR)                                 0.082      0.638 f
  U18260/Y (NAND3X4MTR)                                  0.056      0.694 r
  U13874/Y (NOR2X4MTR)                                   0.033      0.727 f
  U15074/Y (NAND2X2MTR)                                  0.039      0.766 r
  U20659/Y (OAI2BB1X4MTR)                                0.095      0.861 r
  U17712/Y (INVX2MTR)                                    0.035      0.895 f
  U16541/Y (CLKNAND2X4MTR)                               0.039      0.935 r
  U19241/Y (NAND2X3MTR)                                  0.057      0.991 f
  U20527/Y (MXI2X1MTR)                                   0.089      1.080 f
  U17865/Y (NOR2X2MTR)                                   0.072      1.152 r
  U26001/Y (OAI21X2MTR)                                  0.064      1.216 f
  U17356/Y (NOR2X4MTR)                                   0.082      1.298 r
  U13258/Y (NAND2BX8MTR)                                 0.088      1.386 r
  U25285/Y (NAND2X6MTR)                                  0.041      1.428 f
  U23887/Y (XNOR2X8MTR)                                  0.073      1.500 f
  U12246/Y (NOR3X4MTR)                                   0.082      1.582 r
  U23788/Y (OAI2B11X4MTR)                                0.077      1.659 f
  U23787/Y (NOR2BX4MTR)                                  0.084      1.744 f
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX4MTR)
                                                         0.000      1.744 f
  data arrival time                                                 1.744

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.091      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.744
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U14901/Y (CLKNAND2X16MTR)                              0.046      0.236 r
  U10897/Y (INVX8MTR)                                    0.048      0.284 f
  U13785/Y (INVX16MTR)                                   0.033      0.317 r
  U13715/Y (INVX4MTR)                                    0.027      0.343 f
  U10826/Y (OAI2BB1X2MTR)                                0.078      0.421 f
  U16843/Y (INVX2MTR)                                    0.040      0.461 r
  U13455/Y (NAND3X4MTR)                                  0.051      0.512 f
  U10518/Y (NAND2X4MTR)                                  0.041      0.553 r
  U26602/Y (NAND3BX4MTR)                                 0.062      0.615 f
  U14157/Y (NOR2X4MTR)                                   0.060      0.675 r
  U12174/Y (NAND2X4MTR)                                  0.066      0.740 f
  U14420/Y (NAND2X12MTR)                                 0.070      0.811 r
  U14882/Y (NAND2X8MTR)                                  0.051      0.861 f
  U14347/Y (CLKNAND2X4MTR)                               0.041      0.902 r
  U14323/Y (INVX4MTR)                                    0.039      0.941 f
  U11564/Y (CLKNAND2X4MTR)                               0.036      0.976 r
  U11563/Y (NAND2X4MTR)                                  0.045      1.021 f
  U15109/Y (AOI21X8MTR)                                  0.084      1.105 r
  U20660/Y (OAI21X6MTR)                                  0.063      1.168 f
  U23702/Y (XNOR2X8MTR)                                  0.084      1.252 f
  U19297/Y (NOR2X12MTR)                                  0.065      1.318 r
  U13240/Y (NAND2BX12MTR)                                0.077      1.394 r
  U12999/Y (CLKNAND2X4MTR)                               0.048      1.442 f
  U13096/Y (XNOR2X8MTR)                                  0.077      1.519 f
  U15377/Y (NOR2X3MTR)                                   0.064      1.583 r
  U12033/Y (OAI211X4MTR)                                 0.069      1.652 f
  U28884/Y (NOR2X1MTR)                                   0.063      1.715 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX4MTR)
                                                         0.000      1.715 r
  data arrival time                                                 1.715

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.715
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.334


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U15218/Y (OAI22X2MTR)                                  0.095      0.522 r
  U18384/Y (OAI21X2MTR)                                  0.078      0.600 f
  U16696/Y (CLKNAND2X4MTR)                               0.065      0.665 r
  U14510/Y (NAND2X3MTR)                                  0.060      0.725 f
  U13909/Y (INVX2MTR)                                    0.051      0.775 r
  U9863/Y (OAI21X4MTR)                                   0.058      0.833 f
  U17742/Y (AOI21X4MTR)                                  0.100      0.934 r
  U23818/Y (OAI21X4MTR)                                  0.094      1.027 f
  U20955/Y (AOI21X2MTR)                                  0.095      1.122 r
  U24772/Y (XOR2X2MTR)                                   0.083      1.206 r
  U23468/Y (OAI2BB1X4MTR)                                0.127      1.333 r
  U11738/Y (NOR2X3MTR)                                   0.035      1.367 f
  U17301/Y (AND3X4MTR)                                   0.100      1.468 f
  U14074/Y (NAND2X6MTR)                                  0.038      1.506 r
  U23692/Y (OAI2BB1X4MTR)                                0.089      1.595 r
  U12265/Y (NAND2X4MTR)                                  0.047      1.643 f
  U26856/Y (OAI21X2MTR)                                  0.069      1.712 r
  U0_BANK_TOP/vACC_1_reg_0__17_/D (DFFRHQX4MTR)          0.000      1.712 r
  data arrival time                                                 1.712

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.712
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.334


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U25009/Y (INVX3MTR)                                    0.036      0.955 r
  U9715/Y (AOI21X2MTR)                                   0.047      1.002 f
  U26274/Y (XNOR2X2MTR)                                  0.071      1.073 f
  U26959/Y (AOI22X1MTR)                                  0.091      1.164 r
  U16495/Y (OAI2BB1X2MTR)                                0.073      1.237 f
  U14554/Y (NOR2X3MTR)                                   0.065      1.302 r
  U23459/Y (NAND4X4MTR)                                  0.078      1.380 f
  U13017/Y (NOR2X3MTR)                                   0.069      1.449 r
  U16351/Y (NAND4X4MTR)                                  0.094      1.543 f
  U16322/Y (CLKNAND2X4MTR)                               0.063      1.606 r
  U14304/Y (NAND2X4MTR)                                  0.042      1.648 f
  U17416/Y (CLKNAND2X4MTR)                               0.042      1.690 r
  U20822/Y (OAI22X2MTR)                                  0.045      1.735 f
  U0_BANK_TOP/vACC_3_reg_7__20_/D (DFFRHQX4MTR)          0.000      1.735 f
  data arrival time                                                 1.735

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.099      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.735
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.334


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U14840/Y (NOR2X12MTR)                                  0.060      0.224 f
  U10902/Y (INVX14MTR)                                   0.049      0.273 r
  U13443/Y (INVX14MTR)                                   0.036      0.309 f
  U26620/Y (CLKNAND2X4MTR)                               0.029      0.338 r
  U21703/Y (OAI21X3MTR)                                  0.045      0.383 f
  U13832/Y (NOR2X4MTR)                                   0.055      0.438 r
  U10601/Y (AOI21X4MTR)                                  0.052      0.490 f
  U14830/Y (NOR2X4MTR)                                   0.054      0.543 r
  U12937/Y (NAND3X4MTR)                                  0.063      0.606 f
  U13796/Y (NOR2X6MTR)                                   0.070      0.675 r
  U14959/Y (AOI21X8MTR)                                  0.075      0.750 f
  U26388/Y (INVX12MTR)                                   0.055      0.805 r
  U12672/Y (NAND2X8MTR)                                  0.047      0.852 f
  U15671/Y (INVX8MTR)                                    0.032      0.885 r
  U13437/Y (NAND2X8MTR)                                  0.034      0.918 f
  U10061/Y (CLKNAND2X8MTR)                               0.042      0.960 r
  U12065/Y (NAND2X12MTR)                                 0.046      1.006 f
  U11393/Y (AOI21X8MTR)                                  0.068      1.074 r
  U20275/Y (XNOR2X8MTR)                                  0.080      1.154 r
  U20784/Y (NOR2X8MTR)                                   0.050      1.204 f
  U12040/Y (NOR2X8MTR)                                   0.051      1.256 r
  U10952/Y (INVX4MTR)                                    0.031      1.287 f
  U9427/Y (NAND2X6MTR)                                   0.032      1.319 r
  U9430/Y (NAND2X4MTR)                                   0.063      1.382 f
  U14784/Y (NAND2X8MTR)                                  0.040      1.423 r
  U13052/Y (NAND2X8MTR)                                  0.050      1.473 f
  U11391/Y (CLKNAND2X4MTR)                               0.042      1.515 r
  U14417/Y (NAND2X6MTR)                                  0.038      1.553 f
  U11899/Y (NAND2X2MTR)                                  0.035      1.588 r
  U11687/Y (NAND2X2MTR)                                  0.060      1.648 f
  U28919/Y (NOR2X1MTR)                                   0.066      1.715 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX4MTR)
                                                         0.000      1.715 r
  data arrival time                                                 1.715

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.715
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.334


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23471/Y (CLKNAND2X16MTR)                              0.073      0.341 f
  U14321/Y (INVX20MTR)                                   0.043      0.384 r
  U10834/Y (NAND2X12MTR)                                 0.060      0.445 f
  U14988/Y (INVX20MTR)                                   0.045      0.490 r
  U20908/Y (BUFX8MTR)                                    0.066      0.556 r
  U12368/Y (AOI2B1X1MTR)                                 0.082      0.638 f
  U18260/Y (NAND3X4MTR)                                  0.056      0.694 r
  U13874/Y (NOR2X4MTR)                                   0.033      0.727 f
  U15074/Y (NAND2X2MTR)                                  0.039      0.766 r
  U10961/Y (INVX2MTR)                                    0.035      0.800 f
  U15779/Y (OAI21X4MTR)                                  0.080      0.881 r
  U26086/Y (NOR2X3MTR)                                   0.046      0.927 f
  U11980/Y (NAND2BX2MTR)                                 0.119      1.045 f
  U15592/Y (NOR2X3MTR)                                   0.082      1.127 r
  U9649/Y (NAND2BX4MTR)                                  0.056      1.183 f
  U15481/Y (NAND3X4MTR)                                  0.040      1.223 r
  U14936/Y (NAND2X4MTR)                                  0.036      1.259 f
  U26469/Y (INVX2MTR)                                    0.043      1.301 r
  U13609/Y (NAND2X6MTR)                                  0.046      1.347 f
  U13608/Y (NAND2X4MTR)                                  0.060      1.407 r
  U19291/Y (NAND2X8MTR)                                  0.066      1.473 f
  U9245/Y (OAI21X6MTR)                                   0.078      1.552 r
  U23666/Y (NAND4X4MTR)                                  0.095      1.646 f
  U23633/Y (NOR2X4MTR)                                   0.067      1.713 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX4MTR)
                                                         0.000      1.713 r
  data arrival time                                                 1.713

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.713
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.334


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U25533/Y (CLKNAND2X8MTR)                               0.055      1.582 r
  U25658/Y (AOI2BB1X4MTR)                                0.099      1.682 r
  U20899/Y (OAI22X2MTR)                                  0.051      1.733 f
  U0_BANK_TOP/vACC_2_reg_5__0_/D (DFFRHQX4MTR)           0.000      1.733 f
  data arrival time                                                 1.733

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__0_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.101      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.733
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.334


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_206_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10355/Y (INVX3MTR)                                    0.046      0.498 f
  U25442/Y (CLKNAND2X2MTR)                               0.048      0.546 r
  U25443/Y (NAND4X4MTR)                                  0.110      0.656 f
  U23631/Y (NOR2X4MTR)                                   0.090      0.745 r
  U16547/Y (CLKNAND2X4MTR)                               0.053      0.799 f
  U16524/Y (NOR2X4MTR)                                   0.068      0.867 r
  U18363/Y (NAND2X4MTR)                                  0.057      0.924 f
  U18293/Y (NAND2BX8MTR)                                 0.090      1.014 f
  U16516/Y (INVX4MTR)                                    0.046      1.060 r
  U15902/Y (NAND2X4MTR)                                  0.046      1.106 f
  U15887/Y (NOR2X4MTR)                                   0.067      1.173 r
  U12307/Y (NAND2X4MTR)                                  0.057      1.230 f
  U17752/Y (NOR2X4MTR)                                   0.059      1.289 r
  U15452/Y (NAND3X2MTR)                                  0.069      1.358 f
  U12327/Y (CLKNAND2X2MTR)                               0.074      1.432 r
  U26796/Y (NOR2X2MTR)                                   0.042      1.474 f
  U11713/Y (OAI2B1X2MTR)                                 0.116      1.590 f
  U29454/Y (NAND3X4MTR)                                  0.053      1.643 r
  U29782/Y (CLKNAND2X2MTR)                               0.046      1.689 f
  U16238/Y (INVX1MTR)                                    0.033      1.722 r
  PIM_result_reg_206_/D (DFFRHQX4MTR)                    0.000      1.722 r
  data arrival time                                                 1.722

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_206_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.112      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.722
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.334


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_462_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10355/Y (INVX3MTR)                                    0.046      0.498 f
  U25442/Y (CLKNAND2X2MTR)                               0.048      0.546 r
  U25443/Y (NAND4X4MTR)                                  0.110      0.656 f
  U23631/Y (NOR2X4MTR)                                   0.090      0.745 r
  U16547/Y (CLKNAND2X4MTR)                               0.053      0.799 f
  U16524/Y (NOR2X4MTR)                                   0.068      0.867 r
  U18363/Y (NAND2X4MTR)                                  0.057      0.924 f
  U18293/Y (NAND2BX8MTR)                                 0.090      1.014 f
  U16516/Y (INVX4MTR)                                    0.046      1.060 r
  U15902/Y (NAND2X4MTR)                                  0.046      1.106 f
  U15887/Y (NOR2X4MTR)                                   0.067      1.173 r
  U12307/Y (NAND2X4MTR)                                  0.057      1.230 f
  U17752/Y (NOR2X4MTR)                                   0.059      1.289 r
  U15452/Y (NAND3X2MTR)                                  0.069      1.358 f
  U12327/Y (CLKNAND2X2MTR)                               0.074      1.432 r
  U26796/Y (NOR2X2MTR)                                   0.042      1.474 f
  U11713/Y (OAI2B1X2MTR)                                 0.116      1.590 f
  U29454/Y (NAND3X4MTR)                                  0.053      1.643 r
  U29784/Y (CLKNAND2X2MTR)                               0.046      1.689 f
  U16244/Y (INVX1MTR)                                    0.033      1.722 r
  PIM_result_reg_462_/D (DFFRHQX4MTR)                    0.000      1.722 r
  data arrival time                                                 1.722

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_462_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.112      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.722
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.334


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23471/Y (CLKNAND2X16MTR)                              0.073      0.341 f
  U14321/Y (INVX20MTR)                                   0.043      0.384 r
  U10834/Y (NAND2X12MTR)                                 0.060      0.445 f
  U14988/Y (INVX20MTR)                                   0.045      0.490 r
  U20908/Y (BUFX8MTR)                                    0.066      0.556 r
  U12368/Y (AOI2B1X1MTR)                                 0.082      0.638 f
  U18260/Y (NAND3X4MTR)                                  0.056      0.694 r
  U13874/Y (NOR2X4MTR)                                   0.033      0.727 f
  U15074/Y (NAND2X2MTR)                                  0.039      0.766 r
  U10961/Y (INVX2MTR)                                    0.035      0.800 f
  U15779/Y (OAI21X4MTR)                                  0.080      0.881 r
  U26086/Y (NOR2X3MTR)                                   0.046      0.927 f
  U11980/Y (NAND2BX2MTR)                                 0.119      1.045 f
  U15592/Y (NOR2X3MTR)                                   0.082      1.127 r
  U9649/Y (NAND2BX4MTR)                                  0.056      1.183 f
  U15481/Y (NAND3X4MTR)                                  0.040      1.223 r
  U14936/Y (NAND2X4MTR)                                  0.036      1.259 f
  U26469/Y (INVX2MTR)                                    0.043      1.301 r
  U13609/Y (NAND2X6MTR)                                  0.046      1.347 f
  U13608/Y (NAND2X4MTR)                                  0.060      1.407 r
  U19291/Y (NAND2X8MTR)                                  0.066      1.473 f
  U9245/Y (OAI21X6MTR)                                   0.078      1.552 r
  U23666/Y (NAND4X4MTR)                                  0.095      1.646 f
  U22766/Y (NOR2X1MTR)                                   0.066      1.713 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX4MTR)
                                                         0.000      1.713 r
  data arrival time                                                 1.713

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.713
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.333


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24079/Y (INVX4MTR)                                    0.048      0.266 r
  U17036/Y (INVX4MTR)                                    0.055      0.320 f
  U10447/Y (INVX8MTR)                                    0.046      0.366 r
  U24673/Y (NOR2X4MTR)                                   0.027      0.393 f
  U23944/Y (AOI21X3MTR)                                  0.055      0.448 r
  U12205/Y (OAI21X2MTR)                                  0.063      0.510 f
  U26276/Y (OAI21X4MTR)                                  0.094      0.604 r
  U26034/Y (CLKNAND2X4MTR)                               0.070      0.674 f
  U25099/Y (NOR2X4MTR)                                   0.064      0.738 r
  U9874/Y (OAI21X2MTR)                                   0.089      0.827 f
  U14352/Y (AOI21X4MTR)                                  0.115      0.942 r
  U16442/Y (NAND2X6MTR)                                  0.076      1.018 f
  U9561/Y (AOI21X4MTR)                                   0.077      1.096 r
  U20756/Y (XNOR2X2MTR)                                  0.056      1.152 f
  U15431/Y (AOI22X4MTR)                                  0.105      1.257 r
  U15430/Y (OAI2BB1X4MTR)                                0.061      1.317 f
  U15427/Y (NOR3X4MTR)                                   0.109      1.426 r
  U12106/Y (NAND3X4MTR)                                  0.103      1.529 f
  U26216/Y (NAND2X1MTR)                                  0.054      1.583 r
  U23767/Y (OAI2BB1X4MTR)                                0.101      1.684 r
  U26785/Y (OAI21X2MTR)                                  0.051      1.735 f
  U0_BANK_TOP/vACC_2_reg_6__16_/D (DFFRHQX4MTR)          0.000      1.735 f
  data arrival time                                                 1.735

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.735
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.333


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U14266/Y (CLKNAND2X4MTR)                               0.072      1.279 f
  U15441/Y (NAND2X8MTR)                                  0.055      1.335 r
  U11918/Y (NAND2X12MTR)                                 0.054      1.389 f
  U14810/Y (NOR2X4MTR)                                   0.079      1.467 r
  U15411/Y (BUFX4MTR)                                    0.105      1.572 r
  U26977/Y (AOI22X2MTR)                                  0.046      1.618 f
  U11823/Y (OAI21X1MTR)                                  0.041      1.659 r
  U0_BANK_TOP/vACC_3_reg_7__11_/D (DFFRQX4MTR)           0.000      1.659 r
  data arrival time                                                 1.659

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__11_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.174      1.326
  data required time                                                1.326
  --------------------------------------------------------------------------
  data required time                                                1.326
  data arrival time                                                -1.659
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.333


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U14901/Y (CLKNAND2X16MTR)                              0.046      0.236 r
  U10897/Y (INVX8MTR)                                    0.048      0.284 f
  U13785/Y (INVX16MTR)                                   0.033      0.317 r
  U13715/Y (INVX4MTR)                                    0.027      0.343 f
  U10826/Y (OAI2BB1X2MTR)                                0.078      0.421 f
  U16843/Y (INVX2MTR)                                    0.040      0.461 r
  U13455/Y (NAND3X4MTR)                                  0.051      0.512 f
  U10518/Y (NAND2X4MTR)                                  0.041      0.553 r
  U26602/Y (NAND3BX4MTR)                                 0.062      0.615 f
  U14157/Y (NOR2X4MTR)                                   0.060      0.675 r
  U12174/Y (NAND2X4MTR)                                  0.066      0.740 f
  U14420/Y (NAND2X12MTR)                                 0.070      0.811 r
  U18308/Y (NAND2X4MTR)                                  0.064      0.874 f
  U17647/Y (INVX6MTR)                                    0.050      0.924 r
  U22455/Y (NOR2X8MTR)                                   0.034      0.958 f
  U13251/Y (NAND2X4MTR)                                  0.042      0.999 r
  U20918/Y (CLKNAND2X4MTR)                               0.047      1.046 f
  U11763/Y (AOI21X8MTR)                                  0.084      1.130 r
  U20672/Y (AND3X2MTR)                                   0.150      1.280 r
  U14638/Y (NOR2X8MTR)                                   0.043      1.324 f
  U24344/Y (NAND2BX8MTR)                                 0.085      1.408 f
  U26014/Y (CLKNAND2X4MTR)                               0.039      1.448 r
  U16249/Y (OAI2BB1X2MTR)                                0.103      1.551 r
  U14106/Y (NAND4X4MTR)                                  0.090      1.641 f
  U14816/Y (NOR2X4MTR)                                   0.068      1.709 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX2MTR)
                                                         0.000      1.709 r
  data arrival time                                                 1.709

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.709
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.333


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24079/Y (INVX4MTR)                                    0.048      0.266 r
  U17036/Y (INVX4MTR)                                    0.055      0.320 f
  U10447/Y (INVX8MTR)                                    0.046      0.366 r
  U24673/Y (NOR2X4MTR)                                   0.027      0.393 f
  U23944/Y (AOI21X3MTR)                                  0.055      0.448 r
  U12205/Y (OAI21X2MTR)                                  0.063      0.510 f
  U26276/Y (OAI21X4MTR)                                  0.094      0.604 r
  U26034/Y (CLKNAND2X4MTR)                               0.070      0.674 f
  U25099/Y (NOR2X4MTR)                                   0.064      0.738 r
  U9874/Y (OAI21X2MTR)                                   0.089      0.827 f
  U14352/Y (AOI21X4MTR)                                  0.115      0.942 r
  U16442/Y (NAND2X6MTR)                                  0.076      1.018 f
  U9561/Y (AOI21X4MTR)                                   0.077      1.096 r
  U20756/Y (XNOR2X2MTR)                                  0.056      1.152 f
  U15431/Y (AOI22X4MTR)                                  0.105      1.257 r
  U15430/Y (OAI2BB1X4MTR)                                0.061      1.317 f
  U15427/Y (NOR3X4MTR)                                   0.109      1.426 r
  U12106/Y (NAND3X4MTR)                                  0.103      1.529 f
  U26216/Y (NAND2X1MTR)                                  0.054      1.583 r
  U23767/Y (OAI2BB1X4MTR)                                0.101      1.684 r
  U26783/Y (OAI21X2MTR)                                  0.051      1.735 f
  U0_BANK_TOP/vACC_0_reg_6__16_/D (DFFRHQX4MTR)          0.000      1.735 f
  data arrival time                                                 1.735

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.735
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.333


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U9553/Y (AOI21X2MTR)                                   0.048      1.100 f
  U11474/Y (NAND2X2MTR)                                  0.062      1.162 r
  U12210/Y (NAND3X8MTR)                                  0.099      1.261 f
  U20808/Y (AOI21X8MTR)                                  0.111      1.372 r
  U17595/Y (NAND2BX4MTR)                                 0.090      1.462 r
  U14268/Y (NAND2X4MTR)                                  0.052      1.514 f
  U15470/Y (INVX4MTR)                                    0.062      1.577 r
  U11176/Y (CLKNAND2X2MTR)                               0.046      1.623 f
  U11171/Y (OAI21X1MTR)                                  0.033      1.656 r
  U0_BANK_TOP/vACC_3_reg_1__7_/D (DFFRQX4MTR)            0.000      1.656 r
  data arrival time                                                 1.656

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__7_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.176      1.324
  data required time                                                1.324
  --------------------------------------------------------------------------
  data required time                                                1.324
  data arrival time                                                -1.656
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.333


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23471/Y (CLKNAND2X16MTR)                              0.073      0.341 f
  U14321/Y (INVX20MTR)                                   0.043      0.384 r
  U10654/Y (NAND2X12MTR)                                 0.040      0.424 f
  U16981/Y (INVX12MTR)                                   0.049      0.473 r
  U13705/Y (NAND2X4MTR)                                  0.049      0.521 f
  U22232/Y (OAI21X6MTR)                                  0.044      0.566 r
  U14832/Y (NOR2X12MTR)                                  0.047      0.612 f
  U22070/Y (CLKNAND2X16MTR)                              0.056      0.668 r
  U10561/Y (NAND2X12MTR)                                 0.061      0.729 f
  U11778/Y (CLKNAND2X16MTR)                              0.045      0.774 r
  U10784/Y (NAND2X6MTR)                                  0.061      0.835 f
  U10905/Y (OAI21X4MTR)                                  0.112      0.947 r
  U14983/Y (XNOR2X8MTR)                                  0.114      1.061 r
  U26916/Y (NAND2X6MTR)                                  0.063      1.124 f
  U13578/Y (NAND2X8MTR)                                  0.057      1.181 r
  U13724/Y (XNOR2X8MTR)                                  0.073      1.254 r
  U13717/Y (XNOR2X8MTR)                                  0.104      1.358 r
  U13887/Y (NOR2X8MTR)                                   0.045      1.403 f
  U23397/Y (AOI21X8MTR)                                  0.081      1.484 r
  U14244/Y (OAI21X8MTR)                                  0.062      1.546 f
  U20513/Y (XNOR2X1MTR)                                  0.106      1.652 f
  U22540/Y (NOR2X1MTR)                                   0.061      1.712 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX4MTR)
                                                         0.000      1.712 r
  data arrival time                                                 1.712

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.712
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.332


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U14901/Y (CLKNAND2X16MTR)                              0.046      0.236 r
  U13316/Y (INVX24MTR)                                   0.039      0.275 f
  U14622/Y (INVX32MTR)                                   0.034      0.309 r
  U10819/Y (INVX14MTR)                                   0.029      0.338 f
  U10705/Y (AOI2BB2X4MTR)                                0.057      0.395 r
  U26805/Y (OAI2BB1X4MTR)                                0.096      0.491 r
  U10633/Y (NAND3X4MTR)                                  0.066      0.557 f
  U10607/Y (INVX6MTR)                                    0.058      0.616 r
  U28779/Y (NAND3X12MTR)                                 0.070      0.686 f
  U29671/Y (CLKNAND2X16MTR)                              0.059      0.745 r
  U10503/Y (NAND2X6MTR)                                  0.066      0.811 f
  U16577/Y (NAND2X4MTR)                                  0.053      0.864 r
  U11716/Y (INVX4MTR)                                    0.038      0.902 f
  U11270/Y (XNOR2X8MTR)                                  0.077      0.979 f
  U11246/Y (XNOR2X8MTR)                                  0.083      1.063 f
  U11245/Y (INVX5MTR)                                    0.047      1.110 r
  U21036/Y (OAI22X8MTR)                                  0.052      1.161 f
  U16365/Y (OAI21X6MTR)                                  0.089      1.250 r
  U20663/Y (CLKNAND2X4MTR)                               0.051      1.300 f
  U22352/Y (AOI22X4MTR)                                  0.114      1.414 r
  U22708/Y (OAI21X4MTR)                                  0.066      1.480 f
  U29412/Y (INVX4MTR)                                    0.048      1.528 r
  U28708/Y (OAI21X2MTR)                                  0.055      1.583 f
  U14398/Y (XNOR2X1MTR)                                  0.072      1.654 f
  U12293/Y (NOR2X1MTR)                                   0.059      1.713 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX4MTR)
                                                         0.000      1.713 r
  data arrival time                                                 1.713

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.713
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.332


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24079/Y (INVX4MTR)                                    0.048      0.266 r
  U17036/Y (INVX4MTR)                                    0.055      0.320 f
  U10447/Y (INVX8MTR)                                    0.046      0.366 r
  U24673/Y (NOR2X4MTR)                                   0.027      0.393 f
  U23944/Y (AOI21X3MTR)                                  0.055      0.448 r
  U12205/Y (OAI21X2MTR)                                  0.063      0.510 f
  U26276/Y (OAI21X4MTR)                                  0.094      0.604 r
  U26034/Y (CLKNAND2X4MTR)                               0.070      0.674 f
  U25099/Y (NOR2X4MTR)                                   0.064      0.738 r
  U9874/Y (OAI21X2MTR)                                   0.089      0.827 f
  U14352/Y (AOI21X4MTR)                                  0.115      0.942 r
  U16442/Y (NAND2X6MTR)                                  0.076      1.018 f
  U9561/Y (AOI21X4MTR)                                   0.077      1.096 r
  U20756/Y (XNOR2X2MTR)                                  0.056      1.152 f
  U15431/Y (AOI22X4MTR)                                  0.105      1.257 r
  U15430/Y (OAI2BB1X4MTR)                                0.061      1.317 f
  U15427/Y (NOR3X4MTR)                                   0.109      1.426 r
  U12106/Y (NAND3X4MTR)                                  0.103      1.529 f
  U26216/Y (NAND2X1MTR)                                  0.054      1.583 r
  U23767/Y (OAI2BB1X4MTR)                                0.101      1.684 r
  U18709/Y (OAI21X2MTR)                                  0.051      1.735 f
  U0_BANK_TOP/vACC_3_reg_6__16_/D (DFFRHQX4MTR)          0.000      1.735 f
  data arrival time                                                 1.735

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.735
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.332


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U14901/Y (CLKNAND2X16MTR)                              0.046      0.236 r
  U10897/Y (INVX8MTR)                                    0.048      0.284 f
  U13785/Y (INVX16MTR)                                   0.033      0.317 r
  U13715/Y (INVX4MTR)                                    0.027      0.343 f
  U10826/Y (OAI2BB1X2MTR)                                0.078      0.421 f
  U16843/Y (INVX2MTR)                                    0.040      0.461 r
  U13455/Y (NAND3X4MTR)                                  0.051      0.512 f
  U10518/Y (NAND2X4MTR)                                  0.041      0.553 r
  U26602/Y (NAND3BX4MTR)                                 0.062      0.615 f
  U14157/Y (NOR2X4MTR)                                   0.060      0.675 r
  U12174/Y (NAND2X4MTR)                                  0.066      0.740 f
  U14420/Y (NAND2X12MTR)                                 0.070      0.811 r
  U10114/Y (NAND2X4MTR)                                  0.061      0.871 f
  U18121/Y (NOR2X2MTR)                                   0.071      0.942 r
  U17789/Y (CLKNAND2X2MTR)                               0.051      0.993 f
  U29266/Y (NAND3BX4MTR)                                 0.093      1.086 f
  U24051/Y (AND2X6MTR)                                   0.097      1.183 f
  U12425/Y (NAND2X2MTR)                                  0.048      1.230 r
  U16392/Y (CLKNAND2X4MTR)                               0.059      1.289 f
  U13022/Y (AOI21X8MTR)                                  0.076      1.365 r
  U14708/Y (NOR2X8MTR)                                   0.044      1.409 f
  U10840/Y (AOI21X4MTR)                                  0.102      1.512 r
  U10839/Y (XNOR2X8MTR)                                  0.095      1.606 r
  U10888/Y (INVX4MTR)                                    0.042      1.648 f
  U22762/Y (AOI22X1MTR)                                  0.062      1.710 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.710 r
  data arrival time                                                 1.710

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.710
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.332


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U14266/Y (CLKNAND2X4MTR)                               0.072      1.279 f
  U15441/Y (NAND2X8MTR)                                  0.055      1.335 r
  U11918/Y (NAND2X12MTR)                                 0.054      1.389 f
  U9280/Y (OAI2B1X4MTR)                                  0.118      1.507 r
  U23600/Y (INVX3MTR)                                    0.045      1.552 f
  U15396/Y (AOI21BX1MTR)                                 0.143      1.696 r
  U17246/Y (OAI2BB1X2MTR)                                0.041      1.737 f
  U0_BANK_TOP/vACC_2_reg_7__19_/D (DFFRHQX4MTR)          0.000      1.737 f
  data arrival time                                                 1.737

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.737
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.332


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24079/Y (INVX4MTR)                                    0.048      0.266 r
  U17036/Y (INVX4MTR)                                    0.055      0.320 f
  U10447/Y (INVX8MTR)                                    0.046      0.366 r
  U24673/Y (NOR2X4MTR)                                   0.027      0.393 f
  U23944/Y (AOI21X3MTR)                                  0.055      0.448 r
  U12205/Y (OAI21X2MTR)                                  0.063      0.510 f
  U26276/Y (OAI21X4MTR)                                  0.094      0.604 r
  U26034/Y (CLKNAND2X4MTR)                               0.070      0.674 f
  U25099/Y (NOR2X4MTR)                                   0.064      0.738 r
  U9874/Y (OAI21X2MTR)                                   0.089      0.827 f
  U14352/Y (AOI21X4MTR)                                  0.115      0.942 r
  U16442/Y (NAND2X6MTR)                                  0.076      1.018 f
  U9561/Y (AOI21X4MTR)                                   0.077      1.096 r
  U20756/Y (XNOR2X2MTR)                                  0.056      1.152 f
  U15431/Y (AOI22X4MTR)                                  0.105      1.257 r
  U15430/Y (OAI2BB1X4MTR)                                0.061      1.317 f
  U15427/Y (NOR3X4MTR)                                   0.109      1.426 r
  U12106/Y (NAND3X4MTR)                                  0.103      1.529 f
  U26216/Y (NAND2X1MTR)                                  0.054      1.583 r
  U23767/Y (OAI2BB1X4MTR)                                0.101      1.684 r
  U26784/Y (OAI21X2MTR)                                  0.051      1.735 f
  U0_BANK_TOP/vACC_1_reg_6__16_/D (DFFRHQX4MTR)          0.000      1.735 f
  data arrival time                                                 1.735

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.735
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.332


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U12486/Y (AOI22X1MTR)                                  0.088      0.459 f
  U19851/Y (OAI2B1X4MTR)                                 0.129      0.588 f
  U16989/Y (OAI21X6MTR)                                  0.048      0.636 r
  U10451/Y (NAND2X2MTR)                                  0.077      0.713 f
  U16555/Y (OAI21X2MTR)                                  0.058      0.771 r
  U23538/Y (AND3X4MTR)                                   0.118      0.889 r
  U26168/Y (NOR2X8MTR)                                   0.035      0.924 f
  U26019/Y (OAI21X4MTR)                                  0.084      1.007 r
  U23625/Y (AOI21X2MTR)                                  0.069      1.076 f
  U20943/Y (XNOR2X2MTR)                                  0.084      1.160 f
  U20919/Y (AOI22X4MTR)                                  0.078      1.238 r
  U16010/Y (NAND2X3MTR)                                  0.052      1.290 f
  U15480/Y (INVX3MTR)                                    0.037      1.327 r
  U15925/Y (NAND3X4MTR)                                  0.055      1.382 f
  U15871/Y (NOR2X6MTR)                                   0.083      1.465 r
  U15817/Y (NAND3X8MTR)                                  0.075      1.540 f
  U15728/Y (NAND2X12MTR)                                 0.061      1.601 r
  U12153/Y (NAND2X4MTR)                                  0.041      1.642 f
  U17405/Y (CLKNAND2X4MTR)                               0.043      1.686 r
  U27033/Y (OAI21X2MTR)                                  0.049      1.734 f
  U0_BANK_TOP/vACC_2_reg_3__17_/D (DFFRHQX4MTR)          0.000      1.734 f
  data arrival time                                                 1.734

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.734
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.332


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U12486/Y (AOI22X1MTR)                                  0.088      0.459 f
  U19851/Y (OAI2B1X4MTR)                                 0.129      0.588 f
  U16989/Y (OAI21X6MTR)                                  0.048      0.636 r
  U10451/Y (NAND2X2MTR)                                  0.077      0.713 f
  U16555/Y (OAI21X2MTR)                                  0.058      0.771 r
  U23538/Y (AND3X4MTR)                                   0.118      0.889 r
  U26168/Y (NOR2X8MTR)                                   0.035      0.924 f
  U26019/Y (OAI21X4MTR)                                  0.084      1.007 r
  U23625/Y (AOI21X2MTR)                                  0.069      1.076 f
  U20943/Y (XNOR2X2MTR)                                  0.084      1.160 f
  U20919/Y (AOI22X4MTR)                                  0.078      1.238 r
  U16010/Y (NAND2X3MTR)                                  0.052      1.290 f
  U15480/Y (INVX3MTR)                                    0.037      1.327 r
  U15925/Y (NAND3X4MTR)                                  0.055      1.382 f
  U15871/Y (NOR2X6MTR)                                   0.083      1.465 r
  U15817/Y (NAND3X8MTR)                                  0.075      1.540 f
  U15728/Y (NAND2X12MTR)                                 0.061      1.601 r
  U12153/Y (NAND2X4MTR)                                  0.041      1.642 f
  U17405/Y (CLKNAND2X4MTR)                               0.043      1.686 r
  U27032/Y (OAI21X2MTR)                                  0.049      1.734 f
  U0_BANK_TOP/vACC_0_reg_3__17_/D (DFFRHQX4MTR)          0.000      1.734 f
  data arrival time                                                 1.734

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.734
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.332


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U12486/Y (AOI22X1MTR)                                  0.088      0.459 f
  U19851/Y (OAI2B1X4MTR)                                 0.129      0.588 f
  U16989/Y (OAI21X6MTR)                                  0.048      0.636 r
  U10451/Y (NAND2X2MTR)                                  0.077      0.713 f
  U16555/Y (OAI21X2MTR)                                  0.058      0.771 r
  U23538/Y (AND3X4MTR)                                   0.118      0.889 r
  U26168/Y (NOR2X8MTR)                                   0.035      0.924 f
  U26019/Y (OAI21X4MTR)                                  0.084      1.007 r
  U23625/Y (AOI21X2MTR)                                  0.069      1.076 f
  U20943/Y (XNOR2X2MTR)                                  0.084      1.160 f
  U20919/Y (AOI22X4MTR)                                  0.078      1.238 r
  U16010/Y (NAND2X3MTR)                                  0.052      1.290 f
  U15480/Y (INVX3MTR)                                    0.037      1.327 r
  U15925/Y (NAND3X4MTR)                                  0.055      1.382 f
  U15871/Y (NOR2X6MTR)                                   0.083      1.465 r
  U15817/Y (NAND3X8MTR)                                  0.075      1.540 f
  U15728/Y (NAND2X12MTR)                                 0.061      1.601 r
  U12153/Y (NAND2X4MTR)                                  0.041      1.642 f
  U17405/Y (CLKNAND2X4MTR)                               0.043      1.686 r
  U27037/Y (OAI21X2MTR)                                  0.049      1.734 f
  U0_BANK_TOP/vACC_1_reg_3__17_/D (DFFRHQX4MTR)          0.000      1.734 f
  data arrival time                                                 1.734

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.734
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.332


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U12486/Y (AOI22X1MTR)                                  0.088      0.459 f
  U19851/Y (OAI2B1X4MTR)                                 0.129      0.588 f
  U16989/Y (OAI21X6MTR)                                  0.048      0.636 r
  U10451/Y (NAND2X2MTR)                                  0.077      0.713 f
  U16555/Y (OAI21X2MTR)                                  0.058      0.771 r
  U23538/Y (AND3X4MTR)                                   0.118      0.889 r
  U26168/Y (NOR2X8MTR)                                   0.035      0.924 f
  U26019/Y (OAI21X4MTR)                                  0.084      1.007 r
  U23625/Y (AOI21X2MTR)                                  0.069      1.076 f
  U20943/Y (XNOR2X2MTR)                                  0.084      1.160 f
  U20919/Y (AOI22X4MTR)                                  0.078      1.238 r
  U16010/Y (NAND2X3MTR)                                  0.052      1.290 f
  U15480/Y (INVX3MTR)                                    0.037      1.327 r
  U15925/Y (NAND3X4MTR)                                  0.055      1.382 f
  U15871/Y (NOR2X6MTR)                                   0.083      1.465 r
  U15817/Y (NAND3X8MTR)                                  0.075      1.540 f
  U15728/Y (NAND2X12MTR)                                 0.061      1.601 r
  U23916/Y (NOR2X4MTR)                                   0.047      1.648 f
  U17139/Y (CLKNAND2X2MTR)                               0.044      1.691 r
  U23873/Y (OAI2BB1X2MTR)                                0.045      1.737 f
  U0_BANK_TOP/vACC_0_reg_3__15_/D (DFFRHQX4MTR)          0.000      1.737 f
  data arrival time                                                 1.737

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__15_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.737
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.332


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U12486/Y (AOI22X1MTR)                                  0.088      0.459 f
  U19851/Y (OAI2B1X4MTR)                                 0.129      0.588 f
  U16989/Y (OAI21X6MTR)                                  0.048      0.636 r
  U10451/Y (NAND2X2MTR)                                  0.077      0.713 f
  U16555/Y (OAI21X2MTR)                                  0.058      0.771 r
  U23538/Y (AND3X4MTR)                                   0.118      0.889 r
  U26168/Y (NOR2X8MTR)                                   0.035      0.924 f
  U26019/Y (OAI21X4MTR)                                  0.084      1.007 r
  U23625/Y (AOI21X2MTR)                                  0.069      1.076 f
  U20943/Y (XNOR2X2MTR)                                  0.084      1.160 f
  U20919/Y (AOI22X4MTR)                                  0.078      1.238 r
  U16010/Y (NAND2X3MTR)                                  0.052      1.290 f
  U15480/Y (INVX3MTR)                                    0.037      1.327 r
  U15925/Y (NAND3X4MTR)                                  0.055      1.382 f
  U15871/Y (NOR2X6MTR)                                   0.083      1.465 r
  U15817/Y (NAND3X8MTR)                                  0.075      1.540 f
  U15728/Y (NAND2X12MTR)                                 0.061      1.601 r
  U12153/Y (NAND2X4MTR)                                  0.041      1.642 f
  U17405/Y (CLKNAND2X4MTR)                               0.043      1.686 r
  U27035/Y (OAI21X2MTR)                                  0.049      1.734 f
  U0_BANK_TOP/vACC_3_reg_3__17_/D (DFFRHQX4MTR)          0.000      1.734 f
  data arrival time                                                 1.734

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.734
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.332


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U25533/Y (CLKNAND2X8MTR)                               0.055      1.582 r
  U25658/Y (AOI2BB1X4MTR)                                0.099      1.682 r
  U20897/Y (OAI22X2MTR)                                  0.051      1.733 f
  U0_BANK_TOP/vACC_0_reg_5__0_/D (DFFRHQX4MTR)           0.000      1.733 f
  data arrival time                                                 1.733

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__0_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.733
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.331


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23471/Y (CLKNAND2X16MTR)                              0.073      0.341 f
  U14321/Y (INVX20MTR)                                   0.043      0.384 r
  U10834/Y (NAND2X12MTR)                                 0.060      0.445 f
  U14988/Y (INVX20MTR)                                   0.045      0.490 r
  U29319/Y (OAI2BB1X4MTR)                                0.043      0.533 f
  U14392/Y (NAND2X4MTR)                                  0.043      0.576 r
  U14391/Y (AOI21X8MTR)                                  0.032      0.608 f
  U14938/Y (NAND3X12MTR)                                 0.047      0.655 r
  U29313/Y (CLKNAND2X16MTR)                              0.095      0.750 f
  U10294/Y (NAND2X12MTR)                                 0.078      0.828 r
  U10208/Y (INVX8MTR)                                    0.041      0.869 f
  U29441/Y (NOR2X12MTR)                                  0.057      0.926 r
  U29438/Y (NAND2X8MTR)                                  0.047      0.974 f
  U9786/Y (CLKNAND2X8MTR)                                0.049      1.023 r
  U14924/Y (XNOR2X8MTR)                                  0.089      1.112 r
  U28748/Y (XNOR2X8MTR)                                  0.099      1.211 r
  U9412/Y (OAI21X3MTR)                                   0.067      1.278 f
  U15487/Y (OAI2BB1X4MTR)                                0.047      1.325 r
  U9437/Y (INVX4MTR)                                     0.038      1.363 f
  U9363/Y (NOR2X4MTR)                                    0.081      1.445 r
  U23740/Y (AOI21X8MTR)                                  0.059      1.504 f
  U13698/Y (OAI21X8MTR)                                  0.041      1.545 r
  U23490/Y (XNOR2X1MTR)                                  0.117      1.662 r
  U22710/Y (NOR2X1MTR)                                   0.053      1.715 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX2MTR)
                                                         0.000      1.715 f
  data arrival time                                                 1.715

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.715
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.331


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U12364/Y (AOI22X1MTR)                                  0.109      0.481 f
  U20720/Y (OAI2B11X4MTR)                                0.062      0.543 r
  U20719/Y (OAI2BB1X4MTR)                                0.121      0.664 r
  U10099/Y (CLKNAND2X2MTR)                               0.063      0.727 f
  U10037/Y (OAI21X2MTR)                                  0.097      0.824 r
  U20458/Y (AOI21X4MTR)                                  0.052      0.876 f
  U10797/Y (OAI21X6MTR)                                  0.103      0.979 r
  U12332/Y (AOI21X1MTR)                                  0.101      1.080 f
  U18029/Y (XNOR2X1MTR)                                  0.084      1.164 r
  U14569/Y (AOI2BB2X4MTR)                                0.124      1.288 r
  U13039/Y (OAI2BB1X4MTR)                                0.069      1.357 f
  U17471/Y (NOR2X3MTR)                                   0.058      1.415 r
  U17301/Y (AND3X4MTR)                                   0.098      1.513 r
  U14074/Y (NAND2X6MTR)                                  0.045      1.558 f
  U16336/Y (CLKNAND2X2MTR)                               0.045      1.603 r
  U11995/Y (NAND2X4MTR)                                  0.040      1.643 f
  U23958/Y (CLKNAND2X4MTR)                               0.041      1.683 r
  U28703/Y (OAI22X2MTR)                                  0.045      1.729 f
  U0_BANK_TOP/vACC_2_reg_0__20_/D (DFFRHQX4MTR)          0.000      1.729 f
  data arrival time                                                 1.729

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.729
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.330


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U12486/Y (AOI22X1MTR)                                  0.088      0.459 f
  U19851/Y (OAI2B1X4MTR)                                 0.129      0.588 f
  U16989/Y (OAI21X6MTR)                                  0.048      0.636 r
  U10451/Y (NAND2X2MTR)                                  0.077      0.713 f
  U16555/Y (OAI21X2MTR)                                  0.058      0.771 r
  U23538/Y (AND3X4MTR)                                   0.118      0.889 r
  U26168/Y (NOR2X8MTR)                                   0.035      0.924 f
  U26019/Y (OAI21X4MTR)                                  0.084      1.007 r
  U23625/Y (AOI21X2MTR)                                  0.069      1.076 f
  U20943/Y (XNOR2X2MTR)                                  0.084      1.160 f
  U20919/Y (AOI22X4MTR)                                  0.078      1.238 r
  U16010/Y (NAND2X3MTR)                                  0.052      1.290 f
  U15480/Y (INVX3MTR)                                    0.037      1.327 r
  U15925/Y (NAND3X4MTR)                                  0.055      1.382 f
  U15871/Y (NOR2X6MTR)                                   0.083      1.465 r
  U15817/Y (NAND3X8MTR)                                  0.075      1.540 f
  U15728/Y (NAND2X12MTR)                                 0.061      1.601 r
  U23917/Y (NOR2X4MTR)                                   0.046      1.647 f
  U23908/Y (CLKNAND2X2MTR)                               0.043      1.690 r
  U23865/Y (OAI2BB1X2MTR)                                0.045      1.736 f
  U0_BANK_TOP/vACC_2_reg_3__15_/D (DFFRHQX4MTR)          0.000      1.736 f
  data arrival time                                                 1.736

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__15_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.736
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.330


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23475/Y (CLKNAND2X16MTR)                              0.070      0.338 f
  U22361/Y (INVX16MTR)                                   0.044      0.382 r
  U15504/Y (NAND2X12MTR)                                 0.040      0.422 f
  U10919/Y (INVX12MTR)                                   0.048      0.470 r
  U14836/Y (INVX2MTR)                                    0.044      0.514 f
  U19524/Y (INVX4MTR)                                    0.043      0.557 r
  U23785/Y (OAI2BB1X2MTR)                                0.045      0.602 f
  U16580/Y (NAND2X2MTR)                                  0.045      0.647 r
  U13142/Y (NOR2X4MTR)                                   0.036      0.683 f
  U14959/Y (AOI21X8MTR)                                  0.095      0.778 r
  U12189/Y (NAND2BX4MTR)                                 0.093      0.871 r
  U19376/Y (NAND2X2MTR)                                  0.057      0.928 f
  U20287/Y (OAI2BB1X4MTR)                                0.053      0.981 r
  U10933/Y (CLKNAND2X2MTR)                               0.050      1.031 f
  U14881/Y (NAND2X3MTR)                                  0.049      1.080 r
  U26423/Y (XNOR2X8MTR)                                  0.079      1.158 r
  U26422/Y (NOR2X8MTR)                                   0.054      1.213 f
  U26428/Y (NOR2X12MTR)                                  0.055      1.268 r
  U24234/Y (INVX4MTR)                                    0.029      1.297 f
  U10718/Y (CLKNAND2X4MTR)                               0.032      1.329 r
  U12201/Y (CLKNAND2X2MTR)                               0.050      1.378 f
  U23881/Y (XNOR2X2MTR)                                  0.088      1.466 f
  U14872/Y (NAND3BX4MTR)                                 0.110      1.577 f
  U28946/Y (NOR2X3MTR)                                   0.061      1.637 r
  U24268/Y (NOR2BX4MTR)                                  0.085      1.722 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX8MTR)
                                                         0.000      1.722 r
  data arrival time                                                 1.722

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.108      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.722
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.330


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U23381/Y (NOR2X12MTR)                                  0.099      0.289 r
  U13386/Y (INVX12MTR)                                   0.047      0.336 f
  U10858/Y (BUFX8MTR)                                    0.082      0.418 f
  U10808/Y (INVX6MTR)                                    0.047      0.465 r
  U12966/Y (AOI22X1MTR)                                  0.056      0.521 f
  U26489/Y (OAI2BB1X2MTR)                                0.107      0.628 f
  U26488/Y (AND4X4MTR)                                   0.102      0.731 f
  U13202/Y (NAND3X12MTR)                                 0.050      0.781 r
  U13147/Y (CLKNAND2X16MTR)                              0.052      0.833 f
  U10456/Y (NAND2X2MTR)                                  0.074      0.907 r
  U13158/Y (INVX4MTR)                                    0.036      0.942 f
  U10000/Y (NOR2X4MTR)                                   0.080      1.022 r
  U29411/Y (AOI21X8MTR)                                  0.065      1.087 f
  U13025/Y (OAI21X4MTR)                                  0.088      1.175 r
  U13149/Y (XNOR2X8MTR)                                  0.094      1.270 r
  U17488/Y (NOR2X8MTR)                                   0.043      1.312 f
  U13554/Y (INVX4MTR)                                    0.035      1.348 r
  U10750/Y (NAND2X6MTR)                                  0.043      1.390 f
  U11385/Y (CLKNAND2X4MTR)                               0.049      1.439 r
  U12142/Y (XNOR2X8MTR)                                  0.076      1.515 r
  U13519/Y (NAND2X4MTR)                                  0.057      1.572 f
  U24989/Y (INVX3MTR)                                    0.034      1.605 r
  U20403/Y (NAND3X4MTR)                                  0.049      1.654 f
  U23892/Y (NOR2X1MTR)                                   0.057      1.711 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX4MTR)
                                                         0.000      1.711 r
  data arrival time                                                 1.711

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.711
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.330


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U12364/Y (AOI22X1MTR)                                  0.109      0.481 f
  U20720/Y (OAI2B11X4MTR)                                0.062      0.543 r
  U20719/Y (OAI2BB1X4MTR)                                0.121      0.664 r
  U10099/Y (CLKNAND2X2MTR)                               0.063      0.727 f
  U10037/Y (OAI21X2MTR)                                  0.097      0.824 r
  U20458/Y (AOI21X4MTR)                                  0.052      0.876 f
  U10797/Y (OAI21X6MTR)                                  0.103      0.979 r
  U12332/Y (AOI21X1MTR)                                  0.101      1.080 f
  U18029/Y (XNOR2X1MTR)                                  0.084      1.164 r
  U14569/Y (AOI2BB2X4MTR)                                0.124      1.288 r
  U13039/Y (OAI2BB1X4MTR)                                0.069      1.357 f
  U17471/Y (NOR2X3MTR)                                   0.058      1.415 r
  U17301/Y (AND3X4MTR)                                   0.098      1.513 r
  U14074/Y (NAND2X6MTR)                                  0.045      1.558 f
  U16336/Y (CLKNAND2X2MTR)                               0.045      1.603 r
  U11995/Y (NAND2X4MTR)                                  0.040      1.643 f
  U23958/Y (CLKNAND2X4MTR)                               0.041      1.683 r
  U28706/Y (OAI22X2MTR)                                  0.045      1.729 f
  U0_BANK_TOP/vACC_0_reg_0__20_/D (DFFRHQX4MTR)          0.000      1.729 f
  data arrival time                                                 1.729

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.729
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.330


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U11785/Y (NAND2X4MTR)                                  0.056      1.584 r
  U14763/Y (OAI22X4MTR)                                  0.060      1.644 f
  U12213/Y (CLKNAND2X2MTR)                               0.051      1.695 r
  U17117/Y (CLKNAND2X2MTR)                               0.040      1.735 f
  U0_BANK_TOP/vACC_3_reg_5__18_/D (DFFRHQX4MTR)          0.000      1.735 f
  data arrival time                                                 1.735

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.735
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.330


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24079/Y (INVX4MTR)                                    0.048      0.266 r
  U17036/Y (INVX4MTR)                                    0.055      0.320 f
  U10447/Y (INVX8MTR)                                    0.046      0.366 r
  U24673/Y (NOR2X4MTR)                                   0.027      0.393 f
  U23944/Y (AOI21X3MTR)                                  0.055      0.448 r
  U12205/Y (OAI21X2MTR)                                  0.063      0.510 f
  U26276/Y (OAI21X4MTR)                                  0.094      0.604 r
  U26034/Y (CLKNAND2X4MTR)                               0.070      0.674 f
  U25099/Y (NOR2X4MTR)                                   0.064      0.738 r
  U9874/Y (OAI21X2MTR)                                   0.089      0.827 f
  U14352/Y (AOI21X4MTR)                                  0.115      0.942 r
  U16442/Y (NAND2X6MTR)                                  0.076      1.018 f
  U9609/Y (OAI2BB1X2MTR)                                 0.095      1.114 f
  U9575/Y (NAND2X2MTR)                                   0.043      1.157 r
  U9507/Y (NAND3X4MTR)                                   0.073      1.230 f
  U9480/Y (INVX2MTR)                                     0.073      1.302 r
  U15434/Y (NOR2X8MTR)                                   0.036      1.338 f
  U15379/Y (BUFX4MTR)                                    0.097      1.435 f
  U9244/Y (CLKNAND2X2MTR)                                0.053      1.488 r
  U10901/Y (CLKNAND2X4MTR)                               0.058      1.546 f
  U12167/Y (NAND2X4MTR)                                  0.039      1.585 r
  U12131/Y (NAND2X1MTR)                                  0.057      1.641 f
  U18711/Y (OAI22X2MTR)                                  0.060      1.702 r
  U0_BANK_TOP/vACC_2_reg_6__20_/D (DFFRHQX4MTR)          0.000      1.702 r
  data arrival time                                                 1.702

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.128      1.372
  data required time                                                1.372
  --------------------------------------------------------------------------
  data required time                                                1.372
  data arrival time                                                -1.702
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.330


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U15218/Y (OAI22X2MTR)                                  0.095      0.522 r
  U18384/Y (OAI21X2MTR)                                  0.078      0.600 f
  U16696/Y (CLKNAND2X4MTR)                               0.065      0.665 r
  U14510/Y (NAND2X3MTR)                                  0.060      0.725 f
  U13909/Y (INVX2MTR)                                    0.051      0.775 r
  U9863/Y (OAI21X4MTR)                                   0.058      0.833 f
  U17742/Y (AOI21X4MTR)                                  0.100      0.934 r
  U23818/Y (OAI21X4MTR)                                  0.094      1.027 f
  U20955/Y (AOI21X2MTR)                                  0.095      1.122 r
  U24772/Y (XOR2X2MTR)                                   0.083      1.206 r
  U23468/Y (OAI2BB1X4MTR)                                0.127      1.333 r
  U11738/Y (NOR2X3MTR)                                   0.035      1.367 f
  U17301/Y (AND3X4MTR)                                   0.100      1.468 f
  U14074/Y (NAND2X6MTR)                                  0.038      1.506 r
  U20938/Y (NAND2X2MTR)                                  0.049      1.555 f
  U12203/Y (NOR2X4MTR)                                   0.061      1.616 r
  U23769/Y (OAI2BB1X2MTR)                                0.098      1.714 r
  U0_BANK_TOP/vACC_3_reg_0__19_/D (DFFRHQX4MTR)          0.000      1.714 r
  data arrival time                                                 1.714

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.714
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.330


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U15218/Y (OAI22X2MTR)                                  0.095      0.522 r
  U18384/Y (OAI21X2MTR)                                  0.078      0.600 f
  U16696/Y (CLKNAND2X4MTR)                               0.065      0.665 r
  U14510/Y (NAND2X3MTR)                                  0.060      0.725 f
  U13909/Y (INVX2MTR)                                    0.051      0.775 r
  U9863/Y (OAI21X4MTR)                                   0.058      0.833 f
  U17742/Y (AOI21X4MTR)                                  0.100      0.934 r
  U23818/Y (OAI21X4MTR)                                  0.094      1.027 f
  U20955/Y (AOI21X2MTR)                                  0.095      1.122 r
  U24772/Y (XOR2X2MTR)                                   0.083      1.206 r
  U23468/Y (OAI2BB1X4MTR)                                0.127      1.333 r
  U11738/Y (NOR2X3MTR)                                   0.035      1.367 f
  U17301/Y (AND3X4MTR)                                   0.100      1.468 f
  U14074/Y (NAND2X6MTR)                                  0.038      1.506 r
  U20938/Y (NAND2X2MTR)                                  0.049      1.555 f
  U12203/Y (NOR2X4MTR)                                   0.061      1.616 r
  U17403/Y (OAI2BB1X2MTR)                                0.098      1.714 r
  U0_BANK_TOP/vACC_2_reg_0__19_/D (DFFRHQX4MTR)          0.000      1.714 r
  data arrival time                                                 1.714

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.714
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.329


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U11785/Y (NAND2X4MTR)                                  0.056      1.584 r
  U14763/Y (OAI22X4MTR)                                  0.060      1.644 f
  U11794/Y (CLKNAND2X2MTR)                               0.051      1.695 r
  U29528/Y (CLKNAND2X2MTR)                               0.040      1.735 f
  U0_BANK_TOP/vACC_1_reg_5__18_/D (DFFRHQX4MTR)          0.000      1.735 f
  data arrival time                                                 1.735

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.735
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.329


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U11785/Y (NAND2X4MTR)                                  0.056      1.584 r
  U14763/Y (OAI22X4MTR)                                  0.060      1.644 f
  U11792/Y (CLKNAND2X2MTR)                               0.051      1.695 r
  U29532/Y (CLKNAND2X2MTR)                               0.040      1.735 f
  U0_BANK_TOP/vACC_0_reg_5__18_/D (DFFRHQX4MTR)          0.000      1.735 f
  data arrival time                                                 1.735

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.735
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.329


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U11785/Y (NAND2X4MTR)                                  0.056      1.584 r
  U14763/Y (OAI22X4MTR)                                  0.060      1.644 f
  U12211/Y (CLKNAND2X2MTR)                               0.051      1.695 r
  U29527/Y (CLKNAND2X2MTR)                               0.040      1.735 f
  U0_BANK_TOP/vACC_2_reg_5__18_/D (DFFRHQX4MTR)          0.000      1.735 f
  data arrival time                                                 1.735

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.735
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.329


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U15218/Y (OAI22X2MTR)                                  0.095      0.522 r
  U18384/Y (OAI21X2MTR)                                  0.078      0.600 f
  U16696/Y (CLKNAND2X4MTR)                               0.065      0.665 r
  U14510/Y (NAND2X3MTR)                                  0.060      0.725 f
  U13909/Y (INVX2MTR)                                    0.051      0.775 r
  U9863/Y (OAI21X4MTR)                                   0.058      0.833 f
  U17742/Y (AOI21X4MTR)                                  0.100      0.934 r
  U23818/Y (OAI21X4MTR)                                  0.094      1.027 f
  U20955/Y (AOI21X2MTR)                                  0.095      1.122 r
  U24772/Y (XOR2X2MTR)                                   0.083      1.206 r
  U23468/Y (OAI2BB1X4MTR)                                0.127      1.333 r
  U11738/Y (NOR2X3MTR)                                   0.035      1.367 f
  U17301/Y (AND3X4MTR)                                   0.100      1.468 f
  U14074/Y (NAND2X6MTR)                                  0.038      1.506 r
  U20938/Y (NAND2X2MTR)                                  0.049      1.555 f
  U12203/Y (NOR2X4MTR)                                   0.061      1.616 r
  U23768/Y (OAI2BB1X2MTR)                                0.098      1.714 r
  U0_BANK_TOP/vACC_0_reg_0__19_/D (DFFRHQX4MTR)          0.000      1.714 r
  data arrival time                                                 1.714

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.714
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.329


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U15218/Y (OAI22X2MTR)                                  0.095      0.522 r
  U18384/Y (OAI21X2MTR)                                  0.078      0.600 f
  U16696/Y (CLKNAND2X4MTR)                               0.065      0.665 r
  U14510/Y (NAND2X3MTR)                                  0.060      0.725 f
  U13909/Y (INVX2MTR)                                    0.051      0.775 r
  U9863/Y (OAI21X4MTR)                                   0.058      0.833 f
  U17742/Y (AOI21X4MTR)                                  0.100      0.934 r
  U23818/Y (OAI21X4MTR)                                  0.094      1.027 f
  U20955/Y (AOI21X2MTR)                                  0.095      1.122 r
  U24772/Y (XOR2X2MTR)                                   0.083      1.206 r
  U23468/Y (OAI2BB1X4MTR)                                0.127      1.333 r
  U11738/Y (NOR2X3MTR)                                   0.035      1.367 f
  U17301/Y (AND3X4MTR)                                   0.100      1.468 f
  U14074/Y (NAND2X6MTR)                                  0.038      1.506 r
  U20938/Y (NAND2X2MTR)                                  0.049      1.555 f
  U12203/Y (NOR2X4MTR)                                   0.061      1.616 r
  U23816/Y (OAI2BB1X2MTR)                                0.098      1.714 r
  U0_BANK_TOP/vACC_1_reg_0__19_/D (DFFRHQX4MTR)          0.000      1.714 r
  data arrival time                                                 1.714

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.714
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.329


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U14901/Y (CLKNAND2X16MTR)                              0.046      0.236 r
  U10897/Y (INVX8MTR)                                    0.048      0.284 f
  U13785/Y (INVX16MTR)                                   0.033      0.317 r
  U13715/Y (INVX4MTR)                                    0.027      0.343 f
  U10826/Y (OAI2BB1X2MTR)                                0.078      0.421 f
  U16843/Y (INVX2MTR)                                    0.040      0.461 r
  U13455/Y (NAND3X4MTR)                                  0.051      0.512 f
  U10518/Y (NAND2X4MTR)                                  0.041      0.553 r
  U26602/Y (NAND3BX4MTR)                                 0.062      0.615 f
  U14157/Y (NOR2X4MTR)                                   0.060      0.675 r
  U12174/Y (NAND2X4MTR)                                  0.066      0.740 f
  U14420/Y (NAND2X12MTR)                                 0.070      0.811 r
  U18308/Y (NAND2X4MTR)                                  0.064      0.874 f
  U17647/Y (INVX6MTR)                                    0.050      0.924 r
  U22455/Y (NOR2X8MTR)                                   0.034      0.958 f
  U13251/Y (NAND2X4MTR)                                  0.042      0.999 r
  U20918/Y (CLKNAND2X4MTR)                               0.047      1.046 f
  U11763/Y (AOI21X8MTR)                                  0.084      1.130 r
  U20672/Y (AND3X2MTR)                                   0.150      1.280 r
  U14638/Y (NOR2X8MTR)                                   0.043      1.324 f
  U24344/Y (NAND2BX8MTR)                                 0.085      1.408 f
  U26014/Y (CLKNAND2X4MTR)                               0.039      1.448 r
  U16249/Y (OAI2BB1X2MTR)                                0.103      1.551 r
  U14106/Y (NAND4X4MTR)                                  0.090      1.641 f
  U26175/Y (NOR2X1MTR)                                   0.067      1.708 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX4MTR)
                                                         0.000      1.708 r
  data arrival time                                                 1.708

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.708
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.329


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U15218/Y (OAI22X2MTR)                                  0.095      0.522 r
  U18384/Y (OAI21X2MTR)                                  0.078      0.600 f
  U16696/Y (CLKNAND2X4MTR)                               0.065      0.665 r
  U14510/Y (NAND2X3MTR)                                  0.060      0.725 f
  U13909/Y (INVX2MTR)                                    0.051      0.775 r
  U9863/Y (OAI21X4MTR)                                   0.058      0.833 f
  U17742/Y (AOI21X4MTR)                                  0.100      0.934 r
  U23818/Y (OAI21X4MTR)                                  0.094      1.027 f
  U20955/Y (AOI21X2MTR)                                  0.095      1.122 r
  U24772/Y (XOR2X2MTR)                                   0.083      1.206 r
  U23468/Y (OAI2BB1X4MTR)                                0.127      1.333 r
  U11738/Y (NOR2X3MTR)                                   0.035      1.367 f
  U17301/Y (AND3X4MTR)                                   0.100      1.468 f
  U14074/Y (NAND2X6MTR)                                  0.038      1.506 r
  U16336/Y (CLKNAND2X2MTR)                               0.052      1.558 f
  U11995/Y (NAND2X4MTR)                                  0.038      1.597 r
  U23958/Y (CLKNAND2X4MTR)                               0.048      1.644 f
  U28704/Y (OAI22X2MTR)                                  0.057      1.701 r
  U0_BANK_TOP/vACC_1_reg_0__20_/D (DFFRHQX4MTR)          0.000      1.701 r
  data arrival time                                                 1.701

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.128      1.372
  data required time                                                1.372
  --------------------------------------------------------------------------
  data required time                                                1.372
  data arrival time                                                -1.701
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.329


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U15218/Y (OAI22X2MTR)                                  0.095      0.522 r
  U18384/Y (OAI21X2MTR)                                  0.078      0.600 f
  U16696/Y (CLKNAND2X4MTR)                               0.065      0.665 r
  U14510/Y (NAND2X3MTR)                                  0.060      0.725 f
  U13909/Y (INVX2MTR)                                    0.051      0.775 r
  U9863/Y (OAI21X4MTR)                                   0.058      0.833 f
  U17742/Y (AOI21X4MTR)                                  0.100      0.934 r
  U23818/Y (OAI21X4MTR)                                  0.094      1.027 f
  U20955/Y (AOI21X2MTR)                                  0.095      1.122 r
  U24772/Y (XOR2X2MTR)                                   0.083      1.206 r
  U23468/Y (OAI2BB1X4MTR)                                0.127      1.333 r
  U11738/Y (NOR2X3MTR)                                   0.035      1.367 f
  U17301/Y (AND3X4MTR)                                   0.100      1.468 f
  U14074/Y (NAND2X6MTR)                                  0.038      1.506 r
  U16336/Y (CLKNAND2X2MTR)                               0.052      1.558 f
  U11995/Y (NAND2X4MTR)                                  0.038      1.597 r
  U23958/Y (CLKNAND2X4MTR)                               0.048      1.644 f
  U28705/Y (OAI22X2MTR)                                  0.057      1.701 r
  U0_BANK_TOP/vACC_3_reg_0__20_/D (DFFRHQX4MTR)          0.000      1.701 r
  data arrival time                                                 1.701

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.128      1.372
  data required time                                                1.372
  --------------------------------------------------------------------------
  data required time                                                1.372
  data arrival time                                                -1.701
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.329


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U15523/Y (INVX5MTR)                                    0.032      0.248 f
  U17022/Y (BUFX10MTR)                                   0.068      0.316 f
  U21863/Y (BUFX10MTR)                                   0.072      0.388 f
  U17165/Y (CLKNAND2X2MTR)                               0.033      0.421 r
  U17141/Y (NAND3X2MTR)                                  0.071      0.492 f
  U15979/Y (CLKNAND2X2MTR)                               0.060      0.552 r
  U15960/Y (CLKNAND2X4MTR)                               0.067      0.618 f
  U10749/Y (NOR2X4MTR)                                   0.080      0.698 r
  U16664/Y (INVX2MTR)                                    0.052      0.750 f
  U15052/Y (OA21X4MTR)                                   0.136      0.886 f
  U15657/Y (CLKNAND2X4MTR)                               0.051      0.938 r
  U14906/Y (INVX4MTR)                                    0.038      0.976 f
  U13058/Y (OAI21X3MTR)                                  0.076      1.052 r
  U20797/Y (OAI2BB1X4MTR)                                0.113      1.165 r
  U20735/Y (OAI211X8MTR)                                 0.072      1.237 f
  U23746/Y (NAND2X6MTR)                                  0.074      1.311 r
  U17529/Y (INVX4MTR)                                    0.036      1.347 f
  U14246/Y (INVX4MTR)                                    0.059      1.406 r
  U12114/Y (NAND2X2MTR)                                  0.058      1.464 f
  U17197/Y (INVX2MTR)                                    0.075      1.539 r
  U11724/Y (AOI22X2MTR)                                  0.069      1.608 f
  U20614/Y (OAI21X1MTR)                                  0.045      1.654 r
  U0_BANK_TOP/vACC_1_reg_7__10_/D (DFFRQX4MTR)           0.000      1.654 r
  data arrival time                                                 1.654

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__10_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.175      1.325
  data required time                                                1.325
  --------------------------------------------------------------------------
  data required time                                                1.325
  data arrival time                                                -1.654
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.329


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U26227/Y (BUFX8MTR)                                    0.078      0.294 r
  U18845/Y (INVX6MTR)                                    0.037      0.331 f
  U10622/Y (INVX4MTR)                                    0.055      0.386 r
  U20993/Y (OAI21X2MTR)                                  0.057      0.443 f
  U11186/Y (NAND3BX4MTR)                                 0.097      0.540 f
  U10574/Y (CLKNAND2X2MTR)                               0.050      0.590 r
  U24909/Y (CLKNAND2X4MTR)                               0.070      0.660 f
  U13857/Y (NOR2X4MTR)                                   0.095      0.755 r
  U25348/Y (OAI21X6MTR)                                  0.072      0.827 f
  U9879/Y (AOI21X4MTR)                                   0.097      0.924 r
  U18309/Y (OAI21X6MTR)                                  0.072      0.996 f
  U20747/Y (OAI2BB1X2MTR)                                0.098      1.094 f
  U9633/Y (NAND2X2MTR)                                   0.046      1.140 r
  U16428/Y (NAND3X4MTR)                                  0.079      1.218 f
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 r
  U11938/Y (NAND2X6MTR)                                  0.049      1.321 f
  U11935/Y (NAND2X12MTR)                                 0.057      1.378 r
  U26522/Y (OAI2B1X8MTR)                                 0.059      1.436 f
  U23601/Y (INVX4MTR)                                    0.051      1.487 r
  U23602/Y (INVX4MTR)                                    0.043      1.531 f
  U29098/Y (OAI222X2MTR)                                 0.095      1.626 r
  U0_BANK_TOP/vACC_3_reg_2__8_/D (DFFRQX4MTR)            0.000      1.626 r
  data arrival time                                                 1.626

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__8_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.202      1.298
  data required time                                                1.298
  --------------------------------------------------------------------------
  data required time                                                1.298
  data arrival time                                                -1.626
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.328


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U14901/Y (CLKNAND2X16MTR)                              0.046      0.236 r
  U10897/Y (INVX8MTR)                                    0.048      0.284 f
  U13785/Y (INVX16MTR)                                   0.033      0.317 r
  U13715/Y (INVX4MTR)                                    0.027      0.343 f
  U10826/Y (OAI2BB1X2MTR)                                0.078      0.421 f
  U16843/Y (INVX2MTR)                                    0.040      0.461 r
  U13455/Y (NAND3X4MTR)                                  0.051      0.512 f
  U10518/Y (NAND2X4MTR)                                  0.041      0.553 r
  U26602/Y (NAND3BX4MTR)                                 0.062      0.615 f
  U14157/Y (NOR2X4MTR)                                   0.060      0.675 r
  U12174/Y (NAND2X4MTR)                                  0.066      0.740 f
  U14420/Y (NAND2X12MTR)                                 0.070      0.811 r
  U14882/Y (NAND2X8MTR)                                  0.051      0.861 f
  U14347/Y (CLKNAND2X4MTR)                               0.041      0.902 r
  U14323/Y (INVX4MTR)                                    0.039      0.941 f
  U11564/Y (CLKNAND2X4MTR)                               0.036      0.976 r
  U11563/Y (NAND2X4MTR)                                  0.045      1.021 f
  U15109/Y (AOI21X8MTR)                                  0.084      1.105 r
  U23483/Y (OAI21X4MTR)                                  0.068      1.173 f
  U12920/Y (XNOR2X8MTR)                                  0.079      1.252 f
  U12918/Y (NOR2X8MTR)                                   0.067      1.319 r
  U23445/Y (NAND2BX8MTR)                                 0.080      1.399 r
  U24538/Y (INVX2MTR)                                    0.035      1.435 f
  U24539/Y (CLKNAND2X2MTR)                               0.032      1.467 r
  U14187/Y (OAI21X2MTR)                                  0.059      1.526 f
  U11775/Y (NOR2X4MTR)                                   0.068      1.594 r
  U29311/Y (NAND3X4MTR)                                  0.057      1.651 f
  U14760/Y (NOR2X1MTR)                                   0.058      1.709 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX4MTR)
                                                         0.000      1.709 r
  data arrival time                                                 1.709

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.709
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.328


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U12486/Y (AOI22X1MTR)                                  0.088      0.459 f
  U19851/Y (OAI2B1X4MTR)                                 0.129      0.588 f
  U16989/Y (OAI21X6MTR)                                  0.048      0.636 r
  U10451/Y (NAND2X2MTR)                                  0.077      0.713 f
  U16555/Y (OAI21X2MTR)                                  0.058      0.771 r
  U23538/Y (AND3X4MTR)                                   0.118      0.889 r
  U26168/Y (NOR2X8MTR)                                   0.035      0.924 f
  U26019/Y (OAI21X4MTR)                                  0.084      1.007 r
  U23625/Y (AOI21X2MTR)                                  0.069      1.076 f
  U20943/Y (XNOR2X2MTR)                                  0.084      1.160 f
  U20919/Y (AOI22X4MTR)                                  0.078      1.238 r
  U16010/Y (NAND2X3MTR)                                  0.052      1.290 f
  U15480/Y (INVX3MTR)                                    0.037      1.327 r
  U15925/Y (NAND3X4MTR)                                  0.055      1.382 f
  U15871/Y (NOR2X6MTR)                                   0.083      1.465 r
  U15817/Y (NAND3X8MTR)                                  0.075      1.540 f
  U15728/Y (NAND2X12MTR)                                 0.061      1.601 r
  U23916/Y (NOR2X4MTR)                                   0.047      1.648 f
  U11880/Y (CLKNAND2X2MTR)                               0.044      1.691 r
  U26964/Y (CLKNAND2X2MTR)                               0.041      1.732 f
  U0_BANK_TOP/vACC_0_reg_3__12_/D (DFFRHQX4MTR)          0.000      1.732 f
  data arrival time                                                 1.732

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__12_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.096      1.404
  data required time                                                1.404
  --------------------------------------------------------------------------
  data required time                                                1.404
  data arrival time                                                -1.732
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.328


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U12486/Y (AOI22X1MTR)                                  0.088      0.459 f
  U19851/Y (OAI2B1X4MTR)                                 0.129      0.588 f
  U16989/Y (OAI21X6MTR)                                  0.048      0.636 r
  U10451/Y (NAND2X2MTR)                                  0.077      0.713 f
  U16555/Y (OAI21X2MTR)                                  0.058      0.771 r
  U23538/Y (AND3X4MTR)                                   0.118      0.889 r
  U26168/Y (NOR2X8MTR)                                   0.035      0.924 f
  U26019/Y (OAI21X4MTR)                                  0.084      1.007 r
  U23625/Y (AOI21X2MTR)                                  0.069      1.076 f
  U20943/Y (XNOR2X2MTR)                                  0.084      1.160 f
  U20919/Y (AOI22X4MTR)                                  0.078      1.238 r
  U16010/Y (NAND2X3MTR)                                  0.052      1.290 f
  U15480/Y (INVX3MTR)                                    0.037      1.327 r
  U15925/Y (NAND3X4MTR)                                  0.055      1.382 f
  U15871/Y (NOR2X6MTR)                                   0.083      1.465 r
  U15817/Y (NAND3X8MTR)                                  0.075      1.540 f
  U15728/Y (NAND2X12MTR)                                 0.061      1.601 r
  U23916/Y (NOR2X4MTR)                                   0.047      1.648 f
  U11883/Y (CLKNAND2X2MTR)                               0.044      1.691 r
  U29324/Y (CLKNAND2X2MTR)                               0.041      1.732 f
  U0_BANK_TOP/vACC_0_reg_3__14_/D (DFFRHQX4MTR)          0.000      1.732 f
  data arrival time                                                 1.732

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__14_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.732
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.328


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U11785/Y (NAND2X4MTR)                                  0.056      1.584 r
  U12196/Y (INVX6MTR)                                    0.035      1.620 f
  U12184/Y (NAND2X4MTR)                                  0.050      1.670 r
  U20912/Y (OAI21X2MTR)                                  0.061      1.730 f
  U0_BANK_TOP/vACC_3_reg_5__14_/D (DFFRHQX4MTR)          0.000      1.730 f
  data arrival time                                                 1.730

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__14_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.730
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.328


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U26227/Y (BUFX8MTR)                                    0.078      0.294 r
  U18845/Y (INVX6MTR)                                    0.037      0.331 f
  U10622/Y (INVX4MTR)                                    0.055      0.386 r
  U20993/Y (OAI21X2MTR)                                  0.057      0.443 f
  U11186/Y (NAND3BX4MTR)                                 0.097      0.540 f
  U10574/Y (CLKNAND2X2MTR)                               0.050      0.590 r
  U24909/Y (CLKNAND2X4MTR)                               0.070      0.660 f
  U13857/Y (NOR2X4MTR)                                   0.095      0.755 r
  U25348/Y (OAI21X6MTR)                                  0.072      0.827 f
  U9879/Y (AOI21X4MTR)                                   0.097      0.924 r
  U18309/Y (OAI21X6MTR)                                  0.072      0.996 f
  U20747/Y (OAI2BB1X2MTR)                                0.098      1.094 f
  U9633/Y (NAND2X2MTR)                                   0.046      1.140 r
  U16428/Y (NAND3X4MTR)                                  0.079      1.218 f
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 r
  U11938/Y (NAND2X6MTR)                                  0.049      1.321 f
  U11935/Y (NAND2X12MTR)                                 0.057      1.378 r
  U16323/Y (OAI2B1X4MTR)                                 0.054      1.432 f
  U17413/Y (INVX4MTR)                                    0.054      1.486 r
  U23605/Y (INVX4MTR)                                    0.044      1.530 f
  U29097/Y (OAI222X2MTR)                                 0.095      1.625 r
  U0_BANK_TOP/vACC_1_reg_2__8_/D (DFFRQX4MTR)            0.000      1.625 r
  data arrival time                                                 1.625

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__8_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.202      1.298
  data required time                                                1.298
  --------------------------------------------------------------------------
  data required time                                                1.298
  data arrival time                                                -1.625
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.327


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U26227/Y (BUFX8MTR)                                    0.078      0.294 r
  U18845/Y (INVX6MTR)                                    0.037      0.331 f
  U10622/Y (INVX4MTR)                                    0.055      0.386 r
  U19839/Y (OAI22X4MTR)                                  0.067      0.453 f
  U13433/Y (NOR3X6MTR)                                   0.098      0.551 r
  U24898/Y (NOR2X3MTR)                                   0.057      0.608 f
  U15119/Y (NOR2X2MTR)                                   0.099      0.707 r
  U15832/Y (OAI21X2MTR)                                  0.100      0.807 f
  U15039/Y (AOI21X3MTR)                                  0.119      0.926 r
  U22112/Y (OAI21X1MTR)                                  0.088      1.014 f
  U17710/Y (AOI21X2MTR)                                  0.082      1.096 r
  U17953/Y (XOR2X1MTR)                                   0.085      1.180 r
  U19105/Y (AOI22X2MTR)                                  0.060      1.241 f
  U17615/Y (OAI21X2MTR)                                  0.057      1.298 r
  U18940/Y (NAND2BX4MTR)                                 0.094      1.392 r
  U15871/Y (NOR2X6MTR)                                   0.031      1.422 f
  U15817/Y (NAND3X8MTR)                                  0.043      1.465 r
  U15728/Y (NAND2X12MTR)                                 0.053      1.518 f
  U23952/Y (NOR2X4MTR)                                   0.094      1.611 r
  U23526/Y (CLKNAND2X2MTR)                               0.059      1.671 f
  U23524/Y (CLKNAND2X2MTR)                               0.039      1.710 r
  U0_BANK_TOP/vACC_1_reg_3__12_/D (DFFRHQX4MTR)          0.000      1.710 r
  data arrival time                                                 1.710

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__12_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.117      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.710
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.327


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U26227/Y (BUFX8MTR)                                    0.078      0.294 r
  U18845/Y (INVX6MTR)                                    0.037      0.331 f
  U10622/Y (INVX4MTR)                                    0.055      0.386 r
  U19839/Y (OAI22X4MTR)                                  0.067      0.453 f
  U13433/Y (NOR3X6MTR)                                   0.098      0.551 r
  U24898/Y (NOR2X3MTR)                                   0.057      0.608 f
  U15119/Y (NOR2X2MTR)                                   0.099      0.707 r
  U15832/Y (OAI21X2MTR)                                  0.100      0.807 f
  U15039/Y (AOI21X3MTR)                                  0.119      0.926 r
  U22112/Y (OAI21X1MTR)                                  0.088      1.014 f
  U17710/Y (AOI21X2MTR)                                  0.082      1.096 r
  U17953/Y (XOR2X1MTR)                                   0.085      1.180 r
  U19105/Y (AOI22X2MTR)                                  0.060      1.241 f
  U17615/Y (OAI21X2MTR)                                  0.057      1.298 r
  U18940/Y (NAND2BX4MTR)                                 0.094      1.392 r
  U15871/Y (NOR2X6MTR)                                   0.031      1.422 f
  U15817/Y (NAND3X8MTR)                                  0.043      1.465 r
  U15728/Y (NAND2X12MTR)                                 0.053      1.518 f
  U23952/Y (NOR2X4MTR)                                   0.094      1.611 r
  U24502/Y (CLKNAND2X2MTR)                               0.059      1.671 f
  U29241/Y (CLKNAND2X2MTR)                               0.039      1.710 r
  U0_BANK_TOP/vACC_1_reg_3__9_/D (DFFRHQX4MTR)           0.000      1.710 r
  data arrival time                                                 1.710

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__9_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.117      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.710
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.327


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U15639/Y (AOI21X2MTR)                                  0.051      1.103 f
  U12124/Y (XNOR2X1MTR)                                  0.073      1.176 f
  U26411/Y (AOI22X1MTR)                                  0.096      1.271 r
  U17656/Y (OAI2BB1X2MTR)                                0.089      1.360 f
  U11589/Y (NOR2X4MTR)                                   0.088      1.448 r
  U20801/Y (NAND4X4MTR)                                  0.105      1.553 f
  U11795/Y (CLKNAND2X4MTR)                               0.052      1.605 r
  U17430/Y (INVX2MTR)                                    0.035      1.641 f
  U16274/Y (CLKNAND2X4MTR)                               0.039      1.679 r
  U29008/Y (OAI21X2MTR)                                  0.050      1.729 f
  U0_BANK_TOP/vACC_3_reg_1__19_/D (DFFRHQX4MTR)          0.000      1.729 f
  data arrival time                                                 1.729

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.729
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.327


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U26227/Y (BUFX8MTR)                                    0.078      0.294 r
  U18845/Y (INVX6MTR)                                    0.037      0.331 f
  U10622/Y (INVX4MTR)                                    0.055      0.386 r
  U19839/Y (OAI22X4MTR)                                  0.067      0.453 f
  U13433/Y (NOR3X6MTR)                                   0.098      0.551 r
  U24898/Y (NOR2X3MTR)                                   0.057      0.608 f
  U15119/Y (NOR2X2MTR)                                   0.099      0.707 r
  U15832/Y (OAI21X2MTR)                                  0.100      0.807 f
  U15039/Y (AOI21X3MTR)                                  0.119      0.926 r
  U22112/Y (OAI21X1MTR)                                  0.088      1.014 f
  U17710/Y (AOI21X2MTR)                                  0.082      1.096 r
  U17953/Y (XOR2X1MTR)                                   0.085      1.180 r
  U19105/Y (AOI22X2MTR)                                  0.060      1.241 f
  U17615/Y (OAI21X2MTR)                                  0.057      1.298 r
  U18940/Y (NAND2BX4MTR)                                 0.094      1.392 r
  U15871/Y (NOR2X6MTR)                                   0.031      1.422 f
  U15817/Y (NAND3X8MTR)                                  0.043      1.465 r
  U15728/Y (NAND2X12MTR)                                 0.053      1.518 f
  U23952/Y (NOR2X4MTR)                                   0.094      1.611 r
  U29211/Y (CLKNAND2X2MTR)                               0.059      1.671 f
  U29212/Y (CLKNAND2X2MTR)                               0.039      1.710 r
  U0_BANK_TOP/vACC_1_reg_3__13_/D (DFFRHQX4MTR)          0.000      1.710 r
  data arrival time                                                 1.710

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__13_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.117      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.710
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.327


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U12486/Y (AOI22X1MTR)                                  0.088      0.459 f
  U19851/Y (OAI2B1X4MTR)                                 0.129      0.588 f
  U16989/Y (OAI21X6MTR)                                  0.048      0.636 r
  U10451/Y (NAND2X2MTR)                                  0.077      0.713 f
  U16555/Y (OAI21X2MTR)                                  0.058      0.771 r
  U23538/Y (AND3X4MTR)                                   0.118      0.889 r
  U26168/Y (NOR2X8MTR)                                   0.035      0.924 f
  U26019/Y (OAI21X4MTR)                                  0.084      1.007 r
  U23625/Y (AOI21X2MTR)                                  0.069      1.076 f
  U20943/Y (XNOR2X2MTR)                                  0.084      1.160 f
  U20919/Y (AOI22X4MTR)                                  0.078      1.238 r
  U16010/Y (NAND2X3MTR)                                  0.052      1.290 f
  U15480/Y (INVX3MTR)                                    0.037      1.327 r
  U15925/Y (NAND3X4MTR)                                  0.055      1.382 f
  U15871/Y (NOR2X6MTR)                                   0.083      1.465 r
  U15817/Y (NAND3X8MTR)                                  0.075      1.540 f
  U15728/Y (NAND2X12MTR)                                 0.061      1.601 r
  U23916/Y (NOR2X4MTR)                                   0.047      1.648 f
  U24458/Y (CLKNAND2X2MTR)                               0.044      1.691 r
  U29239/Y (CLKNAND2X2MTR)                               0.040      1.731 f
  U0_BANK_TOP/vACC_0_reg_3__9_/D (DFFRHQX4MTR)           0.000      1.731 f
  data arrival time                                                 1.731

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__9_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.096      1.404
  data required time                                                1.404
  --------------------------------------------------------------------------
  data required time                                                1.404
  data arrival time                                                -1.731
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.327


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U15639/Y (AOI21X2MTR)                                  0.051      1.103 f
  U12124/Y (XNOR2X1MTR)                                  0.073      1.176 f
  U26411/Y (AOI22X1MTR)                                  0.096      1.271 r
  U17656/Y (OAI2BB1X2MTR)                                0.089      1.360 f
  U11589/Y (NOR2X4MTR)                                   0.088      1.448 r
  U20801/Y (NAND4X4MTR)                                  0.105      1.553 f
  U11795/Y (CLKNAND2X4MTR)                               0.052      1.605 r
  U17430/Y (INVX2MTR)                                    0.035      1.641 f
  U16274/Y (CLKNAND2X4MTR)                               0.039      1.679 r
  U29007/Y (OAI21X2MTR)                                  0.050      1.729 f
  U0_BANK_TOP/vACC_1_reg_1__19_/D (DFFRHQX4MTR)          0.000      1.729 f
  data arrival time                                                 1.729

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.729
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.327


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U15639/Y (AOI21X2MTR)                                  0.051      1.103 f
  U12124/Y (XNOR2X1MTR)                                  0.073      1.176 f
  U26411/Y (AOI22X1MTR)                                  0.096      1.271 r
  U17656/Y (OAI2BB1X2MTR)                                0.089      1.360 f
  U11589/Y (NOR2X4MTR)                                   0.088      1.448 r
  U20801/Y (NAND4X4MTR)                                  0.105      1.553 f
  U11795/Y (CLKNAND2X4MTR)                               0.052      1.605 r
  U17430/Y (INVX2MTR)                                    0.035      1.641 f
  U16274/Y (CLKNAND2X4MTR)                               0.039      1.679 r
  U29009/Y (OAI21X2MTR)                                  0.050      1.729 f
  U0_BANK_TOP/vACC_0_reg_1__19_/D (DFFRHQX4MTR)          0.000      1.729 f
  data arrival time                                                 1.729

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.729
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.327


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U15639/Y (AOI21X2MTR)                                  0.051      1.103 f
  U12124/Y (XNOR2X1MTR)                                  0.073      1.176 f
  U26411/Y (AOI22X1MTR)                                  0.096      1.271 r
  U17656/Y (OAI2BB1X2MTR)                                0.089      1.360 f
  U11589/Y (NOR2X4MTR)                                   0.088      1.448 r
  U20801/Y (NAND4X4MTR)                                  0.105      1.553 f
  U11795/Y (CLKNAND2X4MTR)                               0.052      1.605 r
  U17430/Y (INVX2MTR)                                    0.035      1.641 f
  U16274/Y (CLKNAND2X4MTR)                               0.039      1.679 r
  U29010/Y (OAI21X2MTR)                                  0.050      1.729 f
  U0_BANK_TOP/vACC_2_reg_1__19_/D (DFFRHQX4MTR)          0.000      1.729 f
  data arrival time                                                 1.729

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.729
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.327


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23475/Y (CLKNAND2X16MTR)                              0.070      0.338 f
  U23759/Y (NOR2X12MTR)                                  0.078      0.415 r
  U10499/Y (INVX2MTR)                                    0.074      0.489 f
  U16806/Y (AOI21X4MTR)                                  0.076      0.565 r
  U15608/Y (NOR2X4MTR)                                   0.048      0.613 f
  U18759/Y (NAND3X8MTR)                                  0.052      0.665 r
  U14981/Y (CLKNAND2X16MTR)                              0.089      0.755 f
  U22831/Y (NAND2X12MTR)                                 0.069      0.824 r
  U10240/Y (NAND2X8MTR)                                  0.054      0.878 f
  U28663/Y (XNOR2X8MTR)                                  0.079      0.957 f
  U28651/Y (XNOR2X8MTR)                                  0.088      1.044 f
  U11807/Y (CLKNAND2X8MTR)                               0.043      1.087 r
  U14776/Y (NAND2X8MTR)                                  0.046      1.134 f
  U11061/Y (OAI21X6MTR)                                  0.077      1.211 r
  U14930/Y (NAND2X4MTR)                                  0.050      1.261 f
  U14777/Y (AOI22X4MTR)                                  0.097      1.358 r
  U13747/Y (NOR2X4MTR)                                   0.038      1.395 f
  U15458/Y (NOR2X4MTR)                                   0.073      1.468 r
  U13112/Y (OAI21X6MTR)                                  0.074      1.542 f
  U23910/Y (XNOR2X1MTR)                                  0.105      1.647 f
  U22764/Y (NOR2X1MTR)                                   0.060      1.707 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX4MTR)
                                                         0.000      1.707 r
  data arrival time                                                 1.707

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.707
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.327


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U26961/Y (AOI21BX8MTR)                                 0.154      1.682 r
  U26930/Y (OAI22X2MTR)                                  0.042      1.724 f
  U0_BANK_TOP/vACC_1_reg_5__6_/D (DFFRHQX4MTR)           0.000      1.724 f
  data arrival time                                                 1.724

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__6_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.103      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.724
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.327


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24079/Y (INVX4MTR)                                    0.048      0.266 r
  U17036/Y (INVX4MTR)                                    0.055      0.320 f
  U10447/Y (INVX8MTR)                                    0.046      0.366 r
  U24673/Y (NOR2X4MTR)                                   0.027      0.393 f
  U23944/Y (AOI21X3MTR)                                  0.055      0.448 r
  U12205/Y (OAI21X2MTR)                                  0.063      0.510 f
  U26276/Y (OAI21X4MTR)                                  0.094      0.604 r
  U26034/Y (CLKNAND2X4MTR)                               0.070      0.674 f
  U25099/Y (NOR2X4MTR)                                   0.064      0.738 r
  U9874/Y (OAI21X2MTR)                                   0.089      0.827 f
  U14352/Y (AOI21X4MTR)                                  0.115      0.942 r
  U16442/Y (NAND2X6MTR)                                  0.076      1.018 f
  U9609/Y (OAI2BB1X2MTR)                                 0.095      1.114 f
  U9575/Y (NAND2X2MTR)                                   0.043      1.157 r
  U9507/Y (NAND3X4MTR)                                   0.073      1.230 f
  U9480/Y (INVX2MTR)                                     0.073      1.302 r
  U15434/Y (NOR2X8MTR)                                   0.036      1.338 f
  U15376/Y (BUFX4MTR)                                    0.101      1.439 f
  U9194/Y (NAND2BX4MTR)                                  0.107      1.546 f
  U29638/Y (OAI222X2MTR)                                 0.117      1.663 r
  U0_BANK_TOP/vACC_1_reg_6__13_/D (DFFRHQX1MTR)          0.000      1.663 r
  data arrival time                                                 1.663

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__13_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.164      1.336
  data required time                                                1.336
  --------------------------------------------------------------------------
  data required time                                                1.336
  data arrival time                                                -1.663
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.327


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U12486/Y (AOI22X1MTR)                                  0.088      0.459 f
  U19851/Y (OAI2B1X4MTR)                                 0.129      0.588 f
  U16989/Y (OAI21X6MTR)                                  0.048      0.636 r
  U10451/Y (NAND2X2MTR)                                  0.077      0.713 f
  U16555/Y (OAI21X2MTR)                                  0.058      0.771 r
  U23538/Y (AND3X4MTR)                                   0.118      0.889 r
  U26168/Y (NOR2X8MTR)                                   0.035      0.924 f
  U26019/Y (OAI21X4MTR)                                  0.084      1.007 r
  U23625/Y (AOI21X2MTR)                                  0.069      1.076 f
  U20943/Y (XNOR2X2MTR)                                  0.084      1.160 f
  U20919/Y (AOI22X4MTR)                                  0.078      1.238 r
  U16010/Y (NAND2X3MTR)                                  0.052      1.290 f
  U15480/Y (INVX3MTR)                                    0.037      1.327 r
  U15925/Y (NAND3X4MTR)                                  0.055      1.382 f
  U15871/Y (NOR2X6MTR)                                   0.083      1.465 r
  U15817/Y (NAND3X8MTR)                                  0.075      1.540 f
  U15728/Y (NAND2X12MTR)                                 0.061      1.601 r
  U23917/Y (NOR2X4MTR)                                   0.046      1.647 f
  U23835/Y (CLKNAND2X2MTR)                               0.043      1.690 r
  U23844/Y (CLKNAND2X2MTR)                               0.041      1.731 f
  U0_BANK_TOP/vACC_2_reg_3__14_/D (DFFRHQX4MTR)          0.000      1.731 f
  data arrival time                                                 1.731

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__14_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.731
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.327


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U26227/Y (BUFX8MTR)                                    0.078      0.294 r
  U18845/Y (INVX6MTR)                                    0.037      0.331 f
  U10622/Y (INVX4MTR)                                    0.055      0.386 r
  U19839/Y (OAI22X4MTR)                                  0.067      0.453 f
  U13433/Y (NOR3X6MTR)                                   0.098      0.551 r
  U24898/Y (NOR2X3MTR)                                   0.057      0.608 f
  U15119/Y (NOR2X2MTR)                                   0.099      0.707 r
  U15832/Y (OAI21X2MTR)                                  0.100      0.807 f
  U15039/Y (AOI21X3MTR)                                  0.119      0.926 r
  U22112/Y (OAI21X1MTR)                                  0.088      1.014 f
  U17710/Y (AOI21X2MTR)                                  0.082      1.096 r
  U17953/Y (XOR2X1MTR)                                   0.085      1.180 r
  U19105/Y (AOI22X2MTR)                                  0.060      1.241 f
  U17615/Y (OAI21X2MTR)                                  0.057      1.298 r
  U18940/Y (NAND2BX4MTR)                                 0.094      1.392 r
  U15871/Y (NOR2X6MTR)                                   0.031      1.422 f
  U15817/Y (NAND3X8MTR)                                  0.043      1.465 r
  U15728/Y (NAND2X12MTR)                                 0.053      1.518 f
  U23916/Y (NOR2X4MTR)                                   0.094      1.611 r
  U23743/Y (CLKNAND2X2MTR)                               0.059      1.671 f
  U23749/Y (CLKNAND2X2MTR)                               0.039      1.710 r
  U0_BANK_TOP/vACC_0_reg_3__13_/D (DFFRHQX4MTR)          0.000      1.710 r
  data arrival time                                                 1.710

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__13_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.117      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.710
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.327


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U26227/Y (BUFX8MTR)                                    0.078      0.294 r
  U18845/Y (INVX6MTR)                                    0.037      0.331 f
  U10622/Y (INVX4MTR)                                    0.055      0.386 r
  U19839/Y (OAI22X4MTR)                                  0.067      0.453 f
  U13433/Y (NOR3X6MTR)                                   0.098      0.551 r
  U24898/Y (NOR2X3MTR)                                   0.057      0.608 f
  U15119/Y (NOR2X2MTR)                                   0.099      0.707 r
  U15832/Y (OAI21X2MTR)                                  0.100      0.807 f
  U15039/Y (AOI21X3MTR)                                  0.119      0.926 r
  U22112/Y (OAI21X1MTR)                                  0.088      1.014 f
  U17710/Y (AOI21X2MTR)                                  0.082      1.096 r
  U17953/Y (XOR2X1MTR)                                   0.085      1.180 r
  U19105/Y (AOI22X2MTR)                                  0.060      1.241 f
  U17615/Y (OAI21X2MTR)                                  0.057      1.298 r
  U18940/Y (NAND2BX4MTR)                                 0.094      1.392 r
  U15871/Y (NOR2X6MTR)                                   0.031      1.422 f
  U15817/Y (NAND3X8MTR)                                  0.043      1.465 r
  U15728/Y (NAND2X12MTR)                                 0.053      1.518 f
  U23916/Y (NOR2X4MTR)                                   0.094      1.611 r
  U23742/Y (CLKNAND2X2MTR)                               0.059      1.671 f
  U23736/Y (CLKNAND2X2MTR)                               0.039      1.710 r
  U0_BANK_TOP/vACC_0_reg_3__11_/D (DFFRHQX4MTR)          0.000      1.710 r
  data arrival time                                                 1.710

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__11_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.117      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.710
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.327


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U26227/Y (BUFX8MTR)                                    0.078      0.294 r
  U18845/Y (INVX6MTR)                                    0.037      0.331 f
  U10622/Y (INVX4MTR)                                    0.055      0.386 r
  U19839/Y (OAI22X4MTR)                                  0.067      0.453 f
  U13433/Y (NOR3X6MTR)                                   0.098      0.551 r
  U24898/Y (NOR2X3MTR)                                   0.057      0.608 f
  U15119/Y (NOR2X2MTR)                                   0.099      0.707 r
  U15832/Y (OAI21X2MTR)                                  0.100      0.807 f
  U15039/Y (AOI21X3MTR)                                  0.119      0.926 r
  U22112/Y (OAI21X1MTR)                                  0.088      1.014 f
  U17710/Y (AOI21X2MTR)                                  0.082      1.096 r
  U17953/Y (XOR2X1MTR)                                   0.085      1.180 r
  U19105/Y (AOI22X2MTR)                                  0.060      1.241 f
  U17615/Y (OAI21X2MTR)                                  0.057      1.298 r
  U18940/Y (NAND2BX4MTR)                                 0.094      1.392 r
  U15871/Y (NOR2X6MTR)                                   0.031      1.422 f
  U15817/Y (NAND3X8MTR)                                  0.043      1.465 r
  U15728/Y (NAND2X12MTR)                                 0.053      1.518 f
  U23916/Y (NOR2X4MTR)                                   0.094      1.611 r
  U23733/Y (CLKNAND2X2MTR)                               0.059      1.671 f
  U23720/Y (CLKNAND2X2MTR)                               0.039      1.710 r
  U0_BANK_TOP/vACC_0_reg_3__10_/D (DFFRHQX4MTR)          0.000      1.710 r
  data arrival time                                                 1.710

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__10_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.117      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.710
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.327


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U12486/Y (AOI22X1MTR)                                  0.088      0.459 f
  U19851/Y (OAI2B1X4MTR)                                 0.129      0.588 f
  U16989/Y (OAI21X6MTR)                                  0.048      0.636 r
  U10451/Y (NAND2X2MTR)                                  0.077      0.713 f
  U16555/Y (OAI21X2MTR)                                  0.058      0.771 r
  U23538/Y (AND3X4MTR)                                   0.118      0.889 r
  U26168/Y (NOR2X8MTR)                                   0.035      0.924 f
  U26019/Y (OAI21X4MTR)                                  0.084      1.007 r
  U23625/Y (AOI21X2MTR)                                  0.069      1.076 f
  U20943/Y (XNOR2X2MTR)                                  0.084      1.160 f
  U20919/Y (AOI22X4MTR)                                  0.078      1.238 r
  U16010/Y (NAND2X3MTR)                                  0.052      1.290 f
  U15480/Y (INVX3MTR)                                    0.037      1.327 r
  U15925/Y (NAND3X4MTR)                                  0.055      1.382 f
  U15871/Y (NOR2X6MTR)                                   0.083      1.465 r
  U15817/Y (NAND3X8MTR)                                  0.075      1.540 f
  U15728/Y (NAND2X12MTR)                                 0.061      1.601 r
  U23918/Y (NOR2X4MTR)                                   0.046      1.647 f
  U11965/Y (CLKNAND2X2MTR)                               0.043      1.690 r
  U29321/Y (CLKNAND2X2MTR)                               0.041      1.731 f
  U0_BANK_TOP/vACC_3_reg_3__14_/D (DFFRHQX4MTR)          0.000      1.731 f
  data arrival time                                                 1.731

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__14_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.731
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.326


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U12486/Y (AOI22X1MTR)                                  0.088      0.459 f
  U19851/Y (OAI2B1X4MTR)                                 0.129      0.588 f
  U16989/Y (OAI21X6MTR)                                  0.048      0.636 r
  U10451/Y (NAND2X2MTR)                                  0.077      0.713 f
  U16555/Y (OAI21X2MTR)                                  0.058      0.771 r
  U23538/Y (AND3X4MTR)                                   0.118      0.889 r
  U26168/Y (NOR2X8MTR)                                   0.035      0.924 f
  U26019/Y (OAI21X4MTR)                                  0.084      1.007 r
  U23625/Y (AOI21X2MTR)                                  0.069      1.076 f
  U20943/Y (XNOR2X2MTR)                                  0.084      1.160 f
  U20919/Y (AOI22X4MTR)                                  0.078      1.238 r
  U16010/Y (NAND2X3MTR)                                  0.052      1.290 f
  U15480/Y (INVX3MTR)                                    0.037      1.327 r
  U15925/Y (NAND3X4MTR)                                  0.055      1.382 f
  U15871/Y (NOR2X6MTR)                                   0.083      1.465 r
  U15817/Y (NAND3X8MTR)                                  0.075      1.540 f
  U15728/Y (NAND2X12MTR)                                 0.061      1.601 r
  U23918/Y (NOR2X4MTR)                                   0.046      1.647 f
  U11962/Y (CLKNAND2X2MTR)                               0.043      1.690 r
  U29220/Y (CLKNAND2X2MTR)                               0.041      1.731 f
  U0_BANK_TOP/vACC_3_reg_3__12_/D (DFFRHQX4MTR)          0.000      1.731 f
  data arrival time                                                 1.731

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__12_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.731
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.326


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U23381/Y (NOR2X12MTR)                                  0.099      0.289 r
  U10903/Y (INVX20MTR)                                   0.053      0.342 f
  U10857/Y (INVX10MTR)                                   0.051      0.393 r
  U10721/Y (BUFX12MTR)                                   0.071      0.464 r
  U10872/Y (AOI21X8MTR)                                  0.042      0.506 f
  U18476/Y (AOI21X8MTR)                                  0.078      0.584 r
  U14917/Y (NOR2X12MTR)                                  0.047      0.631 f
  U28779/Y (NAND3X12MTR)                                 0.040      0.671 r
  U29671/Y (CLKNAND2X16MTR)                              0.060      0.731 f
  U10503/Y (NAND2X6MTR)                                  0.064      0.795 r
  U16577/Y (NAND2X4MTR)                                  0.053      0.848 f
  U11716/Y (INVX4MTR)                                    0.049      0.897 r
  U11270/Y (XNOR2X8MTR)                                  0.086      0.982 r
  U11246/Y (XNOR2X8MTR)                                  0.093      1.075 r
  U11245/Y (INVX5MTR)                                    0.044      1.120 f
  U21036/Y (OAI22X8MTR)                                  0.071      1.191 r
  U16365/Y (OAI21X6MTR)                                  0.073      1.264 f
  U20663/Y (CLKNAND2X4MTR)                               0.042      1.305 r
  U22352/Y (AOI22X4MTR)                                  0.064      1.370 f
  U22773/Y (AOI2BB1X8MTR)                                0.114      1.484 f
  U21841/Y (OAI21X8MTR)                                  0.077      1.560 r
  U22385/Y (NAND2X6MTR)                                  0.054      1.614 f
  U19103/Y (AOI31X2MTR)                                  0.089      1.703 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX4MTR)
                                                         0.000      1.703 r
  data arrival time                                                 1.703

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.703
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.326


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U26961/Y (AOI21BX8MTR)                                 0.154      1.682 r
  U26940/Y (OAI22X2MTR)                                  0.042      1.724 f
  U0_BANK_TOP/vACC_3_reg_5__6_/D (DFFRHQX4MTR)           0.000      1.724 f
  data arrival time                                                 1.724

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__6_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.724
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.326


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U26961/Y (AOI21BX8MTR)                                 0.154      1.682 r
  U26933/Y (OAI22X2MTR)                                  0.042      1.724 f
  U0_BANK_TOP/vACC_2_reg_5__6_/D (DFFRHQX4MTR)           0.000      1.724 f
  data arrival time                                                 1.724

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__6_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.724
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.326


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U12486/Y (AOI22X1MTR)                                  0.088      0.459 f
  U19851/Y (OAI2B1X4MTR)                                 0.129      0.588 f
  U16989/Y (OAI21X6MTR)                                  0.048      0.636 r
  U10451/Y (NAND2X2MTR)                                  0.077      0.713 f
  U16555/Y (OAI21X2MTR)                                  0.058      0.771 r
  U23538/Y (AND3X4MTR)                                   0.118      0.889 r
  U26168/Y (NOR2X8MTR)                                   0.035      0.924 f
  U26019/Y (OAI21X4MTR)                                  0.084      1.007 r
  U23625/Y (AOI21X2MTR)                                  0.069      1.076 f
  U20943/Y (XNOR2X2MTR)                                  0.084      1.160 f
  U20919/Y (AOI22X4MTR)                                  0.078      1.238 r
  U16010/Y (NAND2X3MTR)                                  0.052      1.290 f
  U15480/Y (INVX3MTR)                                    0.037      1.327 r
  U15925/Y (NAND3X4MTR)                                  0.055      1.382 f
  U15871/Y (NOR2X6MTR)                                   0.083      1.465 r
  U15817/Y (NAND3X8MTR)                                  0.075      1.540 f
  U15728/Y (NAND2X12MTR)                                 0.061      1.601 r
  U23917/Y (NOR2X4MTR)                                   0.046      1.647 f
  U24492/Y (CLKNAND2X2MTR)                               0.043      1.690 r
  U23846/Y (CLKNAND2X2MTR)                               0.040      1.730 f
  U0_BANK_TOP/vACC_2_reg_3__9_/D (DFFRHQX4MTR)           0.000      1.730 f
  data arrival time                                                 1.730

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__9_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.730
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.326


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U11785/Y (NAND2X4MTR)                                  0.056      1.584 r
  U12196/Y (INVX6MTR)                                    0.035      1.620 f
  U12190/Y (NAND2X4MTR)                                  0.050      1.670 r
  U16222/Y (OAI21X2MTR)                                  0.057      1.727 f
  U0_BANK_TOP/vACC_2_reg_5__14_/D (DFFRHQX4MTR)          0.000      1.727 f
  data arrival time                                                 1.727

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__14_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.099      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.727
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U26227/Y (BUFX8MTR)                                    0.078      0.294 r
  U18845/Y (INVX6MTR)                                    0.037      0.331 f
  U10622/Y (INVX4MTR)                                    0.055      0.386 r
  U19839/Y (OAI22X4MTR)                                  0.067      0.453 f
  U13433/Y (NOR3X6MTR)                                   0.098      0.551 r
  U24898/Y (NOR2X3MTR)                                   0.057      0.608 f
  U15119/Y (NOR2X2MTR)                                   0.099      0.707 r
  U15832/Y (OAI21X2MTR)                                  0.100      0.807 f
  U15039/Y (AOI21X3MTR)                                  0.119      0.926 r
  U22112/Y (OAI21X1MTR)                                  0.088      1.014 f
  U17710/Y (AOI21X2MTR)                                  0.082      1.096 r
  U17953/Y (XOR2X1MTR)                                   0.085      1.180 r
  U19105/Y (AOI22X2MTR)                                  0.060      1.241 f
  U17615/Y (OAI21X2MTR)                                  0.057      1.298 r
  U18940/Y (NAND2BX4MTR)                                 0.094      1.392 r
  U15871/Y (NOR2X6MTR)                                   0.031      1.422 f
  U15817/Y (NAND3X8MTR)                                  0.043      1.465 r
  U15728/Y (NAND2X12MTR)                                 0.053      1.518 f
  U23952/Y (NOR2X4MTR)                                   0.094      1.611 r
  U29316/Y (CLKNAND2X2MTR)                               0.059      1.671 f
  U29318/Y (CLKNAND2X2MTR)                               0.039      1.710 r
  U0_BANK_TOP/vACC_1_reg_3__14_/D (DFFRHQX4MTR)          0.000      1.710 r
  data arrival time                                                 1.710

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__14_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.710
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U26227/Y (BUFX8MTR)                                    0.078      0.294 r
  U18845/Y (INVX6MTR)                                    0.037      0.331 f
  U10622/Y (INVX4MTR)                                    0.055      0.386 r
  U19839/Y (OAI22X4MTR)                                  0.067      0.453 f
  U13433/Y (NOR3X6MTR)                                   0.098      0.551 r
  U24898/Y (NOR2X3MTR)                                   0.057      0.608 f
  U15119/Y (NOR2X2MTR)                                   0.099      0.707 r
  U15832/Y (OAI21X2MTR)                                  0.100      0.807 f
  U15039/Y (AOI21X3MTR)                                  0.119      0.926 r
  U22112/Y (OAI21X1MTR)                                  0.088      1.014 f
  U17710/Y (AOI21X2MTR)                                  0.082      1.096 r
  U17953/Y (XOR2X1MTR)                                   0.085      1.180 r
  U19105/Y (AOI22X2MTR)                                  0.060      1.241 f
  U17615/Y (OAI21X2MTR)                                  0.057      1.298 r
  U18940/Y (NAND2BX4MTR)                                 0.094      1.392 r
  U15871/Y (NOR2X6MTR)                                   0.031      1.422 f
  U15817/Y (NAND3X8MTR)                                  0.043      1.465 r
  U15728/Y (NAND2X12MTR)                                 0.053      1.518 f
  U23952/Y (NOR2X4MTR)                                   0.094      1.611 r
  U29229/Y (CLKNAND2X2MTR)                               0.059      1.671 f
  U29231/Y (CLKNAND2X2MTR)                               0.039      1.710 r
  U0_BANK_TOP/vACC_1_reg_3__10_/D (DFFRHQX4MTR)          0.000      1.710 r
  data arrival time                                                 1.710

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__10_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.710
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U26227/Y (BUFX8MTR)                                    0.078      0.294 r
  U18845/Y (INVX6MTR)                                    0.037      0.331 f
  U10622/Y (INVX4MTR)                                    0.055      0.386 r
  U19839/Y (OAI22X4MTR)                                  0.067      0.453 f
  U13433/Y (NOR3X6MTR)                                   0.098      0.551 r
  U24898/Y (NOR2X3MTR)                                   0.057      0.608 f
  U15119/Y (NOR2X2MTR)                                   0.099      0.707 r
  U15832/Y (OAI21X2MTR)                                  0.100      0.807 f
  U15039/Y (AOI21X3MTR)                                  0.119      0.926 r
  U22112/Y (OAI21X1MTR)                                  0.088      1.014 f
  U17710/Y (AOI21X2MTR)                                  0.082      1.096 r
  U17953/Y (XOR2X1MTR)                                   0.085      1.180 r
  U19105/Y (AOI22X2MTR)                                  0.060      1.241 f
  U17615/Y (OAI21X2MTR)                                  0.057      1.298 r
  U18940/Y (NAND2BX4MTR)                                 0.094      1.392 r
  U15871/Y (NOR2X6MTR)                                   0.031      1.422 f
  U15817/Y (NAND3X8MTR)                                  0.043      1.465 r
  U15728/Y (NAND2X12MTR)                                 0.053      1.518 f
  U23952/Y (NOR2X4MTR)                                   0.094      1.611 r
  U29221/Y (CLKNAND2X2MTR)                               0.059      1.671 f
  U29223/Y (CLKNAND2X2MTR)                               0.039      1.710 r
  U0_BANK_TOP/vACC_1_reg_3__11_/D (DFFRHQX4MTR)          0.000      1.710 r
  data arrival time                                                 1.710

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__11_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.710
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U11785/Y (NAND2X4MTR)                                  0.056      1.584 r
  U12196/Y (INVX6MTR)                                    0.035      1.620 f
  U12190/Y (NAND2X4MTR)                                  0.050      1.670 r
  U16223/Y (OAI21X2MTR)                                  0.057      1.727 f
  U0_BANK_TOP/vACC_2_reg_5__13_/D (DFFRHQX4MTR)          0.000      1.727 f
  data arrival time                                                 1.727

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__13_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.727
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U11785/Y (NAND2X4MTR)                                  0.056      1.584 r
  U12196/Y (INVX6MTR)                                    0.035      1.620 f
  U12190/Y (NAND2X4MTR)                                  0.050      1.670 r
  U16224/Y (OAI21X2MTR)                                  0.057      1.727 f
  U0_BANK_TOP/vACC_2_reg_5__9_/D (DFFRHQX4MTR)           0.000      1.727 f
  data arrival time                                                 1.727

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__9_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.727
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U11785/Y (NAND2X4MTR)                                  0.056      1.584 r
  U12196/Y (INVX6MTR)                                    0.035      1.620 f
  U12190/Y (NAND2X4MTR)                                  0.050      1.670 r
  U17352/Y (OAI21X2MTR)                                  0.057      1.727 f
  U0_BANK_TOP/vACC_2_reg_5__10_/D (DFFRHQX4MTR)          0.000      1.727 f
  data arrival time                                                 1.727

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__10_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.727
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U11785/Y (NAND2X4MTR)                                  0.056      1.584 r
  U12196/Y (INVX6MTR)                                    0.035      1.620 f
  U12190/Y (NAND2X4MTR)                                  0.050      1.670 r
  U17353/Y (OAI21X2MTR)                                  0.057      1.727 f
  U0_BANK_TOP/vACC_2_reg_5__12_/D (DFFRHQX4MTR)          0.000      1.727 f
  data arrival time                                                 1.727

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__12_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.727
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U11785/Y (NAND2X4MTR)                                  0.056      1.584 r
  U12196/Y (INVX6MTR)                                    0.035      1.620 f
  U12190/Y (NAND2X4MTR)                                  0.050      1.670 r
  U16225/Y (OAI21X2MTR)                                  0.057      1.727 f
  U0_BANK_TOP/vACC_2_reg_5__11_/D (DFFRHQX4MTR)          0.000      1.727 f
  data arrival time                                                 1.727

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__11_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.727
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U25533/Y (CLKNAND2X8MTR)                               0.055      1.582 r
  U11570/Y (AOI2BB1X8MTR)                                0.090      1.673 r
  U25473/Y (OAI2BB2X2MTR)                                0.054      1.727 f
  U0_BANK_TOP/vACC_1_reg_5__7_/D (DFFRHQX4MTR)           0.000      1.727 f
  data arrival time                                                 1.727

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__7_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.727
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U25533/Y (CLKNAND2X8MTR)                               0.055      1.582 r
  U11570/Y (AOI2BB1X8MTR)                                0.090      1.673 r
  U25471/Y (OAI2BB2X2MTR)                                0.054      1.727 f
  U0_BANK_TOP/vACC_3_reg_5__7_/D (DFFRHQX4MTR)           0.000      1.727 f
  data arrival time                                                 1.727

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__7_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.727
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U26227/Y (BUFX8MTR)                                    0.078      0.294 r
  U18845/Y (INVX6MTR)                                    0.037      0.331 f
  U10622/Y (INVX4MTR)                                    0.055      0.386 r
  U20993/Y (OAI21X2MTR)                                  0.057      0.443 f
  U11186/Y (NAND3BX4MTR)                                 0.097      0.540 f
  U10574/Y (CLKNAND2X2MTR)                               0.050      0.590 r
  U24909/Y (CLKNAND2X4MTR)                               0.070      0.660 f
  U13857/Y (NOR2X4MTR)                                   0.095      0.755 r
  U25348/Y (OAI21X6MTR)                                  0.072      0.827 f
  U9879/Y (AOI21X4MTR)                                   0.097      0.924 r
  U18309/Y (OAI21X6MTR)                                  0.072      0.996 f
  U20747/Y (OAI2BB1X2MTR)                                0.098      1.094 f
  U9633/Y (NAND2X2MTR)                                   0.046      1.140 r
  U16428/Y (NAND3X4MTR)                                  0.079      1.218 f
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 r
  U11938/Y (NAND2X6MTR)                                  0.049      1.321 f
  U11935/Y (NAND2X12MTR)                                 0.057      1.378 r
  U26515/Y (OAI2B1X8MTR)                                 0.063      1.441 f
  U18757/Y (BUFX6MTR)                                    0.088      1.529 f
  U29099/Y (OAI222X2MTR)                                 0.094      1.623 r
  U0_BANK_TOP/vACC_2_reg_2__8_/D (DFFRQX4MTR)            0.000      1.623 r
  data arrival time                                                 1.623

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__8_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.202      1.298
  data required time                                                1.298
  --------------------------------------------------------------------------
  data required time                                                1.298
  data arrival time                                                -1.623
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX4MTR)
                                                         0.154      0.154 r
  U13628/Y (INVX4MTR)                                    0.060      0.214 f
  U10450/Y (NAND2X2MTR)                                  0.069      0.283 r
  U10382/Y (INVX2MTR)                                    0.074      0.357 f
  U14135/Y (NAND2X1MTR)                                  0.048      0.406 r
  U25529/Y (CLKNAND2X2MTR)                               0.043      0.449 f
  U14667/Y (NOR2X2MTR)                                   0.073      0.522 r
  U25431/Y (NAND4X4MTR)                                  0.091      0.613 f
  U10515/Y (INVX2MTR)                                    0.074      0.687 r
  U12553/Y (NAND2X2MTR)                                  0.077      0.765 f
  U12530/Y (INVX3MTR)                                    0.067      0.832 r
  U17906/Y (OAI21X6MTR)                                  0.057      0.889 f
  U16670/Y (AOI21X4MTR)                                  0.095      0.984 r
  U19188/Y (OAI21X6MTR)                                  0.074      1.058 f
  U26453/Y (AOI21X2MTR)                                  0.089      1.147 r
  U19057/Y (XOR2X1MTR)                                   0.078      1.225 r
  U16440/Y (OAI2BB1X2MTR)                                0.126      1.352 r
  U11316/Y (NOR2X1MTR)                                   0.062      1.414 f
  U16351/Y (NAND4X4MTR)                                  0.069      1.483 r
  U16322/Y (CLKNAND2X4MTR)                               0.054      1.537 f
  U25344/Y (NOR2X3MTR)                                   0.070      1.607 r
  U12304/Y (OAI2BB1X2MTR)                                0.103      1.710 r
  U0_BANK_TOP/vACC_1_reg_7__19_/D (DFFRHQX4MTR)          0.000      1.710 r
  data arrival time                                                 1.710

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.710
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX4MTR)
                                                         0.154      0.154 r
  U13628/Y (INVX4MTR)                                    0.060      0.214 f
  U10450/Y (NAND2X2MTR)                                  0.069      0.283 r
  U10382/Y (INVX2MTR)                                    0.074      0.357 f
  U14135/Y (NAND2X1MTR)                                  0.048      0.406 r
  U25529/Y (CLKNAND2X2MTR)                               0.043      0.449 f
  U14667/Y (NOR2X2MTR)                                   0.073      0.522 r
  U25431/Y (NAND4X4MTR)                                  0.091      0.613 f
  U10515/Y (INVX2MTR)                                    0.074      0.687 r
  U12553/Y (NAND2X2MTR)                                  0.077      0.765 f
  U12530/Y (INVX3MTR)                                    0.067      0.832 r
  U17906/Y (OAI21X6MTR)                                  0.057      0.889 f
  U16670/Y (AOI21X4MTR)                                  0.095      0.984 r
  U19188/Y (OAI21X6MTR)                                  0.074      1.058 f
  U26453/Y (AOI21X2MTR)                                  0.089      1.147 r
  U19057/Y (XOR2X1MTR)                                   0.078      1.225 r
  U16440/Y (OAI2BB1X2MTR)                                0.126      1.352 r
  U11316/Y (NOR2X1MTR)                                   0.062      1.414 f
  U16351/Y (NAND4X4MTR)                                  0.069      1.483 r
  U16322/Y (CLKNAND2X4MTR)                               0.054      1.537 f
  U25344/Y (NOR2X3MTR)                                   0.070      1.607 r
  U12302/Y (OAI2BB1X2MTR)                                0.103      1.710 r
  U0_BANK_TOP/vACC_3_reg_7__19_/D (DFFRHQX4MTR)          0.000      1.710 r
  data arrival time                                                 1.710

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.710
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_92_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U25719/Y (INVX4MTR)                                    0.047      0.575 f
  U20420/Y (CLKNAND2X2MTR)                               0.038      0.612 r
  U23675/Y (NAND4X2MTR)                                  0.126      0.739 f
  U15574/Y (NOR2X4MTR)                                   0.104      0.843 r
  U12514/Y (NAND3X4MTR)                                  0.079      0.922 f
  U13778/Y (NOR2X4MTR)                                   0.075      0.997 r
  U13758/Y (NAND2X4MTR)                                  0.058      1.055 f
  U14327/Y (NOR2X4MTR)                                   0.081      1.136 r
  U13070/Y (NAND3X6MTR)                                  0.101      1.237 f
  U23725/Y (NOR2X8MTR)                                   0.076      1.314 r
  U23680/Y (NAND4X4MTR)                                  0.075      1.388 f
  U26504/Y (NAND4X4MTR)                                  0.083      1.471 r
  U11759/Y (NAND2X2MTR)                                  0.051      1.522 f
  U11751/Y (NAND2X1MTR)                                  0.040      1.562 r
  U17470/Y (AOI2BB1X2MTR)                                0.047      1.609 f
  U22937/Y (NOR2X1MTR)                                   0.050      1.659 r
  PIM_result_reg_92_/D (DFFRQX2MTR)                      0.000      1.659 r
  data arrival time                                                 1.659

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_92_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.659
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_220_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U25719/Y (INVX4MTR)                                    0.047      0.575 f
  U20420/Y (CLKNAND2X2MTR)                               0.038      0.612 r
  U23675/Y (NAND4X2MTR)                                  0.126      0.739 f
  U15574/Y (NOR2X4MTR)                                   0.104      0.843 r
  U12514/Y (NAND3X4MTR)                                  0.079      0.922 f
  U13778/Y (NOR2X4MTR)                                   0.075      0.997 r
  U13758/Y (NAND2X4MTR)                                  0.058      1.055 f
  U14327/Y (NOR2X4MTR)                                   0.081      1.136 r
  U13070/Y (NAND3X6MTR)                                  0.101      1.237 f
  U23725/Y (NOR2X8MTR)                                   0.076      1.314 r
  U23680/Y (NAND4X4MTR)                                  0.075      1.388 f
  U26504/Y (NAND4X4MTR)                                  0.083      1.471 r
  U11759/Y (NAND2X2MTR)                                  0.051      1.522 f
  U11751/Y (NAND2X1MTR)                                  0.040      1.562 r
  U17470/Y (AOI2BB1X2MTR)                                0.047      1.609 f
  U22936/Y (NOR2X1MTR)                                   0.050      1.659 r
  PIM_result_reg_220_/D (DFFRQX2MTR)                     0.000      1.659 r
  data arrival time                                                 1.659

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_220_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.659
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_348_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U25719/Y (INVX4MTR)                                    0.047      0.575 f
  U20420/Y (CLKNAND2X2MTR)                               0.038      0.612 r
  U23675/Y (NAND4X2MTR)                                  0.126      0.739 f
  U15574/Y (NOR2X4MTR)                                   0.104      0.843 r
  U12514/Y (NAND3X4MTR)                                  0.079      0.922 f
  U13778/Y (NOR2X4MTR)                                   0.075      0.997 r
  U13758/Y (NAND2X4MTR)                                  0.058      1.055 f
  U14327/Y (NOR2X4MTR)                                   0.081      1.136 r
  U13070/Y (NAND3X6MTR)                                  0.101      1.237 f
  U23725/Y (NOR2X8MTR)                                   0.076      1.314 r
  U23680/Y (NAND4X4MTR)                                  0.075      1.388 f
  U26504/Y (NAND4X4MTR)                                  0.083      1.471 r
  U11759/Y (NAND2X2MTR)                                  0.051      1.522 f
  U11751/Y (NAND2X1MTR)                                  0.040      1.562 r
  U17470/Y (AOI2BB1X2MTR)                                0.047      1.609 f
  U22935/Y (NOR2X1MTR)                                   0.050      1.659 r
  PIM_result_reg_348_/D (DFFRQX2MTR)                     0.000      1.659 r
  data arrival time                                                 1.659

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_348_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.659
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX4MTR)
                                                         0.154      0.154 r
  U13628/Y (INVX4MTR)                                    0.060      0.214 f
  U10450/Y (NAND2X2MTR)                                  0.069      0.283 r
  U10382/Y (INVX2MTR)                                    0.074      0.357 f
  U14135/Y (NAND2X1MTR)                                  0.048      0.406 r
  U25529/Y (CLKNAND2X2MTR)                               0.043      0.449 f
  U14667/Y (NOR2X2MTR)                                   0.073      0.522 r
  U25431/Y (NAND4X4MTR)                                  0.091      0.613 f
  U10515/Y (INVX2MTR)                                    0.074      0.687 r
  U12553/Y (NAND2X2MTR)                                  0.077      0.765 f
  U12530/Y (INVX3MTR)                                    0.067      0.832 r
  U17906/Y (OAI21X6MTR)                                  0.057      0.889 f
  U16670/Y (AOI21X4MTR)                                  0.095      0.984 r
  U19188/Y (OAI21X6MTR)                                  0.074      1.058 f
  U26453/Y (AOI21X2MTR)                                  0.089      1.147 r
  U19057/Y (XOR2X1MTR)                                   0.078      1.225 r
  U16440/Y (OAI2BB1X2MTR)                                0.126      1.352 r
  U11316/Y (NOR2X1MTR)                                   0.062      1.414 f
  U16351/Y (NAND4X4MTR)                                  0.069      1.483 r
  U16322/Y (CLKNAND2X4MTR)                               0.054      1.537 f
  U25344/Y (NOR2X3MTR)                                   0.070      1.607 r
  U16258/Y (OAI2BB1X2MTR)                                0.103      1.710 r
  U0_BANK_TOP/vACC_0_reg_7__19_/D (DFFRHQX4MTR)          0.000      1.710 r
  data arrival time                                                 1.710

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.710
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U14901/Y (CLKNAND2X16MTR)                              0.046      0.236 r
  U13316/Y (INVX24MTR)                                   0.039      0.275 f
  U14622/Y (INVX32MTR)                                   0.034      0.309 r
  U10819/Y (INVX14MTR)                                   0.029      0.338 f
  U10720/Y (AOI21X6MTR)                                  0.056      0.394 r
  U13181/Y (OAI2BB1X4MTR)                                0.095      0.489 r
  U10644/Y (CLKNAND2X4MTR)                               0.047      0.536 f
  U14383/Y (NOR2X8MTR)                                   0.062      0.597 r
  U14938/Y (NAND3X12MTR)                                 0.077      0.675 f
  U29313/Y (CLKNAND2X16MTR)                              0.089      0.764 r
  U26978/Y (CLKNAND2X16MTR)                              0.072      0.836 f
  U16034/Y (CLKNAND2X16MTR)                              0.042      0.878 r
  U20547/Y (XNOR2X8MTR)                                  0.075      0.952 r
  U23497/Y (XNOR2X4MTR)                                  0.114      1.066 r
  U23493/Y (OAI21X6MTR)                                  0.068      1.134 f
  U13699/Y (CLKNAND2X8MTR)                               0.047      1.181 r
  U28666/Y (XOR2X8MTR)                                   0.072      1.253 r
  U29391/Y (XNOR2X8MTR)                                  0.105      1.358 r
  U14657/Y (NOR2X8MTR)                                   0.041      1.399 f
  U20680/Y (BUFX2MTR)                                    0.091      1.490 f
  U28791/Y (OAI21X2MTR)                                  0.084      1.574 r
  U25210/Y (XNOR2X1MTR)                                  0.084      1.658 r
  U15362/Y (NOR2X1MTR)                                   0.052      1.710 f
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX2MTR)
                                                         0.000      1.710 f
  data arrival time                                                 1.710

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.710
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24079/Y (INVX4MTR)                                    0.048      0.266 r
  U17036/Y (INVX4MTR)                                    0.055      0.320 f
  U10447/Y (INVX8MTR)                                    0.046      0.366 r
  U24673/Y (NOR2X4MTR)                                   0.027      0.393 f
  U23944/Y (AOI21X3MTR)                                  0.055      0.448 r
  U12205/Y (OAI21X2MTR)                                  0.063      0.510 f
  U26276/Y (OAI21X4MTR)                                  0.094      0.604 r
  U26034/Y (CLKNAND2X4MTR)                               0.070      0.674 f
  U25099/Y (NOR2X4MTR)                                   0.064      0.738 r
  U9874/Y (OAI21X2MTR)                                   0.089      0.827 f
  U14352/Y (AOI21X4MTR)                                  0.115      0.942 r
  U16442/Y (NAND2X6MTR)                                  0.076      1.018 f
  U9561/Y (AOI21X4MTR)                                   0.077      1.096 r
  U20756/Y (XNOR2X2MTR)                                  0.056      1.152 f
  U15431/Y (AOI22X4MTR)                                  0.105      1.257 r
  U15430/Y (OAI2BB1X4MTR)                                0.061      1.317 f
  U15427/Y (NOR3X4MTR)                                   0.109      1.426 r
  U12106/Y (NAND3X4MTR)                                  0.103      1.529 f
  U26215/Y (CLKNAND2X2MTR)                               0.060      1.589 r
  U12199/Y (CLKNAND2X4MTR)                               0.049      1.638 f
  U11800/Y (NAND2X1MTR)                                  0.041      1.679 r
  U23417/Y (OAI21X2MTR)                                  0.047      1.727 f
  U0_BANK_TOP/vACC_0_reg_6__17_/D (DFFRHQX4MTR)          0.000      1.727 f
  data arrival time                                                 1.727

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.727
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24078/Y (INVX8MTR)                                    0.048      0.266 r
  U11326/Y (INVX4MTR)                                    0.049      0.315 f
  U25687/Y (INVX4MTR)                                    0.055      0.370 r
  U16087/Y (NOR2X2MTR)                                   0.032      0.403 f
  U12134/Y (OAI31X1MTR)                                  0.137      0.539 r
  U20851/Y (OAI2BB1X4MTR)                                0.084      0.623 f
  U15943/Y (NAND2BX4MTR)                                 0.102      0.725 f
  U13366/Y (INVX3MTR)                                    0.047      0.772 r
  U15058/Y (CLKNAND2X2MTR)                               0.052      0.824 f
  U13234/Y (NAND2X3MTR)                                  0.051      0.875 r
  U12188/Y (CLKNAND2X2MTR)                               0.047      0.923 f
  U29427/Y (AND2X4MTR)                                   0.090      1.013 f
  U11518/Y (CLKNAND2X4MTR)                               0.038      1.050 r
  U17823/Y (NAND2X2MTR)                                  0.042      1.092 f
  U24948/Y (NAND2X2MTR)                                  0.044      1.136 r
  U10906/Y (NAND3X4MTR)                                  0.080      1.216 f
  U15462/Y (NAND2X2MTR)                                  0.074      1.290 r
  U15435/Y (INVX4MTR)                                    0.044      1.335 f
  U26295/Y (INVX4MTR)                                    0.057      1.392 r
  U11077/Y (NAND2X2MTR)                                  0.055      1.447 f
  U14185/Y (INVX2MTR)                                    0.065      1.512 r
  U12973/Y (AOI22X1MTR)                                  0.090      1.602 f
  U14176/Y (OAI21X1MTR)                                  0.047      1.649 r
  U0_BANK_TOP/vACC_1_reg_4__11_/D (DFFRQX4MTR)           0.000      1.649 r
  data arrival time                                                 1.649

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__11_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.176      1.324
  data required time                                                1.324
  --------------------------------------------------------------------------
  data required time                                                1.324
  data arrival time                                                -1.649
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24078/Y (INVX8MTR)                                    0.048      0.266 r
  U11326/Y (INVX4MTR)                                    0.049      0.315 f
  U25687/Y (INVX4MTR)                                    0.055      0.370 r
  U16087/Y (NOR2X2MTR)                                   0.032      0.403 f
  U12134/Y (OAI31X1MTR)                                  0.137      0.539 r
  U20851/Y (OAI2BB1X4MTR)                                0.084      0.623 f
  U15943/Y (NAND2BX4MTR)                                 0.102      0.725 f
  U13366/Y (INVX3MTR)                                    0.047      0.772 r
  U15058/Y (CLKNAND2X2MTR)                               0.052      0.824 f
  U13234/Y (NAND2X3MTR)                                  0.051      0.875 r
  U12188/Y (CLKNAND2X2MTR)                               0.047      0.923 f
  U29427/Y (AND2X4MTR)                                   0.090      1.013 f
  U11518/Y (CLKNAND2X4MTR)                               0.038      1.050 r
  U17823/Y (NAND2X2MTR)                                  0.042      1.092 f
  U24948/Y (NAND2X2MTR)                                  0.044      1.136 r
  U10906/Y (NAND3X4MTR)                                  0.080      1.216 f
  U15462/Y (NAND2X2MTR)                                  0.074      1.290 r
  U15435/Y (INVX4MTR)                                    0.044      1.335 f
  U26295/Y (INVX4MTR)                                    0.057      1.392 r
  U11077/Y (NAND2X2MTR)                                  0.055      1.447 f
  U14185/Y (INVX2MTR)                                    0.065      1.512 r
  U12971/Y (AOI22X1MTR)                                  0.090      1.602 f
  U14177/Y (OAI21X1MTR)                                  0.047      1.649 r
  U0_BANK_TOP/vACC_1_reg_4__13_/D (DFFRQX4MTR)           0.000      1.649 r
  data arrival time                                                 1.649

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__13_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.176      1.324
  data required time                                                1.324
  --------------------------------------------------------------------------
  data required time                                                1.324
  data arrival time                                                -1.649
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_477_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U25719/Y (INVX4MTR)                                    0.047      0.575 f
  U20420/Y (CLKNAND2X2MTR)                               0.038      0.612 r
  U23675/Y (NAND4X2MTR)                                  0.126      0.739 f
  U15574/Y (NOR2X4MTR)                                   0.104      0.843 r
  U12514/Y (NAND3X4MTR)                                  0.079      0.922 f
  U13778/Y (NOR2X4MTR)                                   0.075      0.997 r
  U13758/Y (NAND2X4MTR)                                  0.058      1.055 f
  U14327/Y (NOR2X4MTR)                                   0.081      1.136 r
  U13070/Y (NAND3X6MTR)                                  0.101      1.237 f
  U23725/Y (NOR2X8MTR)                                   0.076      1.314 r
  U23680/Y (NAND4X4MTR)                                  0.075      1.388 f
  U26504/Y (NAND4X4MTR)                                  0.083      1.471 r
  U23947/Y (NOR2X3MTR)                                   0.043      1.514 f
  U23943/Y (OAI22X4MTR)                                  0.088      1.602 r
  U22930/Y (NOR2BX1MTR)                                  0.101      1.702 r
  PIM_result_reg_477_/D (DFFRHQX2MTR)                    0.000      1.702 r
  data arrival time                                                 1.702

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_477_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.702
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23475/Y (CLKNAND2X16MTR)                              0.070      0.338 f
  U23759/Y (NOR2X12MTR)                                  0.078      0.415 r
  U10499/Y (INVX2MTR)                                    0.074      0.489 f
  U16806/Y (AOI21X4MTR)                                  0.076      0.565 r
  U15608/Y (NOR2X4MTR)                                   0.048      0.613 f
  U18759/Y (NAND3X8MTR)                                  0.052      0.665 r
  U14981/Y (CLKNAND2X16MTR)                              0.089      0.755 f
  U14396/Y (NAND2X12MTR)                                 0.068      0.822 r
  U10175/Y (INVX4MTR)                                    0.033      0.856 f
  U11082/Y (NOR2X4MTR)                                   0.081      0.937 r
  U23971/Y (OAI2BB1X4MTR)                                0.129      1.066 r
  U9660/Y (OAI21X3MTR)                                   0.054      1.120 f
  U29304/Y (OAI2BB1X4MTR)                                0.051      1.171 r
  U29303/Y (XNOR2X4MTR)                                  0.109      1.280 r
  U20649/Y (AOI22X4MTR)                                  0.072      1.353 f
  U20516/Y (AOI2BB1X8MTR)                                0.118      1.470 f
  U20412/Y (BUFX2MTR)                                    0.083      1.554 f
  U20517/Y (XNOR2X1MTR)                                  0.094      1.648 f
  U12239/Y (NOR2X1MTR)                                   0.057      1.705 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX4MTR)
                                                         0.000      1.705 r
  data arrival time                                                 1.705

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.705
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_349_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U25719/Y (INVX4MTR)                                    0.047      0.575 f
  U20420/Y (CLKNAND2X2MTR)                               0.038      0.612 r
  U23675/Y (NAND4X2MTR)                                  0.126      0.739 f
  U15574/Y (NOR2X4MTR)                                   0.104      0.843 r
  U12514/Y (NAND3X4MTR)                                  0.079      0.922 f
  U13778/Y (NOR2X4MTR)                                   0.075      0.997 r
  U13758/Y (NAND2X4MTR)                                  0.058      1.055 f
  U14327/Y (NOR2X4MTR)                                   0.081      1.136 r
  U13070/Y (NAND3X6MTR)                                  0.101      1.237 f
  U23725/Y (NOR2X8MTR)                                   0.076      1.314 r
  U23680/Y (NAND4X4MTR)                                  0.075      1.388 f
  U26504/Y (NAND4X4MTR)                                  0.083      1.471 r
  U23947/Y (NOR2X3MTR)                                   0.043      1.514 f
  U23943/Y (OAI22X4MTR)                                  0.088      1.602 r
  U22931/Y (NOR2BX1MTR)                                  0.101      1.702 r
  PIM_result_reg_349_/D (DFFRHQX2MTR)                    0.000      1.702 r
  data arrival time                                                 1.702

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_349_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.702
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_221_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U25719/Y (INVX4MTR)                                    0.047      0.575 f
  U20420/Y (CLKNAND2X2MTR)                               0.038      0.612 r
  U23675/Y (NAND4X2MTR)                                  0.126      0.739 f
  U15574/Y (NOR2X4MTR)                                   0.104      0.843 r
  U12514/Y (NAND3X4MTR)                                  0.079      0.922 f
  U13778/Y (NOR2X4MTR)                                   0.075      0.997 r
  U13758/Y (NAND2X4MTR)                                  0.058      1.055 f
  U14327/Y (NOR2X4MTR)                                   0.081      1.136 r
  U13070/Y (NAND3X6MTR)                                  0.101      1.237 f
  U23725/Y (NOR2X8MTR)                                   0.076      1.314 r
  U23680/Y (NAND4X4MTR)                                  0.075      1.388 f
  U26504/Y (NAND4X4MTR)                                  0.083      1.471 r
  U23947/Y (NOR2X3MTR)                                   0.043      1.514 f
  U23943/Y (OAI22X4MTR)                                  0.088      1.602 r
  U22932/Y (NOR2BX1MTR)                                  0.101      1.702 r
  PIM_result_reg_221_/D (DFFRHQX2MTR)                    0.000      1.702 r
  data arrival time                                                 1.702

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_221_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.702
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U26227/Y (BUFX8MTR)                                    0.078      0.294 r
  U18845/Y (INVX6MTR)                                    0.037      0.331 f
  U10622/Y (INVX4MTR)                                    0.055      0.386 r
  U20993/Y (OAI21X2MTR)                                  0.057      0.443 f
  U11186/Y (NAND3BX4MTR)                                 0.097      0.540 f
  U10574/Y (CLKNAND2X2MTR)                               0.050      0.590 r
  U24909/Y (CLKNAND2X4MTR)                               0.070      0.660 f
  U13857/Y (NOR2X4MTR)                                   0.095      0.755 r
  U25348/Y (OAI21X6MTR)                                  0.072      0.827 f
  U9879/Y (AOI21X4MTR)                                   0.097      0.924 r
  U18309/Y (OAI21X6MTR)                                  0.072      0.996 f
  U20747/Y (OAI2BB1X2MTR)                                0.098      1.094 f
  U9633/Y (NAND2X2MTR)                                   0.046      1.140 r
  U16428/Y (NAND3X4MTR)                                  0.079      1.218 f
  U11849/Y (INVX2MTR)                                    0.062      1.280 r
  U16381/Y (NOR2X6MTR)                                   0.041      1.321 f
  U18807/Y (BUFX4MTR)                                    0.088      1.409 f
  U9198/Y (NAND2BX4MTR)                                  0.101      1.511 f
  U17136/Y (OAI222X2MTR)                                 0.113      1.623 r
  U0_BANK_TOP/vACC_0_reg_2__9_/D (DFFRQX4MTR)            0.000      1.623 r
  data arrival time                                                 1.623

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__9_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.201      1.299
  data required time                                                1.299
  --------------------------------------------------------------------------
  data required time                                                1.299
  data arrival time                                                -1.623
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U23724/Y (NOR2X6MTR)                                   0.079      1.464 r
  U17249/Y (INVX2MTR)                                    0.050      1.514 f
  U23372/Y (INVX4MTR)                                    0.051      1.565 r
  U28676/Y (AOI22X2MTR)                                  0.044      1.609 f
  U11447/Y (OAI21X1MTR)                                  0.041      1.650 r
  U0_BANK_TOP/vACC_1_reg_0__9_/D (DFFRQX4MTR)            0.000      1.650 r
  data arrival time                                                 1.650

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__9_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.174      1.326
  data required time                                                1.326
  --------------------------------------------------------------------------
  data required time                                                1.326
  data arrival time                                                -1.650
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U23724/Y (NOR2X6MTR)                                   0.079      1.464 r
  U17249/Y (INVX2MTR)                                    0.050      1.514 f
  U23372/Y (INVX4MTR)                                    0.051      1.565 r
  U28690/Y (AOI22X2MTR)                                  0.044      1.609 f
  U11449/Y (OAI21X1MTR)                                  0.041      1.650 r
  U0_BANK_TOP/vACC_1_reg_0__13_/D (DFFRQX4MTR)           0.000      1.650 r
  data arrival time                                                 1.650

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__13_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.174      1.326
  data required time                                                1.326
  --------------------------------------------------------------------------
  data required time                                                1.326
  data arrival time                                                -1.650
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15247/Y (NAND3BX1MTR)                                 0.102      1.568 f
  U18729/Y (OAI2BB1X2MTR)                                0.089      1.657 r
  U20915/Y (OAI22X2MTR)                                  0.054      1.712 f
  U0_BANK_TOP/vACC_0_reg_5__4_/D (DFFRQX4MTR)            0.000      1.712 f
  data arrival time                                                 1.712

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__4_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.112      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.712
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_93_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U25719/Y (INVX4MTR)                                    0.047      0.575 f
  U20420/Y (CLKNAND2X2MTR)                               0.038      0.612 r
  U23675/Y (NAND4X2MTR)                                  0.126      0.739 f
  U15574/Y (NOR2X4MTR)                                   0.104      0.843 r
  U12514/Y (NAND3X4MTR)                                  0.079      0.922 f
  U13778/Y (NOR2X4MTR)                                   0.075      0.997 r
  U13758/Y (NAND2X4MTR)                                  0.058      1.055 f
  U14327/Y (NOR2X4MTR)                                   0.081      1.136 r
  U13070/Y (NAND3X6MTR)                                  0.101      1.237 f
  U23725/Y (NOR2X8MTR)                                   0.076      1.314 r
  U23680/Y (NAND4X4MTR)                                  0.075      1.388 f
  U26504/Y (NAND4X4MTR)                                  0.083      1.471 r
  U23947/Y (NOR2X3MTR)                                   0.043      1.514 f
  U23943/Y (OAI22X4MTR)                                  0.088      1.602 r
  U22933/Y (NOR2BX1MTR)                                  0.101      1.702 r
  PIM_result_reg_93_/D (DFFRHQX2MTR)                     0.000      1.702 r
  data arrival time                                                 1.702

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_93_/CK (DFFRHQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.702
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_58_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U15209/Y (BUFX8MTR)                                    0.072      0.495 r
  U25387/Y (INVX4MTR)                                    0.044      0.539 f
  U11030/Y (CLKNAND2X4MTR)                               0.042      0.581 r
  U19062/Y (NAND4X8MTR)                                  0.111      0.693 f
  U11739/Y (NOR2X4MTR)                                   0.090      0.782 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.853 f
  U16702/Y (INVX4MTR)                                    0.046      0.899 r
  U17682/Y (NAND2X4MTR)                                  0.042      0.940 f
  U16326/Y (NOR2X4MTR)                                   0.077      1.017 r
  U16290/Y (CLKNAND2X4MTR)                               0.054      1.071 f
  U16247/Y (NOR2X4MTR)                                   0.073      1.145 r
  U16140/Y (INVX4MTR)                                    0.050      1.195 f
  U17734/Y (NOR2X8MTR)                                   0.072      1.267 r
  U11841/Y (NAND3X6MTR)                                  0.070      1.337 f
  U17599/Y (INVX4MTR)                                    0.044      1.380 r
  U25585/Y (NAND2X4MTR)                                  0.048      1.429 f
  U26451/Y (OAI21BX8MTR)                                 0.079      1.508 r
  U18782/Y (MXI2X2MTR)                                   0.088      1.596 f
  U23033/Y (NOR2X1MTR)                                   0.061      1.656 r
  PIM_result_reg_58_/D (DFFRQX2MTR)                      0.000      1.656 r
  data arrival time                                                 1.656

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_58_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.656
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_186_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U15209/Y (BUFX8MTR)                                    0.072      0.495 r
  U25387/Y (INVX4MTR)                                    0.044      0.539 f
  U11030/Y (CLKNAND2X4MTR)                               0.042      0.581 r
  U19062/Y (NAND4X8MTR)                                  0.111      0.693 f
  U11739/Y (NOR2X4MTR)                                   0.090      0.782 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.853 f
  U16702/Y (INVX4MTR)                                    0.046      0.899 r
  U17682/Y (NAND2X4MTR)                                  0.042      0.940 f
  U16326/Y (NOR2X4MTR)                                   0.077      1.017 r
  U16290/Y (CLKNAND2X4MTR)                               0.054      1.071 f
  U16247/Y (NOR2X4MTR)                                   0.073      1.145 r
  U16140/Y (INVX4MTR)                                    0.050      1.195 f
  U17734/Y (NOR2X8MTR)                                   0.072      1.267 r
  U11841/Y (NAND3X6MTR)                                  0.070      1.337 f
  U17599/Y (INVX4MTR)                                    0.044      1.380 r
  U25585/Y (NAND2X4MTR)                                  0.048      1.429 f
  U26451/Y (OAI21BX8MTR)                                 0.079      1.508 r
  U18782/Y (MXI2X2MTR)                                   0.088      1.596 f
  U23032/Y (NOR2X1MTR)                                   0.061      1.656 r
  PIM_result_reg_186_/D (DFFRQX2MTR)                     0.000      1.656 r
  data arrival time                                                 1.656

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_186_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.656
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_314_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U15209/Y (BUFX8MTR)                                    0.072      0.495 r
  U25387/Y (INVX4MTR)                                    0.044      0.539 f
  U11030/Y (CLKNAND2X4MTR)                               0.042      0.581 r
  U19062/Y (NAND4X8MTR)                                  0.111      0.693 f
  U11739/Y (NOR2X4MTR)                                   0.090      0.782 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.853 f
  U16702/Y (INVX4MTR)                                    0.046      0.899 r
  U17682/Y (NAND2X4MTR)                                  0.042      0.940 f
  U16326/Y (NOR2X4MTR)                                   0.077      1.017 r
  U16290/Y (CLKNAND2X4MTR)                               0.054      1.071 f
  U16247/Y (NOR2X4MTR)                                   0.073      1.145 r
  U16140/Y (INVX4MTR)                                    0.050      1.195 f
  U17734/Y (NOR2X8MTR)                                   0.072      1.267 r
  U11841/Y (NAND3X6MTR)                                  0.070      1.337 f
  U17599/Y (INVX4MTR)                                    0.044      1.380 r
  U25585/Y (NAND2X4MTR)                                  0.048      1.429 f
  U26451/Y (OAI21BX8MTR)                                 0.079      1.508 r
  U18782/Y (MXI2X2MTR)                                   0.088      1.596 f
  U23031/Y (NOR2X1MTR)                                   0.061      1.656 r
  PIM_result_reg_314_/D (DFFRQX2MTR)                     0.000      1.656 r
  data arrival time                                                 1.656

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_314_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.656
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_442_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U15209/Y (BUFX8MTR)                                    0.072      0.495 r
  U25387/Y (INVX4MTR)                                    0.044      0.539 f
  U11030/Y (CLKNAND2X4MTR)                               0.042      0.581 r
  U19062/Y (NAND4X8MTR)                                  0.111      0.693 f
  U11739/Y (NOR2X4MTR)                                   0.090      0.782 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.853 f
  U16702/Y (INVX4MTR)                                    0.046      0.899 r
  U17682/Y (NAND2X4MTR)                                  0.042      0.940 f
  U16326/Y (NOR2X4MTR)                                   0.077      1.017 r
  U16290/Y (CLKNAND2X4MTR)                               0.054      1.071 f
  U16247/Y (NOR2X4MTR)                                   0.073      1.145 r
  U16140/Y (INVX4MTR)                                    0.050      1.195 f
  U17734/Y (NOR2X8MTR)                                   0.072      1.267 r
  U11841/Y (NAND3X6MTR)                                  0.070      1.337 f
  U17599/Y (INVX4MTR)                                    0.044      1.380 r
  U25585/Y (NAND2X4MTR)                                  0.048      1.429 f
  U26451/Y (OAI21BX8MTR)                                 0.079      1.508 r
  U18782/Y (MXI2X2MTR)                                   0.088      1.596 f
  U23030/Y (NOR2X1MTR)                                   0.061      1.656 r
  PIM_result_reg_442_/D (DFFRQX2MTR)                     0.000      1.656 r
  data arrival time                                                 1.656

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_442_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.656
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U12486/Y (AOI22X1MTR)                                  0.088      0.459 f
  U19851/Y (OAI2B1X4MTR)                                 0.129      0.588 f
  U16989/Y (OAI21X6MTR)                                  0.048      0.636 r
  U10451/Y (NAND2X2MTR)                                  0.077      0.713 f
  U16555/Y (OAI21X2MTR)                                  0.058      0.771 r
  U23538/Y (AND3X4MTR)                                   0.118      0.889 r
  U26168/Y (NOR2X8MTR)                                   0.035      0.924 f
  U26019/Y (OAI21X4MTR)                                  0.084      1.007 r
  U23625/Y (AOI21X2MTR)                                  0.069      1.076 f
  U20943/Y (XNOR2X2MTR)                                  0.084      1.160 f
  U20919/Y (AOI22X4MTR)                                  0.078      1.238 r
  U16010/Y (NAND2X3MTR)                                  0.052      1.290 f
  U15480/Y (INVX3MTR)                                    0.037      1.327 r
  U15925/Y (NAND3X4MTR)                                  0.055      1.382 f
  U15871/Y (NOR2X6MTR)                                   0.083      1.465 r
  U15817/Y (NAND3X8MTR)                                  0.075      1.540 f
  U15728/Y (NAND2X12MTR)                                 0.061      1.601 r
  U23917/Y (NOR2X4MTR)                                   0.046      1.647 f
  U23761/Y (CLKNAND2X2MTR)                               0.043      1.690 r
  U23766/Y (CLKNAND2X2MTR)                               0.039      1.729 f
  U0_BANK_TOP/vACC_2_reg_3__11_/D (DFFRHQX4MTR)          0.000      1.729 f
  data arrival time                                                 1.729

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__11_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.729
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U12486/Y (AOI22X1MTR)                                  0.088      0.459 f
  U19851/Y (OAI2B1X4MTR)                                 0.129      0.588 f
  U16989/Y (OAI21X6MTR)                                  0.048      0.636 r
  U10451/Y (NAND2X2MTR)                                  0.077      0.713 f
  U16555/Y (OAI21X2MTR)                                  0.058      0.771 r
  U23538/Y (AND3X4MTR)                                   0.118      0.889 r
  U26168/Y (NOR2X8MTR)                                   0.035      0.924 f
  U26019/Y (OAI21X4MTR)                                  0.084      1.007 r
  U23625/Y (AOI21X2MTR)                                  0.069      1.076 f
  U20943/Y (XNOR2X2MTR)                                  0.084      1.160 f
  U20919/Y (AOI22X4MTR)                                  0.078      1.238 r
  U16010/Y (NAND2X3MTR)                                  0.052      1.290 f
  U15480/Y (INVX3MTR)                                    0.037      1.327 r
  U15925/Y (NAND3X4MTR)                                  0.055      1.382 f
  U15871/Y (NOR2X6MTR)                                   0.083      1.465 r
  U15817/Y (NAND3X8MTR)                                  0.075      1.540 f
  U15728/Y (NAND2X12MTR)                                 0.061      1.601 r
  U23917/Y (NOR2X4MTR)                                   0.046      1.647 f
  U23757/Y (CLKNAND2X2MTR)                               0.043      1.690 r
  U23758/Y (CLKNAND2X2MTR)                               0.039      1.729 f
  U0_BANK_TOP/vACC_2_reg_3__13_/D (DFFRHQX4MTR)          0.000      1.729 f
  data arrival time                                                 1.729

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__13_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.729
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U12486/Y (AOI22X1MTR)                                  0.088      0.459 f
  U19851/Y (OAI2B1X4MTR)                                 0.129      0.588 f
  U16989/Y (OAI21X6MTR)                                  0.048      0.636 r
  U10451/Y (NAND2X2MTR)                                  0.077      0.713 f
  U16555/Y (OAI21X2MTR)                                  0.058      0.771 r
  U23538/Y (AND3X4MTR)                                   0.118      0.889 r
  U26168/Y (NOR2X8MTR)                                   0.035      0.924 f
  U26019/Y (OAI21X4MTR)                                  0.084      1.007 r
  U23625/Y (AOI21X2MTR)                                  0.069      1.076 f
  U20943/Y (XNOR2X2MTR)                                  0.084      1.160 f
  U20919/Y (AOI22X4MTR)                                  0.078      1.238 r
  U16010/Y (NAND2X3MTR)                                  0.052      1.290 f
  U15480/Y (INVX3MTR)                                    0.037      1.327 r
  U15925/Y (NAND3X4MTR)                                  0.055      1.382 f
  U15871/Y (NOR2X6MTR)                                   0.083      1.465 r
  U15817/Y (NAND3X8MTR)                                  0.075      1.540 f
  U15728/Y (NAND2X12MTR)                                 0.061      1.601 r
  U23917/Y (NOR2X4MTR)                                   0.046      1.647 f
  U23779/Y (CLKNAND2X2MTR)                               0.043      1.690 r
  U23780/Y (CLKNAND2X2MTR)                               0.038      1.728 f
  U0_BANK_TOP/vACC_2_reg_3__10_/D (DFFRHQX4MTR)          0.000      1.728 f
  data arrival time                                                 1.728

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__10_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.728
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U12486/Y (AOI22X1MTR)                                  0.088      0.459 f
  U19851/Y (OAI2B1X4MTR)                                 0.129      0.588 f
  U16989/Y (OAI21X6MTR)                                  0.048      0.636 r
  U10451/Y (NAND2X2MTR)                                  0.077      0.713 f
  U16555/Y (OAI21X2MTR)                                  0.058      0.771 r
  U23538/Y (AND3X4MTR)                                   0.118      0.889 r
  U26168/Y (NOR2X8MTR)                                   0.035      0.924 f
  U26019/Y (OAI21X4MTR)                                  0.084      1.007 r
  U23625/Y (AOI21X2MTR)                                  0.069      1.076 f
  U20943/Y (XNOR2X2MTR)                                  0.084      1.160 f
  U20919/Y (AOI22X4MTR)                                  0.078      1.238 r
  U16010/Y (NAND2X3MTR)                                  0.052      1.290 f
  U15480/Y (INVX3MTR)                                    0.037      1.327 r
  U15925/Y (NAND3X4MTR)                                  0.055      1.382 f
  U15871/Y (NOR2X6MTR)                                   0.083      1.465 r
  U15817/Y (NAND3X8MTR)                                  0.075      1.540 f
  U15728/Y (NAND2X12MTR)                                 0.061      1.601 r
  U23918/Y (NOR2X4MTR)                                   0.046      1.647 f
  U11978/Y (CLKNAND2X2MTR)                               0.043      1.690 r
  U29226/Y (CLKNAND2X2MTR)                               0.039      1.728 f
  U0_BANK_TOP/vACC_3_reg_3__11_/D (DFFRHQX4MTR)          0.000      1.728 f
  data arrival time                                                 1.728

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__11_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.728
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U12486/Y (AOI22X1MTR)                                  0.088      0.459 f
  U19851/Y (OAI2B1X4MTR)                                 0.129      0.588 f
  U16989/Y (OAI21X6MTR)                                  0.048      0.636 r
  U10451/Y (NAND2X2MTR)                                  0.077      0.713 f
  U16555/Y (OAI21X2MTR)                                  0.058      0.771 r
  U23538/Y (AND3X4MTR)                                   0.118      0.889 r
  U26168/Y (NOR2X8MTR)                                   0.035      0.924 f
  U26019/Y (OAI21X4MTR)                                  0.084      1.007 r
  U23625/Y (AOI21X2MTR)                                  0.069      1.076 f
  U20943/Y (XNOR2X2MTR)                                  0.084      1.160 f
  U20919/Y (AOI22X4MTR)                                  0.078      1.238 r
  U16010/Y (NAND2X3MTR)                                  0.052      1.290 f
  U15480/Y (INVX3MTR)                                    0.037      1.327 r
  U15925/Y (NAND3X4MTR)                                  0.055      1.382 f
  U15871/Y (NOR2X6MTR)                                   0.083      1.465 r
  U15817/Y (NAND3X8MTR)                                  0.075      1.540 f
  U15728/Y (NAND2X12MTR)                                 0.061      1.601 r
  U23918/Y (NOR2X4MTR)                                   0.046      1.647 f
  U11975/Y (CLKNAND2X2MTR)                               0.043      1.690 r
  U29215/Y (CLKNAND2X2MTR)                               0.039      1.728 f
  U0_BANK_TOP/vACC_3_reg_3__13_/D (DFFRHQX4MTR)          0.000      1.728 f
  data arrival time                                                 1.728

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__13_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.728
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U25533/Y (CLKNAND2X8MTR)                               0.055      1.582 r
  U11570/Y (AOI2BB1X8MTR)                                0.090      1.673 r
  U26925/Y (OAI22X2MTR)                                  0.049      1.722 f
  U0_BANK_TOP/vACC_0_reg_5__7_/D (DFFRHQX4MTR)           0.000      1.722 f
  data arrival time                                                 1.722

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__7_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.722
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U14901/Y (CLKNAND2X16MTR)                              0.046      0.236 r
  U13316/Y (INVX24MTR)                                   0.039      0.275 f
  U14622/Y (INVX32MTR)                                   0.034      0.309 r
  U10819/Y (INVX14MTR)                                   0.029      0.338 f
  U10705/Y (AOI2BB2X4MTR)                                0.057      0.395 r
  U26805/Y (OAI2BB1X4MTR)                                0.096      0.491 r
  U10633/Y (NAND3X4MTR)                                  0.066      0.557 f
  U10607/Y (INVX6MTR)                                    0.058      0.616 r
  U20766/Y (NAND3X8MTR)                                  0.079      0.695 f
  U29420/Y (CLKNAND2X16MTR)                              0.061      0.755 r
  U13067/Y (NAND2X8MTR)                                  0.061      0.816 f
  U13853/Y (XNOR2X8MTR)                                  0.059      0.875 r
  U28799/Y (XOR2X8MTR)                                   0.099      0.974 r
  U28800/Y (XOR2X8MTR)                                   0.091      1.065 r
  U20310/Y (XNOR2X8MTR)                                  0.095      1.160 r
  U23440/Y (XOR2X8MTR)                                   0.098      1.258 r
  U23439/Y (XOR2X8MTR)                                   0.097      1.355 r
  U28904/Y (NOR2X4MTR)                                   0.046      1.400 f
  U15420/Y (NOR2X3MTR)                                   0.060      1.460 r
  U11632/Y (CLKNAND2X2MTR)                               0.049      1.509 f
  U17443/Y (INVX2MTR)                                    0.044      1.553 r
  U23443/Y (CLKNAND2X4MTR)                               0.048      1.601 f
  U28903/Y (AOI31X1MTR)                                  0.077      1.678 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX1MTR)
                                                         0.000      1.678 r
  data arrival time                                                 1.678

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX1MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.146      1.354
  data required time                                                1.354
  --------------------------------------------------------------------------
  data required time                                                1.354
  data arrival time                                                -1.678
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U26227/Y (BUFX8MTR)                                    0.078      0.294 r
  U18845/Y (INVX6MTR)                                    0.037      0.331 f
  U10622/Y (INVX4MTR)                                    0.055      0.386 r
  U19839/Y (OAI22X4MTR)                                  0.067      0.453 f
  U13433/Y (NOR3X6MTR)                                   0.098      0.551 r
  U24898/Y (NOR2X3MTR)                                   0.057      0.608 f
  U15119/Y (NOR2X2MTR)                                   0.099      0.707 r
  U15832/Y (OAI21X2MTR)                                  0.100      0.807 f
  U15039/Y (AOI21X3MTR)                                  0.119      0.926 r
  U22112/Y (OAI21X1MTR)                                  0.088      1.014 f
  U17710/Y (AOI21X2MTR)                                  0.082      1.096 r
  U17953/Y (XOR2X1MTR)                                   0.085      1.180 r
  U19105/Y (AOI22X2MTR)                                  0.060      1.241 f
  U17615/Y (OAI21X2MTR)                                  0.057      1.298 r
  U18940/Y (NAND2BX4MTR)                                 0.094      1.392 r
  U15871/Y (NOR2X6MTR)                                   0.031      1.422 f
  U15817/Y (NAND3X8MTR)                                  0.043      1.465 r
  U15728/Y (NAND2X12MTR)                                 0.053      1.518 f
  U23918/Y (NOR2X4MTR)                                   0.091      1.609 r
  U17230/Y (CLKNAND2X2MTR)                               0.059      1.668 f
  U29234/Y (CLKNAND2X2MTR)                               0.039      1.707 r
  U0_BANK_TOP/vACC_3_reg_3__10_/D (DFFRHQX4MTR)          0.000      1.707 r
  data arrival time                                                 1.707

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__10_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.117      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.707
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.323


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_509_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U19363/Y (INVX6MTR)                                    0.045      0.599 r
  U19224/Y (NAND2X3MTR)                                  0.042      0.642 f
  U19039/Y (CLKNAND2X4MTR)                               0.039      0.680 r
  U18756/Y (NOR2X6MTR)                                   0.038      0.719 f
  U16528/Y (CLKNAND2X4MTR)                               0.046      0.765 r
  U16467/Y (CLKNAND2X4MTR)                               0.048      0.813 f
  U16368/Y (NOR2X4MTR)                                   0.067      0.880 r
  U15519/Y (CLKNAND2X4MTR)                               0.054      0.934 f
  U16324/Y (NOR2X3MTR)                                   0.063      0.998 r
  U17961/Y (NAND3X4MTR)                                  0.068      1.066 f
  U15221/Y (NOR2X4MTR)                                   0.086      1.152 r
  U16063/Y (NAND3X8MTR)                                  0.083      1.234 f
  U26277/Y (NOR2X4MTR)                                   0.092      1.326 r
  U11992/Y (NOR2X2MTR)                                   0.060      1.386 f
  U18971/Y (NAND4X4MTR)                                  0.065      1.451 r
  U20675/Y (CLKNAND2X2MTR)                               0.053      1.504 f
  U11859/Y (MXI2X2MTR)                                   0.076      1.580 r
  U20679/Y (AOI21X2MTR)                                  0.058      1.637 f
  U22571/Y (NOR2X1MTR)                                   0.065      1.703 r
  PIM_result_reg_509_/D (DFFRHQX4MTR)                    0.000      1.703 r
  data arrival time                                                 1.703

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_509_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.703
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.323


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_381_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U19363/Y (INVX6MTR)                                    0.045      0.599 r
  U19224/Y (NAND2X3MTR)                                  0.042      0.642 f
  U19039/Y (CLKNAND2X4MTR)                               0.039      0.680 r
  U18756/Y (NOR2X6MTR)                                   0.038      0.719 f
  U16528/Y (CLKNAND2X4MTR)                               0.046      0.765 r
  U16467/Y (CLKNAND2X4MTR)                               0.048      0.813 f
  U16368/Y (NOR2X4MTR)                                   0.067      0.880 r
  U15519/Y (CLKNAND2X4MTR)                               0.054      0.934 f
  U16324/Y (NOR2X3MTR)                                   0.063      0.998 r
  U17961/Y (NAND3X4MTR)                                  0.068      1.066 f
  U15221/Y (NOR2X4MTR)                                   0.086      1.152 r
  U16063/Y (NAND3X8MTR)                                  0.083      1.234 f
  U26277/Y (NOR2X4MTR)                                   0.092      1.326 r
  U11992/Y (NOR2X2MTR)                                   0.060      1.386 f
  U18971/Y (NAND4X4MTR)                                  0.065      1.451 r
  U20675/Y (CLKNAND2X2MTR)                               0.053      1.504 f
  U11859/Y (MXI2X2MTR)                                   0.076      1.580 r
  U20679/Y (AOI21X2MTR)                                  0.058      1.637 f
  U22572/Y (NOR2X1MTR)                                   0.065      1.703 r
  PIM_result_reg_381_/D (DFFRHQX4MTR)                    0.000      1.703 r
  data arrival time                                                 1.703

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_381_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.703
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.323


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_253_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U19363/Y (INVX6MTR)                                    0.045      0.599 r
  U19224/Y (NAND2X3MTR)                                  0.042      0.642 f
  U19039/Y (CLKNAND2X4MTR)                               0.039      0.680 r
  U18756/Y (NOR2X6MTR)                                   0.038      0.719 f
  U16528/Y (CLKNAND2X4MTR)                               0.046      0.765 r
  U16467/Y (CLKNAND2X4MTR)                               0.048      0.813 f
  U16368/Y (NOR2X4MTR)                                   0.067      0.880 r
  U15519/Y (CLKNAND2X4MTR)                               0.054      0.934 f
  U16324/Y (NOR2X3MTR)                                   0.063      0.998 r
  U17961/Y (NAND3X4MTR)                                  0.068      1.066 f
  U15221/Y (NOR2X4MTR)                                   0.086      1.152 r
  U16063/Y (NAND3X8MTR)                                  0.083      1.234 f
  U26277/Y (NOR2X4MTR)                                   0.092      1.326 r
  U11992/Y (NOR2X2MTR)                                   0.060      1.386 f
  U18971/Y (NAND4X4MTR)                                  0.065      1.451 r
  U20675/Y (CLKNAND2X2MTR)                               0.053      1.504 f
  U11859/Y (MXI2X2MTR)                                   0.076      1.580 r
  U20679/Y (AOI21X2MTR)                                  0.058      1.637 f
  U22573/Y (NOR2X1MTR)                                   0.065      1.703 r
  PIM_result_reg_253_/D (DFFRHQX4MTR)                    0.000      1.703 r
  data arrival time                                                 1.703

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_253_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.703
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.323


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_125_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U19363/Y (INVX6MTR)                                    0.045      0.599 r
  U19224/Y (NAND2X3MTR)                                  0.042      0.642 f
  U19039/Y (CLKNAND2X4MTR)                               0.039      0.680 r
  U18756/Y (NOR2X6MTR)                                   0.038      0.719 f
  U16528/Y (CLKNAND2X4MTR)                               0.046      0.765 r
  U16467/Y (CLKNAND2X4MTR)                               0.048      0.813 f
  U16368/Y (NOR2X4MTR)                                   0.067      0.880 r
  U15519/Y (CLKNAND2X4MTR)                               0.054      0.934 f
  U16324/Y (NOR2X3MTR)                                   0.063      0.998 r
  U17961/Y (NAND3X4MTR)                                  0.068      1.066 f
  U15221/Y (NOR2X4MTR)                                   0.086      1.152 r
  U16063/Y (NAND3X8MTR)                                  0.083      1.234 f
  U26277/Y (NOR2X4MTR)                                   0.092      1.326 r
  U11992/Y (NOR2X2MTR)                                   0.060      1.386 f
  U18971/Y (NAND4X4MTR)                                  0.065      1.451 r
  U20675/Y (CLKNAND2X2MTR)                               0.053      1.504 f
  U11859/Y (MXI2X2MTR)                                   0.076      1.580 r
  U20679/Y (AOI21X2MTR)                                  0.058      1.637 f
  U22574/Y (NOR2X1MTR)                                   0.065      1.703 r
  PIM_result_reg_125_/D (DFFRHQX4MTR)                    0.000      1.703 r
  data arrival time                                                 1.703

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_125_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.703
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.323


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U23381/Y (NOR2X12MTR)                                  0.099      0.289 r
  U10903/Y (INVX20MTR)                                   0.053      0.342 f
  U10857/Y (INVX10MTR)                                   0.051      0.393 r
  U10721/Y (BUFX12MTR)                                   0.071      0.464 r
  U10872/Y (AOI21X8MTR)                                  0.042      0.506 f
  U18476/Y (AOI21X8MTR)                                  0.078      0.584 r
  U14917/Y (NOR2X12MTR)                                  0.047      0.631 f
  U28779/Y (NAND3X12MTR)                                 0.040      0.671 r
  U29671/Y (CLKNAND2X16MTR)                              0.060      0.731 f
  U21291/Y (CLKNAND2X16MTR)                              0.047      0.778 r
  U11244/Y (CLKNAND2X4MTR)                               0.058      0.836 f
  U22422/Y (XOR2X8MTR)                                   0.087      0.923 f
  U22401/Y (XOR2X8MTR)                                   0.089      1.013 f
  U13904/Y (INVX5MTR)                                    0.039      1.052 r
  U14326/Y (CLKNAND2X4MTR)                               0.041      1.093 f
  U13913/Y (NAND2X6MTR)                                  0.037      1.130 r
  U14316/Y (CLKNAND2X8MTR)                               0.048      1.178 f
  U14850/Y (OAI21X6MTR)                                  0.065      1.244 r
  U14401/Y (CLKNAND2X4MTR)                               0.051      1.294 f
  U13933/Y (INVX6MTR)                                    0.049      1.343 r
  U14395/Y (NAND2X12MTR)                                 0.047      1.391 f
  U20529/Y (AOI21X8MTR)                                  0.085      1.476 r
  U20505/Y (OAI21X8MTR)                                  0.061      1.537 f
  U23444/Y (XNOR2X1MTR)                                  0.105      1.643 f
  U22856/Y (NOR2X1MTR)                                   0.061      1.703 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX4MTR)
                                                         0.000      1.703 r
  data arrival time                                                 1.703

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.703
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.323


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24079/Y (INVX4MTR)                                    0.048      0.266 r
  U17036/Y (INVX4MTR)                                    0.055      0.320 f
  U10447/Y (INVX8MTR)                                    0.046      0.366 r
  U24673/Y (NOR2X4MTR)                                   0.027      0.393 f
  U23944/Y (AOI21X3MTR)                                  0.055      0.448 r
  U12205/Y (OAI21X2MTR)                                  0.063      0.510 f
  U26276/Y (OAI21X4MTR)                                  0.094      0.604 r
  U26034/Y (CLKNAND2X4MTR)                               0.070      0.674 f
  U25099/Y (NOR2X4MTR)                                   0.064      0.738 r
  U9874/Y (OAI21X2MTR)                                   0.089      0.827 f
  U14352/Y (AOI21X4MTR)                                  0.115      0.942 r
  U16442/Y (NAND2X6MTR)                                  0.076      1.018 f
  U9609/Y (OAI2BB1X2MTR)                                 0.095      1.114 f
  U9575/Y (NAND2X2MTR)                                   0.043      1.157 r
  U9507/Y (NAND3X4MTR)                                   0.073      1.230 f
  U9480/Y (INVX2MTR)                                     0.073      1.302 r
  U15434/Y (NOR2X8MTR)                                   0.036      1.338 f
  U15379/Y (BUFX4MTR)                                    0.097      1.435 f
  U15368/Y (NAND2BX4MTR)                                 0.106      1.541 f
  U29631/Y (OAI222X2MTR)                                 0.118      1.659 r
  U0_BANK_TOP/vACC_0_reg_6__9_/D (DFFRHQX1MTR)           0.000      1.659 r
  data arrival time                                                 1.659

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__9_/CK (DFFRHQX1MTR)          0.000      1.500 r
  library setup time                                    -0.164      1.336
  data required time                                                1.336
  --------------------------------------------------------------------------
  data required time                                                1.336
  data arrival time                                                -1.659
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.323


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U11785/Y (NAND2X4MTR)                                  0.056      1.584 r
  U12196/Y (INVX6MTR)                                    0.035      1.620 f
  U12184/Y (NAND2X4MTR)                                  0.050      1.670 r
  U20911/Y (OAI21X2MTR)                                  0.054      1.724 f
  U0_BANK_TOP/vACC_3_reg_5__13_/D (DFFRHQX4MTR)          0.000      1.724 f
  data arrival time                                                 1.724

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__13_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.099      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.724
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.323


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U11785/Y (NAND2X4MTR)                                  0.056      1.584 r
  U12196/Y (INVX6MTR)                                    0.035      1.620 f
  U12184/Y (NAND2X4MTR)                                  0.050      1.670 r
  U17350/Y (OAI21X2MTR)                                  0.054      1.724 f
  U0_BANK_TOP/vACC_3_reg_5__10_/D (DFFRHQX4MTR)          0.000      1.724 f
  data arrival time                                                 1.724

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__10_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.099      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.724
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.323


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U11785/Y (NAND2X4MTR)                                  0.056      1.584 r
  U12196/Y (INVX6MTR)                                    0.035      1.620 f
  U12184/Y (NAND2X4MTR)                                  0.050      1.670 r
  U20913/Y (OAI21X2MTR)                                  0.054      1.724 f
  U0_BANK_TOP/vACC_3_reg_5__12_/D (DFFRHQX4MTR)          0.000      1.724 f
  data arrival time                                                 1.724

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__12_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.099      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.724
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.323


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U11785/Y (NAND2X4MTR)                                  0.056      1.584 r
  U12196/Y (INVX6MTR)                                    0.035      1.620 f
  U12184/Y (NAND2X4MTR)                                  0.050      1.670 r
  U20914/Y (OAI21X2MTR)                                  0.054      1.724 f
  U0_BANK_TOP/vACC_3_reg_5__11_/D (DFFRHQX4MTR)          0.000      1.724 f
  data arrival time                                                 1.724

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__11_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.099      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.724
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.323


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U25533/Y (CLKNAND2X8MTR)                               0.055      1.582 r
  U11570/Y (AOI2BB1X8MTR)                                0.090      1.673 r
  U26929/Y (OAI22X2MTR)                                  0.049      1.722 f
  U0_BANK_TOP/vACC_2_reg_5__7_/D (DFFRHQX4MTR)           0.000      1.722 f
  data arrival time                                                 1.722

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__7_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.101      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.722
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.323


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U11785/Y (NAND2X4MTR)                                  0.056      1.584 r
  U12196/Y (INVX6MTR)                                    0.035      1.620 f
  U23867/Y (CLKNAND2X4MTR)                               0.050      1.669 r
  U29543/Y (OAI21X2MTR)                                  0.055      1.724 f
  U0_BANK_TOP/vACC_0_reg_5__14_/D (DFFRHQX4MTR)          0.000      1.724 f
  data arrival time                                                 1.724

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__14_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.099      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.724
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.323


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.265 f
  U17454/Y (NAND2X4MTR)                                  0.044      1.309 r
  U17401/Y (NAND2X8MTR)                                  0.064      1.373 f
  U9305/Y (INVX4MTR)                                     0.062      1.435 r
  U16259/Y (NAND2X2MTR)                                  0.064      1.499 f
  U17381/Y (INVX2MTR)                                    0.063      1.562 r
  U12258/Y (INVX4MTR)                                    0.049      1.611 f
  U29645/Y (OAI222X2MTR)                                 0.070      1.681 r
  U0_BANK_TOP/vACC_3_reg_6__14_/D (DFFRHQX2MTR)          0.000      1.681 r
  data arrival time                                                 1.681

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.681
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.323


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.265 f
  U17454/Y (NAND2X4MTR)                                  0.044      1.309 r
  U17401/Y (NAND2X8MTR)                                  0.064      1.373 f
  U9305/Y (INVX4MTR)                                     0.062      1.435 r
  U16259/Y (NAND2X2MTR)                                  0.064      1.499 f
  U17381/Y (INVX2MTR)                                    0.063      1.562 r
  U12258/Y (INVX4MTR)                                    0.049      1.611 f
  U29622/Y (OAI222X2MTR)                                 0.070      1.681 r
  U0_BANK_TOP/vACC_3_reg_6__10_/D (DFFRHQX2MTR)          0.000      1.681 r
  data arrival time                                                 1.681

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.681
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.323


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.265 f
  U17454/Y (NAND2X4MTR)                                  0.044      1.309 r
  U17401/Y (NAND2X8MTR)                                  0.064      1.373 f
  U9305/Y (INVX4MTR)                                     0.062      1.435 r
  U16259/Y (NAND2X2MTR)                                  0.064      1.499 f
  U17381/Y (INVX2MTR)                                    0.063      1.562 r
  U12258/Y (INVX4MTR)                                    0.049      1.611 f
  U29609/Y (OAI222X2MTR)                                 0.070      1.681 r
  U0_BANK_TOP/vACC_3_reg_6__12_/D (DFFRHQX2MTR)          0.000      1.681 r
  data arrival time                                                 1.681

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.681
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.323


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.265 f
  U17454/Y (NAND2X4MTR)                                  0.044      1.309 r
  U17401/Y (NAND2X8MTR)                                  0.064      1.373 f
  U9305/Y (INVX4MTR)                                     0.062      1.435 r
  U16259/Y (NAND2X2MTR)                                  0.064      1.499 f
  U17381/Y (INVX2MTR)                                    0.063      1.562 r
  U12258/Y (INVX4MTR)                                    0.049      1.611 f
  U29615/Y (OAI222X2MTR)                                 0.070      1.681 r
  U0_BANK_TOP/vACC_3_reg_6__11_/D (DFFRHQX2MTR)          0.000      1.681 r
  data arrival time                                                 1.681

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.681
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.323


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.265 f
  U17454/Y (NAND2X4MTR)                                  0.044      1.309 r
  U17401/Y (NAND2X8MTR)                                  0.064      1.373 f
  U9305/Y (INVX4MTR)                                     0.062      1.435 r
  U16259/Y (NAND2X2MTR)                                  0.064      1.499 f
  U17381/Y (INVX2MTR)                                    0.063      1.562 r
  U12258/Y (INVX4MTR)                                    0.049      1.611 f
  U29639/Y (OAI222X2MTR)                                 0.070      1.681 r
  U0_BANK_TOP/vACC_3_reg_6__13_/D (DFFRHQX2MTR)          0.000      1.681 r
  data arrival time                                                 1.681

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.681
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.323


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.265 f
  U17454/Y (NAND2X4MTR)                                  0.044      1.309 r
  U17401/Y (NAND2X8MTR)                                  0.064      1.373 f
  U9305/Y (INVX4MTR)                                     0.062      1.435 r
  U16259/Y (NAND2X2MTR)                                  0.064      1.499 f
  U17381/Y (INVX2MTR)                                    0.063      1.562 r
  U12258/Y (INVX4MTR)                                    0.049      1.611 f
  U29629/Y (OAI222X2MTR)                                 0.070      1.681 r
  U0_BANK_TOP/vACC_3_reg_6__9_/D (DFFRHQX2MTR)           0.000      1.681 r
  data arrival time                                                 1.681

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.681
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.323


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U11785/Y (NAND2X4MTR)                                  0.056      1.584 r
  U12196/Y (INVX6MTR)                                    0.035      1.620 f
  U12184/Y (NAND2X4MTR)                                  0.050      1.670 r
  U17351/Y (OAI21X2MTR)                                  0.054      1.724 f
  U0_BANK_TOP/vACC_3_reg_5__9_/D (DFFRHQX4MTR)           0.000      1.724 f
  data arrival time                                                 1.724

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__9_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.724
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.323


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U11785/Y (NAND2X4MTR)                                  0.056      1.584 r
  U12196/Y (INVX6MTR)                                    0.035      1.620 f
  U12190/Y (NAND2X4MTR)                                  0.050      1.670 r
  U18705/Y (OAI22X2MTR)                                  0.053      1.723 f
  U0_BANK_TOP/vACC_2_reg_5__15_/D (DFFRHQX4MTR)          0.000      1.723 f
  data arrival time                                                 1.723

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__15_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.100      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.723
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.323


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U11785/Y (NAND2X4MTR)                                  0.056      1.584 r
  U12196/Y (INVX6MTR)                                    0.035      1.620 f
  U23867/Y (CLKNAND2X4MTR)                               0.050      1.669 r
  U29513/Y (OAI21X2MTR)                                  0.055      1.724 f
  U0_BANK_TOP/vACC_0_reg_5__9_/D (DFFRHQX4MTR)           0.000      1.724 f
  data arrival time                                                 1.724

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__9_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.099      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.724
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.322


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23475/Y (CLKNAND2X16MTR)                              0.070      0.338 f
  U22361/Y (INVX16MTR)                                   0.044      0.382 r
  U15504/Y (NAND2X12MTR)                                 0.040      0.422 f
  U10919/Y (INVX12MTR)                                   0.048      0.470 r
  U14836/Y (INVX2MTR)                                    0.044      0.514 f
  U19524/Y (INVX4MTR)                                    0.043      0.557 r
  U23785/Y (OAI2BB1X2MTR)                                0.045      0.602 f
  U16580/Y (NAND2X2MTR)                                  0.045      0.647 r
  U13142/Y (NOR2X4MTR)                                   0.036      0.683 f
  U14959/Y (AOI21X8MTR)                                  0.095      0.778 r
  U12189/Y (NAND2BX4MTR)                                 0.093      0.871 r
  U19376/Y (NAND2X2MTR)                                  0.057      0.928 f
  U20287/Y (OAI2BB1X4MTR)                                0.053      0.981 r
  U10933/Y (CLKNAND2X2MTR)                               0.050      1.031 f
  U14881/Y (NAND2X3MTR)                                  0.049      1.080 r
  U26423/Y (XNOR2X8MTR)                                  0.079      1.158 r
  U26422/Y (NOR2X8MTR)                                   0.054      1.213 f
  U26428/Y (NOR2X12MTR)                                  0.055      1.268 r
  U15398/Y (NAND2X6MTR)                                  0.043      1.310 f
  U13589/Y (NAND2X4MTR)                                  0.040      1.350 r
  U17404/Y (NAND2X4MTR)                                  0.056      1.406 f
  U26099/Y (AOI21X8MTR)                                  0.082      1.488 r
  U24265/Y (OAI21X2MTR)                                  0.061      1.549 f
  U16287/Y (CLKNAND2X2MTR)                               0.038      1.588 r
  U9182/Y (NAND2X2MTR)                                   0.055      1.643 f
  U23822/Y (NOR2X1MTR)                                   0.066      1.709 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.709 r
  data arrival time                                                 1.709

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.113      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.709
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.322


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U26961/Y (AOI21BX8MTR)                                 0.154      1.682 r
  U26936/Y (OAI22X2MTR)                                  0.042      1.724 f
  U0_BANK_TOP/vACC_0_reg_5__6_/D (DFFRHQX4MTR)           0.000      1.724 f
  data arrival time                                                 1.724

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__6_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.724
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.322


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U11785/Y (NAND2X4MTR)                                  0.056      1.584 r
  U12196/Y (INVX6MTR)                                    0.035      1.620 f
  U23867/Y (CLKNAND2X4MTR)                               0.050      1.669 r
  U29479/Y (OAI21X2MTR)                                  0.055      1.724 f
  U0_BANK_TOP/vACC_0_reg_5__13_/D (DFFRHQX4MTR)          0.000      1.724 f
  data arrival time                                                 1.724

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__13_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.724
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.322


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U11785/Y (NAND2X4MTR)                                  0.056      1.584 r
  U12196/Y (INVX6MTR)                                    0.035      1.620 f
  U23867/Y (CLKNAND2X4MTR)                               0.050      1.669 r
  U29509/Y (OAI21X2MTR)                                  0.055      1.724 f
  U0_BANK_TOP/vACC_0_reg_5__10_/D (DFFRHQX4MTR)          0.000      1.724 f
  data arrival time                                                 1.724

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__10_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.724
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.322


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U11785/Y (NAND2X4MTR)                                  0.056      1.584 r
  U12196/Y (INVX6MTR)                                    0.035      1.620 f
  U23867/Y (CLKNAND2X4MTR)                               0.050      1.669 r
  U29523/Y (OAI21X2MTR)                                  0.055      1.724 f
  U0_BANK_TOP/vACC_0_reg_5__12_/D (DFFRHQX4MTR)          0.000      1.724 f
  data arrival time                                                 1.724

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__12_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.724
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.322


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9480/Y (INVX2MTR)                                     0.048      1.265 f
  U15434/Y (NOR2X8MTR)                                   0.057      1.322 r
  U15379/Y (BUFX4MTR)                                    0.096      1.418 r
  U9244/Y (CLKNAND2X2MTR)                                0.069      1.486 f
  U16263/Y (NAND2X2MTR)                                  0.069      1.555 r
  U21784/Y (NAND2X1MTR)                                  0.068      1.622 f
  U20829/Y (OAI22X2MTR)                                  0.072      1.694 r
  U0_BANK_TOP/vACC_3_reg_6__20_/D (DFFRHQX4MTR)          0.000      1.694 r
  data arrival time                                                 1.694

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.128      1.372
  data required time                                                1.372
  --------------------------------------------------------------------------
  data required time                                                1.372
  data arrival time                                                -1.694
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.322


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U23381/Y (NOR2X12MTR)                                  0.068      0.233 f
  U14199/Y (NAND2X2MTR)                                  0.084      0.317 r
  U13123/Y (NAND3X12MTR)                                 0.077      0.394 f
  U14557/Y (OAI21X8MTR)                                  0.073      0.467 r
  U14044/Y (NAND3X8MTR)                                  0.078      0.544 f
  U14870/Y (NOR2X12MTR)                                  0.064      0.609 r
  U22070/Y (CLKNAND2X16MTR)                              0.068      0.676 f
  U10561/Y (NAND2X12MTR)                                 0.061      0.737 r
  U10483/Y (NAND2X8MTR)                                  0.049      0.787 f
  U10848/Y (NAND2X6MTR)                                  0.049      0.836 r
  U20347/Y (XNOR2X8MTR)                                  0.088      0.924 r
  U20594/Y (XNOR2X8MTR)                                  0.109      1.033 r
  U21568/Y (XNOR2X8MTR)                                  0.103      1.137 r
  U21563/Y (XNOR2X8MTR)                                  0.113      1.250 r
  U20593/Y (XNOR2X8MTR)                                  0.088      1.338 f
  U17408/Y (NAND2X8MTR)                                  0.050      1.388 r
  U21989/Y (INVX8MTR)                                    0.027      1.414 f
  U11593/Y (AOI21X8MTR)                                  0.069      1.484 r
  U13693/Y (OAI21X8MTR)                                  0.056      1.539 f
  U20705/Y (XNOR2X1MTR)                                  0.103      1.642 f
  U22709/Y (NOR2X1MTR)                                   0.060      1.702 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX4MTR)
                                                         0.000      1.702 r
  data arrival time                                                 1.702

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.702
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.322


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24079/Y (INVX4MTR)                                    0.048      0.266 r
  U17036/Y (INVX4MTR)                                    0.055      0.320 f
  U10447/Y (INVX8MTR)                                    0.046      0.366 r
  U24673/Y (NOR2X4MTR)                                   0.027      0.393 f
  U23944/Y (AOI21X3MTR)                                  0.055      0.448 r
  U12205/Y (OAI21X2MTR)                                  0.063      0.510 f
  U26276/Y (OAI21X4MTR)                                  0.094      0.604 r
  U26034/Y (CLKNAND2X4MTR)                               0.070      0.674 f
  U25099/Y (NOR2X4MTR)                                   0.064      0.738 r
  U9874/Y (OAI21X2MTR)                                   0.089      0.827 f
  U14352/Y (AOI21X4MTR)                                  0.115      0.942 r
  U16442/Y (NAND2X6MTR)                                  0.076      1.018 f
  U14295/Y (AOI21X2MTR)                                  0.094      1.112 r
  U16489/Y (XNOR2X1MTR)                                  0.084      1.196 r
  U24394/Y (CLKNAND2X2MTR)                               0.072      1.269 f
  U26780/Y (NAND3X4MTR)                                  0.057      1.326 r
  U26770/Y (NOR2X3MTR)                                   0.033      1.359 f
  U15410/Y (NAND2X2MTR)                                  0.037      1.396 r
  U15408/Y (INVX3MTR)                                    0.028      1.424 f
  U12106/Y (NAND3X4MTR)                                  0.042      1.466 r
  U26215/Y (CLKNAND2X2MTR)                               0.056      1.522 f
  U12199/Y (CLKNAND2X4MTR)                               0.044      1.567 r
  U9186/Y (INVX2MTR)                                     0.030      1.596 f
  U12133/Y (OAI31X2MTR)                                  0.093      1.689 r
  U0_BANK_TOP/vACC_2_reg_6__17_/D (DFFRHQX4MTR)          0.000      1.689 r
  data arrival time                                                 1.689

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.133      1.367
  data required time                                                1.367
  --------------------------------------------------------------------------
  data required time                                                1.367
  data arrival time                                                -1.689
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.322


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U9553/Y (AOI21X2MTR)                                   0.048      1.100 f
  U11474/Y (NAND2X2MTR)                                  0.062      1.162 r
  U12210/Y (NAND3X8MTR)                                  0.099      1.261 f
  U20808/Y (AOI21X8MTR)                                  0.111      1.372 r
  U17595/Y (NAND2BX4MTR)                                 0.090      1.462 r
  U14268/Y (NAND2X4MTR)                                  0.052      1.514 f
  U16413/Y (INVX4MTR)                                    0.063      1.577 r
  U11370/Y (CLKNAND2X2MTR)                               0.048      1.625 f
  U28839/Y (OAI211X2MTR)                                 0.044      1.669 r
  U0_BANK_TOP/vACC_3_reg_1__12_/D (DFFRHQX1MTR)          0.000      1.669 r
  data arrival time                                                 1.669

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__12_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.152      1.348
  data required time                                                1.348
  --------------------------------------------------------------------------
  data required time                                                1.348
  data arrival time                                                -1.669
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.322


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U14901/Y (CLKNAND2X16MTR)                              0.046      0.236 r
  U13316/Y (INVX24MTR)                                   0.039      0.275 f
  U14622/Y (INVX32MTR)                                   0.034      0.309 r
  U10819/Y (INVX14MTR)                                   0.029      0.338 f
  U10705/Y (AOI2BB2X4MTR)                                0.057      0.395 r
  U26805/Y (OAI2BB1X4MTR)                                0.096      0.491 r
  U10633/Y (NAND3X4MTR)                                  0.066      0.557 f
  U10607/Y (INVX6MTR)                                    0.058      0.616 r
  U28779/Y (NAND3X12MTR)                                 0.070      0.686 f
  U29671/Y (CLKNAND2X16MTR)                              0.059      0.745 r
  U20770/Y (CLKNAND2X12MTR)                              0.057      0.802 f
  U22837/Y (INVX8MTR)                                    0.038      0.840 r
  U13762/Y (NOR2X8MTR)                                   0.028      0.868 f
  U15585/Y (XNOR2X8MTR)                                  0.095      0.963 f
  U15583/Y (INVX4MTR)                                    0.037      1.000 r
  U15643/Y (CLKNAND2X4MTR)                               0.035      1.036 f
  U9617/Y (CLKNAND2X4MTR)                                0.045      1.081 r
  U15590/Y (OAI22X8MTR)                                  0.054      1.135 f
  U23484/Y (OAI21X6MTR)                                  0.089      1.223 r
  U20263/Y (NAND3BX4MTR)                                 0.070      1.294 f
  U20649/Y (AOI22X4MTR)                                  0.080      1.373 r
  U20516/Y (AOI2BB1X8MTR)                                0.111      1.484 r
  U12140/Y (OAI21X2MTR)                                  0.061      1.546 f
  U22839/Y (XNOR2X1MTR)                                  0.071      1.617 f
  U22838/Y (NOR2X1MTR)                                   0.060      1.677 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX1MTR)
                                                         0.000      1.677 r
  data arrival time                                                 1.677

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.144      1.356
  data required time                                                1.356
  --------------------------------------------------------------------------
  data required time                                                1.356
  data arrival time                                                -1.677
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.321


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U9553/Y (AOI21X2MTR)                                   0.048      1.100 f
  U11474/Y (NAND2X2MTR)                                  0.062      1.162 r
  U12210/Y (NAND3X8MTR)                                  0.099      1.261 f
  U20808/Y (AOI21X8MTR)                                  0.111      1.372 r
  U17595/Y (NAND2BX4MTR)                                 0.090      1.462 r
  U14268/Y (NAND2X4MTR)                                  0.052      1.514 f
  U15470/Y (INVX4MTR)                                    0.062      1.577 r
  U11357/Y (CLKNAND2X2MTR)                               0.048      1.625 f
  U28850/Y (OAI211X2MTR)                                 0.044      1.669 r
  U0_BANK_TOP/vACC_3_reg_1__11_/D (DFFRHQX1MTR)          0.000      1.669 r
  data arrival time                                                 1.669

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__11_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.152      1.348
  data required time                                                1.348
  --------------------------------------------------------------------------
  data required time                                                1.348
  data arrival time                                                -1.669
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.321


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 f
  U10667/Y (NOR2BX2MTR)                                  0.083      0.204 f
  U17086/Y (INVX2MTR)                                    0.040      0.243 r
  U29501/Y (INVX2MTR)                                    0.043      0.286 f
  U17040/Y (AOI22X2MTR)                                  0.074      0.360 r
  U19852/Y (OAI2B11X2MTR)                                0.100      0.460 f
  U11656/Y (OAI2BB1X4MTR)                                0.103      0.563 f
  U10572/Y (NOR2X4MTR)                                   0.077      0.639 r
  U15184/Y (INVX2MTR)                                    0.057      0.696 f
  U18934/Y (CLKNAND2X4MTR)                               0.054      0.750 r
  U25630/Y (OAI21X6MTR)                                  0.063      0.812 f
  U26601/Y (AOI21X6MTR)                                  0.089      0.901 r
  U11791/Y (AOI2BB1X1MTR)                                0.111      1.012 r
  U12172/Y (OAI2BB1X2MTR)                                0.063      1.074 f
  U17411/Y (AOI21X4MTR)                                  0.085      1.159 r
  U17391/Y (NAND2X6MTR)                                  0.071      1.230 f
  U9262/Y (INVX2MTR)                                     0.062      1.293 r
  U15930/Y (CLKOR2X6MTR)                                 0.087      1.380 r
  U11789/Y (AND2X1MTR)                                   0.087      1.467 r
  U23634/Y (CLKNAND2X2MTR)                               0.088      1.555 f
  U29512/Y (OAI21X2MTR)                                  0.086      1.641 r
  U0_BANK_TOP/vACC_1_reg_5__9_/D (DFFRQX4MTR)            0.000      1.641 r
  data arrival time                                                 1.641

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__9_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.179      1.321
  data required time                                                1.321
  --------------------------------------------------------------------------
  data required time                                                1.321
  data arrival time                                                -1.641
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.320


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_508_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U19363/Y (INVX6MTR)                                    0.045      0.599 r
  U19224/Y (NAND2X3MTR)                                  0.042      0.642 f
  U19039/Y (CLKNAND2X4MTR)                               0.039      0.680 r
  U18756/Y (NOR2X6MTR)                                   0.038      0.719 f
  U16528/Y (CLKNAND2X4MTR)                               0.046      0.765 r
  U16467/Y (CLKNAND2X4MTR)                               0.048      0.813 f
  U16368/Y (NOR2X4MTR)                                   0.067      0.880 r
  U15519/Y (CLKNAND2X4MTR)                               0.054      0.934 f
  U16324/Y (NOR2X3MTR)                                   0.063      0.998 r
  U17961/Y (NAND3X4MTR)                                  0.068      1.066 f
  U15221/Y (NOR2X4MTR)                                   0.086      1.152 r
  U16063/Y (NAND3X8MTR)                                  0.083      1.234 f
  U26277/Y (NOR2X4MTR)                                   0.092      1.326 r
  U11992/Y (NOR2X2MTR)                                   0.060      1.386 f
  U18971/Y (NAND4X4MTR)                                  0.065      1.451 r
  U18880/Y (INVX2MTR)                                    0.041      1.492 f
  U13678/Y (OAI21X1MTR)                                  0.066      1.559 r
  U22403/Y (AOI21X2MTR)                                  0.078      1.637 f
  U22874/Y (NOR2X1MTR)                                   0.063      1.700 r
  PIM_result_reg_508_/D (DFFRHQX4MTR)                    0.000      1.700 r
  data arrival time                                                 1.700

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_508_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.700
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.320


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_380_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U19363/Y (INVX6MTR)                                    0.045      0.599 r
  U19224/Y (NAND2X3MTR)                                  0.042      0.642 f
  U19039/Y (CLKNAND2X4MTR)                               0.039      0.680 r
  U18756/Y (NOR2X6MTR)                                   0.038      0.719 f
  U16528/Y (CLKNAND2X4MTR)                               0.046      0.765 r
  U16467/Y (CLKNAND2X4MTR)                               0.048      0.813 f
  U16368/Y (NOR2X4MTR)                                   0.067      0.880 r
  U15519/Y (CLKNAND2X4MTR)                               0.054      0.934 f
  U16324/Y (NOR2X3MTR)                                   0.063      0.998 r
  U17961/Y (NAND3X4MTR)                                  0.068      1.066 f
  U15221/Y (NOR2X4MTR)                                   0.086      1.152 r
  U16063/Y (NAND3X8MTR)                                  0.083      1.234 f
  U26277/Y (NOR2X4MTR)                                   0.092      1.326 r
  U11992/Y (NOR2X2MTR)                                   0.060      1.386 f
  U18971/Y (NAND4X4MTR)                                  0.065      1.451 r
  U18880/Y (INVX2MTR)                                    0.041      1.492 f
  U13678/Y (OAI21X1MTR)                                  0.066      1.559 r
  U22403/Y (AOI21X2MTR)                                  0.078      1.637 f
  U22875/Y (NOR2X1MTR)                                   0.063      1.700 r
  PIM_result_reg_380_/D (DFFRHQX4MTR)                    0.000      1.700 r
  data arrival time                                                 1.700

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_380_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.700
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.320


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_252_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U19363/Y (INVX6MTR)                                    0.045      0.599 r
  U19224/Y (NAND2X3MTR)                                  0.042      0.642 f
  U19039/Y (CLKNAND2X4MTR)                               0.039      0.680 r
  U18756/Y (NOR2X6MTR)                                   0.038      0.719 f
  U16528/Y (CLKNAND2X4MTR)                               0.046      0.765 r
  U16467/Y (CLKNAND2X4MTR)                               0.048      0.813 f
  U16368/Y (NOR2X4MTR)                                   0.067      0.880 r
  U15519/Y (CLKNAND2X4MTR)                               0.054      0.934 f
  U16324/Y (NOR2X3MTR)                                   0.063      0.998 r
  U17961/Y (NAND3X4MTR)                                  0.068      1.066 f
  U15221/Y (NOR2X4MTR)                                   0.086      1.152 r
  U16063/Y (NAND3X8MTR)                                  0.083      1.234 f
  U26277/Y (NOR2X4MTR)                                   0.092      1.326 r
  U11992/Y (NOR2X2MTR)                                   0.060      1.386 f
  U18971/Y (NAND4X4MTR)                                  0.065      1.451 r
  U18880/Y (INVX2MTR)                                    0.041      1.492 f
  U13678/Y (OAI21X1MTR)                                  0.066      1.559 r
  U22403/Y (AOI21X2MTR)                                  0.078      1.637 f
  U22876/Y (NOR2X1MTR)                                   0.063      1.700 r
  PIM_result_reg_252_/D (DFFRHQX4MTR)                    0.000      1.700 r
  data arrival time                                                 1.700

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_252_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.700
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.320


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_124_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U19363/Y (INVX6MTR)                                    0.045      0.599 r
  U19224/Y (NAND2X3MTR)                                  0.042      0.642 f
  U19039/Y (CLKNAND2X4MTR)                               0.039      0.680 r
  U18756/Y (NOR2X6MTR)                                   0.038      0.719 f
  U16528/Y (CLKNAND2X4MTR)                               0.046      0.765 r
  U16467/Y (CLKNAND2X4MTR)                               0.048      0.813 f
  U16368/Y (NOR2X4MTR)                                   0.067      0.880 r
  U15519/Y (CLKNAND2X4MTR)                               0.054      0.934 f
  U16324/Y (NOR2X3MTR)                                   0.063      0.998 r
  U17961/Y (NAND3X4MTR)                                  0.068      1.066 f
  U15221/Y (NOR2X4MTR)                                   0.086      1.152 r
  U16063/Y (NAND3X8MTR)                                  0.083      1.234 f
  U26277/Y (NOR2X4MTR)                                   0.092      1.326 r
  U11992/Y (NOR2X2MTR)                                   0.060      1.386 f
  U18971/Y (NAND4X4MTR)                                  0.065      1.451 r
  U18880/Y (INVX2MTR)                                    0.041      1.492 f
  U13678/Y (OAI21X1MTR)                                  0.066      1.559 r
  U22403/Y (AOI21X2MTR)                                  0.078      1.637 f
  U22877/Y (NOR2X1MTR)                                   0.063      1.700 r
  PIM_result_reg_124_/D (DFFRHQX4MTR)                    0.000      1.700 r
  data arrival time                                                 1.700

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_124_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.700
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.320


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23471/Y (CLKNAND2X16MTR)                              0.073      0.341 f
  U14321/Y (INVX20MTR)                                   0.043      0.384 r
  U10654/Y (NAND2X12MTR)                                 0.040      0.424 f
  U16981/Y (INVX12MTR)                                   0.049      0.473 r
  U13031/Y (CLKNAND2X4MTR)                               0.055      0.528 f
  U13047/Y (OAI211X8MTR)                                 0.042      0.569 r
  U13424/Y (NOR2X8MTR)                                   0.038      0.607 f
  U13396/Y (NAND2X8MTR)                                  0.039      0.646 r
  U29213/Y (CLKNAND2X16MTR)                              0.083      0.730 f
  U10129/Y (NAND2X12MTR)                                 0.066      0.795 r
  U14388/Y (INVX4MTR)                                    0.033      0.828 f
  U24196/Y (NOR2X6MTR)                                   0.067      0.895 r
  U13769/Y (XNOR2X4MTR)                                  0.123      1.019 r
  U19988/Y (XNOR2X8MTR)                                  0.098      1.117 f
  U19987/Y (OAI21X6MTR)                                  0.099      1.216 r
  U13924/Y (CLKNAND2X4MTR)                               0.054      1.270 f
  U14412/Y (AOI22X4MTR)                                  0.105      1.375 r
  U20629/Y (AOI2BB1X1MTR)                                0.128      1.503 r
  U14297/Y (OAI21X2MTR)                                  0.068      1.570 f
  U20553/Y (XNOR2X1MTR)                                  0.071      1.641 f
  U22864/Y (NOR2X1MTR)                                   0.059      1.700 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX4MTR)
                                                         0.000      1.700 r
  data arrival time                                                 1.700

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.700
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.320


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24079/Y (INVX4MTR)                                    0.048      0.266 r
  U17036/Y (INVX4MTR)                                    0.055      0.320 f
  U10447/Y (INVX8MTR)                                    0.046      0.366 r
  U24673/Y (NOR2X4MTR)                                   0.027      0.393 f
  U23944/Y (AOI21X3MTR)                                  0.055      0.448 r
  U12205/Y (OAI21X2MTR)                                  0.063      0.510 f
  U26276/Y (OAI21X4MTR)                                  0.094      0.604 r
  U26034/Y (CLKNAND2X4MTR)                               0.070      0.674 f
  U25099/Y (NOR2X4MTR)                                   0.064      0.738 r
  U9874/Y (OAI21X2MTR)                                   0.089      0.827 f
  U14352/Y (AOI21X4MTR)                                  0.115      0.942 r
  U16442/Y (NAND2X6MTR)                                  0.076      1.018 f
  U9561/Y (AOI21X4MTR)                                   0.077      1.096 r
  U20756/Y (XNOR2X2MTR)                                  0.056      1.152 f
  U15431/Y (AOI22X4MTR)                                  0.105      1.257 r
  U15430/Y (OAI2BB1X4MTR)                                0.061      1.317 f
  U15427/Y (NOR3X4MTR)                                   0.109      1.426 r
  U12106/Y (NAND3X4MTR)                                  0.103      1.529 f
  U26215/Y (CLKNAND2X2MTR)                               0.060      1.589 r
  U12199/Y (CLKNAND2X4MTR)                               0.049      1.638 f
  U18712/Y (OAI2BB1X2MTR)                                0.087      1.725 f
  U0_BANK_TOP/vACC_3_reg_6__17_/D (DFFRHQX4MTR)          0.000      1.725 f
  data arrival time                                                 1.725

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.725
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.320


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U11785/Y (NAND2X4MTR)                                  0.056      1.584 r
  U12196/Y (INVX6MTR)                                    0.035      1.620 f
  U23867/Y (CLKNAND2X4MTR)                               0.050      1.669 r
  U26864/Y (OAI22X2MTR)                                  0.051      1.720 f
  U0_BANK_TOP/vACC_0_reg_5__15_/D (DFFRHQX4MTR)          0.000      1.720 f
  data arrival time                                                 1.720

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__15_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.100      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.720
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.320


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24079/Y (INVX4MTR)                                    0.048      0.266 r
  U17036/Y (INVX4MTR)                                    0.055      0.320 f
  U10447/Y (INVX8MTR)                                    0.046      0.366 r
  U24673/Y (NOR2X4MTR)                                   0.027      0.393 f
  U23944/Y (AOI21X3MTR)                                  0.055      0.448 r
  U12205/Y (OAI21X2MTR)                                  0.063      0.510 f
  U26276/Y (OAI21X4MTR)                                  0.094      0.604 r
  U26034/Y (CLKNAND2X4MTR)                               0.070      0.674 f
  U25099/Y (NOR2X4MTR)                                   0.064      0.738 r
  U9874/Y (OAI21X2MTR)                                   0.089      0.827 f
  U14352/Y (AOI21X4MTR)                                  0.115      0.942 r
  U16442/Y (NAND2X6MTR)                                  0.076      1.018 f
  U9561/Y (AOI21X4MTR)                                   0.077      1.096 r
  U20756/Y (XNOR2X2MTR)                                  0.056      1.152 f
  U15431/Y (AOI22X4MTR)                                  0.105      1.257 r
  U15430/Y (OAI2BB1X4MTR)                                0.061      1.317 f
  U15427/Y (NOR3X4MTR)                                   0.109      1.426 r
  U12106/Y (NAND3X4MTR)                                  0.103      1.529 f
  U26215/Y (CLKNAND2X2MTR)                               0.060      1.589 r
  U12199/Y (CLKNAND2X4MTR)                               0.049      1.638 f
  U23416/Y (OAI2BB1X2MTR)                                0.087      1.725 f
  U0_BANK_TOP/vACC_1_reg_6__17_/D (DFFRHQX4MTR)          0.000      1.725 f
  data arrival time                                                 1.725

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.725
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.320


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U15462/Y (NAND2X2MTR)                                  0.073      1.294 f
  U15435/Y (INVX4MTR)                                    0.058      1.352 r
  U26751/Y (CLKNAND2X2MTR)                               0.064      1.416 f
  U21576/Y (AOI21X1MTR)                                  0.084      1.500 r
  U11658/Y (CLKNAND2X2MTR)                               0.074      1.574 f
  U11655/Y (OAI21X1MTR)                                  0.070      1.644 r
  U0_BANK_TOP/vACC_2_reg_4__17_/D (DFFRQX4MTR)           0.000      1.644 r
  data arrival time                                                 1.644

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__17_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.176      1.324
  data required time                                                1.324
  --------------------------------------------------------------------------
  data required time                                                1.324
  data arrival time                                                -1.644
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.320


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U15462/Y (NAND2X2MTR)                                  0.073      1.294 f
  U15435/Y (INVX4MTR)                                    0.058      1.352 r
  U26751/Y (CLKNAND2X2MTR)                               0.064      1.416 f
  U21576/Y (AOI21X1MTR)                                  0.084      1.500 r
  U11658/Y (CLKNAND2X2MTR)                               0.074      1.574 f
  U11688/Y (OAI21X1MTR)                                  0.070      1.644 r
  U0_BANK_TOP/vACC_3_reg_4__17_/D (DFFRQX4MTR)           0.000      1.644 r
  data arrival time                                                 1.644

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__17_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.176      1.324
  data required time                                                1.324
  --------------------------------------------------------------------------
  data required time                                                1.324
  data arrival time                                                -1.644
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.320


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24079/Y (INVX4MTR)                                    0.048      0.266 r
  U17036/Y (INVX4MTR)                                    0.055      0.320 f
  U10447/Y (INVX8MTR)                                    0.046      0.366 r
  U24673/Y (NOR2X4MTR)                                   0.027      0.393 f
  U23944/Y (AOI21X3MTR)                                  0.055      0.448 r
  U12205/Y (OAI21X2MTR)                                  0.063      0.510 f
  U26276/Y (OAI21X4MTR)                                  0.094      0.604 r
  U26034/Y (CLKNAND2X4MTR)                               0.070      0.674 f
  U25099/Y (NOR2X4MTR)                                   0.064      0.738 r
  U9874/Y (OAI21X2MTR)                                   0.089      0.827 f
  U14352/Y (AOI21X4MTR)                                  0.115      0.942 r
  U16442/Y (NAND2X6MTR)                                  0.076      1.018 f
  U9561/Y (AOI21X4MTR)                                   0.077      1.096 r
  U20756/Y (XNOR2X2MTR)                                  0.056      1.152 f
  U15431/Y (AOI22X4MTR)                                  0.105      1.257 r
  U15430/Y (OAI2BB1X4MTR)                                0.061      1.317 f
  U15427/Y (NOR3X4MTR)                                   0.109      1.426 r
  U12106/Y (NAND3X4MTR)                                  0.103      1.529 f
  U10901/Y (CLKNAND2X4MTR)                               0.060      1.589 r
  U12167/Y (NAND2X4MTR)                                  0.042      1.631 f
  U17188/Y (INVX2MTR)                                    0.046      1.677 r
  U20830/Y (OAI22X2MTR)                                  0.045      1.722 f
  U0_BANK_TOP/vACC_1_reg_6__20_/D (DFFRHQX4MTR)          0.000      1.722 f
  data arrival time                                                 1.722

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.722
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.319


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24079/Y (INVX4MTR)                                    0.048      0.266 r
  U17036/Y (INVX4MTR)                                    0.055      0.320 f
  U10447/Y (INVX8MTR)                                    0.046      0.366 r
  U24673/Y (NOR2X4MTR)                                   0.027      0.393 f
  U23944/Y (AOI21X3MTR)                                  0.055      0.448 r
  U12205/Y (OAI21X2MTR)                                  0.063      0.510 f
  U26276/Y (OAI21X4MTR)                                  0.094      0.604 r
  U26034/Y (CLKNAND2X4MTR)                               0.070      0.674 f
  U25099/Y (NOR2X4MTR)                                   0.064      0.738 r
  U9874/Y (OAI21X2MTR)                                   0.089      0.827 f
  U14352/Y (AOI21X4MTR)                                  0.115      0.942 r
  U16442/Y (NAND2X6MTR)                                  0.076      1.018 f
  U9609/Y (OAI2BB1X2MTR)                                 0.095      1.114 f
  U9575/Y (NAND2X2MTR)                                   0.043      1.157 r
  U9507/Y (NAND3X4MTR)                                   0.073      1.230 f
  U9480/Y (INVX2MTR)                                     0.073      1.302 r
  U15434/Y (NOR2X8MTR)                                   0.036      1.338 f
  U15379/Y (BUFX4MTR)                                    0.097      1.435 f
  U15368/Y (NAND2BX4MTR)                                 0.106      1.541 f
  U26429/Y (OAI22X2MTR)                                  0.095      1.636 r
  U0_BANK_TOP/vACC_0_reg_6__15_/D (DFFRQX4MTR)           0.000      1.636 r
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__15_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.182      1.318
  data required time                                                1.318
  --------------------------------------------------------------------------
  data required time                                                1.318
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.319


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 f
  U10667/Y (NOR2BX2MTR)                                  0.083      0.204 f
  U17086/Y (INVX2MTR)                                    0.040      0.243 r
  U29501/Y (INVX2MTR)                                    0.043      0.286 f
  U17040/Y (AOI22X2MTR)                                  0.074      0.360 r
  U19852/Y (OAI2B11X2MTR)                                0.100      0.460 f
  U11656/Y (OAI2BB1X4MTR)                                0.103      0.563 f
  U10572/Y (NOR2X4MTR)                                   0.077      0.639 r
  U15184/Y (INVX2MTR)                                    0.057      0.696 f
  U18934/Y (CLKNAND2X4MTR)                               0.054      0.750 r
  U25630/Y (OAI21X6MTR)                                  0.063      0.812 f
  U26601/Y (AOI21X6MTR)                                  0.089      0.901 r
  U11791/Y (AOI2BB1X1MTR)                                0.111      1.012 r
  U12172/Y (OAI2BB1X2MTR)                                0.063      1.074 f
  U17411/Y (AOI21X4MTR)                                  0.085      1.159 r
  U17391/Y (NAND2X6MTR)                                  0.071      1.230 f
  U9429/Y (CLKNAND2X4MTR)                                0.048      1.278 r
  U17458/Y (NAND2X6MTR)                                  0.052      1.330 f
  U11361/Y (CLKNAND2X2MTR)                               0.047      1.378 r
  U11360/Y (NAND2X4MTR)                                  0.048      1.426 f
  U16318/Y (INVX4MTR)                                    0.054      1.480 r
  U9171/Y (INVX2MTR)                                     0.067      1.548 f
  U23583/Y (OAI22X2MTR)                                  0.087      1.635 r
  U0_BANK_TOP/vACC_1_reg_5__15_/D (DFFRQX4MTR)           0.000      1.635 r
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__15_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.183      1.317
  data required time                                                1.317
  --------------------------------------------------------------------------
  data required time                                                1.317
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.318


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_74_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10355/Y (INVX3MTR)                                    0.046      0.498 f
  U25442/Y (CLKNAND2X2MTR)                               0.048      0.546 r
  U25443/Y (NAND4X4MTR)                                  0.110      0.656 f
  U23631/Y (NOR2X4MTR)                                   0.090      0.745 r
  U16547/Y (CLKNAND2X4MTR)                               0.053      0.799 f
  U16524/Y (NOR2X4MTR)                                   0.068      0.867 r
  U18363/Y (NAND2X4MTR)                                  0.057      0.924 f
  U18293/Y (NAND2BX8MTR)                                 0.090      1.014 f
  U16516/Y (INVX4MTR)                                    0.046      1.060 r
  U15902/Y (NAND2X4MTR)                                  0.046      1.106 f
  U15887/Y (NOR2X4MTR)                                   0.067      1.173 r
  U12307/Y (NAND2X4MTR)                                  0.057      1.230 f
  U10653/Y (NOR2X4MTR)                                   0.066      1.295 r
  U15982/Y (NAND2X2MTR)                                  0.056      1.352 f
  U12029/Y (NAND4X2MTR)                                  0.064      1.416 r
  U15914/Y (NOR2X4MTR)                                   0.059      1.474 f
  U11471/Y (CLKNAND2X2MTR)                               0.042      1.517 r
  U18776/Y (MXI2X2MTR)                                   0.073      1.590 f
  U22986/Y (NOR2X1MTR)                                   0.061      1.650 r
  PIM_result_reg_74_/D (DFFRQX2MTR)                      0.000      1.650 r
  data arrival time                                                 1.650

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_74_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.650
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.318


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_202_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10355/Y (INVX3MTR)                                    0.046      0.498 f
  U25442/Y (CLKNAND2X2MTR)                               0.048      0.546 r
  U25443/Y (NAND4X4MTR)                                  0.110      0.656 f
  U23631/Y (NOR2X4MTR)                                   0.090      0.745 r
  U16547/Y (CLKNAND2X4MTR)                               0.053      0.799 f
  U16524/Y (NOR2X4MTR)                                   0.068      0.867 r
  U18363/Y (NAND2X4MTR)                                  0.057      0.924 f
  U18293/Y (NAND2BX8MTR)                                 0.090      1.014 f
  U16516/Y (INVX4MTR)                                    0.046      1.060 r
  U15902/Y (NAND2X4MTR)                                  0.046      1.106 f
  U15887/Y (NOR2X4MTR)                                   0.067      1.173 r
  U12307/Y (NAND2X4MTR)                                  0.057      1.230 f
  U10653/Y (NOR2X4MTR)                                   0.066      1.295 r
  U15982/Y (NAND2X2MTR)                                  0.056      1.352 f
  U12029/Y (NAND4X2MTR)                                  0.064      1.416 r
  U15914/Y (NOR2X4MTR)                                   0.059      1.474 f
  U11471/Y (CLKNAND2X2MTR)                               0.042      1.517 r
  U18776/Y (MXI2X2MTR)                                   0.073      1.590 f
  U22985/Y (NOR2X1MTR)                                   0.061      1.650 r
  PIM_result_reg_202_/D (DFFRQX2MTR)                     0.000      1.650 r
  data arrival time                                                 1.650

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_202_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.650
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.318


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_330_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10355/Y (INVX3MTR)                                    0.046      0.498 f
  U25442/Y (CLKNAND2X2MTR)                               0.048      0.546 r
  U25443/Y (NAND4X4MTR)                                  0.110      0.656 f
  U23631/Y (NOR2X4MTR)                                   0.090      0.745 r
  U16547/Y (CLKNAND2X4MTR)                               0.053      0.799 f
  U16524/Y (NOR2X4MTR)                                   0.068      0.867 r
  U18363/Y (NAND2X4MTR)                                  0.057      0.924 f
  U18293/Y (NAND2BX8MTR)                                 0.090      1.014 f
  U16516/Y (INVX4MTR)                                    0.046      1.060 r
  U15902/Y (NAND2X4MTR)                                  0.046      1.106 f
  U15887/Y (NOR2X4MTR)                                   0.067      1.173 r
  U12307/Y (NAND2X4MTR)                                  0.057      1.230 f
  U10653/Y (NOR2X4MTR)                                   0.066      1.295 r
  U15982/Y (NAND2X2MTR)                                  0.056      1.352 f
  U12029/Y (NAND4X2MTR)                                  0.064      1.416 r
  U15914/Y (NOR2X4MTR)                                   0.059      1.474 f
  U11471/Y (CLKNAND2X2MTR)                               0.042      1.517 r
  U18776/Y (MXI2X2MTR)                                   0.073      1.590 f
  U22984/Y (NOR2X1MTR)                                   0.061      1.650 r
  PIM_result_reg_330_/D (DFFRQX2MTR)                     0.000      1.650 r
  data arrival time                                                 1.650

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_330_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.650
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.318


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_458_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10355/Y (INVX3MTR)                                    0.046      0.498 f
  U25442/Y (CLKNAND2X2MTR)                               0.048      0.546 r
  U25443/Y (NAND4X4MTR)                                  0.110      0.656 f
  U23631/Y (NOR2X4MTR)                                   0.090      0.745 r
  U16547/Y (CLKNAND2X4MTR)                               0.053      0.799 f
  U16524/Y (NOR2X4MTR)                                   0.068      0.867 r
  U18363/Y (NAND2X4MTR)                                  0.057      0.924 f
  U18293/Y (NAND2BX8MTR)                                 0.090      1.014 f
  U16516/Y (INVX4MTR)                                    0.046      1.060 r
  U15902/Y (NAND2X4MTR)                                  0.046      1.106 f
  U15887/Y (NOR2X4MTR)                                   0.067      1.173 r
  U12307/Y (NAND2X4MTR)                                  0.057      1.230 f
  U10653/Y (NOR2X4MTR)                                   0.066      1.295 r
  U15982/Y (NAND2X2MTR)                                  0.056      1.352 f
  U12029/Y (NAND4X2MTR)                                  0.064      1.416 r
  U15914/Y (NOR2X4MTR)                                   0.059      1.474 f
  U11471/Y (CLKNAND2X2MTR)                               0.042      1.517 r
  U18776/Y (MXI2X2MTR)                                   0.073      1.590 f
  U22983/Y (NOR2X1MTR)                                   0.061      1.650 r
  PIM_result_reg_458_/D (DFFRQX2MTR)                     0.000      1.650 r
  data arrival time                                                 1.650

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_458_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.650
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.318


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U20921/Y (NAND3X12MTR)                                 0.039      0.223 r
  U18892/Y (BUFX10MTR)                                   0.075      0.297 r
  U10730/Y (INVX4MTR)                                    0.045      0.342 f
  U11873/Y (INVX4MTR)                                    0.061      0.403 r
  U20386/Y (OAI22X1MTR)                                  0.072      0.475 f
  U11414/Y (OAI21X1MTR)                                  0.102      0.577 r
  U18418/Y (CLKNAND2X4MTR)                               0.067      0.645 f
  U11445/Y (NOR2X2MTR)                                   0.104      0.749 r
  U13865/Y (OAI2B1X4MTR)                                 0.154      0.903 r
  U26064/Y (AOI21X4MTR)                                  0.071      0.975 f
  U11850/Y (OAI21X2MTR)                                  0.057      1.032 r
  U17718/Y (AOI21X2MTR)                                  0.067      1.099 f
  U11390/Y (NAND2X2MTR)                                  0.050      1.149 r
  U17659/Y (NAND3X4MTR)                                  0.070      1.219 f
  U19093/Y (CLKNAND2X4MTR)                               0.055      1.274 r
  U19011/Y (INVX4MTR)                                    0.040      1.314 f
  U12305/Y (INVX4MTR)                                    0.059      1.373 r
  U26719/Y (NAND2X2MTR)                                  0.059      1.432 f
  U18836/Y (INVX2MTR)                                    0.072      1.504 r
  U11606/Y (AOI22X1MTR)                                  0.093      1.597 f
  U11631/Y (OAI21X1MTR)                                  0.047      1.644 r
  U0_BANK_TOP/vACC_0_reg_0__14_/D (DFFRQX4MTR)           0.000      1.644 r
  data arrival time                                                 1.644

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__14_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.174      1.326
  data required time                                                1.326
  --------------------------------------------------------------------------
  data required time                                                1.326
  data arrival time                                                -1.644
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.318


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23475/Y (CLKNAND2X16MTR)                              0.070      0.338 f
  U23759/Y (NOR2X12MTR)                                  0.078      0.415 r
  U10499/Y (INVX2MTR)                                    0.074      0.489 f
  U16806/Y (AOI21X4MTR)                                  0.076      0.565 r
  U15608/Y (NOR2X4MTR)                                   0.048      0.613 f
  U18759/Y (NAND3X8MTR)                                  0.052      0.665 r
  U14981/Y (CLKNAND2X16MTR)                              0.089      0.755 f
  U22831/Y (NAND2X12MTR)                                 0.069      0.824 r
  U10240/Y (NAND2X8MTR)                                  0.054      0.878 f
  U28663/Y (XNOR2X8MTR)                                  0.079      0.957 f
  U28651/Y (XNOR2X8MTR)                                  0.088      1.044 f
  U11807/Y (CLKNAND2X8MTR)                               0.043      1.087 r
  U14776/Y (NAND2X8MTR)                                  0.046      1.134 f
  U11061/Y (OAI21X6MTR)                                  0.077      1.211 r
  U14930/Y (NAND2X4MTR)                                  0.050      1.261 f
  U14777/Y (AOI22X4MTR)                                  0.097      1.358 r
  U13747/Y (NOR2X4MTR)                                   0.038      1.395 f
  U15458/Y (NOR2X4MTR)                                   0.073      1.468 r
  U22250/Y (OAI21X1MTR)                                  0.088      1.556 f
  U17226/Y (XNOR2X1MTR)                                  0.084      1.640 f
  U15365/Y (NOR2X1MTR)                                   0.059      1.699 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX4MTR)
                                                         0.000      1.699 r
  data arrival time                                                 1.699

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.699
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.318


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.167      0.167 r
  U20256/Y (INVX8MTR)                                    0.049      0.216 f
  U15177/Y (NAND2X2MTR)                                  0.083      0.300 r
  U21743/Y (OAI22X1MTR)                                  0.098      0.398 f
  U21012/Y (NOR2X1MTR)                                   0.077      0.474 r
  U18516/Y (AND2X4MTR)                                   0.098      0.572 r
  U15193/Y (NAND2X2MTR)                                  0.056      0.628 f
  U16727/Y (INVX2MTR)                                    0.052      0.680 r
  U18261/Y (CLKNAND2X2MTR)                               0.054      0.734 f
  U24747/Y (NAND2X1MTR)                                  0.042      0.776 r
  U15758/Y (CLKNAND2X2MTR)                               0.061      0.838 f
  U16607/Y (AOI2B1X4MTR)                                 0.099      0.937 r
  U9789/Y (OAI21X6MTR)                                   0.077      1.014 f
  U9562/Y (INVX2MTR)                                     0.043      1.057 r
  U11851/Y (INVX2MTR)                                    0.039      1.096 f
  U26565/Y (AOI21X2MTR)                                  0.076      1.172 r
  U17731/Y (XOR2X1MTR)                                   0.083      1.256 r
  U10733/Y (OAI2BB1X4MTR)                                0.118      1.374 r
  U9298/Y (NOR2X2MTR)                                    0.043      1.417 f
  U17406/Y (NAND4X4MTR)                                  0.059      1.476 r
  U26218/Y (CLKNAND2X4MTR)                               0.053      1.529 f
  U12414/Y (NOR2X4MTR)                                   0.072      1.600 r
  U11998/Y (OAI2BB1X2MTR)                                0.103      1.703 r
  U0_BANK_TOP/vACC_0_reg_2__19_/D (DFFRHQX4MTR)          0.000      1.703 r
  data arrival time                                                 1.703

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.703
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.318


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U15462/Y (NAND2X2MTR)                                  0.073      1.294 f
  U15435/Y (INVX4MTR)                                    0.058      1.352 r
  U26751/Y (CLKNAND2X2MTR)                               0.064      1.416 f
  U21576/Y (AOI21X1MTR)                                  0.084      1.500 r
  U11658/Y (CLKNAND2X2MTR)                               0.074      1.574 f
  U20627/Y (OAI21X1MTR)                                  0.069      1.643 r
  U0_BANK_TOP/vACC_0_reg_4__17_/D (DFFRQX1MTR)           0.000      1.643 r
  data arrival time                                                 1.643

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__17_/CK (DFFRQX1MTR)          0.000      1.500 r
  library setup time                                    -0.175      1.325
  data required time                                                1.325
  --------------------------------------------------------------------------
  data required time                                                1.325
  data arrival time                                                -1.643
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.318


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.051      1.272 f
  U12356/Y (CLKNAND2X4MTR)                               0.049      1.321 r
  U17448/Y (NAND2X8MTR)                                  0.070      1.391 f
  U20863/Y (OAI2B1X4MTR)                                 0.126      1.516 r
  U23504/Y (BUFX4MTR)                                    0.118      1.634 r
  U11754/Y (OAI21X1MTR)                                  0.065      1.699 f
  U0_BANK_TOP/vACC_2_reg_4__8_/D (DFFRQX4MTR)            0.000      1.699 f
  data arrival time                                                 1.699

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__8_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.699
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.318


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U18638/Y (INVX6MTR)                                    0.047      0.185 f
  U10431/Y (NAND2X2MTR)                                  0.075      0.260 r
  U10381/Y (INVX2MTR)                                    0.073      0.333 f
  U20931/Y (AOI22X1MTR)                                  0.100      0.433 r
  U10401/Y (NAND4X2MTR)                                  0.145      0.578 f
  U10336/Y (INVX2MTR)                                    0.083      0.661 r
  U12587/Y (CLKNAND2X2MTR)                               0.076      0.736 f
  U14477/Y (INVX2MTR)                                    0.058      0.794 r
  U15820/Y (NOR2X2MTR)                                   0.033      0.827 f
  U15004/Y (NOR2BX2MTR)                                  0.059      0.886 r
  U29427/Y (AND2X4MTR)                                   0.114      1.000 r
  U11457/Y (NAND2X4MTR)                                  0.066      1.065 f
  U11455/Y (AOI21X1MTR)                                  0.090      1.155 r
  U24000/Y (XOR2X1MTR)                                   0.079      1.234 r
  U19001/Y (OAI2BB1X2MTR)                                0.127      1.361 r
  U9212/Y (BUFX2MTR)                                     0.107      1.468 r
  U26328/Y (MXI2X2MTR)                                   0.086      1.554 f
  U11834/Y (OAI22X1MTR)                                  0.082      1.635 r
  U0_BANK_TOP/vACC_3_reg_4__3_/D (DFFRQX4MTR)            0.000      1.635 r
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__3_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.182      1.318
  data required time                                                1.318
  --------------------------------------------------------------------------
  data required time                                                1.318
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.318


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U25545/Y (INVX4MTR)                                    0.054      1.581 r
  U11887/Y (INVX4MTR)                                    0.035      1.616 f
  U20882/Y (NAND3BX4MTR)                                 0.047      1.664 r
  U27019/Y (OAI21X2MTR)                                  0.056      1.720 f
  U0_BANK_TOP/vACC_3_reg_5__19_/D (DFFRHQX4MTR)          0.000      1.720 f
  data arrival time                                                 1.720

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.720
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.317


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U25545/Y (INVX4MTR)                                    0.054      1.581 r
  U11887/Y (INVX4MTR)                                    0.035      1.616 f
  U20882/Y (NAND3BX4MTR)                                 0.047      1.664 r
  U27017/Y (OAI21X2MTR)                                  0.056      1.720 f
  U0_BANK_TOP/vACC_0_reg_5__19_/D (DFFRHQX4MTR)          0.000      1.720 f
  data arrival time                                                 1.720

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.720
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.317


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U25545/Y (INVX4MTR)                                    0.054      1.581 r
  U11887/Y (INVX4MTR)                                    0.035      1.616 f
  U20882/Y (NAND3BX4MTR)                                 0.047      1.664 r
  U27023/Y (OAI21X2MTR)                                  0.056      1.720 f
  U0_BANK_TOP/vACC_2_reg_5__19_/D (DFFRHQX4MTR)          0.000      1.720 f
  data arrival time                                                 1.720

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.720
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.317


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U25545/Y (INVX4MTR)                                    0.054      1.581 r
  U11887/Y (INVX4MTR)                                    0.035      1.616 f
  U20882/Y (NAND3BX4MTR)                                 0.047      1.664 r
  U27021/Y (OAI21X2MTR)                                  0.056      1.720 f
  U0_BANK_TOP/vACC_1_reg_5__19_/D (DFFRHQX4MTR)          0.000      1.720 f
  data arrival time                                                 1.720

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.720
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.317


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U12486/Y (AOI22X1MTR)                                  0.088      0.459 f
  U19851/Y (OAI2B1X4MTR)                                 0.129      0.588 f
  U16989/Y (OAI21X6MTR)                                  0.048      0.636 r
  U10451/Y (NAND2X2MTR)                                  0.077      0.713 f
  U16555/Y (OAI21X2MTR)                                  0.058      0.771 r
  U23538/Y (AND3X4MTR)                                   0.118      0.889 r
  U26168/Y (NOR2X8MTR)                                   0.035      0.924 f
  U26019/Y (OAI21X4MTR)                                  0.084      1.007 r
  U23625/Y (AOI21X2MTR)                                  0.069      1.076 f
  U20943/Y (XNOR2X2MTR)                                  0.084      1.160 f
  U20919/Y (AOI22X4MTR)                                  0.078      1.238 r
  U16010/Y (NAND2X3MTR)                                  0.052      1.290 f
  U15480/Y (INVX3MTR)                                    0.037      1.327 r
  U15925/Y (NAND3X4MTR)                                  0.055      1.382 f
  U15871/Y (NOR2X6MTR)                                   0.083      1.465 r
  U15817/Y (NAND3X8MTR)                                  0.075      1.540 f
  U9199/Y (INVX1MTR)                                     0.054      1.594 r
  U12062/Y (CLKOR2X4MTR)                                 0.079      1.673 r
  U20868/Y (OAI21X2MTR)                                  0.046      1.719 f
  U0_BANK_TOP/vACC_2_reg_3__18_/D (DFFRHQX4MTR)          0.000      1.719 f
  data arrival time                                                 1.719

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.719
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.317


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.051      1.272 f
  U12356/Y (CLKNAND2X4MTR)                               0.049      1.321 r
  U17448/Y (NAND2X8MTR)                                  0.070      1.391 f
  U20863/Y (OAI2B1X4MTR)                                 0.126      1.516 r
  U23503/Y (BUFX4MTR)                                    0.117      1.634 r
  U11761/Y (OAI21X1MTR)                                  0.065      1.699 f
  U0_BANK_TOP/vACC_2_reg_4__12_/D (DFFRQX4MTR)           0.000      1.699 f
  data arrival time                                                 1.699

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__12_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.699
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.317


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24078/Y (INVX8MTR)                                    0.048      0.266 r
  U11326/Y (INVX4MTR)                                    0.049      0.315 f
  U25687/Y (INVX4MTR)                                    0.055      0.370 r
  U16087/Y (NOR2X2MTR)                                   0.032      0.403 f
  U12134/Y (OAI31X1MTR)                                  0.137      0.539 r
  U20851/Y (OAI2BB1X4MTR)                                0.084      0.623 f
  U15943/Y (NAND2BX4MTR)                                 0.102      0.725 f
  U13366/Y (INVX3MTR)                                    0.047      0.772 r
  U15058/Y (CLKNAND2X2MTR)                               0.052      0.824 f
  U13234/Y (NAND2X3MTR)                                  0.051      0.875 r
  U12188/Y (CLKNAND2X2MTR)                               0.047      0.923 f
  U29427/Y (AND2X4MTR)                                   0.090      1.013 f
  U11518/Y (CLKNAND2X4MTR)                               0.038      1.050 r
  U17823/Y (NAND2X2MTR)                                  0.042      1.092 f
  U24948/Y (NAND2X2MTR)                                  0.044      1.136 r
  U10906/Y (NAND3X4MTR)                                  0.080      1.216 f
  U15462/Y (NAND2X2MTR)                                  0.074      1.290 r
  U15435/Y (INVX4MTR)                                    0.044      1.335 f
  U26295/Y (INVX4MTR)                                    0.057      1.392 r
  U11077/Y (NAND2X2MTR)                                  0.055      1.447 f
  U14185/Y (INVX2MTR)                                    0.065      1.512 r
  U20602/Y (AOI22X1MTR)                                  0.090      1.602 f
  U11407/Y (OAI21X1MTR)                                  0.046      1.648 r
  U0_BANK_TOP/vACC_1_reg_4__10_/D (DFFRQX2MTR)           0.000      1.648 r
  data arrival time                                                 1.648

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__10_/CK (DFFRQX2MTR)          0.000      1.500 r
  library setup time                                    -0.169      1.331
  data required time                                                1.331
  --------------------------------------------------------------------------
  data required time                                                1.331
  data arrival time                                                -1.648
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.317


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U12486/Y (AOI22X1MTR)                                  0.088      0.459 f
  U19851/Y (OAI2B1X4MTR)                                 0.129      0.588 f
  U16989/Y (OAI21X6MTR)                                  0.048      0.636 r
  U10451/Y (NAND2X2MTR)                                  0.077      0.713 f
  U16555/Y (OAI21X2MTR)                                  0.058      0.771 r
  U23538/Y (AND3X4MTR)                                   0.118      0.889 r
  U26168/Y (NOR2X8MTR)                                   0.035      0.924 f
  U26019/Y (OAI21X4MTR)                                  0.084      1.007 r
  U23625/Y (AOI21X2MTR)                                  0.069      1.076 f
  U20943/Y (XNOR2X2MTR)                                  0.084      1.160 f
  U20919/Y (AOI22X4MTR)                                  0.078      1.238 r
  U16010/Y (NAND2X3MTR)                                  0.052      1.290 f
  U15480/Y (INVX3MTR)                                    0.037      1.327 r
  U15925/Y (NAND3X4MTR)                                  0.055      1.382 f
  U15871/Y (NOR2X6MTR)                                   0.083      1.465 r
  U15817/Y (NAND3X8MTR)                                  0.075      1.540 f
  U9199/Y (INVX1MTR)                                     0.054      1.594 r
  U12062/Y (CLKOR2X4MTR)                                 0.079      1.673 r
  U20870/Y (OAI21X2MTR)                                  0.046      1.719 f
  U0_BANK_TOP/vACC_0_reg_3__18_/D (DFFRHQX4MTR)          0.000      1.719 f
  data arrival time                                                 1.719

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.719
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.317


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U12486/Y (AOI22X1MTR)                                  0.088      0.459 f
  U19851/Y (OAI2B1X4MTR)                                 0.129      0.588 f
  U16989/Y (OAI21X6MTR)                                  0.048      0.636 r
  U10451/Y (NAND2X2MTR)                                  0.077      0.713 f
  U16555/Y (OAI21X2MTR)                                  0.058      0.771 r
  U23538/Y (AND3X4MTR)                                   0.118      0.889 r
  U26168/Y (NOR2X8MTR)                                   0.035      0.924 f
  U26019/Y (OAI21X4MTR)                                  0.084      1.007 r
  U23625/Y (AOI21X2MTR)                                  0.069      1.076 f
  U20943/Y (XNOR2X2MTR)                                  0.084      1.160 f
  U20919/Y (AOI22X4MTR)                                  0.078      1.238 r
  U16010/Y (NAND2X3MTR)                                  0.052      1.290 f
  U15480/Y (INVX3MTR)                                    0.037      1.327 r
  U15925/Y (NAND3X4MTR)                                  0.055      1.382 f
  U15871/Y (NOR2X6MTR)                                   0.083      1.465 r
  U15817/Y (NAND3X8MTR)                                  0.075      1.540 f
  U9199/Y (INVX1MTR)                                     0.054      1.594 r
  U12062/Y (CLKOR2X4MTR)                                 0.079      1.673 r
  U20869/Y (OAI21X2MTR)                                  0.046      1.719 f
  U0_BANK_TOP/vACC_1_reg_3__18_/D (DFFRHQX4MTR)          0.000      1.719 f
  data arrival time                                                 1.719

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.719
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.317


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U12486/Y (AOI22X1MTR)                                  0.088      0.459 f
  U19851/Y (OAI2B1X4MTR)                                 0.129      0.588 f
  U16989/Y (OAI21X6MTR)                                  0.048      0.636 r
  U10451/Y (NAND2X2MTR)                                  0.077      0.713 f
  U16555/Y (OAI21X2MTR)                                  0.058      0.771 r
  U23538/Y (AND3X4MTR)                                   0.118      0.889 r
  U26168/Y (NOR2X8MTR)                                   0.035      0.924 f
  U26019/Y (OAI21X4MTR)                                  0.084      1.007 r
  U23625/Y (AOI21X2MTR)                                  0.069      1.076 f
  U20943/Y (XNOR2X2MTR)                                  0.084      1.160 f
  U20919/Y (AOI22X4MTR)                                  0.078      1.238 r
  U16010/Y (NAND2X3MTR)                                  0.052      1.290 f
  U15480/Y (INVX3MTR)                                    0.037      1.327 r
  U15925/Y (NAND3X4MTR)                                  0.055      1.382 f
  U15871/Y (NOR2X6MTR)                                   0.083      1.465 r
  U15817/Y (NAND3X8MTR)                                  0.075      1.540 f
  U9199/Y (INVX1MTR)                                     0.054      1.594 r
  U12062/Y (CLKOR2X4MTR)                                 0.079      1.673 r
  U20871/Y (OAI2B1X2MTR)                                 0.046      1.719 f
  U0_BANK_TOP/vACC_3_reg_3__18_/D (DFFRHQX4MTR)          0.000      1.719 f
  data arrival time                                                 1.719

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.719
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.317


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U10730/Y (INVX4MTR)                                    0.053      0.374 r
  U10445/Y (INVX4MTR)                                    0.048      0.422 f
  U10266/Y (OAI211X2MTR)                                 0.102      0.524 r
  U12751/Y (NOR2BX4MTR)                                  0.123      0.646 r
  U15948/Y (CLKNAND2X2MTR)                               0.077      0.723 f
  U14512/Y (INVX2MTR)                                    0.056      0.779 r
  U14502/Y (OAI21X2MTR)                                  0.067      0.846 f
  U13852/Y (AOI21X2MTR)                                  0.128      0.974 r
  U20772/Y (AOI2BB1X2MTR)                                0.121      1.096 r
  U17746/Y (NAND3X2MTR)                                  0.106      1.201 f
  U12210/Y (NAND3X8MTR)                                  0.077      1.278 r
  U20808/Y (AOI21X8MTR)                                  0.066      1.344 f
  U19098/Y (NOR2X2MTR)                                   0.087      1.432 r
  U9266/Y (INVX2MTR)                                     0.051      1.482 f
  U11901/Y (INVX2MTR)                                    0.062      1.544 r
  U11368/Y (CLKNAND2X2MTR)                               0.048      1.592 f
  U11634/Y (OAI211X1MTR)                                 0.044      1.635 r
  U0_BANK_TOP/vACC_0_reg_1__8_/D (DFFRQX4MTR)            0.000      1.635 r
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__8_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.181      1.319
  data required time                                                1.319
  --------------------------------------------------------------------------
  data required time                                                1.319
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.316


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_75_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10355/Y (INVX3MTR)                                    0.046      0.498 f
  U25442/Y (CLKNAND2X2MTR)                               0.048      0.546 r
  U25443/Y (NAND4X4MTR)                                  0.110      0.656 f
  U23631/Y (NOR2X4MTR)                                   0.090      0.745 r
  U16547/Y (CLKNAND2X4MTR)                               0.053      0.799 f
  U16524/Y (NOR2X4MTR)                                   0.068      0.867 r
  U18363/Y (NAND2X4MTR)                                  0.057      0.924 f
  U18293/Y (NAND2BX8MTR)                                 0.090      1.014 f
  U16516/Y (INVX4MTR)                                    0.046      1.060 r
  U15902/Y (NAND2X4MTR)                                  0.046      1.106 f
  U15887/Y (NOR2X4MTR)                                   0.067      1.173 r
  U12307/Y (NAND2X4MTR)                                  0.057      1.230 f
  U10653/Y (NOR2X4MTR)                                   0.066      1.295 r
  U15982/Y (NAND2X2MTR)                                  0.056      1.352 f
  U12029/Y (NAND4X2MTR)                                  0.064      1.416 r
  U15914/Y (NOR2X4MTR)                                   0.059      1.474 f
  U26795/Y (AOI2BB1X2MTR)                                0.123      1.597 f
  U18764/Y (NOR2X1MTR)                                   0.053      1.650 r
  PIM_result_reg_75_/D (DFFRQX2MTR)                      0.000      1.650 r
  data arrival time                                                 1.650

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_75_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.650
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.316


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_203_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10355/Y (INVX3MTR)                                    0.046      0.498 f
  U25442/Y (CLKNAND2X2MTR)                               0.048      0.546 r
  U25443/Y (NAND4X4MTR)                                  0.110      0.656 f
  U23631/Y (NOR2X4MTR)                                   0.090      0.745 r
  U16547/Y (CLKNAND2X4MTR)                               0.053      0.799 f
  U16524/Y (NOR2X4MTR)                                   0.068      0.867 r
  U18363/Y (NAND2X4MTR)                                  0.057      0.924 f
  U18293/Y (NAND2BX8MTR)                                 0.090      1.014 f
  U16516/Y (INVX4MTR)                                    0.046      1.060 r
  U15902/Y (NAND2X4MTR)                                  0.046      1.106 f
  U15887/Y (NOR2X4MTR)                                   0.067      1.173 r
  U12307/Y (NAND2X4MTR)                                  0.057      1.230 f
  U10653/Y (NOR2X4MTR)                                   0.066      1.295 r
  U15982/Y (NAND2X2MTR)                                  0.056      1.352 f
  U12029/Y (NAND4X2MTR)                                  0.064      1.416 r
  U15914/Y (NOR2X4MTR)                                   0.059      1.474 f
  U26795/Y (AOI2BB1X2MTR)                                0.123      1.597 f
  U18766/Y (NOR2X1MTR)                                   0.053      1.650 r
  PIM_result_reg_203_/D (DFFRQX2MTR)                     0.000      1.650 r
  data arrival time                                                 1.650

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_203_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.650
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.316


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_331_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10355/Y (INVX3MTR)                                    0.046      0.498 f
  U25442/Y (CLKNAND2X2MTR)                               0.048      0.546 r
  U25443/Y (NAND4X4MTR)                                  0.110      0.656 f
  U23631/Y (NOR2X4MTR)                                   0.090      0.745 r
  U16547/Y (CLKNAND2X4MTR)                               0.053      0.799 f
  U16524/Y (NOR2X4MTR)                                   0.068      0.867 r
  U18363/Y (NAND2X4MTR)                                  0.057      0.924 f
  U18293/Y (NAND2BX8MTR)                                 0.090      1.014 f
  U16516/Y (INVX4MTR)                                    0.046      1.060 r
  U15902/Y (NAND2X4MTR)                                  0.046      1.106 f
  U15887/Y (NOR2X4MTR)                                   0.067      1.173 r
  U12307/Y (NAND2X4MTR)                                  0.057      1.230 f
  U10653/Y (NOR2X4MTR)                                   0.066      1.295 r
  U15982/Y (NAND2X2MTR)                                  0.056      1.352 f
  U12029/Y (NAND4X2MTR)                                  0.064      1.416 r
  U15914/Y (NOR2X4MTR)                                   0.059      1.474 f
  U26795/Y (AOI2BB1X2MTR)                                0.123      1.597 f
  U18763/Y (NOR2X1MTR)                                   0.053      1.650 r
  PIM_result_reg_331_/D (DFFRQX2MTR)                     0.000      1.650 r
  data arrival time                                                 1.650

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_331_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.650
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.316


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_459_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10355/Y (INVX3MTR)                                    0.046      0.498 f
  U25442/Y (CLKNAND2X2MTR)                               0.048      0.546 r
  U25443/Y (NAND4X4MTR)                                  0.110      0.656 f
  U23631/Y (NOR2X4MTR)                                   0.090      0.745 r
  U16547/Y (CLKNAND2X4MTR)                               0.053      0.799 f
  U16524/Y (NOR2X4MTR)                                   0.068      0.867 r
  U18363/Y (NAND2X4MTR)                                  0.057      0.924 f
  U18293/Y (NAND2BX8MTR)                                 0.090      1.014 f
  U16516/Y (INVX4MTR)                                    0.046      1.060 r
  U15902/Y (NAND2X4MTR)                                  0.046      1.106 f
  U15887/Y (NOR2X4MTR)                                   0.067      1.173 r
  U12307/Y (NAND2X4MTR)                                  0.057      1.230 f
  U10653/Y (NOR2X4MTR)                                   0.066      1.295 r
  U15982/Y (NAND2X2MTR)                                  0.056      1.352 f
  U12029/Y (NAND4X2MTR)                                  0.064      1.416 r
  U15914/Y (NOR2X4MTR)                                   0.059      1.474 f
  U26795/Y (AOI2BB1X2MTR)                                0.123      1.597 f
  U18767/Y (NOR2X1MTR)                                   0.053      1.650 r
  PIM_result_reg_459_/D (DFFRQX2MTR)                     0.000      1.650 r
  data arrival time                                                 1.650

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_459_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.650
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.316


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U23634/Y (CLKNAND2X2MTR)                               0.086      1.613 r
  U21815/Y (OAI21X1MTR)                                  0.073      1.686 f
  U0_BANK_TOP/vACC_1_reg_5__10_/D (DFFRQX2MTR)           0.000      1.686 f
  data arrival time                                                 1.686

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__10_/CK (DFFRQX2MTR)          0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.686
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.316


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U10730/Y (INVX4MTR)                                    0.053      0.374 r
  U10445/Y (INVX4MTR)                                    0.048      0.422 f
  U10266/Y (OAI211X2MTR)                                 0.102      0.524 r
  U12751/Y (NOR2BX4MTR)                                  0.123      0.646 r
  U15948/Y (CLKNAND2X2MTR)                               0.077      0.723 f
  U14512/Y (INVX2MTR)                                    0.056      0.779 r
  U14502/Y (OAI21X2MTR)                                  0.067      0.846 f
  U13852/Y (AOI21X2MTR)                                  0.128      0.974 r
  U20772/Y (AOI2BB1X2MTR)                                0.121      1.096 r
  U17746/Y (NAND3X2MTR)                                  0.106      1.201 f
  U12210/Y (NAND3X8MTR)                                  0.077      1.278 r
  U20808/Y (AOI21X8MTR)                                  0.066      1.344 f
  U20841/Y (NAND2BX4MTR)                                 0.094      1.439 f
  U9260/Y (NAND2X4MTR)                                   0.054      1.492 r
  U15465/Y (INVX2MTR)                                    0.059      1.551 f
  U29020/Y (CLKNAND2X2MTR)                               0.040      1.591 r
  U11902/Y (OAI211X1MTR)                                 0.093      1.684 f
  U0_BANK_TOP/vACC_1_reg_1__21_/D (DFFRHQX2MTR)          0.000      1.684 f
  data arrival time                                                 1.684

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.132      1.368
  data required time                                                1.368
  --------------------------------------------------------------------------
  data required time                                                1.368
  data arrival time                                                -1.684
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.316


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U14901/Y (CLKNAND2X16MTR)                              0.046      0.236 r
  U13316/Y (INVX24MTR)                                   0.039      0.275 f
  U14622/Y (INVX32MTR)                                   0.034      0.309 r
  U10819/Y (INVX14MTR)                                   0.029      0.338 f
  U10720/Y (AOI21X6MTR)                                  0.056      0.394 r
  U13181/Y (OAI2BB1X4MTR)                                0.095      0.489 r
  U10644/Y (CLKNAND2X4MTR)                               0.047      0.536 f
  U14383/Y (NOR2X8MTR)                                   0.062      0.597 r
  U14938/Y (NAND3X12MTR)                                 0.077      0.675 f
  U29313/Y (CLKNAND2X16MTR)                              0.089      0.764 r
  U26978/Y (CLKNAND2X16MTR)                              0.072      0.836 f
  U16034/Y (CLKNAND2X16MTR)                              0.042      0.878 r
  U20547/Y (XNOR2X8MTR)                                  0.075      0.952 r
  U23497/Y (XNOR2X4MTR)                                  0.114      1.066 r
  U23493/Y (OAI21X6MTR)                                  0.068      1.134 f
  U13699/Y (CLKNAND2X8MTR)                               0.047      1.181 r
  U28666/Y (XOR2X8MTR)                                   0.072      1.253 r
  U29391/Y (XNOR2X8MTR)                                  0.105      1.358 r
  U14657/Y (NOR2X8MTR)                                   0.041      1.399 f
  U20680/Y (BUFX2MTR)                                    0.091      1.490 f
  U23530/Y (NAND2BX4MTR)                                 0.081      1.570 f
  U23972/Y (XNOR2X1MTR)                                  0.065      1.636 f
  U26356/Y (NOR2X1MTR)                                   0.060      1.696 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX4MTR)
                                                         0.000      1.696 r
  data arrival time                                                 1.696

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.696
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.315


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15247/Y (NAND3BX1MTR)                                 0.102      1.568 f
  U18729/Y (OAI2BB1X2MTR)                                0.089      1.657 r
  U23545/Y (OAI22X2MTR)                                  0.056      1.714 f
  U0_BANK_TOP/vACC_3_reg_5__4_/D (DFFRHQX4MTR)           0.000      1.714 f
  data arrival time                                                 1.714

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__4_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.714
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.315


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15247/Y (NAND3BX1MTR)                                 0.102      1.568 f
  U18729/Y (OAI2BB1X2MTR)                                0.089      1.657 r
  U11421/Y (OAI22X2MTR)                                  0.056      1.714 f
  U0_BANK_TOP/vACC_2_reg_5__4_/D (DFFRHQX4MTR)           0.000      1.714 f
  data arrival time                                                 1.714

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__4_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.714
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.315


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U15450/Y (INVX2MTR)                                    0.057      1.443 r
  U11454/Y (NAND2X4MTR)                                  0.049      1.492 f
  U23635/Y (INVX4MTR)                                    0.056      1.548 r
  U28683/Y (AOI22X2MTR)                                  0.048      1.596 f
  U28684/Y (OAI21X2MTR)                                  0.044      1.640 r
  U0_BANK_TOP/vACC_3_reg_0__8_/D (DFFRQX4MTR)            0.000      1.640 r
  data arrival time                                                 1.640

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__8_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.175      1.325
  data required time                                                1.325
  --------------------------------------------------------------------------
  data required time                                                1.325
  data arrival time                                                -1.640
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.315


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U9553/Y (AOI21X2MTR)                                   0.048      1.100 f
  U11474/Y (NAND2X2MTR)                                  0.062      1.162 r
  U12210/Y (NAND3X8MTR)                                  0.099      1.261 f
  U20808/Y (AOI21X8MTR)                                  0.111      1.372 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.462 r
  U9260/Y (NAND2X4MTR)                                   0.057      1.520 f
  U15465/Y (INVX2MTR)                                    0.072      1.592 r
  U28992/Y (AOI21X2MTR)                                  0.060      1.652 f
  U28993/Y (OAI21X2MTR)                                  0.039      1.691 r
  U0_BANK_TOP/vACC_1_reg_1__18_/D (DFFRHQX4MTR)          0.000      1.691 r
  data arrival time                                                 1.691

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.691
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.315


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_299_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U18448/Y (INVX4MTR)                                    0.055      0.535 f
  U19335/Y (NAND2X2MTR)                                  0.050      0.585 r
  U16602/Y (NAND4X4MTR)                                  0.114      0.699 f
  U15586/Y (NOR2X4MTR)                                   0.102      0.801 r
  U15571/Y (AND3X4MTR)                                   0.114      0.915 r
  U15567/Y (NAND2X4MTR)                                  0.056      0.972 f
  U15561/Y (NOR2X6MTR)                                   0.071      1.043 r
  U12234/Y (NAND2X4MTR)                                  0.051      1.094 f
  U17550/Y (NOR2X4MTR)                                   0.083      1.177 r
  U12170/Y (NAND2X4MTR)                                  0.060      1.237 f
  U17816/Y (NOR2X4MTR)                                   0.077      1.314 r
  U17412/Y (NAND3X4MTR)                                  0.067      1.382 f
  U17376/Y (CLKNAND2X2MTR)                               0.060      1.441 r
  U17546/Y (NOR2X4MTR)                                   0.043      1.484 f
  U14814/Y (AOI2BB1X4MTR)                                0.117      1.602 f
  U23081/Y (NOR2X1MTR)                                   0.048      1.650 r
  PIM_result_reg_299_/D (DFFRQX2MTR)                     0.000      1.650 r
  data arrival time                                                 1.650

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_299_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.650
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.315


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_427_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U18448/Y (INVX4MTR)                                    0.055      0.535 f
  U19335/Y (NAND2X2MTR)                                  0.050      0.585 r
  U16602/Y (NAND4X4MTR)                                  0.114      0.699 f
  U15586/Y (NOR2X4MTR)                                   0.102      0.801 r
  U15571/Y (AND3X4MTR)                                   0.114      0.915 r
  U15567/Y (NAND2X4MTR)                                  0.056      0.972 f
  U15561/Y (NOR2X6MTR)                                   0.071      1.043 r
  U12234/Y (NAND2X4MTR)                                  0.051      1.094 f
  U17550/Y (NOR2X4MTR)                                   0.083      1.177 r
  U12170/Y (NAND2X4MTR)                                  0.060      1.237 f
  U17816/Y (NOR2X4MTR)                                   0.077      1.314 r
  U17412/Y (NAND3X4MTR)                                  0.067      1.382 f
  U17376/Y (CLKNAND2X2MTR)                               0.060      1.441 r
  U17546/Y (NOR2X4MTR)                                   0.043      1.484 f
  U14814/Y (AOI2BB1X4MTR)                                0.117      1.602 f
  U23080/Y (NOR2X1MTR)                                   0.048      1.650 r
  PIM_result_reg_427_/D (DFFRQX2MTR)                     0.000      1.650 r
  data arrival time                                                 1.650

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_427_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.650
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.315


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24078/Y (INVX8MTR)                                    0.048      0.266 r
  U11326/Y (INVX4MTR)                                    0.049      0.315 f
  U25687/Y (INVX4MTR)                                    0.055      0.370 r
  U16087/Y (NOR2X2MTR)                                   0.032      0.403 f
  U12134/Y (OAI31X1MTR)                                  0.137      0.539 r
  U20851/Y (OAI2BB1X4MTR)                                0.084      0.623 f
  U15943/Y (NAND2BX4MTR)                                 0.102      0.725 f
  U13366/Y (INVX3MTR)                                    0.047      0.772 r
  U15058/Y (CLKNAND2X2MTR)                               0.052      0.824 f
  U13234/Y (NAND2X3MTR)                                  0.051      0.875 r
  U12188/Y (CLKNAND2X2MTR)                               0.047      0.923 f
  U29427/Y (AND2X4MTR)                                   0.090      1.013 f
  U11518/Y (CLKNAND2X4MTR)                               0.038      1.050 r
  U17823/Y (NAND2X2MTR)                                  0.042      1.092 f
  U24948/Y (NAND2X2MTR)                                  0.044      1.136 r
  U10906/Y (NAND3X4MTR)                                  0.080      1.216 f
  U15462/Y (NAND2X2MTR)                                  0.074      1.290 r
  U15435/Y (INVX4MTR)                                    0.044      1.335 f
  U18833/Y (INVX4MTR)                                    0.057      1.392 r
  U26433/Y (NAND2X2MTR)                                  0.058      1.449 f
  U9203/Y (INVX2MTR)                                     0.076      1.525 r
  U29405/Y (AOI22X2MTR)                                  0.072      1.597 f
  U23704/Y (OAI21X2MTR)                                  0.043      1.640 r
  U0_BANK_TOP/vACC_3_reg_4__11_/D (DFFRQX4MTR)           0.000      1.640 r
  data arrival time                                                 1.640

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__11_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.175      1.325
  data required time                                                1.325
  --------------------------------------------------------------------------
  data required time                                                1.325
  data arrival time                                                -1.640
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.315


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_171_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U18448/Y (INVX4MTR)                                    0.055      0.535 f
  U19335/Y (NAND2X2MTR)                                  0.050      0.585 r
  U16602/Y (NAND4X4MTR)                                  0.114      0.699 f
  U15586/Y (NOR2X4MTR)                                   0.102      0.801 r
  U15571/Y (AND3X4MTR)                                   0.114      0.915 r
  U15567/Y (NAND2X4MTR)                                  0.056      0.972 f
  U15561/Y (NOR2X6MTR)                                   0.071      1.043 r
  U12234/Y (NAND2X4MTR)                                  0.051      1.094 f
  U17550/Y (NOR2X4MTR)                                   0.083      1.177 r
  U12170/Y (NAND2X4MTR)                                  0.060      1.237 f
  U17816/Y (NOR2X4MTR)                                   0.077      1.314 r
  U17412/Y (NAND3X4MTR)                                  0.067      1.382 f
  U17376/Y (CLKNAND2X2MTR)                               0.060      1.441 r
  U17546/Y (NOR2X4MTR)                                   0.043      1.484 f
  U14814/Y (AOI2BB1X4MTR)                                0.117      1.602 f
  U23082/Y (NOR2X1MTR)                                   0.048      1.650 r
  PIM_result_reg_171_/D (DFFRQX2MTR)                     0.000      1.650 r
  data arrival time                                                 1.650

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_171_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.650
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.315


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_43_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U18448/Y (INVX4MTR)                                    0.055      0.535 f
  U19335/Y (NAND2X2MTR)                                  0.050      0.585 r
  U16602/Y (NAND4X4MTR)                                  0.114      0.699 f
  U15586/Y (NOR2X4MTR)                                   0.102      0.801 r
  U15571/Y (AND3X4MTR)                                   0.114      0.915 r
  U15567/Y (NAND2X4MTR)                                  0.056      0.972 f
  U15561/Y (NOR2X6MTR)                                   0.071      1.043 r
  U12234/Y (NAND2X4MTR)                                  0.051      1.094 f
  U17550/Y (NOR2X4MTR)                                   0.083      1.177 r
  U12170/Y (NAND2X4MTR)                                  0.060      1.237 f
  U17816/Y (NOR2X4MTR)                                   0.077      1.314 r
  U17412/Y (NAND3X4MTR)                                  0.067      1.382 f
  U17376/Y (CLKNAND2X2MTR)                               0.060      1.441 r
  U17546/Y (NOR2X4MTR)                                   0.043      1.484 f
  U14814/Y (AOI2BB1X4MTR)                                0.117      1.602 f
  U23083/Y (NOR2X1MTR)                                   0.048      1.650 r
  PIM_result_reg_43_/D (DFFRQX2MTR)                      0.000      1.650 r
  data arrival time                                                 1.650

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_43_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.650
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.315


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U9553/Y (AOI21X2MTR)                                   0.048      1.100 f
  U11474/Y (NAND2X2MTR)                                  0.062      1.162 r
  U12210/Y (NAND3X8MTR)                                  0.099      1.261 f
  U20808/Y (AOI21X8MTR)                                  0.111      1.372 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.462 r
  U9260/Y (NAND2X4MTR)                                   0.057      1.520 f
  U15465/Y (INVX2MTR)                                    0.072      1.592 r
  U28984/Y (AOI21X2MTR)                                  0.060      1.652 f
  U28985/Y (OAI21X2MTR)                                  0.039      1.691 r
  U0_BANK_TOP/vACC_1_reg_1__17_/D (DFFRHQX4MTR)          0.000      1.691 r
  data arrival time                                                 1.691

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.691
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.315


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U23381/Y (NOR2X12MTR)                                  0.099      0.289 r
  U10903/Y (INVX20MTR)                                   0.053      0.342 f
  U10857/Y (INVX10MTR)                                   0.051      0.393 r
  U10721/Y (BUFX12MTR)                                   0.071      0.464 r
  U10872/Y (AOI21X8MTR)                                  0.042      0.506 f
  U18476/Y (AOI21X8MTR)                                  0.078      0.584 r
  U14917/Y (NOR2X12MTR)                                  0.047      0.631 f
  U28779/Y (NAND3X12MTR)                                 0.040      0.671 r
  U29671/Y (CLKNAND2X16MTR)                              0.060      0.731 f
  U21291/Y (CLKNAND2X16MTR)                              0.047      0.778 r
  U11244/Y (CLKNAND2X4MTR)                               0.058      0.836 f
  U22422/Y (XOR2X8MTR)                                   0.087      0.923 f
  U22401/Y (XOR2X8MTR)                                   0.089      1.013 f
  U13904/Y (INVX5MTR)                                    0.039      1.052 r
  U14326/Y (CLKNAND2X4MTR)                               0.041      1.093 f
  U13913/Y (NAND2X6MTR)                                  0.037      1.130 r
  U14316/Y (CLKNAND2X8MTR)                               0.048      1.178 f
  U14850/Y (OAI21X6MTR)                                  0.065      1.244 r
  U14401/Y (CLKNAND2X4MTR)                               0.051      1.294 f
  U13933/Y (INVX6MTR)                                    0.049      1.343 r
  U14395/Y (NAND2X12MTR)                                 0.047      1.391 f
  U15301/Y (BUFX4MTR)                                    0.078      1.469 f
  U12046/Y (INVX2MTR)                                    0.025      1.494 r
  U28906/Y (NOR2X1MTR)                                   0.031      1.525 f
  U24046/Y (XNOR2X2MTR)                                  0.091      1.616 f
  U22809/Y (NOR2X1MTR)                                   0.055      1.671 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX1MTR)
                                                         0.000      1.671 r
  data arrival time                                                 1.671

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.144      1.356
  data required time                                                1.356
  --------------------------------------------------------------------------
  data required time                                                1.356
  data arrival time                                                -1.671
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.314


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_172_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U18448/Y (INVX4MTR)                                    0.055      0.535 f
  U19335/Y (NAND2X2MTR)                                  0.050      0.585 r
  U16602/Y (NAND4X4MTR)                                  0.114      0.699 f
  U15586/Y (NOR2X4MTR)                                   0.102      0.801 r
  U15571/Y (AND3X4MTR)                                   0.114      0.915 r
  U15567/Y (NAND2X4MTR)                                  0.056      0.972 f
  U15561/Y (NOR2X6MTR)                                   0.071      1.043 r
  U12234/Y (NAND2X4MTR)                                  0.051      1.094 f
  U17550/Y (NOR2X4MTR)                                   0.083      1.177 r
  U12170/Y (NAND2X4MTR)                                  0.060      1.237 f
  U17816/Y (NOR2X4MTR)                                   0.077      1.314 r
  U17412/Y (NAND3X4MTR)                                  0.067      1.382 f
  U17376/Y (CLKNAND2X2MTR)                               0.060      1.441 r
  U17546/Y (NOR2X4MTR)                                   0.043      1.484 f
  U23847/Y (AOI2BB1X4MTR)                                0.117      1.602 f
  U23078/Y (NOR2X1MTR)                                   0.047      1.649 r
  PIM_result_reg_172_/D (DFFRQX2MTR)                     0.000      1.649 r
  data arrival time                                                 1.649

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_172_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.649
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.314


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_300_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U18448/Y (INVX4MTR)                                    0.055      0.535 f
  U19335/Y (NAND2X2MTR)                                  0.050      0.585 r
  U16602/Y (NAND4X4MTR)                                  0.114      0.699 f
  U15586/Y (NOR2X4MTR)                                   0.102      0.801 r
  U15571/Y (AND3X4MTR)                                   0.114      0.915 r
  U15567/Y (NAND2X4MTR)                                  0.056      0.972 f
  U15561/Y (NOR2X6MTR)                                   0.071      1.043 r
  U12234/Y (NAND2X4MTR)                                  0.051      1.094 f
  U17550/Y (NOR2X4MTR)                                   0.083      1.177 r
  U12170/Y (NAND2X4MTR)                                  0.060      1.237 f
  U17816/Y (NOR2X4MTR)                                   0.077      1.314 r
  U17412/Y (NAND3X4MTR)                                  0.067      1.382 f
  U17376/Y (CLKNAND2X2MTR)                               0.060      1.441 r
  U17546/Y (NOR2X4MTR)                                   0.043      1.484 f
  U23847/Y (AOI2BB1X4MTR)                                0.117      1.602 f
  U23077/Y (NOR2X1MTR)                                   0.047      1.649 r
  PIM_result_reg_300_/D (DFFRQX2MTR)                     0.000      1.649 r
  data arrival time                                                 1.649

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_300_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.649
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.314


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_44_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U18448/Y (INVX4MTR)                                    0.055      0.535 f
  U19335/Y (NAND2X2MTR)                                  0.050      0.585 r
  U16602/Y (NAND4X4MTR)                                  0.114      0.699 f
  U15586/Y (NOR2X4MTR)                                   0.102      0.801 r
  U15571/Y (AND3X4MTR)                                   0.114      0.915 r
  U15567/Y (NAND2X4MTR)                                  0.056      0.972 f
  U15561/Y (NOR2X6MTR)                                   0.071      1.043 r
  U12234/Y (NAND2X4MTR)                                  0.051      1.094 f
  U17550/Y (NOR2X4MTR)                                   0.083      1.177 r
  U12170/Y (NAND2X4MTR)                                  0.060      1.237 f
  U17816/Y (NOR2X4MTR)                                   0.077      1.314 r
  U17412/Y (NAND3X4MTR)                                  0.067      1.382 f
  U17376/Y (CLKNAND2X2MTR)                               0.060      1.441 r
  U17546/Y (NOR2X4MTR)                                   0.043      1.484 f
  U23847/Y (AOI2BB1X4MTR)                                0.117      1.602 f
  U23079/Y (NOR2X1MTR)                                   0.047      1.649 r
  PIM_result_reg_44_/D (DFFRQX2MTR)                      0.000      1.649 r
  data arrival time                                                 1.649

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_44_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.649
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.314


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_397_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrr_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrr_reg_0_/Q (DFFRHQX4MTR)
                                                         0.140      0.140 r
  U23989/Y (AND2X8MTR)                                   0.089      0.229 r
  U10508/Y (NAND2X2MTR)                                  0.049      0.278 f
  U12006/Y (MX2X4MTR)                                    0.154      0.432 f
  U12740/Y (BUFX8MTR)                                    0.087      0.519 f
  U18600/Y (INVX2MTR)                                    0.079      0.598 r
  U23765/Y (CLKNAND2X2MTR)                               0.068      0.666 f
  U23786/Y (NAND4X4MTR)                                  0.062      0.727 r
  U18110/Y (NOR2X2MTR)                                   0.046      0.773 f
  U18477/Y (NAND2X2MTR)                                  0.045      0.818 r
  U18391/Y (NOR2X4MTR)                                   0.037      0.855 f
  U16395/Y (AND2X4MTR)                                   0.083      0.938 f
  U16327/Y (NAND3X4MTR)                                  0.047      0.986 r
  U15891/Y (INVX4MTR)                                    0.035      1.020 f
  U15513/Y (NAND2X4MTR)                                  0.040      1.061 r
  U11110/Y (NAND2X1MTR)                                  0.082      1.143 f
  U23988/Y (NAND2BX4MTR)                                 0.103      1.246 f
  U17528/Y (NOR2X4MTR)                                   0.078      1.324 r
  U21109/Y (NAND2BX4MTR)                                 0.091      1.415 r
  U12081/Y (OAI211X1MTR)                                 0.136      1.551 f
  U23169/Y (NOR2BX1MTR)                                  0.149      1.700 f
  PIM_result_reg_397_/D (DFFRHQX2MTR)                    0.000      1.700 f
  data arrival time                                                 1.700

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_397_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.700
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.314


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 f
  U10667/Y (NOR2BX2MTR)                                  0.083      0.204 f
  U17086/Y (INVX2MTR)                                    0.040      0.243 r
  U29501/Y (INVX2MTR)                                    0.043      0.286 f
  U17040/Y (AOI22X2MTR)                                  0.074      0.360 r
  U19852/Y (OAI2B11X2MTR)                                0.100      0.460 f
  U11656/Y (OAI2BB1X4MTR)                                0.103      0.563 f
  U10572/Y (NOR2X4MTR)                                   0.077      0.639 r
  U15184/Y (INVX2MTR)                                    0.057      0.696 f
  U18934/Y (CLKNAND2X4MTR)                               0.054      0.750 r
  U25630/Y (OAI21X6MTR)                                  0.063      0.812 f
  U26601/Y (AOI21X6MTR)                                  0.089      0.901 r
  U11791/Y (AOI2BB1X1MTR)                                0.111      1.012 r
  U12172/Y (OAI2BB1X2MTR)                                0.063      1.074 f
  U17411/Y (AOI21X4MTR)                                  0.085      1.159 r
  U17391/Y (NAND2X6MTR)                                  0.071      1.230 f
  U9262/Y (INVX2MTR)                                     0.062      1.293 r
  U15930/Y (CLKOR2X6MTR)                                 0.087      1.380 r
  U11789/Y (AND2X1MTR)                                   0.087      1.467 r
  U23634/Y (CLKNAND2X2MTR)                               0.088      1.555 f
  U11223/Y (OAI21X1MTR)                                  0.080      1.635 r
  U0_BANK_TOP/vACC_1_reg_5__14_/D (DFFRQX4MTR)           0.000      1.635 r
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__14_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.178      1.322
  data required time                                                1.322
  --------------------------------------------------------------------------
  data required time                                                1.322
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.314


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 f
  U10667/Y (NOR2BX2MTR)                                  0.083      0.204 f
  U17086/Y (INVX2MTR)                                    0.040      0.243 r
  U29501/Y (INVX2MTR)                                    0.043      0.286 f
  U17040/Y (AOI22X2MTR)                                  0.074      0.360 r
  U19852/Y (OAI2B11X2MTR)                                0.100      0.460 f
  U11656/Y (OAI2BB1X4MTR)                                0.103      0.563 f
  U10572/Y (NOR2X4MTR)                                   0.077      0.639 r
  U15184/Y (INVX2MTR)                                    0.057      0.696 f
  U18934/Y (CLKNAND2X4MTR)                               0.054      0.750 r
  U25630/Y (OAI21X6MTR)                                  0.063      0.812 f
  U26601/Y (AOI21X6MTR)                                  0.089      0.901 r
  U11791/Y (AOI2BB1X1MTR)                                0.111      1.012 r
  U12172/Y (OAI2BB1X2MTR)                                0.063      1.074 f
  U17411/Y (AOI21X4MTR)                                  0.085      1.159 r
  U17391/Y (NAND2X6MTR)                                  0.071      1.230 f
  U9262/Y (INVX2MTR)                                     0.062      1.293 r
  U15930/Y (CLKOR2X6MTR)                                 0.087      1.380 r
  U11789/Y (AND2X1MTR)                                   0.087      1.467 r
  U23634/Y (CLKNAND2X2MTR)                               0.088      1.555 f
  U23764/Y (OAI21X1MTR)                                  0.080      1.635 r
  U0_BANK_TOP/vACC_1_reg_5__11_/D (DFFRQX4MTR)           0.000      1.635 r
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__11_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.178      1.322
  data required time                                                1.322
  --------------------------------------------------------------------------
  data required time                                                1.322
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.314


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_141_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrr_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrr_reg_0_/Q (DFFRHQX4MTR)
                                                         0.140      0.140 r
  U23989/Y (AND2X8MTR)                                   0.089      0.229 r
  U10508/Y (NAND2X2MTR)                                  0.049      0.278 f
  U12006/Y (MX2X4MTR)                                    0.154      0.432 f
  U12740/Y (BUFX8MTR)                                    0.087      0.519 f
  U18600/Y (INVX2MTR)                                    0.079      0.598 r
  U23765/Y (CLKNAND2X2MTR)                               0.068      0.666 f
  U23786/Y (NAND4X4MTR)                                  0.062      0.727 r
  U18110/Y (NOR2X2MTR)                                   0.046      0.773 f
  U18477/Y (NAND2X2MTR)                                  0.045      0.818 r
  U18391/Y (NOR2X4MTR)                                   0.037      0.855 f
  U16395/Y (AND2X4MTR)                                   0.083      0.938 f
  U16327/Y (NAND3X4MTR)                                  0.047      0.986 r
  U15891/Y (INVX4MTR)                                    0.035      1.020 f
  U15513/Y (NAND2X4MTR)                                  0.040      1.061 r
  U11110/Y (NAND2X1MTR)                                  0.082      1.143 f
  U23988/Y (NAND2BX4MTR)                                 0.103      1.246 f
  U17528/Y (NOR2X4MTR)                                   0.078      1.324 r
  U21109/Y (NAND2BX4MTR)                                 0.091      1.415 r
  U12081/Y (OAI211X1MTR)                                 0.136      1.551 f
  U23171/Y (NOR2BX1MTR)                                  0.149      1.700 f
  PIM_result_reg_141_/D (DFFRHQX2MTR)                    0.000      1.700 f
  data arrival time                                                 1.700

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_141_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.700
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.314


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_269_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrr_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrr_reg_0_/Q (DFFRHQX4MTR)
                                                         0.140      0.140 r
  U23989/Y (AND2X8MTR)                                   0.089      0.229 r
  U10508/Y (NAND2X2MTR)                                  0.049      0.278 f
  U12006/Y (MX2X4MTR)                                    0.154      0.432 f
  U12740/Y (BUFX8MTR)                                    0.087      0.519 f
  U18600/Y (INVX2MTR)                                    0.079      0.598 r
  U23765/Y (CLKNAND2X2MTR)                               0.068      0.666 f
  U23786/Y (NAND4X4MTR)                                  0.062      0.727 r
  U18110/Y (NOR2X2MTR)                                   0.046      0.773 f
  U18477/Y (NAND2X2MTR)                                  0.045      0.818 r
  U18391/Y (NOR2X4MTR)                                   0.037      0.855 f
  U16395/Y (AND2X4MTR)                                   0.083      0.938 f
  U16327/Y (NAND3X4MTR)                                  0.047      0.986 r
  U15891/Y (INVX4MTR)                                    0.035      1.020 f
  U15513/Y (NAND2X4MTR)                                  0.040      1.061 r
  U11110/Y (NAND2X1MTR)                                  0.082      1.143 f
  U23988/Y (NAND2BX4MTR)                                 0.103      1.246 f
  U17528/Y (NOR2X4MTR)                                   0.078      1.324 r
  U21109/Y (NAND2BX4MTR)                                 0.091      1.415 r
  U12081/Y (OAI211X1MTR)                                 0.136      1.551 f
  U23170/Y (NOR2BX1MTR)                                  0.149      1.700 f
  PIM_result_reg_269_/D (DFFRHQX2MTR)                    0.000      1.700 f
  data arrival time                                                 1.700

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_269_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.700
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.314


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U14840/Y (NOR2X12MTR)                                  0.060      0.224 f
  U13156/Y (INVX20MTR)                                   0.058      0.282 r
  U10863/Y (INVX6MTR)                                    0.038      0.320 f
  U12108/Y (AOI22X1MTR)                                  0.082      0.402 r
  U14277/Y (OAI2BB1X4MTR)                                0.106      0.508 r
  U13612/Y (NAND2X6MTR)                                  0.043      0.551 f
  U13716/Y (NOR2X8MTR)                                   0.071      0.621 r
  U13336/Y (NAND2X12MTR)                                 0.059      0.680 f
  U15255/Y (CLKNAND2X16MTR)                              0.057      0.737 r
  U10376/Y (NAND2X12MTR)                                 0.055      0.792 f
  U13051/Y (CLKNAND2X4MTR)                               0.058      0.850 r
  U23710/Y (XOR2X8MTR)                                   0.090      0.940 r
  U23728/Y (XOR2X8MTR)                                   0.101      1.041 r
  U9698/Y (OAI21X3MTR)                                   0.063      1.104 f
  U9639/Y (NAND2X3MTR)                                   0.067      1.171 r
  U29284/Y (XNOR2X8MTR)                                  0.084      1.255 r
  U28677/Y (XNOR2X8MTR)                                  0.098      1.353 r
  U15888/Y (NOR2X4MTR)                                   0.051      1.404 f
  U28773/Y (NOR2X4MTR)                                   0.065      1.468 r
  U23883/Y (AND2X4MTR)                                   0.100      1.568 r
  U23531/Y (CLKNAND2X4MTR)                               0.047      1.616 f
  U22868/Y (AOI31X1MTR)                                  0.076      1.691 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX4MTR)
                                                         0.000      1.691 r
  data arrival time                                                 1.691

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.691
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.314


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.265 f
  U17454/Y (NAND2X4MTR)                                  0.044      1.309 r
  U17401/Y (NAND2X8MTR)                                  0.064      1.373 f
  U20847/Y (OAI2B1X8MTR)                                 0.096      1.469 r
  U17398/Y (INVX4MTR)                                    0.046      1.515 f
  U15727/Y (INVX4MTR)                                    0.054      1.569 r
  U29633/Y (OAI222X2MTR)                                 0.107      1.676 f
  U0_BANK_TOP/vACC_3_reg_6__8_/D (DFFRHQX1MTR)           0.000      1.676 f
  data arrival time                                                 1.676

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__8_/CK (DFFRHQX1MTR)          0.000      1.500 r
  library setup time                                    -0.138      1.362
  data required time                                                1.362
  --------------------------------------------------------------------------
  data required time                                                1.362
  data arrival time                                                -1.676
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.313


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrr_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrr_reg_0_/Q (DFFRHQX4MTR)
                                                         0.140      0.140 r
  U23989/Y (AND2X8MTR)                                   0.089      0.229 r
  U10508/Y (NAND2X2MTR)                                  0.049      0.278 f
  U12006/Y (MX2X4MTR)                                    0.154      0.432 f
  U12740/Y (BUFX8MTR)                                    0.087      0.519 f
  U18600/Y (INVX2MTR)                                    0.079      0.598 r
  U23765/Y (CLKNAND2X2MTR)                               0.068      0.666 f
  U23786/Y (NAND4X4MTR)                                  0.062      0.727 r
  U18110/Y (NOR2X2MTR)                                   0.046      0.773 f
  U18477/Y (NAND2X2MTR)                                  0.045      0.818 r
  U18391/Y (NOR2X4MTR)                                   0.037      0.855 f
  U16395/Y (AND2X4MTR)                                   0.083      0.938 f
  U16327/Y (NAND3X4MTR)                                  0.047      0.986 r
  U15891/Y (INVX4MTR)                                    0.035      1.020 f
  U15513/Y (NAND2X4MTR)                                  0.040      1.061 r
  U11110/Y (NAND2X1MTR)                                  0.082      1.143 f
  U23988/Y (NAND2BX4MTR)                                 0.103      1.246 f
  U17528/Y (NOR2X4MTR)                                   0.078      1.324 r
  U21109/Y (NAND2BX4MTR)                                 0.091      1.415 r
  U12081/Y (OAI211X1MTR)                                 0.136      1.551 f
  U23172/Y (NOR2BX1MTR)                                  0.149      1.700 f
  PIM_result_reg_13_/D (DFFRHQX2MTR)                     0.000      1.700 f
  data arrival time                                                 1.700

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_13_/CK (DFFRHQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.113      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.700
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.313


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U15649/Y (AOI21X2MTR)                                  0.054      1.106 f
  U11063/Y (XNOR2X1MTR)                                  0.075      1.181 f
  U12191/Y (AOI22X1MTR)                                  0.096      1.277 r
  U19144/Y (OAI2BB1X2MTR)                                0.088      1.366 f
  U11060/Y (NOR2X3MTR)                                   0.092      1.457 r
  U11588/Y (NAND4X2MTR)                                  0.111      1.568 f
  U11923/Y (CLKNAND2X2MTR)                               0.087      1.656 r
  U14194/Y (OAI21X2MTR)                                  0.060      1.716 f
  U0_BANK_TOP/vACC_2_reg_1__17_/D (DFFRHQX4MTR)          0.000      1.716 f
  data arrival time                                                 1.716

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.716
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.313


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.265 f
  U17454/Y (NAND2X4MTR)                                  0.044      1.309 r
  U17401/Y (NAND2X8MTR)                                  0.064      1.373 f
  U9305/Y (INVX4MTR)                                     0.062      1.435 r
  U12236/Y (NAND2X3MTR)                                  0.059      1.494 f
  U17377/Y (INVX4MTR)                                    0.046      1.540 r
  U17366/Y (INVX4MTR)                                    0.042      1.582 f
  U29630/Y (OAI222X2MTR)                                 0.068      1.649 r
  U0_BANK_TOP/vACC_2_reg_6__9_/D (DFFRHQX1MTR)           0.000      1.649 r
  data arrival time                                                 1.649

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__9_/CK (DFFRHQX1MTR)          0.000      1.500 r
  library setup time                                    -0.164      1.336
  data required time                                                1.336
  --------------------------------------------------------------------------
  data required time                                                1.336
  data arrival time                                                -1.649
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.313


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U15649/Y (AOI21X2MTR)                                  0.054      1.106 f
  U11063/Y (XNOR2X1MTR)                                  0.075      1.181 f
  U12191/Y (AOI22X1MTR)                                  0.096      1.277 r
  U19144/Y (OAI2BB1X2MTR)                                0.088      1.366 f
  U11060/Y (NOR2X3MTR)                                   0.092      1.457 r
  U11588/Y (NAND4X2MTR)                                  0.111      1.568 f
  U11892/Y (CLKNAND2X2MTR)                               0.087      1.656 r
  U28994/Y (OAI21X2MTR)                                  0.060      1.716 f
  U0_BANK_TOP/vACC_3_reg_1__18_/D (DFFRHQX4MTR)          0.000      1.716 f
  data arrival time                                                 1.716

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.716
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.313


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U15649/Y (AOI21X2MTR)                                  0.054      1.106 f
  U11063/Y (XNOR2X1MTR)                                  0.075      1.181 f
  U12191/Y (AOI22X1MTR)                                  0.096      1.277 r
  U19144/Y (OAI2BB1X2MTR)                                0.088      1.366 f
  U11060/Y (NOR2X3MTR)                                   0.092      1.457 r
  U11588/Y (NAND4X2MTR)                                  0.111      1.568 f
  U11923/Y (CLKNAND2X2MTR)                               0.087      1.656 r
  U28987/Y (OAI21X2MTR)                                  0.060      1.716 f
  U0_BANK_TOP/vACC_3_reg_1__17_/D (DFFRHQX4MTR)          0.000      1.716 f
  data arrival time                                                 1.716

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.716
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.313


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U15649/Y (AOI21X2MTR)                                  0.054      1.106 f
  U11063/Y (XNOR2X1MTR)                                  0.075      1.181 f
  U12191/Y (AOI22X1MTR)                                  0.096      1.277 r
  U19144/Y (OAI2BB1X2MTR)                                0.088      1.366 f
  U11060/Y (NOR2X3MTR)                                   0.092      1.457 r
  U11588/Y (NAND4X2MTR)                                  0.111      1.568 f
  U11892/Y (CLKNAND2X2MTR)                               0.087      1.656 r
  U16291/Y (OAI21X2MTR)                                  0.060      1.716 f
  U0_BANK_TOP/vACC_2_reg_1__18_/D (DFFRHQX4MTR)          0.000      1.716 f
  data arrival time                                                 1.716

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.716
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.313


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U15649/Y (AOI21X2MTR)                                  0.054      1.106 f
  U11063/Y (XNOR2X1MTR)                                  0.075      1.181 f
  U12191/Y (AOI22X1MTR)                                  0.096      1.277 r
  U19144/Y (OAI2BB1X2MTR)                                0.088      1.366 f
  U11060/Y (NOR2X3MTR)                                   0.092      1.457 r
  U11588/Y (NAND4X2MTR)                                  0.111      1.568 f
  U11892/Y (CLKNAND2X2MTR)                               0.087      1.656 r
  U28996/Y (OAI21X2MTR)                                  0.060      1.716 f
  U0_BANK_TOP/vACC_0_reg_1__18_/D (DFFRHQX4MTR)          0.000      1.716 f
  data arrival time                                                 1.716

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.716
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.313


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U15649/Y (AOI21X2MTR)                                  0.054      1.106 f
  U11063/Y (XNOR2X1MTR)                                  0.075      1.181 f
  U12191/Y (AOI22X1MTR)                                  0.096      1.277 r
  U19144/Y (OAI2BB1X2MTR)                                0.088      1.366 f
  U11060/Y (NOR2X3MTR)                                   0.092      1.457 r
  U11588/Y (NAND4X2MTR)                                  0.111      1.568 f
  U11923/Y (CLKNAND2X2MTR)                               0.087      1.656 r
  U28989/Y (OAI21X2MTR)                                  0.060      1.716 f
  U0_BANK_TOP/vACC_0_reg_1__17_/D (DFFRHQX4MTR)          0.000      1.716 f
  data arrival time                                                 1.716

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.716
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.313


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrr_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrr_reg_0_/Q (DFFRHQX4MTR)
                                                         0.140      0.140 r
  U23989/Y (AND2X8MTR)                                   0.089      0.229 r
  U10508/Y (NAND2X2MTR)                                  0.049      0.278 f
  U12006/Y (MX2X4MTR)                                    0.154      0.432 f
  U12740/Y (BUFX8MTR)                                    0.087      0.519 f
  U18600/Y (INVX2MTR)                                    0.079      0.598 r
  U23765/Y (CLKNAND2X2MTR)                               0.068      0.666 f
  U23786/Y (NAND4X4MTR)                                  0.062      0.727 r
  U18110/Y (NOR2X2MTR)                                   0.046      0.773 f
  U18477/Y (NAND2X2MTR)                                  0.045      0.818 r
  U18391/Y (NOR2X4MTR)                                   0.037      0.855 f
  U16395/Y (AND2X4MTR)                                   0.083      0.938 f
  U16327/Y (NAND3X4MTR)                                  0.047      0.986 r
  U15891/Y (INVX4MTR)                                    0.035      1.020 f
  U15513/Y (NAND2X4MTR)                                  0.040      1.061 r
  U11110/Y (NAND2X1MTR)                                  0.082      1.143 f
  U23988/Y (NAND2BX4MTR)                                 0.103      1.246 f
  U17528/Y (NOR2X4MTR)                                   0.078      1.324 r
  U12292/Y (OAI21X1MTR)                                  0.084      1.408 f
  U12116/Y (NAND2X2MTR)                                  0.054      1.462 r
  U11776/Y (OAI211X1MTR)                                 0.122      1.584 f
  U23168/Y (NOR2BX1MTR)                                  0.131      1.715 f
  PIM_result_reg_14_/D (DFFRHQX4MTR)                     0.000      1.715 f
  data arrival time                                                 1.715

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_14_/CK (DFFRHQX4MTR)                    0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.715
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.313


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_142_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrr_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrr_reg_0_/Q (DFFRHQX4MTR)
                                                         0.140      0.140 r
  U23989/Y (AND2X8MTR)                                   0.089      0.229 r
  U10508/Y (NAND2X2MTR)                                  0.049      0.278 f
  U12006/Y (MX2X4MTR)                                    0.154      0.432 f
  U12740/Y (BUFX8MTR)                                    0.087      0.519 f
  U18600/Y (INVX2MTR)                                    0.079      0.598 r
  U23765/Y (CLKNAND2X2MTR)                               0.068      0.666 f
  U23786/Y (NAND4X4MTR)                                  0.062      0.727 r
  U18110/Y (NOR2X2MTR)                                   0.046      0.773 f
  U18477/Y (NAND2X2MTR)                                  0.045      0.818 r
  U18391/Y (NOR2X4MTR)                                   0.037      0.855 f
  U16395/Y (AND2X4MTR)                                   0.083      0.938 f
  U16327/Y (NAND3X4MTR)                                  0.047      0.986 r
  U15891/Y (INVX4MTR)                                    0.035      1.020 f
  U15513/Y (NAND2X4MTR)                                  0.040      1.061 r
  U11110/Y (NAND2X1MTR)                                  0.082      1.143 f
  U23988/Y (NAND2BX4MTR)                                 0.103      1.246 f
  U17528/Y (NOR2X4MTR)                                   0.078      1.324 r
  U12292/Y (OAI21X1MTR)                                  0.084      1.408 f
  U12116/Y (NAND2X2MTR)                                  0.054      1.462 r
  U11776/Y (OAI211X1MTR)                                 0.122      1.584 f
  U23167/Y (NOR2BX1MTR)                                  0.131      1.715 f
  PIM_result_reg_142_/D (DFFRHQX4MTR)                    0.000      1.715 f
  data arrival time                                                 1.715

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_142_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.715
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.313


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_270_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrr_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrr_reg_0_/Q (DFFRHQX4MTR)
                                                         0.140      0.140 r
  U23989/Y (AND2X8MTR)                                   0.089      0.229 r
  U10508/Y (NAND2X2MTR)                                  0.049      0.278 f
  U12006/Y (MX2X4MTR)                                    0.154      0.432 f
  U12740/Y (BUFX8MTR)                                    0.087      0.519 f
  U18600/Y (INVX2MTR)                                    0.079      0.598 r
  U23765/Y (CLKNAND2X2MTR)                               0.068      0.666 f
  U23786/Y (NAND4X4MTR)                                  0.062      0.727 r
  U18110/Y (NOR2X2MTR)                                   0.046      0.773 f
  U18477/Y (NAND2X2MTR)                                  0.045      0.818 r
  U18391/Y (NOR2X4MTR)                                   0.037      0.855 f
  U16395/Y (AND2X4MTR)                                   0.083      0.938 f
  U16327/Y (NAND3X4MTR)                                  0.047      0.986 r
  U15891/Y (INVX4MTR)                                    0.035      1.020 f
  U15513/Y (NAND2X4MTR)                                  0.040      1.061 r
  U11110/Y (NAND2X1MTR)                                  0.082      1.143 f
  U23988/Y (NAND2BX4MTR)                                 0.103      1.246 f
  U17528/Y (NOR2X4MTR)                                   0.078      1.324 r
  U12292/Y (OAI21X1MTR)                                  0.084      1.408 f
  U12116/Y (NAND2X2MTR)                                  0.054      1.462 r
  U12115/Y (OAI211X1MTR)                                 0.122      1.584 f
  U23166/Y (NOR2BX1MTR)                                  0.131      1.715 f
  PIM_result_reg_270_/D (DFFRHQX4MTR)                    0.000      1.715 f
  data arrival time                                                 1.715

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_270_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.715
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.313


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U14266/Y (CLKNAND2X4MTR)                               0.072      1.279 f
  U15441/Y (NAND2X8MTR)                                  0.055      1.335 r
  U15756/Y (NAND2X6MTR)                                  0.058      1.393 f
  U14812/Y (OAI2B1X2MTR)                                 0.144      1.537 r
  U22776/Y (AOI2BB1X1MTR)                                0.127      1.664 r
  U16280/Y (OAI21X2MTR)                                  0.052      1.716 f
  U0_BANK_TOP/vACC_0_reg_7__18_/D (DFFRHQX4MTR)          0.000      1.716 f
  data arrival time                                                 1.716

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.716
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.313


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U14266/Y (CLKNAND2X4MTR)                               0.072      1.279 f
  U15441/Y (NAND2X8MTR)                                  0.055      1.335 r
  U15756/Y (NAND2X6MTR)                                  0.058      1.393 f
  U14812/Y (OAI2B1X2MTR)                                 0.144      1.537 r
  U22664/Y (AOI2BB1X1MTR)                                0.127      1.664 r
  U23808/Y (OAI21X2MTR)                                  0.052      1.716 f
  U0_BANK_TOP/vACC_0_reg_7__17_/D (DFFRHQX4MTR)          0.000      1.716 f
  data arrival time                                                 1.716

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.716
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.313


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_76_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10355/Y (INVX3MTR)                                    0.046      0.498 f
  U25442/Y (CLKNAND2X2MTR)                               0.048      0.546 r
  U25443/Y (NAND4X4MTR)                                  0.110      0.656 f
  U23631/Y (NOR2X4MTR)                                   0.090      0.745 r
  U16547/Y (CLKNAND2X4MTR)                               0.053      0.799 f
  U16524/Y (NOR2X4MTR)                                   0.068      0.867 r
  U18363/Y (NAND2X4MTR)                                  0.057      0.924 f
  U18293/Y (NAND2BX8MTR)                                 0.090      1.014 f
  U16516/Y (INVX4MTR)                                    0.046      1.060 r
  U15902/Y (NAND2X4MTR)                                  0.046      1.106 f
  U15887/Y (NOR2X4MTR)                                   0.067      1.173 r
  U12307/Y (NAND2X4MTR)                                  0.057      1.230 f
  U10653/Y (NOR2X4MTR)                                   0.066      1.295 r
  U15982/Y (NAND2X2MTR)                                  0.056      1.352 f
  U12029/Y (NAND4X2MTR)                                  0.064      1.416 r
  U15914/Y (NOR2X4MTR)                                   0.059      1.474 f
  U23819/Y (AOI2BB1X2MTR)                                0.123      1.597 f
  U22982/Y (NOR2X1MTR)                                   0.050      1.647 r
  PIM_result_reg_76_/D (DFFRQX2MTR)                      0.000      1.647 r
  data arrival time                                                 1.647

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_76_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.647
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.313


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_204_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10355/Y (INVX3MTR)                                    0.046      0.498 f
  U25442/Y (CLKNAND2X2MTR)                               0.048      0.546 r
  U25443/Y (NAND4X4MTR)                                  0.110      0.656 f
  U23631/Y (NOR2X4MTR)                                   0.090      0.745 r
  U16547/Y (CLKNAND2X4MTR)                               0.053      0.799 f
  U16524/Y (NOR2X4MTR)                                   0.068      0.867 r
  U18363/Y (NAND2X4MTR)                                  0.057      0.924 f
  U18293/Y (NAND2BX8MTR)                                 0.090      1.014 f
  U16516/Y (INVX4MTR)                                    0.046      1.060 r
  U15902/Y (NAND2X4MTR)                                  0.046      1.106 f
  U15887/Y (NOR2X4MTR)                                   0.067      1.173 r
  U12307/Y (NAND2X4MTR)                                  0.057      1.230 f
  U10653/Y (NOR2X4MTR)                                   0.066      1.295 r
  U15982/Y (NAND2X2MTR)                                  0.056      1.352 f
  U12029/Y (NAND4X2MTR)                                  0.064      1.416 r
  U15914/Y (NOR2X4MTR)                                   0.059      1.474 f
  U23819/Y (AOI2BB1X2MTR)                                0.123      1.597 f
  U22981/Y (NOR2X1MTR)                                   0.050      1.647 r
  PIM_result_reg_204_/D (DFFRQX2MTR)                     0.000      1.647 r
  data arrival time                                                 1.647

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_204_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.647
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.313


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_332_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10355/Y (INVX3MTR)                                    0.046      0.498 f
  U25442/Y (CLKNAND2X2MTR)                               0.048      0.546 r
  U25443/Y (NAND4X4MTR)                                  0.110      0.656 f
  U23631/Y (NOR2X4MTR)                                   0.090      0.745 r
  U16547/Y (CLKNAND2X4MTR)                               0.053      0.799 f
  U16524/Y (NOR2X4MTR)                                   0.068      0.867 r
  U18363/Y (NAND2X4MTR)                                  0.057      0.924 f
  U18293/Y (NAND2BX8MTR)                                 0.090      1.014 f
  U16516/Y (INVX4MTR)                                    0.046      1.060 r
  U15902/Y (NAND2X4MTR)                                  0.046      1.106 f
  U15887/Y (NOR2X4MTR)                                   0.067      1.173 r
  U12307/Y (NAND2X4MTR)                                  0.057      1.230 f
  U10653/Y (NOR2X4MTR)                                   0.066      1.295 r
  U15982/Y (NAND2X2MTR)                                  0.056      1.352 f
  U12029/Y (NAND4X2MTR)                                  0.064      1.416 r
  U15914/Y (NOR2X4MTR)                                   0.059      1.474 f
  U23819/Y (AOI2BB1X2MTR)                                0.123      1.597 f
  U22980/Y (NOR2X1MTR)                                   0.050      1.647 r
  PIM_result_reg_332_/D (DFFRQX2MTR)                     0.000      1.647 r
  data arrival time                                                 1.647

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_332_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.647
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.313


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_460_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10355/Y (INVX3MTR)                                    0.046      0.498 f
  U25442/Y (CLKNAND2X2MTR)                               0.048      0.546 r
  U25443/Y (NAND4X4MTR)                                  0.110      0.656 f
  U23631/Y (NOR2X4MTR)                                   0.090      0.745 r
  U16547/Y (CLKNAND2X4MTR)                               0.053      0.799 f
  U16524/Y (NOR2X4MTR)                                   0.068      0.867 r
  U18363/Y (NAND2X4MTR)                                  0.057      0.924 f
  U18293/Y (NAND2BX8MTR)                                 0.090      1.014 f
  U16516/Y (INVX4MTR)                                    0.046      1.060 r
  U15902/Y (NAND2X4MTR)                                  0.046      1.106 f
  U15887/Y (NOR2X4MTR)                                   0.067      1.173 r
  U12307/Y (NAND2X4MTR)                                  0.057      1.230 f
  U10653/Y (NOR2X4MTR)                                   0.066      1.295 r
  U15982/Y (NAND2X2MTR)                                  0.056      1.352 f
  U12029/Y (NAND4X2MTR)                                  0.064      1.416 r
  U15914/Y (NOR2X4MTR)                                   0.059      1.474 f
  U23819/Y (AOI2BB1X2MTR)                                0.123      1.597 f
  U22979/Y (NOR2X1MTR)                                   0.050      1.647 r
  PIM_result_reg_460_/D (DFFRQX2MTR)                     0.000      1.647 r
  data arrival time                                                 1.647

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_460_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.647
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.313


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_214_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U25719/Y (INVX4MTR)                                    0.047      0.575 f
  U20420/Y (CLKNAND2X2MTR)                               0.038      0.612 r
  U23675/Y (NAND4X2MTR)                                  0.126      0.739 f
  U15574/Y (NOR2X4MTR)                                   0.104      0.843 r
  U12514/Y (NAND3X4MTR)                                  0.079      0.922 f
  U13778/Y (NOR2X4MTR)                                   0.075      0.997 r
  U13758/Y (NAND2X4MTR)                                  0.058      1.055 f
  U14327/Y (NOR2X4MTR)                                   0.081      1.136 r
  U13070/Y (NAND3X6MTR)                                  0.101      1.237 f
  U19176/Y (NOR2X1MTR)                                   0.112      1.349 r
  U12178/Y (NAND2X2MTR)                                  0.066      1.416 f
  U11982/Y (NAND2X1MTR)                                  0.046      1.462 r
  U26249/Y (CLKNAND2X2MTR)                               0.045      1.507 f
  U12259/Y (NAND4X1MTR)                                  0.053      1.560 r
  U18885/Y (INVX2MTR)                                    0.042      1.602 f
  U22949/Y (NOR2X1MTR)                                   0.045      1.647 r
  PIM_result_reg_214_/D (DFFRQX2MTR)                     0.000      1.647 r
  data arrival time                                                 1.647

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_214_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.647
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.313


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_342_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U25719/Y (INVX4MTR)                                    0.047      0.575 f
  U20420/Y (CLKNAND2X2MTR)                               0.038      0.612 r
  U23675/Y (NAND4X2MTR)                                  0.126      0.739 f
  U15574/Y (NOR2X4MTR)                                   0.104      0.843 r
  U12514/Y (NAND3X4MTR)                                  0.079      0.922 f
  U13778/Y (NOR2X4MTR)                                   0.075      0.997 r
  U13758/Y (NAND2X4MTR)                                  0.058      1.055 f
  U14327/Y (NOR2X4MTR)                                   0.081      1.136 r
  U13070/Y (NAND3X6MTR)                                  0.101      1.237 f
  U19176/Y (NOR2X1MTR)                                   0.112      1.349 r
  U12178/Y (NAND2X2MTR)                                  0.066      1.416 f
  U11982/Y (NAND2X1MTR)                                  0.046      1.462 r
  U26249/Y (CLKNAND2X2MTR)                               0.045      1.507 f
  U12259/Y (NAND4X1MTR)                                  0.053      1.560 r
  U18885/Y (INVX2MTR)                                    0.042      1.602 f
  U22948/Y (NOR2X1MTR)                                   0.045      1.647 r
  PIM_result_reg_342_/D (DFFRQX2MTR)                     0.000      1.647 r
  data arrival time                                                 1.647

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_342_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.647
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.313


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_470_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U25719/Y (INVX4MTR)                                    0.047      0.575 f
  U20420/Y (CLKNAND2X2MTR)                               0.038      0.612 r
  U23675/Y (NAND4X2MTR)                                  0.126      0.739 f
  U15574/Y (NOR2X4MTR)                                   0.104      0.843 r
  U12514/Y (NAND3X4MTR)                                  0.079      0.922 f
  U13778/Y (NOR2X4MTR)                                   0.075      0.997 r
  U13758/Y (NAND2X4MTR)                                  0.058      1.055 f
  U14327/Y (NOR2X4MTR)                                   0.081      1.136 r
  U13070/Y (NAND3X6MTR)                                  0.101      1.237 f
  U19176/Y (NOR2X1MTR)                                   0.112      1.349 r
  U12178/Y (NAND2X2MTR)                                  0.066      1.416 f
  U11982/Y (NAND2X1MTR)                                  0.046      1.462 r
  U26249/Y (CLKNAND2X2MTR)                               0.045      1.507 f
  U12259/Y (NAND4X1MTR)                                  0.053      1.560 r
  U18885/Y (INVX2MTR)                                    0.042      1.602 f
  U22947/Y (NOR2X1MTR)                                   0.045      1.647 r
  PIM_result_reg_470_/D (DFFRQX2MTR)                     0.000      1.647 r
  data arrival time                                                 1.647

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_470_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.647
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.313


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.265 f
  U17454/Y (NAND2X4MTR)                                  0.044      1.309 r
  U17401/Y (NAND2X8MTR)                                  0.064      1.373 f
  U20849/Y (OAI2B1X8MTR)                                 0.100      1.473 r
  U17360/Y (INVX4MTR)                                    0.047      1.520 f
  U15736/Y (INVX4MTR)                                    0.056      1.576 r
  U29628/Y (OAI222X2MTR)                                 0.107      1.683 f
  U0_BANK_TOP/vACC_1_reg_6__9_/D (DFFRHQX2MTR)           0.000      1.683 f
  data arrival time                                                 1.683

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.683
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.312


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.265 f
  U17454/Y (NAND2X4MTR)                                  0.044      1.309 r
  U17401/Y (NAND2X8MTR)                                  0.064      1.373 f
  U20849/Y (OAI2B1X8MTR)                                 0.100      1.473 r
  U17360/Y (INVX4MTR)                                    0.047      1.520 f
  U15736/Y (INVX4MTR)                                    0.056      1.576 r
  U29614/Y (OAI222X2MTR)                                 0.107      1.683 f
  U0_BANK_TOP/vACC_1_reg_6__11_/D (DFFRHQX2MTR)          0.000      1.683 f
  data arrival time                                                 1.683

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.683
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.312


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15247/Y (NAND3BX1MTR)                                 0.102      1.568 f
  U18729/Y (OAI2BB1X2MTR)                                0.089      1.657 r
  U20916/Y (OAI22X2MTR)                                  0.056      1.714 f
  U0_BANK_TOP/vACC_1_reg_5__4_/D (DFFRHQX4MTR)           0.000      1.714 f
  data arrival time                                                 1.714

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__4_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.099      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.714
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.312


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U14901/Y (CLKNAND2X16MTR)                              0.046      0.236 r
  U10897/Y (INVX8MTR)                                    0.048      0.284 f
  U13785/Y (INVX16MTR)                                   0.033      0.317 r
  U13715/Y (INVX4MTR)                                    0.027      0.343 f
  U10826/Y (OAI2BB1X2MTR)                                0.078      0.421 f
  U16843/Y (INVX2MTR)                                    0.040      0.461 r
  U13455/Y (NAND3X4MTR)                                  0.051      0.512 f
  U10518/Y (NAND2X4MTR)                                  0.041      0.553 r
  U26602/Y (NAND3BX4MTR)                                 0.062      0.615 f
  U14157/Y (NOR2X4MTR)                                   0.060      0.675 r
  U12174/Y (NAND2X4MTR)                                  0.066      0.740 f
  U14420/Y (NAND2X12MTR)                                 0.070      0.811 r
  U10114/Y (NAND2X4MTR)                                  0.061      0.871 f
  U18121/Y (NOR2X2MTR)                                   0.071      0.942 r
  U17789/Y (CLKNAND2X2MTR)                               0.051      0.993 f
  U29266/Y (NAND3BX4MTR)                                 0.093      1.086 f
  U24051/Y (AND2X6MTR)                                   0.097      1.183 f
  U12425/Y (NAND2X2MTR)                                  0.048      1.230 r
  U16392/Y (CLKNAND2X4MTR)                               0.059      1.289 f
  U13022/Y (AOI21X8MTR)                                  0.076      1.365 r
  U14708/Y (NOR2X8MTR)                                   0.044      1.409 f
  U10840/Y (AOI21X4MTR)                                  0.102      1.512 r
  U10839/Y (XNOR2X8MTR)                                  0.095      1.606 r
  U18738/Y (AOI31X2MTR)                                  0.092      1.698 f
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.698 f
  data arrival time                                                 1.698

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.698
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.312


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_398_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrr_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrr_reg_0_/Q (DFFRHQX4MTR)
                                                         0.140      0.140 r
  U23989/Y (AND2X8MTR)                                   0.089      0.229 r
  U10508/Y (NAND2X2MTR)                                  0.049      0.278 f
  U12006/Y (MX2X4MTR)                                    0.154      0.432 f
  U12740/Y (BUFX8MTR)                                    0.087      0.519 f
  U18600/Y (INVX2MTR)                                    0.079      0.598 r
  U23765/Y (CLKNAND2X2MTR)                               0.068      0.666 f
  U23786/Y (NAND4X4MTR)                                  0.062      0.727 r
  U18110/Y (NOR2X2MTR)                                   0.046      0.773 f
  U18477/Y (NAND2X2MTR)                                  0.045      0.818 r
  U18391/Y (NOR2X4MTR)                                   0.037      0.855 f
  U16395/Y (AND2X4MTR)                                   0.083      0.938 f
  U16327/Y (NAND3X4MTR)                                  0.047      0.986 r
  U15891/Y (INVX4MTR)                                    0.035      1.020 f
  U15513/Y (NAND2X4MTR)                                  0.040      1.061 r
  U11110/Y (NAND2X1MTR)                                  0.082      1.143 f
  U23988/Y (NAND2BX4MTR)                                 0.103      1.246 f
  U17528/Y (NOR2X4MTR)                                   0.078      1.324 r
  U12292/Y (OAI21X1MTR)                                  0.084      1.408 f
  U12116/Y (NAND2X2MTR)                                  0.054      1.462 r
  U12115/Y (OAI211X1MTR)                                 0.122      1.584 f
  U23165/Y (NOR2BX1MTR)                                  0.131      1.715 f
  PIM_result_reg_398_/D (DFFRHQX4MTR)                    0.000      1.715 f
  data arrival time                                                 1.715

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_398_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.096      1.404
  data required time                                                1.404
  --------------------------------------------------------------------------
  data required time                                                1.404
  data arrival time                                                -1.715
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.312


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_45_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U18448/Y (INVX4MTR)                                    0.055      0.535 f
  U19335/Y (NAND2X2MTR)                                  0.050      0.585 r
  U16602/Y (NAND4X4MTR)                                  0.114      0.699 f
  U15586/Y (NOR2X4MTR)                                   0.102      0.801 r
  U15571/Y (AND3X4MTR)                                   0.114      0.915 r
  U15567/Y (NAND2X4MTR)                                  0.056      0.972 f
  U15561/Y (NOR2X6MTR)                                   0.071      1.043 r
  U12234/Y (NAND2X4MTR)                                  0.051      1.094 f
  U17550/Y (NOR2X4MTR)                                   0.083      1.177 r
  U12170/Y (NAND2X4MTR)                                  0.060      1.237 f
  U17816/Y (NOR2X4MTR)                                   0.077      1.314 r
  U11686/Y (INVX3MTR)                                    0.044      1.359 f
  U12318/Y (OAI21X6MTR)                                  0.076      1.435 r
  U26731/Y (NOR2X2MTR)                                   0.045      1.480 f
  U12297/Y (OAI22X1MTR)                                  0.105      1.584 r
  U23075/Y (NOR2BX1MTR)                                  0.107      1.692 r
  PIM_result_reg_45_/D (DFFRHQX4MTR)                     0.000      1.692 r
  data arrival time                                                 1.692

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_45_/CK (DFFRHQX4MTR)                    0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.692
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.311


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_301_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U18448/Y (INVX4MTR)                                    0.055      0.535 f
  U19335/Y (NAND2X2MTR)                                  0.050      0.585 r
  U16602/Y (NAND4X4MTR)                                  0.114      0.699 f
  U15586/Y (NOR2X4MTR)                                   0.102      0.801 r
  U15571/Y (AND3X4MTR)                                   0.114      0.915 r
  U15567/Y (NAND2X4MTR)                                  0.056      0.972 f
  U15561/Y (NOR2X6MTR)                                   0.071      1.043 r
  U12234/Y (NAND2X4MTR)                                  0.051      1.094 f
  U17550/Y (NOR2X4MTR)                                   0.083      1.177 r
  U12170/Y (NAND2X4MTR)                                  0.060      1.237 f
  U17816/Y (NOR2X4MTR)                                   0.077      1.314 r
  U11686/Y (INVX3MTR)                                    0.044      1.359 f
  U12318/Y (OAI21X6MTR)                                  0.076      1.435 r
  U26731/Y (NOR2X2MTR)                                   0.045      1.480 f
  U12297/Y (OAI22X1MTR)                                  0.105      1.584 r
  U14223/Y (NOR2BX1MTR)                                  0.107      1.692 r
  PIM_result_reg_301_/D (DFFRHQX4MTR)                    0.000      1.692 r
  data arrival time                                                 1.692

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_301_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.692
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.311


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_173_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U18448/Y (INVX4MTR)                                    0.055      0.535 f
  U19335/Y (NAND2X2MTR)                                  0.050      0.585 r
  U16602/Y (NAND4X4MTR)                                  0.114      0.699 f
  U15586/Y (NOR2X4MTR)                                   0.102      0.801 r
  U15571/Y (AND3X4MTR)                                   0.114      0.915 r
  U15567/Y (NAND2X4MTR)                                  0.056      0.972 f
  U15561/Y (NOR2X6MTR)                                   0.071      1.043 r
  U12234/Y (NAND2X4MTR)                                  0.051      1.094 f
  U17550/Y (NOR2X4MTR)                                   0.083      1.177 r
  U12170/Y (NAND2X4MTR)                                  0.060      1.237 f
  U17816/Y (NOR2X4MTR)                                   0.077      1.314 r
  U11686/Y (INVX3MTR)                                    0.044      1.359 f
  U12318/Y (OAI21X6MTR)                                  0.076      1.435 r
  U26731/Y (NOR2X2MTR)                                   0.045      1.480 f
  U12297/Y (OAI22X1MTR)                                  0.105      1.584 r
  U23074/Y (NOR2BX1MTR)                                  0.107      1.692 r
  PIM_result_reg_173_/D (DFFRHQX4MTR)                    0.000      1.692 r
  data arrival time                                                 1.692

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_173_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.692
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.311


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U23381/Y (NOR2X12MTR)                                  0.099      0.289 r
  U10903/Y (INVX20MTR)                                   0.053      0.342 f
  U10857/Y (INVX10MTR)                                   0.051      0.393 r
  U10721/Y (BUFX12MTR)                                   0.071      0.464 r
  U10872/Y (AOI21X8MTR)                                  0.042      0.506 f
  U18476/Y (AOI21X8MTR)                                  0.078      0.584 r
  U14917/Y (NOR2X12MTR)                                  0.047      0.631 f
  U28779/Y (NAND3X12MTR)                                 0.040      0.671 r
  U29671/Y (CLKNAND2X16MTR)                              0.060      0.731 f
  U10503/Y (NAND2X6MTR)                                  0.064      0.795 r
  U16577/Y (NAND2X4MTR)                                  0.053      0.848 f
  U11716/Y (INVX4MTR)                                    0.049      0.897 r
  U11270/Y (XNOR2X8MTR)                                  0.086      0.982 r
  U11246/Y (XNOR2X8MTR)                                  0.093      1.075 r
  U11245/Y (INVX5MTR)                                    0.044      1.120 f
  U21036/Y (OAI22X8MTR)                                  0.071      1.191 r
  U16365/Y (OAI21X6MTR)                                  0.073      1.264 f
  U20663/Y (CLKNAND2X4MTR)                               0.042      1.305 r
  U22352/Y (AOI22X4MTR)                                  0.064      1.370 f
  U22708/Y (OAI21X4MTR)                                  0.087      1.457 r
  U29412/Y (INVX4MTR)                                    0.049      1.506 f
  U15718/Y (XNOR2X1MTR)                                  0.101      1.607 f
  U16297/Y (NOR2X1MTR)                                   0.060      1.667 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX1MTR)
                                                         0.000      1.667 r
  data arrival time                                                 1.667

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX1MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.144      1.356
  data required time                                                1.356
  --------------------------------------------------------------------------
  data required time                                                1.356
  data arrival time                                                -1.667
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.311


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_429_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U18448/Y (INVX4MTR)                                    0.055      0.535 f
  U19335/Y (NAND2X2MTR)                                  0.050      0.585 r
  U16602/Y (NAND4X4MTR)                                  0.114      0.699 f
  U15586/Y (NOR2X4MTR)                                   0.102      0.801 r
  U15571/Y (AND3X4MTR)                                   0.114      0.915 r
  U15567/Y (NAND2X4MTR)                                  0.056      0.972 f
  U15561/Y (NOR2X6MTR)                                   0.071      1.043 r
  U12234/Y (NAND2X4MTR)                                  0.051      1.094 f
  U17550/Y (NOR2X4MTR)                                   0.083      1.177 r
  U12170/Y (NAND2X4MTR)                                  0.060      1.237 f
  U17816/Y (NOR2X4MTR)                                   0.077      1.314 r
  U11686/Y (INVX3MTR)                                    0.044      1.359 f
  U12318/Y (OAI21X6MTR)                                  0.076      1.435 r
  U26731/Y (NOR2X2MTR)                                   0.045      1.480 f
  U12297/Y (OAI22X1MTR)                                  0.105      1.584 r
  U23073/Y (NOR2BX1MTR)                                  0.107      1.692 r
  PIM_result_reg_429_/D (DFFRHQX4MTR)                    0.000      1.692 r
  data arrival time                                                 1.692

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_429_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.692
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.311


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.051      1.272 f
  U12356/Y (CLKNAND2X4MTR)                               0.049      1.321 r
  U17448/Y (NAND2X8MTR)                                  0.070      1.391 f
  U20863/Y (OAI2B1X4MTR)                                 0.126      1.516 r
  U10714/Y (AOI2BB1X1MTR)                                0.113      1.630 r
  U11523/Y (OAI21X1MTR)                                  0.064      1.694 f
  U0_BANK_TOP/vACC_2_reg_4__18_/D (DFFRQX4MTR)           0.000      1.694 f
  data arrival time                                                 1.694

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__18_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.117      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.694
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.311


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U15749/Y (INVX8MTR)                                    0.051      1.425 r
  U15770/Y (NAND2X4MTR)                                  0.059      1.484 f
  U21465/Y (INVX4MTR)                                    0.047      1.530 r
  U17199/Y (INVX4MTR)                                    0.035      1.566 f
  U29111/Y (OAI222X2MTR)                                 0.103      1.669 r
  U0_BANK_TOP/vACC_3_reg_2__14_/D (DFFRHQX2MTR)          0.000      1.669 r
  data arrival time                                                 1.669

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.669
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.311


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U15749/Y (INVX8MTR)                                    0.051      1.425 r
  U15770/Y (NAND2X4MTR)                                  0.059      1.484 f
  U21465/Y (INVX4MTR)                                    0.047      1.530 r
  U17199/Y (INVX4MTR)                                    0.035      1.566 f
  U29105/Y (OAI222X2MTR)                                 0.103      1.669 r
  U0_BANK_TOP/vACC_3_reg_2__13_/D (DFFRHQX2MTR)          0.000      1.669 r
  data arrival time                                                 1.669

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.669
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.311


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_94_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U25719/Y (INVX4MTR)                                    0.047      0.575 f
  U20420/Y (CLKNAND2X2MTR)                               0.038      0.612 r
  U23675/Y (NAND4X2MTR)                                  0.126      0.739 f
  U15574/Y (NOR2X4MTR)                                   0.104      0.843 r
  U12514/Y (NAND3X4MTR)                                  0.079      0.922 f
  U13778/Y (NOR2X4MTR)                                   0.075      0.997 r
  U13758/Y (NAND2X4MTR)                                  0.058      1.055 f
  U14327/Y (NOR2X4MTR)                                   0.081      1.136 r
  U13070/Y (NAND3X6MTR)                                  0.101      1.237 f
  U23725/Y (NOR2X8MTR)                                   0.076      1.314 r
  U23680/Y (NAND4X4MTR)                                  0.075      1.388 f
  U26504/Y (NAND4X4MTR)                                  0.083      1.471 r
  U23947/Y (NOR2X3MTR)                                   0.043      1.514 f
  U12143/Y (OAI22X1MTR)                                  0.062      1.576 r
  U22420/Y (NOR2X2MTR)                                   0.059      1.636 f
  U22513/Y (NOR2X1MTR)                                   0.056      1.691 r
  PIM_result_reg_94_/D (DFFRHQX4MTR)                     0.000      1.691 r
  data arrival time                                                 1.691

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_94_/CK (DFFRHQX4MTR)                    0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.691
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.310


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_222_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U25719/Y (INVX4MTR)                                    0.047      0.575 f
  U20420/Y (CLKNAND2X2MTR)                               0.038      0.612 r
  U23675/Y (NAND4X2MTR)                                  0.126      0.739 f
  U15574/Y (NOR2X4MTR)                                   0.104      0.843 r
  U12514/Y (NAND3X4MTR)                                  0.079      0.922 f
  U13778/Y (NOR2X4MTR)                                   0.075      0.997 r
  U13758/Y (NAND2X4MTR)                                  0.058      1.055 f
  U14327/Y (NOR2X4MTR)                                   0.081      1.136 r
  U13070/Y (NAND3X6MTR)                                  0.101      1.237 f
  U23725/Y (NOR2X8MTR)                                   0.076      1.314 r
  U23680/Y (NAND4X4MTR)                                  0.075      1.388 f
  U26504/Y (NAND4X4MTR)                                  0.083      1.471 r
  U23947/Y (NOR2X3MTR)                                   0.043      1.514 f
  U12143/Y (OAI22X1MTR)                                  0.062      1.576 r
  U22420/Y (NOR2X2MTR)                                   0.059      1.636 f
  U22512/Y (NOR2X1MTR)                                   0.056      1.691 r
  PIM_result_reg_222_/D (DFFRHQX4MTR)                    0.000      1.691 r
  data arrival time                                                 1.691

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_222_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.691
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.310


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_478_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U25719/Y (INVX4MTR)                                    0.047      0.575 f
  U20420/Y (CLKNAND2X2MTR)                               0.038      0.612 r
  U23675/Y (NAND4X2MTR)                                  0.126      0.739 f
  U15574/Y (NOR2X4MTR)                                   0.104      0.843 r
  U12514/Y (NAND3X4MTR)                                  0.079      0.922 f
  U13778/Y (NOR2X4MTR)                                   0.075      0.997 r
  U13758/Y (NAND2X4MTR)                                  0.058      1.055 f
  U14327/Y (NOR2X4MTR)                                   0.081      1.136 r
  U13070/Y (NAND3X6MTR)                                  0.101      1.237 f
  U23725/Y (NOR2X8MTR)                                   0.076      1.314 r
  U23680/Y (NAND4X4MTR)                                  0.075      1.388 f
  U26504/Y (NAND4X4MTR)                                  0.083      1.471 r
  U23947/Y (NOR2X3MTR)                                   0.043      1.514 f
  U12143/Y (OAI22X1MTR)                                  0.062      1.576 r
  U22420/Y (NOR2X2MTR)                                   0.059      1.636 f
  U22511/Y (NOR2X1MTR)                                   0.056      1.691 r
  PIM_result_reg_478_/D (DFFRHQX4MTR)                    0.000      1.691 r
  data arrival time                                                 1.691

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_478_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.691
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.310


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_350_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U25719/Y (INVX4MTR)                                    0.047      0.575 f
  U20420/Y (CLKNAND2X2MTR)                               0.038      0.612 r
  U23675/Y (NAND4X2MTR)                                  0.126      0.739 f
  U15574/Y (NOR2X4MTR)                                   0.104      0.843 r
  U12514/Y (NAND3X4MTR)                                  0.079      0.922 f
  U13778/Y (NOR2X4MTR)                                   0.075      0.997 r
  U13758/Y (NAND2X4MTR)                                  0.058      1.055 f
  U14327/Y (NOR2X4MTR)                                   0.081      1.136 r
  U13070/Y (NAND3X6MTR)                                  0.101      1.237 f
  U23725/Y (NOR2X8MTR)                                   0.076      1.314 r
  U23680/Y (NAND4X4MTR)                                  0.075      1.388 f
  U26504/Y (NAND4X4MTR)                                  0.083      1.471 r
  U23947/Y (NOR2X3MTR)                                   0.043      1.514 f
  U12143/Y (OAI22X1MTR)                                  0.062      1.576 r
  U22420/Y (NOR2X2MTR)                                   0.059      1.636 f
  U22929/Y (NOR2X1MTR)                                   0.056      1.691 r
  PIM_result_reg_350_/D (DFFRHQX4MTR)                    0.000      1.691 r
  data arrival time                                                 1.691

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_350_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.691
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.310


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U10730/Y (INVX4MTR)                                    0.053      0.374 r
  U10445/Y (INVX4MTR)                                    0.048      0.422 f
  U10266/Y (OAI211X2MTR)                                 0.102      0.524 r
  U12751/Y (NOR2BX4MTR)                                  0.123      0.646 r
  U15948/Y (CLKNAND2X2MTR)                               0.077      0.723 f
  U14512/Y (INVX2MTR)                                    0.056      0.779 r
  U14502/Y (OAI21X2MTR)                                  0.067      0.846 f
  U13852/Y (AOI21X2MTR)                                  0.128      0.974 r
  U20772/Y (AOI2BB1X2MTR)                                0.121      1.096 r
  U17746/Y (NAND3X2MTR)                                  0.106      1.201 f
  U12210/Y (NAND3X8MTR)                                  0.077      1.278 r
  U20808/Y (AOI21X8MTR)                                  0.066      1.344 f
  U19098/Y (NOR2X2MTR)                                   0.087      1.432 r
  U9266/Y (INVX2MTR)                                     0.051      1.482 f
  U11901/Y (INVX2MTR)                                    0.062      1.544 r
  U29023/Y (CLKNAND2X2MTR)                               0.048      1.592 f
  U11501/Y (OAI211X1MTR)                                 0.043      1.634 r
  U0_BANK_TOP/vACC_0_reg_1__14_/D (DFFRQX2MTR)           0.000      1.634 r
  data arrival time                                                 1.634

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__14_/CK (DFFRQX2MTR)          0.000      1.500 r
  library setup time                                    -0.176      1.324
  data required time                                                1.324
  --------------------------------------------------------------------------
  data required time                                                1.324
  data arrival time                                                -1.634
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.310


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24079/Y (INVX4MTR)                                    0.048      0.266 r
  U17036/Y (INVX4MTR)                                    0.055      0.320 f
  U10447/Y (INVX8MTR)                                    0.046      0.366 r
  U24673/Y (NOR2X4MTR)                                   0.027      0.393 f
  U23944/Y (AOI21X3MTR)                                  0.055      0.448 r
  U12205/Y (OAI21X2MTR)                                  0.063      0.510 f
  U26276/Y (OAI21X4MTR)                                  0.094      0.604 r
  U26034/Y (CLKNAND2X4MTR)                               0.070      0.674 f
  U25099/Y (NOR2X4MTR)                                   0.064      0.738 r
  U9874/Y (OAI21X2MTR)                                   0.089      0.827 f
  U14352/Y (AOI21X4MTR)                                  0.115      0.942 r
  U16442/Y (NAND2X6MTR)                                  0.076      1.018 f
  U9609/Y (OAI2BB1X2MTR)                                 0.095      1.114 f
  U9575/Y (NAND2X2MTR)                                   0.043      1.157 r
  U9507/Y (NAND3X4MTR)                                   0.073      1.230 f
  U9480/Y (INVX2MTR)                                     0.073      1.302 r
  U15434/Y (NOR2X8MTR)                                   0.036      1.338 f
  U15376/Y (BUFX4MTR)                                    0.101      1.439 f
  U9194/Y (NAND2BX4MTR)                                  0.107      1.546 f
  U22721/Y (OAI22X1MTR)                                  0.084      1.630 r
  U0_BANK_TOP/vACC_1_reg_6__15_/D (DFFRQX4MTR)           0.000      1.630 r
  data arrival time                                                 1.630

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__15_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.180      1.320
  data required time                                                1.320
  --------------------------------------------------------------------------
  data required time                                                1.320
  data arrival time                                                -1.630
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.310


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24078/Y (INVX8MTR)                                    0.048      0.266 r
  U11326/Y (INVX4MTR)                                    0.049      0.315 f
  U25687/Y (INVX4MTR)                                    0.055      0.370 r
  U16087/Y (NOR2X2MTR)                                   0.032      0.403 f
  U12134/Y (OAI31X1MTR)                                  0.137      0.539 r
  U20851/Y (OAI2BB1X4MTR)                                0.084      0.623 f
  U15943/Y (NAND2BX4MTR)                                 0.102      0.725 f
  U13366/Y (INVX3MTR)                                    0.047      0.772 r
  U15058/Y (CLKNAND2X2MTR)                               0.052      0.824 f
  U13234/Y (NAND2X3MTR)                                  0.051      0.875 r
  U12188/Y (CLKNAND2X2MTR)                               0.047      0.923 f
  U29427/Y (AND2X4MTR)                                   0.090      1.013 f
  U11518/Y (CLKNAND2X4MTR)                               0.038      1.050 r
  U17823/Y (NAND2X2MTR)                                  0.042      1.092 f
  U24948/Y (NAND2X2MTR)                                  0.044      1.136 r
  U10906/Y (NAND3X4MTR)                                  0.080      1.216 f
  U15462/Y (NAND2X2MTR)                                  0.074      1.290 r
  U15435/Y (INVX4MTR)                                    0.044      1.335 f
  U18833/Y (INVX4MTR)                                    0.057      1.392 r
  U26433/Y (NAND2X2MTR)                                  0.058      1.449 f
  U9203/Y (INVX2MTR)                                     0.076      1.525 r
  U29421/Y (AOI22X2MTR)                                  0.069      1.594 f
  U11406/Y (OAI21X1MTR)                                  0.041      1.635 r
  U0_BANK_TOP/vACC_3_reg_4__9_/D (DFFRQX4MTR)            0.000      1.635 r
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__9_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.174      1.326
  data required time                                                1.326
  --------------------------------------------------------------------------
  data required time                                                1.326
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.310


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24078/Y (INVX8MTR)                                    0.048      0.266 r
  U11326/Y (INVX4MTR)                                    0.049      0.315 f
  U25687/Y (INVX4MTR)                                    0.055      0.370 r
  U16087/Y (NOR2X2MTR)                                   0.032      0.403 f
  U12134/Y (OAI31X1MTR)                                  0.137      0.539 r
  U20851/Y (OAI2BB1X4MTR)                                0.084      0.623 f
  U15943/Y (NAND2BX4MTR)                                 0.102      0.725 f
  U13366/Y (INVX3MTR)                                    0.047      0.772 r
  U15058/Y (CLKNAND2X2MTR)                               0.052      0.824 f
  U13234/Y (NAND2X3MTR)                                  0.051      0.875 r
  U12188/Y (CLKNAND2X2MTR)                               0.047      0.923 f
  U29427/Y (AND2X4MTR)                                   0.090      1.013 f
  U11518/Y (CLKNAND2X4MTR)                               0.038      1.050 r
  U17823/Y (NAND2X2MTR)                                  0.042      1.092 f
  U24948/Y (NAND2X2MTR)                                  0.044      1.136 r
  U10906/Y (NAND3X4MTR)                                  0.080      1.216 f
  U15462/Y (NAND2X2MTR)                                  0.074      1.290 r
  U15435/Y (INVX4MTR)                                    0.044      1.335 f
  U18833/Y (INVX4MTR)                                    0.057      1.392 r
  U26433/Y (NAND2X2MTR)                                  0.058      1.449 f
  U9203/Y (INVX2MTR)                                     0.076      1.525 r
  U29413/Y (AOI22X2MTR)                                  0.069      1.594 f
  U11830/Y (OAI21X1MTR)                                  0.041      1.635 r
  U0_BANK_TOP/vACC_3_reg_4__10_/D (DFFRQX4MTR)           0.000      1.635 r
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__10_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.174      1.326
  data required time                                                1.326
  --------------------------------------------------------------------------
  data required time                                                1.326
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.309


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24078/Y (INVX8MTR)                                    0.048      0.266 r
  U11326/Y (INVX4MTR)                                    0.049      0.315 f
  U25687/Y (INVX4MTR)                                    0.055      0.370 r
  U16087/Y (NOR2X2MTR)                                   0.032      0.403 f
  U12134/Y (OAI31X1MTR)                                  0.137      0.539 r
  U20851/Y (OAI2BB1X4MTR)                                0.084      0.623 f
  U15943/Y (NAND2BX4MTR)                                 0.102      0.725 f
  U13366/Y (INVX3MTR)                                    0.047      0.772 r
  U15058/Y (CLKNAND2X2MTR)                               0.052      0.824 f
  U13234/Y (NAND2X3MTR)                                  0.051      0.875 r
  U12188/Y (CLKNAND2X2MTR)                               0.047      0.923 f
  U29427/Y (AND2X4MTR)                                   0.090      1.013 f
  U11518/Y (CLKNAND2X4MTR)                               0.038      1.050 r
  U17823/Y (NAND2X2MTR)                                  0.042      1.092 f
  U24948/Y (NAND2X2MTR)                                  0.044      1.136 r
  U10906/Y (NAND3X4MTR)                                  0.080      1.216 f
  U15462/Y (NAND2X2MTR)                                  0.074      1.290 r
  U15435/Y (INVX4MTR)                                    0.044      1.335 f
  U18833/Y (INVX4MTR)                                    0.057      1.392 r
  U26433/Y (NAND2X2MTR)                                  0.058      1.449 f
  U9203/Y (INVX2MTR)                                     0.076      1.525 r
  U29399/Y (AOI22X2MTR)                                  0.069      1.594 f
  U11832/Y (OAI21X1MTR)                                  0.041      1.635 r
  U0_BANK_TOP/vACC_3_reg_4__12_/D (DFFRQX4MTR)           0.000      1.635 r
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__12_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.174      1.326
  data required time                                                1.326
  --------------------------------------------------------------------------
  data required time                                                1.326
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.309


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.051      1.272 f
  U12356/Y (CLKNAND2X4MTR)                               0.049      1.321 r
  U17448/Y (NAND2X8MTR)                                  0.070      1.391 f
  U9238/Y (NOR2X6MTR)                                    0.089      1.480 r
  U11894/Y (BUFX4MTR)                                    0.097      1.577 r
  U11105/Y (AOI22X1MTR)                                  0.058      1.634 f
  U11104/Y (OAI21X1MTR)                                  0.051      1.685 r
  U0_BANK_TOP/vACC_0_reg_4__10_/D (DFFRHQX2MTR)          0.000      1.685 r
  data arrival time                                                 1.685

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.685
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.309


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24078/Y (INVX8MTR)                                    0.048      0.266 r
  U10650/Y (INVX6MTR)                                    0.042      0.307 f
  U11070/Y (INVX2MTR)                                    0.083      0.391 r
  U20813/Y (OAI22X2MTR)                                  0.064      0.454 f
  U16037/Y (OAI21X2MTR)                                  0.089      0.543 r
  U12772/Y (CLKNAND2X2MTR)                               0.090      0.634 f
  U11120/Y (INVX4MTR)                                    0.045      0.679 r
  U15899/Y (CLKNAND2X4MTR)                               0.052      0.731 f
  U13342/Y (INVX4MTR)                                    0.049      0.780 r
  U13250/Y (OAI21X6MTR)                                  0.051      0.831 f
  U15001/Y (AOI21X4MTR)                                  0.094      0.925 r
  U16304/Y (CLKNAND2X4MTR)                               0.078      1.003 f
  U12361/Y (XNOR2X1MTR)                                  0.080      1.082 f
  U12591/Y (AOI22X1MTR)                                  0.071      1.153 r
  U9486/Y (OAI2BB1X2MTR)                                 0.081      1.235 f
  U9379/Y (NOR2X4MTR)                                    0.064      1.299 r
  U12125/Y (NAND4X4MTR)                                  0.077      1.376 f
  U17456/Y (NOR2X3MTR)                                   0.067      1.443 r
  U23837/Y (NAND4X4MTR)                                  0.093      1.536 f
  U11860/Y (CLKNAND2X2MTR)                               0.079      1.616 r
  U11838/Y (OAI21X1MTR)                                  0.068      1.684 f
  U0_BANK_TOP/vACC_0_reg_4__18_/D (DFFRQX1MTR)           0.000      1.684 f
  data arrival time                                                 1.684

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__18_/CK (DFFRQX1MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.684
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.309


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.051      1.272 f
  U12356/Y (CLKNAND2X4MTR)                               0.049      1.321 r
  U17448/Y (NAND2X8MTR)                                  0.070      1.391 f
  U9238/Y (NOR2X6MTR)                                    0.089      1.480 r
  U11894/Y (BUFX4MTR)                                    0.097      1.577 r
  U14773/Y (AOI22X2MTR)                                  0.042      1.619 f
  U11825/Y (OAI21X1MTR)                                  0.044      1.663 r
  U0_BANK_TOP/vACC_0_reg_4__11_/D (DFFRHQX1MTR)          0.000      1.663 r
  data arrival time                                                 1.663

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__11_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.146      1.354
  data required time                                                1.354
  --------------------------------------------------------------------------
  data required time                                                1.354
  data arrival time                                                -1.663
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.309


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U10730/Y (INVX4MTR)                                    0.053      0.374 r
  U10445/Y (INVX4MTR)                                    0.048      0.422 f
  U10266/Y (OAI211X2MTR)                                 0.102      0.524 r
  U12751/Y (NOR2BX4MTR)                                  0.123      0.646 r
  U15948/Y (CLKNAND2X2MTR)                               0.077      0.723 f
  U14512/Y (INVX2MTR)                                    0.056      0.779 r
  U14502/Y (OAI21X2MTR)                                  0.067      0.846 f
  U13852/Y (AOI21X2MTR)                                  0.128      0.974 r
  U20772/Y (AOI2BB1X2MTR)                                0.121      1.096 r
  U17746/Y (NAND3X2MTR)                                  0.106      1.201 f
  U12210/Y (NAND3X8MTR)                                  0.077      1.278 r
  U20808/Y (AOI21X8MTR)                                  0.066      1.344 f
  U20842/Y (AOI2BB1X8MTR)                                0.118      1.462 f
  U17580/Y (BUFX6MTR)                                    0.083      1.545 f
  U28804/Y (CLKNAND2X2MTR)                               0.033      1.579 r
  U11670/Y (OAI211X1MTR)                                 0.099      1.677 f
  U0_BANK_TOP/vACC_2_reg_1__21_/D (DFFRHQX2MTR)          0.000      1.677 f
  data arrival time                                                 1.677

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.131      1.369
  data required time                                                1.369
  --------------------------------------------------------------------------
  data required time                                                1.369
  data arrival time                                                -1.677
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.309


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U10730/Y (INVX4MTR)                                    0.053      0.374 r
  U10445/Y (INVX4MTR)                                    0.048      0.422 f
  U10266/Y (OAI211X2MTR)                                 0.102      0.524 r
  U12751/Y (NOR2BX4MTR)                                  0.123      0.646 r
  U15948/Y (CLKNAND2X2MTR)                               0.077      0.723 f
  U14512/Y (INVX2MTR)                                    0.056      0.779 r
  U14502/Y (OAI21X2MTR)                                  0.067      0.846 f
  U13852/Y (AOI21X2MTR)                                  0.128      0.974 r
  U20772/Y (AOI2BB1X2MTR)                                0.121      1.096 r
  U17746/Y (NAND3X2MTR)                                  0.106      1.201 f
  U12210/Y (NAND3X8MTR)                                  0.077      1.278 r
  U20808/Y (AOI21X8MTR)                                  0.066      1.344 f
  U20841/Y (NAND2BX4MTR)                                 0.094      1.439 f
  U9260/Y (NAND2X4MTR)                                   0.054      1.492 r
  U17525/Y (INVX4MTR)                                    0.053      1.546 f
  U11336/Y (CLKNAND2X2MTR)                               0.038      1.583 r
  U11777/Y (OAI211X1MTR)                                 0.094      1.677 f
  U0_BANK_TOP/vACC_1_reg_1__10_/D (DFFRHQX2MTR)          0.000      1.677 f
  data arrival time                                                 1.677

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.132      1.368
  data required time                                                1.368
  --------------------------------------------------------------------------
  data required time                                                1.368
  data arrival time                                                -1.677
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.309


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U23381/Y (NOR2X12MTR)                                  0.099      0.289 r
  U10903/Y (INVX20MTR)                                   0.053      0.342 f
  U10857/Y (INVX10MTR)                                   0.051      0.393 r
  U10721/Y (BUFX12MTR)                                   0.071      0.464 r
  U10872/Y (AOI21X8MTR)                                  0.042      0.506 f
  U18476/Y (AOI21X8MTR)                                  0.078      0.584 r
  U14917/Y (NOR2X12MTR)                                  0.047      0.631 f
  U20766/Y (NAND3X8MTR)                                  0.044      0.675 r
  U29420/Y (CLKNAND2X16MTR)                              0.059      0.734 f
  U13067/Y (NAND2X8MTR)                                  0.059      0.792 r
  U16377/Y (INVX8MTR)                                    0.038      0.831 f
  U13130/Y (NOR2X2MTR)                                   0.089      0.920 r
  U9687/Y (INVX3MTR)                                     0.056      0.976 f
  U20579/Y (XNOR2X8MTR)                                  0.078      1.055 r
  U27028/Y (OAI21X6MTR)                                  0.072      1.127 f
  U17719/Y (OAI21X6MTR)                                  0.078      1.205 r
  U26508/Y (CLKNAND2X4MTR)                               0.054      1.259 f
  U23455/Y (AOI22X4MTR)                                  0.107      1.366 r
  U9336/Y (NOR2X6MTR)                                    0.044      1.411 f
  U14365/Y (NOR2X8MTR)                                   0.061      1.472 r
  U11803/Y (OAI21X2MTR)                                  0.061      1.533 f
  U17418/Y (XNOR2X1MTR)                                  0.071      1.604 f
  U17402/Y (NOR2X1MTR)                                   0.060      1.664 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX1MTR)
                                                         0.000      1.664 r
  data arrival time                                                 1.664

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.144      1.356
  data required time                                                1.356
  --------------------------------------------------------------------------
  data required time                                                1.356
  data arrival time                                                -1.664
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.308


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U15450/Y (INVX2MTR)                                    0.057      1.443 r
  U11454/Y (NAND2X4MTR)                                  0.049      1.492 f
  U23635/Y (INVX4MTR)                                    0.056      1.548 r
  U12986/Y (AOI22X2MTR)                                  0.045      1.593 f
  U11482/Y (OAI21X1MTR)                                  0.041      1.634 r
  U0_BANK_TOP/vACC_3_reg_0__10_/D (DFFRQX4MTR)           0.000      1.634 r
  data arrival time                                                 1.634

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__10_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.174      1.326
  data required time                                                1.326
  --------------------------------------------------------------------------
  data required time                                                1.326
  data arrival time                                                -1.634
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.308


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U14266/Y (CLKNAND2X4MTR)                               0.072      1.279 f
  U15441/Y (NAND2X8MTR)                                  0.055      1.335 r
  U11918/Y (NAND2X12MTR)                                 0.054      1.389 f
  U9280/Y (OAI2B1X4MTR)                                  0.118      1.507 r
  U23600/Y (INVX3MTR)                                    0.045      1.552 f
  U23807/Y (INVX3MTR)                                    0.064      1.616 r
  U12118/Y (OAI21X1MTR)                                  0.071      1.688 f
  U0_BANK_TOP/vACC_2_reg_7__10_/D (DFFRHQX2MTR)          0.000      1.688 f
  data arrival time                                                 1.688

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.688
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.308


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24078/Y (INVX8MTR)                                    0.048      0.266 r
  U11326/Y (INVX4MTR)                                    0.049      0.315 f
  U25687/Y (INVX4MTR)                                    0.055      0.370 r
  U16087/Y (NOR2X2MTR)                                   0.032      0.403 f
  U12134/Y (OAI31X1MTR)                                  0.137      0.539 r
  U20851/Y (OAI2BB1X4MTR)                                0.084      0.623 f
  U15943/Y (NAND2BX4MTR)                                 0.102      0.725 f
  U13366/Y (INVX3MTR)                                    0.047      0.772 r
  U15058/Y (CLKNAND2X2MTR)                               0.052      0.824 f
  U13234/Y (NAND2X3MTR)                                  0.051      0.875 r
  U12188/Y (CLKNAND2X2MTR)                               0.047      0.923 f
  U29427/Y (AND2X4MTR)                                   0.090      1.013 f
  U11518/Y (CLKNAND2X4MTR)                               0.038      1.050 r
  U17823/Y (NAND2X2MTR)                                  0.042      1.092 f
  U24948/Y (NAND2X2MTR)                                  0.044      1.136 r
  U10906/Y (NAND3X4MTR)                                  0.080      1.216 f
  U15462/Y (NAND2X2MTR)                                  0.074      1.290 r
  U15435/Y (INVX4MTR)                                    0.044      1.335 f
  U18833/Y (INVX4MTR)                                    0.057      1.392 r
  U10993/Y (CLKNAND2X2MTR)                               0.060      1.451 f
  U12983/Y (INVX2MTR)                                    0.074      1.525 r
  U12972/Y (AOI22X2MTR)                                  0.068      1.593 f
  U12146/Y (OAI21X1MTR)                                  0.042      1.634 r
  U0_BANK_TOP/vACC_0_reg_4__14_/D (DFFRQX4MTR)           0.000      1.634 r
  data arrival time                                                 1.634

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__14_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.174      1.326
  data required time                                                1.326
  --------------------------------------------------------------------------
  data required time                                                1.326
  data arrival time                                                -1.634
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.308


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_110_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10132/Y (BUFX10MTR)                                   0.065      0.517 r
  U15980/Y (INVX4MTR)                                    0.041      0.558 f
  U19087/Y (NAND2X2MTR)                                  0.046      0.604 r
  U19022/Y (NAND4X4MTR)                                  0.125      0.729 f
  U17938/Y (NOR2X2MTR)                                   0.122      0.851 r
  U12053/Y (NAND2X4MTR)                                  0.063      0.913 f
  U16482/Y (NOR2X4MTR)                                   0.081      0.994 r
  U12049/Y (NAND2X4MTR)                                  0.053      1.047 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.118 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.186 f
  U23707/Y (NOR2X4MTR)                                   0.084      1.270 r
  U16100/Y (NAND3X3MTR)                                  0.071      1.341 f
  U23709/Y (NAND3X4MTR)                                  0.059      1.401 r
  U11704/Y (INVX2MTR)                                    0.038      1.438 f
  U12064/Y (CLKNAND2X2MTR)                               0.040      1.478 r
  U26510/Y (AOI21X2MTR)                                  0.052      1.530 f
  U26511/Y (OAI21X2MTR)                                  0.054      1.584 r
  U14210/Y (NOR2BX1MTR)                                  0.103      1.686 r
  PIM_result_reg_110_/D (DFFRHQX2MTR)                    0.000      1.686 r
  data arrival time                                                 1.686

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_110_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.686
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.308


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_238_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10132/Y (BUFX10MTR)                                   0.065      0.517 r
  U15980/Y (INVX4MTR)                                    0.041      0.558 f
  U19087/Y (NAND2X2MTR)                                  0.046      0.604 r
  U19022/Y (NAND4X4MTR)                                  0.125      0.729 f
  U17938/Y (NOR2X2MTR)                                   0.122      0.851 r
  U12053/Y (NAND2X4MTR)                                  0.063      0.913 f
  U16482/Y (NOR2X4MTR)                                   0.081      0.994 r
  U12049/Y (NAND2X4MTR)                                  0.053      1.047 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.118 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.186 f
  U23707/Y (NOR2X4MTR)                                   0.084      1.270 r
  U16100/Y (NAND3X3MTR)                                  0.071      1.341 f
  U23709/Y (NAND3X4MTR)                                  0.059      1.401 r
  U11704/Y (INVX2MTR)                                    0.038      1.438 f
  U12064/Y (CLKNAND2X2MTR)                               0.040      1.478 r
  U26510/Y (AOI21X2MTR)                                  0.052      1.530 f
  U26511/Y (OAI21X2MTR)                                  0.054      1.584 r
  U14212/Y (NOR2BX1MTR)                                  0.103      1.686 r
  PIM_result_reg_238_/D (DFFRHQX2MTR)                    0.000      1.686 r
  data arrival time                                                 1.686

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_238_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.686
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.308


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U10730/Y (INVX4MTR)                                    0.053      0.374 r
  U10445/Y (INVX4MTR)                                    0.048      0.422 f
  U10266/Y (OAI211X2MTR)                                 0.102      0.524 r
  U12751/Y (NOR2BX4MTR)                                  0.123      0.646 r
  U15948/Y (CLKNAND2X2MTR)                               0.077      0.723 f
  U14512/Y (INVX2MTR)                                    0.056      0.779 r
  U14502/Y (OAI21X2MTR)                                  0.067      0.846 f
  U13852/Y (AOI21X2MTR)                                  0.128      0.974 r
  U20772/Y (AOI2BB1X2MTR)                                0.121      1.096 r
  U17746/Y (NAND3X2MTR)                                  0.106      1.201 f
  U12210/Y (NAND3X8MTR)                                  0.077      1.278 r
  U20808/Y (AOI21X8MTR)                                  0.066      1.344 f
  U20842/Y (AOI2BB1X8MTR)                                0.118      1.462 f
  U17580/Y (BUFX6MTR)                                    0.083      1.545 f
  U28865/Y (CLKNAND2X2MTR)                               0.033      1.579 r
  U11696/Y (OAI211X1MTR)                                 0.098      1.677 f
  U0_BANK_TOP/vACC_2_reg_1__10_/D (DFFRHQX2MTR)          0.000      1.677 f
  data arrival time                                                 1.677

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.132      1.368
  data required time                                                1.368
  --------------------------------------------------------------------------
  data required time                                                1.368
  data arrival time                                                -1.677
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.308


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_366_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10132/Y (BUFX10MTR)                                   0.065      0.517 r
  U15980/Y (INVX4MTR)                                    0.041      0.558 f
  U19087/Y (NAND2X2MTR)                                  0.046      0.604 r
  U19022/Y (NAND4X4MTR)                                  0.125      0.729 f
  U17938/Y (NOR2X2MTR)                                   0.122      0.851 r
  U12053/Y (NAND2X4MTR)                                  0.063      0.913 f
  U16482/Y (NOR2X4MTR)                                   0.081      0.994 r
  U12049/Y (NAND2X4MTR)                                  0.053      1.047 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.118 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.186 f
  U23707/Y (NOR2X4MTR)                                   0.084      1.270 r
  U16100/Y (NAND3X3MTR)                                  0.071      1.341 f
  U23709/Y (NAND3X4MTR)                                  0.059      1.401 r
  U11704/Y (INVX2MTR)                                    0.038      1.438 f
  U12064/Y (CLKNAND2X2MTR)                               0.040      1.478 r
  U26510/Y (AOI21X2MTR)                                  0.052      1.530 f
  U26511/Y (OAI21X2MTR)                                  0.054      1.584 r
  U14214/Y (NOR2BX1MTR)                                  0.103      1.686 r
  PIM_result_reg_366_/D (DFFRHQX2MTR)                    0.000      1.686 r
  data arrival time                                                 1.686

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_366_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.686
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.308


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U10730/Y (INVX4MTR)                                    0.053      0.374 r
  U10445/Y (INVX4MTR)                                    0.048      0.422 f
  U10266/Y (OAI211X2MTR)                                 0.102      0.524 r
  U12751/Y (NOR2BX4MTR)                                  0.123      0.646 r
  U15948/Y (CLKNAND2X2MTR)                               0.077      0.723 f
  U14512/Y (INVX2MTR)                                    0.056      0.779 r
  U14502/Y (OAI21X2MTR)                                  0.067      0.846 f
  U13852/Y (AOI21X2MTR)                                  0.128      0.974 r
  U20772/Y (AOI2BB1X2MTR)                                0.121      1.096 r
  U17746/Y (NAND3X2MTR)                                  0.106      1.201 f
  U12210/Y (NAND3X8MTR)                                  0.077      1.278 r
  U20808/Y (AOI21X8MTR)                                  0.066      1.344 f
  U20842/Y (AOI2BB1X8MTR)                                0.118      1.462 f
  U19014/Y (BUFX6MTR)                                    0.083      1.545 f
  U28979/Y (CLKNAND2X2MTR)                               0.033      1.579 r
  U11685/Y (OAI211X1MTR)                                 0.098      1.677 f
  U0_BANK_TOP/vACC_2_reg_1__14_/D (DFFRHQX2MTR)          0.000      1.677 f
  data arrival time                                                 1.677

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.132      1.368
  data required time                                                1.368
  --------------------------------------------------------------------------
  data required time                                                1.368
  data arrival time                                                -1.677
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.308


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U10730/Y (INVX4MTR)                                    0.053      0.374 r
  U10445/Y (INVX4MTR)                                    0.048      0.422 f
  U10266/Y (OAI211X2MTR)                                 0.102      0.524 r
  U12751/Y (NOR2BX4MTR)                                  0.123      0.646 r
  U15948/Y (CLKNAND2X2MTR)                               0.077      0.723 f
  U14512/Y (INVX2MTR)                                    0.056      0.779 r
  U14502/Y (OAI21X2MTR)                                  0.067      0.846 f
  U13852/Y (AOI21X2MTR)                                  0.128      0.974 r
  U20772/Y (AOI2BB1X2MTR)                                0.121      1.096 r
  U17746/Y (NAND3X2MTR)                                  0.106      1.201 f
  U12210/Y (NAND3X8MTR)                                  0.077      1.278 r
  U20808/Y (AOI21X8MTR)                                  0.066      1.344 f
  U20842/Y (AOI2BB1X8MTR)                                0.118      1.462 f
  U19014/Y (BUFX6MTR)                                    0.083      1.545 f
  U28878/Y (CLKNAND2X2MTR)                               0.033      1.579 r
  U11690/Y (OAI211X1MTR)                                 0.098      1.677 f
  U0_BANK_TOP/vACC_2_reg_1__9_/D (DFFRHQX2MTR)           0.000      1.677 f
  data arrival time                                                 1.677

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.132      1.368
  data required time                                                1.368
  --------------------------------------------------------------------------
  data required time                                                1.368
  data arrival time                                                -1.677
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.308


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U10730/Y (INVX4MTR)                                    0.053      0.374 r
  U10445/Y (INVX4MTR)                                    0.048      0.422 f
  U10266/Y (OAI211X2MTR)                                 0.102      0.524 r
  U12751/Y (NOR2BX4MTR)                                  0.123      0.646 r
  U15948/Y (CLKNAND2X2MTR)                               0.077      0.723 f
  U14512/Y (INVX2MTR)                                    0.056      0.779 r
  U14502/Y (OAI21X2MTR)                                  0.067      0.846 f
  U13852/Y (AOI21X2MTR)                                  0.128      0.974 r
  U20772/Y (AOI2BB1X2MTR)                                0.121      1.096 r
  U17746/Y (NAND3X2MTR)                                  0.106      1.201 f
  U12210/Y (NAND3X8MTR)                                  0.077      1.278 r
  U20808/Y (AOI21X8MTR)                                  0.066      1.344 f
  U20842/Y (AOI2BB1X8MTR)                                0.118      1.462 f
  U19014/Y (BUFX6MTR)                                    0.083      1.545 f
  U28887/Y (CLKNAND2X2MTR)                               0.033      1.579 r
  U11633/Y (OAI211X1MTR)                                 0.098      1.677 f
  U0_BANK_TOP/vACC_2_reg_1__8_/D (DFFRHQX2MTR)           0.000      1.677 f
  data arrival time                                                 1.677

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.131      1.369
  data required time                                                1.369
  --------------------------------------------------------------------------
  data required time                                                1.369
  data arrival time                                                -1.677
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.308


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U10730/Y (INVX4MTR)                                    0.053      0.374 r
  U10445/Y (INVX4MTR)                                    0.048      0.422 f
  U10266/Y (OAI211X2MTR)                                 0.102      0.524 r
  U12751/Y (NOR2BX4MTR)                                  0.123      0.646 r
  U15948/Y (CLKNAND2X2MTR)                               0.077      0.723 f
  U14512/Y (INVX2MTR)                                    0.056      0.779 r
  U14502/Y (OAI21X2MTR)                                  0.067      0.846 f
  U13852/Y (AOI21X2MTR)                                  0.128      0.974 r
  U20772/Y (AOI2BB1X2MTR)                                0.121      1.096 r
  U17746/Y (NAND3X2MTR)                                  0.106      1.201 f
  U12210/Y (NAND3X8MTR)                                  0.077      1.278 r
  U20808/Y (AOI21X8MTR)                                  0.066      1.344 f
  U20842/Y (AOI2BB1X8MTR)                                0.118      1.462 f
  U19014/Y (BUFX6MTR)                                    0.083      1.545 f
  U28852/Y (CLKNAND2X2MTR)                               0.033      1.579 r
  U11684/Y (OAI211X1MTR)                                 0.098      1.676 f
  U0_BANK_TOP/vACC_2_reg_1__11_/D (DFFRHQX2MTR)          0.000      1.676 f
  data arrival time                                                 1.676

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.132      1.368
  data required time                                                1.368
  --------------------------------------------------------------------------
  data required time                                                1.368
  data arrival time                                                -1.676
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.308


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_494_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10132/Y (BUFX10MTR)                                   0.065      0.517 r
  U15980/Y (INVX4MTR)                                    0.041      0.558 f
  U19087/Y (NAND2X2MTR)                                  0.046      0.604 r
  U19022/Y (NAND4X4MTR)                                  0.125      0.729 f
  U17938/Y (NOR2X2MTR)                                   0.122      0.851 r
  U12053/Y (NAND2X4MTR)                                  0.063      0.913 f
  U16482/Y (NOR2X4MTR)                                   0.081      0.994 r
  U12049/Y (NAND2X4MTR)                                  0.053      1.047 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.118 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.186 f
  U23707/Y (NOR2X4MTR)                                   0.084      1.270 r
  U16100/Y (NAND3X3MTR)                                  0.071      1.341 f
  U23709/Y (NAND3X4MTR)                                  0.059      1.401 r
  U11704/Y (INVX2MTR)                                    0.038      1.438 f
  U12064/Y (CLKNAND2X2MTR)                               0.040      1.478 r
  U26510/Y (AOI21X2MTR)                                  0.052      1.530 f
  U26511/Y (OAI21X2MTR)                                  0.054      1.584 r
  U14213/Y (NOR2BX1MTR)                                  0.103      1.686 r
  PIM_result_reg_494_/D (DFFRHQX2MTR)                    0.000      1.686 r
  data arrival time                                                 1.686

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_494_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.686
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.308


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_109_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10132/Y (BUFX10MTR)                                   0.065      0.517 r
  U15980/Y (INVX4MTR)                                    0.041      0.558 f
  U19087/Y (NAND2X2MTR)                                  0.046      0.604 r
  U19022/Y (NAND4X4MTR)                                  0.125      0.729 f
  U17938/Y (NOR2X2MTR)                                   0.122      0.851 r
  U12053/Y (NAND2X4MTR)                                  0.063      0.913 f
  U16482/Y (NOR2X4MTR)                                   0.081      0.994 r
  U12049/Y (NAND2X4MTR)                                  0.053      1.047 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.118 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.186 f
  U23707/Y (NOR2X4MTR)                                   0.084      1.270 r
  U15889/Y (NAND3X2MTR)                                  0.081      1.351 f
  U12095/Y (NAND3X1MTR)                                  0.058      1.408 r
  U9255/Y (NOR2X2MTR)                                    0.053      1.462 f
  U18867/Y (AOI2BB2X2MTR)                                0.123      1.585 f
  U22896/Y (NOR2X1MTR)                                   0.056      1.641 r
  PIM_result_reg_109_/D (DFFRQX2MTR)                     0.000      1.641 r
  data arrival time                                                 1.641

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_109_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.167      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.641
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.308


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_237_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10132/Y (BUFX10MTR)                                   0.065      0.517 r
  U15980/Y (INVX4MTR)                                    0.041      0.558 f
  U19087/Y (NAND2X2MTR)                                  0.046      0.604 r
  U19022/Y (NAND4X4MTR)                                  0.125      0.729 f
  U17938/Y (NOR2X2MTR)                                   0.122      0.851 r
  U12053/Y (NAND2X4MTR)                                  0.063      0.913 f
  U16482/Y (NOR2X4MTR)                                   0.081      0.994 r
  U12049/Y (NAND2X4MTR)                                  0.053      1.047 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.118 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.186 f
  U23707/Y (NOR2X4MTR)                                   0.084      1.270 r
  U15889/Y (NAND3X2MTR)                                  0.081      1.351 f
  U12095/Y (NAND3X1MTR)                                  0.058      1.408 r
  U9255/Y (NOR2X2MTR)                                    0.053      1.462 f
  U18867/Y (AOI2BB2X2MTR)                                0.123      1.585 f
  U22895/Y (NOR2X1MTR)                                   0.056      1.641 r
  PIM_result_reg_237_/D (DFFRQX2MTR)                     0.000      1.641 r
  data arrival time                                                 1.641

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_237_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.167      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.641
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.308


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_493_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10132/Y (BUFX10MTR)                                   0.065      0.517 r
  U15980/Y (INVX4MTR)                                    0.041      0.558 f
  U19087/Y (NAND2X2MTR)                                  0.046      0.604 r
  U19022/Y (NAND4X4MTR)                                  0.125      0.729 f
  U17938/Y (NOR2X2MTR)                                   0.122      0.851 r
  U12053/Y (NAND2X4MTR)                                  0.063      0.913 f
  U16482/Y (NOR2X4MTR)                                   0.081      0.994 r
  U12049/Y (NAND2X4MTR)                                  0.053      1.047 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.118 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.186 f
  U23707/Y (NOR2X4MTR)                                   0.084      1.270 r
  U15889/Y (NAND3X2MTR)                                  0.081      1.351 f
  U12095/Y (NAND3X1MTR)                                  0.058      1.408 r
  U9255/Y (NOR2X2MTR)                                    0.053      1.462 f
  U18867/Y (AOI2BB2X2MTR)                                0.123      1.585 f
  U22893/Y (NOR2X1MTR)                                   0.056      1.641 r
  PIM_result_reg_493_/D (DFFRQX2MTR)                     0.000      1.641 r
  data arrival time                                                 1.641

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_493_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.167      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.641
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.308


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U10730/Y (INVX4MTR)                                    0.053      0.374 r
  U10445/Y (INVX4MTR)                                    0.048      0.422 f
  U10266/Y (OAI211X2MTR)                                 0.102      0.524 r
  U12751/Y (NOR2BX4MTR)                                  0.123      0.646 r
  U15948/Y (CLKNAND2X2MTR)                               0.077      0.723 f
  U14512/Y (INVX2MTR)                                    0.056      0.779 r
  U14502/Y (OAI21X2MTR)                                  0.067      0.846 f
  U13852/Y (AOI21X2MTR)                                  0.128      0.974 r
  U20772/Y (AOI2BB1X2MTR)                                0.121      1.096 r
  U17746/Y (NAND3X2MTR)                                  0.106      1.201 f
  U12210/Y (NAND3X8MTR)                                  0.077      1.278 r
  U20808/Y (AOI21X8MTR)                                  0.066      1.344 f
  U20841/Y (NAND2BX4MTR)                                 0.094      1.439 f
  U9260/Y (NAND2X4MTR)                                   0.054      1.492 r
  U17525/Y (INVX4MTR)                                    0.053      1.546 f
  U11332/Y (CLKNAND2X2MTR)                               0.038      1.583 r
  U11762/Y (OAI211X1MTR)                                 0.093      1.676 f
  U0_BANK_TOP/vACC_1_reg_1__8_/D (DFFRHQX2MTR)           0.000      1.676 f
  data arrival time                                                 1.676

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.132      1.368
  data required time                                                1.368
  --------------------------------------------------------------------------
  data required time                                                1.368
  data arrival time                                                -1.676
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.308


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U10730/Y (INVX4MTR)                                    0.053      0.374 r
  U10445/Y (INVX4MTR)                                    0.048      0.422 f
  U10266/Y (OAI211X2MTR)                                 0.102      0.524 r
  U12751/Y (NOR2BX4MTR)                                  0.123      0.646 r
  U15948/Y (CLKNAND2X2MTR)                               0.077      0.723 f
  U14512/Y (INVX2MTR)                                    0.056      0.779 r
  U14502/Y (OAI21X2MTR)                                  0.067      0.846 f
  U13852/Y (AOI21X2MTR)                                  0.128      0.974 r
  U20772/Y (AOI2BB1X2MTR)                                0.121      1.096 r
  U17746/Y (NAND3X2MTR)                                  0.106      1.201 f
  U12210/Y (NAND3X8MTR)                                  0.077      1.278 r
  U20808/Y (AOI21X8MTR)                                  0.066      1.344 f
  U20841/Y (NAND2BX4MTR)                                 0.094      1.439 f
  U9260/Y (NAND2X4MTR)                                   0.054      1.492 r
  U17525/Y (INVX4MTR)                                    0.053      1.546 f
  U11331/Y (CLKNAND2X2MTR)                               0.038      1.583 r
  U11786/Y (OAI211X1MTR)                                 0.092      1.676 f
  U0_BANK_TOP/vACC_1_reg_1__13_/D (DFFRHQX2MTR)          0.000      1.676 f
  data arrival time                                                 1.676

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.132      1.368
  data required time                                                1.368
  --------------------------------------------------------------------------
  data required time                                                1.368
  data arrival time                                                -1.676
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.308


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U23899/Y (OAI2B1X8MTR)                                 0.094      1.468 r
  U17202/Y (INVX4MTR)                                    0.049      1.517 f
  U9261/Y (INVX4MTR)                                     0.054      1.571 r
  U29141/Y (OAI222X2MTR)                                 0.107      1.678 f
  U0_BANK_TOP/vACC_0_reg_2__14_/D (DFFRHQX2MTR)          0.000      1.678 f
  data arrival time                                                 1.678

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.678
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.307


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U10730/Y (INVX4MTR)                                    0.053      0.374 r
  U10445/Y (INVX4MTR)                                    0.048      0.422 f
  U10266/Y (OAI211X2MTR)                                 0.102      0.524 r
  U12751/Y (NOR2BX4MTR)                                  0.123      0.646 r
  U15948/Y (CLKNAND2X2MTR)                               0.077      0.723 f
  U14512/Y (INVX2MTR)                                    0.056      0.779 r
  U14502/Y (OAI21X2MTR)                                  0.067      0.846 f
  U13852/Y (AOI21X2MTR)                                  0.128      0.974 r
  U20772/Y (AOI2BB1X2MTR)                                0.121      1.096 r
  U17746/Y (NAND3X2MTR)                                  0.106      1.201 f
  U12210/Y (NAND3X8MTR)                                  0.077      1.278 r
  U20808/Y (AOI21X8MTR)                                  0.066      1.344 f
  U20841/Y (NAND2BX4MTR)                                 0.094      1.439 f
  U9260/Y (NAND2X4MTR)                                   0.054      1.492 r
  U17525/Y (INVX4MTR)                                    0.053      1.546 f
  U28870/Y (CLKNAND2X2MTR)                               0.038      1.583 r
  U11772/Y (OAI211X1MTR)                                 0.092      1.676 f
  U0_BANK_TOP/vACC_1_reg_1__9_/D (DFFRHQX2MTR)           0.000      1.676 f
  data arrival time                                                 1.676

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.132      1.368
  data required time                                                1.368
  --------------------------------------------------------------------------
  data required time                                                1.368
  data arrival time                                                -1.676
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.307


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U23899/Y (OAI2B1X8MTR)                                 0.094      1.468 r
  U17202/Y (INVX4MTR)                                    0.049      1.517 f
  U9261/Y (INVX4MTR)                                     0.054      1.571 r
  U29107/Y (OAI222X2MTR)                                 0.107      1.678 f
  U0_BANK_TOP/vACC_0_reg_2__13_/D (DFFRHQX2MTR)          0.000      1.678 f
  data arrival time                                                 1.678

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.678
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.307


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U14901/Y (CLKNAND2X16MTR)                              0.046      0.236 r
  U10897/Y (INVX8MTR)                                    0.048      0.284 f
  U13785/Y (INVX16MTR)                                   0.033      0.317 r
  U13715/Y (INVX4MTR)                                    0.027      0.343 f
  U12994/Y (AOI22X2MTR)                                  0.095      0.439 r
  U16806/Y (AOI21X4MTR)                                  0.071      0.509 f
  U15608/Y (NOR2X4MTR)                                   0.085      0.595 r
  U18759/Y (NAND3X8MTR)                                  0.091      0.686 f
  U14981/Y (CLKNAND2X16MTR)                              0.084      0.770 r
  U26229/Y (NAND2X12MTR)                                 0.053      0.823 f
  U11732/Y (NAND2X4MTR)                                  0.056      0.879 r
  U14384/Y (XNOR2X8MTR)                                  0.095      0.975 r
  U9669/Y (INVX8MTR)                                     0.039      1.014 f
  U20639/Y (XNOR2X8MTR)                                  0.074      1.088 f
  U20637/Y (XNOR2X8MTR)                                  0.097      1.184 f
  U13665/Y (NAND2X6MTR)                                  0.050      1.235 r
  U23894/Y (NAND3X4MTR)                                  0.052      1.287 f
  U28691/Y (AOI22X4MTR)                                  0.087      1.374 r
  U20481/Y (AOI2BB1X8MTR)                                0.111      1.485 r
  U25898/Y (OAI21X2MTR)                                  0.068      1.553 f
  U17362/Y (XNOR2X1MTR)                                  0.072      1.625 f
  U12323/Y (NOR2X1MTR)                                   0.060      1.685 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX2MTR)
                                                         0.000      1.685 r
  data arrival time                                                 1.685

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.685
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.307


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U23899/Y (OAI2B1X8MTR)                                 0.094      1.468 r
  U17202/Y (INVX4MTR)                                    0.049      1.517 f
  U9261/Y (INVX4MTR)                                     0.054      1.571 r
  U29100/Y (OAI222X2MTR)                                 0.107      1.678 f
  U0_BANK_TOP/vACC_0_reg_2__8_/D (DFFRHQX2MTR)           0.000      1.678 f
  data arrival time                                                 1.678

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.678
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.307


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.051      1.272 f
  U12356/Y (CLKNAND2X4MTR)                               0.049      1.321 r
  U17448/Y (NAND2X8MTR)                                  0.070      1.391 f
  U9238/Y (NOR2X6MTR)                                    0.089      1.480 r
  U11894/Y (BUFX4MTR)                                    0.097      1.577 r
  U11133/Y (AOI22X1MTR)                                  0.058      1.634 f
  U11132/Y (OAI21X1MTR)                                  0.050      1.685 r
  U0_BANK_TOP/vACC_0_reg_4__9_/D (DFFRHQX4MTR)           0.000      1.685 r
  data arrival time                                                 1.685

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__9_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.685
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.306


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U25545/Y (INVX4MTR)                                    0.054      1.581 r
  U11887/Y (INVX4MTR)                                    0.035      1.616 f
  U11166/Y (CLKNAND2X4MTR)                               0.038      1.655 r
  U23548/Y (OAI21X2MTR)                                  0.054      1.708 f
  U0_BANK_TOP/vACC_0_reg_5__17_/D (DFFRHQX4MTR)          0.000      1.708 f
  data arrival time                                                 1.708

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.708
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.306


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U25545/Y (INVX4MTR)                                    0.054      1.581 r
  U11887/Y (INVX4MTR)                                    0.035      1.616 f
  U11166/Y (CLKNAND2X4MTR)                               0.038      1.655 r
  U11165/Y (OAI21X2MTR)                                  0.054      1.708 f
  U0_BANK_TOP/vACC_3_reg_5__17_/D (DFFRHQX4MTR)          0.000      1.708 f
  data arrival time                                                 1.708

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.708
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.306


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U25545/Y (INVX4MTR)                                    0.054      1.581 r
  U11887/Y (INVX4MTR)                                    0.035      1.616 f
  U11166/Y (CLKNAND2X4MTR)                               0.038      1.655 r
  U20905/Y (OAI21X2MTR)                                  0.054      1.708 f
  U0_BANK_TOP/vACC_1_reg_5__17_/D (DFFRHQX4MTR)          0.000      1.708 f
  data arrival time                                                 1.708

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.708
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.306


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23475/Y (CLKNAND2X16MTR)                              0.070      0.338 f
  U22361/Y (INVX16MTR)                                   0.044      0.382 r
  U15504/Y (NAND2X12MTR)                                 0.040      0.422 f
  U10919/Y (INVX12MTR)                                   0.048      0.470 r
  U14836/Y (INVX2MTR)                                    0.044      0.514 f
  U19524/Y (INVX4MTR)                                    0.043      0.557 r
  U23785/Y (OAI2BB1X2MTR)                                0.045      0.602 f
  U16580/Y (NAND2X2MTR)                                  0.045      0.647 r
  U13142/Y (NOR2X4MTR)                                   0.036      0.683 f
  U14959/Y (AOI21X8MTR)                                  0.095      0.778 r
  U12689/Y (NAND2BX8MTR)                                 0.090      0.868 r
  U11248/Y (INVX4MTR)                                    0.026      0.894 f
  U13102/Y (NAND2X4MTR)                                  0.028      0.922 r
  U11086/Y (CLKNAND2X4MTR)                               0.037      0.959 f
  U12761/Y (CLKNAND2X4MTR)                               0.045      1.004 r
  U13802/Y (NAND2X4MTR)                                  0.046      1.050 f
  U14829/Y (NAND2X6MTR)                                  0.038      1.088 r
  U23919/Y (XNOR2X8MTR)                                  0.080      1.168 r
  U13454/Y (NOR2X12MTR)                                  0.048      1.216 f
  U15464/Y (NOR2X8MTR)                                   0.061      1.276 r
  U13811/Y (NAND2X6MTR)                                  0.048      1.324 f
  U15407/Y (CLKNAND2X4MTR)                               0.044      1.369 r
  U25914/Y (CLKNAND2X4MTR)                               0.044      1.413 f
  U11365/Y (NAND2X6MTR)                                  0.051      1.463 r
  U14778/Y (NAND2X8MTR)                                  0.048      1.512 f
  U13805/Y (OAI2B1X4MTR)                                 0.041      1.553 r
  U29533/Y (NAND3X2MTR)                                  0.068      1.621 f
  U22846/Y (NOR2X1MTR)                                   0.062      1.683 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX2MTR)
                                                         0.000      1.683 r
  data arrival time                                                 1.683

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.683
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.306


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.051      1.272 f
  U12356/Y (CLKNAND2X4MTR)                               0.049      1.321 r
  U17448/Y (NAND2X8MTR)                                  0.070      1.391 f
  U20863/Y (OAI2B1X4MTR)                                 0.126      1.516 r
  U23503/Y (BUFX4MTR)                                    0.117      1.634 r
  U18753/Y (OAI22X2MTR)                                  0.057      1.691 f
  U0_BANK_TOP/vACC_2_reg_4__15_/D (DFFRHQX2MTR)          0.000      1.691 f
  data arrival time                                                 1.691

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__15_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.691
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.305


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U25545/Y (INVX4MTR)                                    0.054      1.581 r
  U11887/Y (INVX4MTR)                                    0.035      1.616 f
  U11166/Y (CLKNAND2X4MTR)                               0.038      1.655 r
  U20904/Y (OAI21X2MTR)                                  0.054      1.708 f
  U0_BANK_TOP/vACC_2_reg_5__17_/D (DFFRHQX4MTR)          0.000      1.708 f
  data arrival time                                                 1.708

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.708
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.305


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U26515/Y (OAI2B1X8MTR)                                 0.102      1.476 r
  U23657/Y (BUFX6MTR)                                    0.096      1.572 r
  U29112/Y (OAI222X2MTR)                                 0.104      1.676 f
  U0_BANK_TOP/vACC_2_reg_2__14_/D (DFFRHQX2MTR)          0.000      1.676 f
  data arrival time                                                 1.676

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.676
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.305


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U10730/Y (INVX4MTR)                                    0.053      0.374 r
  U10445/Y (INVX4MTR)                                    0.048      0.422 f
  U10266/Y (OAI211X2MTR)                                 0.102      0.524 r
  U12751/Y (NOR2BX4MTR)                                  0.123      0.646 r
  U15948/Y (CLKNAND2X2MTR)                               0.077      0.723 f
  U14512/Y (INVX2MTR)                                    0.056      0.779 r
  U14502/Y (OAI21X2MTR)                                  0.067      0.846 f
  U13852/Y (AOI21X2MTR)                                  0.128      0.974 r
  U20772/Y (AOI2BB1X2MTR)                                0.121      1.096 r
  U17746/Y (NAND3X2MTR)                                  0.106      1.201 f
  U12210/Y (NAND3X8MTR)                                  0.077      1.278 r
  U20808/Y (AOI21X8MTR)                                  0.066      1.344 f
  U17595/Y (NAND2BX4MTR)                                 0.094      1.439 f
  U14268/Y (NAND2X4MTR)                                  0.049      1.488 r
  U11350/Y (INVX3MTR)                                    0.050      1.538 f
  U11661/Y (NAND2X2MTR)                                  0.037      1.575 r
  U11348/Y (OAI211X1MTR)                                 0.099      1.673 f
  U0_BANK_TOP/vACC_3_reg_1__9_/D (DFFRHQX2MTR)           0.000      1.673 f
  data arrival time                                                 1.673

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.132      1.368
  data required time                                                1.368
  --------------------------------------------------------------------------
  data required time                                                1.368
  data arrival time                                                -1.673
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.305


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U15523/Y (INVX5MTR)                                    0.032      0.248 f
  U17022/Y (BUFX10MTR)                                   0.068      0.316 f
  U21863/Y (BUFX10MTR)                                   0.072      0.388 f
  U17165/Y (CLKNAND2X2MTR)                               0.033      0.421 r
  U17141/Y (NAND3X2MTR)                                  0.071      0.492 f
  U15979/Y (CLKNAND2X2MTR)                               0.060      0.552 r
  U15960/Y (CLKNAND2X4MTR)                               0.067      0.618 f
  U10749/Y (NOR2X4MTR)                                   0.080      0.698 r
  U16664/Y (INVX2MTR)                                    0.052      0.750 f
  U15052/Y (OA21X4MTR)                                   0.136      0.886 f
  U15657/Y (CLKNAND2X4MTR)                               0.051      0.938 r
  U14906/Y (INVX4MTR)                                    0.038      0.976 f
  U13058/Y (OAI21X3MTR)                                  0.076      1.052 r
  U20797/Y (OAI2BB1X4MTR)                                0.113      1.165 r
  U20735/Y (OAI211X8MTR)                                 0.072      1.237 f
  U23746/Y (NAND2X6MTR)                                  0.074      1.311 r
  U17529/Y (INVX4MTR)                                    0.036      1.347 f
  U14246/Y (INVX4MTR)                                    0.059      1.406 r
  U12091/Y (NAND2X2MTR)                                  0.058      1.464 f
  U11693/Y (INVX2MTR)                                    0.072      1.536 r
  U21803/Y (AOI22X1MTR)                                  0.093      1.629 f
  U23806/Y (OAI21X1MTR)                                  0.051      1.680 r
  U0_BANK_TOP/vACC_2_reg_7__11_/D (DFFRHQX2MTR)          0.000      1.680 r
  data arrival time                                                 1.680

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.680
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.305


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.051      1.272 f
  U12356/Y (CLKNAND2X4MTR)                               0.049      1.321 r
  U17448/Y (NAND2X8MTR)                                  0.070      1.391 f
  U14209/Y (OR2X4MTR)                                    0.103      1.494 f
  U23572/Y (INVX4MTR)                                    0.050      1.544 r
  U11309/Y (AOI22X2MTR)                                  0.045      1.589 f
  U11410/Y (OAI21X1MTR)                                  0.042      1.631 r
  U0_BANK_TOP/vACC_3_reg_4__8_/D (DFFRQX4MTR)            0.000      1.631 r
  data arrival time                                                 1.631

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__8_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.174      1.326
  data required time                                                1.326
  --------------------------------------------------------------------------
  data required time                                                1.326
  data arrival time                                                -1.631
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.305


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U26515/Y (OAI2B1X8MTR)                                 0.102      1.476 r
  U23657/Y (BUFX6MTR)                                    0.096      1.572 r
  U29091/Y (OAI222X2MTR)                                 0.104      1.676 f
  U0_BANK_TOP/vACC_2_reg_2__10_/D (DFFRHQX2MTR)          0.000      1.676 f
  data arrival time                                                 1.676

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.676
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.305


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U26515/Y (OAI2B1X8MTR)                                 0.102      1.476 r
  U23657/Y (BUFX6MTR)                                    0.096      1.572 r
  U29106/Y (OAI222X2MTR)                                 0.104      1.676 f
  U0_BANK_TOP/vACC_2_reg_2__13_/D (DFFRHQX2MTR)          0.000      1.676 f
  data arrival time                                                 1.676

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.676
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.305


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23471/Y (CLKNAND2X16MTR)                              0.073      0.341 f
  U14321/Y (INVX20MTR)                                   0.043      0.384 r
  U10654/Y (NAND2X12MTR)                                 0.040      0.424 f
  U16981/Y (INVX12MTR)                                   0.049      0.473 r
  U13031/Y (CLKNAND2X4MTR)                               0.055      0.528 f
  U13047/Y (OAI211X8MTR)                                 0.042      0.569 r
  U13424/Y (NOR2X8MTR)                                   0.038      0.607 f
  U13396/Y (NAND2X8MTR)                                  0.039      0.646 r
  U29213/Y (CLKNAND2X16MTR)                              0.083      0.730 f
  U14718/Y (CLKNAND2X16MTR)                              0.065      0.795 r
  U15219/Y (XNOR2X8MTR)                                  0.078      0.872 r
  U21999/Y (XNOR2X8MTR)                                  0.105      0.977 r
  U13113/Y (CLKNAND2X8MTR)                               0.063      1.040 f
  U13703/Y (NAND2X8MTR)                                  0.040      1.080 r
  U13560/Y (OAI21X6MTR)                                  0.044      1.125 f
  U13393/Y (OAI2BB1X4MTR)                                0.045      1.169 r
  U22108/Y (XNOR2X8MTR)                                  0.073      1.242 r
  U13354/Y (XNOR2X8MTR)                                  0.105      1.347 r
  U13353/Y (INVX12MTR)                                   0.039      1.385 f
  U14368/Y (NAND2X12MTR)                                 0.044      1.429 r
  U9311/Y (NAND2X8MTR)                                   0.047      1.477 f
  U23516/Y (OAI21X4MTR)                                  0.079      1.556 r
  U23748/Y (CLKNAND2X4MTR)                               0.052      1.609 f
  U23798/Y (AOI31X1MTR)                                  0.075      1.684 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX4MTR)
                                                         0.000      1.684 r
  data arrival time                                                 1.684

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.684
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.305


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_53_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U15209/Y (BUFX8MTR)                                    0.072      0.495 r
  U25387/Y (INVX4MTR)                                    0.044      0.539 f
  U11030/Y (CLKNAND2X4MTR)                               0.042      0.581 r
  U19062/Y (NAND4X8MTR)                                  0.111      0.693 f
  U11739/Y (NOR2X4MTR)                                   0.090      0.782 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.853 f
  U16702/Y (INVX4MTR)                                    0.046      0.899 r
  U17682/Y (NAND2X4MTR)                                  0.042      0.940 f
  U16326/Y (NOR2X4MTR)                                   0.077      1.017 r
  U16290/Y (CLKNAND2X4MTR)                               0.054      1.071 f
  U16247/Y (NOR2X4MTR)                                   0.073      1.145 r
  U16140/Y (INVX4MTR)                                    0.050      1.195 f
  U17734/Y (NOR2X8MTR)                                   0.072      1.267 r
  U11841/Y (NAND3X6MTR)                                  0.070      1.337 f
  U23529/Y (NOR2X2MTR)                                   0.099      1.436 r
  U12051/Y (NAND2X2MTR)                                  0.054      1.490 f
  U12050/Y (NAND4X1MTR)                                  0.066      1.555 r
  U12269/Y (AND2X1MTR)                                   0.089      1.644 r
  PIM_result_reg_53_/D (DFFRQX2MTR)                      0.000      1.644 r
  data arrival time                                                 1.644

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_53_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.644
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.305


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U26515/Y (OAI2B1X8MTR)                                 0.102      1.476 r
  U23657/Y (BUFX6MTR)                                    0.096      1.572 r
  U29095/Y (OAI222X2MTR)                                 0.104      1.676 f
  U0_BANK_TOP/vACC_2_reg_2__9_/D (DFFRHQX2MTR)           0.000      1.676 f
  data arrival time                                                 1.676

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.676
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.305


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_181_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U15209/Y (BUFX8MTR)                                    0.072      0.495 r
  U25387/Y (INVX4MTR)                                    0.044      0.539 f
  U11030/Y (CLKNAND2X4MTR)                               0.042      0.581 r
  U19062/Y (NAND4X8MTR)                                  0.111      0.693 f
  U11739/Y (NOR2X4MTR)                                   0.090      0.782 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.853 f
  U16702/Y (INVX4MTR)                                    0.046      0.899 r
  U17682/Y (NAND2X4MTR)                                  0.042      0.940 f
  U16326/Y (NOR2X4MTR)                                   0.077      1.017 r
  U16290/Y (CLKNAND2X4MTR)                               0.054      1.071 f
  U16247/Y (NOR2X4MTR)                                   0.073      1.145 r
  U16140/Y (INVX4MTR)                                    0.050      1.195 f
  U17734/Y (NOR2X8MTR)                                   0.072      1.267 r
  U11841/Y (NAND3X6MTR)                                  0.070      1.337 f
  U23529/Y (NOR2X2MTR)                                   0.099      1.436 r
  U12051/Y (NAND2X2MTR)                                  0.054      1.490 f
  U12050/Y (NAND4X1MTR)                                  0.066      1.555 r
  U12268/Y (AND2X1MTR)                                   0.089      1.644 r
  PIM_result_reg_181_/D (DFFRQX2MTR)                     0.000      1.644 r
  data arrival time                                                 1.644

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_181_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.644
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.305


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_309_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U15209/Y (BUFX8MTR)                                    0.072      0.495 r
  U25387/Y (INVX4MTR)                                    0.044      0.539 f
  U11030/Y (CLKNAND2X4MTR)                               0.042      0.581 r
  U19062/Y (NAND4X8MTR)                                  0.111      0.693 f
  U11739/Y (NOR2X4MTR)                                   0.090      0.782 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.853 f
  U16702/Y (INVX4MTR)                                    0.046      0.899 r
  U17682/Y (NAND2X4MTR)                                  0.042      0.940 f
  U16326/Y (NOR2X4MTR)                                   0.077      1.017 r
  U16290/Y (CLKNAND2X4MTR)                               0.054      1.071 f
  U16247/Y (NOR2X4MTR)                                   0.073      1.145 r
  U16140/Y (INVX4MTR)                                    0.050      1.195 f
  U17734/Y (NOR2X8MTR)                                   0.072      1.267 r
  U11841/Y (NAND3X6MTR)                                  0.070      1.337 f
  U23529/Y (NOR2X2MTR)                                   0.099      1.436 r
  U12051/Y (NAND2X2MTR)                                  0.054      1.490 f
  U12050/Y (NAND4X1MTR)                                  0.066      1.555 r
  U12267/Y (AND2X1MTR)                                   0.089      1.644 r
  PIM_result_reg_309_/D (DFFRQX2MTR)                     0.000      1.644 r
  data arrival time                                                 1.644

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_309_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.644
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.305


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_437_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U15209/Y (BUFX8MTR)                                    0.072      0.495 r
  U25387/Y (INVX4MTR)                                    0.044      0.539 f
  U11030/Y (CLKNAND2X4MTR)                               0.042      0.581 r
  U19062/Y (NAND4X8MTR)                                  0.111      0.693 f
  U11739/Y (NOR2X4MTR)                                   0.090      0.782 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.853 f
  U16702/Y (INVX4MTR)                                    0.046      0.899 r
  U17682/Y (NAND2X4MTR)                                  0.042      0.940 f
  U16326/Y (NOR2X4MTR)                                   0.077      1.017 r
  U16290/Y (CLKNAND2X4MTR)                               0.054      1.071 f
  U16247/Y (NOR2X4MTR)                                   0.073      1.145 r
  U16140/Y (INVX4MTR)                                    0.050      1.195 f
  U17734/Y (NOR2X8MTR)                                   0.072      1.267 r
  U11841/Y (NAND3X6MTR)                                  0.070      1.337 f
  U23529/Y (NOR2X2MTR)                                   0.099      1.436 r
  U12051/Y (NAND2X2MTR)                                  0.054      1.490 f
  U12050/Y (NAND4X1MTR)                                  0.066      1.555 r
  U12266/Y (AND2X1MTR)                                   0.089      1.644 r
  PIM_result_reg_437_/D (DFFRQX2MTR)                     0.000      1.644 r
  data arrival time                                                 1.644

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_437_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.644
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.305


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U26515/Y (OAI2B1X8MTR)                                 0.102      1.476 r
  U18757/Y (BUFX6MTR)                                    0.095      1.572 r
  U29086/Y (OAI222X2MTR)                                 0.103      1.675 f
  U0_BANK_TOP/vACC_2_reg_2__11_/D (DFFRHQX2MTR)          0.000      1.675 f
  data arrival time                                                 1.675

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.675
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.304


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24079/Y (INVX4MTR)                                    0.048      0.266 r
  U17036/Y (INVX4MTR)                                    0.055      0.320 f
  U10447/Y (INVX8MTR)                                    0.046      0.366 r
  U24673/Y (NOR2X4MTR)                                   0.027      0.393 f
  U23944/Y (AOI21X3MTR)                                  0.055      0.448 r
  U12205/Y (OAI21X2MTR)                                  0.063      0.510 f
  U26276/Y (OAI21X4MTR)                                  0.094      0.604 r
  U26034/Y (CLKNAND2X4MTR)                               0.070      0.674 f
  U25099/Y (NOR2X4MTR)                                   0.064      0.738 r
  U9874/Y (OAI21X2MTR)                                   0.089      0.827 f
  U14352/Y (AOI21X4MTR)                                  0.115      0.942 r
  U16442/Y (NAND2X6MTR)                                  0.076      1.018 f
  U9609/Y (OAI2BB1X2MTR)                                 0.095      1.114 f
  U9575/Y (NAND2X2MTR)                                   0.043      1.157 r
  U9507/Y (NAND3X4MTR)                                   0.073      1.230 f
  U9480/Y (INVX2MTR)                                     0.073      1.302 r
  U15434/Y (NOR2X8MTR)                                   0.036      1.338 f
  U15376/Y (BUFX4MTR)                                    0.101      1.439 f
  U9194/Y (NAND2BX4MTR)                                  0.107      1.546 f
  U29644/Y (OAI222X2MTR)                                 0.117      1.663 r
  U0_BANK_TOP/vACC_1_reg_6__14_/D (DFFRHQX2MTR)          0.000      1.663 r
  data arrival time                                                 1.663

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.663
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.304


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24079/Y (INVX4MTR)                                    0.048      0.266 r
  U17036/Y (INVX4MTR)                                    0.055      0.320 f
  U10447/Y (INVX8MTR)                                    0.046      0.366 r
  U24673/Y (NOR2X4MTR)                                   0.027      0.393 f
  U23944/Y (AOI21X3MTR)                                  0.055      0.448 r
  U12205/Y (OAI21X2MTR)                                  0.063      0.510 f
  U26276/Y (OAI21X4MTR)                                  0.094      0.604 r
  U26034/Y (CLKNAND2X4MTR)                               0.070      0.674 f
  U25099/Y (NOR2X4MTR)                                   0.064      0.738 r
  U9874/Y (OAI21X2MTR)                                   0.089      0.827 f
  U14352/Y (AOI21X4MTR)                                  0.115      0.942 r
  U16442/Y (NAND2X6MTR)                                  0.076      1.018 f
  U9609/Y (OAI2BB1X2MTR)                                 0.095      1.114 f
  U9575/Y (NAND2X2MTR)                                   0.043      1.157 r
  U9507/Y (NAND3X4MTR)                                   0.073      1.230 f
  U9480/Y (INVX2MTR)                                     0.073      1.302 r
  U15434/Y (NOR2X8MTR)                                   0.036      1.338 f
  U15376/Y (BUFX4MTR)                                    0.101      1.439 f
  U9194/Y (NAND2BX4MTR)                                  0.107      1.546 f
  U29621/Y (OAI222X2MTR)                                 0.117      1.663 r
  U0_BANK_TOP/vACC_1_reg_6__10_/D (DFFRHQX2MTR)          0.000      1.663 r
  data arrival time                                                 1.663

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.663
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.304


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24079/Y (INVX4MTR)                                    0.048      0.266 r
  U17036/Y (INVX4MTR)                                    0.055      0.320 f
  U10447/Y (INVX8MTR)                                    0.046      0.366 r
  U24673/Y (NOR2X4MTR)                                   0.027      0.393 f
  U23944/Y (AOI21X3MTR)                                  0.055      0.448 r
  U12205/Y (OAI21X2MTR)                                  0.063      0.510 f
  U26276/Y (OAI21X4MTR)                                  0.094      0.604 r
  U26034/Y (CLKNAND2X4MTR)                               0.070      0.674 f
  U25099/Y (NOR2X4MTR)                                   0.064      0.738 r
  U9874/Y (OAI21X2MTR)                                   0.089      0.827 f
  U14352/Y (AOI21X4MTR)                                  0.115      0.942 r
  U16442/Y (NAND2X6MTR)                                  0.076      1.018 f
  U9609/Y (OAI2BB1X2MTR)                                 0.095      1.114 f
  U9575/Y (NAND2X2MTR)                                   0.043      1.157 r
  U9507/Y (NAND3X4MTR)                                   0.073      1.230 f
  U9480/Y (INVX2MTR)                                     0.073      1.302 r
  U15434/Y (NOR2X8MTR)                                   0.036      1.338 f
  U15376/Y (BUFX4MTR)                                    0.101      1.439 f
  U9194/Y (NAND2BX4MTR)                                  0.107      1.546 f
  U17198/Y (OAI222X2MTR)                                 0.117      1.663 r
  U0_BANK_TOP/vACC_1_reg_6__12_/D (DFFRHQX2MTR)          0.000      1.663 r
  data arrival time                                                 1.663

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.663
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.304


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_106_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10132/Y (BUFX10MTR)                                   0.065      0.517 r
  U15980/Y (INVX4MTR)                                    0.041      0.558 f
  U19087/Y (NAND2X2MTR)                                  0.046      0.604 r
  U19022/Y (NAND4X4MTR)                                  0.125      0.729 f
  U17938/Y (NOR2X2MTR)                                   0.122      0.851 r
  U12053/Y (NAND2X4MTR)                                  0.063      0.913 f
  U16482/Y (NOR2X4MTR)                                   0.081      0.994 r
  U12049/Y (NAND2X4MTR)                                  0.053      1.047 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.118 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.186 f
  U23707/Y (NOR2X4MTR)                                   0.084      1.270 r
  U15889/Y (NAND3X2MTR)                                  0.081      1.351 f
  U12095/Y (NAND3X1MTR)                                  0.058      1.408 r
  U9255/Y (NOR2X2MTR)                                    0.053      1.462 f
  U11375/Y (CLKNAND2X2MTR)                               0.041      1.503 r
  U18899/Y (MXI2X2MTR)                                   0.073      1.575 f
  U22908/Y (NOR2X1MTR)                                   0.061      1.636 r
  PIM_result_reg_106_/D (DFFRQX2MTR)                     0.000      1.636 r
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_106_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.304


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_234_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10132/Y (BUFX10MTR)                                   0.065      0.517 r
  U15980/Y (INVX4MTR)                                    0.041      0.558 f
  U19087/Y (NAND2X2MTR)                                  0.046      0.604 r
  U19022/Y (NAND4X4MTR)                                  0.125      0.729 f
  U17938/Y (NOR2X2MTR)                                   0.122      0.851 r
  U12053/Y (NAND2X4MTR)                                  0.063      0.913 f
  U16482/Y (NOR2X4MTR)                                   0.081      0.994 r
  U12049/Y (NAND2X4MTR)                                  0.053      1.047 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.118 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.186 f
  U23707/Y (NOR2X4MTR)                                   0.084      1.270 r
  U15889/Y (NAND3X2MTR)                                  0.081      1.351 f
  U12095/Y (NAND3X1MTR)                                  0.058      1.408 r
  U9255/Y (NOR2X2MTR)                                    0.053      1.462 f
  U11375/Y (CLKNAND2X2MTR)                               0.041      1.503 r
  U18899/Y (MXI2X2MTR)                                   0.073      1.575 f
  U22907/Y (NOR2X1MTR)                                   0.061      1.636 r
  PIM_result_reg_234_/D (DFFRQX2MTR)                     0.000      1.636 r
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_234_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.304


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_362_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10132/Y (BUFX10MTR)                                   0.065      0.517 r
  U15980/Y (INVX4MTR)                                    0.041      0.558 f
  U19087/Y (NAND2X2MTR)                                  0.046      0.604 r
  U19022/Y (NAND4X4MTR)                                  0.125      0.729 f
  U17938/Y (NOR2X2MTR)                                   0.122      0.851 r
  U12053/Y (NAND2X4MTR)                                  0.063      0.913 f
  U16482/Y (NOR2X4MTR)                                   0.081      0.994 r
  U12049/Y (NAND2X4MTR)                                  0.053      1.047 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.118 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.186 f
  U23707/Y (NOR2X4MTR)                                   0.084      1.270 r
  U15889/Y (NAND3X2MTR)                                  0.081      1.351 f
  U12095/Y (NAND3X1MTR)                                  0.058      1.408 r
  U9255/Y (NOR2X2MTR)                                    0.053      1.462 f
  U11375/Y (CLKNAND2X2MTR)                               0.041      1.503 r
  U18899/Y (MXI2X2MTR)                                   0.073      1.575 f
  U22906/Y (NOR2X1MTR)                                   0.061      1.636 r
  PIM_result_reg_362_/D (DFFRQX2MTR)                     0.000      1.636 r
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_362_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.304


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_490_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10132/Y (BUFX10MTR)                                   0.065      0.517 r
  U15980/Y (INVX4MTR)                                    0.041      0.558 f
  U19087/Y (NAND2X2MTR)                                  0.046      0.604 r
  U19022/Y (NAND4X4MTR)                                  0.125      0.729 f
  U17938/Y (NOR2X2MTR)                                   0.122      0.851 r
  U12053/Y (NAND2X4MTR)                                  0.063      0.913 f
  U16482/Y (NOR2X4MTR)                                   0.081      0.994 r
  U12049/Y (NAND2X4MTR)                                  0.053      1.047 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.118 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.186 f
  U23707/Y (NOR2X4MTR)                                   0.084      1.270 r
  U15889/Y (NAND3X2MTR)                                  0.081      1.351 f
  U12095/Y (NAND3X1MTR)                                  0.058      1.408 r
  U9255/Y (NOR2X2MTR)                                    0.053      1.462 f
  U11375/Y (CLKNAND2X2MTR)                               0.041      1.503 r
  U18899/Y (MXI2X2MTR)                                   0.073      1.575 f
  U22905/Y (NOR2X1MTR)                                   0.061      1.636 r
  PIM_result_reg_490_/D (DFFRQX2MTR)                     0.000      1.636 r
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_490_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.304


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U10730/Y (INVX4MTR)                                    0.053      0.374 r
  U10445/Y (INVX4MTR)                                    0.048      0.422 f
  U10266/Y (OAI211X2MTR)                                 0.102      0.524 r
  U12751/Y (NOR2BX4MTR)                                  0.123      0.646 r
  U15948/Y (CLKNAND2X2MTR)                               0.077      0.723 f
  U14512/Y (INVX2MTR)                                    0.056      0.779 r
  U14502/Y (OAI21X2MTR)                                  0.067      0.846 f
  U13852/Y (AOI21X2MTR)                                  0.128      0.974 r
  U20772/Y (AOI2BB1X2MTR)                                0.121      1.096 r
  U17746/Y (NAND3X2MTR)                                  0.106      1.201 f
  U12210/Y (NAND3X8MTR)                                  0.077      1.278 r
  U20808/Y (AOI21X8MTR)                                  0.066      1.344 f
  U17595/Y (NAND2BX4MTR)                                 0.094      1.439 f
  U14268/Y (NAND2X4MTR)                                  0.049      1.488 r
  U16413/Y (INVX4MTR)                                    0.049      1.537 f
  U11299/Y (CLKNAND2X2MTR)                               0.036      1.573 r
  U11710/Y (OAI211X1MTR)                                 0.099      1.672 f
  U0_BANK_TOP/vACC_3_reg_1__10_/D (DFFRHQX2MTR)          0.000      1.672 f
  data arrival time                                                 1.672

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.132      1.368
  data required time                                                1.368
  --------------------------------------------------------------------------
  data required time                                                1.368
  data arrival time                                                -1.672
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.304


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U15462/Y (NAND2X2MTR)                                  0.073      1.294 f
  U17531/Y (NOR2X3MTR)                                   0.079      1.373 r
  U17457/Y (NOR2X1MTR)                                   0.048      1.421 f
  U21578/Y (NOR2X1MTR)                                   0.067      1.487 r
  U11860/Y (CLKNAND2X2MTR)                               0.070      1.558 f
  U11839/Y (OAI21X1MTR)                                  0.070      1.628 r
  U0_BANK_TOP/vACC_3_reg_4__18_/D (DFFRQX4MTR)           0.000      1.628 r
  data arrival time                                                 1.628

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__18_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.176      1.324
  data required time                                                1.324
  --------------------------------------------------------------------------
  data required time                                                1.324
  data arrival time                                                -1.628
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.304


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.265 f
  U17454/Y (NAND2X4MTR)                                  0.044      1.309 r
  U17401/Y (NAND2X8MTR)                                  0.064      1.373 f
  U20846/Y (OAI2B1X8MTR)                                 0.100      1.473 r
  U29430/Y (INVX4MTR)                                    0.047      1.519 f
  U9231/Y (INVX4MTR)                                     0.050      1.569 r
  U29647/Y (OAI222X2MTR)                                 0.104      1.674 f
  U0_BANK_TOP/vACC_0_reg_6__14_/D (DFFRHQX2MTR)          0.000      1.674 f
  data arrival time                                                 1.674

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.674
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.303


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.051      1.272 f
  U12356/Y (CLKNAND2X4MTR)                               0.049      1.321 r
  U17448/Y (NAND2X8MTR)                                  0.070      1.391 f
  U20863/Y (OAI2B1X4MTR)                                 0.126      1.516 r
  U23504/Y (BUFX4MTR)                                    0.118      1.634 r
  U29442/Y (OAI21X2MTR)                                  0.054      1.688 f
  U0_BANK_TOP/vACC_2_reg_4__14_/D (DFFRHQX2MTR)          0.000      1.688 f
  data arrival time                                                 1.688

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.688
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.303


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.265 f
  U17454/Y (NAND2X4MTR)                                  0.044      1.309 r
  U17401/Y (NAND2X8MTR)                                  0.064      1.373 f
  U20846/Y (OAI2B1X8MTR)                                 0.100      1.473 r
  U29430/Y (INVX4MTR)                                    0.047      1.519 f
  U9231/Y (INVX4MTR)                                     0.050      1.569 r
  U29611/Y (OAI222X2MTR)                                 0.104      1.674 f
  U0_BANK_TOP/vACC_0_reg_6__12_/D (DFFRHQX2MTR)          0.000      1.674 f
  data arrival time                                                 1.674

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.674
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.303


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.051      1.272 f
  U12356/Y (CLKNAND2X4MTR)                               0.049      1.321 r
  U17448/Y (NAND2X8MTR)                                  0.070      1.391 f
  U20863/Y (OAI2B1X4MTR)                                 0.126      1.516 r
  U23504/Y (BUFX4MTR)                                    0.118      1.634 r
  U29436/Y (OAI21X2MTR)                                  0.054      1.688 f
  U0_BANK_TOP/vACC_2_reg_4__13_/D (DFFRHQX2MTR)          0.000      1.688 f
  data arrival time                                                 1.688

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.688
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.303


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.265 f
  U17454/Y (NAND2X4MTR)                                  0.044      1.309 r
  U17401/Y (NAND2X8MTR)                                  0.064      1.373 f
  U20846/Y (OAI2B1X8MTR)                                 0.100      1.473 r
  U29430/Y (INVX4MTR)                                    0.047      1.519 f
  U9231/Y (INVX4MTR)                                     0.050      1.569 r
  U29624/Y (OAI222X2MTR)                                 0.104      1.674 f
  U0_BANK_TOP/vACC_0_reg_6__10_/D (DFFRHQX2MTR)          0.000      1.674 f
  data arrival time                                                 1.674

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.674
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.303


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U25683/Y (INVX3MTR)                                    0.055      0.426 f
  U19839/Y (OAI22X4MTR)                                  0.073      0.499 r
  U13433/Y (NOR3X6MTR)                                   0.049      0.548 f
  U24898/Y (NOR2X3MTR)                                   0.083      0.631 r
  U14527/Y (NAND2X2MTR)                                  0.076      0.707 f
  U13256/Y (INVX2MTR)                                    0.063      0.770 r
  U12545/Y (OAI2B1X4MTR)                                 0.061      0.831 f
  U18396/Y (AOI21X4MTR)                                  0.101      0.932 r
  U17841/Y (OAI21X2MTR)                                  0.073      1.005 f
  U20545/Y (NOR2BX1MTR)                                  0.066      1.071 r
  U15291/Y (OAI2BB1X1MTR)                                0.079      1.150 f
  U9439/Y (NAND3X4MTR)                                   0.066      1.216 r
  U17590/Y (AND2X6MTR)                                   0.109      1.325 r
  U15448/Y (CLKNAND2X4MTR)                               0.046      1.370 f
  U15437/Y (NOR2X4MTR)                                   0.061      1.431 r
  U9239/Y (NAND2X2MTR)                                   0.066      1.497 f
  U11611/Y (INVX2MTR)                                    0.041      1.538 r
  U11725/Y (NOR2X1MTR)                                   0.036      1.574 f
  U12179/Y (NAND2X2MTR)                                  0.056      1.630 r
  U24599/Y (OAI21X1MTR)                                  0.069      1.699 f
  U0_BANK_TOP/vACC_2_reg_3__19_/D (DFFRHQX4MTR)          0.000      1.699 f
  data arrival time                                                 1.699

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.104      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.699
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.303


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U25683/Y (INVX3MTR)                                    0.055      0.426 f
  U19839/Y (OAI22X4MTR)                                  0.073      0.499 r
  U13433/Y (NOR3X6MTR)                                   0.049      0.548 f
  U24898/Y (NOR2X3MTR)                                   0.083      0.631 r
  U14527/Y (NAND2X2MTR)                                  0.076      0.707 f
  U13256/Y (INVX2MTR)                                    0.063      0.770 r
  U12545/Y (OAI2B1X4MTR)                                 0.061      0.831 f
  U18396/Y (AOI21X4MTR)                                  0.101      0.932 r
  U17841/Y (OAI21X2MTR)                                  0.073      1.005 f
  U20545/Y (NOR2BX1MTR)                                  0.066      1.071 r
  U15291/Y (OAI2BB1X1MTR)                                0.079      1.150 f
  U9439/Y (NAND3X4MTR)                                   0.066      1.216 r
  U17590/Y (AND2X6MTR)                                   0.109      1.325 r
  U15448/Y (CLKNAND2X4MTR)                               0.046      1.370 f
  U15437/Y (NOR2X4MTR)                                   0.061      1.431 r
  U9239/Y (NAND2X2MTR)                                   0.066      1.497 f
  U11611/Y (INVX2MTR)                                    0.041      1.538 r
  U11725/Y (NOR2X1MTR)                                   0.036      1.574 f
  U12179/Y (NAND2X2MTR)                                  0.056      1.630 r
  U24604/Y (OAI21X1MTR)                                  0.069      1.699 f
  U0_BANK_TOP/vACC_1_reg_3__19_/D (DFFRHQX4MTR)          0.000      1.699 f
  data arrival time                                                 1.699

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.104      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.699
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.303


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.051      1.272 f
  U12356/Y (CLKNAND2X4MTR)                               0.049      1.321 r
  U17448/Y (NAND2X8MTR)                                  0.070      1.391 f
  U20863/Y (OAI2B1X4MTR)                                 0.126      1.516 r
  U23503/Y (BUFX4MTR)                                    0.117      1.634 r
  U29408/Y (OAI21X2MTR)                                  0.054      1.688 f
  U0_BANK_TOP/vACC_2_reg_4__11_/D (DFFRHQX2MTR)          0.000      1.688 f
  data arrival time                                                 1.688

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.688
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.303


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.051      1.272 f
  U12356/Y (CLKNAND2X4MTR)                               0.049      1.321 r
  U17448/Y (NAND2X8MTR)                                  0.070      1.391 f
  U20863/Y (OAI2B1X4MTR)                                 0.126      1.516 r
  U23504/Y (BUFX4MTR)                                    0.118      1.634 r
  U29424/Y (OAI21X2MTR)                                  0.054      1.688 f
  U0_BANK_TOP/vACC_2_reg_4__9_/D (DFFRHQX2MTR)           0.000      1.688 f
  data arrival time                                                 1.688

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.688
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.303


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U25683/Y (INVX3MTR)                                    0.055      0.426 f
  U19839/Y (OAI22X4MTR)                                  0.073      0.499 r
  U13433/Y (NOR3X6MTR)                                   0.049      0.548 f
  U24898/Y (NOR2X3MTR)                                   0.083      0.631 r
  U14527/Y (NAND2X2MTR)                                  0.076      0.707 f
  U13256/Y (INVX2MTR)                                    0.063      0.770 r
  U12545/Y (OAI2B1X4MTR)                                 0.061      0.831 f
  U18396/Y (AOI21X4MTR)                                  0.101      0.932 r
  U17841/Y (OAI21X2MTR)                                  0.073      1.005 f
  U20545/Y (NOR2BX1MTR)                                  0.066      1.071 r
  U15291/Y (OAI2BB1X1MTR)                                0.079      1.150 f
  U9439/Y (NAND3X4MTR)                                   0.066      1.216 r
  U17590/Y (AND2X6MTR)                                   0.109      1.325 r
  U15448/Y (CLKNAND2X4MTR)                               0.046      1.370 f
  U15437/Y (NOR2X4MTR)                                   0.061      1.431 r
  U9239/Y (NAND2X2MTR)                                   0.066      1.497 f
  U11611/Y (INVX2MTR)                                    0.041      1.538 r
  U11725/Y (NOR2X1MTR)                                   0.036      1.574 f
  U12179/Y (NAND2X2MTR)                                  0.056      1.630 r
  U24598/Y (OAI21X1MTR)                                  0.069      1.699 f
  U0_BANK_TOP/vACC_0_reg_3__19_/D (DFFRHQX4MTR)          0.000      1.699 f
  data arrival time                                                 1.699

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.103      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.699
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.303


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U25683/Y (INVX3MTR)                                    0.055      0.426 f
  U19839/Y (OAI22X4MTR)                                  0.073      0.499 r
  U13433/Y (NOR3X6MTR)                                   0.049      0.548 f
  U24898/Y (NOR2X3MTR)                                   0.083      0.631 r
  U14527/Y (NAND2X2MTR)                                  0.076      0.707 f
  U13256/Y (INVX2MTR)                                    0.063      0.770 r
  U12545/Y (OAI2B1X4MTR)                                 0.061      0.831 f
  U18396/Y (AOI21X4MTR)                                  0.101      0.932 r
  U17841/Y (OAI21X2MTR)                                  0.073      1.005 f
  U20545/Y (NOR2BX1MTR)                                  0.066      1.071 r
  U15291/Y (OAI2BB1X1MTR)                                0.079      1.150 f
  U9439/Y (NAND3X4MTR)                                   0.066      1.216 r
  U17590/Y (AND2X6MTR)                                   0.109      1.325 r
  U15448/Y (CLKNAND2X4MTR)                               0.046      1.370 f
  U15437/Y (NOR2X4MTR)                                   0.061      1.431 r
  U9239/Y (NAND2X2MTR)                                   0.066      1.497 f
  U11611/Y (INVX2MTR)                                    0.041      1.538 r
  U11725/Y (NOR2X1MTR)                                   0.036      1.574 f
  U12179/Y (NAND2X2MTR)                                  0.056      1.630 r
  U24600/Y (OAI21X1MTR)                                  0.069      1.699 f
  U0_BANK_TOP/vACC_3_reg_3__19_/D (DFFRHQX4MTR)          0.000      1.699 f
  data arrival time                                                 1.699

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.103      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.699
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.303


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U23381/Y (NOR2X12MTR)                                  0.099      0.289 r
  U10903/Y (INVX20MTR)                                   0.053      0.342 f
  U10857/Y (INVX10MTR)                                   0.051      0.393 r
  U10721/Y (BUFX12MTR)                                   0.071      0.464 r
  U10872/Y (AOI21X8MTR)                                  0.042      0.506 f
  U18476/Y (AOI21X8MTR)                                  0.078      0.584 r
  U14917/Y (NOR2X12MTR)                                  0.047      0.631 f
  U28779/Y (NAND3X12MTR)                                 0.040      0.671 r
  U29671/Y (CLKNAND2X16MTR)                              0.060      0.731 f
  U21291/Y (CLKNAND2X16MTR)                              0.047      0.778 r
  U11242/Y (CLKNAND2X4MTR)                               0.058      0.837 f
  U19910/Y (INVX2MTR)                                    0.060      0.896 r
  U19333/Y (OAI21X6MTR)                                  0.046      0.943 f
  U16462/Y (OAI2B1X4MTR)                                 0.048      0.991 r
  U15818/Y (XNOR2X4MTR)                                  0.121      1.112 r
  U29574/Y (XNOR2X8MTR)                                  0.116      1.228 r
  U29540/Y (OAI21X6MTR)                                  0.063      1.291 f
  U20578/Y (OAI2BB1X4MTR)                                0.054      1.345 r
  U11665/Y (NOR2X6MTR)                                   0.040      1.385 f
  U9270/Y (NOR2X6MTR)                                    0.076      1.462 r
  U23864/Y (AND2X6MTR)                                   0.096      1.558 r
  U23462/Y (CLKNAND2X4MTR)                               0.046      1.604 f
  U22854/Y (AOI31X1MTR)                                  0.077      1.681 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX4MTR)
                                                         0.000      1.681 r
  data arrival time                                                 1.681

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.681
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.303


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.051      1.272 f
  U12356/Y (CLKNAND2X4MTR)                               0.049      1.321 r
  U17448/Y (NAND2X8MTR)                                  0.070      1.391 f
  U20863/Y (OAI2B1X4MTR)                                 0.126      1.516 r
  U23503/Y (BUFX4MTR)                                    0.117      1.634 r
  U29416/Y (OAI21X2MTR)                                  0.054      1.688 f
  U0_BANK_TOP/vACC_2_reg_4__10_/D (DFFRHQX2MTR)          0.000      1.688 f
  data arrival time                                                 1.688

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.688
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.303


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U15749/Y (INVX8MTR)                                    0.051      1.425 r
  U26993/Y (CLKNAND2X4MTR)                               0.049      1.474 f
  U17361/Y (INVX2MTR)                                    0.051      1.525 r
  U18724/Y (INVX4MTR)                                    0.045      1.570 f
  U29104/Y (OAI222X2MTR)                                 0.069      1.639 r
  U0_BANK_TOP/vACC_1_reg_2__13_/D (DFFRHQX1MTR)          0.000      1.639 r
  data arrival time                                                 1.639

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__13_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.164      1.336
  data required time                                                1.336
  --------------------------------------------------------------------------
  data required time                                                1.336
  data arrival time                                                -1.639
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.303


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.265 f
  U17454/Y (NAND2X4MTR)                                  0.044      1.309 r
  U17401/Y (NAND2X8MTR)                                  0.064      1.373 f
  U20846/Y (OAI2B1X8MTR)                                 0.100      1.473 r
  U29430/Y (INVX4MTR)                                    0.047      1.519 f
  U9231/Y (INVX4MTR)                                     0.050      1.569 r
  U29635/Y (OAI222X2MTR)                                 0.104      1.674 f
  U0_BANK_TOP/vACC_0_reg_6__8_/D (DFFRHQX2MTR)           0.000      1.674 f
  data arrival time                                                 1.674

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.674
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.302


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23475/Y (CLKNAND2X16MTR)                              0.070      0.338 f
  U23759/Y (NOR2X12MTR)                                  0.078      0.415 r
  U10499/Y (INVX2MTR)                                    0.074      0.489 f
  U16806/Y (AOI21X4MTR)                                  0.076      0.565 r
  U15608/Y (NOR2X4MTR)                                   0.048      0.613 f
  U18759/Y (NAND3X8MTR)                                  0.052      0.665 r
  U14981/Y (CLKNAND2X16MTR)                              0.089      0.755 f
  U22831/Y (NAND2X12MTR)                                 0.069      0.824 r
  U10240/Y (NAND2X8MTR)                                  0.054      0.878 f
  U28663/Y (XNOR2X8MTR)                                  0.079      0.957 f
  U28651/Y (XNOR2X8MTR)                                  0.088      1.044 f
  U11807/Y (CLKNAND2X8MTR)                               0.043      1.087 r
  U14776/Y (NAND2X8MTR)                                  0.046      1.134 f
  U11061/Y (OAI21X6MTR)                                  0.077      1.211 r
  U14930/Y (NAND2X4MTR)                                  0.050      1.261 f
  U14777/Y (AOI22X4MTR)                                  0.097      1.358 r
  U13747/Y (NOR2X4MTR)                                   0.038      1.395 f
  U15458/Y (NOR2X4MTR)                                   0.073      1.468 r
  U13112/Y (OAI21X6MTR)                                  0.074      1.542 f
  U13098/Y (CLKNAND2X4MTR)                               0.042      1.584 r
  U23984/Y (AOI31X1MTR)                                  0.090      1.674 f
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX2MTR)
                                                         0.000      1.674 f
  data arrival time                                                 1.674

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.674
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.302


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U15749/Y (INVX8MTR)                                    0.051      1.425 r
  U15770/Y (NAND2X4MTR)                                  0.059      1.484 f
  U21465/Y (INVX4MTR)                                    0.047      1.530 r
  U17199/Y (INVX4MTR)                                    0.035      1.566 f
  U20957/Y (OAI222X2MTR)                                 0.095      1.661 r
  U0_BANK_TOP/vACC_3_reg_2__21_/D (DFFRHQX2MTR)          0.000      1.661 r
  data arrival time                                                 1.661

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.661
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.302


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U9553/Y (AOI21X2MTR)                                   0.048      1.100 f
  U11474/Y (NAND2X2MTR)                                  0.062      1.162 r
  U12210/Y (NAND3X8MTR)                                  0.099      1.261 f
  U20808/Y (AOI21X8MTR)                                  0.111      1.372 r
  U17595/Y (NAND2BX4MTR)                                 0.090      1.462 r
  U14268/Y (NAND2X4MTR)                                  0.052      1.514 f
  U11350/Y (INVX3MTR)                                    0.064      1.579 r
  U11346/Y (CLKNAND2X2MTR)                               0.049      1.627 f
  U28978/Y (OAI211X2MTR)                                 0.044      1.672 r
  U0_BANK_TOP/vACC_3_reg_1__14_/D (DFFRHQX2MTR)          0.000      1.672 r
  data arrival time                                                 1.672

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.672
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.302


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U9553/Y (AOI21X2MTR)                                   0.048      1.100 f
  U11474/Y (NAND2X2MTR)                                  0.062      1.162 r
  U12210/Y (NAND3X8MTR)                                  0.099      1.261 f
  U20808/Y (AOI21X8MTR)                                  0.111      1.372 r
  U17595/Y (NAND2BX4MTR)                                 0.090      1.462 r
  U14268/Y (NAND2X4MTR)                                  0.052      1.514 f
  U11350/Y (INVX3MTR)                                    0.064      1.579 r
  U17477/Y (CLKNAND2X2MTR)                               0.049      1.627 f
  U28967/Y (OAI211X2MTR)                                 0.044      1.672 r
  U0_BANK_TOP/vACC_3_reg_1__13_/D (DFFRHQX2MTR)          0.000      1.672 r
  data arrival time                                                 1.672

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.672
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.302


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23471/Y (CLKNAND2X16MTR)                              0.073      0.341 f
  U14321/Y (INVX20MTR)                                   0.043      0.384 r
  U10654/Y (NAND2X12MTR)                                 0.040      0.424 f
  U16981/Y (INVX12MTR)                                   0.049      0.473 r
  U13031/Y (CLKNAND2X4MTR)                               0.055      0.528 f
  U13047/Y (OAI211X8MTR)                                 0.042      0.569 r
  U13424/Y (NOR2X8MTR)                                   0.038      0.607 f
  U13396/Y (NAND2X8MTR)                                  0.039      0.646 r
  U29213/Y (CLKNAND2X16MTR)                              0.083      0.730 f
  U10129/Y (NAND2X12MTR)                                 0.066      0.795 r
  U14388/Y (INVX4MTR)                                    0.033      0.828 f
  U24196/Y (NOR2X6MTR)                                   0.067      0.895 r
  U13769/Y (XNOR2X4MTR)                                  0.123      1.019 r
  U19988/Y (XNOR2X8MTR)                                  0.098      1.117 f
  U19987/Y (OAI21X6MTR)                                  0.099      1.216 r
  U13924/Y (CLKNAND2X4MTR)                               0.054      1.270 f
  U14412/Y (AOI22X4MTR)                                  0.105      1.375 r
  U20629/Y (AOI2BB1X1MTR)                                0.128      1.503 r
  U11770/Y (XNOR2X1MTR)                                  0.121      1.624 r
  U20630/Y (NOR2X1MTR)                                   0.053      1.677 f
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX1MTR)
                                                         0.000      1.677 f
  data arrival time                                                 1.677

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX1MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.677
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.301


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24079/Y (INVX4MTR)                                    0.048      0.266 r
  U17036/Y (INVX4MTR)                                    0.055      0.320 f
  U10447/Y (INVX8MTR)                                    0.046      0.366 r
  U24673/Y (NOR2X4MTR)                                   0.027      0.393 f
  U23944/Y (AOI21X3MTR)                                  0.055      0.448 r
  U12205/Y (OAI21X2MTR)                                  0.063      0.510 f
  U26276/Y (OAI21X4MTR)                                  0.094      0.604 r
  U26034/Y (CLKNAND2X4MTR)                               0.070      0.674 f
  U25099/Y (NOR2X4MTR)                                   0.064      0.738 r
  U9874/Y (OAI21X2MTR)                                   0.089      0.827 f
  U14352/Y (AOI21X4MTR)                                  0.115      0.942 r
  U16442/Y (NAND2X6MTR)                                  0.076      1.018 f
  U9609/Y (OAI2BB1X2MTR)                                 0.095      1.114 f
  U9575/Y (NAND2X2MTR)                                   0.043      1.157 r
  U9507/Y (NAND3X4MTR)                                   0.073      1.230 f
  U9480/Y (INVX2MTR)                                     0.073      1.302 r
  U15434/Y (NOR2X8MTR)                                   0.036      1.338 f
  U15379/Y (BUFX4MTR)                                    0.097      1.435 f
  U15368/Y (NAND2BX4MTR)                                 0.106      1.541 f
  U29641/Y (OAI222X2MTR)                                 0.117      1.658 r
  U0_BANK_TOP/vACC_0_reg_6__13_/D (DFFRHQX4MTR)          0.000      1.658 r
  data arrival time                                                 1.658

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__13_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.143      1.357
  data required time                                                1.357
  --------------------------------------------------------------------------
  data required time                                                1.357
  data arrival time                                                -1.658
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.301


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24079/Y (INVX4MTR)                                    0.048      0.266 r
  U17036/Y (INVX4MTR)                                    0.055      0.320 f
  U10447/Y (INVX8MTR)                                    0.046      0.366 r
  U24673/Y (NOR2X4MTR)                                   0.027      0.393 f
  U23944/Y (AOI21X3MTR)                                  0.055      0.448 r
  U12205/Y (OAI21X2MTR)                                  0.063      0.510 f
  U26276/Y (OAI21X4MTR)                                  0.094      0.604 r
  U26034/Y (CLKNAND2X4MTR)                               0.070      0.674 f
  U25099/Y (NOR2X4MTR)                                   0.064      0.738 r
  U9874/Y (OAI21X2MTR)                                   0.089      0.827 f
  U14352/Y (AOI21X4MTR)                                  0.115      0.942 r
  U16442/Y (NAND2X6MTR)                                  0.076      1.018 f
  U9609/Y (OAI2BB1X2MTR)                                 0.095      1.114 f
  U9575/Y (NAND2X2MTR)                                   0.043      1.157 r
  U9507/Y (NAND3X4MTR)                                   0.073      1.230 f
  U9480/Y (INVX2MTR)                                     0.073      1.302 r
  U15434/Y (NOR2X8MTR)                                   0.036      1.338 f
  U15379/Y (BUFX4MTR)                                    0.097      1.435 f
  U15368/Y (NAND2BX4MTR)                                 0.106      1.541 f
  U29617/Y (OAI222X2MTR)                                 0.117      1.658 r
  U0_BANK_TOP/vACC_0_reg_6__11_/D (DFFRHQX4MTR)          0.000      1.658 r
  data arrival time                                                 1.658

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__11_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.143      1.357
  data required time                                                1.357
  --------------------------------------------------------------------------
  data required time                                                1.357
  data arrival time                                                -1.658
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.301


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U9553/Y (AOI21X2MTR)                                   0.048      1.100 f
  U11474/Y (NAND2X2MTR)                                  0.062      1.162 r
  U12210/Y (NAND3X8MTR)                                  0.099      1.261 f
  U20808/Y (AOI21X8MTR)                                  0.111      1.372 r
  U17595/Y (NAND2BX4MTR)                                 0.090      1.462 r
  U14268/Y (NAND2X4MTR)                                  0.052      1.514 f
  U11350/Y (INVX3MTR)                                    0.064      1.579 r
  U11339/Y (CLKNAND2X2MTR)                               0.049      1.627 f
  U28807/Y (OAI211X2MTR)                                 0.044      1.672 r
  U0_BANK_TOP/vACC_3_reg_1__21_/D (DFFRHQX2MTR)          0.000      1.672 r
  data arrival time                                                 1.672

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.672
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.301


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.051      1.272 f
  U12356/Y (CLKNAND2X4MTR)                               0.049      1.321 r
  U17448/Y (NAND2X8MTR)                                  0.070      1.391 f
  U20863/Y (OAI2B1X4MTR)                                 0.126      1.516 r
  U23504/Y (BUFX4MTR)                                    0.118      1.634 r
  U16272/Y (OAI22X2MTR)                                  0.051      1.685 f
  U0_BANK_TOP/vACC_2_reg_4__7_/D (DFFRHQX2MTR)           0.000      1.685 f
  data arrival time                                                 1.685

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.685
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.300


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.051      1.272 f
  U12356/Y (CLKNAND2X4MTR)                               0.049      1.321 r
  U17448/Y (NAND2X8MTR)                                  0.070      1.391 f
  U20863/Y (OAI2B1X4MTR)                                 0.126      1.516 r
  U23504/Y (BUFX4MTR)                                    0.118      1.634 r
  U26338/Y (OAI22X2MTR)                                  0.051      1.685 f
  U0_BANK_TOP/vACC_2_reg_4__0_/D (DFFRHQX2MTR)           0.000      1.685 f
  data arrival time                                                 1.685

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.685
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.300


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_315_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U10210/Y (INVX4MTR)                                    0.052      0.606 r
  U12712/Y (NAND2X1MTR)                                  0.063      0.669 f
  U25392/Y (NAND2X2MTR)                                  0.053      0.722 r
  U25395/Y (NOR2X4MTR)                                   0.038      0.761 f
  U25401/Y (NAND3X4MTR)                                  0.044      0.805 r
  U16702/Y (INVX4MTR)                                    0.030      0.835 f
  U17682/Y (NAND2X4MTR)                                  0.033      0.868 r
  U16326/Y (NOR2X4MTR)                                   0.036      0.904 f
  U16290/Y (CLKNAND2X4MTR)                               0.036      0.940 r
  U16247/Y (NOR2X4MTR)                                   0.033      0.973 f
  U16140/Y (INVX4MTR)                                    0.045      1.018 r
  U17734/Y (NOR2X8MTR)                                   0.034      1.053 f
  U26256/Y (NAND2X2MTR)                                  0.051      1.104 r
  U11790/Y (NAND4X1MTR)                                  0.152      1.255 f
  U17467/Y (NOR2X2MTR)                                   0.183      1.439 r
  U10728/Y (MXI2X2MTR)                                   0.092      1.531 f
  U18779/Y (AOI21X2MTR)                                  0.113      1.644 r
  U22562/Y (NOR2X1MTR)                                   0.056      1.700 f
  PIM_result_reg_315_/D (DFFRHQX4MTR)                    0.000      1.700 f
  data arrival time                                                 1.700

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_315_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.100      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.700
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.300


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_443_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U10210/Y (INVX4MTR)                                    0.052      0.606 r
  U12712/Y (NAND2X1MTR)                                  0.063      0.669 f
  U25392/Y (NAND2X2MTR)                                  0.053      0.722 r
  U25395/Y (NOR2X4MTR)                                   0.038      0.761 f
  U25401/Y (NAND3X4MTR)                                  0.044      0.805 r
  U16702/Y (INVX4MTR)                                    0.030      0.835 f
  U17682/Y (NAND2X4MTR)                                  0.033      0.868 r
  U16326/Y (NOR2X4MTR)                                   0.036      0.904 f
  U16290/Y (CLKNAND2X4MTR)                               0.036      0.940 r
  U16247/Y (NOR2X4MTR)                                   0.033      0.973 f
  U16140/Y (INVX4MTR)                                    0.045      1.018 r
  U17734/Y (NOR2X8MTR)                                   0.034      1.053 f
  U26256/Y (NAND2X2MTR)                                  0.051      1.104 r
  U11790/Y (NAND4X1MTR)                                  0.152      1.255 f
  U17467/Y (NOR2X2MTR)                                   0.183      1.439 r
  U10728/Y (MXI2X2MTR)                                   0.092      1.531 f
  U18779/Y (AOI21X2MTR)                                  0.113      1.644 r
  U23027/Y (NOR2X1MTR)                                   0.056      1.700 f
  PIM_result_reg_443_/D (DFFRHQX4MTR)                    0.000      1.700 f
  data arrival time                                                 1.700

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_443_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.100      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.700
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.300


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_187_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U10210/Y (INVX4MTR)                                    0.052      0.606 r
  U12712/Y (NAND2X1MTR)                                  0.063      0.669 f
  U25392/Y (NAND2X2MTR)                                  0.053      0.722 r
  U25395/Y (NOR2X4MTR)                                   0.038      0.761 f
  U25401/Y (NAND3X4MTR)                                  0.044      0.805 r
  U16702/Y (INVX4MTR)                                    0.030      0.835 f
  U17682/Y (NAND2X4MTR)                                  0.033      0.868 r
  U16326/Y (NOR2X4MTR)                                   0.036      0.904 f
  U16290/Y (CLKNAND2X4MTR)                               0.036      0.940 r
  U16247/Y (NOR2X4MTR)                                   0.033      0.973 f
  U16140/Y (INVX4MTR)                                    0.045      1.018 r
  U17734/Y (NOR2X8MTR)                                   0.034      1.053 f
  U26256/Y (NAND2X2MTR)                                  0.051      1.104 r
  U11790/Y (NAND4X1MTR)                                  0.152      1.255 f
  U17467/Y (NOR2X2MTR)                                   0.183      1.439 r
  U10728/Y (MXI2X2MTR)                                   0.092      1.531 f
  U18779/Y (AOI21X2MTR)                                  0.113      1.644 r
  U23028/Y (NOR2X1MTR)                                   0.056      1.700 f
  PIM_result_reg_187_/D (DFFRHQX4MTR)                    0.000      1.700 f
  data arrival time                                                 1.700

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_187_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.100      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.700
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.300


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_59_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U10210/Y (INVX4MTR)                                    0.052      0.606 r
  U12712/Y (NAND2X1MTR)                                  0.063      0.669 f
  U25392/Y (NAND2X2MTR)                                  0.053      0.722 r
  U25395/Y (NOR2X4MTR)                                   0.038      0.761 f
  U25401/Y (NAND3X4MTR)                                  0.044      0.805 r
  U16702/Y (INVX4MTR)                                    0.030      0.835 f
  U17682/Y (NAND2X4MTR)                                  0.033      0.868 r
  U16326/Y (NOR2X4MTR)                                   0.036      0.904 f
  U16290/Y (CLKNAND2X4MTR)                               0.036      0.940 r
  U16247/Y (NOR2X4MTR)                                   0.033      0.973 f
  U16140/Y (INVX4MTR)                                    0.045      1.018 r
  U17734/Y (NOR2X8MTR)                                   0.034      1.053 f
  U26256/Y (NAND2X2MTR)                                  0.051      1.104 r
  U11790/Y (NAND4X1MTR)                                  0.152      1.255 f
  U17467/Y (NOR2X2MTR)                                   0.183      1.439 r
  U10728/Y (MXI2X2MTR)                                   0.092      1.531 f
  U18779/Y (AOI21X2MTR)                                  0.113      1.644 r
  U23029/Y (NOR2X1MTR)                                   0.056      1.700 f
  PIM_result_reg_59_/D (DFFRHQX4MTR)                     0.000      1.700 f
  data arrival time                                                 1.700

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_59_/CK (DFFRHQX4MTR)                    0.000      1.500 r
  library setup time                                    -0.100      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.700
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.300


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.051      1.272 f
  U12356/Y (CLKNAND2X4MTR)                               0.049      1.321 r
  U17448/Y (NAND2X8MTR)                                  0.070      1.391 f
  U20863/Y (OAI2B1X4MTR)                                 0.126      1.516 r
  U23504/Y (BUFX4MTR)                                    0.118      1.634 r
  U26303/Y (OAI22X2MTR)                                  0.051      1.685 f
  U0_BANK_TOP/vACC_2_reg_4__6_/D (DFFRHQX2MTR)           0.000      1.685 f
  data arrival time                                                 1.685

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.685
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.300


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_157_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U16020/Y (INVX4MTR)                                    0.053      0.534 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.584 r
  U16591/Y (NAND4X4MTR)                                  0.137      0.721 f
  U17918/Y (NOR2X3MTR)                                   0.099      0.820 r
  U25685/Y (NAND3X4MTR)                                  0.077      0.897 f
  U17846/Y (NOR2X4MTR)                                   0.074      0.971 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.030 f
  U16329/Y (NOR2X4MTR)                                   0.088      1.119 r
  U13729/Y (NAND3X6MTR)                                  0.085      1.204 f
  U17527/Y (NOR2X4MTR)                                   0.093      1.297 r
  U24053/Y (AOI21X4MTR)                                  0.070      1.368 f
  U15461/Y (OAI21X2MTR)                                  0.055      1.422 r
  U11373/Y (NOR2X2MTR)                                   0.053      1.476 f
  U12129/Y (AOI2BB1X4MTR)                                0.112      1.588 f
  U23117/Y (NOR2X1MTR)                                   0.047      1.635 r
  PIM_result_reg_157_/D (DFFRQX2MTR)                     0.000      1.635 r
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_157_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.300


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.051      1.272 f
  U12356/Y (CLKNAND2X4MTR)                               0.049      1.321 r
  U17448/Y (NAND2X8MTR)                                  0.070      1.391 f
  U20863/Y (OAI2B1X4MTR)                                 0.126      1.516 r
  U23504/Y (BUFX4MTR)                                    0.118      1.634 r
  U26289/Y (OAI22X2MTR)                                  0.051      1.685 f
  U0_BANK_TOP/vACC_2_reg_4__2_/D (DFFRHQX2MTR)           0.000      1.685 f
  data arrival time                                                 1.685

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.685
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.300


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_285_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U16020/Y (INVX4MTR)                                    0.053      0.534 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.584 r
  U16591/Y (NAND4X4MTR)                                  0.137      0.721 f
  U17918/Y (NOR2X3MTR)                                   0.099      0.820 r
  U25685/Y (NAND3X4MTR)                                  0.077      0.897 f
  U17846/Y (NOR2X4MTR)                                   0.074      0.971 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.030 f
  U16329/Y (NOR2X4MTR)                                   0.088      1.119 r
  U13729/Y (NAND3X6MTR)                                  0.085      1.204 f
  U17527/Y (NOR2X4MTR)                                   0.093      1.297 r
  U24053/Y (AOI21X4MTR)                                  0.070      1.368 f
  U15461/Y (OAI21X2MTR)                                  0.055      1.422 r
  U11373/Y (NOR2X2MTR)                                   0.053      1.476 f
  U12129/Y (AOI2BB1X4MTR)                                0.112      1.588 f
  U23116/Y (NOR2X1MTR)                                   0.047      1.635 r
  PIM_result_reg_285_/D (DFFRQX2MTR)                     0.000      1.635 r
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_285_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.300


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_413_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U16020/Y (INVX4MTR)                                    0.053      0.534 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.584 r
  U16591/Y (NAND4X4MTR)                                  0.137      0.721 f
  U17918/Y (NOR2X3MTR)                                   0.099      0.820 r
  U25685/Y (NAND3X4MTR)                                  0.077      0.897 f
  U17846/Y (NOR2X4MTR)                                   0.074      0.971 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.030 f
  U16329/Y (NOR2X4MTR)                                   0.088      1.119 r
  U13729/Y (NAND3X6MTR)                                  0.085      1.204 f
  U17527/Y (NOR2X4MTR)                                   0.093      1.297 r
  U24053/Y (AOI21X4MTR)                                  0.070      1.368 f
  U15461/Y (OAI21X2MTR)                                  0.055      1.422 r
  U11373/Y (NOR2X2MTR)                                   0.053      1.476 f
  U12129/Y (AOI2BB1X4MTR)                                0.112      1.588 f
  U23115/Y (NOR2X1MTR)                                   0.047      1.635 r
  PIM_result_reg_413_/D (DFFRQX2MTR)                     0.000      1.635 r
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_413_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.300


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.051      1.272 f
  U12356/Y (CLKNAND2X4MTR)                               0.049      1.321 r
  U17448/Y (NAND2X8MTR)                                  0.070      1.391 f
  U20863/Y (OAI2B1X4MTR)                                 0.126      1.516 r
  U23503/Y (BUFX4MTR)                                    0.117      1.634 r
  U26336/Y (OAI22X2MTR)                                  0.051      1.684 f
  U0_BANK_TOP/vACC_2_reg_4__4_/D (DFFRHQX2MTR)           0.000      1.684 f
  data arrival time                                                 1.684

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.684
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.300


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.051      1.272 f
  U12356/Y (CLKNAND2X4MTR)                               0.049      1.321 r
  U17448/Y (NAND2X8MTR)                                  0.070      1.391 f
  U20863/Y (OAI2B1X4MTR)                                 0.126      1.516 r
  U23503/Y (BUFX4MTR)                                    0.117      1.634 r
  U26333/Y (OAI22X2MTR)                                  0.051      1.684 f
  U0_BANK_TOP/vACC_2_reg_4__1_/D (DFFRHQX2MTR)           0.000      1.684 f
  data arrival time                                                 1.684

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.684
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.300


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.051      1.272 f
  U12356/Y (CLKNAND2X4MTR)                               0.049      1.321 r
  U17448/Y (NAND2X8MTR)                                  0.070      1.391 f
  U20863/Y (OAI2B1X4MTR)                                 0.126      1.516 r
  U23503/Y (BUFX4MTR)                                    0.117      1.634 r
  U26339/Y (OAI22X2MTR)                                  0.051      1.684 f
  U0_BANK_TOP/vACC_2_reg_4__5_/D (DFFRHQX2MTR)           0.000      1.684 f
  data arrival time                                                 1.684

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.684
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.300


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U23634/Y (CLKNAND2X2MTR)                               0.086      1.613 r
  U14168/Y (OAI21X2MTR)                                  0.063      1.676 f
  U0_BANK_TOP/vACC_1_reg_5__12_/D (DFFRHQX1MTR)          0.000      1.676 f
  data arrival time                                                 1.676

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__12_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.676
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.300


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_29_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U16020/Y (INVX4MTR)                                    0.053      0.534 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.584 r
  U16591/Y (NAND4X4MTR)                                  0.137      0.721 f
  U17918/Y (NOR2X3MTR)                                   0.099      0.820 r
  U25685/Y (NAND3X4MTR)                                  0.077      0.897 f
  U17846/Y (NOR2X4MTR)                                   0.074      0.971 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.030 f
  U16329/Y (NOR2X4MTR)                                   0.088      1.119 r
  U13729/Y (NAND3X6MTR)                                  0.085      1.204 f
  U17527/Y (NOR2X4MTR)                                   0.093      1.297 r
  U24053/Y (AOI21X4MTR)                                  0.070      1.368 f
  U15461/Y (OAI21X2MTR)                                  0.055      1.422 r
  U11373/Y (NOR2X2MTR)                                   0.053      1.476 f
  U12129/Y (AOI2BB1X4MTR)                                0.112      1.588 f
  U23118/Y (NOR2X1MTR)                                   0.047      1.635 r
  PIM_result_reg_29_/D (DFFRQX2MTR)                      0.000      1.635 r
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_29_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.300


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.051      1.272 f
  U12356/Y (CLKNAND2X4MTR)                               0.049      1.321 r
  U17448/Y (NAND2X8MTR)                                  0.070      1.391 f
  U20863/Y (OAI2B1X4MTR)                                 0.126      1.516 r
  U23503/Y (BUFX4MTR)                                    0.117      1.634 r
  U26329/Y (OAI22X2MTR)                                  0.051      1.684 f
  U0_BANK_TOP/vACC_2_reg_4__3_/D (DFFRHQX2MTR)           0.000      1.684 f
  data arrival time                                                 1.684

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.684
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.299


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U10730/Y (INVX4MTR)                                    0.053      0.374 r
  U10445/Y (INVX4MTR)                                    0.048      0.422 f
  U10266/Y (OAI211X2MTR)                                 0.102      0.524 r
  U12751/Y (NOR2BX4MTR)                                  0.123      0.646 r
  U15948/Y (CLKNAND2X2MTR)                               0.077      0.723 f
  U14512/Y (INVX2MTR)                                    0.056      0.779 r
  U14502/Y (OAI21X2MTR)                                  0.067      0.846 f
  U13852/Y (AOI21X2MTR)                                  0.128      0.974 r
  U20772/Y (AOI2BB1X2MTR)                                0.121      1.096 r
  U17746/Y (NAND3X2MTR)                                  0.106      1.201 f
  U12210/Y (NAND3X8MTR)                                  0.077      1.278 r
  U20808/Y (AOI21X8MTR)                                  0.066      1.344 f
  U20841/Y (NAND2BX4MTR)                                 0.094      1.439 f
  U9260/Y (NAND2X4MTR)                                   0.054      1.492 r
  U15479/Y (INVX4MTR)                                    0.048      1.540 f
  U28832/Y (CLKNAND2X2MTR)                               0.035      1.575 r
  U11623/Y (OAI211X1MTR)                                 0.092      1.668 f
  U0_BANK_TOP/vACC_1_reg_1__12_/D (DFFRHQX2MTR)          0.000      1.668 f
  data arrival time                                                 1.668

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.132      1.368
  data required time                                                1.368
  --------------------------------------------------------------------------
  data required time                                                1.368
  data arrival time                                                -1.668
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.299


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U23724/Y (NOR2X6MTR)                                   0.079      1.464 r
  U17249/Y (INVX2MTR)                                    0.050      1.514 f
  U23372/Y (INVX4MTR)                                    0.051      1.565 r
  U28662/Y (AOI22X2MTR)                                  0.044      1.609 f
  U11726/Y (OAI21X1MTR)                                  0.044      1.653 r
  U0_BANK_TOP/vACC_1_reg_0__11_/D (DFFRHQX1MTR)          0.000      1.653 r
  data arrival time                                                 1.653

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__11_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.146      1.354
  data required time                                                1.354
  --------------------------------------------------------------------------
  data required time                                                1.354
  data arrival time                                                -1.653
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.299


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24078/Y (INVX8MTR)                                    0.048      0.266 r
  U11326/Y (INVX4MTR)                                    0.049      0.315 f
  U25687/Y (INVX4MTR)                                    0.055      0.370 r
  U16087/Y (NOR2X2MTR)                                   0.032      0.403 f
  U12134/Y (OAI31X1MTR)                                  0.137      0.539 r
  U20851/Y (OAI2BB1X4MTR)                                0.084      0.623 f
  U15943/Y (NAND2BX4MTR)                                 0.102      0.725 f
  U13366/Y (INVX3MTR)                                    0.047      0.772 r
  U15058/Y (CLKNAND2X2MTR)                               0.052      0.824 f
  U13234/Y (NAND2X3MTR)                                  0.051      0.875 r
  U12188/Y (CLKNAND2X2MTR)                               0.047      0.923 f
  U29427/Y (AND2X4MTR)                                   0.090      1.013 f
  U11518/Y (CLKNAND2X4MTR)                               0.038      1.050 r
  U17823/Y (NAND2X2MTR)                                  0.042      1.092 f
  U24948/Y (NAND2X2MTR)                                  0.044      1.136 r
  U10906/Y (NAND3X4MTR)                                  0.080      1.216 f
  U15462/Y (NAND2X2MTR)                                  0.074      1.290 r
  U15435/Y (INVX4MTR)                                    0.044      1.335 f
  U26295/Y (INVX4MTR)                                    0.057      1.392 r
  U11077/Y (NAND2X2MTR)                                  0.055      1.447 f
  U14185/Y (INVX2MTR)                                    0.065      1.512 r
  U11258/Y (AOI22X1MTR)                                  0.090      1.602 f
  U11409/Y (OAI21X1MTR)                                  0.051      1.652 r
  U0_BANK_TOP/vACC_1_reg_4__12_/D (DFFRHQX1MTR)          0.000      1.652 r
  data arrival time                                                 1.652

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__12_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.146      1.354
  data required time                                                1.354
  --------------------------------------------------------------------------
  data required time                                                1.354
  data arrival time                                                -1.652
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.299


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_108_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10132/Y (BUFX10MTR)                                   0.065      0.517 r
  U15980/Y (INVX4MTR)                                    0.041      0.558 f
  U19087/Y (NAND2X2MTR)                                  0.046      0.604 r
  U19022/Y (NAND4X4MTR)                                  0.125      0.729 f
  U17938/Y (NOR2X2MTR)                                   0.122      0.851 r
  U12053/Y (NAND2X4MTR)                                  0.063      0.913 f
  U16482/Y (NOR2X4MTR)                                   0.081      0.994 r
  U12049/Y (NAND2X4MTR)                                  0.053      1.047 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.118 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.186 f
  U23707/Y (NOR2X4MTR)                                   0.084      1.270 r
  U15889/Y (NAND3X2MTR)                                  0.081      1.351 f
  U12095/Y (NAND3X1MTR)                                  0.058      1.408 r
  U9255/Y (NOR2X2MTR)                                    0.053      1.462 f
  U18878/Y (AOI2BB1X2MTR)                                0.121      1.583 f
  U22900/Y (NOR2X1MTR)                                   0.050      1.633 r
  PIM_result_reg_108_/D (DFFRQX2MTR)                     0.000      1.633 r
  data arrival time                                                 1.633

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_108_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.633
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.299


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_236_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10132/Y (BUFX10MTR)                                   0.065      0.517 r
  U15980/Y (INVX4MTR)                                    0.041      0.558 f
  U19087/Y (NAND2X2MTR)                                  0.046      0.604 r
  U19022/Y (NAND4X4MTR)                                  0.125      0.729 f
  U17938/Y (NOR2X2MTR)                                   0.122      0.851 r
  U12053/Y (NAND2X4MTR)                                  0.063      0.913 f
  U16482/Y (NOR2X4MTR)                                   0.081      0.994 r
  U12049/Y (NAND2X4MTR)                                  0.053      1.047 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.118 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.186 f
  U23707/Y (NOR2X4MTR)                                   0.084      1.270 r
  U15889/Y (NAND3X2MTR)                                  0.081      1.351 f
  U12095/Y (NAND3X1MTR)                                  0.058      1.408 r
  U9255/Y (NOR2X2MTR)                                    0.053      1.462 f
  U18878/Y (AOI2BB1X2MTR)                                0.121      1.583 f
  U22899/Y (NOR2X1MTR)                                   0.050      1.633 r
  PIM_result_reg_236_/D (DFFRQX2MTR)                     0.000      1.633 r
  data arrival time                                                 1.633

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_236_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.633
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.299


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_364_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10132/Y (BUFX10MTR)                                   0.065      0.517 r
  U15980/Y (INVX4MTR)                                    0.041      0.558 f
  U19087/Y (NAND2X2MTR)                                  0.046      0.604 r
  U19022/Y (NAND4X4MTR)                                  0.125      0.729 f
  U17938/Y (NOR2X2MTR)                                   0.122      0.851 r
  U12053/Y (NAND2X4MTR)                                  0.063      0.913 f
  U16482/Y (NOR2X4MTR)                                   0.081      0.994 r
  U12049/Y (NAND2X4MTR)                                  0.053      1.047 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.118 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.186 f
  U23707/Y (NOR2X4MTR)                                   0.084      1.270 r
  U15889/Y (NAND3X2MTR)                                  0.081      1.351 f
  U12095/Y (NAND3X1MTR)                                  0.058      1.408 r
  U9255/Y (NOR2X2MTR)                                    0.053      1.462 f
  U18878/Y (AOI2BB1X2MTR)                                0.121      1.583 f
  U22898/Y (NOR2X1MTR)                                   0.050      1.633 r
  PIM_result_reg_364_/D (DFFRQX2MTR)                     0.000      1.633 r
  data arrival time                                                 1.633

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_364_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.633
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.299


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_492_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10132/Y (BUFX10MTR)                                   0.065      0.517 r
  U15980/Y (INVX4MTR)                                    0.041      0.558 f
  U19087/Y (NAND2X2MTR)                                  0.046      0.604 r
  U19022/Y (NAND4X4MTR)                                  0.125      0.729 f
  U17938/Y (NOR2X2MTR)                                   0.122      0.851 r
  U12053/Y (NAND2X4MTR)                                  0.063      0.913 f
  U16482/Y (NOR2X4MTR)                                   0.081      0.994 r
  U12049/Y (NAND2X4MTR)                                  0.053      1.047 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.118 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.186 f
  U23707/Y (NOR2X4MTR)                                   0.084      1.270 r
  U15889/Y (NAND3X2MTR)                                  0.081      1.351 f
  U12095/Y (NAND3X1MTR)                                  0.058      1.408 r
  U9255/Y (NOR2X2MTR)                                    0.053      1.462 f
  U18878/Y (AOI2BB1X2MTR)                                0.121      1.583 f
  U22897/Y (NOR2X1MTR)                                   0.050      1.633 r
  PIM_result_reg_492_/D (DFFRQX2MTR)                     0.000      1.633 r
  data arrival time                                                 1.633

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_492_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.633
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.299


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_107_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10132/Y (BUFX10MTR)                                   0.065      0.517 r
  U15980/Y (INVX4MTR)                                    0.041      0.558 f
  U19087/Y (NAND2X2MTR)                                  0.046      0.604 r
  U19022/Y (NAND4X4MTR)                                  0.125      0.729 f
  U17938/Y (NOR2X2MTR)                                   0.122      0.851 r
  U12053/Y (NAND2X4MTR)                                  0.063      0.913 f
  U16482/Y (NOR2X4MTR)                                   0.081      0.994 r
  U12049/Y (NAND2X4MTR)                                  0.053      1.047 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.118 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.186 f
  U23707/Y (NOR2X4MTR)                                   0.084      1.270 r
  U15889/Y (NAND3X2MTR)                                  0.081      1.351 f
  U12095/Y (NAND3X1MTR)                                  0.058      1.408 r
  U9255/Y (NOR2X2MTR)                                    0.053      1.462 f
  U18887/Y (AOI2BB1X2MTR)                                0.121      1.583 f
  U22904/Y (NOR2X1MTR)                                   0.050      1.633 r
  PIM_result_reg_107_/D (DFFRQX2MTR)                     0.000      1.633 r
  data arrival time                                                 1.633

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_107_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.633
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.299


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_235_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10132/Y (BUFX10MTR)                                   0.065      0.517 r
  U15980/Y (INVX4MTR)                                    0.041      0.558 f
  U19087/Y (NAND2X2MTR)                                  0.046      0.604 r
  U19022/Y (NAND4X4MTR)                                  0.125      0.729 f
  U17938/Y (NOR2X2MTR)                                   0.122      0.851 r
  U12053/Y (NAND2X4MTR)                                  0.063      0.913 f
  U16482/Y (NOR2X4MTR)                                   0.081      0.994 r
  U12049/Y (NAND2X4MTR)                                  0.053      1.047 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.118 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.186 f
  U23707/Y (NOR2X4MTR)                                   0.084      1.270 r
  U15889/Y (NAND3X2MTR)                                  0.081      1.351 f
  U12095/Y (NAND3X1MTR)                                  0.058      1.408 r
  U9255/Y (NOR2X2MTR)                                    0.053      1.462 f
  U18887/Y (AOI2BB1X2MTR)                                0.121      1.583 f
  U22903/Y (NOR2X1MTR)                                   0.050      1.633 r
  PIM_result_reg_235_/D (DFFRQX2MTR)                     0.000      1.633 r
  data arrival time                                                 1.633

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_235_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.633
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.299


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_363_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10132/Y (BUFX10MTR)                                   0.065      0.517 r
  U15980/Y (INVX4MTR)                                    0.041      0.558 f
  U19087/Y (NAND2X2MTR)                                  0.046      0.604 r
  U19022/Y (NAND4X4MTR)                                  0.125      0.729 f
  U17938/Y (NOR2X2MTR)                                   0.122      0.851 r
  U12053/Y (NAND2X4MTR)                                  0.063      0.913 f
  U16482/Y (NOR2X4MTR)                                   0.081      0.994 r
  U12049/Y (NAND2X4MTR)                                  0.053      1.047 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.118 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.186 f
  U23707/Y (NOR2X4MTR)                                   0.084      1.270 r
  U15889/Y (NAND3X2MTR)                                  0.081      1.351 f
  U12095/Y (NAND3X1MTR)                                  0.058      1.408 r
  U9255/Y (NOR2X2MTR)                                    0.053      1.462 f
  U18887/Y (AOI2BB1X2MTR)                                0.121      1.583 f
  U22902/Y (NOR2X1MTR)                                   0.050      1.633 r
  PIM_result_reg_363_/D (DFFRQX2MTR)                     0.000      1.633 r
  data arrival time                                                 1.633

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_363_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.633
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.299


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_491_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10132/Y (BUFX10MTR)                                   0.065      0.517 r
  U15980/Y (INVX4MTR)                                    0.041      0.558 f
  U19087/Y (NAND2X2MTR)                                  0.046      0.604 r
  U19022/Y (NAND4X4MTR)                                  0.125      0.729 f
  U17938/Y (NOR2X2MTR)                                   0.122      0.851 r
  U12053/Y (NAND2X4MTR)                                  0.063      0.913 f
  U16482/Y (NOR2X4MTR)                                   0.081      0.994 r
  U12049/Y (NAND2X4MTR)                                  0.053      1.047 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.118 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.186 f
  U23707/Y (NOR2X4MTR)                                   0.084      1.270 r
  U15889/Y (NAND3X2MTR)                                  0.081      1.351 f
  U12095/Y (NAND3X1MTR)                                  0.058      1.408 r
  U9255/Y (NOR2X2MTR)                                    0.053      1.462 f
  U18887/Y (AOI2BB1X2MTR)                                0.121      1.583 f
  U22901/Y (NOR2X1MTR)                                   0.050      1.633 r
  PIM_result_reg_491_/D (DFFRQX2MTR)                     0.000      1.633 r
  data arrival time                                                 1.633

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_491_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.633
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.299


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U15523/Y (INVX5MTR)                                    0.032      0.248 f
  U17022/Y (BUFX10MTR)                                   0.068      0.316 f
  U21863/Y (BUFX10MTR)                                   0.072      0.388 f
  U17165/Y (CLKNAND2X2MTR)                               0.033      0.421 r
  U17141/Y (NAND3X2MTR)                                  0.071      0.492 f
  U15979/Y (CLKNAND2X2MTR)                               0.060      0.552 r
  U15960/Y (CLKNAND2X4MTR)                               0.067      0.618 f
  U10749/Y (NOR2X4MTR)                                   0.080      0.698 r
  U16664/Y (INVX2MTR)                                    0.052      0.750 f
  U15052/Y (OA21X4MTR)                                   0.136      0.886 f
  U15657/Y (CLKNAND2X4MTR)                               0.051      0.938 r
  U14906/Y (INVX4MTR)                                    0.038      0.976 f
  U13058/Y (OAI21X3MTR)                                  0.076      1.052 r
  U20797/Y (OAI2BB1X4MTR)                                0.113      1.165 r
  U20735/Y (OAI211X8MTR)                                 0.072      1.237 f
  U14266/Y (CLKNAND2X4MTR)                               0.061      1.298 r
  U15441/Y (NAND2X8MTR)                                  0.055      1.352 f
  U11918/Y (NAND2X12MTR)                                 0.056      1.408 r
  U14809/Y (NOR2X4MTR)                                   0.041      1.449 f
  U17409/Y (BUFX6MTR)                                    0.085      1.534 f
  U23777/Y (AOI22X2MTR)                                  0.061      1.595 r
  U11797/Y (OAI21X1MTR)                                  0.087      1.682 f
  U0_BANK_TOP/vACC_1_reg_7__12_/D (DFFRHQX8MTR)          0.000      1.682 f
  data arrival time                                                 1.682

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__12_/CK (DFFRHQX8MTR)         0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.682
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.298


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U9553/Y (AOI21X2MTR)                                   0.048      1.100 f
  U11474/Y (NAND2X2MTR)                                  0.062      1.162 r
  U12210/Y (NAND3X8MTR)                                  0.099      1.261 f
  U20808/Y (AOI21X8MTR)                                  0.111      1.372 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.462 r
  U9260/Y (NAND2X4MTR)                                   0.057      1.520 f
  U15479/Y (INVX4MTR)                                    0.060      1.580 r
  U28974/Y (CLKNAND2X2MTR)                               0.048      1.628 f
  U28976/Y (OAI211X2MTR)                                 0.041      1.668 r
  U0_BANK_TOP/vACC_1_reg_1__14_/D (DFFRHQX2MTR)          0.000      1.668 r
  data arrival time                                                 1.668

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.668
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.298


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U15749/Y (INVX8MTR)                                    0.051      1.425 r
  U15770/Y (NAND2X4MTR)                                  0.059      1.484 f
  U12958/Y (OAI222X2MTR)                                 0.112      1.596 r
  U0_BANK_TOP/vACC_3_reg_2__12_/D (DFFRQX4MTR)           0.000      1.596 r
  data arrival time                                                 1.596

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__12_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.202      1.298
  data required time                                                1.298
  --------------------------------------------------------------------------
  data required time                                                1.298
  data arrival time                                                -1.596
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.298


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U9553/Y (AOI21X2MTR)                                   0.048      1.100 f
  U11474/Y (NAND2X2MTR)                                  0.062      1.162 r
  U12210/Y (NAND3X8MTR)                                  0.099      1.261 f
  U20808/Y (AOI21X8MTR)                                  0.111      1.372 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.462 r
  U9260/Y (NAND2X4MTR)                                   0.057      1.520 f
  U17525/Y (INVX4MTR)                                    0.068      1.588 r
  U11723/Y (NAND2X2MTR)                                  0.047      1.634 f
  U11722/Y (OAI21X1MTR)                                  0.036      1.670 r
  U0_BANK_TOP/vACC_1_reg_1__4_/D (DFFRHQX2MTR)           0.000      1.670 r
  data arrival time                                                 1.670

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.128      1.372
  data required time                                                1.372
  --------------------------------------------------------------------------
  data required time                                                1.372
  data arrival time                                                -1.670
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.298


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U9553/Y (AOI21X2MTR)                                   0.048      1.100 f
  U11474/Y (NAND2X2MTR)                                  0.062      1.162 r
  U12210/Y (NAND3X8MTR)                                  0.099      1.261 f
  U20808/Y (AOI21X8MTR)                                  0.111      1.372 r
  U17595/Y (NAND2BX4MTR)                                 0.090      1.462 r
  U14268/Y (NAND2X4MTR)                                  0.052      1.514 f
  U15470/Y (INVX4MTR)                                    0.062      1.577 r
  U11280/Y (CLKNAND2X2MTR)                               0.048      1.625 f
  U28885/Y (OAI211X2MTR)                                 0.044      1.669 r
  U0_BANK_TOP/vACC_3_reg_1__8_/D (DFFRHQX2MTR)           0.000      1.669 r
  data arrival time                                                 1.669

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.669
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.298


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U9553/Y (AOI21X2MTR)                                   0.048      1.100 f
  U11474/Y (NAND2X2MTR)                                  0.062      1.162 r
  U12210/Y (NAND3X8MTR)                                  0.099      1.261 f
  U20808/Y (AOI21X8MTR)                                  0.111      1.372 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.462 r
  U9260/Y (NAND2X4MTR)                                   0.057      1.520 f
  U17525/Y (INVX4MTR)                                    0.068      1.588 r
  U11720/Y (NAND2X2MTR)                                  0.047      1.634 f
  U11717/Y (OAI21X1MTR)                                  0.036      1.670 r
  U0_BANK_TOP/vACC_1_reg_1__1_/D (DFFRHQX2MTR)           0.000      1.670 r
  data arrival time                                                 1.670

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.128      1.372
  data required time                                                1.372
  --------------------------------------------------------------------------
  data required time                                                1.372
  data arrival time                                                -1.670
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.298


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U15523/Y (INVX5MTR)                                    0.032      0.248 f
  U17022/Y (BUFX10MTR)                                   0.068      0.316 f
  U21863/Y (BUFX10MTR)                                   0.072      0.388 f
  U17165/Y (CLKNAND2X2MTR)                               0.033      0.421 r
  U17141/Y (NAND3X2MTR)                                  0.071      0.492 f
  U15979/Y (CLKNAND2X2MTR)                               0.060      0.552 r
  U15960/Y (CLKNAND2X4MTR)                               0.067      0.618 f
  U10749/Y (NOR2X4MTR)                                   0.080      0.698 r
  U16664/Y (INVX2MTR)                                    0.052      0.750 f
  U15052/Y (OA21X4MTR)                                   0.136      0.886 f
  U15657/Y (CLKNAND2X4MTR)                               0.051      0.938 r
  U14906/Y (INVX4MTR)                                    0.038      0.976 f
  U13058/Y (OAI21X3MTR)                                  0.076      1.052 r
  U20797/Y (OAI2BB1X4MTR)                                0.113      1.165 r
  U20735/Y (OAI211X8MTR)                                 0.072      1.237 f
  U14266/Y (CLKNAND2X4MTR)                               0.061      1.298 r
  U15441/Y (NAND2X8MTR)                                  0.055      1.352 f
  U15756/Y (NAND2X6MTR)                                  0.060      1.413 r
  U26498/Y (OAI2B1X8MTR)                                 0.059      1.472 f
  U14797/Y (BUFX4MTR)                                    0.094      1.566 f
  U11831/Y (OAI22X1MTR)                                  0.050      1.616 r
  U0_BANK_TOP/vACC_3_reg_7__1_/D (DFFRQX4MTR)            0.000      1.616 r
  data arrival time                                                 1.616

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__1_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.182      1.318
  data required time                                                1.318
  --------------------------------------------------------------------------
  data required time                                                1.318
  data arrival time                                                -1.616
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.298


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 f
  U10667/Y (NOR2BX2MTR)                                  0.083      0.204 f
  U17086/Y (INVX2MTR)                                    0.040      0.243 r
  U29501/Y (INVX2MTR)                                    0.043      0.286 f
  U17040/Y (AOI22X2MTR)                                  0.074      0.360 r
  U19852/Y (OAI2B11X2MTR)                                0.100      0.460 f
  U11656/Y (OAI2BB1X4MTR)                                0.103      0.563 f
  U10572/Y (NOR2X4MTR)                                   0.077      0.639 r
  U15184/Y (INVX2MTR)                                    0.057      0.696 f
  U18934/Y (CLKNAND2X4MTR)                               0.054      0.750 r
  U25630/Y (OAI21X6MTR)                                  0.063      0.812 f
  U26601/Y (AOI21X6MTR)                                  0.089      0.901 r
  U11791/Y (AOI2BB1X1MTR)                                0.111      1.012 r
  U12172/Y (OAI2BB1X2MTR)                                0.063      1.074 f
  U17411/Y (AOI21X4MTR)                                  0.085      1.159 r
  U17391/Y (NAND2X6MTR)                                  0.071      1.230 f
  U9429/Y (CLKNAND2X4MTR)                                0.048      1.278 r
  U17458/Y (NAND2X6MTR)                                  0.052      1.330 f
  U9293/Y (AO21X4MTR)                                    0.139      1.470 f
  U15364/Y (INVX4MTR)                                    0.058      1.528 r
  U15775/Y (CLKNAND2X2MTR)                               0.048      1.576 f
  U18728/Y (OAI211X2MTR)                                 0.039      1.615 r
  U0_BANK_TOP/vACC_0_reg_5__8_/D (DFFRQX4MTR)            0.000      1.615 r
  data arrival time                                                 1.615

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__8_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.183      1.317
  data required time                                                1.317
  --------------------------------------------------------------------------
  data required time                                                1.317
  data arrival time                                                -1.615
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.297


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U17492/Y (OR2X4MTR)                                    0.108      1.493 f
  U11428/Y (INVX4MTR)                                    0.041      1.535 r
  U11619/Y (AOI22X2MTR)                                  0.042      1.577 f
  U28687/Y (OAI21X2MTR)                                  0.044      1.622 r
  U0_BANK_TOP/vACC_0_reg_0__8_/D (DFFRQX4MTR)            0.000      1.622 r
  data arrival time                                                 1.622

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__8_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.175      1.325
  data required time                                                1.325
  --------------------------------------------------------------------------
  data required time                                                1.325
  data arrival time                                                -1.622
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.297


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U15462/Y (NAND2X2MTR)                                  0.073      1.294 f
  U15435/Y (INVX4MTR)                                    0.058      1.352 r
  U18833/Y (INVX4MTR)                                    0.049      1.402 f
  U26433/Y (NAND2X2MTR)                                  0.047      1.449 r
  U9203/Y (INVX2MTR)                                     0.062      1.510 f
  U11055/Y (AOI22X1MTR)                                  0.092      1.602 r
  U21840/Y (OAI21X1MTR)                                  0.074      1.677 f
  U0_BANK_TOP/vACC_3_reg_4__13_/D (DFFRHQX2MTR)          0.000      1.677 f
  data arrival time                                                 1.677

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.677
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.296


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U14266/Y (CLKNAND2X4MTR)                               0.072      1.279 f
  U15441/Y (NAND2X8MTR)                                  0.055      1.335 r
  U11918/Y (NAND2X12MTR)                                 0.054      1.389 f
  U9280/Y (OAI2B1X4MTR)                                  0.118      1.507 r
  U23600/Y (INVX3MTR)                                    0.045      1.552 f
  U23807/Y (INVX3MTR)                                    0.064      1.616 r
  U18750/Y (OAI21X2MTR)                                  0.056      1.673 f
  U0_BANK_TOP/vACC_2_reg_7__8_/D (DFFRHQX1MTR)           0.000      1.673 f
  data arrival time                                                 1.673

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__8_/CK (DFFRHQX1MTR)          0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.673
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.296


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U14266/Y (CLKNAND2X4MTR)                               0.072      1.279 f
  U15441/Y (NAND2X8MTR)                                  0.055      1.335 r
  U11918/Y (NAND2X12MTR)                                 0.054      1.389 f
  U14809/Y (NOR2X4MTR)                                   0.083      1.472 r
  U17409/Y (BUFX6MTR)                                    0.092      1.563 r
  U23595/Y (AOI22X1MTR)                                  0.058      1.621 f
  U11552/Y (OAI21X1MTR)                                  0.051      1.672 r
  U0_BANK_TOP/vACC_1_reg_7__8_/D (DFFRHQX2MTR)           0.000      1.672 r
  data arrival time                                                 1.672

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.672
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.296


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U15523/Y (INVX5MTR)                                    0.032      0.248 f
  U17022/Y (BUFX10MTR)                                   0.068      0.316 f
  U21863/Y (BUFX10MTR)                                   0.072      0.388 f
  U17165/Y (CLKNAND2X2MTR)                               0.033      0.421 r
  U17141/Y (NAND3X2MTR)                                  0.071      0.492 f
  U15979/Y (CLKNAND2X2MTR)                               0.060      0.552 r
  U15960/Y (CLKNAND2X4MTR)                               0.067      0.618 f
  U10749/Y (NOR2X4MTR)                                   0.080      0.698 r
  U16664/Y (INVX2MTR)                                    0.052      0.750 f
  U15052/Y (OA21X4MTR)                                   0.136      0.886 f
  U15657/Y (CLKNAND2X4MTR)                               0.051      0.938 r
  U14906/Y (INVX4MTR)                                    0.038      0.976 f
  U13058/Y (OAI21X3MTR)                                  0.076      1.052 r
  U20797/Y (OAI2BB1X4MTR)                                0.113      1.165 r
  U20735/Y (OAI211X8MTR)                                 0.072      1.237 f
  U14266/Y (CLKNAND2X4MTR)                               0.061      1.298 r
  U15441/Y (NAND2X8MTR)                                  0.055      1.352 f
  U15756/Y (NAND2X6MTR)                                  0.060      1.413 r
  U26498/Y (OAI2B1X8MTR)                                 0.059      1.472 f
  U14797/Y (BUFX4MTR)                                    0.094      1.566 f
  U12995/Y (OAI22X1MTR)                                  0.050      1.616 r
  U0_BANK_TOP/vACC_3_reg_7__15_/D (DFFRQX4MTR)           0.000      1.616 r
  data arrival time                                                 1.616

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__15_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.180      1.320
  data required time                                                1.320
  --------------------------------------------------------------------------
  data required time                                                1.320
  data arrival time                                                -1.616
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.296


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U9553/Y (AOI21X2MTR)                                   0.048      1.100 f
  U11474/Y (NAND2X2MTR)                                  0.062      1.162 r
  U12210/Y (NAND3X8MTR)                                  0.099      1.261 f
  U20808/Y (AOI21X8MTR)                                  0.111      1.372 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.462 r
  U9260/Y (NAND2X4MTR)                                   0.057      1.520 f
  U17525/Y (INVX4MTR)                                    0.068      1.588 r
  U11705/Y (NAND2X2MTR)                                  0.047      1.634 f
  U11701/Y (OAI21X1MTR)                                  0.036      1.670 r
  U0_BANK_TOP/vACC_1_reg_1__2_/D (DFFRHQX2MTR)           0.000      1.670 r
  data arrival time                                                 1.670

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.670
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.296


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U9553/Y (AOI21X2MTR)                                   0.048      1.100 f
  U11474/Y (NAND2X2MTR)                                  0.062      1.162 r
  U12210/Y (NAND3X8MTR)                                  0.099      1.261 f
  U20808/Y (AOI21X8MTR)                                  0.111      1.372 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.462 r
  U9260/Y (NAND2X4MTR)                                   0.057      1.520 f
  U17525/Y (INVX4MTR)                                    0.068      1.588 r
  U11679/Y (NAND2X2MTR)                                  0.047      1.634 f
  U11677/Y (OAI21X1MTR)                                  0.036      1.670 r
  U0_BANK_TOP/vACC_1_reg_1__15_/D (DFFRHQX2MTR)          0.000      1.670 r
  data arrival time                                                 1.670

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__15_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.670
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.296


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U15523/Y (INVX5MTR)                                    0.032      0.248 f
  U17022/Y (BUFX10MTR)                                   0.068      0.316 f
  U21863/Y (BUFX10MTR)                                   0.072      0.388 f
  U17165/Y (CLKNAND2X2MTR)                               0.033      0.421 r
  U17141/Y (NAND3X2MTR)                                  0.071      0.492 f
  U15979/Y (CLKNAND2X2MTR)                               0.060      0.552 r
  U15960/Y (CLKNAND2X4MTR)                               0.067      0.618 f
  U10749/Y (NOR2X4MTR)                                   0.080      0.698 r
  U16664/Y (INVX2MTR)                                    0.052      0.750 f
  U15052/Y (OA21X4MTR)                                   0.136      0.886 f
  U15657/Y (CLKNAND2X4MTR)                               0.051      0.938 r
  U14906/Y (INVX4MTR)                                    0.038      0.976 f
  U13058/Y (OAI21X3MTR)                                  0.076      1.052 r
  U20797/Y (OAI2BB1X4MTR)                                0.113      1.165 r
  U20735/Y (OAI211X8MTR)                                 0.072      1.237 f
  U14266/Y (CLKNAND2X4MTR)                               0.061      1.298 r
  U15441/Y (NAND2X8MTR)                                  0.055      1.352 f
  U11918/Y (NAND2X12MTR)                                 0.056      1.408 r
  U14809/Y (NOR2X4MTR)                                   0.041      1.449 f
  U17409/Y (BUFX6MTR)                                    0.085      1.534 f
  U14184/Y (AOI22X2MTR)                                  0.061      1.595 r
  U11804/Y (OAI21X1MTR)                                  0.080      1.675 f
  U0_BANK_TOP/vACC_1_reg_7__9_/D (DFFRHQX2MTR)           0.000      1.675 f
  data arrival time                                                 1.675

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.675
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.296


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U9553/Y (AOI21X2MTR)                                   0.048      1.100 f
  U11474/Y (NAND2X2MTR)                                  0.062      1.162 r
  U12210/Y (NAND3X8MTR)                                  0.099      1.261 f
  U20808/Y (AOI21X8MTR)                                  0.111      1.372 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.462 r
  U9260/Y (NAND2X4MTR)                                   0.057      1.520 f
  U17525/Y (INVX4MTR)                                    0.068      1.588 r
  U11681/Y (NAND2X2MTR)                                  0.047      1.634 f
  U11680/Y (OAI21X1MTR)                                  0.036      1.670 r
  U0_BANK_TOP/vACC_1_reg_1__5_/D (DFFRHQX2MTR)           0.000      1.670 r
  data arrival time                                                 1.670

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.670
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.296


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U15462/Y (NAND2X2MTR)                                  0.073      1.294 f
  U15435/Y (INVX4MTR)                                    0.058      1.352 r
  U18833/Y (INVX4MTR)                                    0.049      1.402 f
  U10993/Y (CLKNAND2X2MTR)                               0.046      1.448 r
  U12983/Y (INVX2MTR)                                    0.058      1.506 f
  U29437/Y (AOI22X2MTR)                                  0.094      1.600 r
  U11760/Y (OAI21X1MTR)                                  0.076      1.676 f
  U0_BANK_TOP/vACC_0_reg_4__13_/D (DFFRHQX2MTR)          0.000      1.676 f
  data arrival time                                                 1.676

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.676
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.296


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U16323/Y (OAI2B1X4MTR)                                 0.084      1.458 r
  U17413/Y (INVX4MTR)                                    0.053      1.510 f
  U15361/Y (INVX4MTR)                                    0.055      1.566 r
  U29090/Y (OAI222X2MTR)                                 0.101      1.666 f
  U0_BANK_TOP/vACC_1_reg_2__10_/D (DFFRHQX2MTR)          0.000      1.666 f
  data arrival time                                                 1.666

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.666
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.296


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U16323/Y (OAI2B1X4MTR)                                 0.084      1.458 r
  U17413/Y (INVX4MTR)                                    0.053      1.510 f
  U15361/Y (INVX4MTR)                                    0.055      1.566 r
  U29085/Y (OAI222X2MTR)                                 0.101      1.666 f
  U0_BANK_TOP/vACC_1_reg_2__11_/D (DFFRHQX2MTR)          0.000      1.666 f
  data arrival time                                                 1.666

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.666
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.296


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24079/Y (INVX4MTR)                                    0.048      0.266 r
  U17036/Y (INVX4MTR)                                    0.055      0.320 f
  U10447/Y (INVX8MTR)                                    0.046      0.366 r
  U24673/Y (NOR2X4MTR)                                   0.027      0.393 f
  U23944/Y (AOI21X3MTR)                                  0.055      0.448 r
  U12205/Y (OAI21X2MTR)                                  0.063      0.510 f
  U26276/Y (OAI21X4MTR)                                  0.094      0.604 r
  U26034/Y (CLKNAND2X4MTR)                               0.070      0.674 f
  U25099/Y (NOR2X4MTR)                                   0.064      0.738 r
  U9874/Y (OAI21X2MTR)                                   0.089      0.827 f
  U14352/Y (AOI21X4MTR)                                  0.115      0.942 r
  U16442/Y (NAND2X6MTR)                                  0.076      1.018 f
  U9609/Y (OAI2BB1X2MTR)                                 0.095      1.114 f
  U9575/Y (NAND2X2MTR)                                   0.043      1.157 r
  U9507/Y (NAND3X4MTR)                                   0.073      1.230 f
  U9480/Y (INVX2MTR)                                     0.073      1.302 r
  U15434/Y (NOR2X8MTR)                                   0.036      1.338 f
  U17427/Y (BUFX4MTR)                                    0.089      1.427 f
  U16283/Y (NAND2BX4MTR)                                 0.101      1.528 f
  U11890/Y (OAI22X1MTR)                                  0.087      1.615 r
  U0_BANK_TOP/vACC_2_reg_6__15_/D (DFFRQX4MTR)           0.000      1.615 r
  data arrival time                                                 1.615

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__15_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.181      1.319
  data required time                                                1.319
  --------------------------------------------------------------------------
  data required time                                                1.319
  data arrival time                                                -1.615
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.295


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_26_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U16020/Y (INVX4MTR)                                    0.053      0.534 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.584 r
  U16591/Y (NAND4X4MTR)                                  0.137      0.721 f
  U17918/Y (NOR2X3MTR)                                   0.099      0.820 r
  U25685/Y (NAND3X4MTR)                                  0.077      0.897 f
  U17846/Y (NOR2X4MTR)                                   0.074      0.971 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.030 f
  U16329/Y (NOR2X4MTR)                                   0.088      1.119 r
  U13729/Y (NAND3X6MTR)                                  0.085      1.204 f
  U13713/Y (INVX1MTR)                                    0.071      1.275 r
  U16483/Y (OAI21X4MTR)                                  0.071      1.346 f
  U16444/Y (NOR2BX2MTR)                                  0.100      1.446 f
  U18949/Y (MXI2X2MTR)                                   0.088      1.534 r
  U23126/Y (AND2X1MTR)                                   0.100      1.633 r
  PIM_result_reg_26_/D (DFFRQX2MTR)                      0.000      1.633 r
  data arrival time                                                 1.633

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_26_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.162      1.338
  data required time                                                1.338
  --------------------------------------------------------------------------
  data required time                                                1.338
  data arrival time                                                -1.633
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.295


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_154_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U16020/Y (INVX4MTR)                                    0.053      0.534 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.584 r
  U16591/Y (NAND4X4MTR)                                  0.137      0.721 f
  U17918/Y (NOR2X3MTR)                                   0.099      0.820 r
  U25685/Y (NAND3X4MTR)                                  0.077      0.897 f
  U17846/Y (NOR2X4MTR)                                   0.074      0.971 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.030 f
  U16329/Y (NOR2X4MTR)                                   0.088      1.119 r
  U13729/Y (NAND3X6MTR)                                  0.085      1.204 f
  U13713/Y (INVX1MTR)                                    0.071      1.275 r
  U16483/Y (OAI21X4MTR)                                  0.071      1.346 f
  U16444/Y (NOR2BX2MTR)                                  0.100      1.446 f
  U18949/Y (MXI2X2MTR)                                   0.088      1.534 r
  U23125/Y (AND2X1MTR)                                   0.100      1.633 r
  PIM_result_reg_154_/D (DFFRQX2MTR)                     0.000      1.633 r
  data arrival time                                                 1.633

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_154_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.162      1.338
  data required time                                                1.338
  --------------------------------------------------------------------------
  data required time                                                1.338
  data arrival time                                                -1.633
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.295


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_282_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U16020/Y (INVX4MTR)                                    0.053      0.534 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.584 r
  U16591/Y (NAND4X4MTR)                                  0.137      0.721 f
  U17918/Y (NOR2X3MTR)                                   0.099      0.820 r
  U25685/Y (NAND3X4MTR)                                  0.077      0.897 f
  U17846/Y (NOR2X4MTR)                                   0.074      0.971 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.030 f
  U16329/Y (NOR2X4MTR)                                   0.088      1.119 r
  U13729/Y (NAND3X6MTR)                                  0.085      1.204 f
  U13713/Y (INVX1MTR)                                    0.071      1.275 r
  U16483/Y (OAI21X4MTR)                                  0.071      1.346 f
  U16444/Y (NOR2BX2MTR)                                  0.100      1.446 f
  U18949/Y (MXI2X2MTR)                                   0.088      1.534 r
  U23124/Y (AND2X1MTR)                                   0.100      1.633 r
  PIM_result_reg_282_/D (DFFRQX2MTR)                     0.000      1.633 r
  data arrival time                                                 1.633

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_282_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.162      1.338
  data required time                                                1.338
  --------------------------------------------------------------------------
  data required time                                                1.338
  data arrival time                                                -1.633
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.295


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_410_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U16020/Y (INVX4MTR)                                    0.053      0.534 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.584 r
  U16591/Y (NAND4X4MTR)                                  0.137      0.721 f
  U17918/Y (NOR2X3MTR)                                   0.099      0.820 r
  U25685/Y (NAND3X4MTR)                                  0.077      0.897 f
  U17846/Y (NOR2X4MTR)                                   0.074      0.971 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.030 f
  U16329/Y (NOR2X4MTR)                                   0.088      1.119 r
  U13729/Y (NAND3X6MTR)                                  0.085      1.204 f
  U13713/Y (INVX1MTR)                                    0.071      1.275 r
  U16483/Y (OAI21X4MTR)                                  0.071      1.346 f
  U16444/Y (NOR2BX2MTR)                                  0.100      1.446 f
  U18949/Y (MXI2X2MTR)                                   0.088      1.534 r
  U23123/Y (AND2X1MTR)                                   0.100      1.633 r
  PIM_result_reg_410_/D (DFFRQX2MTR)                     0.000      1.633 r
  data arrival time                                                 1.633

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_410_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.162      1.338
  data required time                                                1.338
  --------------------------------------------------------------------------
  data required time                                                1.338
  data arrival time                                                -1.633
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.295


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U14266/Y (CLKNAND2X4MTR)                               0.072      1.279 f
  U15441/Y (NAND2X8MTR)                                  0.055      1.335 r
  U11918/Y (NAND2X12MTR)                                 0.054      1.389 f
  U20832/Y (OAI2B1X8MTR)                                 0.090      1.479 r
  U11854/Y (INVX4MTR)                                    0.041      1.520 f
  U9170/Y (INVX2MTR)                                     0.071      1.591 r
  U22602/Y (OAI22X1MTR)                                  0.071      1.663 f
  U0_BANK_TOP/vACC_1_reg_7__2_/D (DFFRQX2MTR)            0.000      1.663 f
  data arrival time                                                 1.663

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__2_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.133      1.367
  data required time                                                1.367
  --------------------------------------------------------------------------
  data required time                                                1.367
  data arrival time                                                -1.663
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.295


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U26227/Y (BUFX8MTR)                                    0.078      0.294 r
  U18845/Y (INVX6MTR)                                    0.037      0.331 f
  U10622/Y (INVX4MTR)                                    0.055      0.386 r
  U20993/Y (OAI21X2MTR)                                  0.057      0.443 f
  U11186/Y (NAND3BX4MTR)                                 0.097      0.540 f
  U10574/Y (CLKNAND2X2MTR)                               0.050      0.590 r
  U24909/Y (CLKNAND2X4MTR)                               0.070      0.660 f
  U13857/Y (NOR2X4MTR)                                   0.095      0.755 r
  U25348/Y (OAI21X6MTR)                                  0.072      0.827 f
  U9879/Y (AOI21X4MTR)                                   0.097      0.924 r
  U18309/Y (OAI21X6MTR)                                  0.072      0.996 f
  U20747/Y (OAI2BB1X2MTR)                                0.098      1.094 f
  U9633/Y (NAND2X2MTR)                                   0.046      1.140 r
  U16428/Y (NAND3X4MTR)                                  0.079      1.218 f
  U11849/Y (INVX2MTR)                                    0.062      1.280 r
  U16381/Y (NOR2X6MTR)                                   0.041      1.321 f
  U9246/Y (BUFX4MTR)                                     0.093      1.414 f
  U26531/Y (NAND2BX4MTR)                                 0.104      1.519 f
  U11972/Y (OAI222X1MTR)                                 0.076      1.595 r
  U0_BANK_TOP/vACC_3_reg_2__9_/D (DFFRQX4MTR)            0.000      1.595 r
  data arrival time                                                 1.595

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__9_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.200      1.300
  data required time                                                1.300
  --------------------------------------------------------------------------
  data required time                                                1.300
  data arrival time                                                -1.595
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.295


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U10730/Y (INVX4MTR)                                    0.053      0.374 r
  U10445/Y (INVX4MTR)                                    0.048      0.422 f
  U10266/Y (OAI211X2MTR)                                 0.102      0.524 r
  U12751/Y (NOR2BX4MTR)                                  0.123      0.646 r
  U15948/Y (CLKNAND2X2MTR)                               0.077      0.723 f
  U14512/Y (INVX2MTR)                                    0.056      0.779 r
  U14502/Y (OAI21X2MTR)                                  0.067      0.846 f
  U13852/Y (AOI21X2MTR)                                  0.128      0.974 r
  U20772/Y (AOI2BB1X2MTR)                                0.121      1.096 r
  U17746/Y (NAND3X2MTR)                                  0.106      1.201 f
  U12210/Y (NAND3X8MTR)                                  0.077      1.278 r
  U20808/Y (AOI21X8MTR)                                  0.066      1.344 f
  U19098/Y (NOR2X2MTR)                                   0.087      1.432 r
  U9266/Y (INVX2MTR)                                     0.051      1.482 f
  U9230/Y (INVX2MTR)                                     0.065      1.547 r
  U28854/Y (CLKNAND2X2MTR)                               0.051      1.599 f
  U28855/Y (OAI211X2MTR)                                 0.045      1.644 r
  U0_BANK_TOP/vACC_0_reg_1__11_/D (DFFRHQX1MTR)          0.000      1.644 r
  data arrival time                                                 1.644

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__11_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.151      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.644
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.295


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U24350/Y (NAND2X2MTR)                                  0.032      0.375 r
  U16033/Y (OA21X4MTR)                                   0.100      0.475 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.521 f
  U25524/Y (NAND2X4MTR)                                  0.042      0.563 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.612 f
  U15065/Y (INVX2MTR)                                    0.038      0.650 r
  U16645/Y (NAND2X2MTR)                                  0.072      0.722 f
  U11164/Y (NAND2X4MTR)                                  0.053      0.776 r
  U15358/Y (NAND2X6MTR)                                  0.047      0.823 f
  U20887/Y (AOI21X8MTR)                                  0.089      0.912 r
  U20707/Y (OAI21X6MTR)                                  0.063      0.975 f
  U15295/Y (AOI21X2MTR)                                  0.085      1.060 r
  U28932/Y (XNOR2X2MTR)                                  0.060      1.119 f
  U12214/Y (AOI22X4MTR)                                  0.074      1.193 r
  U14683/Y (OAI2BB1X4MTR)                                0.062      1.256 f
  U14665/Y (NOR2X4MTR)                                   0.064      1.319 r
  U10980/Y (NAND3X4MTR)                                  0.064      1.383 f
  U15253/Y (NOR2X6MTR)                                   0.084      1.467 r
  U15248/Y (NAND2X8MTR)                                  0.061      1.528 f
  U23634/Y (CLKNAND2X2MTR)                               0.086      1.613 r
  U23763/Y (OAI21X1MTR)                                  0.077      1.691 f
  U0_BANK_TOP/vACC_1_reg_5__13_/D (DFFRHQX4MTR)          0.000      1.691 f
  data arrival time                                                 1.691

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__13_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.104      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.691
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.295


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U10730/Y (INVX4MTR)                                    0.053      0.374 r
  U10445/Y (INVX4MTR)                                    0.048      0.422 f
  U10266/Y (OAI211X2MTR)                                 0.102      0.524 r
  U12751/Y (NOR2BX4MTR)                                  0.123      0.646 r
  U15948/Y (CLKNAND2X2MTR)                               0.077      0.723 f
  U14512/Y (INVX2MTR)                                    0.056      0.779 r
  U14502/Y (OAI21X2MTR)                                  0.067      0.846 f
  U13852/Y (AOI21X2MTR)                                  0.128      0.974 r
  U20772/Y (AOI2BB1X2MTR)                                0.121      1.096 r
  U17746/Y (NAND3X2MTR)                                  0.106      1.201 f
  U12210/Y (NAND3X8MTR)                                  0.077      1.278 r
  U20808/Y (AOI21X8MTR)                                  0.066      1.344 f
  U19098/Y (NOR2X2MTR)                                   0.087      1.432 r
  U9266/Y (INVX2MTR)                                     0.051      1.482 f
  U9230/Y (INVX2MTR)                                     0.065      1.547 r
  U28971/Y (CLKNAND2X2MTR)                               0.051      1.599 f
  U28972/Y (OAI211X2MTR)                                 0.045      1.643 r
  U0_BANK_TOP/vACC_0_reg_1__13_/D (DFFRHQX1MTR)          0.000      1.643 r
  data arrival time                                                 1.643

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__13_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.151      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.643
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.295


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U10730/Y (INVX4MTR)                                    0.053      0.374 r
  U10445/Y (INVX4MTR)                                    0.048      0.422 f
  U10266/Y (OAI211X2MTR)                                 0.102      0.524 r
  U12751/Y (NOR2BX4MTR)                                  0.123      0.646 r
  U15948/Y (CLKNAND2X2MTR)                               0.077      0.723 f
  U14512/Y (INVX2MTR)                                    0.056      0.779 r
  U14502/Y (OAI21X2MTR)                                  0.067      0.846 f
  U13852/Y (AOI21X2MTR)                                  0.128      0.974 r
  U20772/Y (AOI2BB1X2MTR)                                0.121      1.096 r
  U17746/Y (NAND3X2MTR)                                  0.106      1.201 f
  U12210/Y (NAND3X8MTR)                                  0.077      1.278 r
  U20808/Y (AOI21X8MTR)                                  0.066      1.344 f
  U19098/Y (NOR2X2MTR)                                   0.087      1.432 r
  U9266/Y (INVX2MTR)                                     0.051      1.482 f
  U9230/Y (INVX2MTR)                                     0.065      1.547 r
  U28841/Y (CLKNAND2X2MTR)                               0.051      1.599 f
  U28842/Y (OAI211X2MTR)                                 0.045      1.643 r
  U0_BANK_TOP/vACC_0_reg_1__12_/D (DFFRHQX1MTR)          0.000      1.643 r
  data arrival time                                                 1.643

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__12_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.151      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.643
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.295


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U16020/Y (INVX4MTR)                                    0.053      0.534 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.584 r
  U16591/Y (NAND4X4MTR)                                  0.137      0.721 f
  U17918/Y (NOR2X3MTR)                                   0.099      0.820 r
  U25685/Y (NAND3X4MTR)                                  0.077      0.897 f
  U17846/Y (NOR2X4MTR)                                   0.074      0.971 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.030 f
  U16329/Y (NOR2X4MTR)                                   0.088      1.119 r
  U13729/Y (NAND3X6MTR)                                  0.085      1.204 f
  U13713/Y (INVX1MTR)                                    0.071      1.275 r
  U26236/Y (NAND2X2MTR)                                  0.072      1.347 f
  U14271/Y (NOR2X4MTR)                                   0.080      1.426 r
  U17535/Y (CLKNAND2X2MTR)                               0.054      1.480 f
  U20948/Y (NAND4X2MTR)                                  0.066      1.546 r
  U23142/Y (AND2X1MTR)                                   0.088      1.634 r
  PIM_result_reg_20_/D (DFFRQX2MTR)                      0.000      1.634 r
  data arrival time                                                 1.634

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_20_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.634
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.295


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_148_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U16020/Y (INVX4MTR)                                    0.053      0.534 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.584 r
  U16591/Y (NAND4X4MTR)                                  0.137      0.721 f
  U17918/Y (NOR2X3MTR)                                   0.099      0.820 r
  U25685/Y (NAND3X4MTR)                                  0.077      0.897 f
  U17846/Y (NOR2X4MTR)                                   0.074      0.971 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.030 f
  U16329/Y (NOR2X4MTR)                                   0.088      1.119 r
  U13729/Y (NAND3X6MTR)                                  0.085      1.204 f
  U13713/Y (INVX1MTR)                                    0.071      1.275 r
  U26236/Y (NAND2X2MTR)                                  0.072      1.347 f
  U14271/Y (NOR2X4MTR)                                   0.080      1.426 r
  U17535/Y (CLKNAND2X2MTR)                               0.054      1.480 f
  U20948/Y (NAND4X2MTR)                                  0.066      1.546 r
  U23141/Y (AND2X1MTR)                                   0.088      1.634 r
  PIM_result_reg_148_/D (DFFRQX2MTR)                     0.000      1.634 r
  data arrival time                                                 1.634

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_148_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.634
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.295


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_276_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U16020/Y (INVX4MTR)                                    0.053      0.534 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.584 r
  U16591/Y (NAND4X4MTR)                                  0.137      0.721 f
  U17918/Y (NOR2X3MTR)                                   0.099      0.820 r
  U25685/Y (NAND3X4MTR)                                  0.077      0.897 f
  U17846/Y (NOR2X4MTR)                                   0.074      0.971 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.030 f
  U16329/Y (NOR2X4MTR)                                   0.088      1.119 r
  U13729/Y (NAND3X6MTR)                                  0.085      1.204 f
  U13713/Y (INVX1MTR)                                    0.071      1.275 r
  U26236/Y (NAND2X2MTR)                                  0.072      1.347 f
  U14271/Y (NOR2X4MTR)                                   0.080      1.426 r
  U17535/Y (CLKNAND2X2MTR)                               0.054      1.480 f
  U20948/Y (NAND4X2MTR)                                  0.066      1.546 r
  U23140/Y (AND2X1MTR)                                   0.088      1.634 r
  PIM_result_reg_276_/D (DFFRQX2MTR)                     0.000      1.634 r
  data arrival time                                                 1.634

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_276_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.634
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.295


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_404_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U16020/Y (INVX4MTR)                                    0.053      0.534 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.584 r
  U16591/Y (NAND4X4MTR)                                  0.137      0.721 f
  U17918/Y (NOR2X3MTR)                                   0.099      0.820 r
  U25685/Y (NAND3X4MTR)                                  0.077      0.897 f
  U17846/Y (NOR2X4MTR)                                   0.074      0.971 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.030 f
  U16329/Y (NOR2X4MTR)                                   0.088      1.119 r
  U13729/Y (NAND3X6MTR)                                  0.085      1.204 f
  U13713/Y (INVX1MTR)                                    0.071      1.275 r
  U26236/Y (NAND2X2MTR)                                  0.072      1.347 f
  U14271/Y (NOR2X4MTR)                                   0.080      1.426 r
  U17535/Y (CLKNAND2X2MTR)                               0.054      1.480 f
  U20948/Y (NAND4X2MTR)                                  0.066      1.546 r
  U23139/Y (AND2X1MTR)                                   0.088      1.634 r
  PIM_result_reg_404_/D (DFFRQX2MTR)                     0.000      1.634 r
  data arrival time                                                 1.634

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_404_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.634
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.295


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U10730/Y (INVX4MTR)                                    0.053      0.374 r
  U10445/Y (INVX4MTR)                                    0.048      0.422 f
  U10266/Y (OAI211X2MTR)                                 0.102      0.524 r
  U12751/Y (NOR2BX4MTR)                                  0.123      0.646 r
  U15948/Y (CLKNAND2X2MTR)                               0.077      0.723 f
  U14512/Y (INVX2MTR)                                    0.056      0.779 r
  U14502/Y (OAI21X2MTR)                                  0.067      0.846 f
  U13852/Y (AOI21X2MTR)                                  0.128      0.974 r
  U20772/Y (AOI2BB1X2MTR)                                0.121      1.096 r
  U17746/Y (NAND3X2MTR)                                  0.106      1.201 f
  U12210/Y (NAND3X8MTR)                                  0.077      1.278 r
  U20808/Y (AOI21X8MTR)                                  0.066      1.344 f
  U19098/Y (NOR2X2MTR)                                   0.087      1.432 r
  U9266/Y (INVX2MTR)                                     0.051      1.482 f
  U9230/Y (INVX2MTR)                                     0.065      1.547 r
  U28867/Y (CLKNAND2X2MTR)                               0.051      1.599 f
  U28868/Y (OAI211X2MTR)                                 0.045      1.643 r
  U0_BANK_TOP/vACC_0_reg_1__10_/D (DFFRHQX1MTR)          0.000      1.643 r
  data arrival time                                                 1.643

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__10_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.151      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.643
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.295


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24078/Y (INVX8MTR)                                    0.048      0.266 r
  U10650/Y (INVX6MTR)                                    0.042      0.307 f
  U11070/Y (INVX2MTR)                                    0.083      0.391 r
  U20813/Y (OAI22X2MTR)                                  0.064      0.454 f
  U16037/Y (OAI21X2MTR)                                  0.089      0.543 r
  U12772/Y (CLKNAND2X2MTR)                               0.090      0.634 f
  U11120/Y (INVX4MTR)                                    0.045      0.679 r
  U15899/Y (CLKNAND2X4MTR)                               0.052      0.731 f
  U13342/Y (INVX4MTR)                                    0.049      0.780 r
  U13250/Y (OAI21X6MTR)                                  0.051      0.831 f
  U15001/Y (AOI21X4MTR)                                  0.094      0.925 r
  U12202/Y (NAND2X3MTR)                                  0.074      0.999 f
  U20819/Y (OAI2BB1X2MTR)                                0.102      1.101 f
  U11734/Y (XNOR2X1MTR)                                  0.071      1.172 f
  U25232/Y (AOI22X1MTR)                                  0.097      1.269 r
  U19007/Y (OAI2BB1X2MTR)                                0.075      1.344 f
  U14835/Y (BUFX2MTR)                                    0.117      1.461 f
  U26307/Y (MXI2X2MTR)                                   0.104      1.565 r
  U12978/Y (OAI22X1MTR)                                  0.108      1.673 f
  U0_BANK_TOP/vACC_1_reg_4__5_/D (DFFRHQX2MTR)           0.000      1.673 f
  data arrival time                                                 1.673

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.673
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.294


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U20921/Y (NAND3X12MTR)                                 0.039      0.223 r
  U18892/Y (BUFX10MTR)                                   0.075      0.297 r
  U10730/Y (INVX4MTR)                                    0.045      0.342 f
  U11873/Y (INVX4MTR)                                    0.061      0.403 r
  U20386/Y (OAI22X1MTR)                                  0.072      0.475 f
  U11414/Y (OAI21X1MTR)                                  0.102      0.577 r
  U18418/Y (CLKNAND2X4MTR)                               0.067      0.645 f
  U11445/Y (NOR2X2MTR)                                   0.104      0.749 r
  U13865/Y (OAI2B1X4MTR)                                 0.154      0.903 r
  U26064/Y (AOI21X4MTR)                                  0.071      0.975 f
  U11850/Y (OAI21X2MTR)                                  0.057      1.032 r
  U17718/Y (AOI21X2MTR)                                  0.067      1.099 f
  U11390/Y (NAND2X2MTR)                                  0.050      1.149 r
  U17659/Y (NAND3X4MTR)                                  0.070      1.219 f
  U19093/Y (CLKNAND2X4MTR)                               0.055      1.274 r
  U19011/Y (INVX4MTR)                                    0.040      1.314 f
  U12305/Y (INVX4MTR)                                    0.059      1.373 r
  U26719/Y (NAND2X2MTR)                                  0.059      1.432 f
  U18836/Y (INVX2MTR)                                    0.072      1.504 r
  U22703/Y (AOI22X1MTR)                                  0.093      1.597 f
  U11476/Y (OAI21X1MTR)                                  0.051      1.648 r
  U0_BANK_TOP/vACC_0_reg_0__11_/D (DFFRHQX1MTR)          0.000      1.648 r
  data arrival time                                                 1.648

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__11_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.146      1.354
  data required time                                                1.354
  --------------------------------------------------------------------------
  data required time                                                1.354
  data arrival time                                                -1.648
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.294


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U20921/Y (NAND3X12MTR)                                 0.039      0.223 r
  U18892/Y (BUFX10MTR)                                   0.075      0.297 r
  U10730/Y (INVX4MTR)                                    0.045      0.342 f
  U11873/Y (INVX4MTR)                                    0.061      0.403 r
  U20386/Y (OAI22X1MTR)                                  0.072      0.475 f
  U11414/Y (OAI21X1MTR)                                  0.102      0.577 r
  U18418/Y (CLKNAND2X4MTR)                               0.067      0.645 f
  U11445/Y (NOR2X2MTR)                                   0.104      0.749 r
  U13865/Y (OAI2B1X4MTR)                                 0.154      0.903 r
  U26064/Y (AOI21X4MTR)                                  0.071      0.975 f
  U11850/Y (OAI21X2MTR)                                  0.057      1.032 r
  U17718/Y (AOI21X2MTR)                                  0.067      1.099 f
  U11390/Y (NAND2X2MTR)                                  0.050      1.149 r
  U17659/Y (NAND3X4MTR)                                  0.070      1.219 f
  U19093/Y (CLKNAND2X4MTR)                               0.055      1.274 r
  U19011/Y (INVX4MTR)                                    0.040      1.314 f
  U12305/Y (INVX4MTR)                                    0.059      1.373 r
  U26719/Y (NAND2X2MTR)                                  0.059      1.432 f
  U18836/Y (INVX2MTR)                                    0.072      1.504 r
  U22666/Y (AOI22X1MTR)                                  0.093      1.597 f
  U11477/Y (OAI21X1MTR)                                  0.051      1.648 r
  U0_BANK_TOP/vACC_0_reg_0__10_/D (DFFRHQX1MTR)          0.000      1.648 r
  data arrival time                                                 1.648

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__10_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.146      1.354
  data required time                                                1.354
  --------------------------------------------------------------------------
  data required time                                                1.354
  data arrival time                                                -1.648
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.294


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_85_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U25719/Y (INVX4MTR)                                    0.047      0.575 f
  U20420/Y (CLKNAND2X2MTR)                               0.038      0.612 r
  U23675/Y (NAND4X2MTR)                                  0.126      0.739 f
  U15574/Y (NOR2X4MTR)                                   0.104      0.843 r
  U12514/Y (NAND3X4MTR)                                  0.079      0.922 f
  U13778/Y (NOR2X4MTR)                                   0.075      0.997 r
  U13758/Y (NAND2X4MTR)                                  0.058      1.055 f
  U14327/Y (NOR2X4MTR)                                   0.081      1.136 r
  U13070/Y (NAND3X6MTR)                                  0.101      1.237 f
  U17896/Y (INVX2MTR)                                    0.072      1.309 r
  U26244/Y (NAND4X4MTR)                                  0.088      1.397 f
  U20571/Y (OAI211X1MTR)                                 0.117      1.514 r
  U18938/Y (NOR2X2MTR)                                   0.063      1.577 f
  U22954/Y (NOR2X1MTR)                                   0.051      1.628 r
  PIM_result_reg_85_/D (DFFRQX2MTR)                      0.000      1.628 r
  data arrival time                                                 1.628

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_85_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.628
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.294


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_213_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U25719/Y (INVX4MTR)                                    0.047      0.575 f
  U20420/Y (CLKNAND2X2MTR)                               0.038      0.612 r
  U23675/Y (NAND4X2MTR)                                  0.126      0.739 f
  U15574/Y (NOR2X4MTR)                                   0.104      0.843 r
  U12514/Y (NAND3X4MTR)                                  0.079      0.922 f
  U13778/Y (NOR2X4MTR)                                   0.075      0.997 r
  U13758/Y (NAND2X4MTR)                                  0.058      1.055 f
  U14327/Y (NOR2X4MTR)                                   0.081      1.136 r
  U13070/Y (NAND3X6MTR)                                  0.101      1.237 f
  U17896/Y (INVX2MTR)                                    0.072      1.309 r
  U26244/Y (NAND4X4MTR)                                  0.088      1.397 f
  U20571/Y (OAI211X1MTR)                                 0.117      1.514 r
  U18938/Y (NOR2X2MTR)                                   0.063      1.577 f
  U22953/Y (NOR2X1MTR)                                   0.051      1.628 r
  PIM_result_reg_213_/D (DFFRQX2MTR)                     0.000      1.628 r
  data arrival time                                                 1.628

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_213_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.628
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.294


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_341_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U25719/Y (INVX4MTR)                                    0.047      0.575 f
  U20420/Y (CLKNAND2X2MTR)                               0.038      0.612 r
  U23675/Y (NAND4X2MTR)                                  0.126      0.739 f
  U15574/Y (NOR2X4MTR)                                   0.104      0.843 r
  U12514/Y (NAND3X4MTR)                                  0.079      0.922 f
  U13778/Y (NOR2X4MTR)                                   0.075      0.997 r
  U13758/Y (NAND2X4MTR)                                  0.058      1.055 f
  U14327/Y (NOR2X4MTR)                                   0.081      1.136 r
  U13070/Y (NAND3X6MTR)                                  0.101      1.237 f
  U17896/Y (INVX2MTR)                                    0.072      1.309 r
  U26244/Y (NAND4X4MTR)                                  0.088      1.397 f
  U20571/Y (OAI211X1MTR)                                 0.117      1.514 r
  U18938/Y (NOR2X2MTR)                                   0.063      1.577 f
  U22952/Y (NOR2X1MTR)                                   0.051      1.628 r
  PIM_result_reg_341_/D (DFFRQX2MTR)                     0.000      1.628 r
  data arrival time                                                 1.628

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_341_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.628
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.294


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_469_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U25719/Y (INVX4MTR)                                    0.047      0.575 f
  U20420/Y (CLKNAND2X2MTR)                               0.038      0.612 r
  U23675/Y (NAND4X2MTR)                                  0.126      0.739 f
  U15574/Y (NOR2X4MTR)                                   0.104      0.843 r
  U12514/Y (NAND3X4MTR)                                  0.079      0.922 f
  U13778/Y (NOR2X4MTR)                                   0.075      0.997 r
  U13758/Y (NAND2X4MTR)                                  0.058      1.055 f
  U14327/Y (NOR2X4MTR)                                   0.081      1.136 r
  U13070/Y (NAND3X6MTR)                                  0.101      1.237 f
  U17896/Y (INVX2MTR)                                    0.072      1.309 r
  U26244/Y (NAND4X4MTR)                                  0.088      1.397 f
  U20571/Y (OAI211X1MTR)                                 0.117      1.514 r
  U18938/Y (NOR2X2MTR)                                   0.063      1.577 f
  U22951/Y (NOR2X1MTR)                                   0.051      1.628 r
  PIM_result_reg_469_/D (DFFRQX2MTR)                     0.000      1.628 r
  data arrival time                                                 1.628

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_469_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.628
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.294


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U17492/Y (OR2X4MTR)                                    0.108      1.493 f
  U17451/Y (INVX4MTR)                                    0.044      1.538 r
  U11925/Y (AOI22X2MTR)                                  0.041      1.579 f
  U11083/Y (OAI21X1MTR)                                  0.040      1.619 r
  U0_BANK_TOP/vACC_0_reg_0__13_/D (DFFRQX4MTR)           0.000      1.619 r
  data arrival time                                                 1.619

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__13_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.174      1.326
  data required time                                                1.326
  --------------------------------------------------------------------------
  data required time                                                1.326
  data arrival time                                                -1.619
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.294


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U15523/Y (INVX5MTR)                                    0.032      0.248 f
  U17022/Y (BUFX10MTR)                                   0.068      0.316 f
  U21863/Y (BUFX10MTR)                                   0.072      0.388 f
  U17165/Y (CLKNAND2X2MTR)                               0.033      0.421 r
  U17141/Y (NAND3X2MTR)                                  0.071      0.492 f
  U15979/Y (CLKNAND2X2MTR)                               0.060      0.552 r
  U15960/Y (CLKNAND2X4MTR)                               0.067      0.618 f
  U10749/Y (NOR2X4MTR)                                   0.080      0.698 r
  U16664/Y (INVX2MTR)                                    0.052      0.750 f
  U15052/Y (OA21X4MTR)                                   0.136      0.886 f
  U15657/Y (CLKNAND2X4MTR)                               0.051      0.938 r
  U14906/Y (INVX4MTR)                                    0.038      0.976 f
  U13058/Y (OAI21X3MTR)                                  0.076      1.052 r
  U20797/Y (OAI2BB1X4MTR)                                0.113      1.165 r
  U20735/Y (OAI211X8MTR)                                 0.072      1.237 f
  U14266/Y (CLKNAND2X4MTR)                               0.061      1.298 r
  U15441/Y (NAND2X8MTR)                                  0.055      1.352 f
  U11918/Y (NAND2X12MTR)                                 0.056      1.408 r
  U14809/Y (NOR2X4MTR)                                   0.041      1.449 f
  U17409/Y (BUFX6MTR)                                    0.085      1.534 f
  U29732/Y (AOI22X2MTR)                                  0.061      1.595 r
  U11802/Y (OAI21X1MTR)                                  0.078      1.673 f
  U0_BANK_TOP/vACC_1_reg_7__11_/D (DFFRHQX2MTR)          0.000      1.673 f
  data arrival time                                                 1.673

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.673
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.294


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U9553/Y (AOI21X2MTR)                                   0.048      1.100 f
  U11474/Y (NAND2X2MTR)                                  0.062      1.162 r
  U12210/Y (NAND3X8MTR)                                  0.099      1.261 f
  U20808/Y (AOI21X8MTR)                                  0.111      1.372 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.462 r
  U9260/Y (NAND2X4MTR)                                   0.057      1.520 f
  U15479/Y (INVX4MTR)                                    0.060      1.580 r
  U11256/Y (CLKNAND2X2MTR)                               0.048      1.628 f
  U28848/Y (OAI211X2MTR)                                 0.043      1.671 r
  U0_BANK_TOP/vACC_1_reg_1__11_/D (DFFRHQX8MTR)          0.000      1.671 r
  data arrival time                                                 1.671

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__11_/CK (DFFRHQX8MTR)         0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.671
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.293


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U18638/Y (INVX6MTR)                                    0.047      0.185 f
  U25771/Y (NAND2X2MTR)                                  0.070      0.255 r
  U20669/Y (OAI22X1MTR)                                  0.092      0.347 f
  U12406/Y (NOR2X1MTR)                                   0.101      0.448 r
  U23839/Y (NAND4X4MTR)                                  0.120      0.568 f
  U10390/Y (INVX2MTR)                                    0.084      0.652 r
  U16884/Y (NOR2X4MTR)                                   0.048      0.700 f
  U15522/Y (OAI21X3MTR)                                  0.093      0.793 r
  U11594/Y (NAND3X4MTR)                                  0.066      0.858 f
  U9861/Y (NAND2X4MTR)                                   0.058      0.916 r
  U15619/Y (CLKNAND2X2MTR)                               0.056      0.972 f
  U12202/Y (NAND2X3MTR)                                  0.049      1.021 r
  U20819/Y (OAI2BB1X2MTR)                                0.102      1.123 r
  U11734/Y (XNOR2X1MTR)                                  0.066      1.189 r
  U25232/Y (AOI22X1MTR)                                  0.104      1.294 f
  U19007/Y (OAI2BB1X2MTR)                                0.077      1.371 r
  U14835/Y (BUFX2MTR)                                    0.107      1.478 r
  U26307/Y (MXI2X2MTR)                                   0.088      1.566 f
  U26308/Y (OAI22X2MTR)                                  0.097      1.663 r
  U0_BANK_TOP/vACC_3_reg_4__5_/D (DFFRHQX2MTR)           0.000      1.663 r
  data arrival time                                                 1.663

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.663
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.293


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U18638/Y (INVX6MTR)                                    0.047      0.185 f
  U25771/Y (NAND2X2MTR)                                  0.070      0.255 r
  U20669/Y (OAI22X1MTR)                                  0.092      0.347 f
  U12406/Y (NOR2X1MTR)                                   0.101      0.448 r
  U23839/Y (NAND4X4MTR)                                  0.120      0.568 f
  U10390/Y (INVX2MTR)                                    0.084      0.652 r
  U16884/Y (NOR2X4MTR)                                   0.048      0.700 f
  U15522/Y (OAI21X3MTR)                                  0.093      0.793 r
  U11594/Y (NAND3X4MTR)                                  0.066      0.858 f
  U9861/Y (NAND2X4MTR)                                   0.058      0.916 r
  U15619/Y (CLKNAND2X2MTR)                               0.056      0.972 f
  U12202/Y (NAND2X3MTR)                                  0.049      1.021 r
  U20819/Y (OAI2BB1X2MTR)                                0.102      1.123 r
  U11734/Y (XNOR2X1MTR)                                  0.066      1.189 r
  U25232/Y (AOI22X1MTR)                                  0.104      1.294 f
  U19007/Y (OAI2BB1X2MTR)                                0.077      1.371 r
  U14835/Y (BUFX2MTR)                                    0.107      1.478 r
  U26307/Y (MXI2X2MTR)                                   0.088      1.566 f
  U11376/Y (OAI22X2MTR)                                  0.097      1.663 r
  U0_BANK_TOP/vACC_0_reg_4__5_/D (DFFRHQX2MTR)           0.000      1.663 r
  data arrival time                                                 1.663

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.663
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.293


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24078/Y (INVX8MTR)                                    0.048      0.266 r
  U11326/Y (INVX4MTR)                                    0.049      0.315 f
  U25687/Y (INVX4MTR)                                    0.055      0.370 r
  U16087/Y (NOR2X2MTR)                                   0.032      0.403 f
  U12134/Y (OAI31X1MTR)                                  0.137      0.539 r
  U20851/Y (OAI2BB1X4MTR)                                0.084      0.623 f
  U15943/Y (NAND2BX4MTR)                                 0.102      0.725 f
  U13366/Y (INVX3MTR)                                    0.047      0.772 r
  U15058/Y (CLKNAND2X2MTR)                               0.052      0.824 f
  U13234/Y (NAND2X3MTR)                                  0.051      0.875 r
  U12188/Y (CLKNAND2X2MTR)                               0.047      0.923 f
  U29427/Y (AND2X4MTR)                                   0.090      1.013 f
  U11518/Y (CLKNAND2X4MTR)                               0.038      1.050 r
  U17823/Y (NAND2X2MTR)                                  0.042      1.092 f
  U24948/Y (NAND2X2MTR)                                  0.044      1.136 r
  U10906/Y (NAND3X4MTR)                                  0.080      1.216 f
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.268 r
  U12356/Y (CLKNAND2X4MTR)                               0.056      1.323 f
  U11940/Y (CLKNAND2X2MTR)                               0.050      1.374 r
  U17432/Y (NAND2X4MTR)                                  0.062      1.436 f
  U17380/Y (BUFX6MTR)                                    0.091      1.527 f
  U23594/Y (AOI2BB1X1MTR)                                0.104      1.631 f
  U11853/Y (OAI21X1MTR)                                  0.039      1.670 r
  U0_BANK_TOP/vACC_1_reg_4__18_/D (DFFRHQX4MTR)          0.000      1.670 r
  data arrival time                                                 1.670

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.670
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.293


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24078/Y (INVX8MTR)                                    0.048      0.266 r
  U11326/Y (INVX4MTR)                                    0.049      0.315 f
  U25687/Y (INVX4MTR)                                    0.055      0.370 r
  U16087/Y (NOR2X2MTR)                                   0.032      0.403 f
  U12134/Y (OAI31X1MTR)                                  0.137      0.539 r
  U20851/Y (OAI2BB1X4MTR)                                0.084      0.623 f
  U15943/Y (NAND2BX4MTR)                                 0.102      0.725 f
  U13366/Y (INVX3MTR)                                    0.047      0.772 r
  U15058/Y (CLKNAND2X2MTR)                               0.052      0.824 f
  U13234/Y (NAND2X3MTR)                                  0.051      0.875 r
  U12188/Y (CLKNAND2X2MTR)                               0.047      0.923 f
  U29427/Y (AND2X4MTR)                                   0.090      1.013 f
  U11518/Y (CLKNAND2X4MTR)                               0.038      1.050 r
  U17823/Y (NAND2X2MTR)                                  0.042      1.092 f
  U24948/Y (NAND2X2MTR)                                  0.044      1.136 r
  U10906/Y (NAND3X4MTR)                                  0.080      1.216 f
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.268 r
  U12356/Y (CLKNAND2X4MTR)                               0.056      1.323 f
  U11940/Y (CLKNAND2X2MTR)                               0.050      1.374 r
  U17432/Y (NAND2X4MTR)                                  0.062      1.436 f
  U17380/Y (BUFX6MTR)                                    0.091      1.527 f
  U23606/Y (AOI2BB1X1MTR)                                0.104      1.631 f
  U11788/Y (OAI21X1MTR)                                  0.039      1.670 r
  U0_BANK_TOP/vACC_1_reg_4__17_/D (DFFRHQX4MTR)          0.000      1.670 r
  data arrival time                                                 1.670

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.670
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.293


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U15523/Y (INVX5MTR)                                    0.032      0.248 f
  U17022/Y (BUFX10MTR)                                   0.068      0.316 f
  U21863/Y (BUFX10MTR)                                   0.072      0.388 f
  U17165/Y (CLKNAND2X2MTR)                               0.033      0.421 r
  U17141/Y (NAND3X2MTR)                                  0.071      0.492 f
  U15979/Y (CLKNAND2X2MTR)                               0.060      0.552 r
  U15960/Y (CLKNAND2X4MTR)                               0.067      0.618 f
  U10749/Y (NOR2X4MTR)                                   0.080      0.698 r
  U16664/Y (INVX2MTR)                                    0.052      0.750 f
  U15052/Y (OA21X4MTR)                                   0.136      0.886 f
  U15657/Y (CLKNAND2X4MTR)                               0.051      0.938 r
  U14906/Y (INVX4MTR)                                    0.038      0.976 f
  U13058/Y (OAI21X3MTR)                                  0.076      1.052 r
  U20797/Y (OAI2BB1X4MTR)                                0.113      1.165 r
  U20735/Y (OAI211X8MTR)                                 0.072      1.237 f
  U14266/Y (CLKNAND2X4MTR)                               0.061      1.298 r
  U15441/Y (NAND2X8MTR)                                  0.055      1.352 f
  U11918/Y (NAND2X12MTR)                                 0.056      1.408 r
  U14809/Y (NOR2X4MTR)                                   0.041      1.449 f
  U17409/Y (BUFX6MTR)                                    0.085      1.534 f
  U29752/Y (AOI22X2MTR)                                  0.061      1.595 r
  U11798/Y (OAI21X1MTR)                                  0.078      1.673 f
  U0_BANK_TOP/vACC_1_reg_7__14_/D (DFFRHQX2MTR)          0.000      1.673 f
  data arrival time                                                 1.673

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.673
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.293


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24079/Y (INVX4MTR)                                    0.048      0.266 r
  U17036/Y (INVX4MTR)                                    0.055      0.320 f
  U10447/Y (INVX8MTR)                                    0.046      0.366 r
  U24673/Y (NOR2X4MTR)                                   0.027      0.393 f
  U23944/Y (AOI21X3MTR)                                  0.055      0.448 r
  U12205/Y (OAI21X2MTR)                                  0.063      0.510 f
  U26276/Y (OAI21X4MTR)                                  0.094      0.604 r
  U26034/Y (CLKNAND2X4MTR)                               0.070      0.674 f
  U25099/Y (NOR2X4MTR)                                   0.064      0.738 r
  U9874/Y (OAI21X2MTR)                                   0.089      0.827 f
  U14352/Y (AOI21X4MTR)                                  0.115      0.942 r
  U16442/Y (NAND2X6MTR)                                  0.076      1.018 f
  U9609/Y (OAI2BB1X2MTR)                                 0.095      1.114 f
  U9575/Y (NAND2X2MTR)                                   0.043      1.157 r
  U9507/Y (NAND3X4MTR)                                   0.073      1.230 f
  U9480/Y (INVX2MTR)                                     0.073      1.302 r
  U15434/Y (NOR2X8MTR)                                   0.036      1.338 f
  U15376/Y (BUFX4MTR)                                    0.101      1.439 f
  U18755/Y (MXI2X2MTR)                                   0.091      1.530 f
  U11468/Y (OAI22X1MTR)                                  0.081      1.611 r
  U0_BANK_TOP/vACC_2_reg_6__0_/D (DFFRQX4MTR)            0.000      1.611 r
  data arrival time                                                 1.611

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__0_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.182      1.318
  data required time                                                1.318
  --------------------------------------------------------------------------
  data required time                                                1.318
  data arrival time                                                -1.611
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.293


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24079/Y (INVX4MTR)                                    0.048      0.266 r
  U17036/Y (INVX4MTR)                                    0.055      0.320 f
  U10447/Y (INVX8MTR)                                    0.046      0.366 r
  U24673/Y (NOR2X4MTR)                                   0.027      0.393 f
  U23944/Y (AOI21X3MTR)                                  0.055      0.448 r
  U12205/Y (OAI21X2MTR)                                  0.063      0.510 f
  U26276/Y (OAI21X4MTR)                                  0.094      0.604 r
  U26034/Y (CLKNAND2X4MTR)                               0.070      0.674 f
  U25099/Y (NOR2X4MTR)                                   0.064      0.738 r
  U9874/Y (OAI21X2MTR)                                   0.089      0.827 f
  U14352/Y (AOI21X4MTR)                                  0.115      0.942 r
  U16442/Y (NAND2X6MTR)                                  0.076      1.018 f
  U9609/Y (OAI2BB1X2MTR)                                 0.095      1.114 f
  U9575/Y (NAND2X2MTR)                                   0.043      1.157 r
  U9507/Y (NAND3X4MTR)                                   0.073      1.230 f
  U9480/Y (INVX2MTR)                                     0.073      1.302 r
  U15434/Y (NOR2X8MTR)                                   0.036      1.338 f
  U15376/Y (BUFX4MTR)                                    0.101      1.439 f
  U18755/Y (MXI2X2MTR)                                   0.091      1.530 f
  U11771/Y (OAI22X1MTR)                                  0.081      1.611 r
  U0_BANK_TOP/vACC_3_reg_6__0_/D (DFFRQX4MTR)            0.000      1.611 r
  data arrival time                                                 1.611

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__0_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.182      1.318
  data required time                                                1.318
  --------------------------------------------------------------------------
  data required time                                                1.318
  data arrival time                                                -1.611
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.293


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U25009/Y (INVX3MTR)                                    0.036      0.955 r
  U9715/Y (AOI21X2MTR)                                   0.047      1.002 f
  U26274/Y (XNOR2X2MTR)                                  0.071      1.073 f
  U26959/Y (AOI22X1MTR)                                  0.091      1.164 r
  U16495/Y (OAI2BB1X2MTR)                                0.073      1.237 f
  U14554/Y (NOR2X3MTR)                                   0.065      1.302 r
  U23459/Y (NAND4X4MTR)                                  0.078      1.380 f
  U13017/Y (NOR2X3MTR)                                   0.069      1.449 r
  U16351/Y (NAND4X4MTR)                                  0.094      1.543 f
  U23885/Y (CLKNAND2X2MTR)                               0.091      1.634 r
  U11973/Y (OAI21X2MTR)                                  0.060      1.694 f
  U0_BANK_TOP/vACC_2_reg_7__17_/D (DFFRHQX4MTR)          0.000      1.694 f
  data arrival time                                                 1.694

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.694
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.293


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U25009/Y (INVX3MTR)                                    0.036      0.955 r
  U9715/Y (AOI21X2MTR)                                   0.047      1.002 f
  U26274/Y (XNOR2X2MTR)                                  0.071      1.073 f
  U26959/Y (AOI22X1MTR)                                  0.091      1.164 r
  U16495/Y (OAI2BB1X2MTR)                                0.073      1.237 f
  U14554/Y (NOR2X3MTR)                                   0.065      1.302 r
  U23459/Y (NAND4X4MTR)                                  0.078      1.380 f
  U13017/Y (NOR2X3MTR)                                   0.069      1.449 r
  U16351/Y (NAND4X4MTR)                                  0.094      1.543 f
  U11712/Y (CLKNAND2X2MTR)                               0.091      1.634 r
  U14186/Y (OAI21X2MTR)                                  0.060      1.694 f
  U0_BANK_TOP/vACC_2_reg_7__18_/D (DFFRHQX4MTR)          0.000      1.694 f
  data arrival time                                                 1.694

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.694
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.293


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U23746/Y (NAND2X6MTR)                                  0.083      1.291 f
  U16424/Y (NOR2X2MTR)                                   0.104      1.395 r
  U18850/Y (XNOR2X1MTR)                                  0.094      1.489 r
  U11712/Y (CLKNAND2X2MTR)                               0.093      1.582 f
  U26779/Y (OAI21X2MTR)                                  0.086      1.668 r
  U0_BANK_TOP/vACC_1_reg_7__18_/D (DFFRHQX4MTR)          0.000      1.668 r
  data arrival time                                                 1.668

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.668
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.293


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U23746/Y (NAND2X6MTR)                                  0.083      1.291 f
  U16424/Y (NOR2X2MTR)                                   0.104      1.395 r
  U18850/Y (XNOR2X1MTR)                                  0.094      1.489 r
  U11712/Y (CLKNAND2X2MTR)                               0.093      1.582 f
  U14772/Y (OAI21X2MTR)                                  0.086      1.668 r
  U0_BANK_TOP/vACC_3_reg_7__18_/D (DFFRHQX4MTR)          0.000      1.668 r
  data arrival time                                                 1.668

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.668
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.293


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U9553/Y (AOI21X2MTR)                                   0.048      1.100 f
  U11474/Y (NAND2X2MTR)                                  0.062      1.162 r
  U12210/Y (NAND3X8MTR)                                  0.099      1.261 f
  U20808/Y (AOI21X8MTR)                                  0.111      1.372 r
  U20842/Y (AOI2BB1X8MTR)                                0.119      1.492 r
  U17580/Y (BUFX6MTR)                                    0.090      1.582 r
  U11250/Y (CLKNAND2X2MTR)                               0.042      1.624 f
  U11653/Y (OAI211X1MTR)                                 0.040      1.665 r
  U0_BANK_TOP/vACC_2_reg_1__13_/D (DFFRHQX4MTR)          0.000      1.665 r
  data arrival time                                                 1.665

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__13_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.128      1.372
  data required time                                                1.372
  --------------------------------------------------------------------------
  data required time                                                1.372
  data arrival time                                                -1.665
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.292


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U16323/Y (OAI2B1X4MTR)                                 0.084      1.458 r
  U17413/Y (INVX4MTR)                                    0.053      1.510 f
  U23605/Y (INVX4MTR)                                    0.053      1.564 r
  U29110/Y (OAI222X2MTR)                                 0.099      1.663 f
  U0_BANK_TOP/vACC_1_reg_2__14_/D (DFFRHQX2MTR)          0.000      1.663 f
  data arrival time                                                 1.663

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.663
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.292


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_405_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U16020/Y (INVX4MTR)                                    0.053      0.534 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.584 r
  U16591/Y (NAND4X4MTR)                                  0.137      0.721 f
  U17918/Y (NOR2X3MTR)                                   0.099      0.820 r
  U25685/Y (NAND3X4MTR)                                  0.077      0.897 f
  U17846/Y (NOR2X4MTR)                                   0.074      0.971 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.030 f
  U16329/Y (NOR2X4MTR)                                   0.088      1.119 r
  U13729/Y (NAND3X6MTR)                                  0.085      1.204 f
  U17637/Y (NOR2X2MTR)                                   0.089      1.293 r
  U12060/Y (NAND2X2MTR)                                  0.062      1.355 f
  U15490/Y (NOR2X2MTR)                                   0.077      1.432 r
  U11640/Y (CLKNAND2X2MTR)                               0.053      1.485 f
  U12037/Y (NAND4X1MTR)                                  0.055      1.540 r
  U18812/Y (INVX2MTR)                                    0.042      1.582 f
  U23135/Y (NOR2X1MTR)                                   0.045      1.627 r
  PIM_result_reg_405_/D (DFFRQX2MTR)                     0.000      1.627 r
  data arrival time                                                 1.627

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_405_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.627
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.292


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U16323/Y (OAI2B1X4MTR)                                 0.084      1.458 r
  U17413/Y (INVX4MTR)                                    0.053      1.510 f
  U23605/Y (INVX4MTR)                                    0.053      1.564 r
  U29079/Y (OAI222X2MTR)                                 0.099      1.663 f
  U0_BANK_TOP/vACC_1_reg_2__12_/D (DFFRHQX2MTR)          0.000      1.663 f
  data arrival time                                                 1.663

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.663
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.292


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_475_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U25719/Y (INVX4MTR)                                    0.047      0.575 f
  U20420/Y (CLKNAND2X2MTR)                               0.038      0.612 r
  U23675/Y (NAND4X2MTR)                                  0.126      0.739 f
  U15574/Y (NOR2X4MTR)                                   0.104      0.843 r
  U12514/Y (NAND3X4MTR)                                  0.079      0.922 f
  U13778/Y (NOR2X4MTR)                                   0.075      0.997 r
  U13758/Y (NAND2X4MTR)                                  0.058      1.055 f
  U14327/Y (NOR2X4MTR)                                   0.081      1.136 r
  U13070/Y (NAND3X6MTR)                                  0.101      1.237 f
  U23725/Y (NOR2X8MTR)                                   0.076      1.314 r
  U23680/Y (NAND4X4MTR)                                  0.075      1.388 f
  U26504/Y (NAND4X4MTR)                                  0.083      1.471 r
  U26708/Y (CLKNAND2X2MTR)                               0.052      1.523 f
  U11946/Y (OAI21X1MTR)                                  0.040      1.563 r
  U18868/Y (AOI2BB1X2MTR)                                0.055      1.619 f
  U18837/Y (NOR2X1MTR)                                   0.055      1.674 r
  PIM_result_reg_475_/D (DFFRHQX4MTR)                    0.000      1.674 r
  data arrival time                                                 1.674

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_475_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.674
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.292


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_347_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U25719/Y (INVX4MTR)                                    0.047      0.575 f
  U20420/Y (CLKNAND2X2MTR)                               0.038      0.612 r
  U23675/Y (NAND4X2MTR)                                  0.126      0.739 f
  U15574/Y (NOR2X4MTR)                                   0.104      0.843 r
  U12514/Y (NAND3X4MTR)                                  0.079      0.922 f
  U13778/Y (NOR2X4MTR)                                   0.075      0.997 r
  U13758/Y (NAND2X4MTR)                                  0.058      1.055 f
  U14327/Y (NOR2X4MTR)                                   0.081      1.136 r
  U13070/Y (NAND3X6MTR)                                  0.101      1.237 f
  U23725/Y (NOR2X8MTR)                                   0.076      1.314 r
  U23680/Y (NAND4X4MTR)                                  0.075      1.388 f
  U26504/Y (NAND4X4MTR)                                  0.083      1.471 r
  U26708/Y (CLKNAND2X2MTR)                               0.052      1.523 f
  U11946/Y (OAI21X1MTR)                                  0.040      1.563 r
  U18868/Y (AOI2BB1X2MTR)                                0.055      1.619 f
  U18835/Y (NOR2X1MTR)                                   0.055      1.674 r
  PIM_result_reg_347_/D (DFFRHQX4MTR)                    0.000      1.674 r
  data arrival time                                                 1.674

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_347_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.674
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.292


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_219_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U25719/Y (INVX4MTR)                                    0.047      0.575 f
  U20420/Y (CLKNAND2X2MTR)                               0.038      0.612 r
  U23675/Y (NAND4X2MTR)                                  0.126      0.739 f
  U15574/Y (NOR2X4MTR)                                   0.104      0.843 r
  U12514/Y (NAND3X4MTR)                                  0.079      0.922 f
  U13778/Y (NOR2X4MTR)                                   0.075      0.997 r
  U13758/Y (NAND2X4MTR)                                  0.058      1.055 f
  U14327/Y (NOR2X4MTR)                                   0.081      1.136 r
  U13070/Y (NAND3X6MTR)                                  0.101      1.237 f
  U23725/Y (NOR2X8MTR)                                   0.076      1.314 r
  U23680/Y (NAND4X4MTR)                                  0.075      1.388 f
  U26504/Y (NAND4X4MTR)                                  0.083      1.471 r
  U26708/Y (CLKNAND2X2MTR)                               0.052      1.523 f
  U11946/Y (OAI21X1MTR)                                  0.040      1.563 r
  U18868/Y (AOI2BB1X2MTR)                                0.055      1.619 f
  U18834/Y (NOR2X1MTR)                                   0.055      1.674 r
  PIM_result_reg_219_/D (DFFRHQX4MTR)                    0.000      1.674 r
  data arrival time                                                 1.674

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_219_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.674
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.292


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_91_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U25719/Y (INVX4MTR)                                    0.047      0.575 f
  U20420/Y (CLKNAND2X2MTR)                               0.038      0.612 r
  U23675/Y (NAND4X2MTR)                                  0.126      0.739 f
  U15574/Y (NOR2X4MTR)                                   0.104      0.843 r
  U12514/Y (NAND3X4MTR)                                  0.079      0.922 f
  U13778/Y (NOR2X4MTR)                                   0.075      0.997 r
  U13758/Y (NAND2X4MTR)                                  0.058      1.055 f
  U14327/Y (NOR2X4MTR)                                   0.081      1.136 r
  U13070/Y (NAND3X6MTR)                                  0.101      1.237 f
  U23725/Y (NOR2X8MTR)                                   0.076      1.314 r
  U23680/Y (NAND4X4MTR)                                  0.075      1.388 f
  U26504/Y (NAND4X4MTR)                                  0.083      1.471 r
  U26708/Y (CLKNAND2X2MTR)                               0.052      1.523 f
  U11946/Y (OAI21X1MTR)                                  0.040      1.563 r
  U18868/Y (AOI2BB1X2MTR)                                0.055      1.619 f
  U22938/Y (NOR2X1MTR)                                   0.055      1.674 r
  PIM_result_reg_91_/D (DFFRHQX4MTR)                     0.000      1.674 r
  data arrival time                                                 1.674

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_91_/CK (DFFRHQX4MTR)                    0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.674
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.292


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_149_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U16020/Y (INVX4MTR)                                    0.053      0.534 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.584 r
  U16591/Y (NAND4X4MTR)                                  0.137      0.721 f
  U17918/Y (NOR2X3MTR)                                   0.099      0.820 r
  U25685/Y (NAND3X4MTR)                                  0.077      0.897 f
  U17846/Y (NOR2X4MTR)                                   0.074      0.971 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.030 f
  U16329/Y (NOR2X4MTR)                                   0.088      1.119 r
  U13729/Y (NAND3X6MTR)                                  0.085      1.204 f
  U17637/Y (NOR2X2MTR)                                   0.089      1.293 r
  U12060/Y (NAND2X2MTR)                                  0.062      1.355 f
  U15490/Y (NOR2X2MTR)                                   0.077      1.432 r
  U11640/Y (CLKNAND2X2MTR)                               0.053      1.485 f
  U12037/Y (NAND4X1MTR)                                  0.055      1.540 r
  U18812/Y (INVX2MTR)                                    0.042      1.582 f
  U23137/Y (NOR2X1MTR)                                   0.045      1.627 r
  PIM_result_reg_149_/D (DFFRQX2MTR)                     0.000      1.627 r
  data arrival time                                                 1.627

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_149_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.627
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.292


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_277_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U16020/Y (INVX4MTR)                                    0.053      0.534 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.584 r
  U16591/Y (NAND4X4MTR)                                  0.137      0.721 f
  U17918/Y (NOR2X3MTR)                                   0.099      0.820 r
  U25685/Y (NAND3X4MTR)                                  0.077      0.897 f
  U17846/Y (NOR2X4MTR)                                   0.074      0.971 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.030 f
  U16329/Y (NOR2X4MTR)                                   0.088      1.119 r
  U13729/Y (NAND3X6MTR)                                  0.085      1.204 f
  U17637/Y (NOR2X2MTR)                                   0.089      1.293 r
  U12060/Y (NAND2X2MTR)                                  0.062      1.355 f
  U15490/Y (NOR2X2MTR)                                   0.077      1.432 r
  U11640/Y (CLKNAND2X2MTR)                               0.053      1.485 f
  U12037/Y (NAND4X1MTR)                                  0.055      1.540 r
  U18812/Y (INVX2MTR)                                    0.042      1.582 f
  U23136/Y (NOR2X1MTR)                                   0.045      1.627 r
  PIM_result_reg_277_/D (DFFRQX2MTR)                     0.000      1.627 r
  data arrival time                                                 1.627

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_277_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.627
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.292


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U15523/Y (INVX5MTR)                                    0.032      0.248 f
  U17022/Y (BUFX10MTR)                                   0.068      0.316 f
  U21863/Y (BUFX10MTR)                                   0.072      0.388 f
  U17165/Y (CLKNAND2X2MTR)                               0.033      0.421 r
  U17141/Y (NAND3X2MTR)                                  0.071      0.492 f
  U15979/Y (CLKNAND2X2MTR)                               0.060      0.552 r
  U15960/Y (CLKNAND2X4MTR)                               0.067      0.618 f
  U10749/Y (NOR2X4MTR)                                   0.080      0.698 r
  U16664/Y (INVX2MTR)                                    0.052      0.750 f
  U15052/Y (OA21X4MTR)                                   0.136      0.886 f
  U15657/Y (CLKNAND2X4MTR)                               0.051      0.938 r
  U14906/Y (INVX4MTR)                                    0.038      0.976 f
  U13058/Y (OAI21X3MTR)                                  0.076      1.052 r
  U20797/Y (OAI2BB1X4MTR)                                0.113      1.165 r
  U20735/Y (OAI211X8MTR)                                 0.072      1.237 f
  U14266/Y (CLKNAND2X4MTR)                               0.061      1.298 r
  U15441/Y (NAND2X8MTR)                                  0.055      1.352 f
  U15756/Y (NAND2X6MTR)                                  0.060      1.413 r
  U26498/Y (OAI2B1X8MTR)                                 0.059      1.472 f
  U14797/Y (BUFX4MTR)                                    0.094      1.566 f
  U20626/Y (OAI22X1MTR)                                  0.049      1.615 r
  U0_BANK_TOP/vACC_3_reg_7__0_/D (DFFRQX2MTR)            0.000      1.615 r
  data arrival time                                                 1.615

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__0_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.177      1.323
  data required time                                                1.323
  --------------------------------------------------------------------------
  data required time                                                1.323
  data arrival time                                                -1.615
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.292


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_84_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U25719/Y (INVX4MTR)                                    0.047      0.575 f
  U20420/Y (CLKNAND2X2MTR)                               0.038      0.612 r
  U23675/Y (NAND4X2MTR)                                  0.126      0.739 f
  U15574/Y (NOR2X4MTR)                                   0.104      0.843 r
  U12514/Y (NAND3X4MTR)                                  0.079      0.922 f
  U13778/Y (NOR2X4MTR)                                   0.075      0.997 r
  U13758/Y (NAND2X4MTR)                                  0.058      1.055 f
  U14327/Y (NOR2X4MTR)                                   0.081      1.136 r
  U13070/Y (NAND3X6MTR)                                  0.101      1.237 f
  U17896/Y (INVX2MTR)                                    0.072      1.309 r
  U26244/Y (NAND4X4MTR)                                  0.088      1.397 f
  U11400/Y (OAI211X1MTR)                                 0.118      1.515 r
  U22428/Y (NOR2X2MTR)                                   0.060      1.575 f
  U22958/Y (NOR2X1MTR)                                   0.051      1.626 r
  PIM_result_reg_84_/D (DFFRQX2MTR)                      0.000      1.626 r
  data arrival time                                                 1.626

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_84_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.626
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.292


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_212_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U25719/Y (INVX4MTR)                                    0.047      0.575 f
  U20420/Y (CLKNAND2X2MTR)                               0.038      0.612 r
  U23675/Y (NAND4X2MTR)                                  0.126      0.739 f
  U15574/Y (NOR2X4MTR)                                   0.104      0.843 r
  U12514/Y (NAND3X4MTR)                                  0.079      0.922 f
  U13778/Y (NOR2X4MTR)                                   0.075      0.997 r
  U13758/Y (NAND2X4MTR)                                  0.058      1.055 f
  U14327/Y (NOR2X4MTR)                                   0.081      1.136 r
  U13070/Y (NAND3X6MTR)                                  0.101      1.237 f
  U17896/Y (INVX2MTR)                                    0.072      1.309 r
  U26244/Y (NAND4X4MTR)                                  0.088      1.397 f
  U11400/Y (OAI211X1MTR)                                 0.118      1.515 r
  U22428/Y (NOR2X2MTR)                                   0.060      1.575 f
  U22957/Y (NOR2X1MTR)                                   0.051      1.626 r
  PIM_result_reg_212_/D (DFFRQX2MTR)                     0.000      1.626 r
  data arrival time                                                 1.626

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_212_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.626
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.292


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_340_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U25719/Y (INVX4MTR)                                    0.047      0.575 f
  U20420/Y (CLKNAND2X2MTR)                               0.038      0.612 r
  U23675/Y (NAND4X2MTR)                                  0.126      0.739 f
  U15574/Y (NOR2X4MTR)                                   0.104      0.843 r
  U12514/Y (NAND3X4MTR)                                  0.079      0.922 f
  U13778/Y (NOR2X4MTR)                                   0.075      0.997 r
  U13758/Y (NAND2X4MTR)                                  0.058      1.055 f
  U14327/Y (NOR2X4MTR)                                   0.081      1.136 r
  U13070/Y (NAND3X6MTR)                                  0.101      1.237 f
  U17896/Y (INVX2MTR)                                    0.072      1.309 r
  U26244/Y (NAND4X4MTR)                                  0.088      1.397 f
  U11400/Y (OAI211X1MTR)                                 0.118      1.515 r
  U22428/Y (NOR2X2MTR)                                   0.060      1.575 f
  U22956/Y (NOR2X1MTR)                                   0.051      1.626 r
  PIM_result_reg_340_/D (DFFRQX2MTR)                     0.000      1.626 r
  data arrival time                                                 1.626

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_340_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.626
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.292


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_468_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U25719/Y (INVX4MTR)                                    0.047      0.575 f
  U20420/Y (CLKNAND2X2MTR)                               0.038      0.612 r
  U23675/Y (NAND4X2MTR)                                  0.126      0.739 f
  U15574/Y (NOR2X4MTR)                                   0.104      0.843 r
  U12514/Y (NAND3X4MTR)                                  0.079      0.922 f
  U13778/Y (NOR2X4MTR)                                   0.075      0.997 r
  U13758/Y (NAND2X4MTR)                                  0.058      1.055 f
  U14327/Y (NOR2X4MTR)                                   0.081      1.136 r
  U13070/Y (NAND3X6MTR)                                  0.101      1.237 f
  U17896/Y (INVX2MTR)                                    0.072      1.309 r
  U26244/Y (NAND4X4MTR)                                  0.088      1.397 f
  U11400/Y (OAI211X1MTR)                                 0.118      1.515 r
  U22428/Y (NOR2X2MTR)                                   0.060      1.575 f
  U22955/Y (NOR2X1MTR)                                   0.051      1.626 r
  PIM_result_reg_468_/D (DFFRQX2MTR)                     0.000      1.626 r
  data arrival time                                                 1.626

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_468_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.626
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.292


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U25009/Y (INVX3MTR)                                    0.036      0.955 r
  U9715/Y (AOI21X2MTR)                                   0.047      1.002 f
  U26274/Y (XNOR2X2MTR)                                  0.071      1.073 f
  U26959/Y (AOI22X1MTR)                                  0.091      1.164 r
  U16495/Y (OAI2BB1X2MTR)                                0.073      1.237 f
  U14554/Y (NOR2X3MTR)                                   0.065      1.302 r
  U23459/Y (NAND4X4MTR)                                  0.078      1.380 f
  U13017/Y (NOR2X3MTR)                                   0.069      1.449 r
  U16351/Y (NAND4X4MTR)                                  0.094      1.543 f
  U23885/Y (CLKNAND2X2MTR)                               0.091      1.634 r
  U23878/Y (OAI21X2MTR)                                  0.060      1.694 f
  U0_BANK_TOP/vACC_3_reg_7__17_/D (DFFRHQX4MTR)          0.000      1.694 f
  data arrival time                                                 1.694

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.694
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.292


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U25009/Y (INVX3MTR)                                    0.036      0.955 r
  U9715/Y (AOI21X2MTR)                                   0.047      1.002 f
  U26274/Y (XNOR2X2MTR)                                  0.071      1.073 f
  U26959/Y (AOI22X1MTR)                                  0.091      1.164 r
  U16495/Y (OAI2BB1X2MTR)                                0.073      1.237 f
  U14554/Y (NOR2X3MTR)                                   0.065      1.302 r
  U23459/Y (NAND4X4MTR)                                  0.078      1.380 f
  U13017/Y (NOR2X3MTR)                                   0.069      1.449 r
  U16351/Y (NAND4X4MTR)                                  0.094      1.543 f
  U23885/Y (CLKNAND2X2MTR)                               0.091      1.634 r
  U11974/Y (OAI21X2MTR)                                  0.060      1.694 f
  U0_BANK_TOP/vACC_1_reg_7__17_/D (DFFRHQX4MTR)          0.000      1.694 f
  data arrival time                                                 1.694

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.694
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.292


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U15523/Y (INVX5MTR)                                    0.032      0.248 f
  U17022/Y (BUFX10MTR)                                   0.068      0.316 f
  U21863/Y (BUFX10MTR)                                   0.072      0.388 f
  U17165/Y (CLKNAND2X2MTR)                               0.033      0.421 r
  U17141/Y (NAND3X2MTR)                                  0.071      0.492 f
  U15979/Y (CLKNAND2X2MTR)                               0.060      0.552 r
  U15960/Y (CLKNAND2X4MTR)                               0.067      0.618 f
  U10749/Y (NOR2X4MTR)                                   0.080      0.698 r
  U16664/Y (INVX2MTR)                                    0.052      0.750 f
  U15052/Y (OA21X4MTR)                                   0.136      0.886 f
  U15657/Y (CLKNAND2X4MTR)                               0.051      0.938 r
  U14906/Y (INVX4MTR)                                    0.038      0.976 f
  U13058/Y (OAI21X3MTR)                                  0.076      1.052 r
  U20797/Y (OAI2BB1X4MTR)                                0.113      1.165 r
  U20735/Y (OAI211X8MTR)                                 0.072      1.237 f
  U14266/Y (CLKNAND2X4MTR)                               0.061      1.298 r
  U15441/Y (NAND2X8MTR)                                  0.055      1.352 f
  U15756/Y (NAND2X6MTR)                                  0.060      1.413 r
  U26498/Y (OAI2B1X8MTR)                                 0.059      1.472 f
  U14797/Y (BUFX4MTR)                                    0.094      1.566 f
  U12251/Y (OAI22X1MTR)                                  0.049      1.615 r
  U0_BANK_TOP/vACC_3_reg_7__4_/D (DFFRQX2MTR)            0.000      1.615 r
  data arrival time                                                 1.615

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__4_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.177      1.323
  data required time                                                1.323
  --------------------------------------------------------------------------
  data required time                                                1.323
  data arrival time                                                -1.615
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.291


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.265 f
  U17454/Y (NAND2X4MTR)                                  0.044      1.309 r
  U17401/Y (NAND2X8MTR)                                  0.064      1.373 f
  U20848/Y (OAI2B1X4MTR)                                 0.085      1.458 r
  U17389/Y (INVX4MTR)                                    0.050      1.508 f
  U11491/Y (INVX4MTR)                                    0.050      1.558 r
  U29610/Y (OAI222X2MTR)                                 0.104      1.662 f
  U0_BANK_TOP/vACC_2_reg_6__12_/D (DFFRHQX2MTR)          0.000      1.662 f
  data arrival time                                                 1.662

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.662
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.291


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.265 f
  U17454/Y (NAND2X4MTR)                                  0.044      1.309 r
  U17401/Y (NAND2X8MTR)                                  0.064      1.373 f
  U20848/Y (OAI2B1X4MTR)                                 0.085      1.458 r
  U17389/Y (INVX4MTR)                                    0.050      1.508 f
  U11491/Y (INVX4MTR)                                    0.050      1.558 r
  U29623/Y (OAI222X2MTR)                                 0.104      1.662 f
  U0_BANK_TOP/vACC_2_reg_6__10_/D (DFFRHQX2MTR)          0.000      1.662 f
  data arrival time                                                 1.662

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.662
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.291


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.265 f
  U17454/Y (NAND2X4MTR)                                  0.044      1.309 r
  U17401/Y (NAND2X8MTR)                                  0.064      1.373 f
  U20848/Y (OAI2B1X4MTR)                                 0.085      1.458 r
  U17389/Y (INVX4MTR)                                    0.050      1.508 f
  U11491/Y (INVX4MTR)                                    0.050      1.558 r
  U29616/Y (OAI222X2MTR)                                 0.104      1.662 f
  U0_BANK_TOP/vACC_2_reg_6__11_/D (DFFRHQX2MTR)          0.000      1.662 f
  data arrival time                                                 1.662

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.662
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.291


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_251_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U19363/Y (INVX6MTR)                                    0.045      0.599 r
  U19224/Y (NAND2X3MTR)                                  0.042      0.642 f
  U19039/Y (CLKNAND2X4MTR)                               0.039      0.680 r
  U18756/Y (NOR2X6MTR)                                   0.038      0.719 f
  U16528/Y (CLKNAND2X4MTR)                               0.046      0.765 r
  U16467/Y (CLKNAND2X4MTR)                               0.048      0.813 f
  U16368/Y (NOR2X4MTR)                                   0.067      0.880 r
  U15519/Y (CLKNAND2X4MTR)                               0.054      0.934 f
  U16324/Y (NOR2X3MTR)                                   0.063      0.998 r
  U17961/Y (NAND3X4MTR)                                  0.068      1.066 f
  U15221/Y (NOR2X4MTR)                                   0.086      1.152 r
  U16063/Y (NAND3X8MTR)                                  0.083      1.234 f
  U26277/Y (NOR2X4MTR)                                   0.092      1.326 r
  U11992/Y (NOR2X2MTR)                                   0.060      1.386 f
  U18971/Y (NAND4X4MTR)                                  0.065      1.451 r
  U11509/Y (CLKNAND2X2MTR)                               0.052      1.503 f
  U18831/Y (OAI211X2MTR)                                 0.059      1.562 r
  U22880/Y (NOR2BX1MTR)                                  0.107      1.669 r
  PIM_result_reg_251_/D (DFFRHQX2MTR)                    0.000      1.669 r
  data arrival time                                                 1.669

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_251_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.669
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.291


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_379_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U19363/Y (INVX6MTR)                                    0.045      0.599 r
  U19224/Y (NAND2X3MTR)                                  0.042      0.642 f
  U19039/Y (CLKNAND2X4MTR)                               0.039      0.680 r
  U18756/Y (NOR2X6MTR)                                   0.038      0.719 f
  U16528/Y (CLKNAND2X4MTR)                               0.046      0.765 r
  U16467/Y (CLKNAND2X4MTR)                               0.048      0.813 f
  U16368/Y (NOR2X4MTR)                                   0.067      0.880 r
  U15519/Y (CLKNAND2X4MTR)                               0.054      0.934 f
  U16324/Y (NOR2X3MTR)                                   0.063      0.998 r
  U17961/Y (NAND3X4MTR)                                  0.068      1.066 f
  U15221/Y (NOR2X4MTR)                                   0.086      1.152 r
  U16063/Y (NAND3X8MTR)                                  0.083      1.234 f
  U26277/Y (NOR2X4MTR)                                   0.092      1.326 r
  U11992/Y (NOR2X2MTR)                                   0.060      1.386 f
  U18971/Y (NAND4X4MTR)                                  0.065      1.451 r
  U11509/Y (CLKNAND2X2MTR)                               0.052      1.503 f
  U18831/Y (OAI211X2MTR)                                 0.059      1.562 r
  U22879/Y (NOR2BX1MTR)                                  0.107      1.669 r
  PIM_result_reg_379_/D (DFFRHQX2MTR)                    0.000      1.669 r
  data arrival time                                                 1.669

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_379_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.669
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.291


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_123_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U19363/Y (INVX6MTR)                                    0.045      0.599 r
  U19224/Y (NAND2X3MTR)                                  0.042      0.642 f
  U19039/Y (CLKNAND2X4MTR)                               0.039      0.680 r
  U18756/Y (NOR2X6MTR)                                   0.038      0.719 f
  U16528/Y (CLKNAND2X4MTR)                               0.046      0.765 r
  U16467/Y (CLKNAND2X4MTR)                               0.048      0.813 f
  U16368/Y (NOR2X4MTR)                                   0.067      0.880 r
  U15519/Y (CLKNAND2X4MTR)                               0.054      0.934 f
  U16324/Y (NOR2X3MTR)                                   0.063      0.998 r
  U17961/Y (NAND3X4MTR)                                  0.068      1.066 f
  U15221/Y (NOR2X4MTR)                                   0.086      1.152 r
  U16063/Y (NAND3X8MTR)                                  0.083      1.234 f
  U26277/Y (NOR2X4MTR)                                   0.092      1.326 r
  U11992/Y (NOR2X2MTR)                                   0.060      1.386 f
  U18971/Y (NAND4X4MTR)                                  0.065      1.451 r
  U11509/Y (CLKNAND2X2MTR)                               0.052      1.503 f
  U18831/Y (OAI211X2MTR)                                 0.059      1.562 r
  U22881/Y (NOR2BX1MTR)                                  0.107      1.669 r
  PIM_result_reg_123_/D (DFFRHQX2MTR)                    0.000      1.669 r
  data arrival time                                                 1.669

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_123_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.669
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.291


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_507_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U19363/Y (INVX6MTR)                                    0.045      0.599 r
  U19224/Y (NAND2X3MTR)                                  0.042      0.642 f
  U19039/Y (CLKNAND2X4MTR)                               0.039      0.680 r
  U18756/Y (NOR2X6MTR)                                   0.038      0.719 f
  U16528/Y (CLKNAND2X4MTR)                               0.046      0.765 r
  U16467/Y (CLKNAND2X4MTR)                               0.048      0.813 f
  U16368/Y (NOR2X4MTR)                                   0.067      0.880 r
  U15519/Y (CLKNAND2X4MTR)                               0.054      0.934 f
  U16324/Y (NOR2X3MTR)                                   0.063      0.998 r
  U17961/Y (NAND3X4MTR)                                  0.068      1.066 f
  U15221/Y (NOR2X4MTR)                                   0.086      1.152 r
  U16063/Y (NAND3X8MTR)                                  0.083      1.234 f
  U26277/Y (NOR2X4MTR)                                   0.092      1.326 r
  U11992/Y (NOR2X2MTR)                                   0.060      1.386 f
  U18971/Y (NAND4X4MTR)                                  0.065      1.451 r
  U11509/Y (CLKNAND2X2MTR)                               0.052      1.503 f
  U18831/Y (OAI211X2MTR)                                 0.059      1.562 r
  U22878/Y (NOR2BX1MTR)                                  0.107      1.669 r
  PIM_result_reg_507_/D (DFFRHQX2MTR)                    0.000      1.669 r
  data arrival time                                                 1.669

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_507_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.669
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.291


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_122_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U19363/Y (INVX6MTR)                                    0.045      0.599 r
  U19224/Y (NAND2X3MTR)                                  0.042      0.642 f
  U19039/Y (CLKNAND2X4MTR)                               0.039      0.680 r
  U18756/Y (NOR2X6MTR)                                   0.038      0.719 f
  U16528/Y (CLKNAND2X4MTR)                               0.046      0.765 r
  U16467/Y (CLKNAND2X4MTR)                               0.048      0.813 f
  U16368/Y (NOR2X4MTR)                                   0.067      0.880 r
  U15519/Y (CLKNAND2X4MTR)                               0.054      0.934 f
  U16324/Y (NOR2X3MTR)                                   0.063      0.998 r
  U17961/Y (NAND3X4MTR)                                  0.068      1.066 f
  U15221/Y (NOR2X4MTR)                                   0.086      1.152 r
  U16063/Y (NAND3X8MTR)                                  0.083      1.234 f
  U26277/Y (NOR2X4MTR)                                   0.092      1.326 r
  U11992/Y (NOR2X2MTR)                                   0.060      1.386 f
  U18971/Y (NAND4X4MTR)                                  0.065      1.451 r
  U18880/Y (INVX2MTR)                                    0.041      1.492 f
  U11907/Y (NAND2X1MTR)                                  0.038      1.530 r
  U12271/Y (MXI2X2MTR)                                   0.074      1.604 f
  U22546/Y (NOR2X1MTR)                                   0.066      1.670 r
  PIM_result_reg_122_/D (DFFRHQX4MTR)                    0.000      1.670 r
  data arrival time                                                 1.670

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_122_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.670
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.291


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_250_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U19363/Y (INVX6MTR)                                    0.045      0.599 r
  U19224/Y (NAND2X3MTR)                                  0.042      0.642 f
  U19039/Y (CLKNAND2X4MTR)                               0.039      0.680 r
  U18756/Y (NOR2X6MTR)                                   0.038      0.719 f
  U16528/Y (CLKNAND2X4MTR)                               0.046      0.765 r
  U16467/Y (CLKNAND2X4MTR)                               0.048      0.813 f
  U16368/Y (NOR2X4MTR)                                   0.067      0.880 r
  U15519/Y (CLKNAND2X4MTR)                               0.054      0.934 f
  U16324/Y (NOR2X3MTR)                                   0.063      0.998 r
  U17961/Y (NAND3X4MTR)                                  0.068      1.066 f
  U15221/Y (NOR2X4MTR)                                   0.086      1.152 r
  U16063/Y (NAND3X8MTR)                                  0.083      1.234 f
  U26277/Y (NOR2X4MTR)                                   0.092      1.326 r
  U11992/Y (NOR2X2MTR)                                   0.060      1.386 f
  U18971/Y (NAND4X4MTR)                                  0.065      1.451 r
  U18880/Y (INVX2MTR)                                    0.041      1.492 f
  U11907/Y (NAND2X1MTR)                                  0.038      1.530 r
  U12271/Y (MXI2X2MTR)                                   0.074      1.604 f
  U22545/Y (NOR2X1MTR)                                   0.066      1.670 r
  PIM_result_reg_250_/D (DFFRHQX4MTR)                    0.000      1.670 r
  data arrival time                                                 1.670

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_250_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.670
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.291


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_378_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U19363/Y (INVX6MTR)                                    0.045      0.599 r
  U19224/Y (NAND2X3MTR)                                  0.042      0.642 f
  U19039/Y (CLKNAND2X4MTR)                               0.039      0.680 r
  U18756/Y (NOR2X6MTR)                                   0.038      0.719 f
  U16528/Y (CLKNAND2X4MTR)                               0.046      0.765 r
  U16467/Y (CLKNAND2X4MTR)                               0.048      0.813 f
  U16368/Y (NOR2X4MTR)                                   0.067      0.880 r
  U15519/Y (CLKNAND2X4MTR)                               0.054      0.934 f
  U16324/Y (NOR2X3MTR)                                   0.063      0.998 r
  U17961/Y (NAND3X4MTR)                                  0.068      1.066 f
  U15221/Y (NOR2X4MTR)                                   0.086      1.152 r
  U16063/Y (NAND3X8MTR)                                  0.083      1.234 f
  U26277/Y (NOR2X4MTR)                                   0.092      1.326 r
  U11992/Y (NOR2X2MTR)                                   0.060      1.386 f
  U18971/Y (NAND4X4MTR)                                  0.065      1.451 r
  U18880/Y (INVX2MTR)                                    0.041      1.492 f
  U11907/Y (NAND2X1MTR)                                  0.038      1.530 r
  U12271/Y (MXI2X2MTR)                                   0.074      1.604 f
  U22544/Y (NOR2X1MTR)                                   0.066      1.670 r
  PIM_result_reg_378_/D (DFFRHQX4MTR)                    0.000      1.670 r
  data arrival time                                                 1.670

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_378_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.670
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.291


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_506_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U19363/Y (INVX6MTR)                                    0.045      0.599 r
  U19224/Y (NAND2X3MTR)                                  0.042      0.642 f
  U19039/Y (CLKNAND2X4MTR)                               0.039      0.680 r
  U18756/Y (NOR2X6MTR)                                   0.038      0.719 f
  U16528/Y (CLKNAND2X4MTR)                               0.046      0.765 r
  U16467/Y (CLKNAND2X4MTR)                               0.048      0.813 f
  U16368/Y (NOR2X4MTR)                                   0.067      0.880 r
  U15519/Y (CLKNAND2X4MTR)                               0.054      0.934 f
  U16324/Y (NOR2X3MTR)                                   0.063      0.998 r
  U17961/Y (NAND3X4MTR)                                  0.068      1.066 f
  U15221/Y (NOR2X4MTR)                                   0.086      1.152 r
  U16063/Y (NAND3X8MTR)                                  0.083      1.234 f
  U26277/Y (NOR2X4MTR)                                   0.092      1.326 r
  U11992/Y (NOR2X2MTR)                                   0.060      1.386 f
  U18971/Y (NAND4X4MTR)                                  0.065      1.451 r
  U18880/Y (INVX2MTR)                                    0.041      1.492 f
  U11907/Y (NAND2X1MTR)                                  0.038      1.530 r
  U12271/Y (MXI2X2MTR)                                   0.074      1.604 f
  U22543/Y (NOR2X1MTR)                                   0.066      1.670 r
  PIM_result_reg_506_/D (DFFRHQX4MTR)                    0.000      1.670 r
  data arrival time                                                 1.670

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_506_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.670
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.291


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U16020/Y (INVX4MTR)                                    0.053      0.534 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.584 r
  U16591/Y (NAND4X4MTR)                                  0.137      0.721 f
  U23636/Y (BUFX4MTR)                                    0.123      0.844 f
  U19388/Y (NOR2BX2MTR)                                  0.154      0.998 r
  U19302/Y (MXI2X1MTR)                                   0.085      1.083 f
  U26721/Y (AOI211X2MTR)                                 0.136      1.219 r
  U13029/Y (OAI211X2MTR)                                 0.096      1.315 f
  U26723/Y (NOR2X2MTR)                                   0.066      1.381 r
  U12037/Y (NAND4X1MTR)                                  0.140      1.521 f
  U23138/Y (AND2X1MTR)                                   0.147      1.668 f
  PIM_result_reg_21_/D (DFFRQX2MTR)                      0.000      1.668 f
  data arrival time                                                 1.668

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_21_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.668
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.291


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.265 f
  U17454/Y (NAND2X4MTR)                                  0.044      1.309 r
  U17401/Y (NAND2X8MTR)                                  0.064      1.373 f
  U9305/Y (INVX4MTR)                                     0.062      1.435 r
  U12236/Y (NAND2X3MTR)                                  0.059      1.494 f
  U17377/Y (INVX4MTR)                                    0.046      1.540 r
  U17366/Y (INVX4MTR)                                    0.042      1.582 f
  U29646/Y (OAI222X2MTR)                                 0.067      1.648 r
  U0_BANK_TOP/vACC_2_reg_6__14_/D (DFFRHQX4MTR)          0.000      1.648 r
  data arrival time                                                 1.648

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__14_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.143      1.357
  data required time                                                1.357
  --------------------------------------------------------------------------
  data required time                                                1.357
  data arrival time                                                -1.648
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.291


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.265 f
  U17454/Y (NAND2X4MTR)                                  0.044      1.309 r
  U17401/Y (NAND2X8MTR)                                  0.064      1.373 f
  U9305/Y (INVX4MTR)                                     0.062      1.435 r
  U12236/Y (NAND2X3MTR)                                  0.059      1.494 f
  U17377/Y (INVX4MTR)                                    0.046      1.540 r
  U17366/Y (INVX4MTR)                                    0.042      1.582 f
  U24199/Y (OAI222X2MTR)                                 0.067      1.649 r
  U0_BANK_TOP/vACC_2_reg_6__13_/D (DFFRHQX2MTR)          0.000      1.649 r
  data arrival time                                                 1.649

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.649
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.291


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.265 f
  U17454/Y (NAND2X4MTR)                                  0.044      1.309 r
  U17401/Y (NAND2X8MTR)                                  0.064      1.373 f
  U20848/Y (OAI2B1X4MTR)                                 0.085      1.458 r
  U17389/Y (INVX4MTR)                                    0.050      1.508 f
  U11491/Y (INVX4MTR)                                    0.050      1.558 r
  U29634/Y (OAI222X2MTR)                                 0.104      1.662 f
  U0_BANK_TOP/vACC_2_reg_6__8_/D (DFFRHQX2MTR)           0.000      1.662 f
  data arrival time                                                 1.662

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.662
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.291


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U15523/Y (INVX5MTR)                                    0.032      0.248 f
  U17022/Y (BUFX10MTR)                                   0.068      0.316 f
  U21863/Y (BUFX10MTR)                                   0.072      0.388 f
  U17165/Y (CLKNAND2X2MTR)                               0.033      0.421 r
  U17141/Y (NAND3X2MTR)                                  0.071      0.492 f
  U15979/Y (CLKNAND2X2MTR)                               0.060      0.552 r
  U15960/Y (CLKNAND2X4MTR)                               0.067      0.618 f
  U10749/Y (NOR2X4MTR)                                   0.080      0.698 r
  U16664/Y (INVX2MTR)                                    0.052      0.750 f
  U15052/Y (OA21X4MTR)                                   0.136      0.886 f
  U15657/Y (CLKNAND2X4MTR)                               0.051      0.938 r
  U14906/Y (INVX4MTR)                                    0.038      0.976 f
  U13058/Y (OAI21X3MTR)                                  0.076      1.052 r
  U20797/Y (OAI2BB1X4MTR)                                0.113      1.165 r
  U20735/Y (OAI211X8MTR)                                 0.072      1.237 f
  U14266/Y (CLKNAND2X4MTR)                               0.061      1.298 r
  U15441/Y (NAND2X8MTR)                                  0.055      1.352 f
  U11918/Y (NAND2X12MTR)                                 0.056      1.408 r
  U14810/Y (NOR2X4MTR)                                   0.039      1.447 f
  U15411/Y (BUFX4MTR)                                    0.095      1.542 f
  U11519/Y (AOI22X2MTR)                                  0.064      1.606 r
  U11569/Y (OAI21X1MTR)                                  0.079      1.685 f
  U0_BANK_TOP/vACC_3_reg_7__10_/D (DFFRHQX4MTR)          0.000      1.685 f
  data arrival time                                                 1.685

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__10_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.105      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.685
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.291


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24078/Y (INVX8MTR)                                    0.048      0.266 r
  U11326/Y (INVX4MTR)                                    0.049      0.315 f
  U25687/Y (INVX4MTR)                                    0.055      0.370 r
  U16087/Y (NOR2X2MTR)                                   0.032      0.403 f
  U12134/Y (OAI31X1MTR)                                  0.137      0.539 r
  U20851/Y (OAI2BB1X4MTR)                                0.084      0.623 f
  U15943/Y (NAND2BX4MTR)                                 0.102      0.725 f
  U13366/Y (INVX3MTR)                                    0.047      0.772 r
  U15058/Y (CLKNAND2X2MTR)                               0.052      0.824 f
  U13234/Y (NAND2X3MTR)                                  0.051      0.875 r
  U12188/Y (CLKNAND2X2MTR)                               0.047      0.923 f
  U29427/Y (AND2X4MTR)                                   0.090      1.013 f
  U11457/Y (NAND2X4MTR)                                  0.051      1.064 r
  U11455/Y (AOI21X1MTR)                                  0.083      1.147 f
  U24000/Y (XOR2X1MTR)                                   0.087      1.233 f
  U19001/Y (OAI2BB1X2MTR)                                0.112      1.345 f
  U9212/Y (BUFX2MTR)                                     0.118      1.464 f
  U26328/Y (MXI2X2MTR)                                   0.099      1.563 r
  U13661/Y (OAI22X1MTR)                                  0.106      1.668 f
  U0_BANK_TOP/vACC_0_reg_4__3_/D (DFFRHQX2MTR)           0.000      1.668 f
  data arrival time                                                 1.668

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.668
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.290


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24078/Y (INVX8MTR)                                    0.048      0.266 r
  U11326/Y (INVX4MTR)                                    0.049      0.315 f
  U25687/Y (INVX4MTR)                                    0.055      0.370 r
  U16087/Y (NOR2X2MTR)                                   0.032      0.403 f
  U12134/Y (OAI31X1MTR)                                  0.137      0.539 r
  U20851/Y (OAI2BB1X4MTR)                                0.084      0.623 f
  U15943/Y (NAND2BX4MTR)                                 0.102      0.725 f
  U13366/Y (INVX3MTR)                                    0.047      0.772 r
  U15058/Y (CLKNAND2X2MTR)                               0.052      0.824 f
  U13234/Y (NAND2X3MTR)                                  0.051      0.875 r
  U12188/Y (CLKNAND2X2MTR)                               0.047      0.923 f
  U29427/Y (AND2X4MTR)                                   0.090      1.013 f
  U11457/Y (NAND2X4MTR)                                  0.051      1.064 r
  U11455/Y (AOI21X1MTR)                                  0.083      1.147 f
  U24000/Y (XOR2X1MTR)                                   0.087      1.233 f
  U19001/Y (OAI2BB1X2MTR)                                0.112      1.345 f
  U9212/Y (BUFX2MTR)                                     0.118      1.464 f
  U26328/Y (MXI2X2MTR)                                   0.099      1.563 r
  U11412/Y (OAI22X1MTR)                                  0.106      1.668 f
  U0_BANK_TOP/vACC_1_reg_4__3_/D (DFFRHQX2MTR)           0.000      1.668 f
  data arrival time                                                 1.668

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.668
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.290


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_30_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U14629/Y (BUFX6MTR)                                    0.082      0.505 r
  U10004/Y (INVX2MTR)                                    0.071      0.576 f
  U14028/Y (CLKNAND2X2MTR)                               0.048      0.624 r
  U25684/Y (NAND2X2MTR)                                  0.052      0.677 f
  U18039/Y (NOR2X4MTR)                                   0.090      0.766 r
  U13837/Y (INVX2MTR)                                    0.047      0.813 f
  U23637/Y (NOR2BX4MTR)                                  0.077      0.890 f
  U11872/Y (NOR2X1MTR)                                   0.069      0.959 r
  U25710/Y (NAND3X2MTR)                                  0.088      1.047 f
  U13063/Y (NOR2X1MTR)                                   0.083      1.130 r
  U26345/Y (NAND4X2MTR)                                  0.095      1.225 f
  U24053/Y (AOI21X4MTR)                                  0.096      1.321 r
  U15461/Y (OAI21X2MTR)                                  0.072      1.393 f
  U11373/Y (NOR2X2MTR)                                   0.083      1.476 r
  U26744/Y (OAI21X2MTR)                                  0.074      1.550 f
  U17515/Y (AOI21X4MTR)                                  0.104      1.654 r
  U24065/Y (NOR2X2MTR)                                   0.041      1.694 f
  PIM_result_reg_30_/D (DFFRHQX4MTR)                     0.000      1.694 f
  data arrival time                                                 1.694

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_30_/CK (DFFRHQX4MTR)                    0.000      1.500 r
  library setup time                                    -0.096      1.404
  data required time                                                1.404
  --------------------------------------------------------------------------
  data required time                                                1.404
  data arrival time                                                -1.694
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.290


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_158_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U14629/Y (BUFX6MTR)                                    0.082      0.505 r
  U10004/Y (INVX2MTR)                                    0.071      0.576 f
  U14028/Y (CLKNAND2X2MTR)                               0.048      0.624 r
  U25684/Y (NAND2X2MTR)                                  0.052      0.677 f
  U18039/Y (NOR2X4MTR)                                   0.090      0.766 r
  U13837/Y (INVX2MTR)                                    0.047      0.813 f
  U23637/Y (NOR2BX4MTR)                                  0.077      0.890 f
  U11872/Y (NOR2X1MTR)                                   0.069      0.959 r
  U25710/Y (NAND3X2MTR)                                  0.088      1.047 f
  U13063/Y (NOR2X1MTR)                                   0.083      1.130 r
  U26345/Y (NAND4X2MTR)                                  0.095      1.225 f
  U24053/Y (AOI21X4MTR)                                  0.096      1.321 r
  U15461/Y (OAI21X2MTR)                                  0.072      1.393 f
  U11373/Y (NOR2X2MTR)                                   0.083      1.476 r
  U26744/Y (OAI21X2MTR)                                  0.074      1.550 f
  U17515/Y (AOI21X4MTR)                                  0.104      1.654 r
  U24067/Y (NOR2X2MTR)                                   0.041      1.694 f
  PIM_result_reg_158_/D (DFFRHQX4MTR)                    0.000      1.694 f
  data arrival time                                                 1.694

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_158_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.096      1.404
  data required time                                                1.404
  --------------------------------------------------------------------------
  data required time                                                1.404
  data arrival time                                                -1.694
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.290


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_286_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U14629/Y (BUFX6MTR)                                    0.082      0.505 r
  U10004/Y (INVX2MTR)                                    0.071      0.576 f
  U14028/Y (CLKNAND2X2MTR)                               0.048      0.624 r
  U25684/Y (NAND2X2MTR)                                  0.052      0.677 f
  U18039/Y (NOR2X4MTR)                                   0.090      0.766 r
  U13837/Y (INVX2MTR)                                    0.047      0.813 f
  U23637/Y (NOR2BX4MTR)                                  0.077      0.890 f
  U11872/Y (NOR2X1MTR)                                   0.069      0.959 r
  U25710/Y (NAND3X2MTR)                                  0.088      1.047 f
  U13063/Y (NOR2X1MTR)                                   0.083      1.130 r
  U26345/Y (NAND4X2MTR)                                  0.095      1.225 f
  U24053/Y (AOI21X4MTR)                                  0.096      1.321 r
  U15461/Y (OAI21X2MTR)                                  0.072      1.393 f
  U11373/Y (NOR2X2MTR)                                   0.083      1.476 r
  U26744/Y (OAI21X2MTR)                                  0.074      1.550 f
  U17515/Y (AOI21X4MTR)                                  0.104      1.654 r
  U24088/Y (NOR2X2MTR)                                   0.041      1.694 f
  PIM_result_reg_286_/D (DFFRHQX4MTR)                    0.000      1.694 f
  data arrival time                                                 1.694

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_286_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.096      1.404
  data required time                                                1.404
  --------------------------------------------------------------------------
  data required time                                                1.404
  data arrival time                                                -1.694
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.290


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_414_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U14629/Y (BUFX6MTR)                                    0.082      0.505 r
  U10004/Y (INVX2MTR)                                    0.071      0.576 f
  U14028/Y (CLKNAND2X2MTR)                               0.048      0.624 r
  U25684/Y (NAND2X2MTR)                                  0.052      0.677 f
  U18039/Y (NOR2X4MTR)                                   0.090      0.766 r
  U13837/Y (INVX2MTR)                                    0.047      0.813 f
  U23637/Y (NOR2BX4MTR)                                  0.077      0.890 f
  U11872/Y (NOR2X1MTR)                                   0.069      0.959 r
  U25710/Y (NAND3X2MTR)                                  0.088      1.047 f
  U13063/Y (NOR2X1MTR)                                   0.083      1.130 r
  U26345/Y (NAND4X2MTR)                                  0.095      1.225 f
  U24053/Y (AOI21X4MTR)                                  0.096      1.321 r
  U15461/Y (OAI21X2MTR)                                  0.072      1.393 f
  U11373/Y (NOR2X2MTR)                                   0.083      1.476 r
  U26744/Y (OAI21X2MTR)                                  0.074      1.550 f
  U17515/Y (AOI21X4MTR)                                  0.104      1.654 r
  U24055/Y (NOR2X2MTR)                                   0.041      1.694 f
  PIM_result_reg_414_/D (DFFRHQX4MTR)                    0.000      1.694 f
  data arrival time                                                 1.694

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_414_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.096      1.404
  data required time                                                1.404
  --------------------------------------------------------------------------
  data required time                                                1.404
  data arrival time                                                -1.694
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.290


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U17492/Y (OR2X4MTR)                                    0.108      1.493 f
  U11428/Y (INVX4MTR)                                    0.041      1.535 r
  U11878/Y (AOI22X2MTR)                                  0.040      1.575 f
  U11208/Y (OAI21X1MTR)                                  0.041      1.616 r
  U0_BANK_TOP/vACC_0_reg_0__12_/D (DFFRQX4MTR)           0.000      1.616 r
  data arrival time                                                 1.616

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__12_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.174      1.326
  data required time                                                1.326
  --------------------------------------------------------------------------
  data required time                                                1.326
  data arrival time                                                -1.616
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.290


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U14266/Y (CLKNAND2X4MTR)                               0.072      1.279 f
  U15441/Y (NAND2X8MTR)                                  0.055      1.335 r
  U11918/Y (NAND2X12MTR)                                 0.054      1.389 f
  U14810/Y (NOR2X4MTR)                                   0.079      1.467 r
  U15411/Y (BUFX4MTR)                                    0.105      1.572 r
  U11694/Y (AOI22X2MTR)                                  0.048      1.620 f
  U29744/Y (OAI21X2MTR)                                  0.053      1.674 r
  U0_BANK_TOP/vACC_3_reg_7__9_/D (DFFRHQX8MTR)           0.000      1.674 r
  data arrival time                                                 1.674

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__9_/CK (DFFRHQX8MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.674
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.290


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U20921/Y (NAND3X12MTR)                                 0.039      0.223 r
  U18892/Y (BUFX10MTR)                                   0.075      0.297 r
  U10730/Y (INVX4MTR)                                    0.045      0.342 f
  U11873/Y (INVX4MTR)                                    0.061      0.403 r
  U20386/Y (OAI22X1MTR)                                  0.072      0.475 f
  U11414/Y (OAI21X1MTR)                                  0.102      0.577 r
  U18418/Y (CLKNAND2X4MTR)                               0.067      0.645 f
  U11445/Y (NOR2X2MTR)                                   0.104      0.749 r
  U13865/Y (OAI2B1X4MTR)                                 0.154      0.903 r
  U26064/Y (AOI21X4MTR)                                  0.071      0.975 f
  U11850/Y (OAI21X2MTR)                                  0.057      1.032 r
  U17718/Y (AOI21X2MTR)                                  0.067      1.099 f
  U11390/Y (NAND2X2MTR)                                  0.050      1.149 r
  U17659/Y (NAND3X4MTR)                                  0.070      1.219 f
  U19030/Y (CLKNAND2X4MTR)                               0.051      1.270 r
  U11472/Y (NAND2X4MTR)                                  0.057      1.327 f
  U14252/Y (NAND2X12MTR)                                 0.067      1.394 r
  U26623/Y (OAI2B1X8MTR)                                 0.062      1.456 f
  U15404/Y (BUFX4MTR)                                    0.095      1.550 f
  U11562/Y (OAI22X1MTR)                                  0.060      1.610 r
  U0_BANK_TOP/vACC_1_reg_0__15_/D (DFFRQX4MTR)           0.000      1.610 r
  data arrival time                                                 1.610

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__15_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.180      1.320
  data required time                                                1.320
  --------------------------------------------------------------------------
  data required time                                                1.320
  data arrival time                                                -1.610
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.290


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX4MTR)
                                                         0.154      0.154 r
  U13628/Y (INVX4MTR)                                    0.060      0.214 f
  U10450/Y (NAND2X2MTR)                                  0.069      0.283 r
  U10382/Y (INVX2MTR)                                    0.074      0.357 f
  U14135/Y (NAND2X1MTR)                                  0.048      0.406 r
  U25529/Y (CLKNAND2X2MTR)                               0.043      0.449 f
  U14667/Y (NOR2X2MTR)                                   0.073      0.522 r
  U25431/Y (NAND4X4MTR)                                  0.091      0.613 f
  U10515/Y (INVX2MTR)                                    0.074      0.687 r
  U12553/Y (NAND2X2MTR)                                  0.077      0.765 f
  U12530/Y (INVX3MTR)                                    0.067      0.832 r
  U17906/Y (OAI21X6MTR)                                  0.057      0.889 f
  U16670/Y (AOI21X4MTR)                                  0.095      0.984 r
  U19188/Y (OAI21X6MTR)                                  0.074      1.058 f
  U26484/Y (AOI21X2MTR)                                  0.089      1.147 r
  U19028/Y (XOR2X1MTR)                                   0.079      1.226 r
  U17371/Y (OAI2BB1X2MTR)                                0.116      1.343 r
  U9224/Y (BUFX2MTR)                                     0.101      1.444 r
  U17466/Y (MXI2X2MTR)                                   0.082      1.526 f
  U12977/Y (OAI22X1MTR)                                  0.081      1.608 r
  U0_BANK_TOP/vACC_1_reg_7__5_/D (DFFRQX4MTR)            0.000      1.608 r
  data arrival time                                                 1.608

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__5_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.182      1.318
  data required time                                                1.318
  --------------------------------------------------------------------------
  data required time                                                1.318
  data arrival time                                                -1.608
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.290


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.051      1.272 f
  U12356/Y (CLKNAND2X4MTR)                               0.049      1.321 r
  U17448/Y (NAND2X8MTR)                                  0.070      1.391 f
  U9238/Y (NOR2X6MTR)                                    0.089      1.480 r
  U11894/Y (BUFX4MTR)                                    0.097      1.577 r
  U11895/Y (AOI22X2MTR)                                  0.042      1.619 f
  U12145/Y (OAI21X1MTR)                                  0.046      1.665 r
  U0_BANK_TOP/vACC_0_reg_4__21_/D (DFFRHQX2MTR)          0.000      1.665 r
  data arrival time                                                 1.665

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.665
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.290


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_147_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U16020/Y (INVX4MTR)                                    0.053      0.534 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.584 r
  U16591/Y (NAND4X4MTR)                                  0.137      0.721 f
  U17918/Y (NOR2X3MTR)                                   0.099      0.820 r
  U25685/Y (NAND3X4MTR)                                  0.077      0.897 f
  U17846/Y (NOR2X4MTR)                                   0.074      0.971 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.030 f
  U16329/Y (NOR2X4MTR)                                   0.088      1.119 r
  U13729/Y (NAND3X6MTR)                                  0.085      1.204 f
  U13713/Y (INVX1MTR)                                    0.071      1.275 r
  U26236/Y (NAND2X2MTR)                                  0.072      1.347 f
  U14271/Y (NOR2X4MTR)                                   0.080      1.426 r
  U29026/Y (CLKNAND2X2MTR)                               0.053      1.480 f
  U29030/Y (NAND4X2MTR)                                  0.061      1.540 r
  U23148/Y (AND2X1MTR)                                   0.088      1.628 r
  PIM_result_reg_147_/D (DFFRQX2MTR)                     0.000      1.628 r
  data arrival time                                                 1.628

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_147_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.628
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.289


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U16020/Y (INVX4MTR)                                    0.053      0.534 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.584 r
  U16591/Y (NAND4X4MTR)                                  0.137      0.721 f
  U17918/Y (NOR2X3MTR)                                   0.099      0.820 r
  U25685/Y (NAND3X4MTR)                                  0.077      0.897 f
  U17846/Y (NOR2X4MTR)                                   0.074      0.971 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.030 f
  U16329/Y (NOR2X4MTR)                                   0.088      1.119 r
  U13729/Y (NAND3X6MTR)                                  0.085      1.204 f
  U13713/Y (INVX1MTR)                                    0.071      1.275 r
  U26236/Y (NAND2X2MTR)                                  0.072      1.347 f
  U14271/Y (NOR2X4MTR)                                   0.080      1.426 r
  U29026/Y (CLKNAND2X2MTR)                               0.053      1.480 f
  U29030/Y (NAND4X2MTR)                                  0.061      1.540 r
  U23149/Y (AND2X1MTR)                                   0.088      1.628 r
  PIM_result_reg_19_/D (DFFRQX2MTR)                      0.000      1.628 r
  data arrival time                                                 1.628

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_19_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.628
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.289


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_275_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U16020/Y (INVX4MTR)                                    0.053      0.534 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.584 r
  U16591/Y (NAND4X4MTR)                                  0.137      0.721 f
  U17918/Y (NOR2X3MTR)                                   0.099      0.820 r
  U25685/Y (NAND3X4MTR)                                  0.077      0.897 f
  U17846/Y (NOR2X4MTR)                                   0.074      0.971 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.030 f
  U16329/Y (NOR2X4MTR)                                   0.088      1.119 r
  U13729/Y (NAND3X6MTR)                                  0.085      1.204 f
  U13713/Y (INVX1MTR)                                    0.071      1.275 r
  U26236/Y (NAND2X2MTR)                                  0.072      1.347 f
  U14271/Y (NOR2X4MTR)                                   0.080      1.426 r
  U29026/Y (CLKNAND2X2MTR)                               0.053      1.480 f
  U29030/Y (NAND4X2MTR)                                  0.061      1.540 r
  U13010/Y (AND2X1MTR)                                   0.088      1.628 r
  PIM_result_reg_275_/D (DFFRQX2MTR)                     0.000      1.628 r
  data arrival time                                                 1.628

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_275_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.628
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.289


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_403_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U16020/Y (INVX4MTR)                                    0.053      0.534 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.584 r
  U16591/Y (NAND4X4MTR)                                  0.137      0.721 f
  U17918/Y (NOR2X3MTR)                                   0.099      0.820 r
  U25685/Y (NAND3X4MTR)                                  0.077      0.897 f
  U17846/Y (NOR2X4MTR)                                   0.074      0.971 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.030 f
  U16329/Y (NOR2X4MTR)                                   0.088      1.119 r
  U13729/Y (NAND3X6MTR)                                  0.085      1.204 f
  U13713/Y (INVX1MTR)                                    0.071      1.275 r
  U26236/Y (NAND2X2MTR)                                  0.072      1.347 f
  U14271/Y (NOR2X4MTR)                                   0.080      1.426 r
  U29026/Y (CLKNAND2X2MTR)                               0.053      1.480 f
  U29030/Y (NAND4X2MTR)                                  0.061      1.540 r
  U23147/Y (AND2X1MTR)                                   0.088      1.628 r
  PIM_result_reg_403_/D (DFFRQX2MTR)                     0.000      1.628 r
  data arrival time                                                 1.628

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_403_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.628
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.289


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U15439/Y (OR2X4MTR)                                    0.104      1.490 f
  U11885/Y (INVX4MTR)                                    0.043      1.533 r
  U28671/Y (AOI22X2MTR)                                  0.041      1.574 f
  U11627/Y (OAI21X1MTR)                                  0.040      1.615 r
  U0_BANK_TOP/vACC_2_reg_0__10_/D (DFFRQX4MTR)           0.000      1.615 r
  data arrival time                                                 1.615

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__10_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.174      1.326
  data required time                                                1.326
  --------------------------------------------------------------------------
  data required time                                                1.326
  data arrival time                                                -1.615
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.289


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_42_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U18448/Y (INVX4MTR)                                    0.055      0.535 f
  U19335/Y (NAND2X2MTR)                                  0.050      0.585 r
  U16602/Y (NAND4X4MTR)                                  0.114      0.699 f
  U15586/Y (NOR2X4MTR)                                   0.102      0.801 r
  U15571/Y (AND3X4MTR)                                   0.114      0.915 r
  U15567/Y (NAND2X4MTR)                                  0.056      0.972 f
  U15561/Y (NOR2X6MTR)                                   0.071      1.043 r
  U12234/Y (NAND2X4MTR)                                  0.051      1.094 f
  U17550/Y (NOR2X4MTR)                                   0.083      1.177 r
  U12170/Y (NAND2X4MTR)                                  0.060      1.237 f
  U17816/Y (NOR2X4MTR)                                   0.077      1.314 r
  U17412/Y (NAND3X4MTR)                                  0.067      1.382 f
  U17376/Y (CLKNAND2X2MTR)                               0.060      1.441 r
  U17546/Y (NOR2X4MTR)                                   0.043      1.484 f
  U11799/Y (CLKNAND2X2MTR)                               0.045      1.529 r
  U18814/Y (MXI2X2MTR)                                   0.073      1.602 f
  U22536/Y (NOR2X1MTR)                                   0.066      1.668 r
  PIM_result_reg_42_/D (DFFRHQX4MTR)                     0.000      1.668 r
  data arrival time                                                 1.668

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_42_/CK (DFFRHQX4MTR)                    0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.668
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.289


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_170_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U18448/Y (INVX4MTR)                                    0.055      0.535 f
  U19335/Y (NAND2X2MTR)                                  0.050      0.585 r
  U16602/Y (NAND4X4MTR)                                  0.114      0.699 f
  U15586/Y (NOR2X4MTR)                                   0.102      0.801 r
  U15571/Y (AND3X4MTR)                                   0.114      0.915 r
  U15567/Y (NAND2X4MTR)                                  0.056      0.972 f
  U15561/Y (NOR2X6MTR)                                   0.071      1.043 r
  U12234/Y (NAND2X4MTR)                                  0.051      1.094 f
  U17550/Y (NOR2X4MTR)                                   0.083      1.177 r
  U12170/Y (NAND2X4MTR)                                  0.060      1.237 f
  U17816/Y (NOR2X4MTR)                                   0.077      1.314 r
  U17412/Y (NAND3X4MTR)                                  0.067      1.382 f
  U17376/Y (CLKNAND2X2MTR)                               0.060      1.441 r
  U17546/Y (NOR2X4MTR)                                   0.043      1.484 f
  U11799/Y (CLKNAND2X2MTR)                               0.045      1.529 r
  U18814/Y (MXI2X2MTR)                                   0.073      1.602 f
  U22535/Y (NOR2X1MTR)                                   0.066      1.668 r
  PIM_result_reg_170_/D (DFFRHQX4MTR)                    0.000      1.668 r
  data arrival time                                                 1.668

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_170_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.668
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.289


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_298_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U18448/Y (INVX4MTR)                                    0.055      0.535 f
  U19335/Y (NAND2X2MTR)                                  0.050      0.585 r
  U16602/Y (NAND4X4MTR)                                  0.114      0.699 f
  U15586/Y (NOR2X4MTR)                                   0.102      0.801 r
  U15571/Y (AND3X4MTR)                                   0.114      0.915 r
  U15567/Y (NAND2X4MTR)                                  0.056      0.972 f
  U15561/Y (NOR2X6MTR)                                   0.071      1.043 r
  U12234/Y (NAND2X4MTR)                                  0.051      1.094 f
  U17550/Y (NOR2X4MTR)                                   0.083      1.177 r
  U12170/Y (NAND2X4MTR)                                  0.060      1.237 f
  U17816/Y (NOR2X4MTR)                                   0.077      1.314 r
  U17412/Y (NAND3X4MTR)                                  0.067      1.382 f
  U17376/Y (CLKNAND2X2MTR)                               0.060      1.441 r
  U17546/Y (NOR2X4MTR)                                   0.043      1.484 f
  U11799/Y (CLKNAND2X2MTR)                               0.045      1.529 r
  U18814/Y (MXI2X2MTR)                                   0.073      1.602 f
  U22534/Y (NOR2X1MTR)                                   0.066      1.668 r
  PIM_result_reg_298_/D (DFFRHQX4MTR)                    0.000      1.668 r
  data arrival time                                                 1.668

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_298_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.668
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.289


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_426_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U18448/Y (INVX4MTR)                                    0.055      0.535 f
  U19335/Y (NAND2X2MTR)                                  0.050      0.585 r
  U16602/Y (NAND4X4MTR)                                  0.114      0.699 f
  U15586/Y (NOR2X4MTR)                                   0.102      0.801 r
  U15571/Y (AND3X4MTR)                                   0.114      0.915 r
  U15567/Y (NAND2X4MTR)                                  0.056      0.972 f
  U15561/Y (NOR2X6MTR)                                   0.071      1.043 r
  U12234/Y (NAND2X4MTR)                                  0.051      1.094 f
  U17550/Y (NOR2X4MTR)                                   0.083      1.177 r
  U12170/Y (NAND2X4MTR)                                  0.060      1.237 f
  U17816/Y (NOR2X4MTR)                                   0.077      1.314 r
  U17412/Y (NAND3X4MTR)                                  0.067      1.382 f
  U17376/Y (CLKNAND2X2MTR)                               0.060      1.441 r
  U17546/Y (NOR2X4MTR)                                   0.043      1.484 f
  U11799/Y (CLKNAND2X2MTR)                               0.045      1.529 r
  U18814/Y (MXI2X2MTR)                                   0.073      1.602 f
  U22533/Y (NOR2X1MTR)                                   0.066      1.668 r
  PIM_result_reg_426_/D (DFFRHQX4MTR)                    0.000      1.668 r
  data arrival time                                                 1.668

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_426_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.668
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.289


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U14266/Y (CLKNAND2X4MTR)                               0.072      1.279 f
  U15441/Y (NAND2X8MTR)                                  0.055      1.335 r
  U11918/Y (NAND2X12MTR)                                 0.054      1.389 f
  U9280/Y (OAI2B1X4MTR)                                  0.118      1.507 r
  U23600/Y (INVX3MTR)                                    0.045      1.552 f
  U23807/Y (INVX3MTR)                                    0.064      1.616 r
  U17415/Y (OAI21X2MTR)                                  0.056      1.672 f
  U0_BANK_TOP/vACC_2_reg_7__9_/D (DFFRHQX2MTR)           0.000      1.672 f
  data arrival time                                                 1.672

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.672
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.288


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U14266/Y (CLKNAND2X4MTR)                               0.072      1.279 f
  U15441/Y (NAND2X8MTR)                                  0.055      1.335 r
  U11918/Y (NAND2X12MTR)                                 0.054      1.389 f
  U9280/Y (OAI2B1X4MTR)                                  0.118      1.507 r
  U23600/Y (INVX3MTR)                                    0.045      1.552 f
  U23807/Y (INVX3MTR)                                    0.064      1.616 r
  U29729/Y (OAI21X2MTR)                                  0.056      1.672 f
  U0_BANK_TOP/vACC_2_reg_7__12_/D (DFFRHQX2MTR)          0.000      1.672 f
  data arrival time                                                 1.672

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.672
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.288


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U15523/Y (INVX5MTR)                                    0.032      0.248 f
  U17022/Y (BUFX10MTR)                                   0.068      0.316 f
  U21863/Y (BUFX10MTR)                                   0.072      0.388 f
  U17165/Y (CLKNAND2X2MTR)                               0.033      0.421 r
  U17141/Y (NAND3X2MTR)                                  0.071      0.492 f
  U15979/Y (CLKNAND2X2MTR)                               0.060      0.552 r
  U15960/Y (CLKNAND2X4MTR)                               0.067      0.618 f
  U10749/Y (NOR2X4MTR)                                   0.080      0.698 r
  U16664/Y (INVX2MTR)                                    0.052      0.750 f
  U15052/Y (OA21X4MTR)                                   0.136      0.886 f
  U15657/Y (CLKNAND2X4MTR)                               0.051      0.938 r
  U14906/Y (INVX4MTR)                                    0.038      0.976 f
  U13058/Y (OAI21X3MTR)                                  0.076      1.052 r
  U20797/Y (OAI2BB1X4MTR)                                0.113      1.165 r
  U20735/Y (OAI211X8MTR)                                 0.072      1.237 f
  U14266/Y (CLKNAND2X4MTR)                               0.061      1.298 r
  U15441/Y (NAND2X8MTR)                                  0.055      1.352 f
  U11918/Y (NAND2X12MTR)                                 0.056      1.408 r
  U14810/Y (NOR2X4MTR)                                   0.039      1.447 f
  U15411/Y (BUFX4MTR)                                    0.095      1.542 f
  U11912/Y (AOI22X2MTR)                                  0.064      1.606 r
  U12240/Y (OAI21X1MTR)                                  0.077      1.683 f
  U0_BANK_TOP/vACC_3_reg_7__14_/D (DFFRHQX4MTR)          0.000      1.683 f
  data arrival time                                                 1.683

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__14_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.105      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.683
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.288


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U15523/Y (INVX5MTR)                                    0.032      0.248 f
  U17022/Y (BUFX10MTR)                                   0.068      0.316 f
  U21863/Y (BUFX10MTR)                                   0.072      0.388 f
  U17165/Y (CLKNAND2X2MTR)                               0.033      0.421 r
  U17141/Y (NAND3X2MTR)                                  0.071      0.492 f
  U15979/Y (CLKNAND2X2MTR)                               0.060      0.552 r
  U15960/Y (CLKNAND2X4MTR)                               0.067      0.618 f
  U10749/Y (NOR2X4MTR)                                   0.080      0.698 r
  U16664/Y (INVX2MTR)                                    0.052      0.750 f
  U15052/Y (OA21X4MTR)                                   0.136      0.886 f
  U15657/Y (CLKNAND2X4MTR)                               0.051      0.938 r
  U14906/Y (INVX4MTR)                                    0.038      0.976 f
  U13058/Y (OAI21X3MTR)                                  0.076      1.052 r
  U20797/Y (OAI2BB1X4MTR)                                0.113      1.165 r
  U20735/Y (OAI211X8MTR)                                 0.072      1.237 f
  U14266/Y (CLKNAND2X4MTR)                               0.061      1.298 r
  U15441/Y (NAND2X8MTR)                                  0.055      1.352 f
  U15756/Y (NAND2X6MTR)                                  0.060      1.413 r
  U26498/Y (OAI2B1X8MTR)                                 0.059      1.472 f
  U17203/Y (BUFX6MTR)                                    0.087      1.558 f
  U11745/Y (OAI21X1MTR)                                  0.056      1.615 r
  U0_BANK_TOP/vACC_3_reg_7__8_/D (DFFRQX1MTR)            0.000      1.615 r
  data arrival time                                                 1.615

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__8_/CK (DFFRQX1MTR)           0.000      1.500 r
  library setup time                                    -0.173      1.327
  data required time                                                1.327
  --------------------------------------------------------------------------
  data required time                                                1.327
  data arrival time                                                -1.615
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.288


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U14266/Y (CLKNAND2X4MTR)                               0.072      1.279 f
  U15441/Y (NAND2X8MTR)                                  0.055      1.335 r
  U11918/Y (NAND2X12MTR)                                 0.054      1.389 f
  U9280/Y (OAI2B1X4MTR)                                  0.118      1.507 r
  U23600/Y (INVX3MTR)                                    0.045      1.552 f
  U23807/Y (INVX3MTR)                                    0.064      1.616 r
  U17414/Y (OAI21X2MTR)                                  0.056      1.672 f
  U0_BANK_TOP/vACC_2_reg_7__14_/D (DFFRHQX2MTR)          0.000      1.672 f
  data arrival time                                                 1.672

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.672
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.288


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24079/Y (INVX4MTR)                                    0.048      0.266 r
  U17036/Y (INVX4MTR)                                    0.055      0.320 f
  U10447/Y (INVX8MTR)                                    0.046      0.366 r
  U24673/Y (NOR2X4MTR)                                   0.027      0.393 f
  U23944/Y (AOI21X3MTR)                                  0.055      0.448 r
  U12205/Y (OAI21X2MTR)                                  0.063      0.510 f
  U26276/Y (OAI21X4MTR)                                  0.094      0.604 r
  U26034/Y (CLKNAND2X4MTR)                               0.070      0.674 f
  U25099/Y (NOR2X4MTR)                                   0.064      0.738 r
  U9874/Y (OAI21X2MTR)                                   0.089      0.827 f
  U14352/Y (AOI21X4MTR)                                  0.115      0.942 r
  U16442/Y (NAND2X6MTR)                                  0.076      1.018 f
  U9609/Y (OAI2BB1X2MTR)                                 0.095      1.114 f
  U9575/Y (NAND2X2MTR)                                   0.043      1.157 r
  U9507/Y (NAND3X4MTR)                                   0.073      1.230 f
  U9372/Y (CLKNAND2X4MTR)                                0.050      1.280 r
  U17454/Y (NAND2X4MTR)                                  0.048      1.328 f
  U17401/Y (NAND2X8MTR)                                  0.064      1.392 r
  U20848/Y (OAI2B1X4MTR)                                 0.057      1.449 f
  U17389/Y (INVX4MTR)                                    0.050      1.499 r
  U14169/Y (INVX4MTR)                                    0.043      1.542 f
  U22783/Y (OAI22X1MTR)                                  0.066      1.608 r
  U0_BANK_TOP/vACC_2_reg_6__3_/D (DFFRQX4MTR)            0.000      1.608 r
  data arrival time                                                 1.608

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__3_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.180      1.320
  data required time                                                1.320
  --------------------------------------------------------------------------
  data required time                                                1.320
  data arrival time                                                -1.608
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.288


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_430_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U18448/Y (INVX4MTR)                                    0.055      0.535 f
  U19335/Y (NAND2X2MTR)                                  0.050      0.585 r
  U16602/Y (NAND4X4MTR)                                  0.114      0.699 f
  U15586/Y (NOR2X4MTR)                                   0.102      0.801 r
  U15571/Y (AND3X4MTR)                                   0.114      0.915 r
  U15567/Y (NAND2X4MTR)                                  0.056      0.972 f
  U15561/Y (NOR2X6MTR)                                   0.071      1.043 r
  U12234/Y (NAND2X4MTR)                                  0.051      1.094 f
  U17550/Y (NOR2X4MTR)                                   0.083      1.177 r
  U12170/Y (NAND2X4MTR)                                  0.060      1.237 f
  U17816/Y (NOR2X4MTR)                                   0.077      1.314 r
  U17412/Y (NAND3X4MTR)                                  0.067      1.382 f
  U17376/Y (CLKNAND2X2MTR)                               0.060      1.441 r
  U17546/Y (NOR2X4MTR)                                   0.043      1.484 f
  U11805/Y (OAI22X2MTR)                                  0.068      1.552 r
  U17245/Y (NOR2X2MTR)                                   0.060      1.612 f
  U23069/Y (NOR2X1MTR)                                   0.056      1.668 r
  PIM_result_reg_430_/D (DFFRHQX4MTR)                    0.000      1.668 r
  data arrival time                                                 1.668

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_430_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.668
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.287


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_302_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U18448/Y (INVX4MTR)                                    0.055      0.535 f
  U19335/Y (NAND2X2MTR)                                  0.050      0.585 r
  U16602/Y (NAND4X4MTR)                                  0.114      0.699 f
  U15586/Y (NOR2X4MTR)                                   0.102      0.801 r
  U15571/Y (AND3X4MTR)                                   0.114      0.915 r
  U15567/Y (NAND2X4MTR)                                  0.056      0.972 f
  U15561/Y (NOR2X6MTR)                                   0.071      1.043 r
  U12234/Y (NAND2X4MTR)                                  0.051      1.094 f
  U17550/Y (NOR2X4MTR)                                   0.083      1.177 r
  U12170/Y (NAND2X4MTR)                                  0.060      1.237 f
  U17816/Y (NOR2X4MTR)                                   0.077      1.314 r
  U17412/Y (NAND3X4MTR)                                  0.067      1.382 f
  U17376/Y (CLKNAND2X2MTR)                               0.060      1.441 r
  U17546/Y (NOR2X4MTR)                                   0.043      1.484 f
  U11805/Y (OAI22X2MTR)                                  0.068      1.552 r
  U17245/Y (NOR2X2MTR)                                   0.060      1.612 f
  U23070/Y (NOR2X1MTR)                                   0.056      1.668 r
  PIM_result_reg_302_/D (DFFRHQX4MTR)                    0.000      1.668 r
  data arrival time                                                 1.668

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_302_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.668
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.287


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_174_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U18448/Y (INVX4MTR)                                    0.055      0.535 f
  U19335/Y (NAND2X2MTR)                                  0.050      0.585 r
  U16602/Y (NAND4X4MTR)                                  0.114      0.699 f
  U15586/Y (NOR2X4MTR)                                   0.102      0.801 r
  U15571/Y (AND3X4MTR)                                   0.114      0.915 r
  U15567/Y (NAND2X4MTR)                                  0.056      0.972 f
  U15561/Y (NOR2X6MTR)                                   0.071      1.043 r
  U12234/Y (NAND2X4MTR)                                  0.051      1.094 f
  U17550/Y (NOR2X4MTR)                                   0.083      1.177 r
  U12170/Y (NAND2X4MTR)                                  0.060      1.237 f
  U17816/Y (NOR2X4MTR)                                   0.077      1.314 r
  U17412/Y (NAND3X4MTR)                                  0.067      1.382 f
  U17376/Y (CLKNAND2X2MTR)                               0.060      1.441 r
  U17546/Y (NOR2X4MTR)                                   0.043      1.484 f
  U11805/Y (OAI22X2MTR)                                  0.068      1.552 r
  U17245/Y (NOR2X2MTR)                                   0.060      1.612 f
  U23071/Y (NOR2X1MTR)                                   0.056      1.668 r
  PIM_result_reg_174_/D (DFFRHQX4MTR)                    0.000      1.668 r
  data arrival time                                                 1.668

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_174_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.668
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.287


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_46_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U18448/Y (INVX4MTR)                                    0.055      0.535 f
  U19335/Y (NAND2X2MTR)                                  0.050      0.585 r
  U16602/Y (NAND4X4MTR)                                  0.114      0.699 f
  U15586/Y (NOR2X4MTR)                                   0.102      0.801 r
  U15571/Y (AND3X4MTR)                                   0.114      0.915 r
  U15567/Y (NAND2X4MTR)                                  0.056      0.972 f
  U15561/Y (NOR2X6MTR)                                   0.071      1.043 r
  U12234/Y (NAND2X4MTR)                                  0.051      1.094 f
  U17550/Y (NOR2X4MTR)                                   0.083      1.177 r
  U12170/Y (NAND2X4MTR)                                  0.060      1.237 f
  U17816/Y (NOR2X4MTR)                                   0.077      1.314 r
  U17412/Y (NAND3X4MTR)                                  0.067      1.382 f
  U17376/Y (CLKNAND2X2MTR)                               0.060      1.441 r
  U17546/Y (NOR2X4MTR)                                   0.043      1.484 f
  U11805/Y (OAI22X2MTR)                                  0.068      1.552 r
  U17245/Y (NOR2X2MTR)                                   0.060      1.612 f
  U23072/Y (NOR2X1MTR)                                   0.056      1.668 r
  PIM_result_reg_46_/D (DFFRHQX4MTR)                     0.000      1.668 r
  data arrival time                                                 1.668

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_46_/CK (DFFRHQX4MTR)                    0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.668
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.287


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_90_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U25719/Y (INVX4MTR)                                    0.047      0.575 f
  U20420/Y (CLKNAND2X2MTR)                               0.038      0.612 r
  U23675/Y (NAND4X2MTR)                                  0.126      0.739 f
  U15574/Y (NOR2X4MTR)                                   0.104      0.843 r
  U12514/Y (NAND3X4MTR)                                  0.079      0.922 f
  U13778/Y (NOR2X4MTR)                                   0.075      0.997 r
  U13758/Y (NAND2X4MTR)                                  0.058      1.055 f
  U14327/Y (NOR2X4MTR)                                   0.081      1.136 r
  U13070/Y (NAND3X6MTR)                                  0.101      1.237 f
  U23725/Y (NOR2X8MTR)                                   0.076      1.314 r
  U23680/Y (NAND4X4MTR)                                  0.075      1.388 f
  U26504/Y (NAND4X4MTR)                                  0.083      1.471 r
  U18927/Y (MXI2X2MTR)                                   0.088      1.558 f
  U22942/Y (NOR2X1MTR)                                   0.061      1.619 r
  PIM_result_reg_90_/D (DFFRQX2MTR)                      0.000      1.619 r
  data arrival time                                                 1.619

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_90_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.619
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.287


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_218_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U25719/Y (INVX4MTR)                                    0.047      0.575 f
  U20420/Y (CLKNAND2X2MTR)                               0.038      0.612 r
  U23675/Y (NAND4X2MTR)                                  0.126      0.739 f
  U15574/Y (NOR2X4MTR)                                   0.104      0.843 r
  U12514/Y (NAND3X4MTR)                                  0.079      0.922 f
  U13778/Y (NOR2X4MTR)                                   0.075      0.997 r
  U13758/Y (NAND2X4MTR)                                  0.058      1.055 f
  U14327/Y (NOR2X4MTR)                                   0.081      1.136 r
  U13070/Y (NAND3X6MTR)                                  0.101      1.237 f
  U23725/Y (NOR2X8MTR)                                   0.076      1.314 r
  U23680/Y (NAND4X4MTR)                                  0.075      1.388 f
  U26504/Y (NAND4X4MTR)                                  0.083      1.471 r
  U18927/Y (MXI2X2MTR)                                   0.088      1.558 f
  U22941/Y (NOR2X1MTR)                                   0.061      1.619 r
  PIM_result_reg_218_/D (DFFRQX2MTR)                     0.000      1.619 r
  data arrival time                                                 1.619

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_218_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.619
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.287


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_346_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U25719/Y (INVX4MTR)                                    0.047      0.575 f
  U20420/Y (CLKNAND2X2MTR)                               0.038      0.612 r
  U23675/Y (NAND4X2MTR)                                  0.126      0.739 f
  U15574/Y (NOR2X4MTR)                                   0.104      0.843 r
  U12514/Y (NAND3X4MTR)                                  0.079      0.922 f
  U13778/Y (NOR2X4MTR)                                   0.075      0.997 r
  U13758/Y (NAND2X4MTR)                                  0.058      1.055 f
  U14327/Y (NOR2X4MTR)                                   0.081      1.136 r
  U13070/Y (NAND3X6MTR)                                  0.101      1.237 f
  U23725/Y (NOR2X8MTR)                                   0.076      1.314 r
  U23680/Y (NAND4X4MTR)                                  0.075      1.388 f
  U26504/Y (NAND4X4MTR)                                  0.083      1.471 r
  U18927/Y (MXI2X2MTR)                                   0.088      1.558 f
  U22940/Y (NOR2X1MTR)                                   0.061      1.619 r
  PIM_result_reg_346_/D (DFFRQX2MTR)                     0.000      1.619 r
  data arrival time                                                 1.619

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_346_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.619
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.287


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_474_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U25719/Y (INVX4MTR)                                    0.047      0.575 f
  U20420/Y (CLKNAND2X2MTR)                               0.038      0.612 r
  U23675/Y (NAND4X2MTR)                                  0.126      0.739 f
  U15574/Y (NOR2X4MTR)                                   0.104      0.843 r
  U12514/Y (NAND3X4MTR)                                  0.079      0.922 f
  U13778/Y (NOR2X4MTR)                                   0.075      0.997 r
  U13758/Y (NAND2X4MTR)                                  0.058      1.055 f
  U14327/Y (NOR2X4MTR)                                   0.081      1.136 r
  U13070/Y (NAND3X6MTR)                                  0.101      1.237 f
  U23725/Y (NOR2X8MTR)                                   0.076      1.314 r
  U23680/Y (NAND4X4MTR)                                  0.075      1.388 f
  U26504/Y (NAND4X4MTR)                                  0.083      1.471 r
  U18927/Y (MXI2X2MTR)                                   0.088      1.558 f
  U22939/Y (NOR2X1MTR)                                   0.061      1.619 r
  PIM_result_reg_474_/D (DFFRQX2MTR)                     0.000      1.619 r
  data arrival time                                                 1.619

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_474_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.619
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.287


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24078/Y (INVX8MTR)                                    0.048      0.266 r
  U10853/Y (INVX4MTR)                                    0.053      0.319 f
  U25819/Y (NAND2X4MTR)                                  0.035      0.354 r
  U25617/Y (OAI2B1X2MTR)                                 0.043      0.397 f
  U10368/Y (AOI21X2MTR)                                  0.065      0.462 r
  U16719/Y (CLKNAND2X2MTR)                               0.074      0.536 f
  U14533/Y (INVX4MTR)                                    0.051      0.588 r
  U20892/Y (OAI2B1X8MTR)                                 0.053      0.641 f
  U20891/Y (NOR2X4MTR)                                   0.077      0.718 r
  U18073/Y (OAI21X2MTR)                                  0.072      0.790 f
  U23401/Y (AO21X8MTR)                                   0.121      0.911 f
  U10735/Y (CLKNAND2X4MTR)                               0.041      0.952 r
  U10734/Y (NAND2X4MTR)                                  0.066      1.018 f
  U17479/Y (AOI21X2MTR)                                  0.095      1.113 r
  U17423/Y (XNOR2X1MTR)                                  0.080      1.193 r
  U27036/Y (AOI22X1MTR)                                  0.103      1.296 f
  U16456/Y (OAI2BB1X2MTR)                                0.069      1.366 r
  U18935/Y (BUFX4MTR)                                    0.086      1.451 r
  U18823/Y (MXI2X2MTR)                                   0.072      1.523 f
  U22604/Y (OAI22X1MTR)                                  0.081      1.605 r
  U0_BANK_TOP/vACC_2_reg_7__1_/D (DFFRQX4MTR)            0.000      1.605 r
  data arrival time                                                 1.605

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__1_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.182      1.318
  data required time                                                1.318
  --------------------------------------------------------------------------
  data required time                                                1.318
  data arrival time                                                -1.605
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.287


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24078/Y (INVX8MTR)                                    0.048      0.266 r
  U10853/Y (INVX4MTR)                                    0.053      0.319 f
  U25819/Y (NAND2X4MTR)                                  0.035      0.354 r
  U25617/Y (OAI2B1X2MTR)                                 0.043      0.397 f
  U10368/Y (AOI21X2MTR)                                  0.065      0.462 r
  U16719/Y (CLKNAND2X2MTR)                               0.074      0.536 f
  U14533/Y (INVX4MTR)                                    0.051      0.588 r
  U20892/Y (OAI2B1X8MTR)                                 0.053      0.641 f
  U20891/Y (NOR2X4MTR)                                   0.077      0.718 r
  U18073/Y (OAI21X2MTR)                                  0.072      0.790 f
  U23401/Y (AO21X8MTR)                                   0.121      0.911 f
  U10735/Y (CLKNAND2X4MTR)                               0.041      0.952 r
  U10734/Y (NAND2X4MTR)                                  0.066      1.018 f
  U17479/Y (AOI21X2MTR)                                  0.095      1.113 r
  U17423/Y (XNOR2X1MTR)                                  0.080      1.193 r
  U27036/Y (AOI22X1MTR)                                  0.103      1.296 f
  U16456/Y (OAI2BB1X2MTR)                                0.069      1.366 r
  U18935/Y (BUFX4MTR)                                    0.086      1.451 r
  U18823/Y (MXI2X2MTR)                                   0.072      1.523 f
  U22601/Y (OAI22X1MTR)                                  0.081      1.605 r
  U0_BANK_TOP/vACC_1_reg_7__1_/D (DFFRQX4MTR)            0.000      1.605 r
  data arrival time                                                 1.605

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__1_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.182      1.318
  data required time                                                1.318
  --------------------------------------------------------------------------
  data required time                                                1.318
  data arrival time                                                -1.605
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.287


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U20921/Y (NAND3X12MTR)                                 0.039      0.223 r
  U18892/Y (BUFX10MTR)                                   0.075      0.297 r
  U10730/Y (INVX4MTR)                                    0.045      0.342 f
  U11873/Y (INVX4MTR)                                    0.061      0.403 r
  U20386/Y (OAI22X1MTR)                                  0.072      0.475 f
  U11414/Y (OAI21X1MTR)                                  0.102      0.577 r
  U18418/Y (CLKNAND2X4MTR)                               0.067      0.645 f
  U11445/Y (NOR2X2MTR)                                   0.104      0.749 r
  U13865/Y (OAI2B1X4MTR)                                 0.154      0.903 r
  U26064/Y (AOI21X4MTR)                                  0.071      0.975 f
  U11850/Y (OAI21X2MTR)                                  0.057      1.032 r
  U17718/Y (AOI21X2MTR)                                  0.067      1.099 f
  U11390/Y (NAND2X2MTR)                                  0.050      1.149 r
  U17659/Y (NAND3X4MTR)                                  0.070      1.219 f
  U19093/Y (CLKNAND2X4MTR)                               0.055      1.274 r
  U19011/Y (INVX4MTR)                                    0.040      1.314 f
  U26637/Y (INVX4MTR)                                    0.055      1.369 r
  U26715/Y (NAND2X2MTR)                                  0.055      1.424 f
  U13014/Y (INVX2MTR)                                    0.071      1.496 r
  U22730/Y (AOI22X1MTR)                                  0.094      1.589 f
  U11485/Y (OAI21X1MTR)                                  0.051      1.640 r
  U0_BANK_TOP/vACC_1_reg_0__10_/D (DFFRHQX1MTR)          0.000      1.640 r
  data arrival time                                                 1.640

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__10_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.146      1.354
  data required time                                                1.354
  --------------------------------------------------------------------------
  data required time                                                1.354
  data arrival time                                                -1.640
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.287


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U20921/Y (NAND3X12MTR)                                 0.039      0.223 r
  U18892/Y (BUFX10MTR)                                   0.075      0.297 r
  U10730/Y (INVX4MTR)                                    0.045      0.342 f
  U11873/Y (INVX4MTR)                                    0.061      0.403 r
  U20386/Y (OAI22X1MTR)                                  0.072      0.475 f
  U11414/Y (OAI21X1MTR)                                  0.102      0.577 r
  U18418/Y (CLKNAND2X4MTR)                               0.067      0.645 f
  U11445/Y (NOR2X2MTR)                                   0.104      0.749 r
  U13865/Y (OAI2B1X4MTR)                                 0.154      0.903 r
  U26064/Y (AOI21X4MTR)                                  0.071      0.975 f
  U11850/Y (OAI21X2MTR)                                  0.057      1.032 r
  U17718/Y (AOI21X2MTR)                                  0.067      1.099 f
  U11390/Y (NAND2X2MTR)                                  0.050      1.149 r
  U17659/Y (NAND3X4MTR)                                  0.070      1.219 f
  U19030/Y (CLKNAND2X4MTR)                               0.051      1.270 r
  U11472/Y (NAND2X4MTR)                                  0.057      1.327 f
  U14252/Y (NAND2X12MTR)                                 0.067      1.394 r
  U15439/Y (OR2X4MTR)                                    0.092      1.486 r
  U11461/Y (INVX2MTR)                                    0.045      1.530 f
  U22795/Y (AOI22X1MTR)                                  0.060      1.590 r
  U11146/Y (OAI21X1MTR)                                  0.076      1.666 f
  U0_BANK_TOP/vACC_2_reg_0__14_/D (DFFRHQX2MTR)          0.000      1.666 f
  data arrival time                                                 1.666

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.666
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.286


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U15523/Y (INVX5MTR)                                    0.032      0.248 f
  U17022/Y (BUFX10MTR)                                   0.068      0.316 f
  U21863/Y (BUFX10MTR)                                   0.072      0.388 f
  U17165/Y (CLKNAND2X2MTR)                               0.033      0.421 r
  U17141/Y (NAND3X2MTR)                                  0.071      0.492 f
  U15979/Y (CLKNAND2X2MTR)                               0.060      0.552 r
  U15960/Y (CLKNAND2X4MTR)                               0.067      0.618 f
  U10749/Y (NOR2X4MTR)                                   0.080      0.698 r
  U16664/Y (INVX2MTR)                                    0.052      0.750 f
  U15052/Y (OA21X4MTR)                                   0.136      0.886 f
  U15657/Y (CLKNAND2X4MTR)                               0.051      0.938 r
  U14906/Y (INVX4MTR)                                    0.038      0.976 f
  U13058/Y (OAI21X3MTR)                                  0.076      1.052 r
  U20797/Y (OAI2BB1X4MTR)                                0.113      1.165 r
  U20735/Y (OAI211X8MTR)                                 0.072      1.237 f
  U23746/Y (NAND2X6MTR)                                  0.074      1.311 r
  U17529/Y (INVX4MTR)                                    0.036      1.347 f
  U14246/Y (INVX4MTR)                                    0.059      1.406 r
  U12091/Y (NAND2X2MTR)                                  0.058      1.464 f
  U11693/Y (INVX2MTR)                                    0.072      1.536 r
  U11278/Y (AOI22X1MTR)                                  0.071      1.606 f
  U12233/Y (OAI21X1MTR)                                  0.055      1.662 r
  U0_BANK_TOP/vACC_2_reg_7__13_/D (DFFRHQX2MTR)          0.000      1.662 r
  data arrival time                                                 1.662

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.662
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.286


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24079/Y (INVX4MTR)                                    0.048      0.266 r
  U17036/Y (INVX4MTR)                                    0.055      0.320 f
  U10447/Y (INVX8MTR)                                    0.046      0.366 r
  U24673/Y (NOR2X4MTR)                                   0.027      0.393 f
  U23944/Y (AOI21X3MTR)                                  0.055      0.448 r
  U12205/Y (OAI21X2MTR)                                  0.063      0.510 f
  U26276/Y (OAI21X4MTR)                                  0.094      0.604 r
  U26034/Y (CLKNAND2X4MTR)                               0.070      0.674 f
  U25099/Y (NOR2X4MTR)                                   0.064      0.738 r
  U9874/Y (OAI21X2MTR)                                   0.089      0.827 f
  U14352/Y (AOI21X4MTR)                                  0.115      0.942 r
  U16442/Y (NAND2X6MTR)                                  0.076      1.018 f
  U9609/Y (OAI2BB1X2MTR)                                 0.095      1.114 f
  U9575/Y (NAND2X2MTR)                                   0.043      1.157 r
  U9507/Y (NAND3X4MTR)                                   0.073      1.230 f
  U9372/Y (CLKNAND2X4MTR)                                0.050      1.280 r
  U17454/Y (NAND2X4MTR)                                  0.048      1.328 f
  U17401/Y (NAND2X8MTR)                                  0.064      1.392 r
  U20849/Y (OAI2B1X8MTR)                                 0.065      1.457 f
  U17360/Y (INVX4MTR)                                    0.048      1.505 r
  U16282/Y (INVX4MTR)                                    0.038      1.543 f
  U12031/Y (OAI22X1MTR)                                  0.063      1.606 r
  U0_BANK_TOP/vACC_1_reg_6__5_/D (DFFRQX4MTR)            0.000      1.606 r
  data arrival time                                                 1.606

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__5_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.180      1.320
  data required time                                                1.320
  --------------------------------------------------------------------------
  data required time                                                1.320
  data arrival time                                                -1.606
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.286


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U20921/Y (NAND3X12MTR)                                 0.039      0.223 r
  U18892/Y (BUFX10MTR)                                   0.075      0.297 r
  U10730/Y (INVX4MTR)                                    0.045      0.342 f
  U11873/Y (INVX4MTR)                                    0.061      0.403 r
  U20386/Y (OAI22X1MTR)                                  0.072      0.475 f
  U11414/Y (OAI21X1MTR)                                  0.102      0.577 r
  U18418/Y (CLKNAND2X4MTR)                               0.067      0.645 f
  U11445/Y (NOR2X2MTR)                                   0.104      0.749 r
  U13865/Y (OAI2B1X4MTR)                                 0.154      0.903 r
  U26064/Y (AOI21X4MTR)                                  0.071      0.975 f
  U11850/Y (OAI21X2MTR)                                  0.057      1.032 r
  U17718/Y (AOI21X2MTR)                                  0.067      1.099 f
  U11390/Y (NAND2X2MTR)                                  0.050      1.149 r
  U17659/Y (NAND3X4MTR)                                  0.070      1.219 f
  U19030/Y (CLKNAND2X4MTR)                               0.051      1.270 r
  U11472/Y (NAND2X4MTR)                                  0.057      1.327 f
  U14252/Y (NAND2X12MTR)                                 0.067      1.394 r
  U26663/Y (OAI2B1X8MTR)                                 0.062      1.456 f
  U15419/Y (BUFX4MTR)                                    0.096      1.552 f
  U11444/Y (OAI22X1MTR)                                  0.051      1.603 r
  U0_BANK_TOP/vACC_3_reg_0__6_/D (DFFRQX4MTR)            0.000      1.603 r
  data arrival time                                                 1.603

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__6_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.183      1.317
  data required time                                                1.317
  --------------------------------------------------------------------------
  data required time                                                1.317
  data arrival time                                                -1.603
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.285


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U9553/Y (AOI21X2MTR)                                   0.048      1.100 f
  U11474/Y (NAND2X2MTR)                                  0.062      1.162 r
  U12210/Y (NAND3X8MTR)                                  0.099      1.261 f
  U20808/Y (AOI21X8MTR)                                  0.111      1.372 r
  U17595/Y (NAND2BX4MTR)                                 0.090      1.462 r
  U14268/Y (NAND2X4MTR)                                  0.052      1.514 f
  U16413/Y (INVX4MTR)                                    0.063      1.577 r
  U11601/Y (NAND2X2MTR)                                  0.045      1.622 f
  U11598/Y (OAI21X1MTR)                                  0.035      1.657 r
  U0_BANK_TOP/vACC_3_reg_1__1_/D (DFFRHQX2MTR)           0.000      1.657 r
  data arrival time                                                 1.657

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.128      1.372
  data required time                                                1.372
  --------------------------------------------------------------------------
  data required time                                                1.372
  data arrival time                                                -1.657
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.285


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U9553/Y (AOI21X2MTR)                                   0.048      1.100 f
  U11474/Y (NAND2X2MTR)                                  0.062      1.162 r
  U12210/Y (NAND3X8MTR)                                  0.099      1.261 f
  U20808/Y (AOI21X8MTR)                                  0.111      1.372 r
  U20842/Y (AOI2BB1X8MTR)                                0.119      1.492 r
  U17580/Y (BUFX6MTR)                                    0.090      1.582 r
  U11576/Y (NAND2X2MTR)                                  0.041      1.623 f
  U11568/Y (OAI21X1MTR)                                  0.034      1.657 r
  U0_BANK_TOP/vACC_2_reg_1__1_/D (DFFRHQX2MTR)           0.000      1.657 r
  data arrival time                                                 1.657

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.128      1.372
  data required time                                                1.372
  --------------------------------------------------------------------------
  data required time                                                1.372
  data arrival time                                                -1.657
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.285


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U9553/Y (AOI21X2MTR)                                   0.048      1.100 f
  U11474/Y (NAND2X2MTR)                                  0.062      1.162 r
  U12210/Y (NAND3X8MTR)                                  0.099      1.261 f
  U20808/Y (AOI21X8MTR)                                  0.111      1.372 r
  U20842/Y (AOI2BB1X8MTR)                                0.119      1.492 r
  U19014/Y (BUFX6MTR)                                    0.090      1.582 r
  U11579/Y (NAND2X2MTR)                                  0.041      1.623 f
  U11577/Y (OAI21X1MTR)                                  0.034      1.657 r
  U0_BANK_TOP/vACC_2_reg_1__4_/D (DFFRHQX2MTR)           0.000      1.657 r
  data arrival time                                                 1.657

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.128      1.372
  data required time                                                1.372
  --------------------------------------------------------------------------
  data required time                                                1.372
  data arrival time                                                -1.657
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.285


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U9553/Y (AOI21X2MTR)                                   0.048      1.100 f
  U11474/Y (NAND2X2MTR)                                  0.062      1.162 r
  U12210/Y (NAND3X8MTR)                                  0.099      1.261 f
  U20808/Y (AOI21X8MTR)                                  0.111      1.372 r
  U17595/Y (NAND2BX4MTR)                                 0.090      1.462 r
  U14268/Y (NAND2X4MTR)                                  0.052      1.514 f
  U15470/Y (INVX4MTR)                                    0.062      1.577 r
  U11595/Y (NAND2X2MTR)                                  0.045      1.622 f
  U11583/Y (OAI21X1MTR)                                  0.035      1.657 r
  U0_BANK_TOP/vACC_3_reg_1__4_/D (DFFRHQX2MTR)           0.000      1.657 r
  data arrival time                                                 1.657

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.128      1.372
  data required time                                                1.372
  --------------------------------------------------------------------------
  data required time                                                1.372
  data arrival time                                                -1.657
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.285


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U15523/Y (INVX5MTR)                                    0.032      0.248 f
  U17022/Y (BUFX10MTR)                                   0.068      0.316 f
  U21863/Y (BUFX10MTR)                                   0.072      0.388 f
  U17165/Y (CLKNAND2X2MTR)                               0.033      0.421 r
  U17141/Y (NAND3X2MTR)                                  0.071      0.492 f
  U15979/Y (CLKNAND2X2MTR)                               0.060      0.552 r
  U15960/Y (CLKNAND2X4MTR)                               0.067      0.618 f
  U10749/Y (NOR2X4MTR)                                   0.080      0.698 r
  U16664/Y (INVX2MTR)                                    0.052      0.750 f
  U15052/Y (OA21X4MTR)                                   0.136      0.886 f
  U15657/Y (CLKNAND2X4MTR)                               0.051      0.938 r
  U14906/Y (INVX4MTR)                                    0.038      0.976 f
  U13058/Y (OAI21X3MTR)                                  0.076      1.052 r
  U20797/Y (OAI2BB1X4MTR)                                0.113      1.165 r
  U20735/Y (OAI211X8MTR)                                 0.072      1.237 f
  U23746/Y (NAND2X6MTR)                                  0.074      1.311 r
  U17529/Y (INVX4MTR)                                    0.036      1.347 f
  U14246/Y (INVX4MTR)                                    0.059      1.406 r
  U12089/Y (NAND2X2MTR)                                  0.058      1.464 f
  U15862/Y (INVX2MTR)                                    0.076      1.540 r
  U20926/Y (AOI22X1MTR)                                  0.069      1.608 f
  U11837/Y (OAI21X1MTR)                                  0.055      1.663 r
  U0_BANK_TOP/vACC_3_reg_7__13_/D (DFFRHQX4MTR)          0.000      1.663 r
  data arrival time                                                 1.663

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__13_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.663
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.285


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U15450/Y (INVX2MTR)                                    0.057      1.443 r
  U11454/Y (NAND2X4MTR)                                  0.049      1.492 f
  U23635/Y (INVX4MTR)                                    0.056      1.548 r
  U22758/Y (AOI22X1MTR)                                  0.061      1.609 f
  U11429/Y (OAI21X1MTR)                                  0.051      1.660 r
  U0_BANK_TOP/vACC_3_reg_0__9_/D (DFFRHQX2MTR)           0.000      1.660 r
  data arrival time                                                 1.660

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.660
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.284


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U20921/Y (NAND3X12MTR)                                 0.039      0.223 r
  U18892/Y (BUFX10MTR)                                   0.075      0.297 r
  U10730/Y (INVX4MTR)                                    0.045      0.342 f
  U11873/Y (INVX4MTR)                                    0.061      0.403 r
  U20386/Y (OAI22X1MTR)                                  0.072      0.475 f
  U11414/Y (OAI21X1MTR)                                  0.102      0.577 r
  U18418/Y (CLKNAND2X4MTR)                               0.067      0.645 f
  U11445/Y (NOR2X2MTR)                                   0.104      0.749 r
  U13865/Y (OAI2B1X4MTR)                                 0.154      0.903 r
  U26064/Y (AOI21X4MTR)                                  0.071      0.975 f
  U11850/Y (OAI21X2MTR)                                  0.057      1.032 r
  U17718/Y (AOI21X2MTR)                                  0.067      1.099 f
  U11390/Y (NAND2X2MTR)                                  0.050      1.149 r
  U17659/Y (NAND3X4MTR)                                  0.070      1.219 f
  U19030/Y (CLKNAND2X4MTR)                               0.051      1.270 r
  U11472/Y (NAND2X4MTR)                                  0.057      1.327 f
  U14252/Y (NAND2X12MTR)                                 0.067      1.394 r
  U15439/Y (OR2X4MTR)                                    0.092      1.486 r
  U11461/Y (INVX2MTR)                                    0.045      1.530 f
  U22794/Y (AOI22X1MTR)                                  0.060      1.590 r
  U11153/Y (OAI21X1MTR)                                  0.075      1.665 f
  U0_BANK_TOP/vACC_2_reg_0__9_/D (DFFRHQX2MTR)           0.000      1.665 f
  data arrival time                                                 1.665

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.665
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.284


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U20921/Y (NAND3X12MTR)                                 0.039      0.223 r
  U18892/Y (BUFX10MTR)                                   0.075      0.297 r
  U10730/Y (INVX4MTR)                                    0.045      0.342 f
  U11873/Y (INVX4MTR)                                    0.061      0.403 r
  U20386/Y (OAI22X1MTR)                                  0.072      0.475 f
  U11414/Y (OAI21X1MTR)                                  0.102      0.577 r
  U18418/Y (CLKNAND2X4MTR)                               0.067      0.645 f
  U11445/Y (NOR2X2MTR)                                   0.104      0.749 r
  U13865/Y (OAI2B1X4MTR)                                 0.154      0.903 r
  U26064/Y (AOI21X4MTR)                                  0.071      0.975 f
  U11850/Y (OAI21X2MTR)                                  0.057      1.032 r
  U17718/Y (AOI21X2MTR)                                  0.067      1.099 f
  U11390/Y (NAND2X2MTR)                                  0.050      1.149 r
  U17659/Y (NAND3X4MTR)                                  0.070      1.219 f
  U19030/Y (CLKNAND2X4MTR)                               0.051      1.270 r
  U11472/Y (NAND2X4MTR)                                  0.057      1.327 f
  U14252/Y (NAND2X12MTR)                                 0.067      1.394 r
  U15439/Y (OR2X4MTR)                                    0.092      1.486 r
  U11461/Y (INVX2MTR)                                    0.045      1.530 f
  U22792/Y (AOI22X1MTR)                                  0.060      1.590 r
  U11145/Y (OAI21X1MTR)                                  0.074      1.665 f
  U0_BANK_TOP/vACC_2_reg_0__13_/D (DFFRHQX2MTR)          0.000      1.665 f
  data arrival time                                                 1.665

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.665
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.284


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U9553/Y (AOI21X2MTR)                                   0.048      1.100 f
  U11474/Y (NAND2X2MTR)                                  0.062      1.162 r
  U12210/Y (NAND3X8MTR)                                  0.099      1.261 f
  U20808/Y (AOI21X8MTR)                                  0.111      1.372 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.462 r
  U9260/Y (NAND2X4MTR)                                   0.057      1.520 f
  U15479/Y (INVX4MTR)                                    0.060      1.580 r
  U10944/Y (NAND2X2MTR)                                  0.044      1.624 f
  U10943/Y (OAI21X1MTR)                                  0.035      1.659 r
  U0_BANK_TOP/vACC_1_reg_1__7_/D (DFFRHQX2MTR)           0.000      1.659 r
  data arrival time                                                 1.659

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.659
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.284


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U9553/Y (AOI21X2MTR)                                   0.048      1.100 f
  U11474/Y (NAND2X2MTR)                                  0.062      1.162 r
  U12210/Y (NAND3X8MTR)                                  0.099      1.261 f
  U20808/Y (AOI21X8MTR)                                  0.111      1.372 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.462 r
  U9260/Y (NAND2X4MTR)                                   0.057      1.520 f
  U15479/Y (INVX4MTR)                                    0.060      1.580 r
  U11495/Y (NAND2X2MTR)                                  0.044      1.624 f
  U11490/Y (OAI21X1MTR)                                  0.035      1.659 r
  U0_BANK_TOP/vACC_1_reg_1__6_/D (DFFRHQX2MTR)           0.000      1.659 r
  data arrival time                                                 1.659

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.659
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.284


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U9553/Y (AOI21X2MTR)                                   0.048      1.100 f
  U11474/Y (NAND2X2MTR)                                  0.062      1.162 r
  U12210/Y (NAND3X8MTR)                                  0.099      1.261 f
  U20808/Y (AOI21X8MTR)                                  0.111      1.372 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.462 r
  U9260/Y (NAND2X4MTR)                                   0.057      1.520 f
  U15479/Y (INVX4MTR)                                    0.060      1.580 r
  U11489/Y (NAND2X2MTR)                                  0.044      1.624 f
  U11484/Y (OAI21X1MTR)                                  0.035      1.659 r
  U0_BANK_TOP/vACC_1_reg_1__3_/D (DFFRHQX2MTR)           0.000      1.659 r
  data arrival time                                                 1.659

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.659
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.284


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U20921/Y (NAND3X12MTR)                                 0.039      0.223 r
  U18892/Y (BUFX10MTR)                                   0.075      0.297 r
  U10730/Y (INVX4MTR)                                    0.045      0.342 f
  U11873/Y (INVX4MTR)                                    0.061      0.403 r
  U20386/Y (OAI22X1MTR)                                  0.072      0.475 f
  U11414/Y (OAI21X1MTR)                                  0.102      0.577 r
  U18418/Y (CLKNAND2X4MTR)                               0.067      0.645 f
  U11445/Y (NOR2X2MTR)                                   0.104      0.749 r
  U13865/Y (OAI2B1X4MTR)                                 0.154      0.903 r
  U26064/Y (AOI21X4MTR)                                  0.071      0.975 f
  U11850/Y (OAI21X2MTR)                                  0.057      1.032 r
  U17718/Y (AOI21X2MTR)                                  0.067      1.099 f
  U11390/Y (NAND2X2MTR)                                  0.050      1.149 r
  U17659/Y (NAND3X4MTR)                                  0.070      1.219 f
  U19030/Y (CLKNAND2X4MTR)                               0.051      1.270 r
  U11472/Y (NAND2X4MTR)                                  0.057      1.327 f
  U14252/Y (NAND2X12MTR)                                 0.067      1.394 r
  U15439/Y (OR2X4MTR)                                    0.092      1.486 r
  U11461/Y (INVX2MTR)                                    0.045      1.530 f
  U22793/Y (AOI22X1MTR)                                  0.060      1.590 r
  U11147/Y (OAI21X1MTR)                                  0.074      1.665 f
  U0_BANK_TOP/vACC_2_reg_0__11_/D (DFFRHQX2MTR)          0.000      1.665 f
  data arrival time                                                 1.665

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.665
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.284


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U15450/Y (INVX2MTR)                                    0.057      1.443 r
  U11454/Y (NAND2X4MTR)                                  0.049      1.492 f
  U23635/Y (INVX4MTR)                                    0.056      1.548 r
  U24826/Y (AOI22X1MTR)                                  0.061      1.609 f
  U11548/Y (OAI21X1MTR)                                  0.051      1.660 r
  U0_BANK_TOP/vACC_3_reg_0__14_/D (DFFRHQX2MTR)          0.000      1.660 r
  data arrival time                                                 1.660

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.660
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.284


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U20921/Y (NAND3X12MTR)                                 0.039      0.223 r
  U18892/Y (BUFX10MTR)                                   0.075      0.297 r
  U10730/Y (INVX4MTR)                                    0.045      0.342 f
  U11873/Y (INVX4MTR)                                    0.061      0.403 r
  U20386/Y (OAI22X1MTR)                                  0.072      0.475 f
  U11414/Y (OAI21X1MTR)                                  0.102      0.577 r
  U18418/Y (CLKNAND2X4MTR)                               0.067      0.645 f
  U11445/Y (NOR2X2MTR)                                   0.104      0.749 r
  U13865/Y (OAI2B1X4MTR)                                 0.154      0.903 r
  U26064/Y (AOI21X4MTR)                                  0.071      0.975 f
  U11850/Y (OAI21X2MTR)                                  0.057      1.032 r
  U17718/Y (AOI21X2MTR)                                  0.067      1.099 f
  U11390/Y (NAND2X2MTR)                                  0.050      1.149 r
  U17659/Y (NAND3X4MTR)                                  0.070      1.219 f
  U19030/Y (CLKNAND2X4MTR)                               0.051      1.270 r
  U11472/Y (NAND2X4MTR)                                  0.057      1.327 f
  U14252/Y (NAND2X12MTR)                                 0.067      1.394 r
  U15439/Y (OR2X4MTR)                                    0.092      1.486 r
  U11461/Y (INVX2MTR)                                    0.045      1.530 f
  U12998/Y (AOI22X1MTR)                                  0.060      1.590 r
  U14195/Y (OAI21X1MTR)                                  0.074      1.665 f
  U0_BANK_TOP/vACC_2_reg_0__21_/D (DFFRHQX2MTR)          0.000      1.665 f
  data arrival time                                                 1.665

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.665
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.284


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_440_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U15209/Y (BUFX8MTR)                                    0.072      0.495 r
  U25387/Y (INVX4MTR)                                    0.044      0.539 f
  U11030/Y (CLKNAND2X4MTR)                               0.042      0.581 r
  U19062/Y (NAND4X8MTR)                                  0.111      0.693 f
  U11739/Y (NOR2X4MTR)                                   0.090      0.782 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.853 f
  U16702/Y (INVX4MTR)                                    0.046      0.899 r
  U17682/Y (NAND2X4MTR)                                  0.042      0.940 f
  U16326/Y (NOR2X4MTR)                                   0.077      1.017 r
  U16290/Y (CLKNAND2X4MTR)                               0.054      1.071 f
  U16247/Y (NOR2X4MTR)                                   0.073      1.145 r
  U16140/Y (INVX4MTR)                                    0.050      1.195 f
  U17734/Y (NOR2X8MTR)                                   0.072      1.267 r
  U11841/Y (NAND3X6MTR)                                  0.070      1.337 f
  U23529/Y (NOR2X2MTR)                                   0.099      1.436 r
  U11816/Y (OR4X1MTR)                                    0.102      1.538 r
  U18839/Y (INVX2MTR)                                    0.037      1.576 f
  U23054/Y (NOR2X1MTR)                                   0.043      1.619 r
  PIM_result_reg_440_/D (DFFRQX2MTR)                     0.000      1.619 r
  data arrival time                                                 1.619

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_440_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.619
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.284


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_312_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U15209/Y (BUFX8MTR)                                    0.072      0.495 r
  U25387/Y (INVX4MTR)                                    0.044      0.539 f
  U11030/Y (CLKNAND2X4MTR)                               0.042      0.581 r
  U19062/Y (NAND4X8MTR)                                  0.111      0.693 f
  U11739/Y (NOR2X4MTR)                                   0.090      0.782 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.853 f
  U16702/Y (INVX4MTR)                                    0.046      0.899 r
  U17682/Y (NAND2X4MTR)                                  0.042      0.940 f
  U16326/Y (NOR2X4MTR)                                   0.077      1.017 r
  U16290/Y (CLKNAND2X4MTR)                               0.054      1.071 f
  U16247/Y (NOR2X4MTR)                                   0.073      1.145 r
  U16140/Y (INVX4MTR)                                    0.050      1.195 f
  U17734/Y (NOR2X8MTR)                                   0.072      1.267 r
  U11841/Y (NAND3X6MTR)                                  0.070      1.337 f
  U23529/Y (NOR2X2MTR)                                   0.099      1.436 r
  U11816/Y (OR4X1MTR)                                    0.102      1.538 r
  U18839/Y (INVX2MTR)                                    0.037      1.576 f
  U23055/Y (NOR2X1MTR)                                   0.043      1.619 r
  PIM_result_reg_312_/D (DFFRQX2MTR)                     0.000      1.619 r
  data arrival time                                                 1.619

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_312_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.619
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.284


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_184_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U15209/Y (BUFX8MTR)                                    0.072      0.495 r
  U25387/Y (INVX4MTR)                                    0.044      0.539 f
  U11030/Y (CLKNAND2X4MTR)                               0.042      0.581 r
  U19062/Y (NAND4X8MTR)                                  0.111      0.693 f
  U11739/Y (NOR2X4MTR)                                   0.090      0.782 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.853 f
  U16702/Y (INVX4MTR)                                    0.046      0.899 r
  U17682/Y (NAND2X4MTR)                                  0.042      0.940 f
  U16326/Y (NOR2X4MTR)                                   0.077      1.017 r
  U16290/Y (CLKNAND2X4MTR)                               0.054      1.071 f
  U16247/Y (NOR2X4MTR)                                   0.073      1.145 r
  U16140/Y (INVX4MTR)                                    0.050      1.195 f
  U17734/Y (NOR2X8MTR)                                   0.072      1.267 r
  U11841/Y (NAND3X6MTR)                                  0.070      1.337 f
  U23529/Y (NOR2X2MTR)                                   0.099      1.436 r
  U11816/Y (OR4X1MTR)                                    0.102      1.538 r
  U18839/Y (INVX2MTR)                                    0.037      1.576 f
  U23056/Y (NOR2X1MTR)                                   0.043      1.619 r
  PIM_result_reg_184_/D (DFFRQX2MTR)                     0.000      1.619 r
  data arrival time                                                 1.619

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_184_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.619
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.284


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U20921/Y (NAND3X12MTR)                                 0.039      0.223 r
  U18892/Y (BUFX10MTR)                                   0.075      0.297 r
  U10730/Y (INVX4MTR)                                    0.045      0.342 f
  U11873/Y (INVX4MTR)                                    0.061      0.403 r
  U20386/Y (OAI22X1MTR)                                  0.072      0.475 f
  U11414/Y (OAI21X1MTR)                                  0.102      0.577 r
  U18418/Y (CLKNAND2X4MTR)                               0.067      0.645 f
  U11445/Y (NOR2X2MTR)                                   0.104      0.749 r
  U13865/Y (OAI2B1X4MTR)                                 0.154      0.903 r
  U26064/Y (AOI21X4MTR)                                  0.071      0.975 f
  U11850/Y (OAI21X2MTR)                                  0.057      1.032 r
  U17718/Y (AOI21X2MTR)                                  0.067      1.099 f
  U11390/Y (NAND2X2MTR)                                  0.050      1.149 r
  U17659/Y (NAND3X4MTR)                                  0.070      1.219 f
  U19030/Y (CLKNAND2X4MTR)                               0.051      1.270 r
  U11472/Y (NAND2X4MTR)                                  0.057      1.327 f
  U14252/Y (NAND2X12MTR)                                 0.067      1.394 r
  U26623/Y (OAI2B1X8MTR)                                 0.062      1.456 f
  U15409/Y (BUFX4MTR)                                    0.094      1.550 f
  U11500/Y (OAI21X1MTR)                                  0.060      1.610 r
  U0_BANK_TOP/vACC_1_reg_0__8_/D (DFFRQX4MTR)            0.000      1.610 r
  data arrival time                                                 1.610

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__8_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.174      1.326
  data required time                                                1.326
  --------------------------------------------------------------------------
  data required time                                                1.326
  data arrival time                                                -1.610
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.284


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U15462/Y (NAND2X2MTR)                                  0.073      1.294 f
  U15435/Y (INVX4MTR)                                    0.058      1.352 r
  U18833/Y (INVX4MTR)                                    0.049      1.402 f
  U26433/Y (NAND2X2MTR)                                  0.047      1.449 r
  U9203/Y (INVX2MTR)                                     0.062      1.510 f
  U12045/Y (AOI22X2MTR)                                  0.100      1.610 r
  U29440/Y (OAI21X2MTR)                                  0.059      1.669 f
  U0_BANK_TOP/vACC_3_reg_4__14_/D (DFFRHQX2MTR)          0.000      1.669 f
  data arrival time                                                 1.669

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.669
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.284


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24079/Y (INVX4MTR)                                    0.048      0.266 r
  U17036/Y (INVX4MTR)                                    0.055      0.320 f
  U10447/Y (INVX8MTR)                                    0.046      0.366 r
  U24673/Y (NOR2X4MTR)                                   0.027      0.393 f
  U23944/Y (AOI21X3MTR)                                  0.055      0.448 r
  U12205/Y (OAI21X2MTR)                                  0.063      0.510 f
  U26276/Y (OAI21X4MTR)                                  0.094      0.604 r
  U26034/Y (CLKNAND2X4MTR)                               0.070      0.674 f
  U25099/Y (NOR2X4MTR)                                   0.064      0.738 r
  U9874/Y (OAI21X2MTR)                                   0.089      0.827 f
  U14352/Y (AOI21X4MTR)                                  0.115      0.942 r
  U16442/Y (NAND2X6MTR)                                  0.076      1.018 f
  U9609/Y (OAI2BB1X2MTR)                                 0.095      1.114 f
  U9575/Y (NAND2X2MTR)                                   0.043      1.157 r
  U9507/Y (NAND3X4MTR)                                   0.073      1.230 f
  U9480/Y (INVX2MTR)                                     0.073      1.302 r
  U15434/Y (NOR2X8MTR)                                   0.036      1.338 f
  U15376/Y (BUFX4MTR)                                    0.101      1.439 f
  U12000/Y (NOR2X2MTR)                                   0.100      1.539 r
  U29632/Y (OAI222X2MTR)                                 0.107      1.646 f
  U0_BANK_TOP/vACC_1_reg_6__8_/D (DFFRHQX1MTR)           0.000      1.646 f
  data arrival time                                                 1.646

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__8_/CK (DFFRHQX1MTR)          0.000      1.500 r
  library setup time                                    -0.138      1.362
  data required time                                                1.362
  --------------------------------------------------------------------------
  data required time                                                1.362
  data arrival time                                                -1.646
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.284


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U26227/Y (BUFX8MTR)                                    0.078      0.294 r
  U18845/Y (INVX6MTR)                                    0.037      0.331 f
  U10622/Y (INVX4MTR)                                    0.055      0.386 r
  U20993/Y (OAI21X2MTR)                                  0.057      0.443 f
  U11186/Y (NAND3BX4MTR)                                 0.097      0.540 f
  U10574/Y (CLKNAND2X2MTR)                               0.050      0.590 r
  U24909/Y (CLKNAND2X4MTR)                               0.070      0.660 f
  U13857/Y (NOR2X4MTR)                                   0.095      0.755 r
  U25348/Y (OAI21X6MTR)                                  0.072      0.827 f
  U9879/Y (AOI21X4MTR)                                   0.097      0.924 r
  U18309/Y (OAI21X6MTR)                                  0.072      0.996 f
  U20747/Y (OAI2BB1X2MTR)                                0.098      1.094 f
  U9633/Y (NAND2X2MTR)                                   0.046      1.140 r
  U16428/Y (NAND3X4MTR)                                  0.079      1.218 f
  U11849/Y (INVX2MTR)                                    0.062      1.280 r
  U16381/Y (NOR2X6MTR)                                   0.041      1.321 f
  U9246/Y (BUFX4MTR)                                     0.093      1.414 f
  U26531/Y (NAND2BX4MTR)                                 0.104      1.519 f
  U12230/Y (OAI22X1MTR)                                  0.085      1.603 r
  U0_BANK_TOP/vACC_3_reg_2__15_/D (DFFRQX4MTR)           0.000      1.603 r
  data arrival time                                                 1.603

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__15_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.180      1.320
  data required time                                                1.320
  --------------------------------------------------------------------------
  data required time                                                1.320
  data arrival time                                                -1.603
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.284


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_371_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U19363/Y (INVX6MTR)                                    0.045      0.599 r
  U19224/Y (NAND2X3MTR)                                  0.042      0.642 f
  U19039/Y (CLKNAND2X4MTR)                               0.039      0.680 r
  U18756/Y (NOR2X6MTR)                                   0.038      0.719 f
  U16528/Y (CLKNAND2X4MTR)                               0.046      0.765 r
  U16467/Y (CLKNAND2X4MTR)                               0.048      0.813 f
  U16368/Y (NOR2X4MTR)                                   0.067      0.880 r
  U15519/Y (CLKNAND2X4MTR)                               0.054      0.934 f
  U16324/Y (NOR2X3MTR)                                   0.063      0.998 r
  U17961/Y (NAND3X4MTR)                                  0.068      1.066 f
  U15221/Y (NOR2X4MTR)                                   0.086      1.152 r
  U26198/Y (INVX2MTR)                                    0.065      1.217 f
  U26260/Y (NOR2X4MTR)                                   0.080      1.297 r
  U26261/Y (NAND2X2MTR)                                  0.063      1.360 f
  U26262/Y (INVX2MTR)                                    0.068      1.428 r
  U11377/Y (NAND2X2MTR)                                  0.047      1.475 f
  U29772/Y (NAND4X2MTR)                                  0.055      1.531 r
  U14206/Y (AND2X1MTR)                                   0.088      1.618 r
  PIM_result_reg_371_/D (DFFRQX1MTR)                     0.000      1.618 r
  data arrival time                                                 1.618

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_371_/CK (DFFRQX1MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.618
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.283


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_77_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10355/Y (INVX3MTR)                                    0.046      0.498 f
  U25442/Y (CLKNAND2X2MTR)                               0.048      0.546 r
  U25443/Y (NAND4X4MTR)                                  0.110      0.656 f
  U23631/Y (NOR2X4MTR)                                   0.090      0.745 r
  U16547/Y (CLKNAND2X4MTR)                               0.053      0.799 f
  U16524/Y (NOR2X4MTR)                                   0.068      0.867 r
  U18363/Y (NAND2X4MTR)                                  0.057      0.924 f
  U18293/Y (NAND2BX8MTR)                                 0.090      1.014 f
  U16516/Y (INVX4MTR)                                    0.046      1.060 r
  U15902/Y (NAND2X4MTR)                                  0.046      1.106 f
  U15887/Y (NOR2X4MTR)                                   0.067      1.173 r
  U12307/Y (NAND2X4MTR)                                  0.057      1.230 f
  U17752/Y (NOR2X4MTR)                                   0.059      1.289 r
  U15452/Y (NAND3X2MTR)                                  0.069      1.358 f
  U12327/Y (CLKNAND2X2MTR)                               0.074      1.432 r
  U26796/Y (NOR2X2MTR)                                   0.042      1.474 f
  U22358/Y (OAI22X1MTR)                                  0.076      1.551 r
  U22357/Y (NOR2X2MTR)                                   0.059      1.609 f
  U22554/Y (NOR2X1MTR)                                   0.055      1.665 r
  PIM_result_reg_77_/D (DFFRHQX4MTR)                     0.000      1.665 r
  data arrival time                                                 1.665

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_77_/CK (DFFRHQX4MTR)                    0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.665
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.283


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_461_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10355/Y (INVX3MTR)                                    0.046      0.498 f
  U25442/Y (CLKNAND2X2MTR)                               0.048      0.546 r
  U25443/Y (NAND4X4MTR)                                  0.110      0.656 f
  U23631/Y (NOR2X4MTR)                                   0.090      0.745 r
  U16547/Y (CLKNAND2X4MTR)                               0.053      0.799 f
  U16524/Y (NOR2X4MTR)                                   0.068      0.867 r
  U18363/Y (NAND2X4MTR)                                  0.057      0.924 f
  U18293/Y (NAND2BX8MTR)                                 0.090      1.014 f
  U16516/Y (INVX4MTR)                                    0.046      1.060 r
  U15902/Y (NAND2X4MTR)                                  0.046      1.106 f
  U15887/Y (NOR2X4MTR)                                   0.067      1.173 r
  U12307/Y (NAND2X4MTR)                                  0.057      1.230 f
  U17752/Y (NOR2X4MTR)                                   0.059      1.289 r
  U15452/Y (NAND3X2MTR)                                  0.069      1.358 f
  U12327/Y (CLKNAND2X2MTR)                               0.074      1.432 r
  U26796/Y (NOR2X2MTR)                                   0.042      1.474 f
  U22358/Y (OAI22X1MTR)                                  0.076      1.551 r
  U22357/Y (NOR2X2MTR)                                   0.059      1.609 f
  U22553/Y (NOR2X1MTR)                                   0.055      1.665 r
  PIM_result_reg_461_/D (DFFRHQX4MTR)                    0.000      1.665 r
  data arrival time                                                 1.665

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_461_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.665
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.283


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_333_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10355/Y (INVX3MTR)                                    0.046      0.498 f
  U25442/Y (CLKNAND2X2MTR)                               0.048      0.546 r
  U25443/Y (NAND4X4MTR)                                  0.110      0.656 f
  U23631/Y (NOR2X4MTR)                                   0.090      0.745 r
  U16547/Y (CLKNAND2X4MTR)                               0.053      0.799 f
  U16524/Y (NOR2X4MTR)                                   0.068      0.867 r
  U18363/Y (NAND2X4MTR)                                  0.057      0.924 f
  U18293/Y (NAND2BX8MTR)                                 0.090      1.014 f
  U16516/Y (INVX4MTR)                                    0.046      1.060 r
  U15902/Y (NAND2X4MTR)                                  0.046      1.106 f
  U15887/Y (NOR2X4MTR)                                   0.067      1.173 r
  U12307/Y (NAND2X4MTR)                                  0.057      1.230 f
  U17752/Y (NOR2X4MTR)                                   0.059      1.289 r
  U15452/Y (NAND3X2MTR)                                  0.069      1.358 f
  U12327/Y (CLKNAND2X2MTR)                               0.074      1.432 r
  U26796/Y (NOR2X2MTR)                                   0.042      1.474 f
  U22358/Y (OAI22X1MTR)                                  0.076      1.551 r
  U22357/Y (NOR2X2MTR)                                   0.059      1.609 f
  U22552/Y (NOR2X1MTR)                                   0.055      1.665 r
  PIM_result_reg_333_/D (DFFRHQX4MTR)                    0.000      1.665 r
  data arrival time                                                 1.665

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_333_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.665
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.283


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_205_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10355/Y (INVX3MTR)                                    0.046      0.498 f
  U25442/Y (CLKNAND2X2MTR)                               0.048      0.546 r
  U25443/Y (NAND4X4MTR)                                  0.110      0.656 f
  U23631/Y (NOR2X4MTR)                                   0.090      0.745 r
  U16547/Y (CLKNAND2X4MTR)                               0.053      0.799 f
  U16524/Y (NOR2X4MTR)                                   0.068      0.867 r
  U18363/Y (NAND2X4MTR)                                  0.057      0.924 f
  U18293/Y (NAND2BX8MTR)                                 0.090      1.014 f
  U16516/Y (INVX4MTR)                                    0.046      1.060 r
  U15902/Y (NAND2X4MTR)                                  0.046      1.106 f
  U15887/Y (NOR2X4MTR)                                   0.067      1.173 r
  U12307/Y (NAND2X4MTR)                                  0.057      1.230 f
  U17752/Y (NOR2X4MTR)                                   0.059      1.289 r
  U15452/Y (NAND3X2MTR)                                  0.069      1.358 f
  U12327/Y (CLKNAND2X2MTR)                               0.074      1.432 r
  U26796/Y (NOR2X2MTR)                                   0.042      1.474 f
  U22358/Y (OAI22X1MTR)                                  0.076      1.551 r
  U22357/Y (NOR2X2MTR)                                   0.059      1.609 f
  U22551/Y (NOR2X1MTR)                                   0.055      1.665 r
  PIM_result_reg_205_/D (DFFRHQX4MTR)                    0.000      1.665 r
  data arrival time                                                 1.665

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_205_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.665
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.283


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U9553/Y (AOI21X2MTR)                                   0.048      1.100 f
  U11474/Y (NAND2X2MTR)                                  0.062      1.162 r
  U12210/Y (NAND3X8MTR)                                  0.099      1.261 f
  U20808/Y (AOI21X8MTR)                                  0.111      1.372 r
  U17595/Y (NAND2BX4MTR)                                 0.090      1.462 r
  U14268/Y (NAND2X4MTR)                                  0.052      1.514 f
  U16413/Y (INVX4MTR)                                    0.063      1.577 r
  U11551/Y (NAND2X2MTR)                                  0.045      1.622 f
  U11550/Y (OAI21X1MTR)                                  0.035      1.657 r
  U0_BANK_TOP/vACC_3_reg_1__2_/D (DFFRHQX2MTR)           0.000      1.657 r
  data arrival time                                                 1.657

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.657
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.283


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U26227/Y (BUFX8MTR)                                    0.078      0.294 r
  U18845/Y (INVX6MTR)                                    0.037      0.331 f
  U10622/Y (INVX4MTR)                                    0.055      0.386 r
  U20993/Y (OAI21X2MTR)                                  0.057      0.443 f
  U11186/Y (NAND3BX4MTR)                                 0.097      0.540 f
  U10574/Y (CLKNAND2X2MTR)                               0.050      0.590 r
  U24909/Y (CLKNAND2X4MTR)                               0.070      0.660 f
  U13857/Y (NOR2X4MTR)                                   0.095      0.755 r
  U25348/Y (OAI21X6MTR)                                  0.072      0.827 f
  U9879/Y (AOI21X4MTR)                                   0.097      0.924 r
  U18309/Y (OAI21X6MTR)                                  0.072      0.996 f
  U20747/Y (OAI2BB1X2MTR)                                0.098      1.094 f
  U9633/Y (NAND2X2MTR)                                   0.046      1.140 r
  U16428/Y (NAND3X4MTR)                                  0.079      1.218 f
  U11849/Y (INVX2MTR)                                    0.062      1.280 r
  U16381/Y (NOR2X6MTR)                                   0.041      1.321 f
  U9246/Y (BUFX4MTR)                                     0.093      1.414 f
  U26606/Y (NAND2BX4MTR)                                 0.104      1.519 f
  U11284/Y (OAI22X1MTR)                                  0.084      1.603 r
  U0_BANK_TOP/vACC_1_reg_2__15_/D (DFFRQX4MTR)           0.000      1.603 r
  data arrival time                                                 1.603

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__15_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.180      1.320
  data required time                                                1.320
  --------------------------------------------------------------------------
  data required time                                                1.320
  data arrival time                                                -1.603
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.283


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U23381/Y (NOR2X12MTR)                                  0.099      0.289 r
  U10903/Y (INVX20MTR)                                   0.053      0.342 f
  U10857/Y (INVX10MTR)                                   0.051      0.393 r
  U20812/Y (AOI22X2MTR)                                  0.045      0.438 f
  U13689/Y (OAI2BB1X4MTR)                                0.099      0.537 f
  U13232/Y (NAND2X8MTR)                                  0.048      0.585 r
  U14775/Y (NOR2X12MTR)                                  0.031      0.616 f
  U13336/Y (NAND2X12MTR)                                 0.043      0.659 r
  U15255/Y (CLKNAND2X16MTR)                              0.062      0.721 f
  U13937/Y (CLKNAND2X16MTR)                              0.047      0.768 r
  U10348/Y (INVX8MTR)                                    0.042      0.811 f
  U9966/Y (NOR2X6MTR)                                    0.070      0.880 r
  U14769/Y (XNOR2X8MTR)                                  0.101      0.981 r
  U11315/Y (XNOR2X8MTR)                                  0.115      1.096 r
  U27025/Y (XOR2X8MTR)                                   0.105      1.201 r
  U27015/Y (XOR2X8MTR)                                   0.102      1.303 r
  U11580/Y (NOR2X6MTR)                                   0.045      1.348 f
  U20544/Y (BUFX2MTR)                                    0.084      1.431 f
  U20619/Y (INVX1MTR)                                    0.030      1.461 r
  U16379/Y (CLKNAND2X2MTR)                               0.043      1.505 f
  U20367/Y (XNOR2X1MTR)                                  0.070      1.575 f
  U21823/Y (NOR2X1MTR)                                   0.063      1.638 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_4_/D (DFFRHQX1MTR)
                                                         0.000      1.638 r
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_4_/CK (DFFRHQX1MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.145      1.355
  data required time                                                1.355
  --------------------------------------------------------------------------
  data required time                                                1.355
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.283


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U9553/Y (AOI21X2MTR)                                   0.048      1.100 f
  U11474/Y (NAND2X2MTR)                                  0.062      1.162 r
  U12210/Y (NAND3X8MTR)                                  0.099      1.261 f
  U20808/Y (AOI21X8MTR)                                  0.111      1.372 r
  U20842/Y (AOI2BB1X8MTR)                                0.119      1.492 r
  U17580/Y (BUFX6MTR)                                    0.090      1.582 r
  U11535/Y (NAND2X2MTR)                                  0.041      1.623 f
  U11524/Y (OAI21X1MTR)                                  0.034      1.657 r
  U0_BANK_TOP/vACC_2_reg_1__2_/D (DFFRHQX2MTR)           0.000      1.657 r
  data arrival time                                                 1.657

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.657
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.283


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U9553/Y (AOI21X2MTR)                                   0.048      1.100 f
  U11474/Y (NAND2X2MTR)                                  0.062      1.162 r
  U12210/Y (NAND3X8MTR)                                  0.099      1.261 f
  U20808/Y (AOI21X8MTR)                                  0.111      1.372 r
  U20842/Y (AOI2BB1X8MTR)                                0.119      1.492 r
  U17580/Y (BUFX6MTR)                                    0.090      1.582 r
  U11522/Y (NAND2X2MTR)                                  0.041      1.623 f
  U11521/Y (OAI21X1MTR)                                  0.034      1.657 r
  U0_BANK_TOP/vACC_2_reg_1__0_/D (DFFRHQX2MTR)           0.000      1.657 r
  data arrival time                                                 1.657

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.657
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.283


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_476_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U25719/Y (INVX4MTR)                                    0.047      0.575 f
  U20420/Y (CLKNAND2X2MTR)                               0.038      0.612 r
  U23675/Y (NAND4X2MTR)                                  0.126      0.739 f
  U15574/Y (NOR2X4MTR)                                   0.104      0.843 r
  U12514/Y (NAND3X4MTR)                                  0.079      0.922 f
  U13778/Y (NOR2X4MTR)                                   0.075      0.997 r
  U13758/Y (NAND2X4MTR)                                  0.058      1.055 f
  U14327/Y (NOR2X4MTR)                                   0.081      1.136 r
  U13070/Y (NAND3X6MTR)                                  0.101      1.237 f
  U23725/Y (NOR2X8MTR)                                   0.076      1.314 r
  U23680/Y (NAND4X4MTR)                                  0.075      1.388 f
  U26504/Y (NAND4X4MTR)                                  0.083      1.471 r
  U11759/Y (NAND2X2MTR)                                  0.051      1.522 f
  U11751/Y (NAND2X1MTR)                                  0.040      1.562 r
  U17470/Y (AOI2BB1X2MTR)                                0.047      1.609 f
  U22934/Y (NOR2X1MTR)                                   0.055      1.664 r
  PIM_result_reg_476_/D (DFFRHQX4MTR)                    0.000      1.664 r
  data arrival time                                                 1.664

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_476_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.664
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.283


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U9553/Y (AOI21X2MTR)                                   0.048      1.100 f
  U11474/Y (NAND2X2MTR)                                  0.062      1.162 r
  U12210/Y (NAND3X8MTR)                                  0.099      1.261 f
  U20808/Y (AOI21X8MTR)                                  0.111      1.372 r
  U20842/Y (AOI2BB1X8MTR)                                0.119      1.492 r
  U19014/Y (BUFX6MTR)                                    0.090      1.582 r
  U10946/Y (NAND2X2MTR)                                  0.041      1.623 f
  U10945/Y (OAI21X1MTR)                                  0.034      1.657 r
  U0_BANK_TOP/vACC_2_reg_1__15_/D (DFFRHQX2MTR)          0.000      1.657 r
  data arrival time                                                 1.657

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__15_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.657
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.283


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U9553/Y (AOI21X2MTR)                                   0.048      1.100 f
  U11474/Y (NAND2X2MTR)                                  0.062      1.162 r
  U12210/Y (NAND3X8MTR)                                  0.099      1.261 f
  U20808/Y (AOI21X8MTR)                                  0.111      1.372 r
  U17595/Y (NAND2BX4MTR)                                 0.090      1.462 r
  U14268/Y (NAND2X4MTR)                                  0.052      1.514 f
  U16413/Y (INVX4MTR)                                    0.063      1.577 r
  U11514/Y (NAND2X2MTR)                                  0.045      1.622 f
  U11513/Y (OAI21X1MTR)                                  0.035      1.657 r
  U0_BANK_TOP/vACC_3_reg_1__5_/D (DFFRHQX2MTR)           0.000      1.657 r
  data arrival time                                                 1.657

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.657
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.283


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U9553/Y (AOI21X2MTR)                                   0.048      1.100 f
  U11474/Y (NAND2X2MTR)                                  0.062      1.162 r
  U12210/Y (NAND3X8MTR)                                  0.099      1.261 f
  U20808/Y (AOI21X8MTR)                                  0.111      1.372 r
  U17595/Y (NAND2BX4MTR)                                 0.090      1.462 r
  U14268/Y (NAND2X4MTR)                                  0.052      1.514 f
  U16413/Y (INVX4MTR)                                    0.063      1.577 r
  U11544/Y (NAND2X2MTR)                                  0.045      1.622 f
  U11536/Y (OAI21X1MTR)                                  0.035      1.657 r
  U0_BANK_TOP/vACC_3_reg_1__3_/D (DFFRHQX2MTR)           0.000      1.657 r
  data arrival time                                                 1.657

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.657
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.283


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24078/Y (INVX8MTR)                                    0.048      0.266 r
  U11326/Y (INVX4MTR)                                    0.049      0.315 f
  U25687/Y (INVX4MTR)                                    0.055      0.370 r
  U16087/Y (NOR2X2MTR)                                   0.032      0.403 f
  U12134/Y (OAI31X1MTR)                                  0.137      0.539 r
  U20851/Y (OAI2BB1X4MTR)                                0.084      0.623 f
  U15943/Y (NAND2BX4MTR)                                 0.102      0.725 f
  U13366/Y (INVX3MTR)                                    0.047      0.772 r
  U15058/Y (CLKNAND2X2MTR)                               0.052      0.824 f
  U13234/Y (NAND2X3MTR)                                  0.051      0.875 r
  U12188/Y (CLKNAND2X2MTR)                               0.047      0.923 f
  U29427/Y (AND2X4MTR)                                   0.090      1.013 f
  U11518/Y (CLKNAND2X4MTR)                               0.038      1.050 r
  U17823/Y (NAND2X2MTR)                                  0.042      1.092 f
  U24948/Y (NAND2X2MTR)                                  0.044      1.136 r
  U10906/Y (NAND3X4MTR)                                  0.080      1.216 f
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.268 r
  U12356/Y (CLKNAND2X4MTR)                               0.056      1.323 f
  U17448/Y (NAND2X8MTR)                                  0.072      1.396 r
  U15388/Y (INVX2MTR)                                    0.045      1.440 f
  U11917/Y (CLKNAND2X4MTR)                               0.041      1.482 r
  U11916/Y (INVX4MTR)                                    0.042      1.524 f
  U11005/Y (AOI22X2MTR)                                  0.062      1.586 r
  U13650/Y (OAI21X1MTR)                                  0.076      1.662 f
  U0_BANK_TOP/vACC_2_reg_4__21_/D (DFFRHQX2MTR)          0.000      1.662 f
  data arrival time                                                 1.662

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.662
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.283


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U9553/Y (AOI21X2MTR)                                   0.048      1.100 f
  U11474/Y (NAND2X2MTR)                                  0.062      1.162 r
  U12210/Y (NAND3X8MTR)                                  0.099      1.261 f
  U20808/Y (AOI21X8MTR)                                  0.111      1.372 r
  U20842/Y (AOI2BB1X8MTR)                                0.119      1.492 r
  U17580/Y (BUFX6MTR)                                    0.090      1.582 r
  U11510/Y (NAND2X2MTR)                                  0.041      1.623 f
  U11507/Y (OAI21X1MTR)                                  0.034      1.657 r
  U0_BANK_TOP/vACC_2_reg_1__7_/D (DFFRHQX2MTR)           0.000      1.657 r
  data arrival time                                                 1.657

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.657
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.283


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U9553/Y (AOI21X2MTR)                                   0.048      1.100 f
  U11474/Y (NAND2X2MTR)                                  0.062      1.162 r
  U12210/Y (NAND3X8MTR)                                  0.099      1.261 f
  U20808/Y (AOI21X8MTR)                                  0.111      1.372 r
  U20842/Y (AOI2BB1X8MTR)                                0.119      1.492 r
  U17580/Y (BUFX6MTR)                                    0.090      1.582 r
  U11512/Y (NAND2X2MTR)                                  0.041      1.623 f
  U11511/Y (OAI21X1MTR)                                  0.034      1.657 r
  U0_BANK_TOP/vACC_2_reg_1__3_/D (DFFRHQX2MTR)           0.000      1.657 r
  data arrival time                                                 1.657

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.657
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.283


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U9553/Y (AOI21X2MTR)                                   0.048      1.100 f
  U11474/Y (NAND2X2MTR)                                  0.062      1.162 r
  U12210/Y (NAND3X8MTR)                                  0.099      1.261 f
  U20808/Y (AOI21X8MTR)                                  0.111      1.372 r
  U20842/Y (AOI2BB1X8MTR)                                0.119      1.492 r
  U19014/Y (BUFX6MTR)                                    0.090      1.582 r
  U11504/Y (NAND2X2MTR)                                  0.041      1.623 f
  U11502/Y (OAI21X1MTR)                                  0.034      1.657 r
  U0_BANK_TOP/vACC_2_reg_1__6_/D (DFFRHQX2MTR)           0.000      1.657 r
  data arrival time                                                 1.657

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.657
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.283


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U9553/Y (AOI21X2MTR)                                   0.048      1.100 f
  U11474/Y (NAND2X2MTR)                                  0.062      1.162 r
  U12210/Y (NAND3X8MTR)                                  0.099      1.261 f
  U20808/Y (AOI21X8MTR)                                  0.111      1.372 r
  U20842/Y (AOI2BB1X8MTR)                                0.119      1.492 r
  U19014/Y (BUFX6MTR)                                    0.090      1.582 r
  U11499/Y (NAND2X2MTR)                                  0.041      1.623 f
  U11498/Y (OAI21X1MTR)                                  0.034      1.657 r
  U0_BANK_TOP/vACC_2_reg_1__5_/D (DFFRHQX2MTR)           0.000      1.657 r
  data arrival time                                                 1.657

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.657
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.283


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U23899/Y (OAI2B1X8MTR)                                 0.094      1.468 r
  U17202/Y (INVX4MTR)                                    0.049      1.517 f
  U9261/Y (INVX4MTR)                                     0.054      1.571 r
  U29054/Y (OAI222X2MTR)                                 0.085      1.657 f
  U0_BANK_TOP/vACC_0_reg_2__21_/D (DFFRHQX2MTR)          0.000      1.657 f
  data arrival time                                                 1.657

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.657
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.282


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U15462/Y (NAND2X2MTR)                                  0.073      1.294 f
  U15435/Y (INVX4MTR)                                    0.058      1.352 r
  U26295/Y (INVX4MTR)                                    0.049      1.401 f
  U11077/Y (NAND2X2MTR)                                  0.045      1.447 r
  U14185/Y (INVX2MTR)                                    0.052      1.498 f
  U12237/Y (AOI22X1MTR)                                  0.087      1.586 r
  U11402/Y (OAI21X1MTR)                                  0.076      1.662 f
  U0_BANK_TOP/vACC_1_reg_4__14_/D (DFFRHQX2MTR)          0.000      1.662 f
  data arrival time                                                 1.662

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.662
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.282


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U14266/Y (CLKNAND2X4MTR)                               0.072      1.279 f
  U15441/Y (NAND2X8MTR)                                  0.055      1.335 r
  U15756/Y (NAND2X6MTR)                                  0.058      1.393 f
  U14812/Y (OAI2B1X2MTR)                                 0.144      1.537 r
  U22685/Y (OAI22X1MTR)                                  0.105      1.641 f
  U0_BANK_TOP/vACC_0_reg_7__15_/D (DFFRQX2MTR)           0.000      1.641 f
  data arrival time                                                 1.641

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__15_/CK (DFFRQX2MTR)          0.000      1.500 r
  library setup time                                    -0.141      1.359
  data required time                                                1.359
  --------------------------------------------------------------------------
  data required time                                                1.359
  data arrival time                                                -1.641
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.282


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U9553/Y (AOI21X2MTR)                                   0.048      1.100 f
  U11474/Y (NAND2X2MTR)                                  0.062      1.162 r
  U12210/Y (NAND3X8MTR)                                  0.099      1.261 f
  U20808/Y (AOI21X8MTR)                                  0.111      1.372 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.462 r
  U9260/Y (NAND2X4MTR)                                   0.057      1.520 f
  U15479/Y (INVX4MTR)                                    0.060      1.580 r
  U11237/Y (CLKNAND2X2MTR)                               0.045      1.625 f
  U11235/Y (OAI21X1MTR)                                  0.039      1.664 r
  U0_BANK_TOP/vACC_1_reg_1__0_/D (DFFRHQX8MTR)           0.000      1.664 r
  data arrival time                                                 1.664

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__0_/CK (DFFRHQX8MTR)          0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.664
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.282


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U14266/Y (CLKNAND2X4MTR)                               0.072      1.279 f
  U15441/Y (NAND2X8MTR)                                  0.055      1.335 r
  U15756/Y (NAND2X6MTR)                                  0.058      1.393 f
  U26498/Y (OAI2B1X8MTR)                                 0.093      1.486 r
  U14797/Y (BUFX4MTR)                                    0.101      1.587 r
  U11828/Y (OAI21X1MTR)                                  0.075      1.662 f
  U0_BANK_TOP/vACC_3_reg_7__21_/D (DFFRHQX2MTR)          0.000      1.662 f
  data arrival time                                                 1.662

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.662
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.282


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U15523/Y (INVX5MTR)                                    0.045      0.274 r
  U17022/Y (BUFX10MTR)                                   0.070      0.345 r
  U15338/Y (INVX8MTR)                                    0.032      0.376 f
  U29290/Y (INVX8MTR)                                    0.041      0.417 r
  U16860/Y (INVX5MTR)                                    0.035      0.452 f
  U10912/Y (NOR2X1MTR)                                   0.053      0.505 r
  U20840/Y (NAND3BX4MTR)                                 0.082      0.588 r
  U10119/Y (NOR2BX4MTR)                                  0.111      0.699 r
  U16950/Y (NAND2X2MTR)                                  0.079      0.778 f
  U11621/Y (OAI21X1MTR)                                  0.119      0.897 r
  U20682/Y (AOI21X1MTR)                                  0.094      0.991 f
  U19359/Y (OAI21X1MTR)                                  0.046      1.037 r
  U9487/Y (NAND2BX2MTR)                                  0.090      1.127 r
  U9439/Y (NAND3X4MTR)                                   0.081      1.209 f
  U9343/Y (CLKNAND2X4MTR)                                0.053      1.261 r
  U17558/Y (NAND2X6MTR)                                  0.056      1.317 f
  U15477/Y (AO21X4MTR)                                   0.147      1.464 f
  U17501/Y (INVX4MTR)                                    0.062      1.527 r
  U11618/Y (NAND2X2MTR)                                  0.045      1.572 f
  U20625/Y (OAI21X1MTR)                                  0.033      1.605 r
  U0_BANK_TOP/vACC_1_reg_3__1_/D (DFFRQX4MTR)            0.000      1.605 r
  data arrival time                                                 1.605

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__1_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.176      1.324
  data required time                                                1.324
  --------------------------------------------------------------------------
  data required time                                                1.324
  data arrival time                                                -1.605
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.281


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24078/Y (INVX8MTR)                                    0.048      0.266 r
  U11326/Y (INVX4MTR)                                    0.049      0.315 f
  U25687/Y (INVX4MTR)                                    0.055      0.370 r
  U16087/Y (NOR2X2MTR)                                   0.032      0.403 f
  U12134/Y (OAI31X1MTR)                                  0.137      0.539 r
  U20851/Y (OAI2BB1X4MTR)                                0.084      0.623 f
  U15943/Y (NAND2BX4MTR)                                 0.102      0.725 f
  U13366/Y (INVX3MTR)                                    0.047      0.772 r
  U15058/Y (CLKNAND2X2MTR)                               0.052      0.824 f
  U13234/Y (NAND2X3MTR)                                  0.051      0.875 r
  U12188/Y (CLKNAND2X2MTR)                               0.047      0.923 f
  U29427/Y (AND2X4MTR)                                   0.090      1.013 f
  U11518/Y (CLKNAND2X4MTR)                               0.038      1.050 r
  U17823/Y (NAND2X2MTR)                                  0.042      1.092 f
  U24948/Y (NAND2X2MTR)                                  0.044      1.136 r
  U10906/Y (NAND3X4MTR)                                  0.080      1.216 f
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.268 r
  U12356/Y (CLKNAND2X4MTR)                               0.056      1.323 f
  U17448/Y (NAND2X8MTR)                                  0.072      1.396 r
  U14209/Y (OR2X4MTR)                                    0.092      1.488 r
  U23572/Y (INVX4MTR)                                    0.041      1.528 f
  U12242/Y (AOI22X1MTR)                                  0.058      1.586 r
  U13653/Y (OAI21X1MTR)                                  0.075      1.661 f
  U0_BANK_TOP/vACC_3_reg_4__21_/D (DFFRHQX2MTR)          0.000      1.661 f
  data arrival time                                                 1.661

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.661
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.281


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24078/Y (INVX8MTR)                                    0.048      0.266 r
  U10853/Y (INVX4MTR)                                    0.053      0.319 f
  U25819/Y (NAND2X4MTR)                                  0.035      0.354 r
  U25617/Y (OAI2B1X2MTR)                                 0.043      0.397 f
  U10368/Y (AOI21X2MTR)                                  0.065      0.462 r
  U16719/Y (CLKNAND2X2MTR)                               0.074      0.536 f
  U14533/Y (INVX4MTR)                                    0.051      0.588 r
  U20892/Y (OAI2B1X8MTR)                                 0.053      0.641 f
  U20891/Y (NOR2X4MTR)                                   0.077      0.718 r
  U18073/Y (OAI21X2MTR)                                  0.072      0.790 f
  U23401/Y (AO21X8MTR)                                   0.121      0.911 f
  U10735/Y (CLKNAND2X4MTR)                               0.041      0.952 r
  U10734/Y (NAND2X4MTR)                                  0.066      1.018 f
  U17479/Y (AOI21X2MTR)                                  0.095      1.113 r
  U17423/Y (XNOR2X1MTR)                                  0.080      1.193 r
  U27036/Y (AOI22X1MTR)                                  0.103      1.296 f
  U16456/Y (OAI2BB1X2MTR)                                0.069      1.366 r
  U18935/Y (BUFX4MTR)                                    0.086      1.451 r
  U18823/Y (MXI2X2MTR)                                   0.072      1.523 f
  U22595/Y (OAI22X1MTR)                                  0.080      1.604 r
  U0_BANK_TOP/vACC_0_reg_7__1_/D (DFFRQX2MTR)            0.000      1.604 r
  data arrival time                                                 1.604

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__1_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.176      1.324
  data required time                                                1.324
  --------------------------------------------------------------------------
  data required time                                                1.324
  data arrival time                                                -1.604
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.280


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24078/Y (INVX8MTR)                                    0.048      0.266 r
  U11326/Y (INVX4MTR)                                    0.049      0.315 f
  U25687/Y (INVX4MTR)                                    0.055      0.370 r
  U16087/Y (NOR2X2MTR)                                   0.032      0.403 f
  U12134/Y (OAI31X1MTR)                                  0.137      0.539 r
  U20851/Y (OAI2BB1X4MTR)                                0.084      0.623 f
  U15943/Y (NAND2BX4MTR)                                 0.102      0.725 f
  U13366/Y (INVX3MTR)                                    0.047      0.772 r
  U15058/Y (CLKNAND2X2MTR)                               0.052      0.824 f
  U13234/Y (NAND2X3MTR)                                  0.051      0.875 r
  U12188/Y (CLKNAND2X2MTR)                               0.047      0.923 f
  U29427/Y (AND2X4MTR)                                   0.090      1.013 f
  U11518/Y (CLKNAND2X4MTR)                               0.038      1.050 r
  U17823/Y (NAND2X2MTR)                                  0.042      1.092 f
  U24948/Y (NAND2X2MTR)                                  0.044      1.136 r
  U10906/Y (NAND3X4MTR)                                  0.080      1.216 f
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.268 r
  U12356/Y (CLKNAND2X4MTR)                               0.056      1.323 f
  U17448/Y (NAND2X8MTR)                                  0.072      1.396 r
  U20862/Y (OAI2B1X8MTR)                                 0.066      1.461 f
  U9172/Y (BUFX6MTR)                                     0.087      1.549 f
  U11378/Y (OAI21X1MTR)                                  0.057      1.606 r
  U0_BANK_TOP/vACC_0_reg_4__8_/D (DFFRQX4MTR)            0.000      1.606 r
  data arrival time                                                 1.606

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__8_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.174      1.326
  data required time                                                1.326
  --------------------------------------------------------------------------
  data required time                                                1.326
  data arrival time                                                -1.606
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.280


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U15462/Y (NAND2X2MTR)                                  0.073      1.294 f
  U15435/Y (INVX4MTR)                                    0.058      1.352 r
  U26295/Y (INVX4MTR)                                    0.049      1.401 f
  U11077/Y (NAND2X2MTR)                                  0.045      1.447 r
  U14185/Y (INVX2MTR)                                    0.052      1.498 f
  U11003/Y (AOI22X1MTR)                                  0.087      1.586 r
  U11002/Y (OAI21X1MTR)                                  0.074      1.660 f
  U0_BANK_TOP/vACC_1_reg_4__9_/D (DFFRHQX2MTR)           0.000      1.660 f
  data arrival time                                                 1.660

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.660
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.280


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U26515/Y (OAI2B1X8MTR)                                 0.102      1.476 r
  U18757/Y (BUFX6MTR)                                    0.095      1.572 r
  U29138/Y (OAI222X2MTR)                                 0.082      1.654 f
  U0_BANK_TOP/vACC_2_reg_2__21_/D (DFFRHQX2MTR)          0.000      1.654 f
  data arrival time                                                 1.654

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.654
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.279


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_115_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U19363/Y (INVX6MTR)                                    0.045      0.599 r
  U19224/Y (NAND2X3MTR)                                  0.042      0.642 f
  U19039/Y (CLKNAND2X4MTR)                               0.039      0.680 r
  U18756/Y (NOR2X6MTR)                                   0.038      0.719 f
  U16528/Y (CLKNAND2X4MTR)                               0.046      0.765 r
  U16467/Y (CLKNAND2X4MTR)                               0.048      0.813 f
  U16368/Y (NOR2X4MTR)                                   0.067      0.880 r
  U15519/Y (CLKNAND2X4MTR)                               0.054      0.934 f
  U16324/Y (NOR2X3MTR)                                   0.063      0.998 r
  U17961/Y (NAND3X4MTR)                                  0.068      1.066 f
  U15221/Y (NOR2X4MTR)                                   0.086      1.152 r
  U26198/Y (INVX2MTR)                                    0.065      1.217 f
  U26260/Y (NOR2X4MTR)                                   0.080      1.297 r
  U26261/Y (NAND2X2MTR)                                  0.063      1.360 f
  U26262/Y (INVX2MTR)                                    0.068      1.428 r
  U11377/Y (NAND2X2MTR)                                  0.047      1.475 f
  U29772/Y (NAND4X2MTR)                                  0.055      1.531 r
  U14208/Y (AND2X1MTR)                                   0.088      1.618 r
  PIM_result_reg_115_/D (DFFRQX2MTR)                     0.000      1.618 r
  data arrival time                                                 1.618

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_115_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.618
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.279


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_243_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U19363/Y (INVX6MTR)                                    0.045      0.599 r
  U19224/Y (NAND2X3MTR)                                  0.042      0.642 f
  U19039/Y (CLKNAND2X4MTR)                               0.039      0.680 r
  U18756/Y (NOR2X6MTR)                                   0.038      0.719 f
  U16528/Y (CLKNAND2X4MTR)                               0.046      0.765 r
  U16467/Y (CLKNAND2X4MTR)                               0.048      0.813 f
  U16368/Y (NOR2X4MTR)                                   0.067      0.880 r
  U15519/Y (CLKNAND2X4MTR)                               0.054      0.934 f
  U16324/Y (NOR2X3MTR)                                   0.063      0.998 r
  U17961/Y (NAND3X4MTR)                                  0.068      1.066 f
  U15221/Y (NOR2X4MTR)                                   0.086      1.152 r
  U26198/Y (INVX2MTR)                                    0.065      1.217 f
  U26260/Y (NOR2X4MTR)                                   0.080      1.297 r
  U26261/Y (NAND2X2MTR)                                  0.063      1.360 f
  U26262/Y (INVX2MTR)                                    0.068      1.428 r
  U11377/Y (NAND2X2MTR)                                  0.047      1.475 f
  U29772/Y (NAND4X2MTR)                                  0.055      1.531 r
  U14207/Y (AND2X1MTR)                                   0.088      1.618 r
  PIM_result_reg_243_/D (DFFRQX2MTR)                     0.000      1.618 r
  data arrival time                                                 1.618

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_243_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.618
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.279


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_499_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U19363/Y (INVX6MTR)                                    0.045      0.599 r
  U19224/Y (NAND2X3MTR)                                  0.042      0.642 f
  U19039/Y (CLKNAND2X4MTR)                               0.039      0.680 r
  U18756/Y (NOR2X6MTR)                                   0.038      0.719 f
  U16528/Y (CLKNAND2X4MTR)                               0.046      0.765 r
  U16467/Y (CLKNAND2X4MTR)                               0.048      0.813 f
  U16368/Y (NOR2X4MTR)                                   0.067      0.880 r
  U15519/Y (CLKNAND2X4MTR)                               0.054      0.934 f
  U16324/Y (NOR2X3MTR)                                   0.063      0.998 r
  U17961/Y (NAND3X4MTR)                                  0.068      1.066 f
  U15221/Y (NOR2X4MTR)                                   0.086      1.152 r
  U26198/Y (INVX2MTR)                                    0.065      1.217 f
  U26260/Y (NOR2X4MTR)                                   0.080      1.297 r
  U26261/Y (NAND2X2MTR)                                  0.063      1.360 f
  U26262/Y (INVX2MTR)                                    0.068      1.428 r
  U11377/Y (NAND2X2MTR)                                  0.047      1.475 f
  U29772/Y (NAND4X2MTR)                                  0.055      1.531 r
  U14204/Y (AND2X1MTR)                                   0.088      1.618 r
  PIM_result_reg_499_/D (DFFRQX2MTR)                     0.000      1.618 r
  data arrival time                                                 1.618

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_499_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.618
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.279


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U15523/Y (INVX5MTR)                                    0.032      0.248 f
  U17022/Y (BUFX10MTR)                                   0.068      0.316 f
  U21863/Y (BUFX10MTR)                                   0.072      0.388 f
  U17165/Y (CLKNAND2X2MTR)                               0.033      0.421 r
  U17141/Y (NAND3X2MTR)                                  0.071      0.492 f
  U15979/Y (CLKNAND2X2MTR)                               0.060      0.552 r
  U15960/Y (CLKNAND2X4MTR)                               0.067      0.618 f
  U10749/Y (NOR2X4MTR)                                   0.080      0.698 r
  U16664/Y (INVX2MTR)                                    0.052      0.750 f
  U15052/Y (OA21X4MTR)                                   0.136      0.886 f
  U15657/Y (CLKNAND2X4MTR)                               0.051      0.938 r
  U14906/Y (INVX4MTR)                                    0.038      0.976 f
  U13058/Y (OAI21X3MTR)                                  0.076      1.052 r
  U20797/Y (OAI2BB1X4MTR)                                0.113      1.165 r
  U20735/Y (OAI211X8MTR)                                 0.072      1.237 f
  U14266/Y (CLKNAND2X4MTR)                               0.061      1.298 r
  U15441/Y (NAND2X8MTR)                                  0.055      1.352 f
  U11918/Y (NAND2X12MTR)                                 0.056      1.408 r
  U14809/Y (NOR2X4MTR)                                   0.041      1.449 f
  U17409/Y (BUFX6MTR)                                    0.085      1.534 f
  U14183/Y (AOI22X2MTR)                                  0.061      1.595 r
  U11806/Y (OAI21X1MTR)                                  0.079      1.674 f
  U0_BANK_TOP/vACC_1_reg_7__13_/D (DFFRHQX4MTR)          0.000      1.674 f
  data arrival time                                                 1.674

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__13_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.105      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.674
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.279


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U9553/Y (AOI21X2MTR)                                   0.048      1.100 f
  U11474/Y (NAND2X2MTR)                                  0.062      1.162 r
  U12210/Y (NAND3X8MTR)                                  0.099      1.261 f
  U20808/Y (AOI21X8MTR)                                  0.111      1.372 r
  U17595/Y (NAND2BX4MTR)                                 0.090      1.462 r
  U14268/Y (NAND2X4MTR)                                  0.052      1.514 f
  U16413/Y (INVX4MTR)                                    0.063      1.577 r
  U11475/Y (NAND2X2MTR)                                  0.045      1.622 f
  U11464/Y (OAI21X1MTR)                                  0.039      1.661 r
  U0_BANK_TOP/vACC_3_reg_1__0_/D (DFFRHQX8MTR)           0.000      1.661 r
  data arrival time                                                 1.661

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__0_/CK (DFFRHQX8MTR)          0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.661
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.279


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U20921/Y (NAND3X12MTR)                                 0.039      0.223 r
  U18892/Y (BUFX10MTR)                                   0.075      0.297 r
  U10730/Y (INVX4MTR)                                    0.045      0.342 f
  U11873/Y (INVX4MTR)                                    0.061      0.403 r
  U20386/Y (OAI22X1MTR)                                  0.072      0.475 f
  U11414/Y (OAI21X1MTR)                                  0.102      0.577 r
  U18418/Y (CLKNAND2X4MTR)                               0.067      0.645 f
  U11445/Y (NOR2X2MTR)                                   0.104      0.749 r
  U13865/Y (OAI2B1X4MTR)                                 0.154      0.903 r
  U26064/Y (AOI21X4MTR)                                  0.071      0.975 f
  U11850/Y (OAI21X2MTR)                                  0.057      1.032 r
  U17718/Y (AOI21X2MTR)                                  0.067      1.099 f
  U11390/Y (NAND2X2MTR)                                  0.050      1.149 r
  U17659/Y (NAND3X4MTR)                                  0.070      1.219 f
  U19030/Y (CLKNAND2X4MTR)                               0.051      1.270 r
  U11472/Y (NAND2X4MTR)                                  0.057      1.327 f
  U14252/Y (NAND2X12MTR)                                 0.067      1.394 r
  U23724/Y (NOR2X6MTR)                                   0.040      1.434 f
  U17249/Y (INVX2MTR)                                    0.046      1.479 r
  U23372/Y (INVX4MTR)                                    0.041      1.521 f
  U28655/Y (AOI22X2MTR)                                  0.062      1.582 r
  U11483/Y (OAI21X1MTR)                                  0.076      1.659 f
  U0_BANK_TOP/vACC_1_reg_0__12_/D (DFFRHQX2MTR)          0.000      1.659 f
  data arrival time                                                 1.659

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.659
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.279


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U9553/Y (AOI21X2MTR)                                   0.048      1.100 f
  U11474/Y (NAND2X2MTR)                                  0.062      1.162 r
  U12210/Y (NAND3X8MTR)                                  0.099      1.261 f
  U20808/Y (AOI21X8MTR)                                  0.111      1.372 r
  U17595/Y (NAND2BX4MTR)                                 0.090      1.462 r
  U14268/Y (NAND2X4MTR)                                  0.052      1.514 f
  U15470/Y (INVX4MTR)                                    0.062      1.577 r
  U11463/Y (NAND2X2MTR)                                  0.045      1.622 f
  U11462/Y (OAI21X1MTR)                                  0.039      1.661 r
  U0_BANK_TOP/vACC_3_reg_1__15_/D (DFFRHQX8MTR)          0.000      1.661 r
  data arrival time                                                 1.661

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__15_/CK (DFFRHQX8MTR)         0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.661
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.279


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U9553/Y (AOI21X2MTR)                                   0.048      1.100 f
  U11474/Y (NAND2X2MTR)                                  0.062      1.162 r
  U12210/Y (NAND3X8MTR)                                  0.099      1.261 f
  U20808/Y (AOI21X8MTR)                                  0.111      1.372 r
  U17595/Y (NAND2BX4MTR)                                 0.090      1.462 r
  U14268/Y (NAND2X4MTR)                                  0.052      1.514 f
  U15470/Y (INVX4MTR)                                    0.062      1.577 r
  U11459/Y (NAND2X2MTR)                                  0.045      1.622 f
  U11458/Y (OAI21X1MTR)                                  0.039      1.661 r
  U0_BANK_TOP/vACC_3_reg_1__6_/D (DFFRHQX8MTR)           0.000      1.661 r
  data arrival time                                                 1.661

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__6_/CK (DFFRHQX8MTR)          0.000      1.500 r
  library setup time                                    -0.117      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.661
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.278


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_56_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U15209/Y (BUFX8MTR)                                    0.072      0.495 r
  U25387/Y (INVX4MTR)                                    0.044      0.539 f
  U11030/Y (CLKNAND2X4MTR)                               0.042      0.581 r
  U19062/Y (NAND4X8MTR)                                  0.111      0.693 f
  U11739/Y (NOR2X4MTR)                                   0.090      0.782 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.853 f
  U16702/Y (INVX4MTR)                                    0.046      0.899 r
  U17682/Y (NAND2X4MTR)                                  0.042      0.940 f
  U16326/Y (NOR2X4MTR)                                   0.077      1.017 r
  U16290/Y (CLKNAND2X4MTR)                               0.054      1.071 f
  U16247/Y (NOR2X4MTR)                                   0.073      1.145 r
  U16140/Y (INVX4MTR)                                    0.050      1.195 f
  U17734/Y (NOR2X8MTR)                                   0.072      1.267 r
  U11841/Y (NAND3X6MTR)                                  0.070      1.337 f
  U23529/Y (NOR2X2MTR)                                   0.099      1.436 r
  U11816/Y (OR4X1MTR)                                    0.102      1.538 r
  U14233/Y (AND2X1MTR)                                   0.079      1.617 r
  PIM_result_reg_56_/D (DFFRQX2MTR)                      0.000      1.617 r
  data arrival time                                                 1.617

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_56_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.617
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.278


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U26227/Y (BUFX8MTR)                                    0.078      0.294 r
  U18845/Y (INVX6MTR)                                    0.037      0.331 f
  U10622/Y (INVX4MTR)                                    0.055      0.386 r
  U20993/Y (OAI21X2MTR)                                  0.057      0.443 f
  U11186/Y (NAND3BX4MTR)                                 0.097      0.540 f
  U10574/Y (CLKNAND2X2MTR)                               0.050      0.590 r
  U24909/Y (CLKNAND2X4MTR)                               0.070      0.660 f
  U13857/Y (NOR2X4MTR)                                   0.095      0.755 r
  U25348/Y (OAI21X6MTR)                                  0.072      0.827 f
  U9879/Y (AOI21X4MTR)                                   0.097      0.924 r
  U18309/Y (OAI21X6MTR)                                  0.072      0.996 f
  U20747/Y (OAI2BB1X2MTR)                                0.098      1.094 f
  U9633/Y (NAND2X2MTR)                                   0.046      1.140 r
  U16428/Y (NAND3X4MTR)                                  0.079      1.218 f
  U11849/Y (INVX2MTR)                                    0.062      1.280 r
  U16381/Y (NOR2X6MTR)                                   0.041      1.321 f
  U17449/Y (BUFX4MTR)                                    0.091      1.413 f
  U26603/Y (NAND2BX4MTR)                                 0.104      1.517 f
  U29080/Y (OAI222X2MTR)                                 0.119      1.636 r
  U0_BANK_TOP/vACC_2_reg_2__12_/D (DFFRHQX2MTR)          0.000      1.636 r
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.278


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U26227/Y (BUFX8MTR)                                    0.078      0.294 r
  U18845/Y (INVX6MTR)                                    0.037      0.331 f
  U10622/Y (INVX4MTR)                                    0.055      0.386 r
  U20993/Y (OAI21X2MTR)                                  0.057      0.443 f
  U11186/Y (NAND3BX4MTR)                                 0.097      0.540 f
  U10574/Y (CLKNAND2X2MTR)                               0.050      0.590 r
  U24909/Y (CLKNAND2X4MTR)                               0.070      0.660 f
  U13857/Y (NOR2X4MTR)                                   0.095      0.755 r
  U25348/Y (OAI21X6MTR)                                  0.072      0.827 f
  U9879/Y (AOI21X4MTR)                                   0.097      0.924 r
  U18309/Y (OAI21X6MTR)                                  0.072      0.996 f
  U20747/Y (OAI2BB1X2MTR)                                0.098      1.094 f
  U9633/Y (NAND2X2MTR)                                   0.046      1.140 r
  U16428/Y (NAND3X4MTR)                                  0.079      1.218 f
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 r
  U11938/Y (NAND2X6MTR)                                  0.049      1.321 f
  U11935/Y (NAND2X12MTR)                                 0.057      1.378 r
  U16323/Y (OAI2B1X4MTR)                                 0.054      1.432 f
  U17413/Y (INVX4MTR)                                    0.054      1.486 r
  U15361/Y (INVX4MTR)                                    0.045      1.531 f
  U12228/Y (OAI22X1MTR)                                  0.066      1.597 r
  U0_BANK_TOP/vACC_1_reg_2__2_/D (DFFRQX4MTR)            0.000      1.597 r
  data arrival time                                                 1.597

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__2_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.180      1.320
  data required time                                                1.320
  --------------------------------------------------------------------------
  data required time                                                1.320
  data arrival time                                                -1.597
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.277


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U26227/Y (BUFX8MTR)                                    0.078      0.294 r
  U18845/Y (INVX6MTR)                                    0.037      0.331 f
  U10622/Y (INVX4MTR)                                    0.055      0.386 r
  U20993/Y (OAI21X2MTR)                                  0.057      0.443 f
  U11186/Y (NAND3BX4MTR)                                 0.097      0.540 f
  U10574/Y (CLKNAND2X2MTR)                               0.050      0.590 r
  U24909/Y (CLKNAND2X4MTR)                               0.070      0.660 f
  U13857/Y (NOR2X4MTR)                                   0.095      0.755 r
  U25348/Y (OAI21X6MTR)                                  0.072      0.827 f
  U9879/Y (AOI21X4MTR)                                   0.097      0.924 r
  U18309/Y (OAI21X6MTR)                                  0.072      0.996 f
  U20747/Y (OAI2BB1X2MTR)                                0.098      1.094 f
  U9633/Y (NAND2X2MTR)                                   0.046      1.140 r
  U16428/Y (NAND3X4MTR)                                  0.079      1.218 f
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 r
  U11938/Y (NAND2X6MTR)                                  0.049      1.321 f
  U11935/Y (NAND2X12MTR)                                 0.057      1.378 r
  U16323/Y (OAI2B1X4MTR)                                 0.054      1.432 f
  U17413/Y (INVX4MTR)                                    0.054      1.486 r
  U23605/Y (INVX4MTR)                                    0.044      1.530 f
  U12227/Y (OAI22X1MTR)                                  0.066      1.595 r
  U0_BANK_TOP/vACC_1_reg_2__4_/D (DFFRQX4MTR)            0.000      1.595 r
  data arrival time                                                 1.595

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__4_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.180      1.320
  data required time                                                1.320
  --------------------------------------------------------------------------
  data required time                                                1.320
  data arrival time                                                -1.595
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.275


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U14266/Y (CLKNAND2X4MTR)                               0.072      1.279 f
  U15441/Y (NAND2X8MTR)                                  0.055      1.335 r
  U15756/Y (NAND2X6MTR)                                  0.058      1.393 f
  U26498/Y (OAI2B1X8MTR)                                 0.093      1.486 r
  U14797/Y (BUFX4MTR)                                    0.101      1.587 r
  U12250/Y (OAI22X1MTR)                                  0.065      1.652 f
  U0_BANK_TOP/vACC_3_reg_7__7_/D (DFFRHQX2MTR)           0.000      1.652 f
  data arrival time                                                 1.652

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.652
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.275


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U12364/Y (AOI22X1MTR)                                  0.109      0.481 f
  U20720/Y (OAI2B11X4MTR)                                0.062      0.543 r
  U20719/Y (OAI2BB1X4MTR)                                0.121      0.664 r
  U10099/Y (CLKNAND2X2MTR)                               0.063      0.727 f
  U10037/Y (OAI21X2MTR)                                  0.097      0.824 r
  U20458/Y (AOI21X4MTR)                                  0.052      0.876 f
  U10797/Y (OAI21X6MTR)                                  0.103      0.979 r
  U12332/Y (AOI21X1MTR)                                  0.101      1.080 f
  U18029/Y (XNOR2X1MTR)                                  0.084      1.164 r
  U14569/Y (AOI2BB2X4MTR)                                0.124      1.288 r
  U13039/Y (OAI2BB1X4MTR)                                0.069      1.357 f
  U17471/Y (NOR2X3MTR)                                   0.058      1.415 r
  U17301/Y (AND3X4MTR)                                   0.098      1.513 r
  U14074/Y (NAND2X6MTR)                                  0.045      1.558 f
  U17220/Y (NAND2X2MTR)                                  0.062      1.620 r
  U11441/Y (OAI21X2MTR)                                  0.056      1.677 f
  U0_BANK_TOP/vACC_0_reg_0__18_/D (DFFRHQX4MTR)          0.000      1.677 f
  data arrival time                                                 1.677

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.677
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.275


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U14266/Y (CLKNAND2X4MTR)                               0.072      1.279 f
  U15441/Y (NAND2X8MTR)                                  0.055      1.335 r
  U11918/Y (NAND2X12MTR)                                 0.054      1.389 f
  U23378/Y (OR2X4MTR)                                    0.097      1.485 f
  U23574/Y (INVX4MTR)                                    0.047      1.532 r
  U11645/Y (AOI22X1MTR)                                  0.063      1.595 f
  U11122/Y (OAI21X2MTR)                                  0.054      1.649 r
  U0_BANK_TOP/vACC_0_reg_7__9_/D (DFFRHQX2MTR)           0.000      1.649 r
  data arrival time                                                 1.649

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.649
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.275


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.051      1.272 f
  U12356/Y (CLKNAND2X4MTR)                               0.049      1.321 r
  U17448/Y (NAND2X8MTR)                                  0.070      1.391 f
  U23573/Y (NOR2X2MTR)                                   0.110      1.500 r
  U11879/Y (AOI22X2MTR)                                  0.058      1.558 f
  U29426/Y (OAI21X1MTR)                                  0.042      1.600 r
  U0_BANK_TOP/vACC_1_reg_4__8_/D (DFFRQX4MTR)            0.000      1.600 r
  data arrival time                                                 1.600

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__8_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.174      1.326
  data required time                                                1.326
  --------------------------------------------------------------------------
  data required time                                                1.326
  data arrival time                                                -1.600
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U14266/Y (CLKNAND2X4MTR)                               0.072      1.279 f
  U15441/Y (NAND2X8MTR)                                  0.055      1.335 r
  U11918/Y (NAND2X12MTR)                                 0.054      1.389 f
  U23378/Y (OR2X4MTR)                                    0.097      1.485 f
  U23574/Y (INVX4MTR)                                    0.047      1.532 r
  U21792/Y (AOI22X1MTR)                                  0.063      1.595 f
  U29742/Y (OAI21X2MTR)                                  0.054      1.649 r
  U0_BANK_TOP/vACC_0_reg_7__10_/D (DFFRHQX2MTR)          0.000      1.649 r
  data arrival time                                                 1.649

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.649
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U26623/Y (OAI2B1X8MTR)                                 0.097      1.482 r
  U15409/Y (BUFX4MTR)                                    0.104      1.587 r
  U11446/Y (OAI21X1MTR)                                  0.068      1.654 f
  U0_BANK_TOP/vACC_1_reg_0__14_/D (DFFRHQX2MTR)          0.000      1.654 f
  data arrival time                                                 1.654

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.654
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U15523/Y (INVX5MTR)                                    0.032      0.248 f
  U17022/Y (BUFX10MTR)                                   0.068      0.316 f
  U21863/Y (BUFX10MTR)                                   0.072      0.388 f
  U17165/Y (CLKNAND2X2MTR)                               0.033      0.421 r
  U17141/Y (NAND3X2MTR)                                  0.071      0.492 f
  U15979/Y (CLKNAND2X2MTR)                               0.060      0.552 r
  U15960/Y (CLKNAND2X4MTR)                               0.067      0.618 f
  U10749/Y (NOR2X4MTR)                                   0.080      0.698 r
  U16664/Y (INVX2MTR)                                    0.052      0.750 f
  U15052/Y (OA21X4MTR)                                   0.136      0.886 f
  U15657/Y (CLKNAND2X4MTR)                               0.051      0.938 r
  U14906/Y (INVX4MTR)                                    0.038      0.976 f
  U13058/Y (OAI21X3MTR)                                  0.076      1.052 r
  U20797/Y (OAI2BB1X4MTR)                                0.113      1.165 r
  U20735/Y (OAI211X8MTR)                                 0.072      1.237 f
  U14266/Y (CLKNAND2X4MTR)                               0.061      1.298 r
  U15441/Y (NAND2X8MTR)                                  0.055      1.352 f
  U11918/Y (NAND2X12MTR)                                 0.056      1.408 r
  U20832/Y (OAI2B1X8MTR)                                 0.057      1.465 f
  U11854/Y (INVX4MTR)                                    0.042      1.507 r
  U16308/Y (INVX4MTR)                                    0.037      1.544 f
  U22603/Y (OAI22X1MTR)                                  0.048      1.592 r
  U0_BANK_TOP/vACC_1_reg_7__3_/D (DFFRQX4MTR)            0.000      1.592 r
  data arrival time                                                 1.592

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__3_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.182      1.318
  data required time                                                1.318
  --------------------------------------------------------------------------
  data required time                                                1.318
  data arrival time                                                -1.592
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U14266/Y (CLKNAND2X4MTR)                               0.072      1.279 f
  U15441/Y (NAND2X8MTR)                                  0.055      1.335 r
  U11918/Y (NAND2X12MTR)                                 0.054      1.389 f
  U23378/Y (OR2X4MTR)                                    0.097      1.485 f
  U23574/Y (INVX4MTR)                                    0.047      1.532 r
  U11072/Y (AOI22X1MTR)                                  0.063      1.595 f
  U11620/Y (OAI21X2MTR)                                  0.053      1.648 r
  U0_BANK_TOP/vACC_0_reg_7__8_/D (DFFRHQX2MTR)           0.000      1.648 r
  data arrival time                                                 1.648

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.648
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U14266/Y (CLKNAND2X4MTR)                               0.072      1.279 f
  U15441/Y (NAND2X8MTR)                                  0.055      1.335 r
  U11918/Y (NAND2X12MTR)                                 0.054      1.389 f
  U23378/Y (OR2X4MTR)                                    0.097      1.485 f
  U23574/Y (INVX4MTR)                                    0.047      1.532 r
  U20927/Y (AOI22X1MTR)                                  0.063      1.595 f
  U16286/Y (OAI21X2MTR)                                  0.053      1.648 r
  U0_BANK_TOP/vACC_0_reg_7__13_/D (DFFRHQX2MTR)          0.000      1.648 r
  data arrival time                                                 1.648

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.648
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U12364/Y (AOI22X1MTR)                                  0.109      0.481 f
  U20720/Y (OAI2B11X4MTR)                                0.062      0.543 r
  U20719/Y (OAI2BB1X4MTR)                                0.121      0.664 r
  U10099/Y (CLKNAND2X2MTR)                               0.063      0.727 f
  U10037/Y (OAI21X2MTR)                                  0.097      0.824 r
  U20458/Y (AOI21X4MTR)                                  0.052      0.876 f
  U10797/Y (OAI21X6MTR)                                  0.103      0.979 r
  U12332/Y (AOI21X1MTR)                                  0.101      1.080 f
  U18029/Y (XNOR2X1MTR)                                  0.084      1.164 r
  U14569/Y (AOI2BB2X4MTR)                                0.124      1.288 r
  U13039/Y (OAI2BB1X4MTR)                                0.069      1.357 f
  U17471/Y (NOR2X3MTR)                                   0.058      1.415 r
  U17301/Y (AND3X4MTR)                                   0.098      1.513 r
  U14074/Y (NAND2X6MTR)                                  0.045      1.558 f
  U17220/Y (NAND2X2MTR)                                  0.062      1.620 r
  U11251/Y (OAI21X2MTR)                                  0.056      1.677 f
  U0_BANK_TOP/vACC_3_reg_0__18_/D (DFFRHQX4MTR)          0.000      1.677 f
  data arrival time                                                 1.677

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.677
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U12364/Y (AOI22X1MTR)                                  0.109      0.481 f
  U20720/Y (OAI2B11X4MTR)                                0.062      0.543 r
  U20719/Y (OAI2BB1X4MTR)                                0.121      0.664 r
  U10099/Y (CLKNAND2X2MTR)                               0.063      0.727 f
  U10037/Y (OAI21X2MTR)                                  0.097      0.824 r
  U20458/Y (AOI21X4MTR)                                  0.052      0.876 f
  U10797/Y (OAI21X6MTR)                                  0.103      0.979 r
  U12332/Y (AOI21X1MTR)                                  0.101      1.080 f
  U18029/Y (XNOR2X1MTR)                                  0.084      1.164 r
  U14569/Y (AOI2BB2X4MTR)                                0.124      1.288 r
  U13039/Y (OAI2BB1X4MTR)                                0.069      1.357 f
  U17471/Y (NOR2X3MTR)                                   0.058      1.415 r
  U17301/Y (AND3X4MTR)                                   0.098      1.513 r
  U14074/Y (NAND2X6MTR)                                  0.045      1.558 f
  U17220/Y (NAND2X2MTR)                                  0.062      1.620 r
  U11254/Y (OAI21X2MTR)                                  0.056      1.677 f
  U0_BANK_TOP/vACC_2_reg_0__18_/D (DFFRHQX4MTR)          0.000      1.677 f
  data arrival time                                                 1.677

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.677
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U15523/Y (INVX5MTR)                                    0.045      0.274 r
  U17022/Y (BUFX10MTR)                                   0.070      0.345 r
  U15338/Y (INVX8MTR)                                    0.032      0.376 f
  U29290/Y (INVX8MTR)                                    0.041      0.417 r
  U16860/Y (INVX5MTR)                                    0.035      0.452 f
  U10912/Y (NOR2X1MTR)                                   0.053      0.505 r
  U20840/Y (NAND3BX4MTR)                                 0.082      0.588 r
  U10119/Y (NOR2BX4MTR)                                  0.111      0.699 r
  U16950/Y (NAND2X2MTR)                                  0.079      0.778 f
  U11621/Y (OAI21X1MTR)                                  0.119      0.897 r
  U20682/Y (AOI21X1MTR)                                  0.094      0.991 f
  U19359/Y (OAI21X1MTR)                                  0.046      1.037 r
  U9487/Y (NAND2BX2MTR)                                  0.090      1.127 r
  U9439/Y (NAND3X4MTR)                                   0.081      1.209 f
  U9343/Y (CLKNAND2X4MTR)                                0.053      1.261 r
  U17558/Y (NAND2X6MTR)                                  0.056      1.317 f
  U17522/Y (AO21X4MTR)                                   0.138      1.456 f
  U23656/Y (INVX4MTR)                                    0.056      1.512 r
  U11497/Y (NAND2X2MTR)                                  0.044      1.556 f
  U11496/Y (OAI211X1MTR)                                 0.037      1.593 r
  U0_BANK_TOP/vACC_2_reg_3__8_/D (DFFRQX4MTR)            0.000      1.593 r
  data arrival time                                                 1.593

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__8_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.181      1.319
  data required time                                                1.319
  --------------------------------------------------------------------------
  data required time                                                1.319
  data arrival time                                                -1.593
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U14266/Y (CLKNAND2X4MTR)                               0.072      1.279 f
  U15441/Y (NAND2X8MTR)                                  0.055      1.335 r
  U11918/Y (NAND2X12MTR)                                 0.054      1.389 f
  U23378/Y (OR2X4MTR)                                    0.097      1.485 f
  U23574/Y (INVX4MTR)                                    0.047      1.532 r
  U12253/Y (AOI22X1MTR)                                  0.063      1.595 f
  U11234/Y (OAI21X2MTR)                                  0.054      1.649 r
  U0_BANK_TOP/vACC_0_reg_7__21_/D (DFFRHQX2MTR)          0.000      1.649 r
  data arrival time                                                 1.649

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.649
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U12364/Y (AOI22X1MTR)                                  0.109      0.481 f
  U20720/Y (OAI2B11X4MTR)                                0.062      0.543 r
  U20719/Y (OAI2BB1X4MTR)                                0.121      0.664 r
  U10099/Y (CLKNAND2X2MTR)                               0.063      0.727 f
  U10037/Y (OAI21X2MTR)                                  0.097      0.824 r
  U20458/Y (AOI21X4MTR)                                  0.052      0.876 f
  U10797/Y (OAI21X6MTR)                                  0.103      0.979 r
  U12332/Y (AOI21X1MTR)                                  0.101      1.080 f
  U18029/Y (XNOR2X1MTR)                                  0.084      1.164 r
  U14569/Y (AOI2BB2X4MTR)                                0.124      1.288 r
  U13039/Y (OAI2BB1X4MTR)                                0.069      1.357 f
  U17471/Y (NOR2X3MTR)                                   0.058      1.415 r
  U17301/Y (AND3X4MTR)                                   0.098      1.513 r
  U14074/Y (NAND2X6MTR)                                  0.045      1.558 f
  U17220/Y (NAND2X2MTR)                                  0.062      1.620 r
  U11714/Y (OAI21X2MTR)                                  0.056      1.677 f
  U0_BANK_TOP/vACC_1_reg_0__18_/D (DFFRHQX4MTR)          0.000      1.677 f
  data arrival time                                                 1.677

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.677
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U20921/Y (NAND3X12MTR)                                 0.039      0.223 r
  U18892/Y (BUFX10MTR)                                   0.075      0.297 r
  U10730/Y (INVX4MTR)                                    0.045      0.342 f
  U11873/Y (INVX4MTR)                                    0.061      0.403 r
  U20386/Y (OAI22X1MTR)                                  0.072      0.475 f
  U11414/Y (OAI21X1MTR)                                  0.102      0.577 r
  U18418/Y (CLKNAND2X4MTR)                               0.067      0.645 f
  U11445/Y (NOR2X2MTR)                                   0.104      0.749 r
  U13865/Y (OAI2B1X4MTR)                                 0.154      0.903 r
  U26064/Y (AOI21X4MTR)                                  0.071      0.975 f
  U11850/Y (OAI21X2MTR)                                  0.057      1.032 r
  U17718/Y (AOI21X2MTR)                                  0.067      1.099 f
  U11390/Y (NAND2X2MTR)                                  0.050      1.149 r
  U17659/Y (NAND3X4MTR)                                  0.070      1.219 f
  U19030/Y (CLKNAND2X4MTR)                               0.051      1.270 r
  U11472/Y (NAND2X4MTR)                                  0.057      1.327 f
  U14252/Y (NAND2X12MTR)                                 0.067      1.394 r
  U17492/Y (OR2X4MTR)                                    0.096      1.490 r
  U11428/Y (INVX4MTR)                                    0.035      1.525 f
  U13003/Y (AOI22X1MTR)                                  0.055      1.579 r
  U22763/Y (OAI21X1MTR)                                  0.074      1.654 f
  U0_BANK_TOP/vACC_0_reg_0__21_/D (DFFRHQX2MTR)          0.000      1.654 f
  data arrival time                                                 1.654

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.654
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.273


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U23899/Y (OAI2B1X8MTR)                                 0.094      1.468 r
  U17202/Y (INVX4MTR)                                    0.049      1.517 f
  U9169/Y (INVX4MTR)                                     0.056      1.572 r
  U21828/Y (OAI22X1MTR)                                  0.072      1.645 f
  U0_BANK_TOP/vACC_0_reg_2__15_/D (DFFRQX1MTR)           0.000      1.645 f
  data arrival time                                                 1.645

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__15_/CK (DFFRQX1MTR)          0.000      1.500 r
  library setup time                                    -0.128      1.372
  data required time                                                1.372
  --------------------------------------------------------------------------
  data required time                                                1.372
  data arrival time                                                -1.645
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.273


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U14266/Y (CLKNAND2X4MTR)                               0.072      1.279 f
  U15441/Y (NAND2X8MTR)                                  0.055      1.335 r
  U11918/Y (NAND2X12MTR)                                 0.054      1.389 f
  U23378/Y (OR2X4MTR)                                    0.097      1.485 f
  U23574/Y (INVX4MTR)                                    0.047      1.532 r
  U11069/Y (AOI22X1MTR)                                  0.063      1.595 f
  U10698/Y (OAI21X2MTR)                                  0.052      1.647 r
  U0_BANK_TOP/vACC_0_reg_7__14_/D (DFFRHQX2MTR)          0.000      1.647 r
  data arrival time                                                 1.647

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.647
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.273


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24079/Y (INVX4MTR)                                    0.048      0.266 r
  U17036/Y (INVX4MTR)                                    0.055      0.320 f
  U10447/Y (INVX8MTR)                                    0.046      0.366 r
  U24673/Y (NOR2X4MTR)                                   0.027      0.393 f
  U23944/Y (AOI21X3MTR)                                  0.055      0.448 r
  U12205/Y (OAI21X2MTR)                                  0.063      0.510 f
  U26276/Y (OAI21X4MTR)                                  0.094      0.604 r
  U26034/Y (CLKNAND2X4MTR)                               0.070      0.674 f
  U25099/Y (NOR2X4MTR)                                   0.064      0.738 r
  U9874/Y (OAI21X2MTR)                                   0.089      0.827 f
  U14352/Y (AOI21X4MTR)                                  0.115      0.942 r
  U16442/Y (NAND2X6MTR)                                  0.076      1.018 f
  U9609/Y (OAI2BB1X2MTR)                                 0.095      1.114 f
  U9575/Y (NAND2X2MTR)                                   0.043      1.157 r
  U9507/Y (NAND3X4MTR)                                   0.073      1.230 f
  U9480/Y (INVX2MTR)                                     0.073      1.302 r
  U15434/Y (NOR2X8MTR)                                   0.036      1.338 f
  U15376/Y (BUFX4MTR)                                    0.101      1.439 f
  U22389/Y (OAI21X2MTR)                                  0.122      1.561 r
  U11467/Y (OAI22X1MTR)                                  0.089      1.649 f
  U0_BANK_TOP/vACC_2_reg_6__7_/D (DFFRHQX2MTR)           0.000      1.649 f
  data arrival time                                                 1.649

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.649
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.273


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24079/Y (INVX4MTR)                                    0.048      0.266 r
  U17036/Y (INVX4MTR)                                    0.055      0.320 f
  U10447/Y (INVX8MTR)                                    0.046      0.366 r
  U24673/Y (NOR2X4MTR)                                   0.027      0.393 f
  U23944/Y (AOI21X3MTR)                                  0.055      0.448 r
  U12205/Y (OAI21X2MTR)                                  0.063      0.510 f
  U26276/Y (OAI21X4MTR)                                  0.094      0.604 r
  U26034/Y (CLKNAND2X4MTR)                               0.070      0.674 f
  U25099/Y (NOR2X4MTR)                                   0.064      0.738 r
  U9874/Y (OAI21X2MTR)                                   0.089      0.827 f
  U14352/Y (AOI21X4MTR)                                  0.115      0.942 r
  U16442/Y (NAND2X6MTR)                                  0.076      1.018 f
  U9609/Y (OAI2BB1X2MTR)                                 0.095      1.114 f
  U9575/Y (NAND2X2MTR)                                   0.043      1.157 r
  U9507/Y (NAND3X4MTR)                                   0.073      1.230 f
  U9480/Y (INVX2MTR)                                     0.073      1.302 r
  U15434/Y (NOR2X8MTR)                                   0.036      1.338 f
  U15376/Y (BUFX4MTR)                                    0.101      1.439 f
  U22389/Y (OAI21X2MTR)                                  0.122      1.561 r
  U12034/Y (OAI22X1MTR)                                  0.089      1.649 f
  U0_BANK_TOP/vACC_1_reg_6__7_/D (DFFRHQX2MTR)           0.000      1.649 f
  data arrival time                                                 1.649

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.649
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.273


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U19974/Y (INVX8MTR)                                    0.045      0.311 r
  U24443/Y (INVX4MTR)                                    0.042      0.353 f
  U26187/Y (AOI22X2MTR)                                  0.078      0.431 r
  U20901/Y (OAI2B11X4MTR)                                0.081      0.513 f
  U23700/Y (NOR2BX2MTR)                                  0.118      0.631 f
  U25997/Y (NOR2X2MTR)                                   0.091      0.722 r
  U18040/Y (NOR2X2MTR)                                   0.051      0.773 f
  U18423/Y (CLKNAND2X2MTR)                               0.048      0.821 r
  U23701/Y (INVX1MTR)                                    0.035      0.856 f
  U9734/Y (OAI2B11X1MTR)                                 0.165      1.021 f
  U11742/Y (AOI21X2MTR)                                  0.109      1.130 r
  U17411/Y (AOI21X4MTR)                                  0.047      1.178 f
  U17391/Y (NAND2X6MTR)                                  0.058      1.236 r
  U9429/Y (CLKNAND2X4MTR)                                0.050      1.286 f
  U17458/Y (NAND2X6MTR)                                  0.049      1.335 r
  U27020/Y (INVX2MTR)                                    0.044      1.378 f
  U23563/Y (NOR2X4MTR)                                   0.075      1.454 r
  U18760/Y (INVX2MTR)                                    0.054      1.507 f
  U29542/Y (OAI211X2MTR)                                 0.081      1.588 r
  U0_BANK_TOP/vACC_1_reg_5__21_/D (DFFRQX4MTR)           0.000      1.588 r
  data arrival time                                                 1.588

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__21_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.184      1.316
  data required time                                                1.316
  --------------------------------------------------------------------------
  data required time                                                1.316
  data arrival time                                                -1.588
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.272


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_428_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U18448/Y (INVX4MTR)                                    0.055      0.535 f
  U19335/Y (NAND2X2MTR)                                  0.050      0.585 r
  U16602/Y (NAND4X4MTR)                                  0.114      0.699 f
  U15586/Y (NOR2X4MTR)                                   0.102      0.801 r
  U15571/Y (AND3X4MTR)                                   0.114      0.915 r
  U15567/Y (NAND2X4MTR)                                  0.056      0.972 f
  U15561/Y (NOR2X6MTR)                                   0.071      1.043 r
  U12234/Y (NAND2X4MTR)                                  0.051      1.094 f
  U17550/Y (NOR2X4MTR)                                   0.083      1.177 r
  U12170/Y (NAND2X4MTR)                                  0.060      1.237 f
  U17816/Y (NOR2X4MTR)                                   0.077      1.314 r
  U17412/Y (NAND3X4MTR)                                  0.067      1.382 f
  U17376/Y (CLKNAND2X2MTR)                               0.060      1.441 r
  U17546/Y (NOR2X4MTR)                                   0.043      1.484 f
  U23847/Y (AOI2BB1X4MTR)                                0.117      1.602 f
  U23076/Y (NOR2X1MTR)                                   0.052      1.654 r
  PIM_result_reg_428_/D (DFFRHQX4MTR)                    0.000      1.654 r
  data arrival time                                                 1.654

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_428_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.654
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.272


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_116_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U19363/Y (INVX6MTR)                                    0.045      0.599 r
  U19224/Y (NAND2X3MTR)                                  0.042      0.642 f
  U19039/Y (CLKNAND2X4MTR)                               0.039      0.680 r
  U18756/Y (NOR2X6MTR)                                   0.038      0.719 f
  U16528/Y (CLKNAND2X4MTR)                               0.046      0.765 r
  U16467/Y (CLKNAND2X4MTR)                               0.048      0.813 f
  U16368/Y (NOR2X4MTR)                                   0.067      0.880 r
  U15519/Y (CLKNAND2X4MTR)                               0.054      0.934 f
  U16324/Y (NOR2X3MTR)                                   0.063      0.998 r
  U17961/Y (NAND3X4MTR)                                  0.068      1.066 f
  U15221/Y (NOR2X4MTR)                                   0.086      1.152 r
  U16063/Y (NAND3X8MTR)                                  0.083      1.234 f
  U26380/Y (NOR2X3MTR)                                   0.101      1.335 r
  U23981/Y (CLKNAND2X2MTR)                               0.066      1.401 f
  U12309/Y (INVX1MTR)                                    0.049      1.450 r
  U29773/Y (CLKNAND2X2MTR)                               0.043      1.493 f
  U18822/Y (NAND4X2MTR)                                  0.059      1.552 r
  U18801/Y (CLKAND2X2MTR)                                0.106      1.658 r
  PIM_result_reg_116_/D (DFFRHQX4MTR)                    0.000      1.658 r
  data arrival time                                                 1.658

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_116_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.658
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.272


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_244_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U19363/Y (INVX6MTR)                                    0.045      0.599 r
  U19224/Y (NAND2X3MTR)                                  0.042      0.642 f
  U19039/Y (CLKNAND2X4MTR)                               0.039      0.680 r
  U18756/Y (NOR2X6MTR)                                   0.038      0.719 f
  U16528/Y (CLKNAND2X4MTR)                               0.046      0.765 r
  U16467/Y (CLKNAND2X4MTR)                               0.048      0.813 f
  U16368/Y (NOR2X4MTR)                                   0.067      0.880 r
  U15519/Y (CLKNAND2X4MTR)                               0.054      0.934 f
  U16324/Y (NOR2X3MTR)                                   0.063      0.998 r
  U17961/Y (NAND3X4MTR)                                  0.068      1.066 f
  U15221/Y (NOR2X4MTR)                                   0.086      1.152 r
  U16063/Y (NAND3X8MTR)                                  0.083      1.234 f
  U26380/Y (NOR2X3MTR)                                   0.101      1.335 r
  U23981/Y (CLKNAND2X2MTR)                               0.066      1.401 f
  U12309/Y (INVX1MTR)                                    0.049      1.450 r
  U29773/Y (CLKNAND2X2MTR)                               0.043      1.493 f
  U18822/Y (NAND4X2MTR)                                  0.059      1.552 r
  U18802/Y (CLKAND2X2MTR)                                0.106      1.658 r
  PIM_result_reg_244_/D (DFFRHQX4MTR)                    0.000      1.658 r
  data arrival time                                                 1.658

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_244_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.658
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.272


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_372_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U19363/Y (INVX6MTR)                                    0.045      0.599 r
  U19224/Y (NAND2X3MTR)                                  0.042      0.642 f
  U19039/Y (CLKNAND2X4MTR)                               0.039      0.680 r
  U18756/Y (NOR2X6MTR)                                   0.038      0.719 f
  U16528/Y (CLKNAND2X4MTR)                               0.046      0.765 r
  U16467/Y (CLKNAND2X4MTR)                               0.048      0.813 f
  U16368/Y (NOR2X4MTR)                                   0.067      0.880 r
  U15519/Y (CLKNAND2X4MTR)                               0.054      0.934 f
  U16324/Y (NOR2X3MTR)                                   0.063      0.998 r
  U17961/Y (NAND3X4MTR)                                  0.068      1.066 f
  U15221/Y (NOR2X4MTR)                                   0.086      1.152 r
  U16063/Y (NAND3X8MTR)                                  0.083      1.234 f
  U26380/Y (NOR2X3MTR)                                   0.101      1.335 r
  U23981/Y (CLKNAND2X2MTR)                               0.066      1.401 f
  U12309/Y (INVX1MTR)                                    0.049      1.450 r
  U29773/Y (CLKNAND2X2MTR)                               0.043      1.493 f
  U18822/Y (NAND4X2MTR)                                  0.059      1.552 r
  U18803/Y (CLKAND2X2MTR)                                0.106      1.658 r
  PIM_result_reg_372_/D (DFFRHQX4MTR)                    0.000      1.658 r
  data arrival time                                                 1.658

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_372_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.658
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.272


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_500_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U19363/Y (INVX6MTR)                                    0.045      0.599 r
  U19224/Y (NAND2X3MTR)                                  0.042      0.642 f
  U19039/Y (CLKNAND2X4MTR)                               0.039      0.680 r
  U18756/Y (NOR2X6MTR)                                   0.038      0.719 f
  U16528/Y (CLKNAND2X4MTR)                               0.046      0.765 r
  U16467/Y (CLKNAND2X4MTR)                               0.048      0.813 f
  U16368/Y (NOR2X4MTR)                                   0.067      0.880 r
  U15519/Y (CLKNAND2X4MTR)                               0.054      0.934 f
  U16324/Y (NOR2X3MTR)                                   0.063      0.998 r
  U17961/Y (NAND3X4MTR)                                  0.068      1.066 f
  U15221/Y (NOR2X4MTR)                                   0.086      1.152 r
  U16063/Y (NAND3X8MTR)                                  0.083      1.234 f
  U26380/Y (NOR2X3MTR)                                   0.101      1.335 r
  U23981/Y (CLKNAND2X2MTR)                               0.066      1.401 f
  U12309/Y (INVX1MTR)                                    0.049      1.450 r
  U29773/Y (CLKNAND2X2MTR)                               0.043      1.493 f
  U18822/Y (NAND4X2MTR)                                  0.059      1.552 r
  U18804/Y (CLKAND2X2MTR)                                0.106      1.658 r
  PIM_result_reg_500_/D (DFFRHQX4MTR)                    0.000      1.658 r
  data arrival time                                                 1.658

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_500_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.658
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.272


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U15450/Y (INVX2MTR)                                    0.057      1.443 r
  U11454/Y (NAND2X4MTR)                                  0.049      1.492 f
  U16313/Y (INVX2MTR)                                    0.047      1.539 r
  U12991/Y (AOI22X1MTR)                                  0.057      1.596 f
  U14178/Y (OAI21X1MTR)                                  0.052      1.648 r
  U0_BANK_TOP/vACC_3_reg_0__21_/D (DFFRHQX2MTR)          0.000      1.648 r
  data arrival time                                                 1.648

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.648
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.272


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U10730/Y (INVX4MTR)                                    0.053      0.374 r
  U10445/Y (INVX4MTR)                                    0.048      0.422 f
  U10266/Y (OAI211X2MTR)                                 0.102      0.524 r
  U12751/Y (NOR2BX4MTR)                                  0.123      0.646 r
  U15948/Y (CLKNAND2X2MTR)                               0.077      0.723 f
  U14512/Y (INVX2MTR)                                    0.056      0.779 r
  U14502/Y (OAI21X2MTR)                                  0.067      0.846 f
  U13852/Y (AOI21X2MTR)                                  0.128      0.974 r
  U20772/Y (AOI2BB1X2MTR)                                0.121      1.096 r
  U17746/Y (NAND3X2MTR)                                  0.106      1.201 f
  U12210/Y (NAND3X8MTR)                                  0.077      1.278 r
  U20808/Y (AOI21X8MTR)                                  0.066      1.344 f
  U19098/Y (NOR2X2MTR)                                   0.087      1.432 r
  U9266/Y (INVX2MTR)                                     0.051      1.482 f
  U9230/Y (INVX2MTR)                                     0.065      1.547 r
  U29018/Y (CLKNAND2X2MTR)                               0.051      1.599 f
  U29019/Y (OAI211X2MTR)                                 0.044      1.643 r
  U0_BANK_TOP/vACC_0_reg_1__21_/D (DFFRHQX2MTR)          0.000      1.643 r
  data arrival time                                                 1.643

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.643
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.272


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U10730/Y (INVX4MTR)                                    0.053      0.374 r
  U10445/Y (INVX4MTR)                                    0.048      0.422 f
  U10266/Y (OAI211X2MTR)                                 0.102      0.524 r
  U12751/Y (NOR2BX4MTR)                                  0.123      0.646 r
  U15948/Y (CLKNAND2X2MTR)                               0.077      0.723 f
  U14512/Y (INVX2MTR)                                    0.056      0.779 r
  U14502/Y (OAI21X2MTR)                                  0.067      0.846 f
  U13852/Y (AOI21X2MTR)                                  0.128      0.974 r
  U20772/Y (AOI2BB1X2MTR)                                0.121      1.096 r
  U17746/Y (NAND3X2MTR)                                  0.106      1.201 f
  U12210/Y (NAND3X8MTR)                                  0.077      1.278 r
  U9326/Y (NAND2X2MTR)                                   0.114      1.392 f
  U10988/Y (NAND2X3MTR)                                  0.097      1.489 r
  U16414/Y (NOR2X1MTR)                                   0.054      1.543 f
  U15440/Y (AOI21X2MTR)                                  0.067      1.610 r
  U11267/Y (OAI2BB1X2MTR)                                0.050      1.660 f
  U0_BANK_TOP/vACC_0_reg_1__9_/D (DFFRHQX2MTR)           0.000      1.660 f
  data arrival time                                                 1.660

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.112      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.660
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.272


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.051      1.272 f
  U12356/Y (CLKNAND2X4MTR)                               0.049      1.321 r
  U17448/Y (NAND2X8MTR)                                  0.070      1.391 f
  U20862/Y (OAI2B1X8MTR)                                 0.101      1.492 r
  U9185/Y (BUFX5MTR)                                     0.103      1.595 r
  U26432/Y (OAI22X2MTR)                                  0.053      1.648 f
  U0_BANK_TOP/vACC_0_reg_4__15_/D (DFFRHQX1MTR)          0.000      1.648 f
  data arrival time                                                 1.648

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__15_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.648
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.271


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U15523/Y (INVX5MTR)                                    0.045      0.274 r
  U17022/Y (BUFX10MTR)                                   0.070      0.345 r
  U15338/Y (INVX8MTR)                                    0.032      0.376 f
  U29290/Y (INVX8MTR)                                    0.041      0.417 r
  U16860/Y (INVX5MTR)                                    0.035      0.452 f
  U10912/Y (NOR2X1MTR)                                   0.053      0.505 r
  U20840/Y (NAND3BX4MTR)                                 0.082      0.588 r
  U10119/Y (NOR2BX4MTR)                                  0.111      0.699 r
  U16950/Y (NAND2X2MTR)                                  0.079      0.778 f
  U11621/Y (OAI21X1MTR)                                  0.119      0.897 r
  U20682/Y (AOI21X1MTR)                                  0.094      0.991 f
  U19359/Y (OAI21X1MTR)                                  0.046      1.037 r
  U9487/Y (NAND2BX2MTR)                                  0.090      1.127 r
  U9439/Y (NAND3X4MTR)                                   0.081      1.209 f
  U9343/Y (CLKNAND2X4MTR)                                0.053      1.261 r
  U17558/Y (NAND2X6MTR)                                  0.056      1.317 f
  U17522/Y (AO21X4MTR)                                   0.138      1.456 f
  U18900/Y (INVX4MTR)                                    0.054      1.509 r
  U11480/Y (NAND2X2MTR)                                  0.043      1.552 f
  U11479/Y (OAI211X1MTR)                                 0.037      1.590 r
  U0_BANK_TOP/vACC_2_reg_3__21_/D (DFFRQX4MTR)           0.000      1.590 r
  data arrival time                                                 1.590

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__21_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.181      1.319
  data required time                                                1.319
  --------------------------------------------------------------------------
  data required time                                                1.319
  data arrival time                                                -1.590
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.270


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.265 f
  U17454/Y (NAND2X4MTR)                                  0.044      1.309 r
  U17401/Y (NAND2X8MTR)                                  0.064      1.373 f
  U20847/Y (OAI2B1X8MTR)                                 0.096      1.469 r
  U17398/Y (INVX4MTR)                                    0.046      1.515 f
  U15724/Y (INVX4MTR)                                    0.052      1.567 r
  U11405/Y (OAI22X1MTR)                                  0.080      1.647 f
  U0_BANK_TOP/vACC_3_reg_6__4_/D (DFFRHQX2MTR)           0.000      1.647 f
  data arrival time                                                 1.647

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.647
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.270


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.265 f
  U17454/Y (NAND2X4MTR)                                  0.044      1.309 r
  U17401/Y (NAND2X8MTR)                                  0.064      1.373 f
  U20847/Y (OAI2B1X8MTR)                                 0.096      1.469 r
  U17398/Y (INVX4MTR)                                    0.046      1.515 f
  U15724/Y (INVX4MTR)                                    0.052      1.567 r
  U11394/Y (OAI22X1MTR)                                  0.080      1.647 f
  U0_BANK_TOP/vACC_3_reg_6__6_/D (DFFRHQX2MTR)           0.000      1.647 f
  data arrival time                                                 1.647

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.647
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.270


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.265 f
  U17454/Y (NAND2X4MTR)                                  0.044      1.309 r
  U17401/Y (NAND2X8MTR)                                  0.064      1.373 f
  U20847/Y (OAI2B1X8MTR)                                 0.096      1.469 r
  U17398/Y (INVX4MTR)                                    0.046      1.515 f
  U15724/Y (INVX4MTR)                                    0.052      1.567 r
  U11392/Y (OAI22X1MTR)                                  0.080      1.647 f
  U0_BANK_TOP/vACC_3_reg_6__1_/D (DFFRHQX2MTR)           0.000      1.647 f
  data arrival time                                                 1.647

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.647
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.270


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U14266/Y (CLKNAND2X4MTR)                               0.072      1.279 f
  U15441/Y (NAND2X8MTR)                                  0.055      1.335 r
  U11918/Y (NAND2X12MTR)                                 0.054      1.389 f
  U23378/Y (OR2X4MTR)                                    0.097      1.485 f
  U23574/Y (INVX4MTR)                                    0.047      1.532 r
  U23612/Y (AOI22X1MTR)                                  0.063      1.595 f
  U29731/Y (OAI21X2MTR)                                  0.058      1.653 r
  U0_BANK_TOP/vACC_0_reg_7__12_/D (DFFRHQX8MTR)          0.000      1.653 r
  data arrival time                                                 1.653

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__12_/CK (DFFRHQX8MTR)         0.000      1.500 r
  library setup time                                    -0.117      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.653
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.270


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_86_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U25719/Y (INVX4MTR)                                    0.047      0.575 f
  U20420/Y (CLKNAND2X2MTR)                               0.038      0.612 r
  U23675/Y (NAND4X2MTR)                                  0.126      0.739 f
  U15574/Y (NOR2X4MTR)                                   0.104      0.843 r
  U12514/Y (NAND3X4MTR)                                  0.079      0.922 f
  U13778/Y (NOR2X4MTR)                                   0.075      0.997 r
  U13758/Y (NAND2X4MTR)                                  0.058      1.055 f
  U14327/Y (NOR2X4MTR)                                   0.081      1.136 r
  U13070/Y (NAND3X6MTR)                                  0.101      1.237 f
  U19176/Y (NOR2X1MTR)                                   0.112      1.349 r
  U12178/Y (NAND2X2MTR)                                  0.066      1.416 f
  U11982/Y (NAND2X1MTR)                                  0.046      1.462 r
  U26249/Y (CLKNAND2X2MTR)                               0.045      1.507 f
  U12259/Y (NAND4X1MTR)                                  0.053      1.560 r
  U22950/Y (NOR2BX1MTR)                                  0.088      1.648 r
  PIM_result_reg_86_/D (DFFRHQX2MTR)                     0.000      1.648 r
  data arrival time                                                 1.648

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_86_/CK (DFFRHQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.648
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.270


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24079/Y (INVX4MTR)                                    0.048      0.266 r
  U17036/Y (INVX4MTR)                                    0.055      0.320 f
  U10447/Y (INVX8MTR)                                    0.046      0.366 r
  U24673/Y (NOR2X4MTR)                                   0.027      0.393 f
  U23944/Y (AOI21X3MTR)                                  0.055      0.448 r
  U12205/Y (OAI21X2MTR)                                  0.063      0.510 f
  U26276/Y (OAI21X4MTR)                                  0.094      0.604 r
  U26034/Y (CLKNAND2X4MTR)                               0.070      0.674 f
  U25099/Y (NOR2X4MTR)                                   0.064      0.738 r
  U9874/Y (OAI21X2MTR)                                   0.089      0.827 f
  U14352/Y (AOI21X4MTR)                                  0.115      0.942 r
  U16442/Y (NAND2X6MTR)                                  0.076      1.018 f
  U9609/Y (OAI2BB1X2MTR)                                 0.095      1.114 f
  U9575/Y (NAND2X2MTR)                                   0.043      1.157 r
  U9507/Y (NAND3X4MTR)                                   0.073      1.230 f
  U9480/Y (INVX2MTR)                                     0.073      1.302 r
  U15434/Y (NOR2X8MTR)                                   0.036      1.338 f
  U17427/Y (BUFX4MTR)                                    0.089      1.427 f
  U16281/Y (NAND2BX4MTR)                                 0.101      1.528 f
  U22744/Y (OAI22X1MTR)                                  0.092      1.620 r
  U0_BANK_TOP/vACC_3_reg_6__15_/D (DFFRHQX1MTR)          0.000      1.620 r
  data arrival time                                                 1.620

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__15_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.150      1.350
  data required time                                                1.350
  --------------------------------------------------------------------------
  data required time                                                1.350
  data arrival time                                                -1.620
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.270


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U14901/Y (CLKNAND2X16MTR)                              0.046      0.236 r
  U13316/Y (INVX24MTR)                                   0.039      0.275 f
  U14622/Y (INVX32MTR)                                   0.034      0.309 r
  U10819/Y (INVX14MTR)                                   0.029      0.338 f
  U10705/Y (AOI2BB2X4MTR)                                0.057      0.395 r
  U26805/Y (OAI2BB1X4MTR)                                0.096      0.491 r
  U10633/Y (NAND3X4MTR)                                  0.066      0.557 f
  U10607/Y (INVX6MTR)                                    0.058      0.616 r
  U28779/Y (NAND3X12MTR)                                 0.070      0.686 f
  U29671/Y (CLKNAND2X16MTR)                              0.059      0.745 r
  U21291/Y (CLKNAND2X16MTR)                              0.049      0.795 f
  U11244/Y (CLKNAND2X4MTR)                               0.052      0.846 r
  U22422/Y (XOR2X8MTR)                                   0.076      0.923 r
  U22401/Y (XOR2X8MTR)                                   0.102      1.024 r
  U28894/Y (NAND2X2MTR)                                  0.090      1.114 f
  U14316/Y (CLKNAND2X8MTR)                               0.065      1.179 r
  U11221/Y (XNOR2X8MTR)                                  0.076      1.254 r
  U19381/Y (XOR2X8MTR)                                   0.103      1.358 r
  U15230/Y (NOR2X8MTR)                                   0.045      1.403 f
  U9221/Y (INVX2MTR)                                     0.045      1.448 r
  U15737/Y (CLKNAND2X2MTR)                               0.046      1.494 f
  U20506/Y (XNOR2X1MTR)                                  0.070      1.564 f
  U22810/Y (NOR2X1MTR)                                   0.061      1.625 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX1MTR)
                                                         0.000      1.625 r
  data arrival time                                                 1.625

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX1MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.144      1.356
  data required time                                                1.356
  --------------------------------------------------------------------------
  data required time                                                1.356
  data arrival time                                                -1.625
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.269


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U26227/Y (BUFX8MTR)                                    0.078      0.294 r
  U18845/Y (INVX6MTR)                                    0.037      0.331 f
  U10622/Y (INVX4MTR)                                    0.055      0.386 r
  U20993/Y (OAI21X2MTR)                                  0.057      0.443 f
  U11186/Y (NAND3BX4MTR)                                 0.097      0.540 f
  U10574/Y (CLKNAND2X2MTR)                               0.050      0.590 r
  U24909/Y (CLKNAND2X4MTR)                               0.070      0.660 f
  U13857/Y (NOR2X4MTR)                                   0.095      0.755 r
  U25348/Y (OAI21X6MTR)                                  0.072      0.827 f
  U9879/Y (AOI21X4MTR)                                   0.097      0.924 r
  U18309/Y (OAI21X6MTR)                                  0.072      0.996 f
  U20747/Y (OAI2BB1X2MTR)                                0.098      1.094 f
  U9633/Y (NAND2X2MTR)                                   0.046      1.140 r
  U16428/Y (NAND3X4MTR)                                  0.079      1.218 f
  U11849/Y (INVX2MTR)                                    0.062      1.280 r
  U16381/Y (NOR2X6MTR)                                   0.041      1.321 f
  U18807/Y (BUFX4MTR)                                    0.088      1.409 f
  U9198/Y (NAND2BX4MTR)                                  0.101      1.511 f
  U17135/Y (OAI222X2MTR)                                 0.117      1.627 r
  U0_BANK_TOP/vACC_0_reg_2__12_/D (DFFRHQX2MTR)          0.000      1.627 r
  data arrival time                                                 1.627

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.627
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.269


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U26227/Y (BUFX8MTR)                                    0.078      0.294 r
  U18845/Y (INVX6MTR)                                    0.037      0.331 f
  U10622/Y (INVX4MTR)                                    0.055      0.386 r
  U20993/Y (OAI21X2MTR)                                  0.057      0.443 f
  U11186/Y (NAND3BX4MTR)                                 0.097      0.540 f
  U10574/Y (CLKNAND2X2MTR)                               0.050      0.590 r
  U24909/Y (CLKNAND2X4MTR)                               0.070      0.660 f
  U13857/Y (NOR2X4MTR)                                   0.095      0.755 r
  U25348/Y (OAI21X6MTR)                                  0.072      0.827 f
  U9879/Y (AOI21X4MTR)                                   0.097      0.924 r
  U18309/Y (OAI21X6MTR)                                  0.072      0.996 f
  U20747/Y (OAI2BB1X2MTR)                                0.098      1.094 f
  U9633/Y (NAND2X2MTR)                                   0.046      1.140 r
  U16428/Y (NAND3X4MTR)                                  0.079      1.218 f
  U11849/Y (INVX2MTR)                                    0.062      1.280 r
  U16381/Y (NOR2X6MTR)                                   0.041      1.321 f
  U18807/Y (BUFX4MTR)                                    0.088      1.409 f
  U9198/Y (NAND2BX4MTR)                                  0.101      1.511 f
  U14774/Y (OAI222X2MTR)                                 0.117      1.627 r
  U0_BANK_TOP/vACC_0_reg_2__10_/D (DFFRHQX2MTR)          0.000      1.627 r
  data arrival time                                                 1.627

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.627
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.269


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U26227/Y (BUFX8MTR)                                    0.078      0.294 r
  U18845/Y (INVX6MTR)                                    0.037      0.331 f
  U10622/Y (INVX4MTR)                                    0.055      0.386 r
  U20993/Y (OAI21X2MTR)                                  0.057      0.443 f
  U11186/Y (NAND3BX4MTR)                                 0.097      0.540 f
  U10574/Y (CLKNAND2X2MTR)                               0.050      0.590 r
  U24909/Y (CLKNAND2X4MTR)                               0.070      0.660 f
  U13857/Y (NOR2X4MTR)                                   0.095      0.755 r
  U25348/Y (OAI21X6MTR)                                  0.072      0.827 f
  U9879/Y (AOI21X4MTR)                                   0.097      0.924 r
  U18309/Y (OAI21X6MTR)                                  0.072      0.996 f
  U20747/Y (OAI2BB1X2MTR)                                0.098      1.094 f
  U9633/Y (NAND2X2MTR)                                   0.046      1.140 r
  U16428/Y (NAND3X4MTR)                                  0.079      1.218 f
  U11849/Y (INVX2MTR)                                    0.062      1.280 r
  U16381/Y (NOR2X6MTR)                                   0.041      1.321 f
  U18807/Y (BUFX4MTR)                                    0.088      1.409 f
  U9198/Y (NAND2BX4MTR)                                  0.101      1.511 f
  U17130/Y (OAI222X2MTR)                                 0.117      1.627 r
  U0_BANK_TOP/vACC_0_reg_2__11_/D (DFFRHQX2MTR)          0.000      1.627 r
  data arrival time                                                 1.627

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.627
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.269


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_52_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U15209/Y (BUFX8MTR)                                    0.072      0.495 r
  U25387/Y (INVX4MTR)                                    0.044      0.539 f
  U11030/Y (CLKNAND2X4MTR)                               0.042      0.581 r
  U19062/Y (NAND4X8MTR)                                  0.111      0.693 f
  U11739/Y (NOR2X4MTR)                                   0.090      0.782 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.853 f
  U16702/Y (INVX4MTR)                                    0.046      0.899 r
  U17682/Y (NAND2X4MTR)                                  0.042      0.940 f
  U16326/Y (NOR2X4MTR)                                   0.077      1.017 r
  U16290/Y (CLKNAND2X4MTR)                               0.054      1.071 f
  U16247/Y (NOR2X4MTR)                                   0.073      1.145 r
  U16140/Y (INVX4MTR)                                    0.050      1.195 f
  U17734/Y (NOR2X8MTR)                                   0.072      1.267 r
  U26256/Y (NAND2X2MTR)                                  0.073      1.340 f
  U22306/Y (INVX1MTR)                                    0.047      1.386 r
  U11450/Y (NAND2X2MTR)                                  0.040      1.426 f
  U11452/Y (MXI2X1MTR)                                   0.068      1.495 r
  U18784/Y (NOR2X2MTR)                                   0.058      1.553 f
  U23045/Y (NOR2X1MTR)                                   0.050      1.603 r
  PIM_result_reg_52_/D (DFFRQX2MTR)                      0.000      1.603 r
  data arrival time                                                 1.603

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_52_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.603
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.269


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_180_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U15209/Y (BUFX8MTR)                                    0.072      0.495 r
  U25387/Y (INVX4MTR)                                    0.044      0.539 f
  U11030/Y (CLKNAND2X4MTR)                               0.042      0.581 r
  U19062/Y (NAND4X8MTR)                                  0.111      0.693 f
  U11739/Y (NOR2X4MTR)                                   0.090      0.782 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.853 f
  U16702/Y (INVX4MTR)                                    0.046      0.899 r
  U17682/Y (NAND2X4MTR)                                  0.042      0.940 f
  U16326/Y (NOR2X4MTR)                                   0.077      1.017 r
  U16290/Y (CLKNAND2X4MTR)                               0.054      1.071 f
  U16247/Y (NOR2X4MTR)                                   0.073      1.145 r
  U16140/Y (INVX4MTR)                                    0.050      1.195 f
  U17734/Y (NOR2X8MTR)                                   0.072      1.267 r
  U26256/Y (NAND2X2MTR)                                  0.073      1.340 f
  U22306/Y (INVX1MTR)                                    0.047      1.386 r
  U11450/Y (NAND2X2MTR)                                  0.040      1.426 f
  U11452/Y (MXI2X1MTR)                                   0.068      1.495 r
  U18784/Y (NOR2X2MTR)                                   0.058      1.553 f
  U23044/Y (NOR2X1MTR)                                   0.050      1.603 r
  PIM_result_reg_180_/D (DFFRQX2MTR)                     0.000      1.603 r
  data arrival time                                                 1.603

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_180_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.603
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.269


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_308_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U15209/Y (BUFX8MTR)                                    0.072      0.495 r
  U25387/Y (INVX4MTR)                                    0.044      0.539 f
  U11030/Y (CLKNAND2X4MTR)                               0.042      0.581 r
  U19062/Y (NAND4X8MTR)                                  0.111      0.693 f
  U11739/Y (NOR2X4MTR)                                   0.090      0.782 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.853 f
  U16702/Y (INVX4MTR)                                    0.046      0.899 r
  U17682/Y (NAND2X4MTR)                                  0.042      0.940 f
  U16326/Y (NOR2X4MTR)                                   0.077      1.017 r
  U16290/Y (CLKNAND2X4MTR)                               0.054      1.071 f
  U16247/Y (NOR2X4MTR)                                   0.073      1.145 r
  U16140/Y (INVX4MTR)                                    0.050      1.195 f
  U17734/Y (NOR2X8MTR)                                   0.072      1.267 r
  U26256/Y (NAND2X2MTR)                                  0.073      1.340 f
  U22306/Y (INVX1MTR)                                    0.047      1.386 r
  U11450/Y (NAND2X2MTR)                                  0.040      1.426 f
  U11452/Y (MXI2X1MTR)                                   0.068      1.495 r
  U18784/Y (NOR2X2MTR)                                   0.058      1.553 f
  U23043/Y (NOR2X1MTR)                                   0.050      1.603 r
  PIM_result_reg_308_/D (DFFRQX2MTR)                     0.000      1.603 r
  data arrival time                                                 1.603

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_308_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.603
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.269


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_436_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U15209/Y (BUFX8MTR)                                    0.072      0.495 r
  U25387/Y (INVX4MTR)                                    0.044      0.539 f
  U11030/Y (CLKNAND2X4MTR)                               0.042      0.581 r
  U19062/Y (NAND4X8MTR)                                  0.111      0.693 f
  U11739/Y (NOR2X4MTR)                                   0.090      0.782 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.853 f
  U16702/Y (INVX4MTR)                                    0.046      0.899 r
  U17682/Y (NAND2X4MTR)                                  0.042      0.940 f
  U16326/Y (NOR2X4MTR)                                   0.077      1.017 r
  U16290/Y (CLKNAND2X4MTR)                               0.054      1.071 f
  U16247/Y (NOR2X4MTR)                                   0.073      1.145 r
  U16140/Y (INVX4MTR)                                    0.050      1.195 f
  U17734/Y (NOR2X8MTR)                                   0.072      1.267 r
  U26256/Y (NAND2X2MTR)                                  0.073      1.340 f
  U22306/Y (INVX1MTR)                                    0.047      1.386 r
  U11450/Y (NAND2X2MTR)                                  0.040      1.426 f
  U11452/Y (MXI2X1MTR)                                   0.068      1.495 r
  U18784/Y (NOR2X2MTR)                                   0.058      1.553 f
  U23042/Y (NOR2X1MTR)                                   0.050      1.603 r
  PIM_result_reg_436_/D (DFFRQX2MTR)                     0.000      1.603 r
  data arrival time                                                 1.603

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_436_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.603
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.269


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U14266/Y (CLKNAND2X4MTR)                               0.072      1.279 f
  U15441/Y (NAND2X8MTR)                                  0.055      1.335 r
  U11918/Y (NAND2X12MTR)                                 0.054      1.389 f
  U23378/Y (OR2X4MTR)                                    0.097      1.485 f
  U23574/Y (INVX4MTR)                                    0.047      1.532 r
  U23547/Y (AOI22X1MTR)                                  0.063      1.595 f
  U29736/Y (OAI21X2MTR)                                  0.056      1.651 r
  U0_BANK_TOP/vACC_0_reg_7__11_/D (DFFRHQX8MTR)          0.000      1.651 r
  data arrival time                                                 1.651

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__11_/CK (DFFRHQX8MTR)         0.000      1.500 r
  library setup time                                    -0.117      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.651
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.268


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U15523/Y (INVX5MTR)                                    0.032      0.248 f
  U17022/Y (BUFX10MTR)                                   0.068      0.316 f
  U21863/Y (BUFX10MTR)                                   0.072      0.388 f
  U17165/Y (CLKNAND2X2MTR)                               0.033      0.421 r
  U17141/Y (NAND3X2MTR)                                  0.071      0.492 f
  U15979/Y (CLKNAND2X2MTR)                               0.060      0.552 r
  U15960/Y (CLKNAND2X4MTR)                               0.067      0.618 f
  U10749/Y (NOR2X4MTR)                                   0.080      0.698 r
  U16664/Y (INVX2MTR)                                    0.052      0.750 f
  U15052/Y (OA21X4MTR)                                   0.136      0.886 f
  U15657/Y (CLKNAND2X4MTR)                               0.051      0.938 r
  U14906/Y (INVX4MTR)                                    0.038      0.976 f
  U13058/Y (OAI21X3MTR)                                  0.076      1.052 r
  U20797/Y (OAI2BB1X4MTR)                                0.113      1.165 r
  U20735/Y (OAI211X8MTR)                                 0.072      1.237 f
  U14266/Y (CLKNAND2X4MTR)                               0.061      1.298 r
  U15441/Y (NAND2X8MTR)                                  0.055      1.352 f
  U11918/Y (NAND2X12MTR)                                 0.056      1.408 r
  U20832/Y (OAI2B1X8MTR)                                 0.057      1.465 f
  U11854/Y (INVX4MTR)                                    0.042      1.507 r
  U16308/Y (INVX4MTR)                                    0.037      1.544 f
  U22778/Y (OAI22X1MTR)                                  0.047      1.591 r
  U0_BANK_TOP/vACC_1_reg_7__0_/D (DFFRQX2MTR)            0.000      1.591 r
  data arrival time                                                 1.591

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__0_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.177      1.323
  data required time                                                1.323
  --------------------------------------------------------------------------
  data required time                                                1.323
  data arrival time                                                -1.591
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.268


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U11070/Y (INVX2MTR)                                    0.064      0.428 f
  U14115/Y (NOR2X2MTR)                                   0.067      0.495 r
  U26042/Y (NOR2X2MTR)                                   0.037      0.532 f
  U14051/Y (OAI21X2MTR)                                  0.038      0.569 r
  U12310/Y (NAND2X2MTR)                                  0.061      0.631 f
  U12430/Y (CLKNAND2X4MTR)                               0.056      0.687 r
  U12427/Y (NOR2X3MTR)                                   0.039      0.726 f
  U9908/Y (NOR2X2MTR)                                    0.072      0.798 r
  U13809/Y (CLKNAND2X2MTR)                               0.070      0.868 f
  U25561/Y (OAI21X4MTR)                                  0.097      0.965 r
  U15331/Y (BUFX8MTR)                                    0.087      1.052 r
  U9553/Y (AOI21X2MTR)                                   0.048      1.100 f
  U11474/Y (NAND2X2MTR)                                  0.062      1.162 r
  U12210/Y (NAND3X8MTR)                                  0.099      1.261 f
  U20808/Y (AOI21X8MTR)                                  0.111      1.372 r
  U16468/Y (OAI21BX4MTR)                                 0.079      1.452 f
  U16459/Y (INVX4MTR)                                    0.062      1.514 r
  U11404/Y (NAND2X2MTR)                                  0.045      1.559 f
  U11398/Y (OAI21X1MTR)                                  0.033      1.592 r
  U0_BANK_TOP/vACC_0_reg_1__15_/D (DFFRQX4MTR)           0.000      1.592 r
  data arrival time                                                 1.592

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__15_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.176      1.324
  data required time                                                1.324
  --------------------------------------------------------------------------
  data required time                                                1.324
  data arrival time                                                -1.592
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.268


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_55_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U15209/Y (BUFX8MTR)                                    0.072      0.495 r
  U25387/Y (INVX4MTR)                                    0.044      0.539 f
  U11030/Y (CLKNAND2X4MTR)                               0.042      0.581 r
  U19062/Y (NAND4X8MTR)                                  0.111      0.693 f
  U11739/Y (NOR2X4MTR)                                   0.090      0.782 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.853 f
  U16702/Y (INVX4MTR)                                    0.046      0.899 r
  U17682/Y (NAND2X4MTR)                                  0.042      0.940 f
  U16326/Y (NOR2X4MTR)                                   0.077      1.017 r
  U16290/Y (CLKNAND2X4MTR)                               0.054      1.071 f
  U16247/Y (NOR2X4MTR)                                   0.073      1.145 r
  U16140/Y (INVX4MTR)                                    0.050      1.195 f
  U17734/Y (NOR2X8MTR)                                   0.072      1.267 r
  U11841/Y (NAND3X6MTR)                                  0.070      1.337 f
  U17599/Y (INVX4MTR)                                    0.044      1.380 r
  U25585/Y (NAND2X4MTR)                                  0.048      1.429 f
  U22452/Y (NOR2X1MTR)                                   0.067      1.496 r
  U15383/Y (NOR3X2MTR)                                   0.053      1.549 f
  U23049/Y (NOR2X1MTR)                                   0.053      1.602 r
  PIM_result_reg_55_/D (DFFRQX2MTR)                      0.000      1.602 r
  data arrival time                                                 1.602

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_55_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.602
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.268


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_183_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U15209/Y (BUFX8MTR)                                    0.072      0.495 r
  U25387/Y (INVX4MTR)                                    0.044      0.539 f
  U11030/Y (CLKNAND2X4MTR)                               0.042      0.581 r
  U19062/Y (NAND4X8MTR)                                  0.111      0.693 f
  U11739/Y (NOR2X4MTR)                                   0.090      0.782 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.853 f
  U16702/Y (INVX4MTR)                                    0.046      0.899 r
  U17682/Y (NAND2X4MTR)                                  0.042      0.940 f
  U16326/Y (NOR2X4MTR)                                   0.077      1.017 r
  U16290/Y (CLKNAND2X4MTR)                               0.054      1.071 f
  U16247/Y (NOR2X4MTR)                                   0.073      1.145 r
  U16140/Y (INVX4MTR)                                    0.050      1.195 f
  U17734/Y (NOR2X8MTR)                                   0.072      1.267 r
  U11841/Y (NAND3X6MTR)                                  0.070      1.337 f
  U17599/Y (INVX4MTR)                                    0.044      1.380 r
  U25585/Y (NAND2X4MTR)                                  0.048      1.429 f
  U22452/Y (NOR2X1MTR)                                   0.067      1.496 r
  U15383/Y (NOR3X2MTR)                                   0.053      1.549 f
  U23048/Y (NOR2X1MTR)                                   0.053      1.602 r
  PIM_result_reg_183_/D (DFFRQX2MTR)                     0.000      1.602 r
  data arrival time                                                 1.602

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_183_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.602
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.268


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_311_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U15209/Y (BUFX8MTR)                                    0.072      0.495 r
  U25387/Y (INVX4MTR)                                    0.044      0.539 f
  U11030/Y (CLKNAND2X4MTR)                               0.042      0.581 r
  U19062/Y (NAND4X8MTR)                                  0.111      0.693 f
  U11739/Y (NOR2X4MTR)                                   0.090      0.782 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.853 f
  U16702/Y (INVX4MTR)                                    0.046      0.899 r
  U17682/Y (NAND2X4MTR)                                  0.042      0.940 f
  U16326/Y (NOR2X4MTR)                                   0.077      1.017 r
  U16290/Y (CLKNAND2X4MTR)                               0.054      1.071 f
  U16247/Y (NOR2X4MTR)                                   0.073      1.145 r
  U16140/Y (INVX4MTR)                                    0.050      1.195 f
  U17734/Y (NOR2X8MTR)                                   0.072      1.267 r
  U11841/Y (NAND3X6MTR)                                  0.070      1.337 f
  U17599/Y (INVX4MTR)                                    0.044      1.380 r
  U25585/Y (NAND2X4MTR)                                  0.048      1.429 f
  U22452/Y (NOR2X1MTR)                                   0.067      1.496 r
  U15383/Y (NOR3X2MTR)                                   0.053      1.549 f
  U23047/Y (NOR2X1MTR)                                   0.053      1.602 r
  PIM_result_reg_311_/D (DFFRQX2MTR)                     0.000      1.602 r
  data arrival time                                                 1.602

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_311_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.602
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.268


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_439_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U15209/Y (BUFX8MTR)                                    0.072      0.495 r
  U25387/Y (INVX4MTR)                                    0.044      0.539 f
  U11030/Y (CLKNAND2X4MTR)                               0.042      0.581 r
  U19062/Y (NAND4X8MTR)                                  0.111      0.693 f
  U11739/Y (NOR2X4MTR)                                   0.090      0.782 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.853 f
  U16702/Y (INVX4MTR)                                    0.046      0.899 r
  U17682/Y (NAND2X4MTR)                                  0.042      0.940 f
  U16326/Y (NOR2X4MTR)                                   0.077      1.017 r
  U16290/Y (CLKNAND2X4MTR)                               0.054      1.071 f
  U16247/Y (NOR2X4MTR)                                   0.073      1.145 r
  U16140/Y (INVX4MTR)                                    0.050      1.195 f
  U17734/Y (NOR2X8MTR)                                   0.072      1.267 r
  U11841/Y (NAND3X6MTR)                                  0.070      1.337 f
  U17599/Y (INVX4MTR)                                    0.044      1.380 r
  U25585/Y (NAND2X4MTR)                                  0.048      1.429 f
  U22452/Y (NOR2X1MTR)                                   0.067      1.496 r
  U15383/Y (NOR3X2MTR)                                   0.053      1.549 f
  U23046/Y (NOR2X1MTR)                                   0.053      1.602 r
  PIM_result_reg_439_/D (DFFRQX2MTR)                     0.000      1.602 r
  data arrival time                                                 1.602

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_439_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.602
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.268


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_412_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U16020/Y (INVX4MTR)                                    0.053      0.534 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.584 r
  U16591/Y (NAND4X4MTR)                                  0.137      0.721 f
  U17918/Y (NOR2X3MTR)                                   0.099      0.820 r
  U25685/Y (NAND3X4MTR)                                  0.077      0.897 f
  U17846/Y (NOR2X4MTR)                                   0.074      0.971 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.030 f
  U16329/Y (NOR2X4MTR)                                   0.088      1.119 r
  U13729/Y (NAND3X6MTR)                                  0.085      1.204 f
  U17527/Y (NOR2X4MTR)                                   0.093      1.297 r
  U24053/Y (AOI21X4MTR)                                  0.070      1.368 f
  U15461/Y (OAI21X2MTR)                                  0.055      1.422 r
  U26534/Y (OAI22X2MTR)                                  0.064      1.487 f
  U26535/Y (OAI21X2MTR)                                  0.056      1.543 r
  U14225/Y (NOR2BX1MTR)                                  0.103      1.646 r
  PIM_result_reg_412_/D (DFFRHQX2MTR)                    0.000      1.646 r
  data arrival time                                                 1.646

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_412_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.646
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.268


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_28_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U16020/Y (INVX4MTR)                                    0.053      0.534 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.584 r
  U16591/Y (NAND4X4MTR)                                  0.137      0.721 f
  U17918/Y (NOR2X3MTR)                                   0.099      0.820 r
  U25685/Y (NAND3X4MTR)                                  0.077      0.897 f
  U17846/Y (NOR2X4MTR)                                   0.074      0.971 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.030 f
  U16329/Y (NOR2X4MTR)                                   0.088      1.119 r
  U13729/Y (NAND3X6MTR)                                  0.085      1.204 f
  U17527/Y (NOR2X4MTR)                                   0.093      1.297 r
  U24053/Y (AOI21X4MTR)                                  0.070      1.368 f
  U15461/Y (OAI21X2MTR)                                  0.055      1.422 r
  U26534/Y (OAI22X2MTR)                                  0.064      1.487 f
  U26535/Y (OAI21X2MTR)                                  0.056      1.543 r
  U14228/Y (NOR2BX1MTR)                                  0.103      1.646 r
  PIM_result_reg_28_/D (DFFRHQX2MTR)                     0.000      1.646 r
  data arrival time                                                 1.646

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_28_/CK (DFFRHQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.646
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.268


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_284_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U16020/Y (INVX4MTR)                                    0.053      0.534 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.584 r
  U16591/Y (NAND4X4MTR)                                  0.137      0.721 f
  U17918/Y (NOR2X3MTR)                                   0.099      0.820 r
  U25685/Y (NAND3X4MTR)                                  0.077      0.897 f
  U17846/Y (NOR2X4MTR)                                   0.074      0.971 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.030 f
  U16329/Y (NOR2X4MTR)                                   0.088      1.119 r
  U13729/Y (NAND3X6MTR)                                  0.085      1.204 f
  U17527/Y (NOR2X4MTR)                                   0.093      1.297 r
  U24053/Y (AOI21X4MTR)                                  0.070      1.368 f
  U15461/Y (OAI21X2MTR)                                  0.055      1.422 r
  U26534/Y (OAI22X2MTR)                                  0.064      1.487 f
  U26535/Y (OAI21X2MTR)                                  0.056      1.543 r
  U14226/Y (NOR2BX1MTR)                                  0.103      1.646 r
  PIM_result_reg_284_/D (DFFRHQX2MTR)                    0.000      1.646 r
  data arrival time                                                 1.646

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_284_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.646
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.268


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_156_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U16020/Y (INVX4MTR)                                    0.053      0.534 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.584 r
  U16591/Y (NAND4X4MTR)                                  0.137      0.721 f
  U17918/Y (NOR2X3MTR)                                   0.099      0.820 r
  U25685/Y (NAND3X4MTR)                                  0.077      0.897 f
  U17846/Y (NOR2X4MTR)                                   0.074      0.971 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.030 f
  U16329/Y (NOR2X4MTR)                                   0.088      1.119 r
  U13729/Y (NAND3X6MTR)                                  0.085      1.204 f
  U17527/Y (NOR2X4MTR)                                   0.093      1.297 r
  U24053/Y (AOI21X4MTR)                                  0.070      1.368 f
  U15461/Y (OAI21X2MTR)                                  0.055      1.422 r
  U26534/Y (OAI22X2MTR)                                  0.064      1.487 f
  U26535/Y (OAI21X2MTR)                                  0.056      1.543 r
  U14227/Y (NOR2BX1MTR)                                  0.103      1.646 r
  PIM_result_reg_156_/D (DFFRHQX2MTR)                    0.000      1.646 r
  data arrival time                                                 1.646

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_156_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.646
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.268


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U14266/Y (CLKNAND2X4MTR)                               0.072      1.279 f
  U15441/Y (NAND2X8MTR)                                  0.055      1.335 r
  U11918/Y (NAND2X12MTR)                                 0.054      1.389 f
  U9280/Y (OAI2B1X4MTR)                                  0.118      1.507 r
  U23600/Y (INVX3MTR)                                    0.045      1.552 f
  U23807/Y (INVX3MTR)                                    0.064      1.616 r
  U26495/Y (OAI22X2MTR)                                  0.052      1.668 f
  U0_BANK_TOP/vACC_2_reg_7__7_/D (DFFRHQX4MTR)           0.000      1.668 f
  data arrival time                                                 1.668

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__7_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.099      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.668
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.268


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U15462/Y (NAND2X2MTR)                                  0.073      1.294 f
  U15435/Y (INVX4MTR)                                    0.058      1.352 r
  U18833/Y (INVX4MTR)                                    0.049      1.402 f
  U10993/Y (CLKNAND2X2MTR)                               0.046      1.448 r
  U12983/Y (INVX2MTR)                                    0.058      1.506 f
  U20586/Y (AOI22X1MTR)                                  0.065      1.571 r
  U11836/Y (OAI21X1MTR)                                  0.081      1.652 f
  U0_BANK_TOP/vACC_0_reg_4__12_/D (DFFRHQX8MTR)          0.000      1.652 f
  data arrival time                                                 1.652

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__12_/CK (DFFRHQX8MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.652
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.267


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U14266/Y (CLKNAND2X4MTR)                               0.072      1.279 f
  U15441/Y (NAND2X8MTR)                                  0.055      1.335 r
  U11918/Y (NAND2X12MTR)                                 0.054      1.389 f
  U9187/Y (OAI2B1X2MTR)                                  0.148      1.536 r
  U22505/Y (OAI22X1MTR)                                  0.091      1.628 f
  U0_BANK_TOP/vACC_2_reg_7__4_/D (DFFRQX2MTR)            0.000      1.628 f
  data arrival time                                                 1.628

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__4_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.139      1.361
  data required time                                                1.361
  --------------------------------------------------------------------------
  data required time                                                1.361
  data arrival time                                                -1.628
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.267


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U14901/Y (CLKNAND2X16MTR)                              0.046      0.236 r
  U10897/Y (INVX8MTR)                                    0.048      0.284 f
  U13785/Y (INVX16MTR)                                   0.033      0.317 r
  U13715/Y (INVX4MTR)                                    0.027      0.343 f
  U12994/Y (AOI22X2MTR)                                  0.095      0.439 r
  U16806/Y (AOI21X4MTR)                                  0.071      0.509 f
  U15608/Y (NOR2X4MTR)                                   0.085      0.595 r
  U18759/Y (NAND3X8MTR)                                  0.091      0.686 f
  U14981/Y (CLKNAND2X16MTR)                              0.084      0.770 r
  U26229/Y (NAND2X12MTR)                                 0.053      0.823 f
  U11732/Y (NAND2X4MTR)                                  0.056      0.879 r
  U14384/Y (XNOR2X8MTR)                                  0.095      0.975 r
  U9669/Y (INVX8MTR)                                     0.039      1.014 f
  U20639/Y (XNOR2X8MTR)                                  0.074      1.088 f
  U20637/Y (XNOR2X8MTR)                                  0.097      1.184 f
  U13665/Y (NAND2X6MTR)                                  0.050      1.235 r
  U23894/Y (NAND3X4MTR)                                  0.052      1.287 f
  U28691/Y (AOI22X4MTR)                                  0.087      1.374 r
  U20481/Y (AOI2BB1X8MTR)                                0.111      1.485 r
  U20483/Y (XNOR2X1MTR)                                  0.114      1.599 r
  U22853/Y (NOR2X1MTR)                                   0.053      1.652 f
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX2MTR)
                                                         0.000      1.652 f
  data arrival time                                                 1.652

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.652
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.266


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U26227/Y (BUFX8MTR)                                    0.078      0.294 r
  U18845/Y (INVX6MTR)                                    0.037      0.331 f
  U10622/Y (INVX4MTR)                                    0.055      0.386 r
  U20993/Y (OAI21X2MTR)                                  0.057      0.443 f
  U11186/Y (NAND3BX4MTR)                                 0.097      0.540 f
  U10574/Y (CLKNAND2X2MTR)                               0.050      0.590 r
  U24909/Y (CLKNAND2X4MTR)                               0.070      0.660 f
  U13857/Y (NOR2X4MTR)                                   0.095      0.755 r
  U25348/Y (OAI21X6MTR)                                  0.072      0.827 f
  U9879/Y (AOI21X4MTR)                                   0.097      0.924 r
  U18309/Y (OAI21X6MTR)                                  0.072      0.996 f
  U20747/Y (OAI2BB1X2MTR)                                0.098      1.094 f
  U9633/Y (NAND2X2MTR)                                   0.046      1.140 r
  U16428/Y (NAND3X4MTR)                                  0.079      1.218 f
  U11849/Y (INVX2MTR)                                    0.062      1.280 r
  U16381/Y (NOR2X6MTR)                                   0.041      1.321 f
  U17449/Y (BUFX4MTR)                                    0.091      1.413 f
  U26519/Y (MXI2X2MTR)                                   0.087      1.499 f
  U12224/Y (OAI22X1MTR)                                  0.084      1.583 r
  U0_BANK_TOP/vACC_3_reg_2__0_/D (DFFRQX4MTR)            0.000      1.583 r
  data arrival time                                                 1.583

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__0_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.183      1.317
  data required time                                                1.317
  --------------------------------------------------------------------------
  data required time                                                1.317
  data arrival time                                                -1.583
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.266


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U26227/Y (BUFX8MTR)                                    0.078      0.294 r
  U18845/Y (INVX6MTR)                                    0.037      0.331 f
  U10622/Y (INVX4MTR)                                    0.055      0.386 r
  U20993/Y (OAI21X2MTR)                                  0.057      0.443 f
  U11186/Y (NAND3BX4MTR)                                 0.097      0.540 f
  U10574/Y (CLKNAND2X2MTR)                               0.050      0.590 r
  U24909/Y (CLKNAND2X4MTR)                               0.070      0.660 f
  U13857/Y (NOR2X4MTR)                                   0.095      0.755 r
  U25348/Y (OAI21X6MTR)                                  0.072      0.827 f
  U9879/Y (AOI21X4MTR)                                   0.097      0.924 r
  U18309/Y (OAI21X6MTR)                                  0.072      0.996 f
  U20747/Y (OAI2BB1X2MTR)                                0.098      1.094 f
  U9633/Y (NAND2X2MTR)                                   0.046      1.140 r
  U16428/Y (NAND3X4MTR)                                  0.079      1.218 f
  U11849/Y (INVX2MTR)                                    0.062      1.280 r
  U16381/Y (NOR2X6MTR)                                   0.041      1.321 f
  U17449/Y (BUFX4MTR)                                    0.091      1.413 f
  U26519/Y (MXI2X2MTR)                                   0.087      1.499 f
  U12229/Y (OAI22X1MTR)                                  0.084      1.583 r
  U0_BANK_TOP/vACC_0_reg_2__0_/D (DFFRQX4MTR)            0.000      1.583 r
  data arrival time                                                 1.583

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__0_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.183      1.317
  data required time                                                1.317
  --------------------------------------------------------------------------
  data required time                                                1.317
  data arrival time                                                -1.583
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.266


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23471/Y (CLKNAND2X16MTR)                              0.073      0.341 f
  U14321/Y (INVX20MTR)                                   0.043      0.384 r
  U10834/Y (NAND2X12MTR)                                 0.060      0.445 f
  U14988/Y (INVX20MTR)                                   0.045      0.490 r
  U29319/Y (OAI2BB1X4MTR)                                0.043      0.533 f
  U14392/Y (NAND2X4MTR)                                  0.043      0.576 r
  U14391/Y (AOI21X8MTR)                                  0.032      0.608 f
  U14938/Y (NAND3X12MTR)                                 0.047      0.655 r
  U29313/Y (CLKNAND2X16MTR)                              0.095      0.750 f
  U10273/Y (NAND2X12MTR)                                 0.069      0.818 r
  U10075/Y (CLKNAND2X4MTR)                               0.057      0.875 f
  U11695/Y (INVX4MTR)                                    0.041      0.916 r
  U9892/Y (NAND2X3MTR)                                   0.040      0.957 f
  U29601/Y (OAI2BB1X4MTR)                                0.059      1.015 r
  U20781/Y (XNOR2X8MTR)                                  0.082      1.097 r
  U20779/Y (XNOR2X8MTR)                                  0.102      1.199 r
  U14799/Y (XNOR2X8MTR)                                  0.114      1.313 r
  U29600/Y (NOR2X8MTR)                                   0.041      1.354 f
  U9336/Y (NOR2X6MTR)                                    0.072      1.426 r
  U14365/Y (NOR2X8MTR)                                   0.038      1.465 f
  U20266/Y (XNOR2X1MTR)                                  0.096      1.561 f
  U22816/Y (NOR2X1MTR)                                   0.061      1.622 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX1MTR)
                                                         0.000      1.622 r
  data arrival time                                                 1.622

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX1MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.144      1.356
  data required time                                                1.356
  --------------------------------------------------------------------------
  data required time                                                1.356
  data arrival time                                                -1.622
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.266


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_365_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10132/Y (BUFX10MTR)                                   0.065      0.517 r
  U15980/Y (INVX4MTR)                                    0.041      0.558 f
  U19087/Y (NAND2X2MTR)                                  0.046      0.604 r
  U19022/Y (NAND4X4MTR)                                  0.125      0.729 f
  U17938/Y (NOR2X2MTR)                                   0.122      0.851 r
  U12053/Y (NAND2X4MTR)                                  0.063      0.913 f
  U16482/Y (NOR2X4MTR)                                   0.081      0.994 r
  U12049/Y (NAND2X4MTR)                                  0.053      1.047 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.118 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.186 f
  U23707/Y (NOR2X4MTR)                                   0.084      1.270 r
  U15889/Y (NAND3X2MTR)                                  0.081      1.351 f
  U12095/Y (NAND3X1MTR)                                  0.058      1.408 r
  U9255/Y (NOR2X2MTR)                                    0.053      1.462 f
  U18867/Y (AOI2BB2X2MTR)                                0.123      1.585 f
  U22894/Y (NOR2X1MTR)                                   0.062      1.646 r
  PIM_result_reg_365_/D (DFFRHQX4MTR)                    0.000      1.646 r
  data arrival time                                                 1.646

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_365_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.646
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.266


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U16323/Y (OAI2B1X4MTR)                                 0.084      1.458 r
  U17413/Y (INVX4MTR)                                    0.053      1.510 f
  U23604/Y (INVX4MTR)                                    0.048      1.559 r
  U29139/Y (OAI222X2MTR)                                 0.081      1.640 f
  U0_BANK_TOP/vACC_1_reg_2__21_/D (DFFRHQX2MTR)          0.000      1.640 f
  data arrival time                                                 1.640

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.640
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.266


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U15450/Y (INVX2MTR)                                    0.057      1.443 r
  U11454/Y (NAND2X4MTR)                                  0.049      1.492 f
  U23635/Y (INVX4MTR)                                    0.056      1.548 r
  U12988/Y (AOI22X2MTR)                                  0.048      1.596 f
  U28657/Y (OAI21X2MTR)                                  0.045      1.641 r
  U0_BANK_TOP/vACC_3_reg_0__12_/D (DFFRHQX2MTR)          0.000      1.641 r
  data arrival time                                                 1.641

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.641
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.265


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U15450/Y (INVX2MTR)                                    0.057      1.443 r
  U11454/Y (NAND2X4MTR)                                  0.049      1.492 f
  U23635/Y (INVX4MTR)                                    0.056      1.548 r
  U12987/Y (AOI22X2MTR)                                  0.048      1.596 f
  U28664/Y (OAI21X2MTR)                                  0.045      1.641 r
  U0_BANK_TOP/vACC_3_reg_0__11_/D (DFFRHQX2MTR)          0.000      1.641 r
  data arrival time                                                 1.641

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.641
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.265


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U15450/Y (INVX2MTR)                                    0.057      1.443 r
  U11454/Y (NAND2X4MTR)                                  0.049      1.492 f
  U23635/Y (INVX4MTR)                                    0.056      1.548 r
  U28692/Y (AOI22X2MTR)                                  0.048      1.596 f
  U28693/Y (OAI21X2MTR)                                  0.045      1.641 r
  U0_BANK_TOP/vACC_3_reg_0__13_/D (DFFRHQX2MTR)          0.000      1.641 r
  data arrival time                                                 1.641

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.641
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.265


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9480/Y (INVX2MTR)                                     0.048      1.265 f
  U15434/Y (NOR2X8MTR)                                   0.057      1.322 r
  U15376/Y (BUFX4MTR)                                    0.100      1.422 r
  U11869/Y (NAND2X1MTR)                                  0.068      1.490 f
  U17364/Y (OAI21X2MTR)                                  0.065      1.555 r
  U11565/Y (OAI22X1MTR)                                  0.087      1.642 f
  U0_BANK_TOP/vACC_3_reg_6__5_/D (DFFRHQX2MTR)           0.000      1.642 f
  data arrival time                                                 1.642

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.642
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.265


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.265 f
  U17454/Y (NAND2X4MTR)                                  0.044      1.309 r
  U17401/Y (NAND2X8MTR)                                  0.064      1.373 f
  U20848/Y (OAI2B1X4MTR)                                 0.085      1.458 r
  U17389/Y (INVX4MTR)                                    0.050      1.508 f
  U14170/Y (INVX4MTR)                                    0.049      1.557 r
  U29659/Y (OAI222X2MTR)                                 0.082      1.639 f
  U0_BANK_TOP/vACC_2_reg_6__21_/D (DFFRHQX2MTR)          0.000      1.639 f
  data arrival time                                                 1.639

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.639
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.265


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_83_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U25719/Y (INVX4MTR)                                    0.047      0.575 f
  U20420/Y (CLKNAND2X2MTR)                               0.038      0.612 r
  U23675/Y (NAND4X2MTR)                                  0.126      0.739 f
  U15574/Y (NOR2X4MTR)                                   0.104      0.843 r
  U12514/Y (NAND3X4MTR)                                  0.079      0.922 f
  U13778/Y (NOR2X4MTR)                                   0.075      0.997 r
  U13758/Y (NAND2X4MTR)                                  0.058      1.055 f
  U14327/Y (NOR2X4MTR)                                   0.081      1.136 r
  U13070/Y (NAND3X6MTR)                                  0.101      1.237 f
  U17896/Y (INVX2MTR)                                    0.072      1.309 r
  U26244/Y (NAND4X4MTR)                                  0.088      1.397 f
  U11401/Y (OAI21X1MTR)                                  0.095      1.492 r
  U22431/Y (NOR2X2MTR)                                   0.057      1.550 f
  U22966/Y (NOR2X1MTR)                                   0.050      1.600 r
  PIM_result_reg_83_/D (DFFRQX2MTR)                      0.000      1.600 r
  data arrival time                                                 1.600

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_83_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.600
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.265


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_211_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U25719/Y (INVX4MTR)                                    0.047      0.575 f
  U20420/Y (CLKNAND2X2MTR)                               0.038      0.612 r
  U23675/Y (NAND4X2MTR)                                  0.126      0.739 f
  U15574/Y (NOR2X4MTR)                                   0.104      0.843 r
  U12514/Y (NAND3X4MTR)                                  0.079      0.922 f
  U13778/Y (NOR2X4MTR)                                   0.075      0.997 r
  U13758/Y (NAND2X4MTR)                                  0.058      1.055 f
  U14327/Y (NOR2X4MTR)                                   0.081      1.136 r
  U13070/Y (NAND3X6MTR)                                  0.101      1.237 f
  U17896/Y (INVX2MTR)                                    0.072      1.309 r
  U26244/Y (NAND4X4MTR)                                  0.088      1.397 f
  U11401/Y (OAI21X1MTR)                                  0.095      1.492 r
  U22431/Y (NOR2X2MTR)                                   0.057      1.550 f
  U22965/Y (NOR2X1MTR)                                   0.050      1.600 r
  PIM_result_reg_211_/D (DFFRQX2MTR)                     0.000      1.600 r
  data arrival time                                                 1.600

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_211_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.600
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.265


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_339_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U25719/Y (INVX4MTR)                                    0.047      0.575 f
  U20420/Y (CLKNAND2X2MTR)                               0.038      0.612 r
  U23675/Y (NAND4X2MTR)                                  0.126      0.739 f
  U15574/Y (NOR2X4MTR)                                   0.104      0.843 r
  U12514/Y (NAND3X4MTR)                                  0.079      0.922 f
  U13778/Y (NOR2X4MTR)                                   0.075      0.997 r
  U13758/Y (NAND2X4MTR)                                  0.058      1.055 f
  U14327/Y (NOR2X4MTR)                                   0.081      1.136 r
  U13070/Y (NAND3X6MTR)                                  0.101      1.237 f
  U17896/Y (INVX2MTR)                                    0.072      1.309 r
  U26244/Y (NAND4X4MTR)                                  0.088      1.397 f
  U11401/Y (OAI21X1MTR)                                  0.095      1.492 r
  U22431/Y (NOR2X2MTR)                                   0.057      1.550 f
  U22964/Y (NOR2X1MTR)                                   0.050      1.600 r
  PIM_result_reg_339_/D (DFFRQX2MTR)                     0.000      1.600 r
  data arrival time                                                 1.600

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_339_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.600
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.265


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_467_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U25719/Y (INVX4MTR)                                    0.047      0.575 f
  U20420/Y (CLKNAND2X2MTR)                               0.038      0.612 r
  U23675/Y (NAND4X2MTR)                                  0.126      0.739 f
  U15574/Y (NOR2X4MTR)                                   0.104      0.843 r
  U12514/Y (NAND3X4MTR)                                  0.079      0.922 f
  U13778/Y (NOR2X4MTR)                                   0.075      0.997 r
  U13758/Y (NAND2X4MTR)                                  0.058      1.055 f
  U14327/Y (NOR2X4MTR)                                   0.081      1.136 r
  U13070/Y (NAND3X6MTR)                                  0.101      1.237 f
  U17896/Y (INVX2MTR)                                    0.072      1.309 r
  U26244/Y (NAND4X4MTR)                                  0.088      1.397 f
  U11401/Y (OAI21X1MTR)                                  0.095      1.492 r
  U22431/Y (NOR2X2MTR)                                   0.057      1.550 f
  U22963/Y (NOR2X1MTR)                                   0.050      1.600 r
  PIM_result_reg_467_/D (DFFRQX2MTR)                     0.000      1.600 r
  data arrival time                                                 1.600

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_467_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.600
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.265


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9480/Y (INVX2MTR)                                     0.048      1.265 f
  U15434/Y (NOR2X8MTR)                                   0.057      1.322 r
  U15376/Y (BUFX4MTR)                                    0.100      1.422 r
  U11869/Y (NAND2X1MTR)                                  0.068      1.490 f
  U17364/Y (OAI21X2MTR)                                  0.065      1.555 r
  U11004/Y (OAI22X1MTR)                                  0.087      1.642 f
  U0_BANK_TOP/vACC_2_reg_6__5_/D (DFFRHQX2MTR)           0.000      1.642 f
  data arrival time                                                 1.642

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.642
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.265


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.051      1.272 f
  U12356/Y (CLKNAND2X4MTR)                               0.049      1.321 r
  U17448/Y (NAND2X8MTR)                                  0.070      1.391 f
  U23703/Y (OAI2B1X8MTR)                                 0.102      1.493 r
  U9176/Y (BUFX4MTR)                                     0.107      1.600 r
  U26320/Y (OAI22X2MTR)                                  0.050      1.649 f
  U0_BANK_TOP/vACC_3_reg_4__4_/D (DFFRHQX2MTR)           0.000      1.649 f
  data arrival time                                                 1.649

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.649
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.265


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.051      1.272 f
  U12356/Y (CLKNAND2X4MTR)                               0.049      1.321 r
  U17448/Y (NAND2X8MTR)                                  0.070      1.391 f
  U23703/Y (OAI2B1X8MTR)                                 0.102      1.493 r
  U9176/Y (BUFX4MTR)                                     0.107      1.600 r
  U26315/Y (OAI22X2MTR)                                  0.050      1.649 f
  U0_BANK_TOP/vACC_3_reg_4__2_/D (DFFRHQX2MTR)           0.000      1.649 f
  data arrival time                                                 1.649

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.649
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.265


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.051      1.272 f
  U12356/Y (CLKNAND2X4MTR)                               0.049      1.321 r
  U17448/Y (NAND2X8MTR)                                  0.070      1.391 f
  U23703/Y (OAI2B1X8MTR)                                 0.102      1.493 r
  U9176/Y (BUFX4MTR)                                     0.107      1.600 r
  U26335/Y (OAI22X2MTR)                                  0.050      1.649 f
  U0_BANK_TOP/vACC_3_reg_4__0_/D (DFFRHQX2MTR)           0.000      1.649 f
  data arrival time                                                 1.649

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.649
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.265


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.265 f
  U17454/Y (NAND2X4MTR)                                  0.044      1.309 r
  U17401/Y (NAND2X8MTR)                                  0.064      1.373 f
  U20848/Y (OAI2B1X4MTR)                                 0.085      1.458 r
  U17389/Y (INVX4MTR)                                    0.050      1.508 f
  U14169/Y (INVX4MTR)                                    0.053      1.561 r
  U11469/Y (OAI22X1MTR)                                  0.080      1.641 f
  U0_BANK_TOP/vACC_2_reg_6__1_/D (DFFRHQX2MTR)           0.000      1.641 f
  data arrival time                                                 1.641

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.641
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.264


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U15523/Y (INVX5MTR)                                    0.045      0.274 r
  U17022/Y (BUFX10MTR)                                   0.070      0.345 r
  U15338/Y (INVX8MTR)                                    0.032      0.376 f
  U29290/Y (INVX8MTR)                                    0.041      0.417 r
  U16860/Y (INVX5MTR)                                    0.035      0.452 f
  U10912/Y (NOR2X1MTR)                                   0.053      0.505 r
  U20840/Y (NAND3BX4MTR)                                 0.082      0.588 r
  U10119/Y (NOR2BX4MTR)                                  0.111      0.699 r
  U16950/Y (NAND2X2MTR)                                  0.079      0.778 f
  U11621/Y (OAI21X1MTR)                                  0.119      0.897 r
  U20682/Y (AOI21X1MTR)                                  0.094      0.991 f
  U19359/Y (OAI21X1MTR)                                  0.046      1.037 r
  U9487/Y (NAND2BX2MTR)                                  0.090      1.127 r
  U9439/Y (NAND3X4MTR)                                   0.081      1.209 f
  U9343/Y (CLKNAND2X4MTR)                                0.053      1.261 r
  U17558/Y (NAND2X6MTR)                                  0.056      1.317 f
  U17522/Y (AO21X4MTR)                                   0.138      1.456 f
  U23656/Y (INVX4MTR)                                    0.056      1.512 r
  U11228/Y (NAND2X2MTR)                                  0.044      1.555 f
  U11224/Y (OAI21X1MTR)                                  0.033      1.588 r
  U0_BANK_TOP/vACC_2_reg_3__4_/D (DFFRQX4MTR)            0.000      1.588 r
  data arrival time                                                 1.588

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__4_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.176      1.324
  data required time                                                1.324
  --------------------------------------------------------------------------
  data required time                                                1.324
  data arrival time                                                -1.588
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.264


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U10730/Y (INVX4MTR)                                    0.053      0.374 r
  U10445/Y (INVX4MTR)                                    0.048      0.422 f
  U10266/Y (OAI211X2MTR)                                 0.102      0.524 r
  U12751/Y (NOR2BX4MTR)                                  0.123      0.646 r
  U15948/Y (CLKNAND2X2MTR)                               0.077      0.723 f
  U14512/Y (INVX2MTR)                                    0.056      0.779 r
  U14502/Y (OAI21X2MTR)                                  0.067      0.846 f
  U13852/Y (AOI21X2MTR)                                  0.128      0.974 r
  U20772/Y (AOI2BB1X2MTR)                                0.121      1.096 r
  U17746/Y (NAND3X2MTR)                                  0.106      1.201 f
  U12210/Y (NAND3X8MTR)                                  0.077      1.278 r
  U20808/Y (AOI21X8MTR)                                  0.066      1.344 f
  U9240/Y (NAND2BX2MTR)                                  0.114      1.458 f
  U16466/Y (INVX2MTR)                                    0.077      1.535 r
  U28840/Y (CLKNAND2X2MTR)                               0.055      1.590 f
  U17495/Y (OAI211X2MTR)                                 0.045      1.634 r
  U0_BANK_TOP/vACC_2_reg_1__12_/D (DFFRHQX2MTR)          0.000      1.634 r
  data arrival time                                                 1.634

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.634
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.264


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U14266/Y (CLKNAND2X4MTR)                               0.072      1.279 f
  U15441/Y (NAND2X8MTR)                                  0.055      1.335 r
  U11918/Y (NAND2X12MTR)                                 0.054      1.389 f
  U9187/Y (OAI2B1X2MTR)                                  0.148      1.536 r
  U22606/Y (OAI22X1MTR)                                  0.092      1.628 f
  U0_BANK_TOP/vACC_2_reg_7__3_/D (DFFRQX1MTR)            0.000      1.628 f
  data arrival time                                                 1.628

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__3_/CK (DFFRQX1MTR)           0.000      1.500 r
  library setup time                                    -0.135      1.365
  data required time                                                1.365
  --------------------------------------------------------------------------
  data required time                                                1.365
  data arrival time                                                -1.628
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.263


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U14266/Y (CLKNAND2X4MTR)                               0.072      1.279 f
  U15441/Y (NAND2X8MTR)                                  0.055      1.335 r
  U15756/Y (NAND2X6MTR)                                  0.058      1.393 f
  U26498/Y (OAI2B1X8MTR)                                 0.093      1.486 r
  U17203/Y (BUFX6MTR)                                    0.091      1.577 r
  U12255/Y (OAI22X1MTR)                                  0.063      1.640 f
  U0_BANK_TOP/vACC_3_reg_7__6_/D (DFFRHQX2MTR)           0.000      1.640 f
  data arrival time                                                 1.640

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.640
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.263


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_101_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrr_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrr_reg_0_/Q (DFFRHQX4MTR)
                                                         0.140      0.140 r
  U23989/Y (AND2X8MTR)                                   0.089      0.229 r
  U10508/Y (NAND2X2MTR)                                  0.049      0.278 f
  U12006/Y (MX2X4MTR)                                    0.154      0.432 f
  U12730/Y (BUFX6MTR)                                    0.093      0.525 f
  U10278/Y (INVX2MTR)                                    0.079      0.603 r
  U24932/Y (NAND2X1MTR)                                  0.091      0.694 f
  U25287/Y (NAND4X4MTR)                                  0.071      0.766 r
  U17938/Y (NOR2X2MTR)                                   0.048      0.814 f
  U12053/Y (NAND2X4MTR)                                  0.046      0.860 r
  U16482/Y (NOR2X4MTR)                                   0.036      0.896 f
  U17848/Y (AND2X2MTR)                                   0.087      0.983 f
  U23617/Y (INVX2MTR)                                    0.077      1.060 r
  U29670/Y (OAI211X2MTR)                                 0.086      1.146 f
  U22238/Y (NOR2X1MTR)                                   0.064      1.209 r
  U11129/Y (OAI211X1MTR)                                 0.107      1.316 f
  U16447/Y (NOR2X2MTR)                                   0.078      1.394 r
  U29674/Y (NAND4X2MTR)                                  0.118      1.512 f
  U12283/Y (AND2X1MTR)                                   0.128      1.640 f
  PIM_result_reg_101_/D (DFFRQX2MTR)                     0.000      1.640 f
  data arrival time                                                 1.640

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_101_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.640
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.262


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_229_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrr_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrr_reg_0_/Q (DFFRHQX4MTR)
                                                         0.140      0.140 r
  U23989/Y (AND2X8MTR)                                   0.089      0.229 r
  U10508/Y (NAND2X2MTR)                                  0.049      0.278 f
  U12006/Y (MX2X4MTR)                                    0.154      0.432 f
  U12730/Y (BUFX6MTR)                                    0.093      0.525 f
  U10278/Y (INVX2MTR)                                    0.079      0.603 r
  U24932/Y (NAND2X1MTR)                                  0.091      0.694 f
  U25287/Y (NAND4X4MTR)                                  0.071      0.766 r
  U17938/Y (NOR2X2MTR)                                   0.048      0.814 f
  U12053/Y (NAND2X4MTR)                                  0.046      0.860 r
  U16482/Y (NOR2X4MTR)                                   0.036      0.896 f
  U17848/Y (AND2X2MTR)                                   0.087      0.983 f
  U23617/Y (INVX2MTR)                                    0.077      1.060 r
  U29670/Y (OAI211X2MTR)                                 0.086      1.146 f
  U22238/Y (NOR2X1MTR)                                   0.064      1.209 r
  U11129/Y (OAI211X1MTR)                                 0.107      1.316 f
  U16447/Y (NOR2X2MTR)                                   0.078      1.394 r
  U29674/Y (NAND4X2MTR)                                  0.118      1.512 f
  U12288/Y (AND2X1MTR)                                   0.128      1.640 f
  PIM_result_reg_229_/D (DFFRQX2MTR)                     0.000      1.640 f
  data arrival time                                                 1.640

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_229_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.640
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.262


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_357_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrr_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrr_reg_0_/Q (DFFRHQX4MTR)
                                                         0.140      0.140 r
  U23989/Y (AND2X8MTR)                                   0.089      0.229 r
  U10508/Y (NAND2X2MTR)                                  0.049      0.278 f
  U12006/Y (MX2X4MTR)                                    0.154      0.432 f
  U12730/Y (BUFX6MTR)                                    0.093      0.525 f
  U10278/Y (INVX2MTR)                                    0.079      0.603 r
  U24932/Y (NAND2X1MTR)                                  0.091      0.694 f
  U25287/Y (NAND4X4MTR)                                  0.071      0.766 r
  U17938/Y (NOR2X2MTR)                                   0.048      0.814 f
  U12053/Y (NAND2X4MTR)                                  0.046      0.860 r
  U16482/Y (NOR2X4MTR)                                   0.036      0.896 f
  U17848/Y (AND2X2MTR)                                   0.087      0.983 f
  U23617/Y (INVX2MTR)                                    0.077      1.060 r
  U29670/Y (OAI211X2MTR)                                 0.086      1.146 f
  U22238/Y (NOR2X1MTR)                                   0.064      1.209 r
  U11129/Y (OAI211X1MTR)                                 0.107      1.316 f
  U16447/Y (NOR2X2MTR)                                   0.078      1.394 r
  U29674/Y (NAND4X2MTR)                                  0.118      1.512 f
  U12285/Y (AND2X1MTR)                                   0.128      1.640 f
  PIM_result_reg_357_/D (DFFRQX2MTR)                     0.000      1.640 f
  data arrival time                                                 1.640

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_357_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.640
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.262


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_485_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrr_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrr_reg_0_/Q (DFFRHQX4MTR)
                                                         0.140      0.140 r
  U23989/Y (AND2X8MTR)                                   0.089      0.229 r
  U10508/Y (NAND2X2MTR)                                  0.049      0.278 f
  U12006/Y (MX2X4MTR)                                    0.154      0.432 f
  U12730/Y (BUFX6MTR)                                    0.093      0.525 f
  U10278/Y (INVX2MTR)                                    0.079      0.603 r
  U24932/Y (NAND2X1MTR)                                  0.091      0.694 f
  U25287/Y (NAND4X4MTR)                                  0.071      0.766 r
  U17938/Y (NOR2X2MTR)                                   0.048      0.814 f
  U12053/Y (NAND2X4MTR)                                  0.046      0.860 r
  U16482/Y (NOR2X4MTR)                                   0.036      0.896 f
  U17848/Y (AND2X2MTR)                                   0.087      0.983 f
  U23617/Y (INVX2MTR)                                    0.077      1.060 r
  U29670/Y (OAI211X2MTR)                                 0.086      1.146 f
  U22238/Y (NOR2X1MTR)                                   0.064      1.209 r
  U11129/Y (OAI211X1MTR)                                 0.107      1.316 f
  U16447/Y (NOR2X2MTR)                                   0.078      1.394 r
  U29674/Y (NAND4X2MTR)                                  0.118      1.512 f
  U12286/Y (AND2X1MTR)                                   0.128      1.640 f
  PIM_result_reg_485_/D (DFFRQX2MTR)                     0.000      1.640 f
  data arrival time                                                 1.640

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_485_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.640
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.262


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_117_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U19363/Y (INVX6MTR)                                    0.045      0.599 r
  U19224/Y (NAND2X3MTR)                                  0.042      0.642 f
  U19039/Y (CLKNAND2X4MTR)                               0.039      0.680 r
  U18756/Y (NOR2X6MTR)                                   0.038      0.719 f
  U16528/Y (CLKNAND2X4MTR)                               0.046      0.765 r
  U16467/Y (CLKNAND2X4MTR)                               0.048      0.813 f
  U16368/Y (NOR2X4MTR)                                   0.067      0.880 r
  U15519/Y (CLKNAND2X4MTR)                               0.054      0.934 f
  U16324/Y (NOR2X3MTR)                                   0.063      0.998 r
  U17961/Y (NAND3X4MTR)                                  0.068      1.066 f
  U15221/Y (NOR2X4MTR)                                   0.086      1.152 r
  U16063/Y (NAND3X8MTR)                                  0.083      1.234 f
  U26380/Y (NOR2X3MTR)                                   0.101      1.335 r
  U23981/Y (CLKNAND2X2MTR)                               0.066      1.401 f
  U22406/Y (OAI22X1MTR)                                  0.085      1.486 r
  U18857/Y (NOR2X2MTR)                                   0.059      1.545 f
  U22891/Y (NOR2X1MTR)                                   0.051      1.597 r
  PIM_result_reg_117_/D (DFFRQX2MTR)                     0.000      1.597 r
  data arrival time                                                 1.597

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_117_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.597
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.262


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_245_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U19363/Y (INVX6MTR)                                    0.045      0.599 r
  U19224/Y (NAND2X3MTR)                                  0.042      0.642 f
  U19039/Y (CLKNAND2X4MTR)                               0.039      0.680 r
  U18756/Y (NOR2X6MTR)                                   0.038      0.719 f
  U16528/Y (CLKNAND2X4MTR)                               0.046      0.765 r
  U16467/Y (CLKNAND2X4MTR)                               0.048      0.813 f
  U16368/Y (NOR2X4MTR)                                   0.067      0.880 r
  U15519/Y (CLKNAND2X4MTR)                               0.054      0.934 f
  U16324/Y (NOR2X3MTR)                                   0.063      0.998 r
  U17961/Y (NAND3X4MTR)                                  0.068      1.066 f
  U15221/Y (NOR2X4MTR)                                   0.086      1.152 r
  U16063/Y (NAND3X8MTR)                                  0.083      1.234 f
  U26380/Y (NOR2X3MTR)                                   0.101      1.335 r
  U23981/Y (CLKNAND2X2MTR)                               0.066      1.401 f
  U22406/Y (OAI22X1MTR)                                  0.085      1.486 r
  U18857/Y (NOR2X2MTR)                                   0.059      1.545 f
  U22890/Y (NOR2X1MTR)                                   0.051      1.597 r
  PIM_result_reg_245_/D (DFFRQX2MTR)                     0.000      1.597 r
  data arrival time                                                 1.597

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_245_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.597
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.262


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_373_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U19363/Y (INVX6MTR)                                    0.045      0.599 r
  U19224/Y (NAND2X3MTR)                                  0.042      0.642 f
  U19039/Y (CLKNAND2X4MTR)                               0.039      0.680 r
  U18756/Y (NOR2X6MTR)                                   0.038      0.719 f
  U16528/Y (CLKNAND2X4MTR)                               0.046      0.765 r
  U16467/Y (CLKNAND2X4MTR)                               0.048      0.813 f
  U16368/Y (NOR2X4MTR)                                   0.067      0.880 r
  U15519/Y (CLKNAND2X4MTR)                               0.054      0.934 f
  U16324/Y (NOR2X3MTR)                                   0.063      0.998 r
  U17961/Y (NAND3X4MTR)                                  0.068      1.066 f
  U15221/Y (NOR2X4MTR)                                   0.086      1.152 r
  U16063/Y (NAND3X8MTR)                                  0.083      1.234 f
  U26380/Y (NOR2X3MTR)                                   0.101      1.335 r
  U23981/Y (CLKNAND2X2MTR)                               0.066      1.401 f
  U22406/Y (OAI22X1MTR)                                  0.085      1.486 r
  U18857/Y (NOR2X2MTR)                                   0.059      1.545 f
  U22889/Y (NOR2X1MTR)                                   0.051      1.597 r
  PIM_result_reg_373_/D (DFFRQX2MTR)                     0.000      1.597 r
  data arrival time                                                 1.597

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_373_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.597
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.262


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_501_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U19363/Y (INVX6MTR)                                    0.045      0.599 r
  U19224/Y (NAND2X3MTR)                                  0.042      0.642 f
  U19039/Y (CLKNAND2X4MTR)                               0.039      0.680 r
  U18756/Y (NOR2X6MTR)                                   0.038      0.719 f
  U16528/Y (CLKNAND2X4MTR)                               0.046      0.765 r
  U16467/Y (CLKNAND2X4MTR)                               0.048      0.813 f
  U16368/Y (NOR2X4MTR)                                   0.067      0.880 r
  U15519/Y (CLKNAND2X4MTR)                               0.054      0.934 f
  U16324/Y (NOR2X3MTR)                                   0.063      0.998 r
  U17961/Y (NAND3X4MTR)                                  0.068      1.066 f
  U15221/Y (NOR2X4MTR)                                   0.086      1.152 r
  U16063/Y (NAND3X8MTR)                                  0.083      1.234 f
  U26380/Y (NOR2X3MTR)                                   0.101      1.335 r
  U23981/Y (CLKNAND2X2MTR)                               0.066      1.401 f
  U22406/Y (OAI22X1MTR)                                  0.085      1.486 r
  U18857/Y (NOR2X2MTR)                                   0.059      1.545 f
  U22888/Y (NOR2X1MTR)                                   0.051      1.597 r
  PIM_result_reg_501_/D (DFFRQX2MTR)                     0.000      1.597 r
  data arrival time                                                 1.597

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_501_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.597
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.262


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_407_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U16020/Y (INVX4MTR)                                    0.053      0.534 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.584 r
  U16591/Y (NAND4X4MTR)                                  0.137      0.721 f
  U17918/Y (NOR2X3MTR)                                   0.099      0.820 r
  U25685/Y (NAND3X4MTR)                                  0.077      0.897 f
  U17846/Y (NOR2X4MTR)                                   0.074      0.971 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.030 f
  U16329/Y (NOR2X4MTR)                                   0.088      1.119 r
  U13729/Y (NAND3X6MTR)                                  0.085      1.204 f
  U17527/Y (NOR2X4MTR)                                   0.093      1.297 r
  U26416/Y (OAI21X2MTR)                                  0.070      1.367 f
  U17553/Y (AO21X2MTR)                                   0.127      1.494 f
  U26449/Y (NAND3BX2MTR)                                 0.056      1.550 r
  U23143/Y (NOR2BX1MTR)                                  0.090      1.640 r
  PIM_result_reg_407_/D (DFFRHQX2MTR)                    0.000      1.640 r
  data arrival time                                                 1.640

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_407_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.640
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.262


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_151_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U16020/Y (INVX4MTR)                                    0.053      0.534 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.584 r
  U16591/Y (NAND4X4MTR)                                  0.137      0.721 f
  U17918/Y (NOR2X3MTR)                                   0.099      0.820 r
  U25685/Y (NAND3X4MTR)                                  0.077      0.897 f
  U17846/Y (NOR2X4MTR)                                   0.074      0.971 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.030 f
  U16329/Y (NOR2X4MTR)                                   0.088      1.119 r
  U13729/Y (NAND3X6MTR)                                  0.085      1.204 f
  U17527/Y (NOR2X4MTR)                                   0.093      1.297 r
  U26416/Y (OAI21X2MTR)                                  0.070      1.367 f
  U17553/Y (AO21X2MTR)                                   0.127      1.494 f
  U26449/Y (NAND3BX2MTR)                                 0.056      1.550 r
  U23145/Y (NOR2BX1MTR)                                  0.090      1.640 r
  PIM_result_reg_151_/D (DFFRHQX2MTR)                    0.000      1.640 r
  data arrival time                                                 1.640

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_151_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.640
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.262


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_279_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U16020/Y (INVX4MTR)                                    0.053      0.534 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.584 r
  U16591/Y (NAND4X4MTR)                                  0.137      0.721 f
  U17918/Y (NOR2X3MTR)                                   0.099      0.820 r
  U25685/Y (NAND3X4MTR)                                  0.077      0.897 f
  U17846/Y (NOR2X4MTR)                                   0.074      0.971 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.030 f
  U16329/Y (NOR2X4MTR)                                   0.088      1.119 r
  U13729/Y (NAND3X6MTR)                                  0.085      1.204 f
  U17527/Y (NOR2X4MTR)                                   0.093      1.297 r
  U26416/Y (OAI21X2MTR)                                  0.070      1.367 f
  U17553/Y (AO21X2MTR)                                   0.127      1.494 f
  U26449/Y (NAND3BX2MTR)                                 0.056      1.550 r
  U23144/Y (NOR2BX1MTR)                                  0.090      1.640 r
  PIM_result_reg_279_/D (DFFRHQX2MTR)                    0.000      1.640 r
  data arrival time                                                 1.640

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_279_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.640
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.262


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_23_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U16020/Y (INVX4MTR)                                    0.053      0.534 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.584 r
  U16591/Y (NAND4X4MTR)                                  0.137      0.721 f
  U17918/Y (NOR2X3MTR)                                   0.099      0.820 r
  U25685/Y (NAND3X4MTR)                                  0.077      0.897 f
  U17846/Y (NOR2X4MTR)                                   0.074      0.971 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.030 f
  U16329/Y (NOR2X4MTR)                                   0.088      1.119 r
  U13729/Y (NAND3X6MTR)                                  0.085      1.204 f
  U17527/Y (NOR2X4MTR)                                   0.093      1.297 r
  U26416/Y (OAI21X2MTR)                                  0.070      1.367 f
  U17553/Y (AO21X2MTR)                                   0.127      1.494 f
  U26449/Y (NAND3BX2MTR)                                 0.056      1.550 r
  U23146/Y (NOR2BX1MTR)                                  0.090      1.640 r
  PIM_result_reg_23_/D (DFFRHQX2MTR)                     0.000      1.640 r
  data arrival time                                                 1.640

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_23_/CK (DFFRHQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.640
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.262


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U14266/Y (CLKNAND2X4MTR)                               0.072      1.279 f
  U15441/Y (NAND2X8MTR)                                  0.055      1.335 r
  U15756/Y (NAND2X6MTR)                                  0.058      1.393 f
  U26498/Y (OAI2B1X8MTR)                                 0.093      1.486 r
  U17203/Y (BUFX6MTR)                                    0.091      1.577 r
  U12254/Y (OAI22X1MTR)                                  0.063      1.640 f
  U0_BANK_TOP/vACC_3_reg_7__5_/D (DFFRHQX2MTR)           0.000      1.640 f
  data arrival time                                                 1.640

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.640
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.262


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U14266/Y (CLKNAND2X4MTR)                               0.072      1.279 f
  U15441/Y (NAND2X8MTR)                                  0.055      1.335 r
  U15756/Y (NAND2X6MTR)                                  0.058      1.393 f
  U26498/Y (OAI2B1X8MTR)                                 0.093      1.486 r
  U17203/Y (BUFX6MTR)                                    0.091      1.577 r
  U11363/Y (OAI22X1MTR)                                  0.063      1.640 f
  U0_BANK_TOP/vACC_3_reg_7__3_/D (DFFRHQX2MTR)           0.000      1.640 f
  data arrival time                                                 1.640

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.640
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.262


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U14266/Y (CLKNAND2X4MTR)                               0.072      1.279 f
  U15441/Y (NAND2X8MTR)                                  0.055      1.335 r
  U15756/Y (NAND2X6MTR)                                  0.058      1.393 f
  U14812/Y (OAI2B1X2MTR)                                 0.144      1.537 r
  U22777/Y (OAI22X1MTR)                                  0.090      1.627 f
  U0_BANK_TOP/vACC_0_reg_7__0_/D (DFFRQX1MTR)            0.000      1.627 f
  data arrival time                                                 1.627

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__0_/CK (DFFRQX1MTR)           0.000      1.500 r
  library setup time                                    -0.135      1.365
  data required time                                                1.365
  --------------------------------------------------------------------------
  data required time                                                1.365
  data arrival time                                                -1.627
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.262


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U14266/Y (CLKNAND2X4MTR)                               0.072      1.279 f
  U15441/Y (NAND2X8MTR)                                  0.055      1.335 r
  U11918/Y (NAND2X12MTR)                                 0.054      1.389 f
  U20832/Y (OAI2B1X8MTR)                                 0.090      1.479 r
  U11854/Y (INVX4MTR)                                    0.041      1.520 f
  U16308/Y (INVX4MTR)                                    0.048      1.568 r
  U11443/Y (OAI21X1MTR)                                  0.074      1.642 f
  U0_BANK_TOP/vACC_1_reg_7__21_/D (DFFRHQX2MTR)          0.000      1.642 f
  data arrival time                                                 1.642

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.642
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.261


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U14266/Y (CLKNAND2X4MTR)                               0.072      1.279 f
  U15441/Y (NAND2X8MTR)                                  0.055      1.335 r
  U11918/Y (NAND2X12MTR)                                 0.054      1.389 f
  U9187/Y (OAI2B1X2MTR)                                  0.148      1.536 r
  U22780/Y (OAI22X1MTR)                                  0.098      1.635 f
  U0_BANK_TOP/vACC_2_reg_7__6_/D (DFFRHQX2MTR)           0.000      1.635 f
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.127      1.373
  data required time                                                1.373
  --------------------------------------------------------------------------
  data required time                                                1.373
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.261


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U14266/Y (CLKNAND2X4MTR)                               0.072      1.279 f
  U15441/Y (NAND2X8MTR)                                  0.055      1.335 r
  U11918/Y (NAND2X12MTR)                                 0.054      1.389 f
  U9187/Y (OAI2B1X2MTR)                                  0.148      1.536 r
  U22557/Y (OAI22X1MTR)                                  0.098      1.635 f
  U0_BANK_TOP/vACC_2_reg_7__5_/D (DFFRHQX2MTR)           0.000      1.635 f
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.127      1.373
  data required time                                                1.373
  --------------------------------------------------------------------------
  data required time                                                1.373
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.261


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U20921/Y (NAND3X12MTR)                                 0.039      0.223 r
  U18892/Y (BUFX10MTR)                                   0.075      0.297 r
  U10730/Y (INVX4MTR)                                    0.045      0.342 f
  U11873/Y (INVX4MTR)                                    0.061      0.403 r
  U20386/Y (OAI22X1MTR)                                  0.072      0.475 f
  U11414/Y (OAI21X1MTR)                                  0.102      0.577 r
  U18418/Y (CLKNAND2X4MTR)                               0.067      0.645 f
  U11445/Y (NOR2X2MTR)                                   0.104      0.749 r
  U13865/Y (OAI2B1X4MTR)                                 0.154      0.903 r
  U26064/Y (AOI21X4MTR)                                  0.071      0.975 f
  U11850/Y (OAI21X2MTR)                                  0.057      1.032 r
  U17718/Y (AOI21X2MTR)                                  0.067      1.099 f
  U11390/Y (NAND2X2MTR)                                  0.050      1.149 r
  U17659/Y (NAND3X4MTR)                                  0.070      1.219 f
  U19030/Y (CLKNAND2X4MTR)                               0.051      1.270 r
  U11472/Y (NAND2X4MTR)                                  0.057      1.327 f
  U14252/Y (NAND2X12MTR)                                 0.067      1.394 r
  U15439/Y (OR2X4MTR)                                    0.092      1.486 r
  U11885/Y (INVX4MTR)                                    0.036      1.522 f
  U28685/Y (AOI22X2MTR)                                  0.064      1.586 r
  U28686/Y (OAI21X2MTR)                                  0.059      1.645 f
  U0_BANK_TOP/vACC_2_reg_0__8_/D (DFFRHQX2MTR)           0.000      1.645 f
  data arrival time                                                 1.645

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.645
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.260


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U26663/Y (OAI2B1X8MTR)                                 0.097      1.482 r
  U15421/Y (BUFX4MTR)                                    0.107      1.589 r
  U26718/Y (OAI22X2MTR)                                  0.057      1.645 f
  U0_BANK_TOP/vACC_3_reg_0__15_/D (DFFRHQX2MTR)          0.000      1.645 f
  data arrival time                                                 1.645

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__15_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.645
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.260


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.265 f
  U17454/Y (NAND2X4MTR)                                  0.044      1.309 r
  U17401/Y (NAND2X8MTR)                                  0.064      1.373 f
  U20848/Y (OAI2B1X4MTR)                                 0.085      1.458 r
  U17389/Y (INVX4MTR)                                    0.050      1.508 f
  U11491/Y (INVX4MTR)                                    0.050      1.558 r
  U11396/Y (OAI22X1MTR)                                  0.078      1.636 f
  U0_BANK_TOP/vACC_2_reg_6__2_/D (DFFRHQX2MTR)           0.000      1.636 f
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.259


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_100_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10132/Y (BUFX10MTR)                                   0.065      0.517 r
  U15980/Y (INVX4MTR)                                    0.041      0.558 f
  U19087/Y (NAND2X2MTR)                                  0.046      0.604 r
  U19022/Y (NAND4X4MTR)                                  0.125      0.729 f
  U17938/Y (NOR2X2MTR)                                   0.122      0.851 r
  U12053/Y (NAND2X4MTR)                                  0.063      0.913 f
  U16482/Y (NOR2X4MTR)                                   0.081      0.994 r
  U12049/Y (NAND2X4MTR)                                  0.053      1.047 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.118 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.186 f
  U17941/Y (INVX2MTR)                                    0.059      1.245 r
  U26230/Y (NAND2X2MTR)                                  0.065      1.310 f
  U15509/Y (NOR2X1MTR)                                   0.084      1.394 r
  U11036/Y (CLKNAND2X2MTR)                               0.055      1.448 f
  U12306/Y (NAND4X2MTR)                                  0.062      1.510 r
  U12284/Y (AND2X1MTR)                                   0.088      1.598 r
  PIM_result_reg_100_/D (DFFRQX2MTR)                     0.000      1.598 r
  data arrival time                                                 1.598

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_100_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.598
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.259


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_228_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10132/Y (BUFX10MTR)                                   0.065      0.517 r
  U15980/Y (INVX4MTR)                                    0.041      0.558 f
  U19087/Y (NAND2X2MTR)                                  0.046      0.604 r
  U19022/Y (NAND4X4MTR)                                  0.125      0.729 f
  U17938/Y (NOR2X2MTR)                                   0.122      0.851 r
  U12053/Y (NAND2X4MTR)                                  0.063      0.913 f
  U16482/Y (NOR2X4MTR)                                   0.081      0.994 r
  U12049/Y (NAND2X4MTR)                                  0.053      1.047 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.118 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.186 f
  U17941/Y (INVX2MTR)                                    0.059      1.245 r
  U26230/Y (NAND2X2MTR)                                  0.065      1.310 f
  U15509/Y (NOR2X1MTR)                                   0.084      1.394 r
  U11036/Y (CLKNAND2X2MTR)                               0.055      1.448 f
  U12306/Y (NAND4X2MTR)                                  0.062      1.510 r
  U12280/Y (AND2X1MTR)                                   0.088      1.598 r
  PIM_result_reg_228_/D (DFFRQX2MTR)                     0.000      1.598 r
  data arrival time                                                 1.598

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_228_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.598
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.259


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_356_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10132/Y (BUFX10MTR)                                   0.065      0.517 r
  U15980/Y (INVX4MTR)                                    0.041      0.558 f
  U19087/Y (NAND2X2MTR)                                  0.046      0.604 r
  U19022/Y (NAND4X4MTR)                                  0.125      0.729 f
  U17938/Y (NOR2X2MTR)                                   0.122      0.851 r
  U12053/Y (NAND2X4MTR)                                  0.063      0.913 f
  U16482/Y (NOR2X4MTR)                                   0.081      0.994 r
  U12049/Y (NAND2X4MTR)                                  0.053      1.047 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.118 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.186 f
  U17941/Y (INVX2MTR)                                    0.059      1.245 r
  U26230/Y (NAND2X2MTR)                                  0.065      1.310 f
  U15509/Y (NOR2X1MTR)                                   0.084      1.394 r
  U11036/Y (CLKNAND2X2MTR)                               0.055      1.448 f
  U12306/Y (NAND4X2MTR)                                  0.062      1.510 r
  U12281/Y (AND2X1MTR)                                   0.088      1.598 r
  PIM_result_reg_356_/D (DFFRQX2MTR)                     0.000      1.598 r
  data arrival time                                                 1.598

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_356_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.598
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.259


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_484_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U10132/Y (BUFX10MTR)                                   0.065      0.517 r
  U15980/Y (INVX4MTR)                                    0.041      0.558 f
  U19087/Y (NAND2X2MTR)                                  0.046      0.604 r
  U19022/Y (NAND4X4MTR)                                  0.125      0.729 f
  U17938/Y (NOR2X2MTR)                                   0.122      0.851 r
  U12053/Y (NAND2X4MTR)                                  0.063      0.913 f
  U16482/Y (NOR2X4MTR)                                   0.081      0.994 r
  U12049/Y (NAND2X4MTR)                                  0.053      1.047 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.118 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.186 f
  U17941/Y (INVX2MTR)                                    0.059      1.245 r
  U26230/Y (NAND2X2MTR)                                  0.065      1.310 f
  U15509/Y (NOR2X1MTR)                                   0.084      1.394 r
  U11036/Y (CLKNAND2X2MTR)                               0.055      1.448 f
  U12306/Y (NAND4X2MTR)                                  0.062      1.510 r
  U12282/Y (AND2X1MTR)                                   0.088      1.598 r
  PIM_result_reg_484_/D (DFFRQX2MTR)                     0.000      1.598 r
  data arrival time                                                 1.598

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_484_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.598
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.259


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U20921/Y (NAND3X12MTR)                                 0.039      0.223 r
  U18892/Y (BUFX10MTR)                                   0.075      0.297 r
  U10730/Y (INVX4MTR)                                    0.045      0.342 f
  U11873/Y (INVX4MTR)                                    0.061      0.403 r
  U20386/Y (OAI22X1MTR)                                  0.072      0.475 f
  U11414/Y (OAI21X1MTR)                                  0.102      0.577 r
  U18418/Y (CLKNAND2X4MTR)                               0.067      0.645 f
  U11445/Y (NOR2X2MTR)                                   0.104      0.749 r
  U13865/Y (OAI2B1X4MTR)                                 0.154      0.903 r
  U26064/Y (AOI21X4MTR)                                  0.071      0.975 f
  U11850/Y (OAI21X2MTR)                                  0.057      1.032 r
  U17718/Y (AOI21X2MTR)                                  0.067      1.099 f
  U11390/Y (NAND2X2MTR)                                  0.050      1.149 r
  U17659/Y (NAND3X4MTR)                                  0.070      1.219 f
  U19030/Y (CLKNAND2X4MTR)                               0.051      1.270 r
  U11472/Y (NAND2X4MTR)                                  0.057      1.327 f
  U14252/Y (NAND2X12MTR)                                 0.067      1.394 r
  U15439/Y (OR2X4MTR)                                    0.092      1.486 r
  U11885/Y (INVX4MTR)                                    0.036      1.522 f
  U12996/Y (AOI22X2MTR)                                  0.064      1.586 r
  U28658/Y (OAI21X2MTR)                                  0.058      1.644 f
  U0_BANK_TOP/vACC_2_reg_0__12_/D (DFFRHQX2MTR)          0.000      1.644 f
  data arrival time                                                 1.644

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.644
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.259


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.265 f
  U17454/Y (NAND2X4MTR)                                  0.044      1.309 r
  U17401/Y (NAND2X8MTR)                                  0.064      1.373 f
  U20848/Y (OAI2B1X4MTR)                                 0.085      1.458 r
  U17389/Y (INVX4MTR)                                    0.050      1.508 f
  U14170/Y (INVX4MTR)                                    0.049      1.557 r
  U10921/Y (OAI22X1MTR)                                  0.078      1.635 f
  U0_BANK_TOP/vACC_2_reg_6__6_/D (DFFRHQX2MTR)           0.000      1.635 f
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.259


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.265 f
  U17454/Y (NAND2X4MTR)                                  0.044      1.309 r
  U17401/Y (NAND2X8MTR)                                  0.064      1.373 f
  U20848/Y (OAI2B1X4MTR)                                 0.085      1.458 r
  U17389/Y (INVX4MTR)                                    0.050      1.508 f
  U14170/Y (INVX4MTR)                                    0.049      1.557 r
  U10898/Y (OAI22X1MTR)                                  0.078      1.635 f
  U0_BANK_TOP/vACC_2_reg_6__4_/D (DFFRHQX2MTR)           0.000      1.635 f
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.259


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.265 f
  U17454/Y (NAND2X4MTR)                                  0.044      1.309 r
  U17401/Y (NAND2X8MTR)                                  0.064      1.373 f
  U20846/Y (OAI2B1X8MTR)                                 0.100      1.473 r
  U29430/Y (INVX4MTR)                                    0.047      1.519 f
  U9184/Y (INVX4MTR)                                     0.056      1.576 r
  U26392/Y (OAI22X2MTR)                                  0.064      1.639 f
  U0_BANK_TOP/vACC_0_reg_6__3_/D (DFFRHQX2MTR)           0.000      1.639 f
  data arrival time                                                 1.639

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.639
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.258


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_438_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U15209/Y (BUFX8MTR)                                    0.072      0.495 r
  U25387/Y (INVX4MTR)                                    0.044      0.539 f
  U11030/Y (CLKNAND2X4MTR)                               0.042      0.581 r
  U19062/Y (NAND4X8MTR)                                  0.111      0.693 f
  U11739/Y (NOR2X4MTR)                                   0.090      0.782 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.853 f
  U16702/Y (INVX4MTR)                                    0.046      0.899 r
  U17682/Y (NAND2X4MTR)                                  0.042      0.940 f
  U16326/Y (NOR2X4MTR)                                   0.077      1.017 r
  U16290/Y (CLKNAND2X4MTR)                               0.054      1.071 f
  U16247/Y (NOR2X4MTR)                                   0.073      1.145 r
  U16140/Y (INVX4MTR)                                    0.050      1.195 f
  U17734/Y (NOR2X8MTR)                                   0.072      1.267 r
  U11841/Y (NAND3X6MTR)                                  0.070      1.337 f
  U14249/Y (NOR2X2MTR)                                   0.083      1.419 r
  U11382/Y (NAND2X2MTR)                                  0.053      1.472 f
  U18843/Y (OAI211X2MTR)                                 0.056      1.529 r
  U15750/Y (NOR2BX1MTR)                                  0.107      1.636 r
  PIM_result_reg_438_/D (DFFRHQX2MTR)                    0.000      1.636 r
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_438_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.258


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_182_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U15209/Y (BUFX8MTR)                                    0.072      0.495 r
  U25387/Y (INVX4MTR)                                    0.044      0.539 f
  U11030/Y (CLKNAND2X4MTR)                               0.042      0.581 r
  U19062/Y (NAND4X8MTR)                                  0.111      0.693 f
  U11739/Y (NOR2X4MTR)                                   0.090      0.782 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.853 f
  U16702/Y (INVX4MTR)                                    0.046      0.899 r
  U17682/Y (NAND2X4MTR)                                  0.042      0.940 f
  U16326/Y (NOR2X4MTR)                                   0.077      1.017 r
  U16290/Y (CLKNAND2X4MTR)                               0.054      1.071 f
  U16247/Y (NOR2X4MTR)                                   0.073      1.145 r
  U16140/Y (INVX4MTR)                                    0.050      1.195 f
  U17734/Y (NOR2X8MTR)                                   0.072      1.267 r
  U11841/Y (NAND3X6MTR)                                  0.070      1.337 f
  U14249/Y (NOR2X2MTR)                                   0.083      1.419 r
  U11382/Y (NAND2X2MTR)                                  0.053      1.472 f
  U18843/Y (OAI211X2MTR)                                 0.056      1.529 r
  U23040/Y (NOR2BX1MTR)                                  0.107      1.636 r
  PIM_result_reg_182_/D (DFFRHQX2MTR)                    0.000      1.636 r
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_182_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.258


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_310_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U15209/Y (BUFX8MTR)                                    0.072      0.495 r
  U25387/Y (INVX4MTR)                                    0.044      0.539 f
  U11030/Y (CLKNAND2X4MTR)                               0.042      0.581 r
  U19062/Y (NAND4X8MTR)                                  0.111      0.693 f
  U11739/Y (NOR2X4MTR)                                   0.090      0.782 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.853 f
  U16702/Y (INVX4MTR)                                    0.046      0.899 r
  U17682/Y (NAND2X4MTR)                                  0.042      0.940 f
  U16326/Y (NOR2X4MTR)                                   0.077      1.017 r
  U16290/Y (CLKNAND2X4MTR)                               0.054      1.071 f
  U16247/Y (NOR2X4MTR)                                   0.073      1.145 r
  U16140/Y (INVX4MTR)                                    0.050      1.195 f
  U17734/Y (NOR2X8MTR)                                   0.072      1.267 r
  U11841/Y (NAND3X6MTR)                                  0.070      1.337 f
  U14249/Y (NOR2X2MTR)                                   0.083      1.419 r
  U11382/Y (NAND2X2MTR)                                  0.053      1.472 f
  U18843/Y (OAI211X2MTR)                                 0.056      1.529 r
  U23039/Y (NOR2BX1MTR)                                  0.107      1.636 r
  PIM_result_reg_310_/D (DFFRHQX2MTR)                    0.000      1.636 r
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_310_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.258


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_54_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U15209/Y (BUFX8MTR)                                    0.072      0.495 r
  U25387/Y (INVX4MTR)                                    0.044      0.539 f
  U11030/Y (CLKNAND2X4MTR)                               0.042      0.581 r
  U19062/Y (NAND4X8MTR)                                  0.111      0.693 f
  U11739/Y (NOR2X4MTR)                                   0.090      0.782 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.853 f
  U16702/Y (INVX4MTR)                                    0.046      0.899 r
  U17682/Y (NAND2X4MTR)                                  0.042      0.940 f
  U16326/Y (NOR2X4MTR)                                   0.077      1.017 r
  U16290/Y (CLKNAND2X4MTR)                               0.054      1.071 f
  U16247/Y (NOR2X4MTR)                                   0.073      1.145 r
  U16140/Y (INVX4MTR)                                    0.050      1.195 f
  U17734/Y (NOR2X8MTR)                                   0.072      1.267 r
  U11841/Y (NAND3X6MTR)                                  0.070      1.337 f
  U14249/Y (NOR2X2MTR)                                   0.083      1.419 r
  U11382/Y (NAND2X2MTR)                                  0.053      1.472 f
  U18843/Y (OAI211X2MTR)                                 0.056      1.529 r
  U23041/Y (NOR2BX1MTR)                                  0.107      1.636 r
  PIM_result_reg_54_/D (DFFRHQX2MTR)                     0.000      1.636 r
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_54_/CK (DFFRHQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.258


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_119_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U19363/Y (INVX6MTR)                                    0.045      0.599 r
  U19224/Y (NAND2X3MTR)                                  0.042      0.642 f
  U19039/Y (CLKNAND2X4MTR)                               0.039      0.680 r
  U18756/Y (NOR2X6MTR)                                   0.038      0.719 f
  U16528/Y (CLKNAND2X4MTR)                               0.046      0.765 r
  U16467/Y (CLKNAND2X4MTR)                               0.048      0.813 f
  U16368/Y (NOR2X4MTR)                                   0.067      0.880 r
  U15519/Y (CLKNAND2X4MTR)                               0.054      0.934 f
  U16324/Y (NOR2X3MTR)                                   0.063      0.998 r
  U17961/Y (NAND3X4MTR)                                  0.068      1.066 f
  U15221/Y (NOR2X4MTR)                                   0.086      1.152 r
  U16063/Y (NAND3X8MTR)                                  0.083      1.234 f
  U16031/Y (NOR2X8MTR)                                   0.081      1.315 r
  U12490/Y (NAND2X4MTR)                                  0.056      1.371 f
  U12393/Y (INVX1MTR)                                    0.041      1.412 r
  U11294/Y (NAND2X2MTR)                                  0.038      1.450 f
  U12005/Y (NAND4X1MTR)                                  0.057      1.507 r
  U14200/Y (AND2X1MTR)                                   0.089      1.597 r
  PIM_result_reg_119_/D (DFFRQX2MTR)                     0.000      1.597 r
  data arrival time                                                 1.597

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_119_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.597
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.258


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_247_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U19363/Y (INVX6MTR)                                    0.045      0.599 r
  U19224/Y (NAND2X3MTR)                                  0.042      0.642 f
  U19039/Y (CLKNAND2X4MTR)                               0.039      0.680 r
  U18756/Y (NOR2X6MTR)                                   0.038      0.719 f
  U16528/Y (CLKNAND2X4MTR)                               0.046      0.765 r
  U16467/Y (CLKNAND2X4MTR)                               0.048      0.813 f
  U16368/Y (NOR2X4MTR)                                   0.067      0.880 r
  U15519/Y (CLKNAND2X4MTR)                               0.054      0.934 f
  U16324/Y (NOR2X3MTR)                                   0.063      0.998 r
  U17961/Y (NAND3X4MTR)                                  0.068      1.066 f
  U15221/Y (NOR2X4MTR)                                   0.086      1.152 r
  U16063/Y (NAND3X8MTR)                                  0.083      1.234 f
  U16031/Y (NOR2X8MTR)                                   0.081      1.315 r
  U12490/Y (NAND2X4MTR)                                  0.056      1.371 f
  U12393/Y (INVX1MTR)                                    0.041      1.412 r
  U11294/Y (NAND2X2MTR)                                  0.038      1.450 f
  U12005/Y (NAND4X1MTR)                                  0.057      1.507 r
  U14201/Y (AND2X1MTR)                                   0.089      1.597 r
  PIM_result_reg_247_/D (DFFRQX2MTR)                     0.000      1.597 r
  data arrival time                                                 1.597

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_247_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.597
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.258


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_375_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U19363/Y (INVX6MTR)                                    0.045      0.599 r
  U19224/Y (NAND2X3MTR)                                  0.042      0.642 f
  U19039/Y (CLKNAND2X4MTR)                               0.039      0.680 r
  U18756/Y (NOR2X6MTR)                                   0.038      0.719 f
  U16528/Y (CLKNAND2X4MTR)                               0.046      0.765 r
  U16467/Y (CLKNAND2X4MTR)                               0.048      0.813 f
  U16368/Y (NOR2X4MTR)                                   0.067      0.880 r
  U15519/Y (CLKNAND2X4MTR)                               0.054      0.934 f
  U16324/Y (NOR2X3MTR)                                   0.063      0.998 r
  U17961/Y (NAND3X4MTR)                                  0.068      1.066 f
  U15221/Y (NOR2X4MTR)                                   0.086      1.152 r
  U16063/Y (NAND3X8MTR)                                  0.083      1.234 f
  U16031/Y (NOR2X8MTR)                                   0.081      1.315 r
  U12490/Y (NAND2X4MTR)                                  0.056      1.371 f
  U12393/Y (INVX1MTR)                                    0.041      1.412 r
  U11294/Y (NAND2X2MTR)                                  0.038      1.450 f
  U12005/Y (NAND4X1MTR)                                  0.057      1.507 r
  U14203/Y (AND2X1MTR)                                   0.089      1.597 r
  PIM_result_reg_375_/D (DFFRQX2MTR)                     0.000      1.597 r
  data arrival time                                                 1.597

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_375_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.597
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.258


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_503_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U19363/Y (INVX6MTR)                                    0.045      0.599 r
  U19224/Y (NAND2X3MTR)                                  0.042      0.642 f
  U19039/Y (CLKNAND2X4MTR)                               0.039      0.680 r
  U18756/Y (NOR2X6MTR)                                   0.038      0.719 f
  U16528/Y (CLKNAND2X4MTR)                               0.046      0.765 r
  U16467/Y (CLKNAND2X4MTR)                               0.048      0.813 f
  U16368/Y (NOR2X4MTR)                                   0.067      0.880 r
  U15519/Y (CLKNAND2X4MTR)                               0.054      0.934 f
  U16324/Y (NOR2X3MTR)                                   0.063      0.998 r
  U17961/Y (NAND3X4MTR)                                  0.068      1.066 f
  U15221/Y (NOR2X4MTR)                                   0.086      1.152 r
  U16063/Y (NAND3X8MTR)                                  0.083      1.234 f
  U16031/Y (NOR2X8MTR)                                   0.081      1.315 r
  U12490/Y (NAND2X4MTR)                                  0.056      1.371 f
  U12393/Y (INVX1MTR)                                    0.041      1.412 r
  U11294/Y (NAND2X2MTR)                                  0.038      1.450 f
  U12005/Y (NAND4X1MTR)                                  0.057      1.507 r
  U14202/Y (AND2X1MTR)                                   0.089      1.597 r
  PIM_result_reg_503_/D (DFFRQX2MTR)                     0.000      1.597 r
  data arrival time                                                 1.597

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_503_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.597
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.258


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.265 f
  U17454/Y (NAND2X4MTR)                                  0.044      1.309 r
  U17401/Y (NAND2X8MTR)                                  0.064      1.373 f
  U20849/Y (OAI2B1X8MTR)                                 0.100      1.473 r
  U17360/Y (INVX4MTR)                                    0.047      1.520 f
  U15736/Y (INVX4MTR)                                    0.056      1.576 r
  U11727/Y (OAI22X2MTR)                                  0.063      1.639 f
  U0_BANK_TOP/vACC_1_reg_6__3_/D (DFFRHQX2MTR)           0.000      1.639 f
  data arrival time                                                 1.639

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.639
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.257


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX4MTR)
                                                         0.154      0.154 r
  U13628/Y (INVX4MTR)                                    0.060      0.214 f
  U10450/Y (NAND2X2MTR)                                  0.069      0.283 r
  U10382/Y (INVX2MTR)                                    0.074      0.357 f
  U14135/Y (NAND2X1MTR)                                  0.048      0.406 r
  U25529/Y (CLKNAND2X2MTR)                               0.043      0.449 f
  U14667/Y (NOR2X2MTR)                                   0.073      0.522 r
  U25431/Y (NAND4X4MTR)                                  0.091      0.613 f
  U10515/Y (INVX2MTR)                                    0.074      0.687 r
  U12553/Y (NAND2X2MTR)                                  0.077      0.765 f
  U12530/Y (INVX3MTR)                                    0.067      0.832 r
  U17906/Y (OAI21X6MTR)                                  0.057      0.889 f
  U16670/Y (AOI21X4MTR)                                  0.095      0.984 r
  U19188/Y (OAI21X6MTR)                                  0.074      1.058 f
  U26471/Y (AOI21X2MTR)                                  0.089      1.147 r
  U19046/Y (XOR2X1MTR)                                   0.080      1.227 r
  U18954/Y (OAI2BB1X2MTR)                                0.120      1.347 r
  U18891/Y (BUFX4MTR)                                    0.082      1.429 r
  U18827/Y (MXI2X2MTR)                                   0.072      1.501 f
  U22597/Y (OAI22X1MTR)                                  0.080      1.581 r
  U0_BANK_TOP/vACC_0_reg_7__3_/D (DFFRQX2MTR)            0.000      1.581 r
  data arrival time                                                 1.581

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__3_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.176      1.324
  data required time                                                1.324
  --------------------------------------------------------------------------
  data required time                                                1.324
  data arrival time                                                -1.581
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.257


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U26610/Y (OAI2B1X8MTR)                                 0.097      1.482 r
  U15402/Y (BUFX4MTR)                                    0.105      1.587 r
  U26720/Y (OAI22X2MTR)                                  0.056      1.643 f
  U0_BANK_TOP/vACC_0_reg_0__15_/D (DFFRHQX2MTR)          0.000      1.643 f
  data arrival time                                                 1.643

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__15_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.643
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.257


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.265 f
  U17454/Y (NAND2X4MTR)                                  0.044      1.309 r
  U17401/Y (NAND2X8MTR)                                  0.064      1.373 f
  U20849/Y (OAI2B1X8MTR)                                 0.100      1.473 r
  U17360/Y (INVX4MTR)                                    0.047      1.520 f
  U15736/Y (INVX4MTR)                                    0.056      1.576 r
  U26424/Y (OAI22X2MTR)                                  0.063      1.639 f
  U0_BANK_TOP/vACC_1_reg_6__4_/D (DFFRHQX2MTR)           0.000      1.639 f
  data arrival time                                                 1.639

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.639
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.257


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.265 f
  U17454/Y (NAND2X4MTR)                                  0.044      1.309 r
  U17401/Y (NAND2X8MTR)                                  0.064      1.373 f
  U20846/Y (OAI2B1X8MTR)                                 0.100      1.473 r
  U29430/Y (INVX4MTR)                                    0.047      1.519 f
  U9184/Y (INVX4MTR)                                     0.056      1.576 r
  U26372/Y (OAI22X2MTR)                                  0.064      1.639 f
  U0_BANK_TOP/vACC_0_reg_6__7_/D (DFFRHQX2MTR)           0.000      1.639 f
  data arrival time                                                 1.639

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.639
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.257


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.265 f
  U17454/Y (NAND2X4MTR)                                  0.044      1.309 r
  U17401/Y (NAND2X8MTR)                                  0.064      1.373 f
  U20846/Y (OAI2B1X8MTR)                                 0.100      1.473 r
  U29430/Y (INVX4MTR)                                    0.047      1.519 f
  U9184/Y (INVX4MTR)                                     0.056      1.576 r
  U26420/Y (OAI22X2MTR)                                  0.064      1.639 f
  U0_BANK_TOP/vACC_0_reg_6__1_/D (DFFRHQX2MTR)           0.000      1.639 f
  data arrival time                                                 1.639

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.639
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.257


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.265 f
  U17454/Y (NAND2X4MTR)                                  0.044      1.309 r
  U17401/Y (NAND2X8MTR)                                  0.064      1.373 f
  U20846/Y (OAI2B1X8MTR)                                 0.100      1.473 r
  U29430/Y (INVX4MTR)                                    0.047      1.519 f
  U9184/Y (INVX4MTR)                                     0.056      1.576 r
  U26403/Y (OAI22X2MTR)                                  0.064      1.639 f
  U0_BANK_TOP/vACC_0_reg_6__5_/D (DFFRHQX2MTR)           0.000      1.639 f
  data arrival time                                                 1.639

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.639
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.257


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23475/Y (CLKNAND2X16MTR)                              0.070      0.338 f
  U23759/Y (NOR2X12MTR)                                  0.078      0.415 r
  U10499/Y (INVX2MTR)                                    0.074      0.489 f
  U16806/Y (AOI21X4MTR)                                  0.076      0.565 r
  U15608/Y (NOR2X4MTR)                                   0.048      0.613 f
  U18759/Y (NAND3X8MTR)                                  0.052      0.665 r
  U14981/Y (CLKNAND2X16MTR)                              0.089      0.755 f
  U22831/Y (NAND2X12MTR)                                 0.069      0.824 r
  U10240/Y (NAND2X8MTR)                                  0.054      0.878 f
  U28663/Y (XNOR2X8MTR)                                  0.079      0.957 f
  U28651/Y (XNOR2X8MTR)                                  0.088      1.044 f
  U11807/Y (CLKNAND2X8MTR)                               0.043      1.087 r
  U14776/Y (NAND2X8MTR)                                  0.046      1.134 f
  U11061/Y (OAI21X6MTR)                                  0.077      1.211 r
  U14930/Y (NAND2X4MTR)                                  0.050      1.261 f
  U14777/Y (AOI22X4MTR)                                  0.097      1.358 r
  U13747/Y (NOR2X4MTR)                                   0.038      1.395 f
  U15458/Y (NOR2X4MTR)                                   0.073      1.468 r
  U23939/Y (XNOR2X1MTR)                                  0.121      1.589 r
  U22861/Y (NOR2X1MTR)                                   0.052      1.641 f
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX2MTR)
                                                         0.000      1.641 f
  data arrival time                                                 1.641

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.641
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.256


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U14266/Y (CLKNAND2X4MTR)                               0.072      1.279 f
  U15441/Y (NAND2X8MTR)                                  0.055      1.335 r
  U11918/Y (NAND2X12MTR)                                 0.054      1.389 f
  U9187/Y (OAI2B1X2MTR)                                  0.148      1.536 r
  U13004/Y (OAI22X1MTR)                                  0.093      1.629 f
  U0_BANK_TOP/vACC_2_reg_7__15_/D (DFFRQX4MTR)           0.000      1.629 f
  data arrival time                                                 1.629

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__15_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.629
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.255


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U14266/Y (CLKNAND2X4MTR)                               0.072      1.279 f
  U15441/Y (NAND2X8MTR)                                  0.055      1.335 r
  U11918/Y (NAND2X12MTR)                                 0.054      1.389 f
  U9187/Y (OAI2B1X2MTR)                                  0.148      1.536 r
  U22605/Y (OAI22X1MTR)                                  0.093      1.629 f
  U0_BANK_TOP/vACC_2_reg_7__2_/D (DFFRQX4MTR)            0.000      1.629 f
  data arrival time                                                 1.629

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__2_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.629
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.255


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U26663/Y (OAI2B1X8MTR)                                 0.097      1.482 r
  U15421/Y (BUFX4MTR)                                    0.107      1.589 r
  U26685/Y (OAI22X2MTR)                                  0.050      1.639 f
  U0_BANK_TOP/vACC_3_reg_0__1_/D (DFFRHQX2MTR)           0.000      1.639 f
  data arrival time                                                 1.639

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.639
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.255


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U26663/Y (OAI2B1X8MTR)                                 0.097      1.482 r
  U15421/Y (BUFX4MTR)                                    0.107      1.589 r
  U26671/Y (OAI22X2MTR)                                  0.050      1.639 f
  U0_BANK_TOP/vACC_3_reg_0__7_/D (DFFRHQX2MTR)           0.000      1.639 f
  data arrival time                                                 1.639

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.639
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.255


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U26663/Y (OAI2B1X8MTR)                                 0.097      1.482 r
  U15421/Y (BUFX4MTR)                                    0.107      1.589 r
  U26691/Y (OAI22X2MTR)                                  0.050      1.639 f
  U0_BANK_TOP/vACC_3_reg_0__5_/D (DFFRHQX2MTR)           0.000      1.639 f
  data arrival time                                                 1.639

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.639
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.255


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U26663/Y (OAI2B1X8MTR)                                 0.097      1.482 r
  U15421/Y (BUFX4MTR)                                    0.107      1.589 r
  U26688/Y (OAI22X2MTR)                                  0.050      1.639 f
  U0_BANK_TOP/vACC_3_reg_0__2_/D (DFFRHQX2MTR)           0.000      1.639 f
  data arrival time                                                 1.639

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.639
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.255


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U23899/Y (OAI2B1X8MTR)                                 0.094      1.468 r
  U17202/Y (INVX4MTR)                                    0.049      1.517 f
  U9169/Y (INVX4MTR)                                     0.056      1.572 r
  U26585/Y (OAI22X2MTR)                                  0.063      1.635 f
  U0_BANK_TOP/vACC_0_reg_2__3_/D (DFFRHQX2MTR)           0.000      1.635 f
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U23899/Y (OAI2B1X8MTR)                                 0.094      1.468 r
  U17202/Y (INVX4MTR)                                    0.049      1.517 f
  U9169/Y (INVX4MTR)                                     0.056      1.572 r
  U26575/Y (OAI22X2MTR)                                  0.063      1.635 f
  U0_BANK_TOP/vACC_0_reg_2__7_/D (DFFRHQX2MTR)           0.000      1.635 f
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U23899/Y (OAI2B1X8MTR)                                 0.094      1.468 r
  U17202/Y (INVX4MTR)                                    0.049      1.517 f
  U9169/Y (INVX4MTR)                                     0.056      1.572 r
  U26576/Y (OAI22X2MTR)                                  0.063      1.635 f
  U0_BANK_TOP/vACC_0_reg_2__6_/D (DFFRHQX2MTR)           0.000      1.635 f
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U23899/Y (OAI2B1X8MTR)                                 0.094      1.468 r
  U17202/Y (INVX4MTR)                                    0.049      1.517 f
  U9169/Y (INVX4MTR)                                     0.056      1.572 r
  U26589/Y (OAI22X2MTR)                                  0.063      1.635 f
  U0_BANK_TOP/vACC_0_reg_2__1_/D (DFFRHQX2MTR)           0.000      1.635 f
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U16323/Y (OAI2B1X4MTR)                                 0.084      1.458 r
  U17413/Y (INVX4MTR)                                    0.053      1.510 f
  U15361/Y (INVX4MTR)                                    0.055      1.566 r
  U12223/Y (OAI22X1MTR)                                  0.067      1.633 f
  U0_BANK_TOP/vACC_1_reg_2__0_/D (DFFRHQX2MTR)           0.000      1.633 f
  data arrival time                                                 1.633

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.633
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U23899/Y (OAI2B1X8MTR)                                 0.094      1.468 r
  U17202/Y (INVX4MTR)                                    0.049      1.517 f
  U9169/Y (INVX4MTR)                                     0.056      1.572 r
  U26578/Y (OAI22X2MTR)                                  0.063      1.635 f
  U0_BANK_TOP/vACC_0_reg_2__2_/D (DFFRHQX2MTR)           0.000      1.635 f
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U23899/Y (OAI2B1X8MTR)                                 0.094      1.468 r
  U17202/Y (INVX4MTR)                                    0.049      1.517 f
  U9169/Y (INVX4MTR)                                     0.056      1.572 r
  U26586/Y (OAI22X2MTR)                                  0.063      1.635 f
  U0_BANK_TOP/vACC_0_reg_2__4_/D (DFFRHQX2MTR)           0.000      1.635 f
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U26610/Y (OAI2B1X8MTR)                                 0.097      1.482 r
  U15403/Y (BUFX4MTR)                                    0.106      1.588 r
  U26615/Y (OAI22X2MTR)                                  0.050      1.638 f
  U0_BANK_TOP/vACC_0_reg_0__0_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U26694/Y (OAI2B1X8MTR)                                 0.097      1.482 r
  U15426/Y (BUFX4MTR)                                    0.106      1.588 r
  U26704/Y (OAI22X2MTR)                                  0.050      1.638 f
  U0_BANK_TOP/vACC_2_reg_0__1_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11849/Y (INVX2MTR)                                    0.043      1.261 f
  U16381/Y (NOR2X6MTR)                                   0.072      1.333 r
  U17449/Y (BUFX4MTR)                                    0.099      1.432 r
  U26519/Y (MXI2X2MTR)                                   0.096      1.528 r
  U22791/Y (OAI22X1MTR)                                  0.104      1.632 f
  U0_BANK_TOP/vACC_2_reg_2__0_/D (DFFRHQX2MTR)           0.000      1.632 f
  data arrival time                                                 1.632

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.632
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U26522/Y (OAI2B1X8MTR)                                 0.093      1.467 r
  U23601/Y (INVX4MTR)                                    0.049      1.516 f
  U23603/Y (INVX4MTR)                                    0.056      1.571 r
  U26592/Y (OAI22X2MTR)                                  0.063      1.635 f
  U0_BANK_TOP/vACC_3_reg_2__7_/D (DFFRHQX2MTR)           0.000      1.635 f
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U26694/Y (OAI2B1X8MTR)                                 0.097      1.482 r
  U15426/Y (BUFX4MTR)                                    0.106      1.588 r
  U26702/Y (OAI22X2MTR)                                  0.050      1.638 f
  U0_BANK_TOP/vACC_2_reg_0__7_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U26610/Y (OAI2B1X8MTR)                                 0.097      1.482 r
  U15403/Y (BUFX4MTR)                                    0.106      1.588 r
  U26684/Y (OAI22X2MTR)                                  0.050      1.638 f
  U0_BANK_TOP/vACC_0_reg_0__4_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U26610/Y (OAI2B1X8MTR)                                 0.097      1.482 r
  U15403/Y (BUFX4MTR)                                    0.106      1.588 r
  U26639/Y (OAI22X2MTR)                                  0.050      1.638 f
  U0_BANK_TOP/vACC_0_reg_0__3_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U26694/Y (OAI2B1X8MTR)                                 0.097      1.482 r
  U15426/Y (BUFX4MTR)                                    0.106      1.588 r
  U26701/Y (OAI22X2MTR)                                  0.050      1.638 f
  U0_BANK_TOP/vACC_2_reg_0__5_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U26694/Y (OAI2B1X8MTR)                                 0.097      1.482 r
  U15426/Y (BUFX4MTR)                                    0.106      1.588 r
  U26698/Y (OAI22X2MTR)                                  0.050      1.638 f
  U0_BANK_TOP/vACC_2_reg_0__2_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U26522/Y (OAI2B1X8MTR)                                 0.093      1.467 r
  U23601/Y (INVX4MTR)                                    0.049      1.516 f
  U23603/Y (INVX4MTR)                                    0.056      1.571 r
  U26590/Y (OAI22X2MTR)                                  0.063      1.635 f
  U0_BANK_TOP/vACC_3_reg_2__5_/D (DFFRHQX2MTR)           0.000      1.635 f
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U14266/Y (CLKNAND2X4MTR)                               0.072      1.279 f
  U15441/Y (NAND2X8MTR)                                  0.055      1.335 r
  U11918/Y (NAND2X12MTR)                                 0.054      1.389 f
  U20832/Y (OAI2B1X8MTR)                                 0.090      1.479 r
  U11854/Y (INVX4MTR)                                    0.041      1.520 f
  U16308/Y (INVX4MTR)                                    0.048      1.568 r
  U12231/Y (OAI22X1MTR)                                  0.064      1.632 f
  U0_BANK_TOP/vACC_1_reg_7__6_/D (DFFRHQX2MTR)           0.000      1.632 f
  data arrival time                                                 1.632

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.632
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U26522/Y (OAI2B1X8MTR)                                 0.093      1.467 r
  U23601/Y (INVX4MTR)                                    0.049      1.516 f
  U23603/Y (INVX4MTR)                                    0.056      1.571 r
  U26594/Y (OAI22X2MTR)                                  0.063      1.635 f
  U0_BANK_TOP/vACC_3_reg_2__6_/D (DFFRHQX2MTR)           0.000      1.635 f
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U26522/Y (OAI2B1X8MTR)                                 0.093      1.467 r
  U23601/Y (INVX4MTR)                                    0.049      1.516 f
  U23603/Y (INVX4MTR)                                    0.056      1.571 r
  U26596/Y (OAI22X2MTR)                                  0.063      1.635 f
  U0_BANK_TOP/vACC_3_reg_2__1_/D (DFFRHQX2MTR)           0.000      1.635 f
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U26610/Y (OAI2B1X8MTR)                                 0.097      1.482 r
  U15403/Y (BUFX4MTR)                                    0.106      1.588 r
  U26674/Y (OAI22X2MTR)                                  0.050      1.638 f
  U0_BANK_TOP/vACC_0_reg_0__6_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.265 f
  U17454/Y (NAND2X4MTR)                                  0.044      1.309 r
  U17401/Y (NAND2X8MTR)                                  0.064      1.373 f
  U20849/Y (OAI2B1X8MTR)                                 0.100      1.473 r
  U17360/Y (INVX4MTR)                                    0.047      1.520 f
  U16282/Y (INVX4MTR)                                    0.048      1.568 r
  U12036/Y (OAI22X1MTR)                                  0.064      1.632 f
  U0_BANK_TOP/vACC_1_reg_6__0_/D (DFFRHQX2MTR)           0.000      1.632 f
  data arrival time                                                 1.632

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.632
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.253


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U26663/Y (OAI2B1X8MTR)                                 0.097      1.482 r
  U15419/Y (BUFX4MTR)                                    0.105      1.588 r
  U26686/Y (OAI22X2MTR)                                  0.050      1.637 f
  U0_BANK_TOP/vACC_3_reg_0__0_/D (DFFRHQX2MTR)           0.000      1.637 f
  data arrival time                                                 1.637

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.637
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.253


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U23899/Y (OAI2B1X8MTR)                                 0.094      1.468 r
  U17202/Y (INVX4MTR)                                    0.049      1.517 f
  U9261/Y (INVX4MTR)                                     0.054      1.571 r
  U26579/Y (OAI22X2MTR)                                  0.063      1.634 f
  U0_BANK_TOP/vACC_0_reg_2__5_/D (DFFRHQX2MTR)           0.000      1.634 f
  data arrival time                                                 1.634

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.634
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.253


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U26663/Y (OAI2B1X8MTR)                                 0.097      1.482 r
  U15419/Y (BUFX4MTR)                                    0.105      1.588 r
  U26690/Y (OAI22X2MTR)                                  0.050      1.637 f
  U0_BANK_TOP/vACC_3_reg_0__4_/D (DFFRHQX2MTR)           0.000      1.637 f
  data arrival time                                                 1.637

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.637
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.253


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U26663/Y (OAI2B1X8MTR)                                 0.097      1.482 r
  U15419/Y (BUFX4MTR)                                    0.105      1.588 r
  U26689/Y (OAI22X2MTR)                                  0.050      1.637 f
  U0_BANK_TOP/vACC_3_reg_0__3_/D (DFFRHQX2MTR)           0.000      1.637 f
  data arrival time                                                 1.637

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.637
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.253


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U26610/Y (OAI2B1X8MTR)                                 0.097      1.482 r
  U15402/Y (BUFX4MTR)                                    0.105      1.587 r
  U26687/Y (OAI22X2MTR)                                  0.049      1.637 f
  U0_BANK_TOP/vACC_0_reg_0__1_/D (DFFRHQX2MTR)           0.000      1.637 f
  data arrival time                                                 1.637

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.637
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.252


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U26694/Y (OAI2B1X8MTR)                                 0.097      1.482 r
  U15429/Y (BUFX4MTR)                                    0.105      1.587 r
  U26703/Y (OAI22X2MTR)                                  0.049      1.637 f
  U0_BANK_TOP/vACC_2_reg_0__0_/D (DFFRHQX2MTR)           0.000      1.637 f
  data arrival time                                                 1.637

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.637
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.252


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U26522/Y (OAI2B1X8MTR)                                 0.093      1.467 r
  U23601/Y (INVX4MTR)                                    0.049      1.516 f
  U23602/Y (INVX4MTR)                                    0.055      1.571 r
  U26591/Y (OAI22X2MTR)                                  0.063      1.633 f
  U0_BANK_TOP/vACC_3_reg_2__3_/D (DFFRHQX2MTR)           0.000      1.633 f
  data arrival time                                                 1.633

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.633
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.252


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U26610/Y (OAI2B1X8MTR)                                 0.097      1.482 r
  U15402/Y (BUFX4MTR)                                    0.105      1.587 r
  U26673/Y (OAI22X2MTR)                                  0.049      1.637 f
  U0_BANK_TOP/vACC_0_reg_0__7_/D (DFFRHQX2MTR)           0.000      1.637 f
  data arrival time                                                 1.637

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.637
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.252


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U26610/Y (OAI2B1X8MTR)                                 0.097      1.482 r
  U15402/Y (BUFX4MTR)                                    0.105      1.587 r
  U26683/Y (OAI22X2MTR)                                  0.049      1.637 f
  U0_BANK_TOP/vACC_0_reg_0__5_/D (DFFRHQX2MTR)           0.000      1.637 f
  data arrival time                                                 1.637

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.637
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.252


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U26694/Y (OAI2B1X8MTR)                                 0.097      1.482 r
  U15429/Y (BUFX4MTR)                                    0.105      1.587 r
  U26700/Y (OAI22X2MTR)                                  0.049      1.637 f
  U0_BANK_TOP/vACC_2_reg_0__4_/D (DFFRHQX2MTR)           0.000      1.637 f
  data arrival time                                                 1.637

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.637
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.252


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U26694/Y (OAI2B1X8MTR)                                 0.097      1.482 r
  U15429/Y (BUFX4MTR)                                    0.105      1.587 r
  U26705/Y (OAI22X2MTR)                                  0.049      1.637 f
  U0_BANK_TOP/vACC_2_reg_0__3_/D (DFFRHQX2MTR)           0.000      1.637 f
  data arrival time                                                 1.637

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.637
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.252


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U26610/Y (OAI2B1X8MTR)                                 0.097      1.482 r
  U15402/Y (BUFX4MTR)                                    0.105      1.587 r
  U26622/Y (OAI22X2MTR)                                  0.049      1.637 f
  U0_BANK_TOP/vACC_0_reg_0__2_/D (DFFRHQX2MTR)           0.000      1.637 f
  data arrival time                                                 1.637

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.637
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.252


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U14457/Y (INVX12MTR)                                   0.038      0.266 f
  U17039/Y (INVX8MTR)                                    0.043      0.309 r
  U25622/Y (INVX8MTR)                                    0.034      0.344 f
  U10619/Y (INVX6MTR)                                    0.044      0.388 r
  U25711/Y (NOR2BX4MTR)                                  0.029      0.417 f
  U11821/Y (AOI21X1MTR)                                  0.072      0.488 r
  U20840/Y (NAND3BX4MTR)                                 0.077      0.565 f
  U10925/Y (NAND2X3MTR)                                  0.052      0.617 r
  U14081/Y (NAND2X6MTR)                                  0.055      0.672 f
  U12144/Y (NOR2X4MTR)                                   0.082      0.754 r
  U12548/Y (INVX4MTR)                                    0.049      0.803 f
  U20727/Y (OAI21X6MTR)                                  0.090      0.893 r
  U12436/Y (AOI21X6MTR)                                  0.063      0.956 f
  U12330/Y (OAI21X6MTR)                                  0.050      1.006 r
  U25040/Y (AOI21X1MTR)                                  0.095      1.101 f
  U23896/Y (XNOR2X1MTR)                                  0.103      1.204 f
  U19077/Y (OAI2B1X4MTR)                                 0.101      1.305 r
  U23476/Y (BUFX2MTR)                                    0.118      1.423 r
  U29291/Y (MXI2X2MTR)                                   0.085      1.508 f
  U11263/Y (OAI21X1MTR)                                  0.073      1.581 r
  U0_BANK_TOP/vACC_0_reg_3__3_/D (DFFRQX2MTR)            0.000      1.581 r
  data arrival time                                                 1.581

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__3_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.171      1.329
  data required time                                                1.329
  --------------------------------------------------------------------------
  data required time                                                1.329
  data arrival time                                                -1.581
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.252


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U26694/Y (OAI2B1X8MTR)                                 0.097      1.482 r
  U15429/Y (BUFX4MTR)                                    0.105      1.587 r
  U26699/Y (OAI22X2MTR)                                  0.049      1.637 f
  U0_BANK_TOP/vACC_2_reg_0__6_/D (DFFRHQX2MTR)           0.000      1.637 f
  data arrival time                                                 1.637

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.637
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.252


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U26522/Y (OAI2B1X8MTR)                                 0.093      1.467 r
  U23601/Y (INVX4MTR)                                    0.049      1.516 f
  U23602/Y (INVX4MTR)                                    0.055      1.571 r
  U26593/Y (OAI22X2MTR)                                  0.063      1.633 f
  U0_BANK_TOP/vACC_3_reg_2__2_/D (DFFRHQX2MTR)           0.000      1.633 f
  data arrival time                                                 1.633

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.633
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.252


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U26522/Y (OAI2B1X8MTR)                                 0.093      1.467 r
  U23601/Y (INVX4MTR)                                    0.049      1.516 f
  U23602/Y (INVX4MTR)                                    0.055      1.571 r
  U26595/Y (OAI22X2MTR)                                  0.063      1.633 f
  U0_BANK_TOP/vACC_3_reg_2__4_/D (DFFRHQX2MTR)           0.000      1.633 f
  data arrival time                                                 1.633

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.633
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.252


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U26623/Y (OAI2B1X8MTR)                                 0.097      1.482 r
  U15409/Y (BUFX4MTR)                                    0.104      1.587 r
  U26662/Y (OAI22X2MTR)                                  0.049      1.636 f
  U0_BANK_TOP/vACC_1_reg_0__0_/D (DFFRHQX2MTR)           0.000      1.636 f
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.251


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U26623/Y (OAI2B1X8MTR)                                 0.097      1.482 r
  U15409/Y (BUFX4MTR)                                    0.104      1.587 r
  U26648/Y (OAI22X2MTR)                                  0.049      1.636 f
  U0_BANK_TOP/vACC_1_reg_0__4_/D (DFFRHQX2MTR)           0.000      1.636 f
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.251


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U26623/Y (OAI2B1X8MTR)                                 0.097      1.482 r
  U15404/Y (BUFX4MTR)                                    0.104      1.587 r
  U26661/Y (OAI22X2MTR)                                  0.049      1.636 f
  U0_BANK_TOP/vACC_1_reg_0__1_/D (DFFRHQX2MTR)           0.000      1.636 f
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.251


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U26623/Y (OAI2B1X8MTR)                                 0.097      1.482 r
  U15409/Y (BUFX4MTR)                                    0.104      1.587 r
  U26649/Y (OAI22X2MTR)                                  0.049      1.636 f
  U0_BANK_TOP/vACC_1_reg_0__3_/D (DFFRHQX2MTR)           0.000      1.636 f
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.251


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U26623/Y (OAI2B1X8MTR)                                 0.097      1.482 r
  U15404/Y (BUFX4MTR)                                    0.104      1.587 r
  U26672/Y (OAI22X2MTR)                                  0.049      1.636 f
  U0_BANK_TOP/vACC_1_reg_0__7_/D (DFFRHQX2MTR)           0.000      1.636 f
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.251


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U26623/Y (OAI2B1X8MTR)                                 0.097      1.482 r
  U15409/Y (BUFX4MTR)                                    0.104      1.587 r
  U26629/Y (OAI22X2MTR)                                  0.049      1.636 f
  U0_BANK_TOP/vACC_1_reg_0__6_/D (DFFRHQX2MTR)           0.000      1.636 f
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.251


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U26623/Y (OAI2B1X8MTR)                                 0.097      1.482 r
  U15404/Y (BUFX4MTR)                                    0.104      1.587 r
  U26693/Y (OAI22X2MTR)                                  0.049      1.636 f
  U0_BANK_TOP/vACC_1_reg_0__5_/D (DFFRHQX2MTR)           0.000      1.636 f
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.251


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U26623/Y (OAI2B1X8MTR)                                 0.097      1.482 r
  U15404/Y (BUFX4MTR)                                    0.104      1.587 r
  U26650/Y (OAI22X2MTR)                                  0.049      1.636 f
  U0_BANK_TOP/vACC_1_reg_0__2_/D (DFFRHQX2MTR)           0.000      1.636 f
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.251


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.051      1.272 f
  U12356/Y (CLKNAND2X4MTR)                               0.049      1.321 r
  U17448/Y (NAND2X8MTR)                                  0.070      1.391 f
  U23703/Y (OAI2B1X8MTR)                                 0.102      1.493 r
  U17396/Y (BUFX6MTR)                                    0.093      1.586 r
  U26434/Y (OAI22X2MTR)                                  0.051      1.637 f
  U0_BANK_TOP/vACC_3_reg_4__15_/D (DFFRHQX2MTR)          0.000      1.637 f
  data arrival time                                                 1.637

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__15_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.637
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.251


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U26515/Y (OAI2B1X8MTR)                                 0.102      1.476 r
  U23657/Y (BUFX6MTR)                                    0.096      1.572 r
  U26545/Y (OAI22X2MTR)                                  0.060      1.632 f
  U0_BANK_TOP/vACC_2_reg_2__5_/D (DFFRHQX2MTR)           0.000      1.632 f
  data arrival time                                                 1.632

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.632
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.251


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U26515/Y (OAI2B1X8MTR)                                 0.102      1.476 r
  U23657/Y (BUFX6MTR)                                    0.096      1.572 r
  U26568/Y (OAI22X2MTR)                                  0.060      1.632 f
  U0_BANK_TOP/vACC_2_reg_2__6_/D (DFFRHQX2MTR)           0.000      1.632 f
  data arrival time                                                 1.632

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.632
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.251


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U10730/Y (INVX4MTR)                                    0.053      0.374 r
  U10445/Y (INVX4MTR)                                    0.048      0.422 f
  U10266/Y (OAI211X2MTR)                                 0.102      0.524 r
  U12751/Y (NOR2BX4MTR)                                  0.123      0.646 r
  U15948/Y (CLKNAND2X2MTR)                               0.077      0.723 f
  U14512/Y (INVX2MTR)                                    0.056      0.779 r
  U14502/Y (OAI21X2MTR)                                  0.067      0.846 f
  U13852/Y (AOI21X2MTR)                                  0.128      0.974 r
  U20772/Y (AOI2BB1X2MTR)                                0.121      1.096 r
  U17746/Y (NAND3X2MTR)                                  0.106      1.201 f
  U12210/Y (NAND3X8MTR)                                  0.077      1.278 r
  U20808/Y (AOI21X8MTR)                                  0.066      1.344 f
  U16468/Y (OAI21BX4MTR)                                 0.098      1.442 r
  U11919/Y (INVX2MTR)                                    0.080      1.522 f
  U11301/Y (NAND2X2MTR)                                  0.047      1.569 r
  U11298/Y (OAI21X1MTR)                                  0.062      1.631 f
  U0_BANK_TOP/vACC_0_reg_1__0_/D (DFFRHQX2MTR)           0.000      1.631 f
  data arrival time                                                 1.631

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.631
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.251


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U10730/Y (INVX4MTR)                                    0.053      0.374 r
  U10445/Y (INVX4MTR)                                    0.048      0.422 f
  U10266/Y (OAI211X2MTR)                                 0.102      0.524 r
  U12751/Y (NOR2BX4MTR)                                  0.123      0.646 r
  U15948/Y (CLKNAND2X2MTR)                               0.077      0.723 f
  U14512/Y (INVX2MTR)                                    0.056      0.779 r
  U14502/Y (OAI21X2MTR)                                  0.067      0.846 f
  U13852/Y (AOI21X2MTR)                                  0.128      0.974 r
  U20772/Y (AOI2BB1X2MTR)                                0.121      1.096 r
  U17746/Y (NAND3X2MTR)                                  0.106      1.201 f
  U12210/Y (NAND3X8MTR)                                  0.077      1.278 r
  U20808/Y (AOI21X8MTR)                                  0.066      1.344 f
  U16468/Y (OAI21BX4MTR)                                 0.098      1.442 r
  U11919/Y (INVX2MTR)                                    0.080      1.522 f
  U11297/Y (NAND2X2MTR)                                  0.047      1.569 r
  U11296/Y (OAI21X1MTR)                                  0.062      1.631 f
  U0_BANK_TOP/vACC_0_reg_1__6_/D (DFFRHQX2MTR)           0.000      1.631 f
  data arrival time                                                 1.631

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.631
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.250


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U10730/Y (INVX4MTR)                                    0.053      0.374 r
  U10445/Y (INVX4MTR)                                    0.048      0.422 f
  U10266/Y (OAI211X2MTR)                                 0.102      0.524 r
  U12751/Y (NOR2BX4MTR)                                  0.123      0.646 r
  U15948/Y (CLKNAND2X2MTR)                               0.077      0.723 f
  U14512/Y (INVX2MTR)                                    0.056      0.779 r
  U14502/Y (OAI21X2MTR)                                  0.067      0.846 f
  U13852/Y (AOI21X2MTR)                                  0.128      0.974 r
  U20772/Y (AOI2BB1X2MTR)                                0.121      1.096 r
  U17746/Y (NAND3X2MTR)                                  0.106      1.201 f
  U12210/Y (NAND3X8MTR)                                  0.077      1.278 r
  U20808/Y (AOI21X8MTR)                                  0.066      1.344 f
  U16468/Y (OAI21BX4MTR)                                 0.098      1.442 r
  U11919/Y (INVX2MTR)                                    0.080      1.522 f
  U10942/Y (NAND2X2MTR)                                  0.047      1.569 r
  U10941/Y (OAI21X1MTR)                                  0.062      1.631 f
  U0_BANK_TOP/vACC_0_reg_1__7_/D (DFFRHQX2MTR)           0.000      1.631 f
  data arrival time                                                 1.631

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.631
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.250


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U26694/Y (OAI2B1X8MTR)                                 0.097      1.482 r
  U15429/Y (BUFX4MTR)                                    0.105      1.587 r
  U26697/Y (OAI22X2MTR)                                  0.049      1.637 f
  U0_BANK_TOP/vACC_2_reg_0__15_/D (DFFRHQX2MTR)          0.000      1.637 f
  data arrival time                                                 1.637

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__15_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.637
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.250


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U26515/Y (OAI2B1X8MTR)                                 0.102      1.476 r
  U18757/Y (BUFX6MTR)                                    0.095      1.572 r
  U26554/Y (OAI22X2MTR)                                  0.060      1.631 f
  U0_BANK_TOP/vACC_2_reg_2__3_/D (DFFRHQX2MTR)           0.000      1.631 f
  data arrival time                                                 1.631

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.631
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.250


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U26515/Y (OAI2B1X8MTR)                                 0.102      1.476 r
  U18757/Y (BUFX6MTR)                                    0.095      1.572 r
  U26577/Y (OAI22X2MTR)                                  0.060      1.631 f
  U0_BANK_TOP/vACC_2_reg_2__7_/D (DFFRHQX2MTR)           0.000      1.631 f
  data arrival time                                                 1.631

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.631
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.250


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_118_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U19363/Y (INVX6MTR)                                    0.045      0.599 r
  U19224/Y (NAND2X3MTR)                                  0.042      0.642 f
  U19039/Y (CLKNAND2X4MTR)                               0.039      0.680 r
  U18756/Y (NOR2X6MTR)                                   0.038      0.719 f
  U16528/Y (CLKNAND2X4MTR)                               0.046      0.765 r
  U16467/Y (CLKNAND2X4MTR)                               0.048      0.813 f
  U16368/Y (NOR2X4MTR)                                   0.067      0.880 r
  U15519/Y (CLKNAND2X4MTR)                               0.054      0.934 f
  U16324/Y (NOR2X3MTR)                                   0.063      0.998 r
  U17961/Y (NAND3X4MTR)                                  0.068      1.066 f
  U15221/Y (NOR2X4MTR)                                   0.086      1.152 r
  U16063/Y (NAND3X8MTR)                                  0.083      1.234 f
  U26380/Y (NOR2X3MTR)                                   0.101      1.335 r
  U22225/Y (OAI21X1MTR)                                  0.083      1.418 f
  U11264/Y (NAND4BX1MTR)                                 0.060      1.478 r
  U18849/Y (AOI21X2MTR)                                  0.047      1.526 f
  U22887/Y (NOR2X1MTR)                                   0.057      1.583 r
  PIM_result_reg_118_/D (DFFRQX2MTR)                     0.000      1.583 r
  data arrival time                                                 1.583

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_118_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.167      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.583
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.250


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_246_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U19363/Y (INVX6MTR)                                    0.045      0.599 r
  U19224/Y (NAND2X3MTR)                                  0.042      0.642 f
  U19039/Y (CLKNAND2X4MTR)                               0.039      0.680 r
  U18756/Y (NOR2X6MTR)                                   0.038      0.719 f
  U16528/Y (CLKNAND2X4MTR)                               0.046      0.765 r
  U16467/Y (CLKNAND2X4MTR)                               0.048      0.813 f
  U16368/Y (NOR2X4MTR)                                   0.067      0.880 r
  U15519/Y (CLKNAND2X4MTR)                               0.054      0.934 f
  U16324/Y (NOR2X3MTR)                                   0.063      0.998 r
  U17961/Y (NAND3X4MTR)                                  0.068      1.066 f
  U15221/Y (NOR2X4MTR)                                   0.086      1.152 r
  U16063/Y (NAND3X8MTR)                                  0.083      1.234 f
  U26380/Y (NOR2X3MTR)                                   0.101      1.335 r
  U22225/Y (OAI21X1MTR)                                  0.083      1.418 f
  U11264/Y (NAND4BX1MTR)                                 0.060      1.478 r
  U18849/Y (AOI21X2MTR)                                  0.047      1.526 f
  U22886/Y (NOR2X1MTR)                                   0.057      1.583 r
  PIM_result_reg_246_/D (DFFRQX2MTR)                     0.000      1.583 r
  data arrival time                                                 1.583

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_246_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.167      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.583
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.250


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_374_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U19363/Y (INVX6MTR)                                    0.045      0.599 r
  U19224/Y (NAND2X3MTR)                                  0.042      0.642 f
  U19039/Y (CLKNAND2X4MTR)                               0.039      0.680 r
  U18756/Y (NOR2X6MTR)                                   0.038      0.719 f
  U16528/Y (CLKNAND2X4MTR)                               0.046      0.765 r
  U16467/Y (CLKNAND2X4MTR)                               0.048      0.813 f
  U16368/Y (NOR2X4MTR)                                   0.067      0.880 r
  U15519/Y (CLKNAND2X4MTR)                               0.054      0.934 f
  U16324/Y (NOR2X3MTR)                                   0.063      0.998 r
  U17961/Y (NAND3X4MTR)                                  0.068      1.066 f
  U15221/Y (NOR2X4MTR)                                   0.086      1.152 r
  U16063/Y (NAND3X8MTR)                                  0.083      1.234 f
  U26380/Y (NOR2X3MTR)                                   0.101      1.335 r
  U22225/Y (OAI21X1MTR)                                  0.083      1.418 f
  U11264/Y (NAND4BX1MTR)                                 0.060      1.478 r
  U18849/Y (AOI21X2MTR)                                  0.047      1.526 f
  U22885/Y (NOR2X1MTR)                                   0.057      1.583 r
  PIM_result_reg_374_/D (DFFRQX2MTR)                     0.000      1.583 r
  data arrival time                                                 1.583

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_374_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.167      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.583
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.250


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_502_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.031      0.153 f
  U15121/Y (NOR2X4MTR)                                   0.054      0.207 r
  U10641/Y (NAND2X2MTR)                                  0.079      0.286 f
  U11558/Y (OAI2BB1X4MTR)                                0.116      0.402 f
  U14669/Y (BUFX8MTR)                                    0.078      0.479 f
  U14641/Y (BUFX8MTR)                                    0.075      0.554 f
  U19363/Y (INVX6MTR)                                    0.045      0.599 r
  U19224/Y (NAND2X3MTR)                                  0.042      0.642 f
  U19039/Y (CLKNAND2X4MTR)                               0.039      0.680 r
  U18756/Y (NOR2X6MTR)                                   0.038      0.719 f
  U16528/Y (CLKNAND2X4MTR)                               0.046      0.765 r
  U16467/Y (CLKNAND2X4MTR)                               0.048      0.813 f
  U16368/Y (NOR2X4MTR)                                   0.067      0.880 r
  U15519/Y (CLKNAND2X4MTR)                               0.054      0.934 f
  U16324/Y (NOR2X3MTR)                                   0.063      0.998 r
  U17961/Y (NAND3X4MTR)                                  0.068      1.066 f
  U15221/Y (NOR2X4MTR)                                   0.086      1.152 r
  U16063/Y (NAND3X8MTR)                                  0.083      1.234 f
  U26380/Y (NOR2X3MTR)                                   0.101      1.335 r
  U22225/Y (OAI21X1MTR)                                  0.083      1.418 f
  U11264/Y (NAND4BX1MTR)                                 0.060      1.478 r
  U18849/Y (AOI21X2MTR)                                  0.047      1.526 f
  U22884/Y (NOR2X1MTR)                                   0.057      1.583 r
  PIM_result_reg_502_/D (DFFRQX2MTR)                     0.000      1.583 r
  data arrival time                                                 1.583

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_502_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.167      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.583
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.250


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U26515/Y (OAI2B1X8MTR)                                 0.102      1.476 r
  U18757/Y (BUFX6MTR)                                    0.095      1.572 r
  U26588/Y (OAI22X2MTR)                                  0.060      1.631 f
  U0_BANK_TOP/vACC_2_reg_2__1_/D (DFFRHQX2MTR)           0.000      1.631 f
  data arrival time                                                 1.631

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.631
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.250


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.265 f
  U17454/Y (NAND2X4MTR)                                  0.044      1.309 r
  U17401/Y (NAND2X8MTR)                                  0.064      1.373 f
  U9305/Y (INVX4MTR)                                     0.062      1.435 r
  U16259/Y (NAND2X2MTR)                                  0.064      1.499 f
  U11557/Y (OAI222X2MTR)                                 0.109      1.608 r
  U0_BANK_TOP/vACC_3_reg_6__21_/D (DFFRHQX2MTR)          0.000      1.608 r
  data arrival time                                                 1.608

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.608
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.249


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24079/Y (INVX4MTR)                                    0.048      0.266 r
  U17036/Y (INVX4MTR)                                    0.055      0.320 f
  U10447/Y (INVX8MTR)                                    0.046      0.366 r
  U24673/Y (NOR2X4MTR)                                   0.027      0.393 f
  U23944/Y (AOI21X3MTR)                                  0.055      0.448 r
  U12205/Y (OAI21X2MTR)                                  0.063      0.510 f
  U26276/Y (OAI21X4MTR)                                  0.094      0.604 r
  U26034/Y (CLKNAND2X4MTR)                               0.070      0.674 f
  U25099/Y (NOR2X4MTR)                                   0.064      0.738 r
  U9874/Y (OAI21X2MTR)                                   0.089      0.827 f
  U14352/Y (AOI21X4MTR)                                  0.115      0.942 r
  U16442/Y (NAND2X6MTR)                                  0.076      1.018 f
  U9609/Y (OAI2BB1X2MTR)                                 0.095      1.114 f
  U9575/Y (NAND2X2MTR)                                   0.043      1.157 r
  U9507/Y (NAND3X4MTR)                                   0.073      1.230 f
  U9372/Y (CLKNAND2X4MTR)                                0.050      1.280 r
  U17454/Y (NAND2X4MTR)                                  0.048      1.328 f
  U17401/Y (NAND2X8MTR)                                  0.064      1.392 r
  U20847/Y (OAI2B1X8MTR)                                 0.063      1.455 f
  U17398/Y (INVX4MTR)                                    0.048      1.502 r
  U15724/Y (INVX4MTR)                                    0.040      1.542 f
  U26393/Y (OAI22X2MTR)                                  0.078      1.620 r
  U0_BANK_TOP/vACC_3_reg_6__7_/D (DFFRHQX2MTR)           0.000      1.620 r
  data arrival time                                                 1.620

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.620
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.249


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9480/Y (INVX2MTR)                                     0.048      1.265 f
  U15434/Y (NOR2X8MTR)                                   0.057      1.322 r
  U15376/Y (BUFX4MTR)                                    0.100      1.422 r
  U18755/Y (MXI2X2MTR)                                   0.102      1.524 r
  U11581/Y (OAI22X1MTR)                                  0.103      1.628 f
  U0_BANK_TOP/vACC_0_reg_6__0_/D (DFFRHQX2MTR)           0.000      1.628 f
  data arrival time                                                 1.628

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.628
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.249


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 f
  U10667/Y (NOR2BX2MTR)                                  0.083      0.204 f
  U17086/Y (INVX2MTR)                                    0.040      0.243 r
  U29501/Y (INVX2MTR)                                    0.043      0.286 f
  U17040/Y (AOI22X2MTR)                                  0.074      0.360 r
  U19852/Y (OAI2B11X2MTR)                                0.100      0.460 f
  U11656/Y (OAI2BB1X4MTR)                                0.103      0.563 f
  U10572/Y (NOR2X4MTR)                                   0.077      0.639 r
  U15184/Y (INVX2MTR)                                    0.057      0.696 f
  U18934/Y (CLKNAND2X4MTR)                               0.054      0.750 r
  U25630/Y (OAI21X6MTR)                                  0.063      0.812 f
  U26601/Y (AOI21X6MTR)                                  0.089      0.901 r
  U11791/Y (AOI2BB1X1MTR)                                0.111      1.012 r
  U12172/Y (OAI2BB1X2MTR)                                0.063      1.074 f
  U17411/Y (AOI21X4MTR)                                  0.085      1.159 r
  U17391/Y (NAND2X6MTR)                                  0.071      1.230 f
  U9429/Y (CLKNAND2X4MTR)                                0.048      1.278 r
  U17458/Y (NAND2X6MTR)                                  0.052      1.330 f
  U9293/Y (AO21X4MTR)                                    0.139      1.470 f
  U15364/Y (INVX4MTR)                                    0.058      1.528 r
  U15783/Y (CLKNAND2X2MTR)                               0.048      1.576 f
  U17179/Y (OAI211X2MTR)                                 0.041      1.617 r
  U0_BANK_TOP/vACC_0_reg_5__21_/D (DFFRHQX2MTR)          0.000      1.617 r
  data arrival time                                                 1.617

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.132      1.368
  data required time                                                1.368
  --------------------------------------------------------------------------
  data required time                                                1.368
  data arrival time                                                -1.617
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.249


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_114_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U19363/Y (INVX6MTR)                                    0.040      0.568 f
  U23848/Y (CLKNAND2X2MTR)                               0.034      0.602 r
  U11362/Y (NAND2X2MTR)                                  0.047      0.650 f
  U25624/Y (NOR2X4MTR)                                   0.077      0.726 r
  U25654/Y (INVX2MTR)                                    0.054      0.780 f
  U19346/Y (NOR2BX4MTR)                                  0.087      0.867 f
  U25656/Y (AOI21X2MTR)                                  0.103      0.970 r
  U25657/Y (NOR2X2MTR)                                   0.075      1.045 f
  U22029/Y (NAND2X1MTR)                                  0.048      1.093 r
  U26263/Y (OAI211X2MTR)                                 0.066      1.159 f
  U21478/Y (AOI21X1MTR)                                  0.071      1.230 r
  U26265/Y (OAI211X2MTR)                                 0.074      1.304 f
  U22408/Y (AOI21X1MTR)                                  0.076      1.379 r
  U26267/Y (OAI211X2MTR)                                 0.077      1.456 f
  U17447/Y (AOI21X2MTR)                                  0.114      1.571 r
  U18813/Y (NOR2X1MTR)                                   0.051      1.622 f
  PIM_result_reg_114_/D (DFFRQX2MTR)                     0.000      1.622 f
  data arrival time                                                 1.622

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_114_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.127      1.373
  data required time                                                1.373
  --------------------------------------------------------------------------
  data required time                                                1.373
  data arrival time                                                -1.622
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.248


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_242_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U19363/Y (INVX6MTR)                                    0.040      0.568 f
  U23848/Y (CLKNAND2X2MTR)                               0.034      0.602 r
  U11362/Y (NAND2X2MTR)                                  0.047      0.650 f
  U25624/Y (NOR2X4MTR)                                   0.077      0.726 r
  U25654/Y (INVX2MTR)                                    0.054      0.780 f
  U19346/Y (NOR2BX4MTR)                                  0.087      0.867 f
  U25656/Y (AOI21X2MTR)                                  0.103      0.970 r
  U25657/Y (NOR2X2MTR)                                   0.075      1.045 f
  U22029/Y (NAND2X1MTR)                                  0.048      1.093 r
  U26263/Y (OAI211X2MTR)                                 0.066      1.159 f
  U21478/Y (AOI21X1MTR)                                  0.071      1.230 r
  U26265/Y (OAI211X2MTR)                                 0.074      1.304 f
  U22408/Y (AOI21X1MTR)                                  0.076      1.379 r
  U26267/Y (OAI211X2MTR)                                 0.077      1.456 f
  U17447/Y (AOI21X2MTR)                                  0.114      1.571 r
  U18811/Y (NOR2X1MTR)                                   0.051      1.622 f
  PIM_result_reg_242_/D (DFFRQX2MTR)                     0.000      1.622 f
  data arrival time                                                 1.622

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_242_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.127      1.373
  data required time                                                1.373
  --------------------------------------------------------------------------
  data required time                                                1.373
  data arrival time                                                -1.622
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.248


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_370_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U19363/Y (INVX6MTR)                                    0.040      0.568 f
  U23848/Y (CLKNAND2X2MTR)                               0.034      0.602 r
  U11362/Y (NAND2X2MTR)                                  0.047      0.650 f
  U25624/Y (NOR2X4MTR)                                   0.077      0.726 r
  U25654/Y (INVX2MTR)                                    0.054      0.780 f
  U19346/Y (NOR2BX4MTR)                                  0.087      0.867 f
  U25656/Y (AOI21X2MTR)                                  0.103      0.970 r
  U25657/Y (NOR2X2MTR)                                   0.075      1.045 f
  U22029/Y (NAND2X1MTR)                                  0.048      1.093 r
  U26263/Y (OAI211X2MTR)                                 0.066      1.159 f
  U21478/Y (AOI21X1MTR)                                  0.071      1.230 r
  U26265/Y (OAI211X2MTR)                                 0.074      1.304 f
  U22408/Y (AOI21X1MTR)                                  0.076      1.379 r
  U26267/Y (OAI211X2MTR)                                 0.077      1.456 f
  U17447/Y (AOI21X2MTR)                                  0.114      1.571 r
  U18810/Y (NOR2X1MTR)                                   0.051      1.622 f
  PIM_result_reg_370_/D (DFFRQX2MTR)                     0.000      1.622 f
  data arrival time                                                 1.622

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_370_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.127      1.373
  data required time                                                1.373
  --------------------------------------------------------------------------
  data required time                                                1.373
  data arrival time                                                -1.622
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.248


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_498_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U19363/Y (INVX6MTR)                                    0.040      0.568 f
  U23848/Y (CLKNAND2X2MTR)                               0.034      0.602 r
  U11362/Y (NAND2X2MTR)                                  0.047      0.650 f
  U25624/Y (NOR2X4MTR)                                   0.077      0.726 r
  U25654/Y (INVX2MTR)                                    0.054      0.780 f
  U19346/Y (NOR2BX4MTR)                                  0.087      0.867 f
  U25656/Y (AOI21X2MTR)                                  0.103      0.970 r
  U25657/Y (NOR2X2MTR)                                   0.075      1.045 f
  U22029/Y (NAND2X1MTR)                                  0.048      1.093 r
  U26263/Y (OAI211X2MTR)                                 0.066      1.159 f
  U21478/Y (AOI21X1MTR)                                  0.071      1.230 r
  U26265/Y (OAI211X2MTR)                                 0.074      1.304 f
  U22408/Y (AOI21X1MTR)                                  0.076      1.379 r
  U26267/Y (OAI211X2MTR)                                 0.077      1.456 f
  U17447/Y (AOI21X2MTR)                                  0.114      1.571 r
  U18809/Y (NOR2X1MTR)                                   0.051      1.622 f
  PIM_result_reg_498_/D (DFFRQX2MTR)                     0.000      1.622 f
  data arrival time                                                 1.622

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_498_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.127      1.373
  data required time                                                1.373
  --------------------------------------------------------------------------
  data required time                                                1.373
  data arrival time                                                -1.622
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.248


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U10645/Y (INVX6MTR)                                    0.062      0.291 r
  U11920/Y (BUFX6MTR)                                    0.086      0.377 r
  U19919/Y (INVX6MTR)                                    0.042      0.419 f
  U29263/Y (OAI211X4MTR)                                 0.085      0.504 r
  U20755/Y (NOR2BX4MTR)                                  0.123      0.627 r
  U26172/Y (CLKNAND2X2MTR)                               0.087      0.714 f
  U24031/Y (OAI21X4MTR)                                  0.104      0.818 r
  U13272/Y (AOI21X4MTR)                                  0.076      0.894 f
  U12030/Y (OA21X2MTR)                                   0.169      1.063 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.107 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.159 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.220 r
  U19030/Y (CLKNAND2X4MTR)                               0.049      1.268 f
  U11472/Y (NAND2X4MTR)                                  0.052      1.320 r
  U14252/Y (NAND2X12MTR)                                 0.065      1.385 f
  U17492/Y (OR2X4MTR)                                    0.108      1.493 f
  U17451/Y (INVX4MTR)                                    0.044      1.538 r
  U11597/Y (AOI22X2MTR)                                  0.044      1.581 f
  U20616/Y (OAI21X2MTR)                                  0.044      1.625 r
  U0_BANK_TOP/vACC_0_reg_0__9_/D (DFFRHQX4MTR)           0.000      1.625 r
  data arrival time                                                 1.625

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__9_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.625
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.248


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U16323/Y (OAI2B1X4MTR)                                 0.084      1.458 r
  U17413/Y (INVX4MTR)                                    0.053      1.510 f
  U15361/Y (INVX4MTR)                                    0.055      1.566 r
  U26598/Y (OAI22X2MTR)                                  0.063      1.628 f
  U0_BANK_TOP/vACC_1_reg_2__5_/D (DFFRHQX2MTR)           0.000      1.628 f
  data arrival time                                                 1.628

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.628
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.247


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U16323/Y (OAI2B1X4MTR)                                 0.084      1.458 r
  U17413/Y (INVX4MTR)                                    0.053      1.510 f
  U15361/Y (INVX4MTR)                                    0.055      1.566 r
  U26605/Y (OAI22X2MTR)                                  0.063      1.628 f
  U0_BANK_TOP/vACC_1_reg_2__6_/D (DFFRHQX2MTR)           0.000      1.628 f
  data arrival time                                                 1.628

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.628
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.247


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.051      1.272 f
  U12356/Y (CLKNAND2X4MTR)                               0.049      1.321 r
  U17448/Y (NAND2X8MTR)                                  0.070      1.391 f
  U23703/Y (OAI2B1X8MTR)                                 0.102      1.493 r
  U17396/Y (BUFX6MTR)                                    0.093      1.586 r
  U26337/Y (OAI22X2MTR)                                  0.046      1.631 f
  U0_BANK_TOP/vACC_3_reg_4__7_/D (DFFRHQX2MTR)           0.000      1.631 f
  data arrival time                                                 1.631

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.631
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.247


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.051      1.272 f
  U12356/Y (CLKNAND2X4MTR)                               0.049      1.321 r
  U17448/Y (NAND2X8MTR)                                  0.070      1.391 f
  U23703/Y (OAI2B1X8MTR)                                 0.102      1.493 r
  U17396/Y (BUFX6MTR)                                    0.093      1.586 r
  U26334/Y (OAI22X2MTR)                                  0.046      1.631 f
  U0_BANK_TOP/vACC_3_reg_4__6_/D (DFFRHQX2MTR)           0.000      1.631 f
  data arrival time                                                 1.631

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.631
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.247


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U25354/Y (OAI21X3MTR)                                  0.093      1.012 r
  U17809/Y (AOI21X2MTR)                                  0.068      1.080 f
  U12182/Y (XNOR2X1MTR)                                  0.078      1.159 f
  U25915/Y (AOI22X1MTR)                                  0.096      1.255 r
  U17371/Y (OAI2BB1X2MTR)                                0.063      1.317 f
  U9224/Y (BUFX2MTR)                                     0.108      1.425 f
  U17466/Y (MXI2X2MTR)                                   0.095      1.520 r
  U22598/Y (OAI22X1MTR)                                  0.103      1.623 f
  U0_BANK_TOP/vACC_0_reg_7__5_/D (DFFRHQX2MTR)           0.000      1.623 f
  data arrival time                                                 1.623

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.623
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.247


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U13637/Y (INVX12MTR)                                   0.039      0.183 f
  U26026/Y (NAND3X8MTR)                                  0.044      0.227 r
  U26321/Y (INVX5MTR)                                    0.051      0.278 f
  U11874/Y (BUFX5MTR)                                    0.084      0.363 f
  U17169/Y (CLKNAND2X2MTR)                               0.034      0.396 r
  U16026/Y (OAI21X2MTR)                                  0.046      0.443 f
  U12771/Y (NOR2X2MTR)                                   0.064      0.507 r
  U15952/Y (CLKNAND2X2MTR)                               0.050      0.557 f
  U15618/Y (CLKNAND2X2MTR)                               0.044      0.601 r
  U16618/Y (CLKNAND2X4MTR)                               0.064      0.665 f
  U28924/Y (NOR2X4MTR)                                   0.077      0.742 r
  U14411/Y (OAI21X4MTR)                                  0.076      0.818 f
  U17891/Y (AOI21X4MTR)                                  0.100      0.917 r
  U14523/Y (OAI21X3MTR)                                  0.082      0.999 f
  U15893/Y (AOI21X2MTR)                                  0.095      1.094 r
  U10779/Y (XNOR2X2MTR)                                  0.082      1.177 r
  U16549/Y (NOR2X2MTR)                                   0.042      1.218 f
  U9382/Y (AOI21X1MTR)                                   0.063      1.281 r
  U20696/Y (OAI2BB1X2MTR)                                0.062      1.344 f
  U15765/Y (BUFX4MTR)                                    0.088      1.432 f
  U17474/Y (MXI2X2MTR)                                   0.087      1.519 r
  U22599/Y (OAI22X1MTR)                                  0.104      1.623 f
  U0_BANK_TOP/vACC_0_reg_7__6_/D (DFFRHQX2MTR)           0.000      1.623 f
  data arrival time                                                 1.623

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.623
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.247


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U26227/Y (BUFX8MTR)                                    0.078      0.294 r
  U18845/Y (INVX6MTR)                                    0.037      0.331 f
  U10622/Y (INVX4MTR)                                    0.055      0.386 r
  U20993/Y (OAI21X2MTR)                                  0.057      0.443 f
  U11186/Y (NAND3BX4MTR)                                 0.097      0.540 f
  U10574/Y (CLKNAND2X2MTR)                               0.050      0.590 r
  U24909/Y (CLKNAND2X4MTR)                               0.070      0.660 f
  U13857/Y (NOR2X4MTR)                                   0.095      0.755 r
  U25348/Y (OAI21X6MTR)                                  0.072      0.827 f
  U9879/Y (AOI21X4MTR)                                   0.097      0.924 r
  U18309/Y (OAI21X6MTR)                                  0.072      0.996 f
  U20747/Y (OAI2BB1X2MTR)                                0.098      1.094 f
  U9633/Y (NAND2X2MTR)                                   0.046      1.140 r
  U16428/Y (NAND3X4MTR)                                  0.079      1.218 f
  U11849/Y (INVX2MTR)                                    0.062      1.280 r
  U16381/Y (NOR2X6MTR)                                   0.041      1.321 f
  U17449/Y (BUFX4MTR)                                    0.091      1.413 f
  U26603/Y (NAND2BX4MTR)                                 0.104      1.517 f
  U26604/Y (OAI22X2MTR)                                  0.100      1.617 r
  U0_BANK_TOP/vACC_2_reg_2__15_/D (DFFRHQX2MTR)          0.000      1.617 r
  data arrival time                                                 1.617

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__15_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.617
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.247


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.051      1.272 f
  U12356/Y (CLKNAND2X4MTR)                               0.049      1.321 r
  U17448/Y (NAND2X8MTR)                                  0.070      1.391 f
  U23703/Y (OAI2B1X8MTR)                                 0.102      1.493 r
  U17396/Y (BUFX6MTR)                                    0.093      1.586 r
  U26322/Y (OAI22X2MTR)                                  0.046      1.631 f
  U0_BANK_TOP/vACC_3_reg_4__1_/D (DFFRHQX2MTR)           0.000      1.631 f
  data arrival time                                                 1.631

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.631
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.247


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U20618/Y (MXI2X12MTR)                                  0.087      0.268 r
  U23475/Y (CLKNAND2X16MTR)                              0.070      0.338 f
  U23759/Y (NOR2X12MTR)                                  0.078      0.415 r
  U10499/Y (INVX2MTR)                                    0.074      0.489 f
  U16806/Y (AOI21X4MTR)                                  0.076      0.565 r
  U15608/Y (NOR2X4MTR)                                   0.048      0.613 f
  U18759/Y (NAND3X8MTR)                                  0.052      0.665 r
  U14981/Y (CLKNAND2X16MTR)                              0.089      0.755 f
  U22831/Y (NAND2X12MTR)                                 0.069      0.824 r
  U29419/Y (NOR2BX12MTR)                                 0.098      0.922 r
  U11639/Y (XOR2X8MTR)                                   0.077      1.000 r
  U11638/Y (XOR2X8MTR)                                   0.098      1.097 r
  U20967/Y (XNOR2X8MTR)                                  0.100      1.197 r
  U28707/Y (XNOR2X8MTR)                                  0.096      1.294 r
  U12641/Y (NOR2X4MTR)                                   0.045      1.338 f
  U27029/Y (NAND2BX1MTR)                                 0.123      1.461 f
  U23453/Y (XNOR2X1MTR)                                  0.082      1.543 f
  U22825/Y (NOR2X1MTR)                                   0.059      1.602 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_4_/D (DFFRHQX1MTR)
                                                         0.000      1.602 r
  data arrival time                                                 1.602

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_4_/CK (DFFRHQX1MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.144      1.356
  data required time                                                1.356
  --------------------------------------------------------------------------
  data required time                                                1.356
  data arrival time                                                -1.602
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.246


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U15523/Y (INVX5MTR)                                    0.032      0.248 f
  U17022/Y (BUFX10MTR)                                   0.068      0.316 f
  U21863/Y (BUFX10MTR)                                   0.072      0.388 f
  U17165/Y (CLKNAND2X2MTR)                               0.033      0.421 r
  U17141/Y (NAND3X2MTR)                                  0.071      0.492 f
  U15979/Y (CLKNAND2X2MTR)                               0.060      0.552 r
  U15960/Y (CLKNAND2X4MTR)                               0.067      0.618 f
  U10749/Y (NOR2X4MTR)                                   0.080      0.698 r
  U16664/Y (INVX2MTR)                                    0.052      0.750 f
  U15052/Y (OA21X4MTR)                                   0.136      0.886 f
  U15657/Y (CLKNAND2X4MTR)                               0.051      0.938 r
  U14906/Y (INVX4MTR)                                    0.038      0.976 f
  U13058/Y (OAI21X3MTR)                                  0.076      1.052 r
  U20797/Y (OAI2BB1X4MTR)                                0.113      1.165 r
  U20735/Y (OAI211X8MTR)                                 0.072      1.237 f
  U23746/Y (NAND2X6MTR)                                  0.074      1.311 r
  U17529/Y (INVX4MTR)                                    0.036      1.347 f
  U14246/Y (INVX4MTR)                                    0.059      1.406 r
  U18818/Y (MXI2X2MTR)                                   0.105      1.510 r
  U22779/Y (OAI22X1MTR)                                  0.100      1.611 f
  U0_BANK_TOP/vACC_2_reg_7__0_/D (DFFRQX2MTR)            0.000      1.611 f
  data arrival time                                                 1.611

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__0_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.135      1.365
  data required time                                                1.365
  --------------------------------------------------------------------------
  data required time                                                1.365
  data arrival time                                                -1.611
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.246


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U14903/Y (INVX16MTR)                                   0.040      0.190 f
  U23381/Y (NOR2X12MTR)                                  0.099      0.289 r
  U10903/Y (INVX20MTR)                                   0.053      0.342 f
  U10857/Y (INVX10MTR)                                   0.051      0.393 r
  U20812/Y (AOI22X2MTR)                                  0.045      0.438 f
  U13689/Y (OAI2BB1X4MTR)                                0.099      0.537 f
  U13232/Y (NAND2X8MTR)                                  0.048      0.585 r
  U14775/Y (NOR2X12MTR)                                  0.031      0.616 f
  U13336/Y (NAND2X12MTR)                                 0.043      0.659 r
  U26716/Y (CLKNAND2X16MTR)                              0.062      0.721 f
  U15281/Y (NAND2X12MTR)                                 0.052      0.773 r
  U10085/Y (AND2X4MTR)                                   0.134      0.907 r
  U14287/Y (INVX4MTR)                                    0.042      0.949 f
  U14286/Y (OAI2B1X8MTR)                                 0.077      1.026 r
  U14282/Y (XNOR2X8MTR)                                  0.089      1.116 r
  U29667/Y (XNOR2X8MTR)                                  0.102      1.217 r
  U25483/Y (XOR2X8MTR)                                   0.105      1.323 r
  U23582/Y (NOR2X8MTR)                                   0.044      1.366 f
  U15432/Y (NAND2BX2MTR)                                 0.099      1.465 f
  U23962/Y (XNOR2X1MTR)                                  0.071      1.536 f
  U18785/Y (NOR2X1MTR)                                   0.065      1.601 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_4_/D (DFFRHQX1MTR)
                                                         0.000      1.601 r
  data arrival time                                                 1.601

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_4_/CK (DFFRHQX1MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.145      1.355
  data required time                                                1.355
  --------------------------------------------------------------------------
  data required time                                                1.355
  data arrival time                                                -1.601
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.246


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U25683/Y (INVX3MTR)                                    0.055      0.426 f
  U19839/Y (OAI22X4MTR)                                  0.073      0.499 r
  U13433/Y (NOR3X6MTR)                                   0.049      0.548 f
  U24898/Y (NOR2X3MTR)                                   0.083      0.631 r
  U14527/Y (NAND2X2MTR)                                  0.076      0.707 f
  U13256/Y (INVX2MTR)                                    0.063      0.770 r
  U12545/Y (OAI2B1X4MTR)                                 0.061      0.831 f
  U18396/Y (AOI21X4MTR)                                  0.101      0.932 r
  U17841/Y (OAI21X2MTR)                                  0.073      1.005 f
  U20545/Y (NOR2BX1MTR)                                  0.066      1.071 r
  U15291/Y (OAI2BB1X1MTR)                                0.079      1.150 f
  U9439/Y (NAND3X4MTR)                                   0.066      1.216 r
  U9343/Y (CLKNAND2X4MTR)                                0.050      1.265 f
  U17558/Y (NAND2X6MTR)                                  0.051      1.316 r
  U11488/Y (INVX2MTR)                                    0.037      1.353 f
  U11374/Y (NOR2X4MTR)                                   0.066      1.419 r
  U12276/Y (BUFX4MTR)                                    0.103      1.523 r
  U11341/Y (NAND2X2MTR)                                  0.047      1.569 f
  U11150/Y (OAI211X2MTR)                                 0.047      1.616 r
  U0_BANK_TOP/vACC_1_reg_3__21_/D (DFFRHQX2MTR)          0.000      1.616 r
  data arrival time                                                 1.616

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.616
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.245


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.051      1.272 f
  U12356/Y (CLKNAND2X4MTR)                               0.049      1.321 r
  U17448/Y (NAND2X8MTR)                                  0.070      1.391 f
  U20862/Y (OAI2B1X8MTR)                                 0.101      1.492 r
  U9172/Y (BUFX6MTR)                                     0.093      1.584 r
  U16273/Y (OAI22X2MTR)                                  0.045      1.630 f
  U0_BANK_TOP/vACC_0_reg_4__7_/D (DFFRHQX2MTR)           0.000      1.630 f
  data arrival time                                                 1.630

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.630
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.245


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.051      1.272 f
  U12356/Y (CLKNAND2X4MTR)                               0.049      1.321 r
  U17448/Y (NAND2X8MTR)                                  0.070      1.391 f
  U20862/Y (OAI2B1X8MTR)                                 0.101      1.492 r
  U9172/Y (BUFX6MTR)                                     0.093      1.584 r
  U26309/Y (OAI22X2MTR)                                  0.045      1.630 f
  U0_BANK_TOP/vACC_0_reg_4__6_/D (DFFRHQX2MTR)           0.000      1.630 f
  data arrival time                                                 1.630

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.630
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.245


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.051      1.272 f
  U12356/Y (CLKNAND2X4MTR)                               0.049      1.321 r
  U17448/Y (NAND2X8MTR)                                  0.070      1.391 f
  U20862/Y (OAI2B1X8MTR)                                 0.101      1.492 r
  U9172/Y (BUFX6MTR)                                     0.093      1.584 r
  U26297/Y (OAI22X2MTR)                                  0.045      1.630 f
  U0_BANK_TOP/vACC_0_reg_4__1_/D (DFFRHQX2MTR)           0.000      1.630 f
  data arrival time                                                 1.630

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.630
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.245


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U20921/Y (NAND3X12MTR)                                 0.085      0.236 f
  U18892/Y (BUFX10MTR)                                   0.085      0.321 f
  U25764/Y (INVX4MTR)                                    0.054      0.375 r
  U11835/Y (INVX4MTR)                                    0.042      0.418 f
  U10446/Y (OAI22X2MTR)                                  0.083      0.500 r
  U25307/Y (OAI21X2MTR)                                  0.084      0.584 f
  U16754/Y (CLKNAND2X4MTR)                               0.059      0.643 r
  U16617/Y (NAND2X3MTR)                                  0.045      0.688 f
  U12496/Y (OAI21X2MTR)                                  0.092      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.065      0.845 f
  U16436/Y (CLKNAND2X4MTR)                               0.057      0.902 r
  U18158/Y (CLKNAND2X4MTR)                               0.049      0.950 f
  U16315/Y (NAND2X4MTR)                                  0.063      1.013 r
  U23933/Y (OAI2B1X8MTR)                                 0.112      1.125 r
  U17851/Y (CLKNAND2X4MTR)                               0.044      1.169 f
  U10906/Y (NAND3X4MTR)                                  0.052      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.051      1.272 f
  U12356/Y (CLKNAND2X4MTR)                               0.049      1.321 r
  U17448/Y (NAND2X8MTR)                                  0.070      1.391 f
  U20862/Y (OAI2B1X8MTR)                                 0.101      1.492 r
  U9172/Y (BUFX6MTR)                                     0.093      1.584 r
  U26314/Y (OAI22X2MTR)                                  0.045      1.630 f
  U0_BANK_TOP/vACC_0_reg_4__2_/D (DFFRHQX2MTR)           0.000      1.630 f
  data arrival time                                                 1.630

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.630
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.245


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.265 f
  U17454/Y (NAND2X4MTR)                                  0.044      1.309 r
  U17401/Y (NAND2X8MTR)                                  0.064      1.373 f
  U9305/Y (INVX4MTR)                                     0.062      1.435 r
  U12244/Y (NAND2X3MTR)                                  0.059      1.494 f
  U29573/Y (OAI222X2MTR)                                 0.109      1.602 r
  U0_BANK_TOP/vACC_0_reg_6__21_/D (DFFRHQX2MTR)          0.000      1.602 r
  data arrival time                                                 1.602

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.602
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.244


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U16323/Y (OAI2B1X4MTR)                                 0.084      1.458 r
  U17413/Y (INVX4MTR)                                    0.053      1.510 f
  U23605/Y (INVX4MTR)                                    0.053      1.564 r
  U26599/Y (OAI22X2MTR)                                  0.061      1.625 f
  U0_BANK_TOP/vACC_1_reg_2__3_/D (DFFRHQX2MTR)           0.000      1.625 f
  data arrival time                                                 1.625

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.625
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.244


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U25683/Y (INVX3MTR)                                    0.055      0.426 f
  U19839/Y (OAI22X4MTR)                                  0.073      0.499 r
  U13433/Y (NOR3X6MTR)                                   0.049      0.548 f
  U24898/Y (NOR2X3MTR)                                   0.083      0.631 r
  U14527/Y (NAND2X2MTR)                                  0.076      0.707 f
  U13256/Y (INVX2MTR)                                    0.063      0.770 r
  U12545/Y (OAI2B1X4MTR)                                 0.061      0.831 f
  U18396/Y (AOI21X4MTR)                                  0.101      0.932 r
  U17841/Y (OAI21X2MTR)                                  0.073      1.005 f
  U20545/Y (NOR2BX1MTR)                                  0.066      1.071 r
  U15291/Y (OAI2BB1X1MTR)                                0.079      1.150 f
  U9439/Y (NAND3X4MTR)                                   0.066      1.216 r
  U9343/Y (CLKNAND2X4MTR)                                0.050      1.265 f
  U17558/Y (NAND2X6MTR)                                  0.051      1.316 r
  U27034/Y (NOR2BX4MTR)                                  0.106      1.423 r
  U16357/Y (BUFX4MTR)                                    0.102      1.524 r
  U29252/Y (CLKNAND2X2MTR)                               0.046      1.571 f
  U29253/Y (OAI211X2MTR)                                 0.043      1.614 r
  U0_BANK_TOP/vACC_3_reg_3__8_/D (DFFRHQX2MTR)           0.000      1.614 r
  data arrival time                                                 1.614

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.614
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.243


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U15749/Y (INVX8MTR)                                    0.051      1.425 r
  U15770/Y (NAND2X4MTR)                                  0.059      1.484 f
  U12959/Y (OAI222X2MTR)                                 0.116      1.600 r
  U0_BANK_TOP/vACC_3_reg_2__11_/D (DFFRHQX2MTR)          0.000      1.600 r
  data arrival time                                                 1.600

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.600
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.242


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U15749/Y (INVX8MTR)                                    0.051      1.425 r
  U15770/Y (NAND2X4MTR)                                  0.059      1.484 f
  U12960/Y (OAI222X2MTR)                                 0.116      1.600 r
  U0_BANK_TOP/vACC_3_reg_2__10_/D (DFFRHQX2MTR)          0.000      1.600 r
  data arrival time                                                 1.600

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.600
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.242


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U19972/Y (INVX4MTR)                                    0.054      0.371 r
  U25683/Y (INVX3MTR)                                    0.055      0.426 f
  U19839/Y (OAI22X4MTR)                                  0.073      0.499 r
  U13433/Y (NOR3X6MTR)                                   0.049      0.548 f
  U24898/Y (NOR2X3MTR)                                   0.083      0.631 r
  U14527/Y (NAND2X2MTR)                                  0.076      0.707 f
  U13256/Y (INVX2MTR)                                    0.063      0.770 r
  U12545/Y (OAI2B1X4MTR)                                 0.061      0.831 f
  U18396/Y (AOI21X4MTR)                                  0.101      0.932 r
  U17841/Y (OAI21X2MTR)                                  0.073      1.005 f
  U20545/Y (NOR2BX1MTR)                                  0.066      1.071 r
  U15291/Y (OAI2BB1X1MTR)                                0.079      1.150 f
  U9439/Y (NAND3X4MTR)                                   0.066      1.216 r
  U9343/Y (CLKNAND2X4MTR)                                0.050      1.265 f
  U17558/Y (NAND2X6MTR)                                  0.051      1.316 r
  U11488/Y (INVX2MTR)                                    0.037      1.353 f
  U11374/Y (NOR2X4MTR)                                   0.066      1.419 r
  U12276/Y (BUFX4MTR)                                    0.103      1.523 r
  U11343/Y (NAND2X2MTR)                                  0.047      1.569 f
  U29250/Y (OAI211X2MTR)                                 0.044      1.613 r
  U0_BANK_TOP/vACC_1_reg_3__8_/D (DFFRHQX2MTR)           0.000      1.613 r
  data arrival time                                                 1.613

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.613
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.242


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U15127/Y (INVX12MTR)                                   0.038      0.179 f
  U14219/Y (NAND3X12MTR)                                 0.038      0.216 r
  U15523/Y (INVX5MTR)                                    0.032      0.248 f
  U17022/Y (BUFX10MTR)                                   0.068      0.316 f
  U21863/Y (BUFX10MTR)                                   0.072      0.388 f
  U17165/Y (CLKNAND2X2MTR)                               0.033      0.421 r
  U17141/Y (NAND3X2MTR)                                  0.071      0.492 f
  U15979/Y (CLKNAND2X2MTR)                               0.060      0.552 r
  U15960/Y (CLKNAND2X4MTR)                               0.067      0.618 f
  U10749/Y (NOR2X4MTR)                                   0.080      0.698 r
  U16664/Y (INVX2MTR)                                    0.052      0.750 f
  U15052/Y (OA21X4MTR)                                   0.136      0.886 f
  U15657/Y (CLKNAND2X4MTR)                               0.051      0.938 r
  U14906/Y (INVX4MTR)                                    0.038      0.976 f
  U13058/Y (OAI21X3MTR)                                  0.076      1.052 r
  U20797/Y (OAI2BB1X4MTR)                                0.113      1.165 r
  U20735/Y (OAI211X8MTR)                                 0.072      1.237 f
  U14266/Y (CLKNAND2X4MTR)                               0.061      1.298 r
  U15441/Y (NAND2X8MTR)                                  0.055      1.352 f
  U15756/Y (NAND2X6MTR)                                  0.060      1.413 r
  U26498/Y (OAI2B1X8MTR)                                 0.059      1.472 f
  U17203/Y (BUFX6MTR)                                    0.087      1.558 f
  U11056/Y (OAI22X2MTR)                                  0.053      1.611 r
  U0_BANK_TOP/vACC_3_reg_7__2_/D (DFFRHQX2MTR)           0.000      1.611 r
  data arrival time                                                 1.611

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.611
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.241


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U19884/Y (BUFX8MTR)                                    0.074      0.497 r
  U19442/Y (INVX4MTR)                                    0.041      0.538 f
  U24669/Y (CLKNAND2X2MTR)                               0.043      0.581 r
  U23786/Y (NAND4X4MTR)                                  0.105      0.687 f
  U18110/Y (NOR2X2MTR)                                   0.100      0.787 r
  U18477/Y (NAND2X2MTR)                                  0.066      0.853 f
  U18391/Y (NOR2X4MTR)                                   0.082      0.935 r
  U16395/Y (AND2X4MTR)                                   0.118      1.052 r
  U16327/Y (NAND3X4MTR)                                  0.071      1.124 f
  U16460/Y (NOR2X6MTR)                                   0.097      1.220 r
  U25712/Y (OAI21X2MTR)                                  0.063      1.284 f
  U25713/Y (NAND3X2MTR)                                  0.063      1.347 r
  U17528/Y (NOR2X4MTR)                                   0.051      1.398 f
  U12054/Y (NAND2X1MTR)                                  0.041      1.439 r
  U17520/Y (MXI2X2MTR)                                   0.074      1.513 f
  U23184/Y (NOR2X1MTR)                                   0.061      1.573 r
  PIM_result_reg_10_/D (DFFRQX2MTR)                      0.000      1.573 r
  data arrival time                                                 1.573

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_10_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.573
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.241


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_138_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U19884/Y (BUFX8MTR)                                    0.074      0.497 r
  U19442/Y (INVX4MTR)                                    0.041      0.538 f
  U24669/Y (CLKNAND2X2MTR)                               0.043      0.581 r
  U23786/Y (NAND4X4MTR)                                  0.105      0.687 f
  U18110/Y (NOR2X2MTR)                                   0.100      0.787 r
  U18477/Y (NAND2X2MTR)                                  0.066      0.853 f
  U18391/Y (NOR2X4MTR)                                   0.082      0.935 r
  U16395/Y (AND2X4MTR)                                   0.118      1.052 r
  U16327/Y (NAND3X4MTR)                                  0.071      1.124 f
  U16460/Y (NOR2X6MTR)                                   0.097      1.220 r
  U25712/Y (OAI21X2MTR)                                  0.063      1.284 f
  U25713/Y (NAND3X2MTR)                                  0.063      1.347 r
  U17528/Y (NOR2X4MTR)                                   0.051      1.398 f
  U12054/Y (NAND2X1MTR)                                  0.041      1.439 r
  U17520/Y (MXI2X2MTR)                                   0.074      1.513 f
  U23183/Y (NOR2X1MTR)                                   0.061      1.573 r
  PIM_result_reg_138_/D (DFFRQX2MTR)                     0.000      1.573 r
  data arrival time                                                 1.573

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_138_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.573
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.241


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_266_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U19884/Y (BUFX8MTR)                                    0.074      0.497 r
  U19442/Y (INVX4MTR)                                    0.041      0.538 f
  U24669/Y (CLKNAND2X2MTR)                               0.043      0.581 r
  U23786/Y (NAND4X4MTR)                                  0.105      0.687 f
  U18110/Y (NOR2X2MTR)                                   0.100      0.787 r
  U18477/Y (NAND2X2MTR)                                  0.066      0.853 f
  U18391/Y (NOR2X4MTR)                                   0.082      0.935 r
  U16395/Y (AND2X4MTR)                                   0.118      1.052 r
  U16327/Y (NAND3X4MTR)                                  0.071      1.124 f
  U16460/Y (NOR2X6MTR)                                   0.097      1.220 r
  U25712/Y (OAI21X2MTR)                                  0.063      1.284 f
  U25713/Y (NAND3X2MTR)                                  0.063      1.347 r
  U17528/Y (NOR2X4MTR)                                   0.051      1.398 f
  U12054/Y (NAND2X1MTR)                                  0.041      1.439 r
  U17520/Y (MXI2X2MTR)                                   0.074      1.513 f
  U23182/Y (NOR2X1MTR)                                   0.061      1.573 r
  PIM_result_reg_266_/D (DFFRQX2MTR)                     0.000      1.573 r
  data arrival time                                                 1.573

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_266_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.573
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.241


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_394_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U19884/Y (BUFX8MTR)                                    0.074      0.497 r
  U19442/Y (INVX4MTR)                                    0.041      0.538 f
  U24669/Y (CLKNAND2X2MTR)                               0.043      0.581 r
  U23786/Y (NAND4X4MTR)                                  0.105      0.687 f
  U18110/Y (NOR2X2MTR)                                   0.100      0.787 r
  U18477/Y (NAND2X2MTR)                                  0.066      0.853 f
  U18391/Y (NOR2X4MTR)                                   0.082      0.935 r
  U16395/Y (AND2X4MTR)                                   0.118      1.052 r
  U16327/Y (NAND3X4MTR)                                  0.071      1.124 f
  U16460/Y (NOR2X6MTR)                                   0.097      1.220 r
  U25712/Y (OAI21X2MTR)                                  0.063      1.284 f
  U25713/Y (NAND3X2MTR)                                  0.063      1.347 r
  U17528/Y (NOR2X4MTR)                                   0.051      1.398 f
  U12054/Y (NAND2X1MTR)                                  0.041      1.439 r
  U17520/Y (MXI2X2MTR)                                   0.074      1.513 f
  U23181/Y (NOR2X1MTR)                                   0.061      1.573 r
  PIM_result_reg_394_/D (DFFRQX2MTR)                     0.000      1.573 r
  data arrival time                                                 1.573

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_394_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.573
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.241


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U19884/Y (BUFX8MTR)                                    0.074      0.497 r
  U19442/Y (INVX4MTR)                                    0.041      0.538 f
  U24669/Y (CLKNAND2X2MTR)                               0.043      0.581 r
  U23786/Y (NAND4X4MTR)                                  0.105      0.687 f
  U18110/Y (NOR2X2MTR)                                   0.100      0.787 r
  U18477/Y (NAND2X2MTR)                                  0.066      0.853 f
  U18391/Y (NOR2X4MTR)                                   0.082      0.935 r
  U16395/Y (AND2X4MTR)                                   0.118      1.052 r
  U16327/Y (NAND3X4MTR)                                  0.071      1.124 f
  U16460/Y (NOR2X6MTR)                                   0.097      1.220 r
  U10662/Y (NAND4X4MTR)                                  0.079      1.299 f
  U14284/Y (NAND4X4MTR)                                  0.068      1.367 r
  U17699/Y (CLKNAND2X2MTR)                               0.050      1.417 f
  U11364/Y (OAI31X1MTR)                                  0.040      1.457 r
  U18881/Y (AOI2BB1X2MTR)                                0.065      1.522 f
  U23180/Y (NOR2X1MTR)                                   0.053      1.575 r
  PIM_result_reg_11_/D (DFFRQX2MTR)                      0.000      1.575 r
  data arrival time                                                 1.575

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_11_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.575
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.241


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_139_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U19884/Y (BUFX8MTR)                                    0.074      0.497 r
  U19442/Y (INVX4MTR)                                    0.041      0.538 f
  U24669/Y (CLKNAND2X2MTR)                               0.043      0.581 r
  U23786/Y (NAND4X4MTR)                                  0.105      0.687 f
  U18110/Y (NOR2X2MTR)                                   0.100      0.787 r
  U18477/Y (NAND2X2MTR)                                  0.066      0.853 f
  U18391/Y (NOR2X4MTR)                                   0.082      0.935 r
  U16395/Y (AND2X4MTR)                                   0.118      1.052 r
  U16327/Y (NAND3X4MTR)                                  0.071      1.124 f
  U16460/Y (NOR2X6MTR)                                   0.097      1.220 r
  U10662/Y (NAND4X4MTR)                                  0.079      1.299 f
  U14284/Y (NAND4X4MTR)                                  0.068      1.367 r
  U17699/Y (CLKNAND2X2MTR)                               0.050      1.417 f
  U11364/Y (OAI31X1MTR)                                  0.040      1.457 r
  U18881/Y (AOI2BB1X2MTR)                                0.065      1.522 f
  U23179/Y (NOR2X1MTR)                                   0.053      1.575 r
  PIM_result_reg_139_/D (DFFRQX2MTR)                     0.000      1.575 r
  data arrival time                                                 1.575

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_139_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.575
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.241


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_267_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U19884/Y (BUFX8MTR)                                    0.074      0.497 r
  U19442/Y (INVX4MTR)                                    0.041      0.538 f
  U24669/Y (CLKNAND2X2MTR)                               0.043      0.581 r
  U23786/Y (NAND4X4MTR)                                  0.105      0.687 f
  U18110/Y (NOR2X2MTR)                                   0.100      0.787 r
  U18477/Y (NAND2X2MTR)                                  0.066      0.853 f
  U18391/Y (NOR2X4MTR)                                   0.082      0.935 r
  U16395/Y (AND2X4MTR)                                   0.118      1.052 r
  U16327/Y (NAND3X4MTR)                                  0.071      1.124 f
  U16460/Y (NOR2X6MTR)                                   0.097      1.220 r
  U10662/Y (NAND4X4MTR)                                  0.079      1.299 f
  U14284/Y (NAND4X4MTR)                                  0.068      1.367 r
  U17699/Y (CLKNAND2X2MTR)                               0.050      1.417 f
  U11364/Y (OAI31X1MTR)                                  0.040      1.457 r
  U18881/Y (AOI2BB1X2MTR)                                0.065      1.522 f
  U23178/Y (NOR2X1MTR)                                   0.053      1.575 r
  PIM_result_reg_267_/D (DFFRQX2MTR)                     0.000      1.575 r
  data arrival time                                                 1.575

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_267_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.575
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.241


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_395_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U19884/Y (BUFX8MTR)                                    0.074      0.497 r
  U19442/Y (INVX4MTR)                                    0.041      0.538 f
  U24669/Y (CLKNAND2X2MTR)                               0.043      0.581 r
  U23786/Y (NAND4X4MTR)                                  0.105      0.687 f
  U18110/Y (NOR2X2MTR)                                   0.100      0.787 r
  U18477/Y (NAND2X2MTR)                                  0.066      0.853 f
  U18391/Y (NOR2X4MTR)                                   0.082      0.935 r
  U16395/Y (AND2X4MTR)                                   0.118      1.052 r
  U16327/Y (NAND3X4MTR)                                  0.071      1.124 f
  U16460/Y (NOR2X6MTR)                                   0.097      1.220 r
  U10662/Y (NAND4X4MTR)                                  0.079      1.299 f
  U14284/Y (NAND4X4MTR)                                  0.068      1.367 r
  U17699/Y (CLKNAND2X2MTR)                               0.050      1.417 f
  U11364/Y (OAI31X1MTR)                                  0.040      1.457 r
  U18881/Y (AOI2BB1X2MTR)                                0.065      1.522 f
  U23177/Y (NOR2X1MTR)                                   0.053      1.575 r
  PIM_result_reg_395_/D (DFFRQX2MTR)                     0.000      1.575 r
  data arrival time                                                 1.575

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_395_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.575
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.241


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24079/Y (INVX4MTR)                                    0.048      0.266 r
  U19972/Y (INVX4MTR)                                    0.048      0.313 f
  U25451/Y (AOI22X1MTR)                                  0.064      0.377 r
  U12528/Y (NAND2X2MTR)                                  0.056      0.434 f
  U15977/Y (NOR2X3MTR)                                   0.064      0.497 r
  U15942/Y (NAND2BX4MTR)                                 0.079      0.576 r
  U14217/Y (NAND2X4MTR)                                  0.047      0.624 f
  U14481/Y (INVX2MTR)                                    0.039      0.663 r
  U14446/Y (NAND2X2MTR)                                  0.059      0.721 f
  U13197/Y (NAND2X2MTR)                                  0.044      0.765 r
  U20944/Y (CLKNAND2X2MTR)                               0.050      0.815 f
  U11628/Y (NAND2X2MTR)                                  0.047      0.862 r
  U12400/Y (NAND2X4MTR)                                  0.059      0.921 f
  U12395/Y (NAND2X4MTR)                                  0.054      0.975 r
  U11758/Y (CLKNAND2X4MTR)                               0.049      1.025 f
  U12187/Y (AOI21X2MTR)                                  0.084      1.108 r
  U12186/Y (XNOR2X1MTR)                                  0.081      1.189 r
  U12607/Y (NAND2X1MTR)                                  0.077      1.266 f
  U12321/Y (NAND2X2MTR)                                  0.054      1.320 r
  U26607/Y (NOR2X3MTR)                                   0.035      1.355 f
  U9249/Y (BUFX4MTR)                                     0.083      1.438 f
  U18771/Y (CLKNAND2X2MTR)                               0.037      1.476 r
  U16312/Y (OAI21X2MTR)                                  0.068      1.544 f
  U26600/Y (OAI22X2MTR)                                  0.068      1.611 r
  U0_BANK_TOP/vACC_1_reg_2__1_/D (DFFRHQX2MTR)           0.000      1.611 r
  data arrival time                                                 1.611

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.611
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.241


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U15523/Y (INVX5MTR)                                    0.045      0.274 r
  U17022/Y (BUFX10MTR)                                   0.070      0.345 r
  U15338/Y (INVX8MTR)                                    0.032      0.376 f
  U29290/Y (INVX8MTR)                                    0.041      0.417 r
  U16860/Y (INVX5MTR)                                    0.035      0.452 f
  U10912/Y (NOR2X1MTR)                                   0.053      0.505 r
  U20840/Y (NAND3BX4MTR)                                 0.082      0.588 r
  U10119/Y (NOR2BX4MTR)                                  0.111      0.699 r
  U16950/Y (NAND2X2MTR)                                  0.079      0.778 f
  U11621/Y (OAI21X1MTR)                                  0.119      0.897 r
  U20682/Y (AOI21X1MTR)                                  0.094      0.991 f
  U19359/Y (OAI21X1MTR)                                  0.046      1.037 r
  U9487/Y (NAND2BX2MTR)                                  0.090      1.127 r
  U9439/Y (NAND3X4MTR)                                   0.081      1.209 f
  U9343/Y (CLKNAND2X4MTR)                                0.053      1.261 r
  U17558/Y (NAND2X6MTR)                                  0.056      1.317 f
  U11314/Y (CLKNAND2X2MTR)                               0.049      1.366 r
  U11308/Y (NAND2X4MTR)                                  0.053      1.419 f
  U16337/Y (INVX4MTR)                                    0.059      1.478 r
  U11324/Y (NAND2X2MTR)                                  0.044      1.522 f
  U11323/Y (OAI211X1MTR)                                 0.037      1.559 r
  U0_BANK_TOP/vACC_3_reg_3__21_/D (DFFRQX4MTR)           0.000      1.559 r
  data arrival time                                                 1.559

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__21_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.181      1.319
  data required time                                                1.319
  --------------------------------------------------------------------------
  data required time                                                1.319
  data arrival time                                                -1.559
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.240


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U15523/Y (INVX5MTR)                                    0.045      0.274 r
  U17022/Y (BUFX10MTR)                                   0.070      0.345 r
  U15338/Y (INVX8MTR)                                    0.032      0.376 f
  U29290/Y (INVX8MTR)                                    0.041      0.417 r
  U16860/Y (INVX5MTR)                                    0.035      0.452 f
  U10912/Y (NOR2X1MTR)                                   0.053      0.505 r
  U20840/Y (NAND3BX4MTR)                                 0.082      0.588 r
  U10119/Y (NOR2BX4MTR)                                  0.111      0.699 r
  U16950/Y (NAND2X2MTR)                                  0.079      0.778 f
  U11621/Y (OAI21X1MTR)                                  0.119      0.897 r
  U20682/Y (AOI21X1MTR)                                  0.094      0.991 f
  U19359/Y (OAI21X1MTR)                                  0.046      1.037 r
  U9487/Y (NAND2BX2MTR)                                  0.090      1.127 r
  U9439/Y (NAND3X4MTR)                                   0.081      1.209 f
  U9343/Y (CLKNAND2X4MTR)                                0.053      1.261 r
  U17558/Y (NAND2X6MTR)                                  0.056      1.317 f
  U20746/Y (OAI2BB1X4MTR)                                0.111      1.428 f
  U11335/Y (INVX4MTR)                                    0.058      1.486 r
  U11334/Y (NAND2X2MTR)                                  0.043      1.529 f
  U11307/Y (OAI21X1MTR)                                  0.032      1.561 r
  U0_BANK_TOP/vACC_0_reg_3__4_/D (DFFRQX4MTR)            0.000      1.561 r
  data arrival time                                                 1.561

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__4_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.176      1.324
  data required time                                                1.324
  --------------------------------------------------------------------------
  data required time                                                1.324
  data arrival time                                                -1.561
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.238


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U15523/Y (INVX5MTR)                                    0.045      0.274 r
  U17022/Y (BUFX10MTR)                                   0.070      0.345 r
  U15338/Y (INVX8MTR)                                    0.032      0.376 f
  U29290/Y (INVX8MTR)                                    0.041      0.417 r
  U16860/Y (INVX5MTR)                                    0.035      0.452 f
  U10912/Y (NOR2X1MTR)                                   0.053      0.505 r
  U20840/Y (NAND3BX4MTR)                                 0.082      0.588 r
  U10119/Y (NOR2BX4MTR)                                  0.111      0.699 r
  U16950/Y (NAND2X2MTR)                                  0.079      0.778 f
  U11621/Y (OAI21X1MTR)                                  0.119      0.897 r
  U20682/Y (AOI21X1MTR)                                  0.094      0.991 f
  U19359/Y (OAI21X1MTR)                                  0.046      1.037 r
  U9487/Y (NAND2BX2MTR)                                  0.090      1.127 r
  U9439/Y (NAND3X4MTR)                                   0.081      1.209 f
  U9343/Y (CLKNAND2X4MTR)                                0.053      1.261 r
  U17558/Y (NAND2X6MTR)                                  0.056      1.317 f
  U20746/Y (OAI2BB1X4MTR)                                0.111      1.428 f
  U11335/Y (INVX4MTR)                                    0.058      1.486 r
  U11329/Y (NAND2X2MTR)                                  0.043      1.529 f
  U11304/Y (OAI21X1MTR)                                  0.032      1.561 r
  U0_BANK_TOP/vACC_0_reg_3__1_/D (DFFRQX4MTR)            0.000      1.561 r
  data arrival time                                                 1.561

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__1_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.176      1.324
  data required time                                                1.324
  --------------------------------------------------------------------------
  data required time                                                1.324
  data arrival time                                                -1.561
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.238


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U11326/Y (INVX4MTR)                                    0.056      0.372 r
  U25687/Y (INVX4MTR)                                    0.047      0.419 f
  U13545/Y (OAI22X2MTR)                                  0.085      0.504 r
  U16073/Y (OAI21X2MTR)                                  0.084      0.588 f
  U12392/Y (CLKNAND2X4MTR)                               0.054      0.642 r
  U25459/Y (CLKNAND2X2MTR)                               0.064      0.706 f
  U25456/Y (OAI21X4MTR)                                  0.109      0.815 r
  U12517/Y (AOI21X6MTR)                                  0.084      0.900 f
  U18309/Y (OAI21X6MTR)                                  0.097      0.996 r
  U20747/Y (OAI2BB1X2MTR)                                0.111      1.107 r
  U9633/Y (NAND2X2MTR)                                   0.052      1.159 f
  U16428/Y (NAND3X4MTR)                                  0.059      1.218 r
  U11847/Y (CLKNAND2X4MTR)                               0.053      1.271 f
  U11938/Y (NAND2X6MTR)                                  0.047      1.318 r
  U11935/Y (NAND2X12MTR)                                 0.056      1.374 f
  U16323/Y (OAI2B1X4MTR)                                 0.084      1.458 r
  U17413/Y (INVX4MTR)                                    0.053      1.510 f
  U23604/Y (INVX4MTR)                                    0.048      1.559 r
  U26597/Y (OAI22X2MTR)                                  0.059      1.617 f
  U0_BANK_TOP/vACC_1_reg_2__7_/D (DFFRHQX2MTR)           0.000      1.617 f
  data arrival time                                                 1.617

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.617
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.236


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_87_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U25719/Y (INVX4MTR)                                    0.047      0.575 f
  U20420/Y (CLKNAND2X2MTR)                               0.038      0.612 r
  U23675/Y (NAND4X2MTR)                                  0.126      0.739 f
  U15574/Y (NOR2X4MTR)                                   0.104      0.843 r
  U12514/Y (NAND3X4MTR)                                  0.079      0.922 f
  U13778/Y (NOR2X4MTR)                                   0.075      0.997 r
  U13758/Y (NAND2X4MTR)                                  0.058      1.055 f
  U14327/Y (NOR2X4MTR)                                   0.081      1.136 r
  U13070/Y (NAND3X6MTR)                                  0.101      1.237 f
  U17896/Y (INVX2MTR)                                    0.072      1.309 r
  U26244/Y (NAND4X4MTR)                                  0.088      1.397 f
  U11976/Y (NAND3X1MTR)                                  0.071      1.468 r
  U19009/Y (NOR2X2MTR)                                   0.052      1.520 f
  U22962/Y (NOR2X1MTR)                                   0.050      1.570 r
  PIM_result_reg_87_/D (DFFRQX2MTR)                      0.000      1.570 r
  data arrival time                                                 1.570

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_87_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.570
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.236


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_215_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U25719/Y (INVX4MTR)                                    0.047      0.575 f
  U20420/Y (CLKNAND2X2MTR)                               0.038      0.612 r
  U23675/Y (NAND4X2MTR)                                  0.126      0.739 f
  U15574/Y (NOR2X4MTR)                                   0.104      0.843 r
  U12514/Y (NAND3X4MTR)                                  0.079      0.922 f
  U13778/Y (NOR2X4MTR)                                   0.075      0.997 r
  U13758/Y (NAND2X4MTR)                                  0.058      1.055 f
  U14327/Y (NOR2X4MTR)                                   0.081      1.136 r
  U13070/Y (NAND3X6MTR)                                  0.101      1.237 f
  U17896/Y (INVX2MTR)                                    0.072      1.309 r
  U26244/Y (NAND4X4MTR)                                  0.088      1.397 f
  U11976/Y (NAND3X1MTR)                                  0.071      1.468 r
  U19009/Y (NOR2X2MTR)                                   0.052      1.520 f
  U22961/Y (NOR2X1MTR)                                   0.050      1.570 r
  PIM_result_reg_215_/D (DFFRQX2MTR)                     0.000      1.570 r
  data arrival time                                                 1.570

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_215_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.570
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.236


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_343_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U25719/Y (INVX4MTR)                                    0.047      0.575 f
  U20420/Y (CLKNAND2X2MTR)                               0.038      0.612 r
  U23675/Y (NAND4X2MTR)                                  0.126      0.739 f
  U15574/Y (NOR2X4MTR)                                   0.104      0.843 r
  U12514/Y (NAND3X4MTR)                                  0.079      0.922 f
  U13778/Y (NOR2X4MTR)                                   0.075      0.997 r
  U13758/Y (NAND2X4MTR)                                  0.058      1.055 f
  U14327/Y (NOR2X4MTR)                                   0.081      1.136 r
  U13070/Y (NAND3X6MTR)                                  0.101      1.237 f
  U17896/Y (INVX2MTR)                                    0.072      1.309 r
  U26244/Y (NAND4X4MTR)                                  0.088      1.397 f
  U11976/Y (NAND3X1MTR)                                  0.071      1.468 r
  U19009/Y (NOR2X2MTR)                                   0.052      1.520 f
  U22960/Y (NOR2X1MTR)                                   0.050      1.570 r
  PIM_result_reg_343_/D (DFFRQX2MTR)                     0.000      1.570 r
  data arrival time                                                 1.570

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_343_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.570
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.236


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_471_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14669/Y (BUFX8MTR)                                    0.071      0.452 r
  U14641/Y (BUFX8MTR)                                    0.075      0.528 r
  U25719/Y (INVX4MTR)                                    0.047      0.575 f
  U20420/Y (CLKNAND2X2MTR)                               0.038      0.612 r
  U23675/Y (NAND4X2MTR)                                  0.126      0.739 f
  U15574/Y (NOR2X4MTR)                                   0.104      0.843 r
  U12514/Y (NAND3X4MTR)                                  0.079      0.922 f
  U13778/Y (NOR2X4MTR)                                   0.075      0.997 r
  U13758/Y (NAND2X4MTR)                                  0.058      1.055 f
  U14327/Y (NOR2X4MTR)                                   0.081      1.136 r
  U13070/Y (NAND3X6MTR)                                  0.101      1.237 f
  U17896/Y (INVX2MTR)                                    0.072      1.309 r
  U26244/Y (NAND4X4MTR)                                  0.088      1.397 f
  U11976/Y (NAND3X1MTR)                                  0.071      1.468 r
  U19009/Y (NOR2X2MTR)                                   0.052      1.520 f
  U22959/Y (NOR2X1MTR)                                   0.050      1.570 r
  PIM_result_reg_471_/D (DFFRQX2MTR)                     0.000      1.570 r
  data arrival time                                                 1.570

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_471_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.570
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.236


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U14266/Y (CLKNAND2X4MTR)                               0.072      1.279 f
  U15441/Y (NAND2X8MTR)                                  0.055      1.335 r
  U15756/Y (NAND2X6MTR)                                  0.058      1.393 f
  U9204/Y (OAI2B1X4MTR)                                  0.123      1.516 r
  U22556/Y (OAI22X1MTR)                                  0.083      1.599 f
  U0_BANK_TOP/vACC_0_reg_7__4_/D (DFFRQX2MTR)            0.000      1.599 f
  data arrival time                                                 1.599

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__4_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.136      1.364
  data required time                                                1.364
  --------------------------------------------------------------------------
  data required time                                                1.364
  data arrival time                                                -1.599
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.235


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.265 f
  U17454/Y (NAND2X4MTR)                                  0.044      1.309 r
  U17401/Y (NAND2X8MTR)                                  0.064      1.373 f
  U9305/Y (INVX4MTR)                                     0.062      1.435 r
  U16265/Y (CLKNAND2X4MTR)                               0.054      1.489 f
  U17206/Y (OAI222X2MTR)                                 0.104      1.593 r
  U0_BANK_TOP/vACC_1_reg_6__21_/D (DFFRHQX2MTR)          0.000      1.593 r
  data arrival time                                                 1.593

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.593
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.235


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9480/Y (INVX2MTR)                                     0.048      1.265 f
  U15434/Y (NOR2X8MTR)                                   0.057      1.322 r
  U15376/Y (BUFX4MTR)                                    0.100      1.422 r
  U15744/Y (MXI2X2MTR)                                   0.100      1.522 r
  U10926/Y (OAI22X1MTR)                                  0.087      1.609 f
  U0_BANK_TOP/vACC_1_reg_6__6_/D (DFFRHQX2MTR)           0.000      1.609 f
  data arrival time                                                 1.609

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.609
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.234


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U16020/Y (INVX4MTR)                                    0.053      0.534 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.584 r
  U16591/Y (NAND4X4MTR)                                  0.137      0.721 f
  U17918/Y (NOR2X3MTR)                                   0.099      0.820 r
  U25685/Y (NAND3X4MTR)                                  0.077      0.897 f
  U17846/Y (NOR2X4MTR)                                   0.074      0.971 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.030 f
  U16329/Y (NOR2X4MTR)                                   0.088      1.119 r
  U13729/Y (NAND3X6MTR)                                  0.085      1.204 f
  U13713/Y (INVX1MTR)                                    0.071      1.275 r
  U26236/Y (NAND2X2MTR)                                  0.072      1.347 f
  U14271/Y (NOR2X4MTR)                                   0.080      1.426 r
  U18915/Y (AOI21X2MTR)                                  0.081      1.508 f
  U23156/Y (NOR2X1MTR)                                   0.059      1.566 r
  PIM_result_reg_18_/D (DFFRQX2MTR)                      0.000      1.566 r
  data arrival time                                                 1.566

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_18_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.167      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.566
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.234


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_146_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U16020/Y (INVX4MTR)                                    0.053      0.534 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.584 r
  U16591/Y (NAND4X4MTR)                                  0.137      0.721 f
  U17918/Y (NOR2X3MTR)                                   0.099      0.820 r
  U25685/Y (NAND3X4MTR)                                  0.077      0.897 f
  U17846/Y (NOR2X4MTR)                                   0.074      0.971 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.030 f
  U16329/Y (NOR2X4MTR)                                   0.088      1.119 r
  U13729/Y (NAND3X6MTR)                                  0.085      1.204 f
  U13713/Y (INVX1MTR)                                    0.071      1.275 r
  U26236/Y (NAND2X2MTR)                                  0.072      1.347 f
  U14271/Y (NOR2X4MTR)                                   0.080      1.426 r
  U18915/Y (AOI21X2MTR)                                  0.081      1.508 f
  U23155/Y (NOR2X1MTR)                                   0.059      1.566 r
  PIM_result_reg_146_/D (DFFRQX2MTR)                     0.000      1.566 r
  data arrival time                                                 1.566

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_146_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.167      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.566
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.234


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_274_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U16020/Y (INVX4MTR)                                    0.053      0.534 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.584 r
  U16591/Y (NAND4X4MTR)                                  0.137      0.721 f
  U17918/Y (NOR2X3MTR)                                   0.099      0.820 r
  U25685/Y (NAND3X4MTR)                                  0.077      0.897 f
  U17846/Y (NOR2X4MTR)                                   0.074      0.971 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.030 f
  U16329/Y (NOR2X4MTR)                                   0.088      1.119 r
  U13729/Y (NAND3X6MTR)                                  0.085      1.204 f
  U13713/Y (INVX1MTR)                                    0.071      1.275 r
  U26236/Y (NAND2X2MTR)                                  0.072      1.347 f
  U14271/Y (NOR2X4MTR)                                   0.080      1.426 r
  U18915/Y (AOI21X2MTR)                                  0.081      1.508 f
  U23154/Y (NOR2X1MTR)                                   0.059      1.566 r
  PIM_result_reg_274_/D (DFFRQX2MTR)                     0.000      1.566 r
  data arrival time                                                 1.566

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_274_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.167      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.566
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.234


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_402_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U11558/Y (OAI2BB1X4MTR)                                0.105      0.381 r
  U14647/Y (BUFX4MTR)                                    0.099      0.480 r
  U16020/Y (INVX4MTR)                                    0.053      0.534 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.584 r
  U16591/Y (NAND4X4MTR)                                  0.137      0.721 f
  U17918/Y (NOR2X3MTR)                                   0.099      0.820 r
  U25685/Y (NAND3X4MTR)                                  0.077      0.897 f
  U17846/Y (NOR2X4MTR)                                   0.074      0.971 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.030 f
  U16329/Y (NOR2X4MTR)                                   0.088      1.119 r
  U13729/Y (NAND3X6MTR)                                  0.085      1.204 f
  U13713/Y (INVX1MTR)                                    0.071      1.275 r
  U26236/Y (NAND2X2MTR)                                  0.072      1.347 f
  U14271/Y (NOR2X4MTR)                                   0.080      1.426 r
  U18915/Y (AOI21X2MTR)                                  0.081      1.508 f
  U23153/Y (NOR2X1MTR)                                   0.059      1.566 r
  PIM_result_reg_402_/D (DFFRQX2MTR)                     0.000      1.566 r
  data arrival time                                                 1.566

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_402_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.167      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.566
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.234


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U26912/Y (NAND3X4MTR)                                  0.045      0.179 r
  U17104/Y (INVX4MTR)                                    0.039      0.218 f
  U24079/Y (INVX4MTR)                                    0.048      0.266 r
  U17036/Y (INVX4MTR)                                    0.055      0.320 f
  U10447/Y (INVX8MTR)                                    0.046      0.366 r
  U24673/Y (NOR2X4MTR)                                   0.027      0.393 f
  U23944/Y (AOI21X3MTR)                                  0.055      0.448 r
  U12205/Y (OAI21X2MTR)                                  0.063      0.510 f
  U26276/Y (OAI21X4MTR)                                  0.094      0.604 r
  U26034/Y (CLKNAND2X4MTR)                               0.070      0.674 f
  U25099/Y (NOR2X4MTR)                                   0.064      0.738 r
  U9874/Y (OAI21X2MTR)                                   0.089      0.827 f
  U14352/Y (AOI21X4MTR)                                  0.115      0.942 r
  U16442/Y (NAND2X6MTR)                                  0.076      1.018 f
  U9609/Y (OAI2BB1X2MTR)                                 0.095      1.114 f
  U9575/Y (NAND2X2MTR)                                   0.043      1.157 r
  U9507/Y (NAND3X4MTR)                                   0.073      1.230 f
  U9480/Y (INVX2MTR)                                     0.073      1.302 r
  U15434/Y (NOR2X8MTR)                                   0.036      1.338 f
  U15379/Y (BUFX4MTR)                                    0.097      1.435 f
  U15395/Y (MXI2X2MTR)                                   0.085      1.520 r
  U22785/Y (OAI22X1MTR)                                  0.090      1.610 f
  U0_BANK_TOP/vACC_3_reg_6__3_/D (DFFRHQX2MTR)           0.000      1.610 f
  data arrival time                                                 1.610

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.610
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.234


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24078/Y (INVX8MTR)                                    0.044      0.317 f
  U10650/Y (INVX6MTR)                                    0.047      0.364 r
  U12551/Y (INVX6MTR)                                    0.043      0.407 f
  U11486/Y (OAI21X3MTR)                                  0.086      0.493 r
  U14303/Y (OAI21X4MTR)                                  0.076      0.569 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.615 r
  U11721/Y (NAND2X6MTR)                                  0.051      0.666 f
  U11434/Y (OAI21X4MTR)                                  0.091      0.757 r
  U14235/Y (NAND2X4MTR)                                  0.048      0.806 f
  U14305/Y (AOI2BB1X8MTR)                                0.113      0.919 f
  U14523/Y (OAI21X3MTR)                                  0.108      1.027 r
  U26382/Y (AOI21X4MTR)                                  0.082      1.108 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.208 r
  U14266/Y (CLKNAND2X4MTR)                               0.072      1.279 f
  U15441/Y (NAND2X8MTR)                                  0.055      1.335 r
  U15756/Y (NAND2X6MTR)                                  0.058      1.393 f
  U14234/Y (OAI2B1X4MTR)                                 0.122      1.515 r
  U22596/Y (OAI22X1MTR)                                  0.083      1.598 f
  U0_BANK_TOP/vACC_0_reg_7__2_/D (DFFRQX2MTR)            0.000      1.598 f
  data arrival time                                                 1.598

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__2_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.135      1.365
  data required time                                                1.365
  --------------------------------------------------------------------------
  data required time                                                1.365
  data arrival time                                                -1.598
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.233


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U15523/Y (INVX5MTR)                                    0.045      0.274 r
  U17022/Y (BUFX10MTR)                                   0.070      0.345 r
  U15338/Y (INVX8MTR)                                    0.032      0.376 f
  U29290/Y (INVX8MTR)                                    0.041      0.417 r
  U16860/Y (INVX5MTR)                                    0.035      0.452 f
  U10912/Y (NOR2X1MTR)                                   0.053      0.505 r
  U20840/Y (NAND3BX4MTR)                                 0.082      0.588 r
  U10119/Y (NOR2BX4MTR)                                  0.111      0.699 r
  U16950/Y (NAND2X2MTR)                                  0.079      0.778 f
  U11621/Y (OAI21X1MTR)                                  0.119      0.897 r
  U20682/Y (AOI21X1MTR)                                  0.094      0.991 f
  U19359/Y (OAI21X1MTR)                                  0.046      1.037 r
  U9487/Y (NAND2BX2MTR)                                  0.090      1.127 r
  U9439/Y (NAND3X4MTR)                                   0.081      1.209 f
  U9343/Y (CLKNAND2X4MTR)                                0.053      1.261 r
  U17558/Y (NAND2X6MTR)                                  0.056      1.317 f
  U15477/Y (AO21X4MTR)                                   0.147      1.464 f
  U17501/Y (INVX4MTR)                                    0.062      1.527 r
  U11612/Y (NAND2X2MTR)                                  0.045      1.572 f
  U11279/Y (OAI21X1MTR)                                  0.035      1.608 r
  U0_BANK_TOP/vACC_1_reg_3__5_/D (DFFRHQX2MTR)           0.000      1.608 r
  data arrival time                                                 1.608

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.608
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.233


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.064      0.216 f
  U17104/Y (INVX4MTR)                                    0.057      0.273 r
  U24079/Y (INVX4MTR)                                    0.044      0.317 f
  U17036/Y (INVX4MTR)                                    0.064      0.381 r
  U10447/Y (INVX8MTR)                                    0.040      0.421 f
  U24673/Y (NOR2X4MTR)                                   0.049      0.470 r
  U23944/Y (AOI21X3MTR)                                  0.031      0.500 f
  U12205/Y (OAI21X2MTR)                                  0.047      0.547 r
  U26276/Y (OAI21X4MTR)                                  0.072      0.619 f
  U26034/Y (CLKNAND2X4MTR)                               0.053      0.672 r
  U25099/Y (NOR2X4MTR)                                   0.030      0.702 f
  U10234/Y (INVX2MTR)                                    0.043      0.745 r
  U14727/Y (NAND2BX4MTR)                                 0.050      0.795 f
  U14719/Y (INVX4MTR)                                    0.031      0.826 r
  U16355/Y (AND2X4MTR)                                   0.091      0.917 r
  U16298/Y (CLKNAND2X4MTR)                               0.050      0.967 f
  U16442/Y (NAND2X6MTR)                                  0.049      1.016 r
  U9609/Y (OAI2BB1X2MTR)                                 0.100      1.115 r
  U9575/Y (NAND2X2MTR)                                   0.049      1.165 f
  U9507/Y (NAND3X4MTR)                                   0.052      1.217 r
  U9480/Y (INVX2MTR)                                     0.048      1.265 f
  U15434/Y (NOR2X8MTR)                                   0.057      1.322 r
  U15376/Y (BUFX4MTR)                                    0.100      1.422 r
  U15744/Y (MXI2X2MTR)                                   0.100      1.522 r
  U11592/Y (OAI22X1MTR)                                  0.087      1.609 f
  U0_BANK_TOP/vACC_0_reg_6__6_/D (DFFRHQX2MTR)           0.000      1.609 f
  data arrival time                                                 1.609

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.609
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.233


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U15523/Y (INVX5MTR)                                    0.045      0.274 r
  U17022/Y (BUFX10MTR)                                   0.070      0.345 r
  U15338/Y (INVX8MTR)                                    0.032      0.376 f
  U29290/Y (INVX8MTR)                                    0.041      0.417 r
  U16860/Y (INVX5MTR)                                    0.035      0.452 f
  U10912/Y (NOR2X1MTR)                                   0.053      0.505 r
  U20840/Y (NAND3BX4MTR)                                 0.082      0.588 r
  U10119/Y (NOR2BX4MTR)                                  0.111      0.699 r
  U16950/Y (NAND2X2MTR)                                  0.079      0.778 f
  U11621/Y (OAI21X1MTR)                                  0.119      0.897 r
  U20682/Y (AOI21X1MTR)                                  0.094      0.991 f
  U19359/Y (OAI21X1MTR)                                  0.046      1.037 r
  U9487/Y (NAND2BX2MTR)                                  0.090      1.127 r
  U9439/Y (NAND3X4MTR)                                   0.081      1.209 f
  U9343/Y (CLKNAND2X4MTR)                                0.053      1.261 r
  U17558/Y (NAND2X6MTR)                                  0.056      1.317 f
  U15477/Y (AO21X4MTR)                                   0.147      1.464 f
  U17501/Y (INVX4MTR)                                    0.062      1.527 r
  U11615/Y (NAND2X2MTR)                                  0.045      1.572 f
  U11286/Y (OAI21X1MTR)                                  0.035      1.608 r
  U0_BANK_TOP/vACC_1_reg_3__6_/D (DFFRHQX2MTR)           0.000      1.608 r
  data arrival time                                                 1.608

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.608
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.233


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U15523/Y (INVX5MTR)                                    0.045      0.274 r
  U17022/Y (BUFX10MTR)                                   0.070      0.345 r
  U15338/Y (INVX8MTR)                                    0.032      0.376 f
  U29290/Y (INVX8MTR)                                    0.041      0.417 r
  U16860/Y (INVX5MTR)                                    0.035      0.452 f
  U10912/Y (NOR2X1MTR)                                   0.053      0.505 r
  U20840/Y (NAND3BX4MTR)                                 0.082      0.588 r
  U10119/Y (NOR2BX4MTR)                                  0.111      0.699 r
  U16950/Y (NAND2X2MTR)                                  0.079      0.778 f
  U11621/Y (OAI21X1MTR)                                  0.119      0.897 r
  U20682/Y (AOI21X1MTR)                                  0.094      0.991 f
  U19359/Y (OAI21X1MTR)                                  0.046      1.037 r
  U9487/Y (NAND2BX2MTR)                                  0.090      1.127 r
  U9439/Y (NAND3X4MTR)                                   0.081      1.209 f
  U9343/Y (CLKNAND2X4MTR)                                0.053      1.261 r
  U17558/Y (NAND2X6MTR)                                  0.056      1.317 f
  U15477/Y (AO21X4MTR)                                   0.147      1.464 f
  U17501/Y (INVX4MTR)                                    0.062      1.527 r
  U11610/Y (NAND2X2MTR)                                  0.045      1.572 f
  U11276/Y (OAI21X1MTR)                                  0.035      1.608 r
  U0_BANK_TOP/vACC_1_reg_3__4_/D (DFFRHQX2MTR)           0.000      1.608 r
  data arrival time                                                 1.608

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.608
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.233


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U15523/Y (INVX5MTR)                                    0.045      0.274 r
  U17022/Y (BUFX10MTR)                                   0.070      0.345 r
  U15338/Y (INVX8MTR)                                    0.032      0.376 f
  U29290/Y (INVX8MTR)                                    0.041      0.417 r
  U16860/Y (INVX5MTR)                                    0.035      0.452 f
  U10912/Y (NOR2X1MTR)                                   0.053      0.505 r
  U20840/Y (NAND3BX4MTR)                                 0.082      0.588 r
  U10119/Y (NOR2BX4MTR)                                  0.111      0.699 r
  U16950/Y (NAND2X2MTR)                                  0.079      0.778 f
  U11621/Y (OAI21X1MTR)                                  0.119      0.897 r
  U20682/Y (AOI21X1MTR)                                  0.094      0.991 f
  U19359/Y (OAI21X1MTR)                                  0.046      1.037 r
  U9487/Y (NAND2BX2MTR)                                  0.090      1.127 r
  U9439/Y (NAND3X4MTR)                                   0.081      1.209 f
  U9343/Y (CLKNAND2X4MTR)                                0.053      1.261 r
  U17558/Y (NAND2X6MTR)                                  0.056      1.317 f
  U15477/Y (AO21X4MTR)                                   0.147      1.464 f
  U17501/Y (INVX4MTR)                                    0.062      1.527 r
  U11608/Y (NAND2X2MTR)                                  0.045      1.572 f
  U11318/Y (OAI21X1MTR)                                  0.035      1.608 r
  U0_BANK_TOP/vACC_1_reg_3__3_/D (DFFRHQX2MTR)           0.000      1.608 r
  data arrival time                                                 1.608

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.608
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.233


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U14219/Y (NAND3X12MTR)                                 0.078      0.229 f
  U15523/Y (INVX5MTR)                                    0.045      0.274 r
  U17022/Y (BUFX10MTR)                                   0.070      0.345 r
  U15338/Y (INVX8MTR)                                    0.032      0.376 f
  U29290/Y (INVX8MTR)                                    0.041      0.417 r
  U16860/Y (INVX5MTR)                                    0.035      0.452 f
  U10912/Y (NOR2X1MTR)                                   0.053      0.505 r
  U20840/Y (NAND3BX4MTR)                                 0.082      0.588 r
  U10119/Y (NOR2BX4MTR)                                  0.111      0.699 r
  U16950/Y (NAND2X2MTR)                                  0.079      0.778 f
  U11621/Y (OAI21X1MTR)                                  0.119      0.897 r
  U20682/Y (AOI21X1MTR)                                  0.094      0.991 f
  U19359/Y (OAI21X1MTR)                                  0.046      1.037 r
  U9487/Y (NAND2BX2MTR)                                  0.090      1.127 r
  U9439/Y (NAND3X4MTR)                                   0.081      1.209 f
  U9343/Y (CLKNAND2X4MTR)                                0.053      1.261 r
  U17558/Y (NAND2X6MTR)                                  0.056      1.317 f
  U15477/Y (AO21X4MTR)                                   0.147      1.464 f
  U17501/Y (INVX4MTR)                                    0.062      1.527 r
  U11609/Y (NAND2X2MTR)                                  0.045      1.572 f
  U11281/Y (OAI21X1MTR)                                  0.035      1.608 r
  U0_BANK_TOP/vACC_1_reg_3__2_/D (DFFRHQX2MTR)           0.000      1.608 r
  data arrival time                                                 1.608

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.608
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.233


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U23381/Y (NOR2X12MTR)                                  0.068      0.233 f
  U14199/Y (NAND2X2MTR)                                  0.084      0.317 r
  U13123/Y (NAND3X12MTR)                                 0.077      0.394 f
  U14557/Y (OAI21X8MTR)                                  0.073      0.467 r
  U14044/Y (NAND3X8MTR)                                  0.078      0.544 f
  U14870/Y (NOR2X12MTR)                                  0.064      0.609 r
  U22070/Y (CLKNAND2X16MTR)                              0.068      0.676 f
  U11487/Y (CLKNAND2X16MTR)                              0.055      0.731 r
  U10341/Y (NAND2X8MTR)                                  0.061      0.792 f
  U10162/Y (INVX6MTR)                                    0.050      0.842 r
  U28737/Y (NOR2X12MTR)                                  0.032      0.875 f
  U14699/Y (OAI21X8MTR)                                  0.072      0.947 r
  U13468/Y (OAI2BB1X4MTR)                                0.074      1.020 f
  U11662/Y (XOR2X8MTR)                                   0.090      1.110 f
  U29422/Y (XNOR2X8MTR)                                  0.086      1.196 r
  U28900/Y (XOR2X8MTR)                                   0.096      1.293 r
  U13006/Y (INVX3MTR)                                    0.039      1.331 f
  U10968/Y (NOR2X4MTR)                                   0.076      1.408 r
  U10967/Y (INVX2MTR)                                    0.039      1.447 f
  U28650/Y (NAND2BX2MTR)                                 0.040      1.487 r
  U20300/Y (XNOR2X1MTR)                                  0.038      1.525 f
  U22822/Y (NOR2X1MTR)                                   0.063      1.588 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_4_/D (DFFRHQX1MTR)
                                                         0.000      1.588 r
  data arrival time                                                 1.588

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_4_/CK (DFFRHQX1MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.145      1.355
  data required time                                                1.355
  --------------------------------------------------------------------------
  data required time                                                1.355
  data arrival time                                                -1.588
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.233


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U18638/Y (INVX6MTR)                                    0.047      0.185 f
  U10431/Y (NAND2X2MTR)                                  0.075      0.260 r
  U10381/Y (INVX2MTR)                                    0.073      0.333 f
  U20931/Y (AOI22X1MTR)                                  0.100      0.433 r
  U10401/Y (NAND4X2MTR)                                  0.145      0.578 f
  U10336/Y (INVX2MTR)                                    0.083      0.661 r
  U12587/Y (CLKNAND2X2MTR)                               0.076      0.736 f
  U14477/Y (INVX2MTR)                                    0.058      0.794 r
  U15820/Y (NOR2X2MTR)                                   0.033      0.827 f
  U15004/Y (NOR2BX2MTR)                                  0.059      0.886 r
  U29427/Y (AND2X4MTR)                                   0.114      1.000 r
  U11457/Y (NAND2X4MTR)                                  0.066      1.065 f
  U20861/Y (AOI21X2MTR)                                  0.088      1.153 r
  U19091/Y (XOR2X1MTR)                                   0.079      1.232 r
  U18993/Y (OAI2BB1X2MTR)                                0.121      1.354 r
  U18912/Y (BUFX4MTR)                                    0.085      1.439 r
  U26302/Y (MXI2X2MTR)                                   0.076      1.515 f
  U14190/Y (OAI22X1MTR)                                  0.088      1.603 r
  U0_BANK_TOP/vACC_1_reg_4__6_/D (DFFRHQX2MTR)           0.000      1.603 r
  data arrival time                                                 1.603

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.603
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.233


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U19884/Y (BUFX8MTR)                                    0.074      0.497 r
  U19442/Y (INVX4MTR)                                    0.041      0.538 f
  U24669/Y (CLKNAND2X2MTR)                               0.043      0.581 r
  U23786/Y (NAND4X4MTR)                                  0.105      0.687 f
  U18110/Y (NOR2X2MTR)                                   0.100      0.787 r
  U18477/Y (NAND2X2MTR)                                  0.066      0.853 f
  U18391/Y (NOR2X4MTR)                                   0.082      0.935 r
  U16395/Y (AND2X4MTR)                                   0.118      1.052 r
  U16327/Y (NAND3X4MTR)                                  0.071      1.124 f
  U16460/Y (NOR2X6MTR)                                   0.097      1.220 r
  U25712/Y (OAI21X2MTR)                                  0.063      1.284 f
  U25713/Y (NAND3X2MTR)                                  0.063      1.347 r
  U17528/Y (NOR2X4MTR)                                   0.051      1.398 f
  U12298/Y (AOI2BB1X2MTR)                                0.119      1.517 f
  U23176/Y (NOR2X1MTR)                                   0.050      1.567 r
  PIM_result_reg_12_/D (DFFRQX2MTR)                      0.000      1.567 r
  data arrival time                                                 1.567

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_12_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.567
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.232


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_140_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U19884/Y (BUFX8MTR)                                    0.074      0.497 r
  U19442/Y (INVX4MTR)                                    0.041      0.538 f
  U24669/Y (CLKNAND2X2MTR)                               0.043      0.581 r
  U23786/Y (NAND4X4MTR)                                  0.105      0.687 f
  U18110/Y (NOR2X2MTR)                                   0.100      0.787 r
  U18477/Y (NAND2X2MTR)                                  0.066      0.853 f
  U18391/Y (NOR2X4MTR)                                   0.082      0.935 r
  U16395/Y (AND2X4MTR)                                   0.118      1.052 r
  U16327/Y (NAND3X4MTR)                                  0.071      1.124 f
  U16460/Y (NOR2X6MTR)                                   0.097      1.220 r
  U25712/Y (OAI21X2MTR)                                  0.063      1.284 f
  U25713/Y (NAND3X2MTR)                                  0.063      1.347 r
  U17528/Y (NOR2X4MTR)                                   0.051      1.398 f
  U12298/Y (AOI2BB1X2MTR)                                0.119      1.517 f
  U23175/Y (NOR2X1MTR)                                   0.050      1.567 r
  PIM_result_reg_140_/D (DFFRQX2MTR)                     0.000      1.567 r
  data arrival time                                                 1.567

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_140_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.567
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.232


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_268_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U19884/Y (BUFX8MTR)                                    0.074      0.497 r
  U19442/Y (INVX4MTR)                                    0.041      0.538 f
  U24669/Y (CLKNAND2X2MTR)                               0.043      0.581 r
  U23786/Y (NAND4X4MTR)                                  0.105      0.687 f
  U18110/Y (NOR2X2MTR)                                   0.100      0.787 r
  U18477/Y (NAND2X2MTR)                                  0.066      0.853 f
  U18391/Y (NOR2X4MTR)                                   0.082      0.935 r
  U16395/Y (AND2X4MTR)                                   0.118      1.052 r
  U16327/Y (NAND3X4MTR)                                  0.071      1.124 f
  U16460/Y (NOR2X6MTR)                                   0.097      1.220 r
  U25712/Y (OAI21X2MTR)                                  0.063      1.284 f
  U25713/Y (NAND3X2MTR)                                  0.063      1.347 r
  U17528/Y (NOR2X4MTR)                                   0.051      1.398 f
  U12298/Y (AOI2BB1X2MTR)                                0.119      1.517 f
  U23174/Y (NOR2X1MTR)                                   0.050      1.567 r
  PIM_result_reg_268_/D (DFFRQX2MTR)                     0.000      1.567 r
  data arrival time                                                 1.567

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_268_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.567
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.232


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_396_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.068      0.181 r
  U28844/Y (BUFX5MTR)                                    0.094      0.275 r
  U21843/Y (INVX8MTR)                                    0.033      0.309 f
  U15113/Y (MXI2X6MTR)                                   0.065      0.374 f
  U17155/Y (INVX8MTR)                                    0.049      0.423 r
  U19884/Y (BUFX8MTR)                                    0.074      0.497 r
  U19442/Y (INVX4MTR)                                    0.041      0.538 f
  U24669/Y (CLKNAND2X2MTR)                               0.043      0.581 r
  U23786/Y (NAND4X4MTR)                                  0.105      0.687 f
  U18110/Y (NOR2X2MTR)                                   0.100      0.787 r
  U18477/Y (NAND2X2MTR)                                  0.066      0.853 f
  U18391/Y (NOR2X4MTR)                                   0.082      0.935 r
  U16395/Y (AND2X4MTR)                                   0.118      1.052 r
  U16327/Y (NAND3X4MTR)                                  0.071      1.124 f
  U16460/Y (NOR2X6MTR)                                   0.097      1.220 r
  U25712/Y (OAI21X2MTR)                                  0.063      1.284 f
  U25713/Y (NAND3X2MTR)                                  0.063      1.347 r
  U17528/Y (NOR2X4MTR)                                   0.051      1.398 f
  U12298/Y (AOI2BB1X2MTR)                                0.119      1.517 f
  U23173/Y (NOR2X1MTR)                                   0.050      1.567 r
  PIM_result_reg_396_/D (DFFRQX2MTR)                     0.000      1.567 r
  data arrival time                                                 1.567

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_396_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.567
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.232


1
